## Data-Acquistion Databook 1282



## How to Find Product Data in this Databook

## HOW TO FIND PRODUCT DATA IN THIS DATABOOK

The Databook contains Data Sheets for all products recommended for new designs, lists of Available Products not databooked here (data sheets upon request), and a Substitution Guide for products no longer available, plus a wealth of background information.

## THERE ARE TWO VOLUMES

VOLUME I contains technical data on our integrated circuits and hybrids for data acquisition, plus abbreviated data on certain Volume II products that are well-suited to new designs and do not yet have integrated-circuit equivalents.
VOLUME II has all data-acquisition products manufactured in the form of modules, cards, instruments, and discrete-assembly subsystems.

## DO YOU KNOW THE MODEL NUMBER?

If it's an Analog Devices model number, look it up in the alphanumeric Index (Section 2) to find the Volume, Section, and Page numbers.
If you're looking for a form-and-function-compatible version of a product originally brought to market by some other manufacturer (second source), add our "AD" prefix and look it up in the Index.

## IF YOU DON'T KNOW THE MODEL NUMBER

There are two ways to find a device to perform your function:

## 1. FIND YOUR FUNCTION IN THE LIST ON THE OPPOSITE PAGE

Use the "bleed tabs" to turn directly to the appropriate Section. You will find one or more functional Selection Guides at the beginning of the Section. The Selection Guide will help you find the products that are closest to satisfying your need, and their Volume-Section-Page locations. Use it to compare all products in the category by salient criteria, no matter which Volume their technical data resides in.

## 2. IF THE FUNCTION IS NOT LISTED BY A NAME THAT YOU RECOGNIZE

Find it in the diagram (opposite page) or in the Index (Section 2). The Index will help you find the Selection Guides for products in that functional category. Then use the Selection Guide(s) to find the Volume-Section-Page locations of products that will come closest to satisfying your need.

## A RELATED PRODUCT MAY BE WHAT YOU REALLY WANT

Text in each section often mentions related or complementary product categories having a greater or lesser degree of functional integration.

## IF YOU CAN'T FIND IT HERE . . . ASK!

See Worldwide Service Directory in last pages of this Volume.

# DATAACQUISTTION DATABOOK 1982 

## VOLUME II MODULES-SUBSYSTEMS

PICTORIAL GUIDE TO PRODUCT CATEGORIES

LINEAR IC TEST SYSTEMS-1:18, 11:20


Automatic Test Instrumentation Available (I:18, It:20

Comprehensive Index to Both Volumes

## RMS-to-DC Converters

Log-Antilog Amplifiers
Transducers \& Signal Conditioners
Digital-to-Analog Converters
Analog-to-Digital Converters
Voltage-Frequency Converters
Synchro \& Resolver Converters
Sample/Track-Hold Amplifiers
Data-Acquisition Subsystems Digital Panel Instruments

Microcomputer Analog I/O Subsystems $\mu$ MAC Measurement-and-Control Subsystems MACSYM Measurement \& Control Systems Linear-IC Test Systems

AC/DC and DC/DC Power Supplies

## $\geqslant$ ANALOG

## DATA-ACQUISITION DATABOOK 1982

# VOLUME II: MODULES-SUBSYSTEMS 

(C) Analog Devices, Inc., 1982<br>All Rights Reserved

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Specifications and prices shown in this Databook are subject to change without notice.
Products in this book may be covered by one or more of the following patents. Additional patents are pending. See individual data sheets for further information:
U.S.: $3,007,114,3,278,736,3,355,670,3,441,913,3,467,908,3,500,218,3,530,390,3,533,002,3,685,045,3,729,660$, $3,747,088,3,793,563,3,803,590,3,842,412,3,868,583,3,872,466,3,887,863,3,890,611,3,906,486,3,909,908$, $3,932,863,3,940,760,3,942,173,3,946,324,3,950,603,3,961,326,3,978,473,3,979,688,4,016,559,4,020,486$, $4,029,974,4,034,366,4,092,698,4,123,698,4,136,349,4,141,004,4,213,806,4,250,445,4,270,118,4,268,759$, $4,054,829,4,286,225$. U.K.: $1,310,591,1,310,592,1,364,233,1,470,673,1,470,674,1,537,542,1,531,931,1,571,869$, 1,590,136, 1,590,137. France: 70.10561, 71.28952, 74.25263, 76 08238. West Germany: 2014034,2139560 . Italy: 933,798. Canada: $1,025,558,1,035,464,984,015,1,006,236,1,054,248$. Sweden: 7603320-8.

## Contents

Page

| Contents | $1-1$ |
| :--- | ---: |
| General Introduction | (back) $1-2$ |
| Contents of Volume I |  |
| Selection Guides for Product Categories Not Included in this Volume | (back) $1-4$ |
| $\quad$ Instrumentation Amplifiers | (back) $1-5$ |
| $\quad$ Voltage References | (back) $1-6$ |
| $\quad$ CMOS Switches and Multiplexers | (back) $1-7$ |
| Product Families Not Included in the Databook But Still Available | (back) $1-8$ |
| Substitution Guide for Product Families No Longer Available | (back) $1-9$ |
| Technical Publications | (back) $1-10$ |

## General Introduction


#### Abstract

Analog Devices designs, manufactures, and sells worldwide sophisticated electronic components and subsystems for use in precision measurement and control. More than six hundred standard products are produced in manufacturing facilities located throughout the world. These facilities encompass all relevant technologies, including bipolar, $\mathrm{I}^{2} \mathrm{~L}, \mathrm{CMOS}$, and hybrid integrated circuits-and assembled products in the form of potted modules, printed-circuit boards, and instrument packages. State-of-the-art technologies have been utilized (and, in many cases, invented) to provide timely, reliable, easy-to-use advanced designs at realistic prices. More than fifteen years of successful applications experience and continuing vertical integration insure that these products are oriented to user needs. The continuing application of present state-of-the-art and the invention of future state-of-the-art processes strengthens the leadership position of Analog Devices in data-acquisition products.


## MAJOR PROGRESS

Since the publication of our one-volume Databook, Data Acquisition Components and Subsystems Catalog, in 1980, more than 60 significant new products have been introduced. They are identified by bullets $(\bullet)$ in the Index and in the table of contents for each section of this Databook. The sheer mass of new products, the impressive volume of technical data on our large and rapidly growing line of precision integrated circuits, and the increasing diversity of our modular and subsystem product lines for precision data acquisition and control have led us to take the logical step of dividing the Databook into two Volumes, retaining within each the functional organization that our customers have found so useful.

## MODULES-SUBSYSTEMS

The list of product-category "bleed tabs" opposite the "How to Find It" Guides on the inside front cover of this Volume is a functional summary of our modular and board-level component, subsystem, and instrument classes. The complete Index, starting on page 2-1, provides a detailed alphanumeric panorama of products and functions, irrespective of technology, appearing in either or both Volumes of this Databook.
Among the most significant of our new products, in terms of both user applications and advancement of the technology, are the monolithic 16-bit AD7581 CMOS D/A converter; the monolithic 8-channel 8-bit AD7581 CMOS data-acquisition system with data continuously available in 8 channels of on-board memory; the AD547 family of monolithic drift-trimmed highperformance FET-input op amps and its AD647 matched-dual version; the AD7528 monolithic dual D/A converter; the highperformance AD293/294 hybrid isolation amplifiers, based on an ingenious thick-film printed transformer and a significant advance in isolator circuit design; and the $\mu$ MAC-4000 Intelligent SingleBoard Data-Acquisition System and its high-performance plug-in analog signal conditioners-with available software for using popular micro- and minicomputers as host computers.

## TECHNICAL SUPPORT

Analog Devices offers extensive technical literature, which discusses the technology and applications of products for precision measurement and control. Besides comprehensive data sheets, of
which there are many outstanding examples in this book, we offer Application Notes, Application Guides, Technical Handbooks (at reasonable prices), and two serial publications: Analog Productlog, which provides brief information on new products being introduced, and Analog Dialogue, our technical journal, which provides-in-depth discussions of new developments in analog and digital circuit technology as applied to data-acquisition and control. We maintain a mailing list of engineers, scientists, and technicians with a serious interest in our products. In addition to data-book catalogs-such as this one-we also publish several short-form catalogs, including a Short-Form Guide to our entire product line. You will find our publications described on page $1-9$ at the back of the book.

## SALES OFFICES

Backing up our design and manufacturing capabilities and our extensive array of publications is a network of sales offices and representatives throughout the United States and most of the world. They are staffed by experienced sales and applications engineers, and many of them maintain a local stock of Analog Devices products. Our Worldwide Service Directory appears on pages 1-10 and 1-11 at the back of the book.

## STANDARDS

Many products comply with MIL-STD-883B and/or other customer requirements. Analog Devices Semiconductor has complete capabilities for $100 \%$ screening of devices per Methods 5004 and 5005 of MIL-STD-883B; generic data is available on many of our products. Our CMOS facility in the Republic of Ireland has received plant approval from the European standardization authority; its quality-assurance procedures and capabilities have met the standards of CECC (CENELEC Electronic Components Committee), which are essentially compatible with what are known in the U.S.A. as MIL-M-38510 and MIL-STD-883B. A summary of our IC quality assurance procedures appears in Section 19 of Volume I.

## PRODUCTS NOT CATALOGUED HERE

On page 1-3, at the back of this book, you will find a table listing the sections (bleed tabs) to be found in the other Volume of the Databook. In the pages that follow it, you will find Selection Guides listing salient characteristics of products in categories that are to be found exclusively in that volume.
For maximum usefulness to designers of new equipment, without unwieldy size, we have limited the contents of the Databook to products most likely to be used for the design of new circuits and systems. If the data sheet for a product you are interested in is not in either Volume turn to page 1-7, at the back of this book, where you will find a list of older products for which data sheets are available upon request. On page 1-8 you will find a guide to substitutions for products no longer available.

## PRICES

At Analog Devices, we recognize that accurate, up-to-date prices of our products are an important consideration in making a choice among the many available product families. However, since prices are subject to change, current price lists and/or quotations are available upon request from our sales offices.


|  | Vol. I | Vol. II |
| :---: | :---: | :---: |
| -AD644 Dual High-Speed Implanted FET-Input Op Amp | 4-99 |  |
| -AD647 Ultra-Low-Drift Dual BIFET Op Amp | 105 |  |
| AD650 Voltage-to-Frequency and Frequency-to-Voltage Converter | 12-15 |  |
| $\bullet$ AD673 Fast, Complete 8-Bit ADC, with $\mu$ P Interface | 11-59 |  |
| AD 741J/K/L/S Lowest Cost High-Accuracy IC Op Amps | 4-111 |  |
| AD 1403/1403A Low-Cost Precision 2.5-Volt IC Reference | 8-25 |  |
| AD 1408 8-Bit Monolithic Multiplying D/A Converter | . $10-71$ |  |
| AD 1508 8-Bit Monolithic Multiplying D/A Converter | . $10-71$ |  |
| AD2004 4 1/2-Digit DPM for System Applications |  | 16-13 |
| AD2006 AC-Powered $31 / 2$-Digit DPM with Sperry Display |  | 16-15 |
| AD2009 3 1/2-Digit Line-Powered Digital Panel Meter |  | 16-19 |
| AD2010 Low-Cost 3 1/2-Digit DPM for OEM Applications |  | 16-23 |
| AD2016 Low-Cost $31 / 2$-Digit Line-Powered DPM with LED Display |  | 16-27 |
| AD2021 Low-Cost 3 1/2-Digit Logic-Powered DPM with LED Display |  | 16-31 |
| AD2024 Line-Powered $41 / 2$-Digit DPM with LED Displays |  | 16-33 |
| AD2025 Line-Powered 4 3/4-Digit DPM with LED Displays |  | 16-37 |
| AD2026 Low-Cost 3-Digit Analog-Panel-Meter Replacement |  | 16-41 |
| AD2027 Logic-Powered 4 1/2-Digit DPM with LED Displays |  | 16-33 |
| AD2028 Logic-Powered 4 3/4-Digit DPM with LED Displays |  | 16-37 |
| AD2033 True-rms/dB Multirange Line-Powered $31 / 2$-Digit DPM |  | 16-43 |
| AD2036 6-Channel Scanning Digital Thermocouple Thermometer |  | 16-47 |
| AD2037 6-Channel Scanning Digital Voltmeter |  | 16-49 |
| AD2038 6-Channel Scanning Digital Thermometer |  | 16-49 |
| AD2040 Low-Cost Temperature Indicator for AD590 Sensor |  | 16-51 |
| -AD2050 Intelligent Thermocouple Meter for User-Specified Sensor |  | 16-55 |
| -AD2051 Intelligent Thermocouple Meter for User-Selected Sensor |  | 16-55 |
| AD2700/2702 $\pm 10$-Volt Precision Reference Series | 8-29 |  |
| -AD2710 $\pm 10.000$-Volt Ultra-High Precision Reference Series | -33 |  |
| $\bullet$ AD 3554 Wideband, Fast-Setting, FET-Input Op Amp | 15 |  |
| -AD 3860 Complete Voltage-Output 12-Bit DAC | 10-75 |  |
| AD 5200 12-Bit Successive-Approximation High-Accuracy ADC | 11-63 |  |
| $\bullet$ AD 5210 12-Bit Successive-Approximation High-Accuracy ADC | 11-67 |  |
| -AD 5240 Very Fast Complete 12-Bit A/D Converter | 11-73 |  |
| AD7110 CMOS Digitally Controlled Audio Attenuator | 10-79 |  |
| -AD7111 LOGDAC ${ }^{\text {TM }}$ CMOS Logarithmic D/A Converter | . $10-85$ |  |
| $\bullet$ AD7118 LOGDAC ${ }^{\text {TM }}$ CMOS Logarithmic D/A Converter | 10-91 |  |
| AD7501 CMOS 8-Channel Multiplexer - | 16-5 |  |
| AD7502 CMOS Dual 4-Channel Multiplexer | 16-5 |  |
| AD7503 CMOS 8-Channel Multiplexer | 16-5 |  |
| AD7506 CMOS 16-Channel Multiplexer | . $16-9$ |  |
| AD7507 CMOS Dual 8-Channel Multiplexer | 16-9 |  |
| AD7510DI Dielectrically Isolated CMOS Quad SPST Switches | . $16-13$ |  |
| AD7511DI Dielectrically Isolated CMOS Quad SPST Switches | 16-13 |  |
| AD7512DI Dielectrically Isolated CMOS Dual SPDT Switches | .16-13 |  |
| AD7520 CMOS $10-\mathrm{Bit}$ Monolithic Multiplying D/A Converter | . $10-97$ |  |
| AD7521 CMOS 12-Bit Monolithic Multiplying D/A Converter | 10-97 |  |
| AD7522 CMOS 10-Bit Buffered Multiplying D/A Converter | . $10-105$ |  |
| AD7523 CMOS 8 -Bit Multiplying D/A Converter | 10-111 |  |
| AD7524 CMOS 8-Bit Buffered Multiplying DAC | 10-115 |  |
| AD7525 3 1/2-BCD Monolithic CMOS Digitally Controlled Pot | 10-121 |  |
| -AD7527 CMOS 10-Bit (Systers) D/A Converter | -127 |  |
| $\bullet$ AD7528 CMOS Dual-8-Bit Buffered Monolithic Muitiplying DAC | . $10-139$ |  |
| AD7530 CMOS $10-\mathrm{Bit}$ Monolithic Multiplying D/A Converter | . 10-147 |  |
| AD7531 CMOS 12-Bit Monolithic Multiplying D/A Converter | . $10-147$ |  |
| AD7533 CMOS Low-Cost 10-Bit Multiplying DAC | 10-151 |  |
| AD7541 CMOS 12 -Bit Monolithic Multiplying DAC | 10-157 |  |
| - AD7541A CMOS 12-Bit Monolithic Multiplying DAC | 10-163 |  |
| AD7542 Microprocessor-Compatible 12-Bit DAC | 10-165 |  |
| AD7543 CMOS Serial-Input 12-Bit DAC | . 10-173 |  |
| $\bullet$ AD7544 CMOS 12-Bit 6-Word FIFO D/A Converter | 10-181 |  |
| -AD7545 CMOS 12-Bit Buffered Multiplying DAC | 10-189 |  |
| - AD7546 CMOS 16-Bit Multiplying DAC | 10-197 |  |
| AD7550 CMOS 13-Bit Monolithic A/D Converter | 11-81 |  |
| -AD7552 CMOS 12-Bit-Plus-Sign Monolithic A/D Converter | 11-89 |  |
| AD7555 CMOS $41 / 2-51 / 2$-Digit ADC Subsystem | 11-101 |  |
| AD7574 CMOS Microprocessor-Compatible 8-Bit A/D Converter | 11-113 |  |
| -AD7581 CMOS $\mu$ P-Compatible 8-Bit 8 -Channel DAS | 121 |  |
| -AD7590DI DI CMOS Latched Quad SPST Switch | 16-21 |  |
| -AD7591DI DI CMOS Latched Quad SPST Switch | 16-21 |  |
| -AD7592DI DI CMOS Latched Dual SPDT Switch | 16-21 |  |
| AD ADC80 12-Bit Successive-Approximation IC A/D Converter | 11-129 |  |
| $\bullet$ AD ADC84/85 Fast, Complete 12-Bit A/D Converters | 11-137 |  |


|  | Vol. I | Vol. II |
| :---: | :---: | :---: |
| ADC1130/1131 14-Bit High-Speed Analog-to-Digital Converters | .11-145 | 11-11* |
| -ADC1140 Low-Cost 16-Bit A/D Converter | 11-147 | 11-15* |
| A/D Conversion, see A/D Converters |  |  |
| A/D Converters |  |  |
| as Components | . $11-1$ | 11-1 |
| in Data-Acquisition Subsystems | $15-$ | 15-1 |
| in Digital Pane! Instruments |  | 16-1 |
| in Intelligent Single-Board Data Acquisition Subsystems |  | 18-1 |
| in MACSYM |  | 19-1 |
| in Microcomputer Analog I/O Cards (RTIs) |  | 17-1 |
| Monolithic Chips | . $17-1$ |  |
| Sample/Track-Hold Amplifiers for | . $14-1$ | 14-1 |
| Test Systems for | .18-1 | 20-1 |
| Voltage References for | 8-1 |  |
| ADCs, see A/D Converters |  |  |
| AD DAC-08-Bit Monolithic High-Speed Multiplying D/A Converter | . $10-205$ |  |
| $\bullet$ AD DAC71/72 High-Resolution 16-Bit D/A Converters | . $10-211$ |  |
| AD DAC80 Low-Cost 12-Bit IC D/A Converter | . $10-215$ |  |
| AD DAC85 High-Performance 12-Bit IC D/A Converter | . $10-223$ |  |
| AD DAC87 Wide-Temperature-Range 12-Bit IC D/A Converter | . $10-231$ |  |
| $\bullet$ AD DAC100 10-Bit Monolithic D/A Converter | . $10-235$ |  |
| ADG 200 DI CMOS Protected Dual SPST Analog Switch | . $16-29$ |  |
| ADG 201 DI CMOS Protected Quad SPST Analog Switch | 16-33 |  |
| -AD LH0032 Ultra-Fast FET Operational Amplifier | 4-117 |  |
| -AD LH0033 High-Speed Buffer Amplifiers | 4-121 |  |
| AD OP-07 Ultra-Low Offset-Voltage Op Amp | 4-125 |  |
| -AD SHC85 Fast 0.01\% Track/Sample-Hold Amplifiers | . $14-17$ |  |
| -AD SHM-S Ultra Fast 0.01\% Track/Sample-Hold Amplifiers | . $14-21$ | 14-7* |
| AD VFC32 V/F and F/V Converter | .12-17 |  |
| Amplifiers, Instrumentation |  |  |
| Applications | . $21-21$ |  |
| as Components | 5-1* | 1-4 |
| in Data-Acquisition Subsystems | . $15-1$ | 15-1 |
| in Digital Panel Instruments |  | 16-1 |
| in Intelligent Data Acquisition Systems |  | 18-1 |
| in MACSYM Measurement And Control SYsteMs |  | 19-4 |
| in Microcomputer Analog I/O Subsystems (RTIs) |  | 17-1 |
| Monolithic Chips | . $17-1$ |  |
| in Signal Conditioners |  | 9-1 |
| Test Systems for | 18-1 | 20-1 |
| Amplifiers, I.C., Guide to Decoupling, Grounding, etc. | .21-13 |  |
| Amplifiers, Isolation |  |  |
| as Components | 5-1 | 5-1 |
| in Data-Acquisition Subsystems | . $15-1$ | 15-1 |
| in Digital Panel Instruments |  | 16-1 |
| in Intelligent Data Acquisition Systems |  | 18-1 |
| Isolated Op Amp, see 277 |  |  |
| in MACSYM Measurement And Control SYsteMs |  | 19-4 |
| in Signal Conditioners |  | 9-1 |
| Amplifiers, Operational | 4-1 | 4-1 |
| How to Select (Application Note) | . $21-3$ |  |
| How to Test Basic Parameters (Application Note) | .21-9 |  |
| Isolated, see 277 |  |  |
| Monolithic Chips | . $17-1$ |  |
| Test Systems for | 18-1 | 20-1 |
| Amplificr, Power, Synchro/Resolver |  | 13-1 |
| Analog Computational ICs | 6-1 |  |
| Analog Devices Sales Offices | 1-16 | 1-10 |
| Analog Devices Technical Publications | 1-15 | 1-9 |
| Analog I/O Subsystems |  |  |
| Data-Acquisition Subsystems as Components | . $15-1$ | 15-1 |
| Digital Panel Instruments |  | 16-1 |
| Intelligent Measurement and Control Subsystems ( $\mu \mathrm{MAC}-4000$ ) |  | 18-1 |
| MACSYM I/O Cards |  | 19-4 |
| Microcomputer Analog I/O Boards (RTIs) |  | 17-1 |
| Analog-to-Digital Converters, see A/D Converters |  |  |
| Antilog Amplifiers see also Logarithmic D/A Converters | $\begin{array}{r} 6-1 \\ .10-1 \end{array}$ | 8-1 |
| $\bullet$-API1620/1718 Synchro/Resolver Angle-Position Indicator Displays |  | 13-5 |
| Application Notes, Linear ICs | . $21-1$ |  |
| Chips, Monolithic . . . . | . $17-1$ |  |


|  | Vol. I | Vol. II |
| :---: | :---: | :---: |
| CMOS D/A Converters | .10-1 |  |
| Application Notes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $21-$ |  |  |
| CMOS Switches and Multiplexers | .16-1* | 1-6 |
| Application Note | .21-41 |  |
| Cold-Junction Compensators, Thermocouple |  |  |
| in Signal Conditioners |  | 9-1 |
| in Digital Panel Instruments |  | 16-1 |
| in MACSYM Measurement And Control SYsteMs |  | 19-4 |
| in $\mu$ MAC Intelligent Measurement and Control Systems |  | 18-1 |
| Compensators, Cold-Junction, Thermocouple, see Cold-Junction |  |  |
| Computational Circuits, Analog, see also: |  |  |
| Antilog Amplifiers | 6-1 | 8-1 |
| Dividers, Analog | 6-1 | 6-1 |
| Logarithmic Amplifiers | 6-1 | 8-1 |
| Multipliers, Analog | 6-1 | 6-1 |
| Powers and Roots | 6-1 | 6-1 |
| Squaring | 6-1 | 6-1 |
| Square Rooting | 6-1 | 6-1 |
| Computer-Based |  |  |
| Data Acquisition ( $\mu \mathrm{MAC}-4000$ ) |  | 18-1 |
| Measurement And Control SYsteMs (MACSYM) |  | 19-1 |
| Test Systems for Linear ICs | . $18-1$ | 20-1 |
| Conditioners, Signal, as Components, see also: | 1-4 | 9-1* |
| Instrumentation Amplifiers | . 5-1 |  |
| Isolation Amplifiers | 5-1 | 5-1 |
| Data-Acquisition Subsystems | .15-1 | 15-1 |
| Digital Panel Instruments |  | 16-1 |
| $\mu \mathrm{MAC}$ Intelligent Single-Board Meas. \& Control Subsystem |  | 18-1 |
| MACSYM Computer-Based Measurement And Control SYsteM |  | 19-4 |
| Converters, Analog-to-Digital | .11-1 | 11-1 |
| Converters, DC/DC | 1-11 | 21-1* |
| Converters, Digital-to-Analog | . $10-1$ | 10-1 |
| Converters, Digital-to-Angle | .13-1 | 13-1 |
| Converters, Digital-to-Resolver | .13-1 | 13-1 |
| Converters, Digital-to-Synchro | .13-1 | 13-1 |
| Converters, Frequency-to-Voltage | . $12-1$ | 12-1 |
| Converters, Inductosyn-to-Digital | . $13-1$ | 13-1 |
| Converters, Resolver-to-Digital | .13-1 | 13-1 |
| Converters, RMS-to-DC | 7-1 | 7-1 |
| Converters, Synchro-to-Digital | .13-1 | 13-1 |
| Converters, Voltage-to-Current, see Signal Conditioners |  |  |
| Converters, Voltage-to-Frequency | .12-1 | 12-1 |
| DAC-08 (see AD DAC-08) |  |  |
| DAC71/72 (see AD DAC71/72) |  |  |
| DAC80 (see AD DAC80) |  |  |
| DAC85 (see AD DAC85) |  |  |
| DAC87 (see AD DAC87) |  |  |
| DAC100 (see AD DAC100) |  |  |
| DAC1106 8/10-Bit-Resolution High-Speed D/A Converter |  | 10-11 |
| DAC1108 12-Bit-Resolution High-Speed D/A Converter |  | 10-11 |
| DAC1136 High-Resolution 16-Bit Digital-to-Analog Converter | . $10-243$ | 10-15* |
| DAC1138 High-Resolution 18-Bit Digital-to-Analog Converter | 10-243 | 10-15* |
| DAC1420 8-Bit D/A Converter with 4 -to-20mA Output | . $10-245$ | 10-23 |
| DAC1422 10-Bit D/A Converter with 4-to-20mA Output | .10-245 | 10-23 |
| DAC1423 4-to-20mA Output 10-Bit Isolated D/A Converter | 10-247 | 10-27* |
| DACs, see D/A Converters |  |  |
| D/A Converters |  |  |
| Application Notes for CMOS DACs | . $21-41$ |  |
|  |  |  |
|  |  |  |
| Logarithmic DACs |  |  |
| MACSYM Measurement And Control SYsteM (Analog Output Cards) |  | 19-4 |
| Microcomputer Analog I/O (Output) Subsystems |  | 17-1 |
| Monolithic Chips . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17-1 |  |  |
| DAS1128 Low-Cost High-Speed Data-Acquisition Subsystem | . $15-37$ | 15-17* |
| -DAS1152 14-Bit Sampling A/D Converter | .15-39 | 15-25* |
| -DAS1153 15-Bit Sampling A/D Converter | .15-39 | 15-25* |
| -DAS1155 14-Bit Low-Level Data-Acquisition System | .15-41 | 15-29* |
| -DAS1156 15-Bit Low-Level Data-Acquisition System | . 15 - 41 | 15-29* |
| Data-Acquisition Cards |  |  |
| Microcomputer Analog I/O Subsystems (RTIs) . | . 1-9 | 17-1* |
| $\mu \mathrm{MAC}$ Intelligent Measurement and Control Subsystems |  | 18-1 |


|  | Vol. I | Vol. II |
| :---: | :---: | :---: |
| MACSYM Measurement And Control SY'steMs |  | 19-4 |
| Data-Acquisition ICs, see Vol. 1 listings of: |  |  |
| A/D Converters, Analog Computational Circuits, CMOS |  |  |
| Switches and Multiplexers, D/A Converters, Data- |  |  |
| Acquisition Subsystems, Instrumentation and Isolation |  |  |
| Amplifiers, Operational Amplifiers, RMS-to-DCConverters, |  |  |
| Sample/Track-Hold Amplifiers, Synchro \& Resolver Converters, |  |  |
| Transducers, V/F Converters, Voltage References |  |  |
| Data-Acquisition Subsystems as Components | 15-1 | 15-1 |
| DC/DC Converters . | -11 | 21-1* |
| DG200, DG201 (see ADG 200, ADG 201) |  |  |
| Digital Panel Instruments | 1-6 | $16-1 * *$ |
| Digital Thermometers | 1-8 | 16-1* |
| Digital-to-Analog Converters | 10-1 | 10-1 |
| Digital-to-Resolver Converters | 13-1 | 13-1 |
| Digital-to-Synchro Converters | 13-1 | 13-1 |
| Digital Vector Generator . see also Application Note (Generating Waveforms \& Vectors) | $\begin{aligned} & .13-1 \\ & .21-43 \end{aligned}$ | 13-1 |
| Digital Voltmeters, Scanning | 1-6 | 16-1* |
| Dividers, Analog | 6-1 | 6-1 |
| DSC1705 14-Bit Digital-to-Synchro/Resolver Converter |  | 13-9 |
| DSC1706 12-Bit Digital-to-Synchro/Resolver Converter |  | 13-9 |
| DTM1716 14-Bit Digital-to-Analog Vector Generator |  | 13-13 |
| DTM1717 12-Bit Digital-to-Analog Vector Generator |  | 13-13 |
| Frequency-to-Voltage Converters | 12 | 12-1 |
| HAS Series Ultra-Fast Hybrid Analog-to-Digital Converters | 11-149 |  |
| -HDD Series Hybrid Video Low-Glitch D/A Converters | 10-249 |  |
| $\bullet$ HDDI206 12-Bit Deglitched Voltage-Output D/A Converter | 10-255 |  |
| HDG Series Hybrid Video Digital-to-Analog Converters | 259 |  |
| HDH Series 8 -,10-, 12 -Bit Video-Speed Hybrid Voltage-Out DACs | 10-265 |  |
| HDS Series 8 -, 10-,12-Bit Video-Speed Hybrid Current-Out DACs | 10-265 |  |
| -HDS-0810E Ultra-High-Speed ECL Hybrid 8-Bit D/A Converter | .10-269 |  |
| HDS-1015E Ultra-High-Speed ECL Hybrid 10-Bit D/A Converter | . $10-269$ |  |
| $\bullet$ HDS-1240E Ultra-High-Speed ECL Hybrid 12-Bit D/A Converter | 10-271 |  |
| HOS050/050A/050C Fast-Setling Video Operational Amplifier | 4-131 |  |
| -HOS 100 Wide-Bandwidth High-Speed Buffer Amplifiers | 4-137 |  |
| HTC Series Ultra-High-Speed Track-and-Hold Amplifiers | . $14-23$ |  |
| HTS Series Ultra-High-Speed Track-and-Hold Amplifiers | 14-23 |  |
| Inductosyn ${ }^{\text {TM }}$-to-Digital Converters | .13-1 | 13-1 |
| Instrumentation Amplifiers | 5-1* | 1-4 |
| Integrated Circuits(see Volume I) |  |  |
| Application Notes . | 21-1 |  |
| Monolithic Chips | .17-1 |  |
| Package Information | . 20-1 |  |
| Quality Assurance | . $19-1$ |  |
| Test System, Computer-Based | . $18-1$ | 20--1 |
| Interface Boards, Microcomputer |  |  |
| Microcomputer Analog I/O Subsystems (RTIs) | 1-9 | 17-1* |
| $\mu \mathrm{MAC}$ Intelligent Measurement and Control Subsystem |  | 18-1 |
| -IRDC1730 Inductosyn/Resolver-to-Digital (Binary) Converter |  | 13-17 |
| -IRDC1731 Inductosyn/Resolver-to-Digital (Pulses) Converter |  | 13-23 |
| Isolated Op Amps, see 277 |  |  |
| Isolated Signal Conditioners |  |  |
| Isolators | . 5-1 | 5-1 |
| Signal Conditioners see also sections $16,17,18,19$ in Volume II | 1-4 | 9-1* |
| Isolation Amplifiers, Isolators see also sections 9, 16, 17, 18, 19 in Volume II | 5-1 | 5-1 |
| Linear-Circuit Testers, Computer-Based | . $18-1$ | 20-1 |
| Log Amplifiers. | 6-1 | 8-1 |
| Log-Antilog Amplifiers | 6-1 | 8-1 |
| see also Logarithmic DACs in D/A Converter Section | 10-1 | 10-1 |
| Log-Ratio Modules | -1 | 8-1 |
| LTS-2000 Computer-Based Automatic Test System for Linear ICs | 18-3 | 20-1 |
| LTS-2010 Computer-Based Automatic Test System for Linear ICs | 18-4 | 20-1 |
| MACSYM Computer-Based Measurement And Control SYsteMs |  |  |
| ADIO Analog-Digital Input/Output Cards |  | 19-4 |
| MACSYM 2 Fully Integrated Measurement and Control SYsteM |  | 19-1 |
| MACSYM 10 Measurement and Control SYsteM for Industrial Applications |  | 19-2 |
| MACSYM 20 Low-Cost Intelligent Front End |  | 19-3 |
| MAH-0801 Ultra-High-Speed 8-Bit A/D Converter | . 11 - 153 | 11-19* |
| MAH-1001 Ultra-High-Speed 10-Bit A/D Converter | 11-153 | 11-19* |

- New product since 1980 Data-Acquistion Components and Subrystems Catalog
*Principal Listing

|  | Vol. I | Vol. II |
| :---: | :---: | :---: |
| MAS-0801 Ultra-High-Speed 8-Bit A/D Converter | 11-155 | 11-23* |
| MAS-1001 Ultra-High-Speed 10-Bit A/D Converter | 11-155 | $11-23$ * |
| MAS-1202 Ultra-High-Speed 12-Bit A/D Converter | 11-155 | $11-23^{*}$ |
| MATV Series 8-Bit Video Analog-to-Digital Converters | 11-157 | 11.-27* |
| MDD Series Ultra-High-Speed Deglitched D/A Converters |  | 10-23 |
| MDMS Series Ultra-High-Speed Multiplying D/A Converters | . $10-275$ | 10-37 |
| MDS/MDSE/MDSL/MDH Series 8-,10-,12-Bit Video-Speed Current-Ou |  | 10-39 |
| Microcomputer Analog I/O Boards | $1-$ | 17-1* |
| "Micromac" $(\mu$ MAC-4000) Intelligent Single Board Measurement and Control Subsystem |  | 18-1 |
| MOD-1005 10-Bit Video A/D Converter | 11-159 | 11-31* |
| MOD-1020 10-Bit Video A/D Converter | 11-161 | 11-35* |
| MOD-1205 12-Bit Video A/D Converter | 11-163 | 11-39* |
| Monolithic Chips | $17-$ |  |
| Multichannel A/D Converters see also all listings under A/D Converters |  |  |
| Multichannel Signal Conditioners . . . . . see also Sections 16, 17, 18, 19 in Volume II | 1-4 | 9-1* |
| Multifunction Devices | 6-1 | 6-1 |
| Multifunction Modules |  | 6-1 |
| Multiplexed Signal Conditioners (see Signal Conditioners) | 1-4 | $9-1^{\text {* }}$ |
| Multiplexers, CMOS | 16-1* | 1-6 |
| Multiplier/Dividers. | 6-1 | 6-1 |
| Multipliers, Analog | 6-1 | 6-1 |
| $\mu \mathrm{MAC}-4000$ Intelligent Measurement and Control Subsystem |  | 18-1 |
| Operational Amplifiers (Op Amps) |  | 4-1 |
| Operational Amplifiers, Isolated, see 277 |  |  |
| Package Information, Integrated Circuits | 20-1 |  |
| Power Amplifier, Synchro/Resolver |  | 13-1 |
| Powers and Roots | 6-1 | 6 - |
| Power Supplies . . . see also Self-Powered | $1-11$ | 21-1* |
| Power Supplies, AC/DC | 1-11 | 21-1* |
| Power Supplies, DC/DC | 1-1 | 21-1* |
| Power Supplies, Transducer Excitation |  | 9-1 |
| Publications, Technical, of Analog Devices | - 15 | 1-9 |
| Quality Assurance, Integrated Circuits | 19 |  |
| RDC1727 High-Resolution Resolver-to-Digital (18 Bits) |  | 13-49 |
| RDC1740/1741/1742 Resolver-to-Digital Converters | .13-5 | 13-53* |
| References, Voltage | 8-1* | 1-5 |
| Resolver Power Amplifier | 13-1 | 13-1 |
| Resolver-to-Digital Converters | 13-1 | 13-1 |
| Resolver-to-Linear Converters | .13-1 | 13-1 |
| RMS-to-DC Converters | 7-1 | 7-1 |
| RTD Signal Conditioners, see Signal Conditioners |  |  |
| RTI-1200 MULTIBUS-Compatible Combination Analog I/O Subsystem |  | 17-5 |
| RTI-1201 MULTIBUS-Compatible Analog Output Subsystem |  | 17-7 |
| RTI-1202 MULTIBUS-Compatible Analog Input Subsystem |  | 17.-9 |
| RTI-1225 STD-Bus-Compatible Analog Input/Output Subsystem |  | 17-11 |
| $\bullet$ RTI-1226 STD-Bus-Compatible Analog Input Subsystem |  | 17-11 |
| RTI-1230 Motorola-Compatible Analog Input Subsystem |  | 17-13 |
| RTI-1231 Motorola-Compatible Analog I/O Subsystem |  | 17-13 |
| RTI-1232 Motorola-Compatible Analog Output Subsystem |  | 17-13 |
| RTI-1240 TM990/100M-Compatible Analog Input Subsystem |  | 17-15 |
| RTI-1241 TM990/100M-Compatible Analog I/O Subsystem |  | 17-15 |
| RTI-1242 TM990/100M-Compatible Analog Output Board (4 DACs) |  | 17-15 |
| RTI-1243 TM990/100M-Compatible Analog Output Board (8 DACs) |  | 17-15 |
| RTI-1250 DEC-Compatible Analog Input Subsystem |  | 17-17 |
| RTI-1251 DEC-Compatible Analog I/O Subsystem |  | 17-17 |
| RTI-1252 DEC LSI-Compatible Analog Output Subsystem |  | 17-17 |
| -RTI-1260 High-Performance Analog-Input Card for STD Bus |  | 17-19 |
| -RTI-1261 High-Performance Analog-Output Card for STD Bus |  | 17-19 |
| RTM Series 5VA Resolver Output Transformers |  | 13-27 |
| SAC1763 Synchro/Resolver-to-Analog Converter |  | 13-31 |
| Sales Offices of Analog Devices | 1-16 | 1-10 |
| Sample-Hold Amplifiers, see also A/D Converters | .14-1 | 14-1 |
| Sample/Track-Hold Amplifiers, see also A/D Converters | 14 | 14-1 |
| SBCD1752 Synchro/Resolver-to-Digital (13 BCD + Sign), $0^{\circ} \mathrm{C}$ to $\pm 180^{\circ} \mathrm{C}$ |  | 13-35 |
| SBCD1753 Synchro/Resolver-to-Digital (14 BCD), $0^{\circ} \mathrm{C}$ to $\pm 180^{\circ} \mathrm{C}$ |  | 13-35 |
| SBCD1756 Synchro/Resolver-to-Digital (13 BCD + Sign), $0^{\circ} \mathrm{C}$ to $360^{\circ} \mathrm{C}$ |  | 13-35 |
| SBCD1757 Synchro/Resolver-to-Digital (14 BCD), $0^{\circ} \mathrm{C}$ to $360^{\circ} \mathrm{C}$ |  | 13-35 |
| SDC1700 Synchro/Resolver-to-Digital (12 Bits) |  | 13-39 |


|  | Vol. I | Vol. II |
| :---: | :---: | :---: |
| SDC1702 Synchro/Resolver-to-Digital (10 Bits) |  | 13-39 |
| SDC1704 Synchro/Resolver-to-Digital (14 Bits) |  | 13-39 |
| SDC1725 Synchro/Resolver-to-Digital (12 Bits), Low Profile |  | 13-45 |
| SDC1726 Synchro/Resolver-to-Digital (10 Bits), Low Profile |  | 13-45 |
| -SDC1727 High-Resolution Synchro-to-Digital (18 Bits) |  | 13-49 |
| - SDC1740/1741/1742 Synchro-to-Digital Converters | . $13-5$ | 13-53* |
| Self-Powered Instruments, Subsystems, and Systems |  |  |
| Digital Panel Instruments |  | 16-1 |
| Signal Conditioners |  | 9-1 |
| Microcomputer Analog I/O Subsystems |  | 17-1 |
| $\mu \mathrm{MAC}$ Measurement and Control Subsystems |  | 18-1 |
| MACSYM Measurement And Control SYsteMs |  | 19-1 |
| Linear-IC Test Systems |  | 20-1 |
| SHA1144 High-Resolution 14-Bit Sample-and-Hold Amplifier | 14-29 | 14-11* |
| Signal Conditioners as Components, sec also: | 1-4 | 9-1* |
| Instrumentation Amplifiers | 1 |  |
| Isolation Amplifiers | 5-1 | 5-1 |
| Data-Acquisition Subsystems | 15 | 15-1 |
| Digital Panel Instruments |  | 16-1 |
| $\mu$ MAC Intelligent Single-Board Meas. \& Control Subsystem |  | 18-1 |
| MACSYM Computer-Based Measurement And Control SYsteM |  | 19-1 |
| SPA1695 5VA-Output Power Amplifier for Synchros/Resolvers |  | 13-57 |
| Squaring (Analog Multipliers) | 6-1 | 6-1 |
| Square Rooting (Analog Dividers) | . 6-1 | 6-1 |
| STM Series 5VA Synchro Output Transformers |  | 13-27 |
| Strain Gage Signal Conditioners . . . . . . . . . . . . . . . . see also Signal Conditioners | -4 | 9-1* |
| Switches, CMOS | . $16-1^{*}$ | 1-6 |
| Switches, Dielectrically Isolated | .16-1 |  |
| Switches, Dual | 1 |  |
| Switches, Quad | .16-1 |  |
| Synchro Power Amplifiers | 13-1 | 13-1 |
| Synchro-to-Digital Converters | .13-1 | 13-1 |
| Synchro-to-Linear Converters | .13- | 13-1 |
| Technical Publications of Analog Devices | 1-15 | 1-9 |
| Temperature Indicators |  | 16-1 |
| Temperature Transducers | 9-1 | 9-1 |
| Temperature Transmitters, see Signal Conditioners | 1-4 | 9-1* |
| Testers, Linear Integrated Circuits | . 18 - | 20-1 |
| THC Series Fast Sample/Track-and-Hold Amplifiers |  | 14-15 |
| Thermocouple Cold-Junction Compensators, see Signal Conditioners |  |  |
| Thermocouple Signal Conditioners, see Signal Conditioners |  |  |
| Thermometers, Digital, see Digital Panel Instruments | 1-8 | 16-1* |
| THS Series Ultra-Fast Sample/Track-and-Hold Amplifiers |  | 14-15. |
| Track-Hold Amplifiers, see also A/D Converters | . $14-1$ | 14-1 |
| Transducers | 1 | 9-1 |
| Transducers, Temperature-to-Current (AC2626, AD590) | -1 | 9-1 |
| Transmitters, 4 -to- 20 mA , see Signal Conditioners | 4 | $9-1 *$ |
| Transmitters, Temperature, see Signal Conditioners | 1-4 | 9-1* |
| TSL1612 2-Speed Processor for Coarse/Fine Synchros/Resolvers |  | 13-59 |
| UMAC-4000, see $\mu$ MAC-4000 or "Micromac" |  |  |
| Vector Generator, Digital see also App. Note: Generating Waveforms and Vectors | $\begin{aligned} & .13-1 \\ & .21-43 \end{aligned}$ | 13-1 |
| V/F Converters | . $12-1$ | 12-1 |
| Voltage References | 8-1* | 1-5 |
| Voltage-to-Current Converters, see Signal Conditioners | -4 | 9-1* |
| Voltage-to-Frequency Converters | . 12-1 | 12-1 |
| Voltmeters, Digital, Scanning, (Digital Panel Instruments) | -6 | 16-1* |
| 2B20 4-to-20mA-Voltage-to-Current Converter |  | 9-9 |
| 2B22 Isolated 4-to-20mA Voltage-to-Current Converter |  | $9-13$ |
| -2B24 Loop-Powered Isolator |  | $9-17$ |
| 2B30 Strain-Gage/RTD Signal Conditioner |  | 9-19 |
| 2B31 Strain-Gage/RTD Signal Conditioner with X'ducer Excitation |  | 9-19 |
| -2B34 Four-Channel RTD/Strain-Gage Conditioner |  | $9-25$ |
| 2B35 Precision Triple-Output Transducer Power Supply |  | 9-29 |
| -2B50 Isolated Thermocouple Signal-Conditioner |  | 9-31 |
| -2B52 Isolated Two-Wire Thermocouple Temperature Transmitter |  | $9-35$ |
| -2B53 Two-Wire Thermocouple Temperature Transmitter |  | 9-35 |
| 2B54 Low-Level 4-Channel Multiplexed Isolated Conditioner |  | $9-37$ |
| 2B55 4-Channel Multiplexed Isolated Conditioner |  | 9-37 |
| 2B56 High-Accuracy Thermocouple Cold-Junction Compensator |  | $9-43$ |
| 2B57 Low-Cost Two-Wire Temperature Transmitter for AD590 |  | $9-47$ |

-New product since 1980 Data-Acquisition Components and Subsystems Catalog
*Principal Listing

|  | Vol. I | Vol. II |
| :---: | :---: | :---: |
| -2B58 Two-Wire Linearized RTD Temperature Transmitter |  | 9-51 |
| -2B59 Low-Cost 2-Wire RTD Temperature Transmitter |  | 9-53 |
| 48 Fast-Setting Differential FET-Input Op Amp |  | 4-17 |
| 50/51 Fast-Settling, Wideband, 100 mA Output FET-Input Op Amp |  | 4-19 |
| 52 Low-Noise, Low-Drift Precision FET-Input Amplifier | 4-139 | 4-21 |
| 171 High-Voltage Differential FET-Input Amplifier | 4-141 | 4-23 |
| 234 Low-Noise Wideband Chopper-Stabilized Amplifier | 143 | 4-25 |
| 235 Economy, Guaranteed Low-Noise Chopper-Stabilized Amplifier | -143 | 4-25 |
| 261 Low-Noise, Non-Inverting Chopper Amplifier | 45 | 4-27 |
| 277 Precision Isolation Amplifier with Op-Amp Front End |  | 5-15 |
| 281100 kHz Isolator Excitation Oscillator |  | 5-17 |
| 284J Economy High-Performance Self-Contained Isolation Amplifer |  | 5-17 |
| 286J High-CMV, High-Performance Synchronized Isolation Amplifier |  | 5-17 |
| 289 Precision Wide-Bandwidth Synchronized Isolation Amplifier | 5-35 | 5-23* |
| 290A Low-Cost Single-Channel Isolation Amplifier |  | 5-27 |
| 292A Low-Cost Multi-Channel Isolation Amplifier |  | 5-27 |
| 429 Accurate Wideband, Multiplier, Divider, Square-Rooter | 6-37 | 6-7* |
| 433 Programmable Multifunction Amplifier |  | 6-11* |
| 436 High-Accuracy Two-Quadrant Analog Divider |  | 6-15 |
| 442 Wideband, High-Accuracy True-RMS-to-DC Converter | 19 | 7-7 |
| 450 High -Performance 10 kHz Voltage-to-Frequency Converter |  | 12-7 |
| 451 Low-Cost, Versatile 10kHz Frequency-to-Voltage Converter | 21 | 12-11* |
| 453 Low-Cost, Versatile 100kHz F/V Converter | 12-21 | 12-11* |
| 454 Versatile 20 kHz Voltage-to-Frequency Converter |  | 12-7 |
| 456 Low-Cost 10 kHz Full-Scale Voltage-to-Frequency Converter |  | 12-7 |
| 458100 kHz -Full-Scale High-Accuracy V/F Converter |  | 12-17 |
| 4601 MHz -Full-Scale High-Accuracy V/F Converter |  | 12-17 |
| 755N/P 6-Decade High-Accuracy Log/Antilog Amplifiers | 6-41 | $8-7$ * |
| 757N/P 6-Decade High-Accuracy Log-Ratio Amplifiers | 43 | $8-11 *$ |
| 759N/P Economy Wideband Log/Antilog Amplifiers | 41 | 8-7* |
| 902/902-2 Dual 15V 100mA AC/DC Power Supply module | 11 | 21-2* |
| 903 Single 5V 500mA AC/DC Power Supply module | 11 | 21-2* |
| 904 Dual 15V 50mA AC/DC Power Supply module | -11 | 21-2* |
| 905 Single 5V 1A AC/DC Power Supply module | 11 | 21-2* |
| 906 Single 5V $250 \mathrm{~mA} \mathrm{AC/DC}$ Power Supply module | 1 | 21-2* |
| 915 Dual 15V $25 \mathrm{~mA} \mathrm{AC/DC}$ Power Supply module | 11 | $21-2^{*}$ |
| 920 Dual 15V 200mA AC/DC Power Supply module | 1 | 21-2* |
| 921 Dual 12V $240 \mathrm{~mA} \mathrm{AC/DC}$ Power Supply module | -11 | $21-{ }^{\text {* }}$ |
| 922 Single 5V 2A AC/DC Power Supply module | 1-11 | 21-2* |
| 923 Triple $\pm 15 \mathrm{~V} 100 \mathrm{~mA}, 5 \mathrm{~V} 500 \mathrm{~mA} \mathrm{AC} / \mathrm{DC}$ Power Supply module | -11 | $21-2^{\text {* }}$ |
| 925 Dual $15 \mathrm{~V} 350 \mathrm{~mA} \mathrm{AC/DC}$ Power Supply module | 11 | 21-2* |
| -926 Triple $\pm 15 \mathrm{~V} 150 \mathrm{~mA}, 5 \mathrm{~V} 300 \mathrm{~mA} \mathrm{AC} / \mathrm{DC}$ Power Supply module | 1-11 | $21-2^{\text {* }}$ |
| -927 Triple $\pm 15 \mathrm{~V} 150 \mathrm{~mA}$, 5V 1A AC/DC Power Supply module | 11 | 21-2* |
| -928 Single 5V 3A AC/DC Power Supply module | 1-11 | 21-2* |
| 940 SV to $\pm 15 \mathrm{~V}$ 150mA DC/DC Converter module | -11 | 21-2* |
| 9415 V to $\pm 12 \mathrm{~V} 150 \mathrm{~mA} \mathrm{DC/DC}$ Converter module | 11 | 21-2* |
| 943 5V to 5V 1A DC/DC Converter module | 1-11 | 21-2* |
| 94528 V to $\pm 15 \mathrm{~V} 150 \mathrm{~mA}$ DC/DC Converter module | 1-11 | $21-2^{\text {* }}$ |
| 9495 V to $\pm 15 \mathrm{~V} 60 \mathrm{~mA} \mathrm{DC/DC}$ Converter module | 1-11 | 21-2* |
| 9515 V to $\pm 15 \mathrm{~V} 410 \mathrm{~mA}$ DC/DC Converter module | -11 | 21-2* |
| 952 Dual 15V 100mA AC/DC Power Supply (chassis) | -11 | 21-2* |
| 95312 V to $\pm 15 \mathrm{~V} 150 \mathrm{~mA}$ DC/DC Converter module | 11 | $21-2{ }^{\text {* }}$ |
| 955 Single 5V 1A AC/DC Power Supply (chassis) | -11 | 21-2* |
| $\bullet 9575 \mathrm{~V}$ to 5 V 100 mA DC/DC Converter module | -11 | $21-2^{\text {* }}$ |
| $\bullet 9585 \mathrm{~V}$ to 5 V 100 mA DC/DC Converter module | 1-11 | 21-2* |
| $\bullet 959$ 5V to $\pm 12 \mathrm{~V} 40 \mathrm{~mA}$ DC/DC Converter module | 1-11 | 21-2* |
| -960 5V to $\pm 12 \mathrm{~V} 40 \mathrm{~mA}$ DC/DC Converter module | 1-11 | 21-2* |
| -961 5V to $\pm 15 \mathrm{~V} 33 \mathrm{~mA}$ DC/DC Converter module | 1-11 | 21-2* |
| -962 5V to $\pm 15 \mathrm{~V} 33 \mathrm{~mA}$ DC/DC Converter module | -11 | $21-2^{\star}$ |
| -963 12V to $\pm 15 \mathrm{~V} 33 \mathrm{~mA} \mathrm{DC/DC} \mathrm{Converter} \mathrm{module}$ | 1-11 | 21-2* |
| -964 12V to $\pm 15 \mathrm{~V} 33 \mathrm{~mA}$ DC/DC Converter module | -11 | 21-2* |
| $\bullet 9655 \mathrm{~V}$ to $\pm 15 \mathrm{~V} 190 \mathrm{~mA} \mathrm{DC/DC} \mathrm{Converter} \mathrm{module}$ | 1-11 | 21-2* |
| $\bullet 96612 \mathrm{~V}$ to $\pm 15 \mathrm{~V} 190 \mathrm{~mA}$ DC/DC Converter module | 1-11 | 21-2* |
| $\bullet 967$ 24V to $\pm 15 \mathrm{~V}$ 190mA DC/DC Converter module | 1-11 | $21-2^{\text {* }}$ |
| $\bullet 96828 \mathrm{~V}$ to $\pm 15 \mathrm{~V} 190 \mathrm{~mA}$ DC/DC Converter module | 1-11 | $21-2^{\text {* }}$ |
| 970 Dual 15V 200mA AC/DC Power Supply (chassis) | 11 | 21-2* |
| $\bullet 972$ Triple $\pm 15 \mathrm{~V} 150 \mathrm{~mA}, 5 \mathrm{~V} 300 \mathrm{~mA} \mathrm{AC/DC} \mathrm{Power} \mathrm{Supply} \mathrm{(chassis)}$ | 1-11 | 21-2* |
| 973 Dual 15V 350mA AC/DC Power Supply (chassis) | -11 | 21-2* |
| -974 Triple $\pm 15 \mathrm{~V}$ 150mA, 5V 1A AC/DC Power Supply (chassis) | 1-11 | 21-2* |
| 975 Dual 15V 500mA AC/DC Power Supply (chassis) | 1-11 | $21-2^{*}$ |
| $\bullet 976$ Single 5V 3A AC/DC Power Supply (chassis) | 1-11 | 21-2* |

## INTRODUCTION

This Ordering Guide should make it easy to order Analog Devices products, whether you're buying one IC op amp, a multi-option subsystem, or 1000 each of 15 different items. It will help you:

1. Find the correct part number for the options you want.
2. Get a price quotation and place an order with us.
3. Know our warranty for components and subsystems.

For answers to further questions, call the nearest sales office (listed at the back of the book) or our main office in Norwood, Mass. U.S.A. (617-329-4700).

## MODEL NUMBERING

Many of the data sheets in the Databook have an Ordering Guide. Use it to specify the correct part number for the exact combination of options you want. Part numbering systems for ICs and hybrids will be found in Volume I, Section 3. If there is any question, call us.

## ORDERING FROM ANALOG DEVICES

When placing an order, please provide specific information regarding model type, number, option designations, quantity, ship-to and bill-to address. Prices quoted are list; they do not include applicable taxes, customs, or shipping charges. All shipments are F.O.B. factory. Please specify if air shipment is required.
Place your orders with our local sales office or representative, or directly with Norwood. Orders and requests for quotations may be telephoned, sent via TWX or TELEX, or mailed. Orders will be acknowledged when received; billing and delivery information is included.
Payments for new accounts, where open-account credit has not yet been established, will be C.O.D. or prepaid. On all orders under fifty dollars ( $\$ 50.00$ ), a five-dollar ( $\$ 5.00$ ) processing charge is required.

When prepaid, orders should include $\$ 2.50$ additional for packaging and postage (and a $5 \%$ sales tax on the price of the goods if you are ordering for delivery to a destination in Massachusetts).

## WARRANTY AND REPAIR CHARGE POLICIES

All Analog Devices, Inc., products are warranted against defects in workmanship and materials under normal use and service for one year from the date of their shipment by Analog Devices, Inc., except that components obtained from others are warranted only to the extent of the original manufacturers' warranties, if any, except for component test systems, which have a 180 -day warranty, and $\mu \mathrm{MAC}$ and MACSYM systems, which have a 90 -day warranty. This warranty does not extend to any products which have been subjected to misuse, neglect, accident, or improper installation or application, or which have been repaired or altered by others. Analog Devices' sole liability and the Purchaser's sole remedy under this warranty is limited to repairing or replacing defective products. (The repair or replacement of defective products does not extend the warranty period. This warranty does not apply to components which are normally consumed in operation or which have a normal life inherently shorter than one year.) Analog Devices, Inc., shall not be liable for consequential damages under any circumstances.

## THE FOREGOING WARRANTY AND REMEDY ARE IN LIEU OF ALL OTHER REMEDIES AND ALL OTHER WARRANTIES, WRITTEN OR ORAL, STATUTORY, EXPRESS, OR IMPLIED, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

## Operational Amplifiers

## Contents

Selection Guides
General-Purpose Op Amps
High-Accuracy Op Amps
Fast/Wideband Op Amps ..... 4-4
Selection Principles and Definitions of Specifications ..... 4-5
48J/K Fast-Settling Amplifiers ..... 4-17
50J/K Fast-Slewing and Settling Amplifiers ..... 4-19
51A/B Fast Wide-Temperature-Range Amplifiers ..... 4-19
52J/K High-Accuracy Low-Bias FET-Input Amplifiers ..... 4-21
171J/K High-Output-Voltage Amplifiers ..... 4-23
234/235J/K/L Inverting Low-Noise Wideband Chopper-Stabilized Amplifiers ..... 4-25
261J/K Noninverting Chopper Op Amps ..... 4-27
Page

# Selection Guide Operational Amplifiers 

FEATURE SELECTION CHART




# Orientation Operational Amplifiers 

The amplifiers listed in the two volumes of this catalog are intended to provide cost-effective solutions to the bulk of op-amp requirements in precision measurement and control, as well as to more-general requirements in electronic circuits. The technical data included in these books* cover the properties of some 36 op -amp families, comprising more than 100 distinct types. Some are general purpose, others provide nearoptimum performance for specific classes of applications.
They differ in a variety of ways, for example, circuit technology, circuit architecture, input properties, output properties, operating temperature range, degree of isolation, and in terms of the many performance specifications. Some are high-performance modules, most are monolithic ICs (including precision dual devices), some are hybrid ICs.
The technical data in this volume embrace exceptionally highperformance (low-drift and high-speed) operational amplifiers, in the form of small encapsulated modules. As the Selection Guide indicates, there is also a universe of technical data, to be found in Volume I, on a wide range of monolithic and hybrid operational amplifiers-including devices screened to the requirements of MIL-STD-883B and chips for hybrid assembly.

## BACKGROUND

The operational amplifier is today the most-widely used analog subassembly. It is safe to say that its basic properties and applications are sufficiently understood by most circuit designers and builders. However, the basis for choice, the subtleties of using op amps in circuits for best results (especially in precision measurement and control), and the varieties of possible applications are less clearly understood by op amp users, in varying degrees.
In these few pages, we shall address the question of making a proper choice of op amp type for an application, in relation to the extensive array of device properties presented in the data sheets that follow.
For those users requiring basic tutorial material, and detailed information on getting the most out of op amps, we have provided on page 4-16 a bibliography that should make available up to $99 \%$ of information need now and then, with "fanout" to the vast body of literature that - with some redundancy - will provide the remainder. It should come as no surprise to successful users of Analog Devices op amps that a number of the references are to the applications sections of data sheets included in Volume I or Volume II of this catalog.

## SELECTION PRINCIPLES

In selecting the right device for a specific application, you should have clearly in mind your design objectives and a firm understanding of what published specifications mean. Beyond this, you should detail the significant variables that are pertinent to your application. The purpose of this section

[^0]is to put these many decision factors into perspective to help you make the most meaningful buying decisions.
To properly choose an operational amplifier for any given set of requirements, the designer must have:

1. A complete definition of the design objectives. Signal levels, accuracy desired, bandwidth requirements, circuit impedance, environmental conditions and other factors must be well defined before selection can be effectively undertaken.
2. Firm understanding of what the manufacturer means by the numbers published for the parameters. Frequently, any two manufacturers may have comparable published specifications, which may have been arrived at using differing measurement techniques. This creates a pitfall in op amp selection. To avoid these difficulties, the designer must know what the published specifications mean and how these parameters are measured and then must be able to interpret these published specifications in terms meaningful to the design requirements.
There are three fundamental aspects to the rational selection of an operational amplifier for a given application: (1) establishing the circuit architecture, (2) defining the performance levels, and (3) choosing the amplifier(s).
3. To obtain a circuit building block to implement a defined functional job, the principal choices are either to purchase a committed functional device or to design a circuit employing op amps to perform the function. For example, to obtain a difference between two voltages, one may either purchase an instrumentation or isolation amplifier, or design a suitable subtraction circuit using op amps. If a committed functional building block, with appropriate specs and price, is not available, the circuit designer must start by developing schematic diagrams of circuits that will perform the function simply using "ideal" operational amplifiers. Many commonly used circuits can be found in textbooks, "cookbooks", and linear circuit books, as well as in application notes and data sheets.
4. Recognizing that the choice of an op amp depends on both the overall circuit requirements and the characteristics of available op amps, the designer should interpret the desired overall performance in terms of the parameters of op amps, and establish acceptable ranges of parameters, and their variation with time, temperature, supply voltage, etc. Examples of the key parameters are the input offset voltage, input bias and offset currents, and the high-frequency performance and transient behavior of the op-amp block (and its effect on the closedloop circuit) for large and small signals. It will be helpful to develop an application checklist, which includes such considerations as the character of the input signals and their impedance, the output load, the desired accuracy - static and dynamic - and the environmental conditions.
5. The designer must then relate acceptable performance of the op-amp building block to the specifications and prices of available devices from preferred suppliers, bearing in mind a
firm understanding of the way in which manufacturers define their specifications, and how definitions can differ in a way that may be misleading. A set of definitions used by Analog Devices follows the next section.

## APPLICATION CHECKLIST

By way of an application checklist, the designer will need to account for the following:

## Cbaracter of the application: The character of the

 application (inverter, follower, differential amplifier, etc.) will often influence the choice of amplifier.Chopper stabilized amplifiers, for example, have not often been generally applicable where differential inputs are required.
Accurate description of the input signal: It is extremely important that the input signal be thoroughly characterized. Is the input a voltage source or a current source? Range of amplitude? Source impedance? Time/frequency characteristics?
Environmental conditions: What is the maximum range of temperature, time, and supply voltage over which the circuits must operate (to the required accuracy) without readjustment?
Accuracy desired: The accuracy requirement determines the extent to which the foregoing considerations are critical, and ultimately points the way to a device (or series of devices) which are acceptable. Accuracy must, of course, be defined in terms meaningful to the application with regard to bandwidth, dc offset, and other parameters.

## SELECTION PROCESS

In general, the objective of amplifier selection should be to choose the least expensive device which will meet the physical, electrical, and environmental requirements imposed by the application. This suggests that a "General Purpose" amplifier will be the best choice in all applications where the desired performance requirements can be met. Where this is not possible, it is generally because of limitations encountered in two areas - bandwidth requirements, and/or offset and drift parameters.
To make it easier to relate bandwidth requirements with the drift and offset characteristics, a capsule view of bandwidth considerations precedes the DC discussions below. The , reader is then returned to an expanded discussion of gainbandwidth considerations.

Gain Bandwidth Considerations, A Capsule View Although all selection criteria must be met simultaneously, determination of the bandwidth requirements is a logical starting point because:
A) If DC information is not of interest, a suitable blocking capacitor can be connected at the amplifier input and all of the "drift" specifications may usually be ignored, and
B) Where high frequency ( $>10 \mathrm{MHz}$ ) characteristics are of primary importance, the choice will be limited to those amplifiers designated "Wide Bandwidth/Fast Settling."

Where DC information is required and where frequency requirements are relatively modest (full power response below 100 kHz , unity gain of less than 1.5 MHz ) other criteria will probably influence the final choice. It is important, however, to choose an amplifier with which an adequate value of loop gain is assured (at the maximum frequency of interest) to obtain the desired accuracy. Loop gain is the excess of open loop gain over closed loop gain, and is responsible for the diminishing error due to fluctuations in the open loop gain due to time, temperature, etc. For example, if the closed-loop gain is 1000 , the open-loop gain must be at least 100,000 to yield an error of no more than $1 \%$, and $1,000,000$ to yield an error no greater than $0.1 \%$. Where undistorted response is required, the specifications for full linear response and slewing rate should be chosen such that they are not exceeded at the highest frequency of operation.

## Offset and Drift Considerations

In the majority of op-amp applications, final selection is determined by the DC offset and drift characteristics. To undertake amplifier selection in these cases, it is necessary to translate the requirements listed earlier as follows. (It is assumed that bandwidth requirements and temperature range have been established at this point.)

1. What input impedance must the circuit present to the signal source? This depends primarily on the source impedance, $\mathrm{R}_{\mathrm{s}}$, and the amount of loading error which is acceptable. Most amplifier circuits are designed around either the inverting or noninverting circuit of Figure 1. The choice is often made between the two to accommodate the impedance requirement. Input impedance for the inverting circuit is approximately equal to the summing impedance, $\mathrm{R}_{\mathrm{i}}$ and the upper limit on the magnitude of $\mathrm{R}_{\mathrm{i}}$ is determined by the allowable drift error because of input bias current as discussed below. The noninverting circuit offers inherently higher input impedance than the inverting circuit (due to "bootstrapping" feedback) and in this case input impedance is approximately equal to the common mode impedance of the amplifier $\mathrm{R}_{\mathrm{cm}}$.
2. How much drift error can be tolerated? The question is related to the input signal level, $\mathrm{e}_{\mathrm{s}}$, and the required accuracy For example, to amplify or otherwise manipulate a DC input signal of one volt with an accuracy of $0.1 \%$, the offset drift error, $\mathrm{V}_{\mathrm{d}}$, must be one millivolt or less. (This assumes that other sources of error such as input loading, noise and gain error have already been allowed for.) By the same reasoning, the allowable drift error for a 1 volt signal and $0.01 \%$ accuracy would be $100 \mu \mathrm{~V}$.
When this has been defined, the allowable limits of offset
voltage ( $e_{\mathrm{os}}$ ), bias current ( $\mathrm{i}_{\mathrm{b}}$ ), and difference current can be calculated by the equations of Figure 1. These equations relate offset voltage ( $e_{o s}$ ), bias current ( $i_{b}$ ), difference current ( $i_{d}$ ) and the external circuit impedanices to the drift error, $\mathrm{V}_{\mathrm{d}}$, for both the inverting and the noninverting circuits. From these equations it can be seen how the input impedance requirements of the foregoing paragraphs are related to the drift error.
For example, in the case of the inverting circuit, a referred offset error voltage, $i_{b} R_{i}=e_{\text {out }}\left(\frac{R_{i}}{R_{f}}\right)$, is generated by the bias current flowing through the feedback impedance. This error increases for increasing $R_{i}$. Since $R_{i}$ also sets the input impedance, there is a conflict between high input impedance and low offset errors. Likewise, for a given offset error, higher values for $\mathrm{R}_{\mathrm{i}}$ can be used with an amplifier which has lower bias current.



Input Impedance $\mathbf{R}_{\mathbf{I N}} \approx \mathbf{R}_{\mathbf{i}}$
$\%$ Drift Error $=\frac{100 V_{d}}{e_{s}}$
Figure 1A. Inverting Configuration


Figure 1B. Noninverting Configuration

Where it will otherwise function properly, the noninverting circuit generally makes a better choice for high input impedance circuits. Also, for the same source and input impedance requirement, a given amplifier will generate lower offset errors for the noninverting circuit than for the inverting circuit. This is so because the bias current flows only through $\mathrm{R}_{\mathrm{s}}$ for the noninverter and this will always be less than the input impedance, $\mathrm{R}_{\mathrm{i}}$, of the inverter. Input impedance of the noninverter (approximately $\mathrm{R}_{\mathrm{CM}}$ ) is typically $10^{7}$ ohms even for the least expensive bipolar amplifiers and up to $10^{11}$ ohms for FET types.
Unfortunately, however, the noninverting configuration cannot always be used since it is not convenient to use for many circuit functions such as integration or summation. A further limitation occurs in high accuracy applications, where common mode errors may rule out this circuit configuration.
Initial offset can usually be zeroed at room temperature so that only the maximum temperature excursion ( $\Delta T$ ) from $+25^{\circ} \mathrm{C}$ need be considered. For example, over the range of $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, the maximum temperature excursion ( $\Delta \mathrm{T}$ ) from $+25^{\circ} \mathrm{C}$ would be $60^{\circ} \mathrm{C}$. As a practical matter, offset errors due to supply voltage and time drift can generally be neglected since errors due to temperature drift are usually much greater.

## Current Amplifier Considerations

Before leaving the subject of offset errors, we shall discuss briefly the current amplifier configuration which is shown in Figure 2A. The obvious approach to measuring current is to develop a voltage drop across a load resistor, $\mathrm{R}_{\mathrm{f}}$, and to measure this potential with a high impedance amplifier as shown in Figure 2B.
This approach has several disadvantages as compared to the circuit of Figure 2A. First the noninverting amplifier introduces common mode errors which do not occur for Figure 2A. Second, an ideal current meter would have zero impedance whereas, $\mathrm{R}_{\mathrm{f}}$ in Figure 2B may become very large since this resistor determines the sensitivity of the measurement. Third, the changes of input impedance, $\mathrm{R}_{\mathrm{cm}}$, for the noninverting amplifier with temperature will cause variable loading on $\mathrm{R}_{\mathrm{f}}$ and hence a change in sensitivity.


Figure 2A. Current Amplifier


Figure 2B. Voltage Amplifier with Sampling Resistor
The current amplifier of Figure 2A circumvents all of these difficulties and approaches an ideal current meter; that is, there is essentially no voltage drop across the measuring circuit, since with enough open loop gain, $A$, the input impedance $\mathrm{R}_{\text {IN }}$ becomes very small.
In selecting a current amplifier, the most important consideration is current noise, and bias current drift. Measuring accuracy is largely the ratio of current noise and drift to signal current, $\mathrm{i}_{\mathrm{s}}$. To obtain the drift of error current $I_{\epsilon}$ referred to the input, use the following expression.

$$
\Delta I_{\epsilon}=\left[\frac{\Delta e_{\mathrm{os}}}{\Delta T}\left(\frac{\mathrm{R}_{\mathrm{f}}+\mathrm{R}_{\mathrm{s}}}{\mathrm{R}_{\mathrm{f}} \mathrm{R}_{\mathrm{s}}}\right)+\frac{\Delta \mathrm{i}_{\mathrm{B}}}{\Delta \mathrm{~T}}\right] \Delta \mathrm{T}
$$

Now, to make a proper selection you must pick an amplifier with an error current, $I_{\epsilon}$, over the operating temperature which is small compared to the signal current, $i_{s}$. Do not overlook current noise which may be more important than current drift in many applications.

Gain Bandwidth Considerations, Expanded Discussion From the previous discussion, it is apparent that most general purpose operational amplifiers will usually give adequate performance for the DC and audio frequency range applications. However, to obtain unity gain bandwidth above 2 MHz , full power response above 20 kHz and slewing rate above $6 \mathrm{~V} / \mu \mathrm{sec}$, in general, requires special design techniques. All amplifiers with wideband, fast response characteristics have been listed in the wide bandwidth group to simplify the selection for higher frequency applications.
One factor often overlooked is that stray capacitance and impedance levels of the external feedback circuit can be the major limitation in high frequency applications. For example, in Figure 1A, if $R_{f}$ were one megohm, and stray capacitance, $\mathrm{C}_{\mathrm{S}}$, were one picofarad then the closed loop bandwidth would be limited to $160 \mathrm{kHz}\left(1 /\left(2 \pi \mathrm{R}_{\mathrm{F}} \mathrm{C}_{S}\right)\right)$ regardless of how fast the amplifier is. Moreover, output slewing rate will be limited by how fast $\mathrm{C}_{\mathrm{S}}$ can be charged which in turn is . related to signal level, $e_{s}$, and input impedance, $R_{i}$, by $\mathrm{de}_{\mathrm{o}} / \mathrm{dt}=-\mathrm{e}_{\mathrm{s}} / \mathrm{R}_{\mathrm{i}} \mathrm{C}_{\mathrm{s}}$. For these reasons it is usually not |possible to obtain both fast response and high input impedance for an inverting circuit since both $R_{i}$ and $R_{f}$ must be large to obtain high input impedance.

Another advantage of the noninverting circuit (Figure 1B) is that input impedance, being determined by potentiometric feedback, does not depend on the impedance levels for $R_{1}$ and $\mathbf{R}_{2}$. Therefore, a low impedance can be used for $\mathrm{R}_{2}$ so that stray capacitance of $\mathrm{C}_{\mathrm{s}}$ will not limit the circuit's bandwidth. In this case the minimum value for $R_{2}$ is constrained only by the output current rating of the amplifier. Again the trade-off between the frequency response and input impedance of the inverting and noninverting circuits must be evaluated in light of the common mode rejection error introduced by the noninverter.
For greater emphasis wideband applications can be separated into two categories - steady state and transient. Since the amplifier requirements for the two are somewhat different, these categories will be discussed separately.

## A. Steady State Applications

Steady state applications involve amplifying or otherwise manipulating continuous sinusoidal, complex or random waveforms. In these applications the significant issues in choosing an amplifier are as follows:

1. Is DC coupling required? If DC information is of no consequence, then the offset drift errors are not usually important and a capacitor can be used if necessary to block the output DC offset. Your only concern here is that DC offset at the output does not become so large, as might be the case with a high gain stage, that the output is saturated or the dynamic swing for AC signals is limited. One way to circumvent the latter problem is to use feedback to limit the gain at DC as shown in Figure 3. The gain of these circuits can be small at DC but large at high frequencies.


Figure 3. DC Feedback Minimizes Output Offset for AC Applications

## 2. What closed loop gain and bandwidth are required?

 Closed loop gain, G , is dictated by the application. To a first approximation the intersection of the open and closed loop gain curves in Figure 4 gives the closed loop bandwidth, $\mathrm{f}_{\mathrm{c} 1}(-3 \mathrm{~dB})$. For high gain, wideband requirements, it may be necessary, or more economical, to use two amplifiers in cascade, each at lower gain.3. What loop gain is required or alternatively what gain stability, output impedance and/or linearity are necessary? The available loop gain at a particular frequency or over a range of frequencies is very often more important than closed loop bandwidth in selecting an amplifier. Loop gain as illustrated in Figure 4, is defined as the difference, in dB , or as the ratio, arithmetically, of the open to closed loop gain ( $\mathrm{A} \beta=\mathrm{A} / \mathrm{G}$ ). You will find in most of the equations defining the closed loop characteristic of a feedback amplifier that the loop gain ( $\mathrm{A} \beta$ ) is the determining factor in performance. Some of the more notable examples of this point are as follows:


Figure 4. Closed Loop Bandwidth and Loop Gain
a. Closed loop gain stability $=\Delta \mathrm{G} / \mathrm{G}$
$\Delta G / G=(\Delta A / A)[1 /(1+A \beta)]$ where $\Delta A / A$ is the open loop gain stability, usually about $1 \% /{ }^{\circ} \mathrm{C}$.
b. Closed loop output impedance $=Z_{o c l}=Z_{o} /(1+A \beta)$, where $\mathbf{Z}_{0}$ is the open loop output impedance, often 200 to 5000 ohms.
c. Ciosed loop nonlinearity $=L_{c l}=L_{o l} /(1+A \beta)$, where $L_{o l}$ is the open loop linearity, usually less than $5 \%$.

Loop gain of 100 , or 40 dB , is adequate for most applications and this is readily achievable at DC and low frequencies. But note that loop gain decreases with increasing frequency which makes it difficult to obtain large loop gains at high frequencies. For this reason it may be necessary to use a 10 MHz unity gain amplifier in order to obtain adequate feedback over a 10 kHz band width.
4. What full power response and/or slew rate are required? You should examine your expected output waveform and select an amplifier whose slewing rate exceeds the maximum rate of change of output signal. For a sinusoidal waveform with a peak voltage output equal to the rated amplifier output the frequency should not exceed $f_{p}$, the full power response of the amplifier. As the output signal voltage is reduced below the rated output voltage, the usable maximum frequency can be extended proportionately. If you do not observe these restrictions you will get distortion and unexpected DC offsets at the output of the amplifier.

For some monolithic amplifier designs available today their frequency response is not a simple 6 dB roll-off; the response may be shaped with external RC components for improved performance, using a compensation terminal provided. Using feedforward or phase lag compensation networks, gain-bandwidth product and/or full power response may be shaped to meet varying design requirements. Most internally compensated op amps offer a stable 6 dB per octave roll-off with specified unity gain-bandwidth and slew rate thereby limiting maximum speed and response to those published specifications.

## B. Transient Applications

In applications such as A/D*and D/A converters and pulse amplifiers, the transient response of the wideband amplifier is generally more important than the gain bandwidth characteristic described above. Slewing rate, overload recovery and settling time are the specifications which determine the transient response.
When applying the high frequency amplifier, it is important to understand how amplifier performance is affected by component selection as well as impedance levels used around the amplifier.

## Settling Time

Settling time is defined as the time elapsed from the application of a perfect step input to the time when the amplifier output has entered and remained within a specified error band symmetrical about the final value (Figure 5). Settling time therefore includes the time required for the amplifier to slew from the initial value, recover from slew rate limited overload, and settle to a given error in the linear range.


Figure 5. Typical Settling Time Characteristics
The time and frequency response of a linear, bilateral network or amplifier are related by well known mathematics. For example, the step response for a well behaved, ideally linear, $6 \mathrm{~dB} /$ octave amplifier with a closed loop bandwidth of $\omega_{\mathrm{cl}}$ is shown in Figure 6.

However, since settling time is determined by a combination of amplifier characteristics (both linear and nonlinear) and because it is a closed loop parameter, it cannot be readily predicted from the open loop specifications such as slew rate, small signal bandwidth, etc.
Analog Devices specifies settling time for the condition of unity gain, relatively low impedance levels, and no capacitive loading. A full-scale step input is used to determine settling time and the step is generally unipolar - i.e.: from zero to plus or minus full scale. The settling time indicated is generally the longest time resulting from a step of either polarity and is given as a percentage of the full scale step transition.


Figure 6. Step Response for Linear 6dB/Octave Amplifier
Settling time is a nonlinear function. It varies with the input signal level and it is greatly affected by impedances external to the amplifier.

## ERRORS DUE TO NOISE

A major criterion in the selection of an amplifier for low level signals is the amplifier input noise, since this is usually the limiting factor on system resolution. In the general case, amplifier noise can be characterized by a voltage source in series with the summing junction and a current source in parallel with the summing junction. Whenever high source impedance is encountered, current noise flowing through the source impedance will appear as an additional voltage noise, combining with the amplifier voltage noise. The root-square sum of these (uncorrelated) noise sources will then be amplified along with the desired signal. For this reason, selection of a particular amplifier must consider both the amplifier noise performance as well as the source impedance.

Consideration must also be given to noise sources other than the amplifier whenever determining total system noise. RF noise may be fed into an amplifier through any connecting wire, including power supply and output leads. A quiet power supply (nonswitching), adequate shielding, and low-pass filters on all incoming leads will usually prevent noise pick-up.

Thermal noise is generated in any conductor or resistor as a result of thermal agitation of the electrons. This noise voltage source, sometimes referred to as "Johnson Noise", is generated in the resistive component of any impedance and has a value:
$e_{\mathrm{n}}=\sqrt{4 \mathrm{KTBR}}$
where $e_{n}=$ the rms value of the noise voltage
$\mathrm{K}=$ Boltzmann's Constant ( $1.38 \times 10^{-23}$ joules/kelvin)
$\mathrm{T}=$ absolute temperature of the resistance, kelvin
$\mathrm{B}=$ the bandwidth in which the noise is measured
Since noise is related to the bandwidth over which the measurement is made, no noise specification is meaningful unless the bandwidth for the specification is given. Although the Thermal Noise equation may appear unwieldy for practical noise calculations, all that is required to enable rapid approximations is to apply a few simple rules of thumb.

## Rules of Thumb

(1) Remember that a $100 \mathrm{k} \Omega$ resistor generates 40 nV rms in a 1 Hz bandwidth. The noise voltages generated by other values of resistances in other bandwidths can be calculated by remembering that the noise is proportional to the square root of the resistance and the bandwidth; i.e.

$$
e_{n}(r m s)=(40 \mathrm{nV} / \sqrt{\mathrm{Hz}})\left(\sqrt{\frac{\mathrm{R}}{100 \mathrm{k} \Omega}(\mathrm{BW})}\right)
$$

(2) To convert the rms noise to a $\mathrm{p}-\mathrm{p}$ value, a conversion factor of $6.6 \mu \mathrm{~V}$ p-p $/ \mu \mathrm{V}$ rms is applied for less than $0.1 \%$ probability of noise peaks exceeding calculated limits.
(3) The total rms noise contribution due to several uncorrelated random noise sources is determined by the square root of the sum of the squares (RSS):

$$
e_{t}=\sqrt{e_{a}^{2}+e_{b}^{2}+e_{c}^{2}+\ldots e_{n}^{2}}
$$

If any noise source is less than a third of another, it may be neglected. The resulting error will be approximately $5 \%$.
(4) Restricting the bandwidth of a system to the minimum usable and using the lowest impedances possible are ways to reduce noise.

## DESIGN EXAMPLE

Figure 7A illustrates a typical circuit with noise calculations shown for each noise source. The total of the noise sources is obtained by adding each of the individual sources in RSS fashion.

Figure 7B illustrates how the Rules of Thumb may be applied in a practical case to approximate the total output noise. In this example, model 261 J , the lowest noise non-inverting chopper type amplifier is being used with a $50 \mathrm{k} \Omega$ source impedance. The two major noise sources, in addition to the 261 J input voltage noise of $1 \mu \mathrm{~V}$ p-p, are the Johnson noise ( $58 \mu \mathrm{~V} \mathrm{p}-\mathrm{p}$ ) and current noise ( $100 \mu \mathrm{~V}$ p-p).

| COMPONENT | CAUSE | OUTPUT CONTRIBUTION |
| :---: | :---: | :---: |
| $\mathrm{R}_{\text {IN }}$ | Johnson Noise | $\sqrt{4 \mathrm{KTBR}_{\text {IN }}}\left(\mathrm{R}_{\mathrm{F}} / \mathrm{R}_{\text {IN }}\right)$ |
| $\mathrm{R}_{\mathrm{S}}$ | Johnson Noise | $\sqrt{4 \text { KTBRS }_{\text {S }}}\left(\mathrm{R}_{\mathrm{F}} / \mathrm{R}_{\text {IN }}+1\right)$ |
| $\mathrm{R}_{\mathrm{F}}$ | Johnson Noise | $\sqrt{4 \mathrm{KKTBR}_{F}}$ |
| $\mathrm{i}_{\mathrm{m}_{1}}$ | Amp. Current Noisa | $i_{n_{1}} R_{F}$ |
| $i_{n_{2}}$ | Amp. Current Noiso | $\left(i_{\mathrm{n}_{2}} \mathrm{R}_{\mathbf{S}}\right)\left(\mathrm{R}_{\mathrm{F}} / \mathrm{R}_{\text {IN }}+1\right)$ |
| $\mathbf{e n}_{\mathbf{n}}$ | Amp. Voltage Noist | $e_{n}\left(R_{F} / R_{\text {IN }}+1\right)$ |

TOTAL NOISE $=\sqrt{\left(\epsilon_{R_{I N}} G\right)^{2}+\left[e_{R_{g}}(G+i)\right]^{2}+\theta^{2} R_{F}+\left[\left(i_{n_{1}} R_{F}\right)^{2}\right]+\left[\left(i_{n_{2}} R_{S}\right)(G+1)\right]^{2}+\left[\theta_{n}(G+1)\right]^{2}}$

Figure 7A. Noise Components


Figure 7B. Design Example

## THE SELECTION GUIDE

To assist the designer in rapidly distinguishing among the many types available from Analog Devices, and to narrow the field of further study to just a few types, the Selection Guide takes the form of a "bullet chart". One axis comprises a list of key op-amp characteristics-including manufacturing technology-and specification ranges; the other is the complete set of op-amp families catalogued in both volumes. For any specification level that can be satisfied by members of a given device family, a bullet ( ${ }^{\bullet}$ ) is placed at the appropriate intersection.

Once the required performance has been established, the Selection Guide is used to find the family, or families, coming closest to the requirements-or to determine quickly whether a particular family is suitable. The exact volume, section, and page location of each type is included in the table, so
that the detailed technical and application data can be consulted with a minimum of effort.
An effort has been made to group the amplifiers by their most salient application areas, i.e., General Purpose (low cost), High Accuracy, and Fast/Wideband, and by appropriate subclasses within those major classes.

## THE AMPLIFIERS IN THIS SECTION IN BRIEF

Higb-Accuracy Low-Drift Differential-Input Modules. "Chopperless" low-drift designs with differential FET inputs, optimized for voltage offset and drift, bias current, de openloop gain, and CMR, should be considered for high-accuracy instrumentation, low-level transducer bridge circuits, precision voltage comparators, and for impedance buffer designs. The best overall performer in this group in high-impedance applications is the model 52 K , which combines low offset and drift ( 0.5 mV and $1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ ) with 3 pA bias current.
High-Accuracy Modules Using Chopper Tecbniques. The amplifiers in this class are widely accepted as the best choice when it is essential to maintain low voltage offsets and bias currents with time and temperature or whenever external offset adjustments are not practical in the application. Using carrier modulation techniques, these designs achieve drifts to $0.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ and long-term stability to $1 / 2 \mu \mathrm{~V} / \mathrm{mo}$. Typical applications include error-summing amplifiers for servo loops, precision regulators, and input amplifiers for laboratory-grade metering instruments and test equipment.
Two forms of amplifier are available. The noninverting chop-per-amplifier ( 261 family) is a high gain feedback amplifier, containing a MOSFET chopper, optimized for follower-withgain applications. The chopper converts the difference between the dc or low-frequency input voltage, at high impedance, and the feedback voltage to a high-frequency square-wave, amplifies it with no drift, and demodulates and filters the result to produce an output waveform that is an amplified version of the input. The closed-loop gain is determined by the attenuation ratio of the feedback resistor-pair.
The initial offset is $\pm 25 \mu \mathrm{~V}$. max (trimmable to zero), with average drift-vs.-temperature of $0.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max (\operatorname{model} 261 \mathrm{~K})$. Bias current is respectable, at 300 pA max, with a tempco of $10 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ max, to minimize errors with high-impedance sources.

Maximum noise voltage is $0.4 \mu \mathrm{~V}$ peak-to-peak, from 0.01 to 1.0 Hz , and $1.0 \mu \mathrm{~V}$, from 0.01 to 10 Hz . Small-signal bandwidth, established by an external compensating capacitor that is chosen as a function of gain, is 100 Hz .
Inverting chopper-stabilized amplifiers (234/235 family) employ narrow-band chopper amplifiers to measure the summingpoint voltage of the main amplifier (which should be at a null), chop, amplify, filter, and feed to the positive input of the main amplifier an amplified correction signal. Thus, the offset voltage and drift of the main amplifier (including the effects of input bias current) are reduced by the gain of the chopper amplifier, without a corresponding reduction of bandwidth.

Chopper and chopper-stabilized amplifiers should be considered when long-term stability must be maintained with time and temperature, and wherever maintenance-free operation of instruments and remote circuits is essential. Typical applications include amplification of microvolt-level signals, precision integration, and analog computing.
Wide Bandwidth, Fast-Settling Modules. High-speed op amps are characterized by high slewing rates, fast settling time, and wide bandwidth. Fast settling time is especially important in applications with rapidly changing or switched analog data, in buffers, $d / a$ converters, and multiplexer circuitry; wide small-signal bandwidth is important in preamplification and in handling low-level wideband ac signals; high . slewing rate is associated with fast settling time and is also important in handling ac signals having large magnitudes with minimal distortion, since the large-signal bandwidth is closely related to the slewing rate.
The products in this category with outstanding specifications are models $50 \mathrm{~J} / \mathrm{K}$ and $48 \mathrm{~J} / \mathrm{K}$. Model 50 's max slewing rate is $500 \mathrm{~V} / \mu \mathrm{s}$ inverting, $400 \mathrm{~V} / \mu \mathrm{s}$ noninverting, and small-signal unity-gain bandwidth is 70 MHz ; full-power bandwidth is $8 \mathrm{MHz}, \mathrm{min}$. In addition, these devices will deliver $\pm 100 \mathrm{~mA}$ of output current at $\pm 10 \mathrm{~V}$, an important factor in video and line-driver circuitry, and in driving capacitive loads. For example, the current required to sustain $500 \mathrm{~V} / \mu \mathrm{s}$ in a 100 pF load is $\mathrm{I}=\mathrm{C} \mathrm{dV} / \mathrm{dt}=50 \mathrm{~mA}$. Model $48 \mathrm{~J} / \mathrm{K}$ is optimized for settling time: 500 ns maximum to $0.01 \%$, inverting or noninverting, with output of $\pm 20 \mathrm{~mA}$ at $\pm 10 \mathrm{~V}$.
Differential FET-Input High-Out Modules. This beefy group includes models 50,51 , and 171 . Models 50 and 51 will furnish up to $\pm 100 \mathrm{~mA}$ at $\pm 10 \mathrm{~V}$ out. In addition both are excellent wideband amplifiers. Besides the applications suggested for them in the wide-bandwidth category, they are useful for . such applications as current booster/buffer for op amps dealing with low-level signals-either outside the loop or inside the loop. They are protected against short circuits.
For extended-temperature-range operation, model $51 \mathrm{~A} / \mathrm{B}$ operates from $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
The model 171 has a large output voltage swing, $\pm 140 \mathrm{~V}$ at $\pm 10 \mathrm{~mA}$, when used with $\pm 150 \mathrm{~V}$ supplies. However, it need not operate symmetrically; any combination of power-supply voltages between the limits of 15 to +300 V for the positive side and -15 to -300 V for the negative side is acceptable (including single-supply operation), provided that the total voltage across the amplifier is within the range of 30 to 300 V . The output will swing to within 10 V of the $\mathrm{V}_{\mathrm{s}}{ }^{+}$and $\mathrm{V}_{\mathrm{s}}{ }^{-}$supply rails. The output and both inputs are protected against short circuits to common or to either supply. Model 171 K has an open-loop gain of $10^{6} \mathrm{~min}$, offset of 1 mV , drift of $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max, bias current of 20 pA max, CMR of 100 dB min, unity-gain smallsignal bandwidth of 3 MHz , and slewing rate of $10 \mathrm{~V} / \mu \mathrm{s}$. Typical applications include high compliance-voltage current source, high-voltage follower-with-gain, high-voltage integrator, differential amplifier for high-common-mode-voltage bridge applications, and high-voltage reference supply.

## Isolated Operational Amplifier Module. Model 277 (see

Section 5) combines a high-performance uncommitted opera-tional-amplifier input stage with a precision, isolated output stage, an isolated dual $\pm 15 \mathrm{~V}$ power supply, and transformercoupled isolation circuitry, to form a versatile isolation amplifier. It is rated to withstand input/output common-mode voltage of 3500 V rms max ( $60 \mathrm{~Hz}, 1$ minute), and peak continuous ac or dc of $\pm 2500 \mathrm{~V}$ max, and has input-output CMR of 160 dB $\min$ at dc and $120 \mathrm{~dB} \min$ at 60 Hz , with leakage current of $1 \mu \mathrm{~A} @ \mathrm{CMV}$ of $115 \mathrm{~V} \mathrm{rms}, 60 \mathrm{~Hz}\left(\mathrm{Z}_{\mathrm{L}}=10^{12} \Omega \| 16 \mathrm{pF}\right)$.
The input-stage performance makes many op-amp applications feasible: $\pm 1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max$ offset tempco (trimmed, model 277 K ), bias current of $\pm 20 \mathrm{nA}$ max, open-loop gain of 106 dB min. In addition, isolated power output of $\pm 15 \mathrm{~mA} \max$ at $\pm 15 \mathrm{~V}$, referred to input common, is available for auxiliary front-end circuitry. The output stage has gain of $1 \mathrm{~V} / \mathrm{V}$, nonlinearity of $0.05 \%$ max, 1.5 kHz full-power bandwidth, and $50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ offset tempco.

Typical applications for the 277 include general isolated opamp circuitry, programmable-gain isolated amplifier, isolated power source and amplifier for bridge measurements, instrumentation amplifier, instrumentation-grade process-signal isolator, and current-shunt measurements.
The extended-temperature-range equivalent of models $277 \mathrm{~J} / \mathrm{K}$ is model 277A.

## DEFINITIONS OF SPECIFICATIONS

## Absolute Maximum Differential Voltage

Under most operating conditions, feedback maintains the error voltage between inputs to nearly zero volts. However, in some applications, such as voltage comparators, the voltage between the inputs can become large. This specification defines the maximum voltage which can be applied between inputs without causing permanent damage to the amplifier.

## Common-Mode Rejection

An ideal operational amplifier responds only to the difference voltage between inputs ( $\mathrm{e}^{+}-\mathrm{e}^{-}$) and produces no output for a common-mode voltage, that is, when both inputs are at the same potential. However, due to slightly different gains between the plus and minus inputs, or variations in offset voltage as a function of common-mode level, common-mode input voltages are not eliminated at the output. If the output error voltage, due to a known magnitude of common-mode voltage, is referred to the input (dividing by the closed-loop gain), it reflects the equivalent common-mode error voltage (CME) between the inputs. Common-mode rejection ratio (CMRR) is defined as the ratio of common-mode voltage to the resulting common-mode error voltage. Common-mode rejection is often expressed logarithmically: CMR (in dB ) $=20 \log _{10}$ (CMRR).
The precise specification of CMR is complicated by the fact that the common-mode voltage error can be a highly nonlinear function of common-mode voltage and also varies with temperature. As a consequence, CMR data published by Analog Devices are average figures, assuming an end-point measure-
ment over the common-mode range specified. The incremental CMR about small values of common-mode voltage may be greater than the average CMR specified (on the other hand, the incremental CMR may be less in the neightborhood of large CMV). Published CMR specifications for op amps pertain to very low-frequency voltages, unless specified otherwise; CMR decreased with increasing frequency.

## Common-Mode Voltage, Maximum

For differential-input amplifiers, the voltage at both inputs can swing about ground (power-supply common) level. Commonmode voltage is defined as any voltage (above or below ground) that could be observed at both inputs. The maximum com-mon-mode voltage is defined as that voltage which will produce less than a specified value of common-mode error. This establishes the maximum input voltage for the voltage-follower connection.

## Drift vs. Supply

Offset voltage, bias current, and difference current vary as supply voltage is varied. Usually, dc errors due to this effect are negligible compared to drift with temperature. No inference may be drawn from this low-frequency specification concerning the effects of rapid variation of voltage at the supply terminals.

## Drift vs. Temperature

Offset voltage, bias current, and difference current all change, or "drift", from their initial values with temperature. This is by far the most important source of error in most precision applications. The temperature coefficients (tempcos) of those parameters are all defined as the average slope over a specified temperature range. Drift can be a nonlinear function of temperature (though it is often quite linear over limited temperature ranges); the slopes generally are greater at the extremes of temperature than around normal ambient $\left(+25^{\circ} \mathrm{C}\right)$, which generally means that for small temperature excursions in the vicinity of $+25^{\circ} \mathrm{C}$, the specification is conservative.
Analog Devices precision operational amplifiers are specified by three- (or more-) point measurements, at $25^{\circ} \mathrm{C}$ and at the high and low extremes of the range ( $\mathrm{T}_{\mathrm{H}}, \mathrm{T}_{\mathrm{L}}$ ), with the amplifier adjusted to zero at room temperature. The sum of the magnitudes of the drifts in the two ranges must be less than the specified drift rate ( $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ or $\mathrm{nA} /{ }^{\circ} \mathrm{C}$ ) multiplied by the total temperature range (modified "butterfly"), or, in some cases, the magnitude of the drifts in both ranges must be less

than the specified drift rate multiplied by the respective temperature ranges ("true butterfly").
The lowest-cost second-source IC amplifiers are specified only in terms of the maximum value of the parameter (e.g., offset voltage) over temperature in the specified range.

## Drift vs. Time

Offset voltage, bias current, and difference current change with time as components age. It is important to realize that drift with time is random, and rarely - if ever - accumulates linearly for healthy devices. For example, voltage drift for a chop-per-stabilized amplifier might be quoted at $1 \mu \mathrm{~V} /$ day, whereas cumulative drift over 30 days might not exceed $5 \mu \mathrm{~V}$, or $15 \mu \mathrm{~V}$ in a year (e.g., model 235). A convenient rule of thumb for extrapolation is to divide the drift for a stated interval by the square root of its ratio to any other interval of interest.

## Full-Power Response

The large-signal and small-signal response characteristics of operational amplifiers differ substantially. An amplifier's output will not respond to large signal changes as fast as the smallsignal bandwidth characteristics would predict, primarily because of slew-rate limiting in the output stages. Full-power response is specified in two ways: full linear response and full peak response. Full linear response is specified in terms of the maximum frequency, at unity closed-loop gain, for which a sinusoidal input signal will produce full output at rated load without exceeding a pre-determined distortion level. There is no industry-wide accepted value for the distortion level which determines the full-linear-response limitation, but we use $3 \%$ as a maximum acceptable limit for modules.
In many applications, the distortion caused by exceeding the full linear response can be comfortably ignored, but a moreserious effect (often overlooked) is an effect equivalent to a dc offset voltage that can be generated when full linear response is exceeded, due to rectification of the asymmetrical feedback waveform or overloading of the input stage by large distortion signals at the summing junction.
Another frequency response that is often of interest is the maximum frequency at which full output swing may be obtained, irrespective of distortion. This is termed "full peak response" and can often be found in a plot of output voltage swing vs. frequency.

## Initial Bias Current

Bias current is defined as the current required at either input from an infinite source impedance to drive the output to zero (assuming zero common-mode voltage). For differential amplifiers, bias current is present at both the negative and the positive input. All Analog Devices specifications pertain to the larger of the two, not the average. For single-ended amplifiers (i.e., chopper types), bias current refers to the current at the input terminal.
Analog Devices specifies initial bias current, $\mathrm{I}_{\mathrm{b}}$, as the bias current at either input, specified at $+25^{\circ} \mathrm{C}$ ambient with the input junctions at normal operating temperature (some manufacturers specify initial bias current at power turn-on. Such
specifications may be misleading. For example, in FET-input amplifiers, bias current is doubled for each $10^{\circ} \mathrm{C}$ increase; since junction temperatures may warm up to $20^{\circ} \mathrm{C}$ or more above ambient, the "initial bias current" spec used by some manufacturers may be met only during a brief interval after the power is burned on, and $I_{b}$ may be quadrupled under ordinary operation conditions.)

## Initial Difference Current

Difference current is defined as the difference between the bias currents at the two inputs. The input circuitry of differential amplifiers is generally symmetrical, so that bias currents at both inputs tend to be equal and tend to track with changes in temperature and supply voltage. Therefore, difference current is often about 0.1 times the bias current at either input, assuming that initial bias current has not been compensated at the input terminals. For amplifiers in which bias currents track, it is often possible to reduce voltage errors due to bias current and its variations by the use of equal resistance loads at both inputs.

## Input Impedance

Differential input impedance is defined as the impedance between the two input terminals at $+25^{\circ} \mathrm{C}$, assuming that the error voltage is nulled or very near zero volts. To a first approximation, dynamic impedance can be represented by a capacitor in parallel with a resistor.
Common-mode impedance, expressed as a resistance in parallel with a capacitance, is defined as the impedance between each input and power-supply common, specified at $+25^{\circ} \mathrm{C}$. For most circuits, common-mode impedance on the negative input has little significance, except for the capacitance which it adds at the summing junction (one exception is electrometer circuitry). However, common-mode impedance on the plus input sets the upper limit on closed-loop input impedance for the non-inverting configuration. Common-mode impedance is a nonlinear function of both temperature and common-mode voltage. For FET-input amplifiers, common-mode resistance is reduced by a factor of two for each $10^{\circ}$ of temperature rise. As a function of common-mode voltage, the resistive component is defined as the average resistance for a common-mode change from zero to the maximum common-mode voltage. Incremental resistance may be less than the specified average value, especially at full-scale for some FET-input amplifiers.

## Input Offset Voltage

Offset voltage is defined as the voltage required at the input from zero source impedance to drive the output to zero; its magnitude is measured by closing the loop (using low values of resistance) to establish a large fixed gain, measuring the amplified error at the output, and dividing the measured value by the gain.
The initial offset voltage is specified at $+25^{\circ} \mathrm{C}$ and rated supply voltage. In most amplifiers, provisions are made to adjust initial offset to zero with an external trim potentiometer.

Input Noise
Input voltage- and current-noise characteristics can be speci-
fied and analyzed in much the same way as offset-voltage and bias-current characteristics. In fact, long-term drift can be considered as noise which occurs at very low frequencies. The primary difference is that, when evaluating noise performance, bandwidth must be considered. Also rms noise from different sources is summed by root-sum-of-squares, rather than linear, addition. Depending on the amplifier design, noise may have differing characteristics as a function of frequency, being dominated by " $1 / \mathrm{f}$ noise", resistor noise, or junction noise, at various frequencies.
For this reason, several noise specifications are given. Lowfrequency noise in the band 0.01 to 1 Hz (or 0.1 to 10 Hz ) is specified as peak-to-peak, with a $3.3 \sigma$ uncertainty, signifying that $99.9 \%$ of the observed peak-to-peak excursions will fall within the specified limits. Wideband noise is specified as rms. For some types, spectral-density plots or "spot noise", at specific frequencies, in $\mu \mathrm{V} / \sqrt{\mathrm{Hz}}$ or $\mathrm{pA} / \sqrt{\mathrm{Hz}}$, are provided.

## Open-Loop Gain

Open-loop gain is defined as the ratio of a change of output voltage to the voltage applied between the amplifier inputs to produce the change. Gain is specified at dc. In many applications, the frequency dependence of gain is important; for this reason, the typical open-loop gain as a function of frequency is published for each amplifier type. See also unity gain small-signal response.
Overload Recovery
Overload recovery is defined as the time required for the output voltage to recover to the rated output voltage from a saturated condition caused by a $50 \%$ overdrive. Published specifications apply for low impedances and contain the assumption that overload recovery is not degraded by stray capacitance in the feedback network.

## Rated Output

Rated output voltage is the minimum peak output voltage which can be obtained at rated current or a specified value of resistive load before clipping or out-of-spec nonlinearity occurs. Rated output current is the minimum guaranteed value of current supplied at the rated output voltage (or other specified voltage). Load impedances less than the specified (or implied) value can be used, but the maximum output voltage will decrease, distortion may increase, and the open-loop gain will be reduced. (All models are short-circuit protected to ground, and many are safe against shorts to the supplies.)

## Settling Time

Settling time is defined as the time elapsed from the application of a perfect step input to the time when the amplifier output has entered and remained within a specified error band symmetrical about the final value. Settling time, therefore, includes the time required: for the signal to propagate through the amplifier, for the amplifier to slew from the initial value, recover from slew-rate-limited overload (if it occurs), and settle to a given error in the linear range. It may also include a "long tail" due to the time required to reach thermal equilibrium, or the settling time of compensation circuits. Settling
time is usually specified for the condition of unity gain, relatively low impedance levels, and no (or a specified value of) capacitive loading, and any specified compensation. A fullscale unipolar step input is used, and both polarities are tested.
Although settling time can generally be grossly inferred from the other amplifier specifications (an amplifier that has extrawide small-signal bandwidth, extra-fast slewing, and excellent full-power response may reasonably - but not always - be expected to have fast settling), the settling time cannot usually be rationally predicted from the other dynamic specifications.

## Slewing Rate

The slewing rate of an amplifier, usually in volts per microsecond ( $\mathrm{V} / \mu \mathrm{s}$ ), defines the maximum rate of change of output voltage for a large input step change.

Unity-Gain Small-Signal Response
Unity-gain small-signal response is the frequency at which the open-loop gain falls to $1 \mathrm{~V} / \mathrm{V}$, or 0 dB under a specified compensation condition. "Small signal" indicates that, in general, it is not possible to obtain large output voltage swing at high frequencies because of distortion due to slew-rate limiting or signal rectification. For amplifiers with symmetrical response for signals applied to either input, the dynamic behavior will be consistent for both inverting and non-inverting configurations. However, if feedforward compensation is used, fast response will be available only on the negative input, restricting fast applications of the device to the inverting mode.

## A BRIEF BIBLIOGRAPHY ON OP AMPS

BOOKS (Not available from Analog Devices except where noted)

IC Op-Amp Cookbook by Walter Jung, Howard Sams \& Co. Second Edition, 1980, down-to-earth and practical paperback
Linear Integrated Circuit Applications by George B. Clayton, The Macmillan Press Ltd., London, 1975
Modern Operational Circuit Design, by J. I. Smith, John Wiley \& Sons, Inc., 1971

Nonlinear Circuits Handbook, edited by D. H. Sheingold. 1976. \$5.95. Analog Devices, Box 796, Norwood, MA 02062
Operational Amplifiers and Linear IC's, by R. F. Coughlin and F. F. Driscoll, Prentice-Hall, Second Edition, 1982. Practical textbook

Operational Amplifiers, Theory and Practice, by J. K. Roberge, J. Wiley \& Sons, 1975. Authoritative book on op amp principles and circuitry; contains extensive material on compensation to optimize dynamic performance
Transducer Interfacing Handbook, edited by D. H. Sheingold. 1980. \$14.50. Analog Devices, Box 796, Norwood, MA 02062

ARTICLES AND APPLICATION NOTES (Available Upon Request; ask for specific issue of Analog Dialogue)
"Analog Signal Handling for High Speed and Accuracv" by A. P. Brokaw, ANALOG DIALOGUE 11-2
"Current Inverter with Wide Dynamic Range" by Barrie Gilbert, ANALOG DIALOGUE 9-1, 1975
"How to Select Operational Amplifiers", Application Note Section 21 of Volume I
"An IC-Amplifier User's Guide to Decoupling, Grounding, and Making Things Go Right for a Change," by A. P. Brokaw, Application Note Section 21 of Volume I
"Laser-Trimming on the Wafer, A Powerful New Tool for IC's" by R. Wagner, ANALOG DIALOGUE 9-3, 1975
"Noise and Operational Amplifier Circuits". by L. Smith and D. Sheingold, ANALOG DIALOGUE 3-1, 1969
"Op Amps as Electrometers," ANALOG DIALOGUE 5-2, 1971
"Settling Time of Operational Amplifiers" by R. Demrow, ANALOG DIALOGUE 4-1, 1970
"Simple Rules for Choosing Resistance Values in AdderSubtractor Circuits" by D. Sheingold, ANALOG DIALOGUE 10-1, 1976
"Specifying and Measuring a Low-Noise FET-Input IC Op Amp" by Bill Maxwell, ANALOG DIALOGUE 8-2, 1974
"How to Test Operational Amplifier Parameters", Application Note Section 21 of Volume I

USEFUL TUTORIAL MATERIAL IN DATA SHEETS

Electrometer Circuitry, see AD515 and Models 310/311
High-Speed Amplifiers, see AD518 and Models 50/51
Low-Drift Differential Op Amp Performance, see AD504
Low-Level Applications of Chopper-Stabilized Amplifiers: Inverting, see Models 234, 235
Non-Inverting, see Model 261

## FEATURES

Fast Settling: 500ns max to 0.01\%
Fast Slew Rate: $125 \mathrm{~V} / \mu \mathrm{s}$
Wide Bandwidth: 15 MHz
High Common Mode Rejection: 83 dB min
High Gain: $A_{0}=100,000 \mathrm{~min}$
Low Drift: $15 \mu \mathrm{~V} /{ }^{\rho} \mathrm{C}$ max
APPLICATIONS
Stable Unity Gain Buffer to 15 MHz
Sample Hold Circuits
Ultra Fast Current Source
High Speed Integrator

## GENERAL DESCRIPTION

The model 48 is an ultra fast, FET input differential op amp that should be considered where settling time, slew rate, bandwidth and good thermal stability are critical requirements. Characterized by a -6 dB /octave rolloff to frequencies exceeding 15 MHz , the model 48 's dynamic response consists of a guaranteed slew rate of $110 \mathrm{~V} / \mu \mathrm{s}$ and settles to $0.01 \%$ in 500 ns , max. For dc performance, the model 48 has open loop gain of $100,000 \mathrm{~min}$, and common mode rejection at a full $\pm 10 \mathrm{~V}$ of $15,000 \mathrm{~min}(83 \mathrm{~dB})$. Maximum offset drifts of $50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ (48J) and $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ ( 48 K ) complete the performance profile, proving this amplifier to be an excellent choice for both high speed analog and digital applications.
Packaged in a small $11 / 8^{\prime \prime} \times 11 / 8^{\prime \prime} \times 0.4^{\prime \prime}$ case, the model 48 requires little space, runs cool ( 9 mA of quiescent current) and is competitively priced in unit quantities.

## FAST SETTLING APPLICATIONS

A/D and D/A converters, multiplexers and other sampling circuits require fast settling output amplifiers. Since system conversion speed is most often dictated by the settling time of the amplifier, model 48 , with a guaranteed 500 ns settling time to $0.01 \%$, makes it an excellent choice.

## D/A CURRENT TO VOLTAGE CONVERTER

Current to voltage converters for D/A applications place severe requirements on the op amp's slew rate, open loop gain and offset drift. Model 48 meets these requirements with smooth settling to $0.01 \%$ in 500 ns , open loop gain of 100,000 and offset drift of $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ ( 48 K ).

## SETTLING TIME VS SIGNAL LEVEL

Shown in Figure 1 is a graph of settling time for various step inputs and the test circuit used to obtain this data. Settling time varies in a nonlinear fashion with input level, error band,

and polarity of input step. The worst case settling is that which is specified at $\pm 10 \mathrm{~V}$.


Figure 1. Settling Time for Various Input Steps SETTLING TIME VS R $_{F}$ AND $C_{L}$
Settling time of an amplifier is also influenced by the value of the gain resistors selected and the amount of capacitive loading. Model 48 is stable even when driving cap loads, $C_{L}$, up to 1000 pF , but to obtain optimum settling time this value of capacitance should be held as low as possible. The effects of $\mathrm{C}_{\mathrm{L}}$ and $\mathrm{R}_{\mathrm{F}}$ on settling time are shown in Table 1.

TABLE 1. 0.1\% SETTLING TIME VS $R_{F}, C_{L}$

| $\mathrm{R}_{\mathrm{F}}=\mathrm{R}_{\mathrm{i}}(\Omega)$ | $\mathrm{t}_{\mathrm{s}}(\mathrm{nsec})$ | Cap Load $(\mathrm{pF})$ |
| :---: | :---: | :---: |
| 1 k | 350 | 6 |
| 10 k | 420 | 6 |
| 50 k | 560 | 6 |
| 2 k | 320 | 100 |
| 2 k | 420 | 200 |
| 2 k | 1100 | 500 |


| MODEL | 48J (K) |
| :---: | :---: |
| OPEN LOOP GAIN DC Load 500 ohms | 100,000 min |
| RATED OUTPUT ${ }^{1}$ <br> Voltage, 500 ohm Load Current Maximum Load Capacitance | $\pm 10 \mathrm{~V}$ min <br> $\pm 20 \mathrm{~mA}$ min <br> 1000 pF |
| FREQUENCY RESPONSE <br> Unity Gain <br> Full Power <br> Slew Rate, Non-Inverting <br> Slew Rate, Inverting <br> Overload Recovery | 15 MHz <br> 1.5 MHz min $90 \mathrm{~V} / \mu \mathrm{s}$ min $110 \mathrm{~V} / \mu \mathrm{s} \mathrm{min}$ $0.5 \mu \mathrm{~s}$ |
| SETTLING TIME, UNITY GAIN, $0.01 \%$ Non-Inverting Inverting, $\mathrm{R}_{\mathrm{f}}=\mathrm{R}_{\mathrm{i}}=2 \mathrm{k} \Omega$ | 500 ns max <br> 500ns max |
| SETTLING TIME, UNITY GAIN, $0.1 \%$ <br> Inverting, $\mathrm{Z}_{\mathrm{f}}=1 \mathrm{k} \Omega \mathrm{H}_{3.3 \mathrm{pF}}$ <br> Inverting, $\mathrm{Z}_{\mathrm{f}}=1 \mathrm{k} \Omega \\|_{3.3 \mathrm{pF}}$ <br> Noninverting, $\mathrm{Z}_{\mathrm{f}}=1 \mathrm{k} \Omega \mathrm{ll}_{3.3 \mathrm{pF}}$ | $\begin{aligned} & 300 \mathrm{~ns} \text { max } \\ & 250 \mathrm{~ns} \\ & 250 \mathrm{~ns} \end{aligned}$ |
| INPUT OFFSET VOLTAGE <br> Initial @ $+25^{\circ} \mathrm{C}$ <br> Trim Potentiometer With 499 ohm Fixed Trim Resistor <br> vs. Temp (0 to $+70^{\circ} \mathrm{C}$ ) <br> vs. Time <br> vs. Supply | $\begin{aligned} & \text { Adjust to Zero } \\ & 1 \mathrm{k} \mathrm{ohm} \\ & \pm 2 \mathrm{mV} \\ & \pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \left( \pm 15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \right) \\ & 250 \mu \mathrm{~V} / \text { month } \\ & \pm 15 \mu \mathrm{~V} / \% \end{aligned}$ |
| INPUT BIAS CURRENT Initial @ $+25^{\circ} \mathrm{C}$ At $+85^{\circ} \mathrm{C}$ | $\begin{aligned} & -50 \mathrm{pA} \max (-25 \mathrm{pA} \max ) \\ & 2 \mathrm{nA}(1 \mathrm{nA}) \end{aligned}$ |
| INPUT IMPEDANCE <br> Differential <br> Common Mode | $\begin{aligned} & 10^{1 /} \Omega \\| 3.5 \mathrm{pF} \\ & 10^{11} \Omega \\| 3.5 \mathrm{pF} \\ & \hline \end{aligned}$ |
| ```INPUT NOISE Voltage, 0.01 to 1Hz 5Hz to 50kHz Current, 0.01 to 1Hz``` | $\begin{aligned} & 2 \mu \mathrm{~V} \mathrm{p}-\mathrm{p} \\ & 3 \mu \mathrm{~V} \mathrm{~ms} \\ & 0.1 \mathrm{pA} \mathrm{p}-\mathrm{p} \end{aligned}$ |
| INPUT VOLTAGE RANGE Differential Common Mode, 1\% Error | $\begin{aligned} & \pm 15 \mathrm{~V} \\ & \pm 11 \mathrm{~V} \\ & \hline \end{aligned}$ |
| COMMON MODE REJECTION $\begin{aligned} & \pm 10 \mathrm{~V} \mathrm{dc} \\ & \pm 10 \mathrm{~V} \mathrm{dc} \\ & \hline \end{aligned}$ | $\begin{aligned} & 15,000 \mathrm{~min} \\ & 30,000 \\ & \hline \end{aligned}$ |
| POWER SUPPLY ${ }^{2}$ <br> Voltage, Rated Specifications <br> Operating <br> Current, Quiescent | $\begin{aligned} & \pm 15 \mathrm{~V} \\ & \pm(12 \text { to } 18) \mathrm{V} \\ & 9 \mathrm{~mA} \end{aligned}$ |
| TEMPERATURE RANGE <br> Rated Performance <br> Operating <br> Storage | $\begin{aligned} & 0 \text { to }+70^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |
| MECHANICAL <br> Weight <br> Trimpot Mating Socket | 15 grams $1 \mathrm{k} \Omega$ AC1010 |

[^1]OUTLINE DIMENSIONS
Dimensions shown in inches and (mm)


OPEN LOOP GAIN, PHASE \& CMRR VS FREQUENCY


KEY SPECS FOR ADI FAST SETTLING FET OP AMPS

| Model | 48J | 46J | 44J | 45J |
| :--- | ---: | ---: | ---: | ---: |
| Settling to |  |  |  |  |
| 0.01\% (max) | 500 | 300 | 1000 | 1000 ns |
| Slew Rate | 125 | 1000 | 75 | $75 \mathrm{~V} / \mu \mathrm{s}$ |
| Bandwidth | 15 | 40 | 10 | 10 MHz |
| Output @ 10V | 20 | 100 | 20 | 20 mA |
| Drift | 50 | 75 | 50 | $50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
| CMR min |  |  |  |  |
| @ 10V | 83 | 72 | 80 | 74 dB |
| Gain (min) | 100 k | 25 k | 100 k | 50 k |

## CONSIDERATIONS FOR HIGH SPEED APPLICATIONS

Components: Use gain resistors of $2 \mathrm{k} \Omega$ or less to reduce effects of stray capacitance. Use metal film resistors for low capacitance and inductance.
Wiring: Run separate signal and power grounds terminating at a common point at the power supply common (preferably). Keep all leads as short as possible to reduce noise pickup and inductive effects.

MODELS 50 \& 51

## FEATURES

Fast Settling: 200ns max, 0.05\% (50J/K) 100ns max, $0.1 \%$ ( $50 \mathrm{~J} / \mathrm{K}$ )
100 mA Output: dc to $8 \mathrm{MHz}(50 \mathrm{~J} / \mathrm{K})$ dc to 6 MHz (51A/B)
All Hermetically Sealed Semiconductors (51A/B) $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Temperature Range (51A/B) 100 MHz Gain Bandwidth (50J/K)

## APPLICATIONS

A to D Input Amplifier<br>D to A Current Converter<br>Video Pulse Amplifier<br>CRT Deflection Amplifier<br>Wideband Current Booster

## GENERAL DESCRIPTION

Models 50 and 51 are ultra fast, wideband differential FET amplifiers, designed for applications requiring fast settling time with high output current in closed loop gain configurations of 2 or greater. Model 50 offers guaranteed settling time of 100 ns maximum to $\pm 0.1 \%$ accuracy and 200 ns maximum to $\pm 0.05 \%$ accuracy. Model 51 features all hermetically sealed semiconductors for greater reliability and wide operating temperature range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) with guaranteed settling times of 140 ns maximum to $\pm 0.1 \%$ and 250 ns maximum to $\pm 0.05 \%$.
Model 50 is available in two input voltage drift selections. Model 50 J is $\pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max, model 50 K is $\pm 15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max. Other outstanding features of models $50 \mathrm{~J} / \mathrm{K}$ are 100 MHz gain bandwidth product, slew rate of $500 \mathrm{~V} / \mu \mathrm{s}$ and output current of $\pm 100 \mathrm{~mA}$ from dc to 8 MHz .

Model 51 is also available in two input voltage drift selections; model 51 A is $\pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max, model 51 B is $\pm 20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max. Models $51 \mathrm{~A} / \mathrm{B}$ offer 80 MHz gain bandwidth product, slew rate of $400 \mathrm{~V} / \mu \mathrm{s}$ and $\pm 100 \mathrm{~mA}$ output current from dc to 6 MHz . Both models 50 and 51 offer significant improvement over previous designs with lower input voltage noise ( $6 \mu \mathrm{~V} \mathrm{rms}$, 5 Hz to 2 MHz bandwidth), particularly important in display system D/A converter applications.

## FAST SETTLING APPLICATIONS

D/A converters require fast settling output amplifiers since conversion speed is often dictated by the settling time of the amplifier. Models 50 and 51 offer fast settling time performance at closed loop gains from 2 to 6 . This characteristic is extremely important for $D / A$ applications requiring fast current to voltage conversion from less than ideal current sources.


The circuit shown in Figure 1 is that of a typical current to voltage converter. The output of the $D / A$ converter is often considered an ideal current source ( $\mathrm{R}_{\text {out }}=\infty$ ) which is converted to a voltage by the amplifier's feedback resistor. Although it may appear that in this application the amplifier is being operated in a closed loop gain of 1 , a closer look at the D/A's specifications may show an output impedance of 800 to 2500 ohms. For this condition, the amplifier is operated in a closed loop gain of 2 to 6 . This is then the range of gains over which settling time is important.


Figure 1. High Speed Current to Voltage Buffer
High speed amplifiers typically suffer significant degradation in settling time when operated in closed loop gains greater than unity. Model 50 , with 100 MHz gain bandwidth and model 51 with 80 MHz gain bandwidth achieve fast settling time since they are far from the point of bandwidth limitations. For example, at a gain of 4 , model 50 has a bandwidth of 20 MHz , which represents a time constant of 8 ns . For $0.1 \%$ settling, the bandwidth limitation is 6.9 time constants or approximately 55 ns .

| MODEL | 50] | 50K | 51A | 51 B |
| :---: | :---: | :---: | :---: | :---: |
| OPEN LOOP GAIN |  |  |  |  |
| DC, Load $=100 \mathrm{ohm}$ | 88 dB min | * | 94 dB min | ** |
| DC, Load $=2 \mathrm{k}$ ohm | 94 dB min | * | 97 dB min | ** |
| RATED OUTPUT ${ }^{1}$ |  |  |  |  |
| Voltage, $\mathrm{R}_{\mathrm{L}} \geqslant 100 \Omega$ | $\pm 10 \mathrm{~V}$ min | * | * | * |
| Current . | $\pm 100 \mathrm{~mA}$ min | * | * | - |
| Impedance, Open Loop de | $200 \Omega$ | * | * | * |
| Load Capacitance, max |  |  |  |  |
| Inverting | 100 pF max | * | * | * |
| Noninverting | 50 pF max | * | * | * |
| FREQUENCY RESPONSE |  |  |  |  |
| Small Signal, Unity Gain | 70 MHz | * | 56 MHz | ** |
| Small Signal, -3dB, Unity Gain | 100 MHz | * | 80 MHz | ** |
| Full Power | 8 MHz min | * | 6 MHz min | ** |
| Slew Rate, Noninverting | $400 \mathrm{~V} / \mu \mathrm{s}, \mathrm{min}$ | * | $300 \mathrm{~V} / \mu \mathrm{s}, \mathrm{min}$ | ** |
| Slew Rate, Inverting | $500 \mathrm{~V} / \mu \mathrm{s}, \mathrm{min}$ | * | $400 \mathrm{~V} / \mu \mathrm{s}, \mathrm{min}$ | ** |
| Overload Recovery | 200 ns | * | - | * |
| SETTLING TIME |  |  |  |  |
| Inverting, Gain $=2$ |  |  |  |  |
| $\pm 0.1 \%$, $\pm 10$ Volt Step | 100ns max | * | 140ns max | ** |
| $\pm 0.05 \%, \pm 10$ Volt Step | 200ns max | * | 250ns max | ** |
| Noninverting, Gain $=2$ |  |  |  |  |
| $\pm 0.1 \%, \pm 10$ Volt Step | 150ns max | * | 200ns max | ** |
| $\pm 0.05 \%, \pm 10$ Volt Step | 300ns max | * | 400ns max | ** |
| INPUT OFFSET VOLTAGE |  |  |  |  |
| Initial, @ $+\mathbf{2 5}{ }^{\circ} \mathrm{C}$ | Adjust to Zero | * | * | * |
| Trim Potentiometer | $1 \mathrm{k} \Omega$ | * | * | * |
| With $499 \Omega$ Fixed Resistor | $\pm 3 \mathrm{mV}$ | * ${ }^{\circ}$ | * ${ }^{-1}$ |  |
| vs. Temperature | $\pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $\pm 15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $\pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $\pm 20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max$ |
| vs. Supply Voltage | $\pm 15 \mu \mathrm{~V} / \%$ | - | * | * |
| vs. Time | $\pm 500 \mu \mathrm{~V} /$ month | - | * | * |
| Warm up Drift, 20 Minutes | $\pm 2 \mathrm{mV}$ | * | * | * |
| INPUT BIAS CURRENT |  |  |  |  |
| Initial, (e) $+25^{\circ} \mathrm{C}$ |  | - | * | * |
| vs. Temperature | $\text { Double/ }+10^{\circ} \mathrm{C}$ | * | * | * |
| vs. Supply Voltage | 10pA/\% | * | * | - |
| INPUT DIFFERENCE CURRENT |  |  |  |  |
| Initial, @ $+25^{\circ} \mathrm{C}$ vs. Temperature | $\begin{aligned} & \pm 100 \mathrm{pA} \\ & \text { Double } /+10^{\circ} \mathrm{C} \end{aligned}$ | * | * | * |
| INPUT IMPEDANCE |  |  |  |  |
| Differential | $10^{10} \Omega \\| 3.5 \mathrm{pF}$ | * | * | * |
| Common Mode | $10^{10} \Omega \\| 3.5 \mathrm{pF}$ | * | * | * |
| INPUT NOISE |  |  |  |  |
| Voltage, 0.1 Hz to 10 Hz | $5 \mu \mathrm{~V}, \mathrm{p}-\mathrm{p}$ | * | * | * |
| 5 Hz to 2 MHz | $6 \mu \mathrm{~V}$, rms | * | * | - |
| Current, 0.1 Hz to 10 Hz | 1pA, p-p | * | * | * |
| INPUT VOL.TAGE RANGE |  |  |  |  |
| Common Mode Voltage | $\pm 10 \mathrm{~V}$ min | * | * | * |
| Max Safe Differential Voltage | $\pm V_{5}$ | * | * | * |
| Common Mode Rejection, CMV $= \pm 10 \mathrm{~V}$ | $60 \mathrm{~dB}, \mathrm{~min}$ | * | * - | * |
| Common Mode Rejection, $\mathrm{CMV}= \pm 5 \mathrm{~V}$ | 70 dB , min | * | * | * |
| POWER SUPPLY |  |  |  |  |
| Voltage, Rated Performance ${ }^{\mathbf{2}}$ | $\pm 15 \mathrm{~V} \mathrm{dc}$ | * | * | * |
| Voltage, Operating | \pm (12 to 18$) \mathrm{V}$ dc | * | * | * |
| Current, Quiescent | $\pm 40 \mathrm{~mA}$ | * . | * | * |
| TEMPERATURE RANGE |  |  |  |  |
| Rated Specifications |  | * |  | ** |
| Operating ${ }^{3}$ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * | $-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}$ | ** |
| Storage | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | * | - | * |
| MECHANICAL |  |  |  |  |
| Case Size, mm | $1.8^{\prime \prime} \times 1.2^{\prime \prime} \times 0.6^{\prime \prime}$. | * | * | * |
| Weight, grams | 31 | * | * | * |
| Mating Socket | AC1034 | * | * | * |

## *Specifications same as Model 50J.

**Specifications same as Model 51A.
${ }^{1}$ Short circuit protected to ground.
${ }^{2}$ Recommended power supply ADI Model $920, \pm 15 \mathrm{~V}$ @ 200 mA .
${ }^{3}$ Model 51 A and 51 B have an operating temperature range of $-55^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ when operating in the differential mode.
Specifications subject to change without notice.

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


## MATING SOCKET AC1034

## UNITY GAIN APPLICATIONS

Models 50 and 51 have been optimized for fast settling inverting applications, such as current to voltage conversion at the output of D/A converters. In these configurations the high speed amplifier is usually operating in a noise gain of about 5. (Noise Gain = $1+\mathrm{R}_{\mathrm{f}} / \mathrm{R}_{\text {out }}$ of $\mathrm{D} / \mathrm{A}$ ). They have also been designed as fast noninverting amplifiers and offer excellent performance at noise gains of 2 or higher. For unity gain applications the circuits shown in Figure 2 and Figure 3 are recommended.


Figure 2. Recommended Circuit for Unity Gain Noninverting Buffer


Figure 3. Recommended Circuit for Unity Gain Inverter

# Low Noise, Low Drift Precision FET Amplifier 

## FEATURES

Guaranteed Low Noise $1.5 \mu \mathrm{~V}$ p-p max ( 0.01 to 1 Hz )
Low Voltage Drift: $1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max (52K)
Low Bias Current: 3pA, max
High CMR: 100dB, min
High Voltage Gain: 120dB, min
Wide Power Supply Range: $\pm 9 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$
Excellent Long Term Stability: $5 \mu \mathrm{~V} /$ month
Fast Thermal Response

## APPLICATIONS

Low Level Instrumentation Preamp
High Impedance Precision Buffer
Long Term Integrator
Current to Voltage Converter
Precision Voltage Regulator
Preamp for 16-Bit Resolution V/F Converters

## GENERAL DESCRIPTION

Model 52, a low noise, high accuracy FET input operational amplifier was designed for handling microvolt signals from high impedance ( $>100 \mathrm{k} \Omega$ ) sources. It features guaranteed low voltage noise ( $1.5 \mu \mathrm{~V}$ p-p max, 0.01 to 1 Hz bandwidth) with low input offset voltage drift $\left(3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max , 52 \mathrm{~J} ; 1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \right.$ 52 K ). Unlike most available low drift amplifiers, model 52 voltage drift is unaffected by trimming the initial offset voltage ( 0.5 mV max). The low input bias current ( $3 \mathrm{pA} \max$ ) is held constant over the entire $\pm 10 \mathrm{~V}$ common mode voltage range. High voltage gain ( $120 \mathrm{~dB}, \mathrm{~min}$ ) and high CMR ( 100 dB , min ) complete the performance profile. Model 52 is an excellent choice for high accuracy, high resolution linear signal processing applications.
By incorporating a new low noise N-channel monolithic FET input stage, thermal stability, voltage noise and differential signal performance are improved to a level previously obtainable only in the best bipolar amplifier designs. Model 52 is an excellent choice to replace chopper stabilized amplifiers where significant sources of error are introduced from zero beating, "chopper spikes" and ground loop currents.
The guaranteed accuracy performance of model 52 suggests critical applications such as low noise, low drift "front-end" preamplifiers for A to D converters and DVM's. For high impedance buffering applications, model 52 offers low input bias current, high linear common mode rejection, complete protection from input transients (offset voltage and bias current will not degrade due to reverse breakdown) and freedom from latch up when the common mode voltage range is exceeded. Model 52 is supplied in a reliable, compact epoxy module package. Output is protected from shorts to ground and/or supply voltage and is capable of driving up to $0.01 \mu \mathrm{~F}$ load capacitance.


## IMPROVED OFFSET VOLTAGE STABILITY

Model 52 has been designed for the lowest possible input voltage drift over the 0 to $+70^{\circ} \mathrm{C}$ temperature range. In most operational amplifier designs, trimming is accomplished by unbalancing the current in the input stage. This trimming technique introduces an additional 2 to $12 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ for each millivolt of $\mathrm{E}_{\mathrm{OS}}$ that is nulled. To provide performance consistent with low offset voltage drift, model 52 incorporates a three-point trim (see connection diagram) whereby a compensating voltage is introduced without unbalancing the input stage currents. By virtue of this trim scheme, there is no degradation in T.C. when $E_{O S}$ is nulled and the specified performance is achieved.

## IMPROVED NOISE PERFORMANCE

Input noise limits signal resolution in low level signal processing applications. The FET input stage of model 52 reduces noise current significantly from that of bipolar amplifiers, permitting high source impedance applications. Model 52 also offers voltage noise levels appreciably below that of other FET amplifiers. To illustrate the excellent low noise performance of model 52, Figure 1 shows typical input voltage noise in a 0.01 to 1 Hz bandwidth. Noise is typically less than $1 \mu \mathrm{~V}$ p-p and is free of noise spikes.


Figure 1. Voltage Noise 0.01 to 1 Hz Bandwidth

| MODEL | 52J | 52K |
| :---: | :---: | :---: |
| OPEN LOOP GAIN DC $2 \mathrm{k} \Omega$ Load | 120 dB min ( 130 dB typ) | * |
| RATED OUTPUT ${ }^{1}$ |  |  |
| Voltage, 2k $\Omega$ Load | $\pm 10 \mathrm{~V}$ min | * |
| Current | $\pm 5 \mathrm{~mA} \mathrm{~min}$ | * |
| Maximum Load Capacitance | $0.01 \mu \mathrm{~F}$ | * |
| Impedance, Open Loop | $75 \Omega$ | * |
| FREQUENCY RESPONSE |  |  |
| Unity Gain, Small Signal | 500 kHz | * |
| Full Power | 4 kHz min | * |
| Slew Rate | $0.25 \mathrm{~V} / \mu \mathrm{s}$ min | * |
| Overload Recovery | $130 \mu \mathrm{~s}$ | * |
| Settling Time, $\pm 0.1 \%, \pm 10 \mathrm{~V}$ Step | $100 \mu \mathrm{~s}$ | * |
| Setting Time, $\pm 0.01 \%, \pm 10 \mathrm{~V}$ Step | $150 \mu \mathrm{~s}$ | , |
| INPUT OFFSET VOLTAGE |  |  |
| Initial ${ }^{2}$, © $+25^{\circ} \mathrm{C}$ | $\pm 500 \mu \mathrm{~V}$ max | * |
| With External Trim Potentiometer | Adjustable to Zero |  |
| vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) | $\pm 3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $\pm 1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max |
| vs. Supply Voltage | $\pm 2 \mu \mathrm{~V} / \%$ |  |
| vs. Time | $\pm 5 \mu \mathrm{~V} / \mathrm{Month}$ |  |
| Warm-Up Drift, 5 Minutes | $\pm 5 \mu \mathrm{~V}$ | * |
| INPUT BIAS CURRENT |  |  |
| Initial, @ +25 ${ }^{\circ} \mathrm{C}$ | ${ }^{-3} \mathrm{pA} \max (-1 \mathrm{pA}$ typ) |  |
| vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) | $\times 2 /+10^{\circ} \mathrm{C}$ |  |
| vs. Supply Voltage | $\pm 0.01 \mathrm{pA} / \%$ | * |
| INPUT DIFFERENCE CURRENT |  |  |
| Initial, @ $+25^{\circ} \mathrm{C}$ | $\pm 1 \mathrm{pA}$. | * |
| vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) | x2/ $+10^{\circ} \mathrm{C}$ | - |
| INPUT IMPEDANCE |  |  |
| Differential | $10^{12} \Omega \\| 3.5 \mathrm{pF}$ | * |
| Common Mode | $10^{12} \Omega \\| 3.5 \mathrm{pF}$ | , |
| INPUT NOISE |  |  |
| Voltage, 0.01 Hz to 1 Hz | $1.5 \mu \mathrm{~V} \mathrm{p}-\mathrm{p} \max (1 \mu \mathrm{~V} \mathrm{p}$ - typ$)$ | * |
| 10 Hz to 10 kHz | $3 \mu \mathrm{~V}$ rms max ( $2 \mu \mathrm{~V}$ rms typ) | * |
| $\mathrm{f}=1 \mathrm{~Hz}$ | $70 \mathrm{nV} / \sqrt{\mathrm{Hz}} \mathrm{rms}$ | * |
| $\mathrm{f}=10 \mathrm{~Hz}$ | $25 \mathrm{nV} / \sqrt{\mathrm{Hz}} \mathrm{rms}$ | * |
| $\mathrm{f}=100 \mathrm{~Hz}$ | $20 \mathrm{nV} / \sqrt{\mathrm{Hz}} \mathrm{rms}$ | * |
| $\mathrm{f}=1 \mathrm{kHz}$ | $13 \mathrm{nV} / \sqrt{\mathrm{Hz}} \mathrm{rms}$ | * |
| Current, 0.01 Hz to 1 Hz | 0.1 pA p-p | * |
| $\mathrm{f}=1 \mathrm{~Hz}$ | $7 \mathrm{fA} / \sqrt{\mathrm{Hz}} \mathrm{rms}$ | - |
| $\mathrm{f}=10 \mathrm{~Hz}$ | $2.5 \mathrm{fA} / \sqrt{\mathrm{Hz}} \mathrm{rms}$ | * |
| $\mathrm{f}=100 \mathrm{~Hz}$ | $3.5 \mathrm{fA} / \sqrt{\mathrm{Hz}} \mathrm{rms}$ | * |
| $\mathrm{f}=1 \mathrm{kHz}$ | $6 \mathrm{fA} / \sqrt{\mathrm{Hz}} \mathrm{rms}$ | * |
| INPUT VOLTAGE RANGE |  |  |
| Common Mode Voltage | $\pm 10 \mathrm{~V}$ min | * |
| Common Mode Rejection, CMV $= \pm 10 \mathrm{~V}$ | 100 dB min ( 106 dB typ) | * |
| Max Safe Differential Voltage | $\pm \mathrm{V}_{\text {s }}$ | * |
| POWER SUPPLY ${ }^{3}$ |  |  |
| Voltage, Rated Performance | $\pm 15 \mathrm{~V}$ | * |
| Voltage, Operating | $\pm(9$ to 18$) \mathrm{V}$ | - |
| Current, Quiescent | $\pm 5 \mathrm{~mA}$ | * |
| TEMPERATURE RANGE |  |  |
| Rated Performance | 0 to $+70^{\circ} \mathrm{C}$ | * |
| Operating | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * |
| Storage | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | * |
| MECHANICAL |  |  |
| Case Size | $1.12^{\prime \prime} \times 1.12^{\prime \prime} \times 0.4 \prime$ | * |
| Weight | 16 g | * |
| Mating Socket | AC1008 | * |

*Specifications same as model 52J.
${ }^{1}$ Protected for short circuit to ground.
${ }^{2}$ With no external trim potentiometer connected.
${ }^{3}$ Recommended power supply, ADI model 904, $\pm 15 \mathrm{~V}$ © 50 mA output.
Specifications subject to change without notice.

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).

${ }^{1}$ Optional $1 \mathbf{k} \Omega$ external trim pot. Input offset voltage may be adjusted to zero with trim pot connected as shown. With trim pins left open, input offset voltage will be $\pm 0.5 \mathrm{mV}$, maximum.
"Common Supply connection not required.

*No connection required on Model 52.

## FREQUENCY RESPONSE

From the plot of Open Loop Voltage Gain and Phase Shift (see Figure 2) versus Frequency, it can be seen that model 52 is stable for all closed loop gains. Even at the crossover frequency of 500 kHz , model 52 has a phase margin of $75^{\circ}$.


Figure 2. Open Loop Frequency Response and CMR

FEATURES
High Output Voltage: $\pm 140 \mathrm{~V}$
High CMR: 100dB min
Operates With a Wide Range of Power Supplies
High CMV: $\pm\left(\left|V_{S}\right|-10 \mathrm{~V}\right)$
APPLICATIONS
High Voltage Compliance Current Source
High Voltage Follower With Gain
High Voltage Integrator
Diff. Amp for High CMV Bridge Applications
Reference Power Supply

## GENERAL DESCRIPTION

Model 171 is a high performance FET input op amp designed for operation over a wide range of supply voltages. This module features an output range of $\pm 15 \mathrm{~V}$ to $\pm 140 \mathrm{~V}$ at 10 mA , a minimum CMRR of 100 dB and a high common mode voltage rating of $\pm\left(V_{S}-10 \mathrm{~V}\right) \mathrm{min}$. DC offset is less than $\pm 1 \mathrm{mV}$, and maximum drift of either $\pm 50$ or $\pm 15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ is available in the J or K versions. Bias current is less than $50 \mathrm{pA}(171 \mathrm{~J})$ or 20 pA ( 171 K ), doubling per $+10^{\circ} \mathrm{C}$ increase of temperature. The model 171 also features small signal bandwidth of 3 MHz for unity gain, full-power bandwidth of 15 kHz , and slew rate of $10 \mathrm{~V} / \mu \mathrm{s}$. These operating characteristics make model 171 an excellent choice for high voltage buffer applications, followers with gain, off-ground signal measurements and reference power supplies.
Excellent power supply rejection of $7 \mu \mathrm{~V} / \mathrm{V}$ enables model 171 to be powered by inexpensive, low regulation supplies, without sacrificing any of the 171 's inherent high performance. The supplies also need not be symmetrical. Any combination of power supply voltages between the limits of 15 to +300 V for the positive side and 15 to -300 V for negative side is acceptable provided the total voltage across the amplifier is within the range of 30 to 300 V .
Model 171's output is completely short circuit protected by the use of a current limit scheme. This type of protection provides a short circuit output that is only slightly greater than the rated output current for normal operation. With this design the module and external circuitry are protected, internal heat dissipation and the associated high temperature rise are limited, and added reliability is built in.


## POWER SUPPLY VOLTAGES

Model 171 offers the flexibility of operating with an extensive range and combination of power supply voltages. Figure 1 shows a chart of permissible combinations of supply voltages for the 171. The model 171 maintains its normal operating characteristics when using asymmetrical power supply configurations.


Figure 1. Power Supply Voltage Combinations

| MODEL | 171 J | 171 K |
| :---: | :---: | :---: |
| OPEN LOOP GAIN | $10^{6} \mathrm{~min}$ | * |
| RATED OUTPUT |  |  |
| Voltage | $\pm\left(\left\|V_{S}\right\|-10 \mathrm{~V}\right)^{\text {min }}$ | * |
| Current | $\pm 10 \mathrm{~mA} \mathrm{~min}$ | * |
| Maximum Load Capacitance | 1000 pF | * |
| FREQUENCY RESPONSE |  |  |
| Unity Gain, Small Signal | 3 MHz | * |
| Slewing Rate | $10 \mathrm{~V} / \mu \mathrm{s}$ min | * |
| Full Power | 15 kHz min | * |
| Settling Time to $\pm 0.1 \%, \pm 10 \mathrm{~V}$ Step | $25 \mu \mathrm{~s}$ | * |
| Overload Recovery | $5 \mu \mathrm{~s}$ | * |
| INPUT OFFSET VOLTAGE |  |  |
| Initial Offset, $+25^{\circ} \mathrm{C}^{1}$ | $\pm 1 \mathrm{mV}$ | * |
| Avg. vs. Temp ( 0 to $+70^{\circ} \mathrm{C}$ ) | $\pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $\pm 15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max |
| vs. Supply Voltage | $\pm 7 \mu \mathrm{~V} / \mathrm{V}$ | * |
| vs. Time | $\pm 250 \mu \mathrm{~V} / \mathrm{mo}$ | * |
| INPUT BIAS CURRENT |  |  |
| Initial Bias, $+25^{\circ} \mathrm{C}$ | -50pA max | -20pA max |
| vs. Temp (0 to $+70^{\circ} \mathrm{C}$ ) | $\times 2 / 10^{\circ} \mathrm{C}$ | * |
| Difference Current | $\pm 10 \mathrm{pA}$ | $\pm 5 \mathrm{pA}$ |
| INPUT IMPEDANCE |  |  |
| Differential | $10^{11} \Omega \\| 3.5 \mathrm{pF}$ | * |
| Common Mode | $10^{11} \Omega \\| 3.5 \mathrm{pF}$ | * |
| INPUT NOISE |  |  |
| Voltage, 0.01 to 1.0 Hz | $4 \mu \mathrm{~V}$ p-p | * |
| 10 Hz to 10 kHz | $2.5 \mu \mathrm{~V} \mathrm{rms}$ | * |
| 5 Hz to 50 kHz | $6 \mu \mathrm{~V}$ rms | * |
| INPUT VOLTAGE RANGE |  |  |
| Common Mode Voltage | $\pm\left(\left\|V_{S}\right\|-10 \mathrm{~V}\right) \mathrm{min}$ | * |
| Common Mode Rejection | 100 dB min | * |
| Common Mode Rejection | 114 dB | * . . |
| Max Safe Differential Voltage | $\pm \mathrm{V}_{\text {S }}$ | * |
| POWER SUPPLY |  |  |
| - Voltage, Rated Specification | $\pm 25$ to $\pm 150 \mathrm{~V}$ dc | * |
| Voltage, Operating | $\pm 15$ to $\pm 150 \mathrm{~V}$ dc | * |
| Current, Quiescent | $\pm 6 \mathrm{~mA}$ typ | * |
| TEMPERATURE RANGE |  |  |
| - Rated Specification | 0 to $+70^{\circ} \mathrm{C}$ | * |
| Operating | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * |
| Storage | $-40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ | * |
| MECHANICAL |  |  |
| Case Size | $2.41^{\prime \prime} \times 1.82^{\prime \prime} \times 0.61^{\prime \prime}$ | * - |
| Weight | 80 g | * |
| Mating Socket | AC1037 | * |

## *Specifications same as 171 J

${ }^{1}$ No external trim connection required.
Specifications subject to change without notice.

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


MATING SOCKET
Dimensions shown in inches and (mm).


MATING SOCKET AC1037
SINGLE SUPPLY OPERATION
As shown in Figure 1, the model 171 requires at least $\pm 15$ volts applied across it in order to operate properly. The 171 may be operated from a single floating supply voltage by using the power supply offsetting scheme shown in Figure 2. When this configuration is used, the 171 is capable of operating over its specified input and output voltage range.


Figure 2. Single Supply Operation

# Low Noise Chopper Stabilized Amplifiers 

## MODELS 234, 235

## FEATURES

Ultra-Low Noise: $0.7 \mu \mathrm{~V}$ p-p, 0.01 Hz to 1 Hz BW (234)
$0.5 \mu \mathrm{~V}$ p-p, 0.01 Hz to 1 Hz BW (235)
Very Low Offset Drift: $0.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}, 1 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ (234L)

$0.1 \mu \mathrm{~V} \rho \mathrm{C}, 0.5 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ (235L)

Excellent Long Term Stability: $5 \mu \mathrm{~V} /$ year (235)
Fast Settling: $4 \mu \mathrm{~s}$ to $0.01 \%, 2.5 \mathrm{MHz}$ BW (235)
APPLICATIONS
Precision Integration
Servo/Null Detector Loops
Microvolt/Picoamp Measurements
Bridge Amplifier
Controlled Current Source
Balance Scales and Weighing Instruments

## GENERAL DESCRIPTION

Analog Devices' models 234, 235 are high performance, economy chopper-stabilized op amps that meet the demands of critical laboratory and industrial applications requiring ultra-low noise, exceptional long term offset stability and versatility. Both models feature compact plug-in modular design, and are ideally suited for new design applications, or upgrading of existing systems, where both improved performance and cost savings can be realized.
Model 234: The model 234 is designed for wideband applications and features $10^{7} \mathrm{~V} / \mathrm{V}$ open loop gain, 2.5 MHz unity gain bandwidth, full power response to 500 kHz and settling time of $4 \mu \mathrm{~s}$ (to $0.01 \%, 10 \mathrm{~V}$ step, $20 \mathrm{k} \Omega$ load). The model 234 also features low input voltage noise of $0.7 \mu \mathrm{~V} p-\mathrm{p}(0.01 \mathrm{~Hz}$ to 1 Hz $\mathrm{BW})$, low offset voltage drift of $1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}(234 \mathrm{~J}), 0.03 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ (234K) or $0.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ (234L) and long term stability of $\pm 2 \mu \mathrm{~V} /$ month.
Incorporating MOSFET choppers and discrete components (vs. IC op amps) for the main and stabilizing amplifier channels, this inverting design is virtually free of input chopper spikes and offers reduced modulation ripple for quieter wideband performance. These characteristics are especially desirable when operating from high source impedances (above $100 \mathrm{k} \Omega$ ) at wide bandwidths. To illustrate the improvements in noise and bandwidth performance, over previous Analog Devices' designs, comparative data is set forth in the following sections comparing models 232 and 233 with 234.

Model 235: The model 235 is recommended for applications where lowest cost and lowest noise are required. The model 235 features low input voltage noise of $0.5 \mu \mathrm{~V}$ p-p $(0.01 \mathrm{~Hz}$ to 1 Hz BW ), low offset voltage drift of $0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}(235 \mathrm{~J})$, $0.25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}(235 \mathrm{~K}), 0.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}(235 \mathrm{~L})$ and a long term stability of $5 \mu \mathrm{~V} /$ year.


This combination of noise and drift performance makes model 235 ideally suited for demanding applications such as balance scales and weighing instruments requiring high accuracy and excellent long-term stability without the use of "front panel" balance pots or periodic internal adjustment.
Model 235 has been designed to virtually eliminate intermodulation problems caused by "beating" against power line frequencies. The chopper's ultra-stable oscillator is precisely set at the factory to a frequency that minimizes ineractions with harmonics of $50 \mathrm{~Hz}, 60 \mathrm{~Hz}$ and 400 Hz power lines.

## APPLICATIONS

In general, the models 234,235 inverting amplifiers should be considered where long term stability of offset voltage must be maintained with time and temperature for precision designs, or wherever maintenance-free operation of instruments and remote circuits is essential. Typical applications include low drift amplification of microvolt signals, integration of low duty-cycle pulse trains and analog computing for general purpose designs. Low input noise and stable offset voltages also make 234, 235 an ideal preamp for precision low frequency applications such as DVMs, 12- to 16-bit A to D converters, and for error amplifiers in servo and null detector systems.


Figure 1. Model 234 Comparative Input Noise (RTI) Performance in a dc to 1 kHz Bandwidth

| MODEL | 234J | 234K | 234L | 235J | 235K | 235L |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPEN LOOP GAIN DC, 2 k ohm load | $10^{7} \mathrm{~V} / \mathrm{V}$ min | - | * | $5 \times 10^{7} \mathrm{~V} / \mathrm{V} \mathrm{min}$ | ** | ** |
| RATED OUTPUT <br> Voltage <br> Current <br> Load Capacitance Range | $\pm 10 \mathrm{~V}$ min <br> $\pm 5 \mathrm{~mA}$ min <br> $0-1000 \mathrm{pF}$ min | * | * |  | * | ** |
| FREQUENCY ${ }^{1}$ <br> Unity Gain, Small Signal Full Power Response Slew Rate | 2.5 MHz <br> 500 kHz min $30 \mathrm{~V} / \mu \mathrm{s}$ | * | * | 1 MHz <br> 5 kHz min <br> $0.3 \mathrm{~V} / \mu \mathrm{s} \mathrm{min}$ | ** | **** |
| SETTLING TIME to $0.01 \%$ $20 \mathrm{k} \Omega$ load, 10 V step | $4 \mu \mathrm{~s}$ | * | * | N/A | N/A | N/A |
| INPUT OFFSET VOLTAGE Initial Offset ${ }^{2}$ <br> vs. Temp, 0 to $+70^{\circ} \mathrm{C}$ <br> vs. Supply Voltage <br> vs. Time <br> vs. Turn On, 10 sec to 10 min | $\begin{aligned} & \pm 50 \mu \mathrm{~V} \max \\ & \pm 1.0 \mu \mathrm{~V} /^{\circ} \mathrm{C} \max \\ & \pm 0.2 \mu \mathrm{~V} / \% \\ & \pm 2 \mu \mathrm{~V} / \mathrm{month} \\ & \pm 3 \mu \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \pm 20 \mu \mathrm{~V} \max \\ & \pm 0.3 \mu \mathrm{~V} /^{\circ} \mathrm{C} \max \end{aligned}$ | $\begin{aligned} & \pm 20 \mu \mathrm{~V} \max \\ & \pm 0.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \end{aligned}$ | $\begin{aligned} & \pm 25 \mu \mathrm{~V} \text { max } \\ & \pm 0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \text { max } \\ & \pm 0.1 \mu \mathrm{~V} / \% \\ & \pm 5 \mu \mathrm{~V} / \mathrm{year} \end{aligned}$ | $\pm 0.25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $\begin{aligned} & \pm 15 \mu \mathrm{~V} \max \\ & \pm .1 \mu \mathrm{~V} /^{\circ} \mathrm{C} \max \\ & * * \\ & * \end{aligned}$ |
| INPUT BIAS CURRENT Initial, (1) $+25^{\circ} \mathrm{C}$ vs. Temp, 0 to $+70^{\circ} \mathrm{C}$ vs. Supply Voltage | $\begin{aligned} & \pm 100 \mathrm{pA} \max \\ & \pm 4 \mathrm{pA} /{ }^{\circ} \mathrm{C} \max \\ & \pm 0.5 \mathrm{pA} / \% \end{aligned}$ | $\pm 2 \mathrm{pA} \sim^{\circ} \mathrm{C} \text { max }$ | $\pm \operatorname{pA} /^{\circ} \mathrm{C} \text { max }$ | $\begin{aligned} & 1 \mathrm{pA} /{ }^{\circ} \mathrm{C} \max \\ & 0.2 \mathrm{pA} / \% \end{aligned}$ | $\begin{aligned} & \pm 50 \mathrm{pA} \max \\ & 0.5 \mathrm{pA} /{ }^{\circ} \mathrm{C} \max \end{aligned}$ | $\begin{aligned} & \pm 50 \mathrm{pA} \max \\ & 0.5 \mathrm{pA} /{ }^{\circ} \mathrm{C} \max \end{aligned}$ |
| INPUT IMPEDANCE <br> Inverting Input to Signal Ground | 300k ohms | * | * | * | * | * |
| INPUT NOISE <br> Voltage, 0.01 to 1 Hz | $0.7 \mu \mathrm{~V}$ p-p | * | * |  | p-p max |  |
| 0.1 to 10 Hz | $1.5 \mu \mathrm{~V}$ p-p | * | * | $3.5 \mu \mathrm{~V} \mathrm{p}-\mathrm{p}$ | ${ }_{* *}{ }^{*}$ P-p max |  |
| 10 Hz to 10 kHz | $2 \mu \mathrm{~V} \mathrm{rms}$ | * | * | $5 \mu \mathrm{~V} \mathrm{rms}$ | ** | ** |
| Current, 0.01 to 1 Hz | $2 \mathrm{pA} p-\mathrm{p}$ | * | - | 10pA p-p | ** | *** |
| 0.1 to 10 Hz | 4 pA p-p | - . | - |  | ** | ** |
| INPUT VOLTAGE RANGE <br> (-) Input to Signal Ground | $\pm 15 \mathrm{~V}$ max | * | * | * | * | * |
| POWER SUPPLY (V dc) ${ }^{3}$ <br> Rated Performance Operating | $\begin{aligned} & \pm 15 \mathrm{~V} @ 5 \mathrm{~mA} \\ & \pm(12 \text { to } 18) \mathrm{V} \end{aligned}$ | * | * | * | * | * |
| TEMPERATURE RANGE <br> Rated Specifications Operating Storage | $\begin{aligned} & 0 \text { to }+70^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \text { to }+100^{\circ} \end{aligned}$ | * | * | $-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}$ |  | * |
| NOTES <br> -Specifications same as model 234 J . <br>  <br> ${ }^{1}$ Model 235 overload recovery, 10 sec ty |  |  | ${ }^{2}$ Externally adjustable to zero. <br> ${ }^{3}$ Recommended power supply: Analog Devices model 904, $\pm 15 \mathrm{~V}$ de © 50 mA . <br> Specifications subject to change without notice. |  |  |  |



Figure 2. Model 235 Voltage and Current Noise. Model 233 Voltage Noise Shown for Comparison.
${ }_{3}^{2}$ Externally adjustable to zero.
Specifications subject to change without notice.

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


NOTES:
*Connect'Trim Terminal to Common if Trim Pot is not used.

1. SG Tied to Common.
2. Mating Socket AC1010.
3. Weight: 27 grams.

FEATURES<br>Non-Inverting Input<br>$10^{9} \Omega$ Common Mode Impedance Protected MOSFET Chopper<br>Ultra Low Drift $0.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$, $\operatorname{Max}(261 \mathrm{~K}$ ) Guaranteed Low Noise of $0.4 \mu \mathrm{Vp}-\mathrm{p}$ ( 0.01 to 1 Hz ) Low Cost

## APPLICATIONS

Microvolt \& Millivolt Measurements
Meter \& Recorder Preamplifier
Semiconductor Strain Gage Amplifier
Biological Sensors
Potentiometer Buffer

## GENERAL DESCRIPTION

Model 261 is a low cost non-inverting chopper amplifier featuring ultra low drift of $0.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$, open loop gain of greater than 10 million $\mathrm{V} / \mathrm{V}$ and guaranteed low noise performance of $0.4 \mu \mathrm{~V} p-\mathrm{p}$ max in a 0.01 to 1 Hz bandwidth. It is ideally suited for low level pre-amplifier applications where high input impedance and low noise are essential.

Model 261 also offers a solution to beat frequency problems caused by a low frequency carrier mixing with harmonics of the ac line. Its carrier frequency of 3500 Hz is nearly a decade higher than that of models previously available. The required harmonic of the ac line that could cause interference with a 3500 Hz carrier has negligible energy content and beat frequencies are eliminated. As a further protection against interfering signals, model 261 has been completely shielded internally. This protective shield reduces interference due to RF signals, as well as carrier signals from adjacent chopper amplifiers.
Still another advantage of the 261 due to its higher chopper frequency and shielded design is an output signal that is free from both distortion and chopper spikes. The result is a design that can process low level signals while maintaining low distortion and high signal to noise ratios.

## CHOPPER VS. CHOPRER-STABILIZED

Most conventional ultra-stable amplifiers are chopper-stabilized to achieve low drift. In these units, the higher frequency signal components are separated and directly amplified, while the low frequency and de components are separately chopped, amplified, demodulated, and then summed with the high frequency components in an output stage. This method pro-

vides wide bandwidth and excellent performance at the expense of increased cost and complexity. Since many requirements for ultra-low drift amplification involve only de and low frequency signals, the additional high frequency amplifier stage found in most chopper-stabilized amplifiers has been eliminated from the model 261. This design approach has made it possible to achieve a practical non-inverting configuration, which retains the advantages of low cost and small size. The input stage of the model 261 chops the signal at a 3500 Hz rate, resulting in a maximum useful -3 dB bandwidth of about 100 Hz . For increased flexibility in meeting specific design requirements, terminals are provided for an external compensation capacitor, which determines the amplifier's gain-bandwidth product.

## INPUT IMPEDANCE

One of the prime advantages of the non-inverting amplifier is the capability of bootstrapping the input impedance up to the level of the common mode impedance. For the model 261, this means that the $40 \mathrm{k} \Omega$ open loop input resistance will be multiplied by the open loop gain times the feedback factor. With a typical open loop gain of $40 \times 10^{6}$, closed loop gains of up to 1600 will allow the user to realize $10^{9} \Omega$ input resistance. Even at a gain of 10,000 , the effective input resistance will be over 100 megohms. (i.e.) $(40 \mathrm{k} \Omega) \frac{40 \times 10^{6}}{10^{4}}=160 \mathrm{M} \Omega$.

| OPEN LOOP GAIN DC rated load | $10^{7} \mathrm{~V} / \mathrm{V}$ min | * |
| :---: | :---: | :---: |
| RATED OUTPUT |  |  |
| Voltage | $\pm 10 \mathrm{~V}$ min | * |
| Current | $\pm 5 \mathrm{~mA}$ min | * |
| Load Capacitance Range | 0 to $0.001 \mu \mathrm{~F}$ | * |
| FREQUENCY RESPONSE ${ }^{1}$ |  |  |
| Small Signal, -3dB | 100 Hz | * |
| Full Power Response | $2-50 \mathrm{~Hz}$ min |  |
| Slewing Rate | 100V/s min | * |
| Overload Recovery | 300 ms | * |
| INPUT OFFSET VOLTAGE |  |  |
| External Trim Pot ${ }^{2}$ | $50 \mathrm{k} \Omega$ | * |
| Initial Offset, $+25^{\circ} \mathrm{C}$ | $\pm 25 \mu \mathrm{~V}$ max | * ${ }^{\text {* }}$ |
| Avg vs Temp ( 0 to $+70^{\circ} \mathrm{C}$ ) | $\pm 0.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $\pm 0.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max |
| Supply Voltage | $\pm 0.1 \mu \mathrm{~V} / \%$ |  |
| Time | $\pm 1 / 2 \mu \mathrm{~V} /$ month | * |
| Warm-Up Drift | $<3 \mu \mathrm{~V}$ in 20 minutes | * |
| INPUT BIAS CURRENT |  |  |
| Initial Bias, $+25^{\circ} \mathrm{C}$, + Input | $\pm 300 \mathrm{pA}$ max | * |
| Avg vs Temp ( 0 to $+70^{\circ} \mathrm{C}$ ) | $\pm 10 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ max |  |
| Initial Bias, $+25^{\circ} \mathrm{C}$, - Input | $\pm 10 \mathrm{nA}$ max | * |
| Avg vs Supply Voltage | $\pm 3 \mathrm{pA} / \%$ | * |
| INPUT IMPEDANCE |  |  |
| Differential | $40 \mathrm{k} \Omega \\| 0.01 \mu \mathrm{~F}$ | * |
| Common Mode | $10^{9} \Omega \\| 0.02 \mu \mathrm{~F}$ | * |
| INPUT NOISE |  |  |
| Voltage, 0.01 to $1 \mathrm{~Hz}, \mathrm{p}-\mathrm{p}$ | $0.4 \mu \mathrm{~V}$ max | * |
| 0.01 to $10 \mathrm{~Hz}, \mathrm{p}-\mathrm{p}$ | $1.0 \mu \mathrm{~V}$ max | * |
| Current, 0.01 to $1 \mathrm{~Hz}, \mathrm{p}-\mathrm{p}$ | 8pA | * |
| 0.01 to $10 \mathrm{~Hz}, \mathrm{p}-\mathrm{p}$ | 20 pA | * |
| INPUT VOLTAGE RANGE |  |  |
| Common Mode Voltage | $\pm 0.5 \mathrm{~V}$ min | $\pm 1.0 \mathrm{~V}$ min |
| Common Mode Rejection | 300,000 | * |
| Max Safe Differential Voltage | $\pm 20 \mathrm{~V}$ | * |
| Max Safe Common Mode Voltage | $\pm 20 \mathrm{~V}$ | * |
| POWER SUPPLY ${ }^{3}$ |  |  |
| Voltage, Rated Specification | $\pm(14$ to 16$) \mathrm{V}$ | * |
| Voltage, Operating | $\pm(13$ to 18)V | * |
| Current, Quiescent | $\pm 7 \mathrm{~mA}$ | * |
| TEMPERATURE RANGE |  |  |
| Rated Specifications | 0 to $+70^{\circ} \mathrm{C}$ | * |
| Operating | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * |
| Storage | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | * |
| MECHANICAL |  |  |
| Case Size | $1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.62^{\prime \prime}$ | * |
| Mating Socket | AC1022 | * |
| Weight | $1.75 \mathrm{oz} .(50 \mathrm{~g})$ | * |

[^2]Dimensions shown in inches and (mm).


1. Trim terminal should be grounded if potentiometer is not used.
2. See Note 1 below for cap value. Use Polycarbonate, Mylar, Mica, Glass, or Polystyrene capacitor for best performance.

## MATING SOCKET

AC1022


Notes

1. R.O. is connection for compensation capacitor.
2. Bottom View Shown.
3. Mounting holes 0.141 Dia., countersunk $82^{\circ}$ to 0.23" Dia.
4. All in line pins spaced $0.2^{\prime \prime}$.
5. Dimensions in inches.
6. Markings printed on socket.

## OTHER ULTRA LOW DRIFT, LOW NOISE AMPLIFIER

Model 235: Chopper stabilized amplifier has noise of less than $1 \mu \mathrm{~V}$ p-p and drift is only $0.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ (235L).

## Applying the Model 261

## NON-INVERTING VS. INVERTING OPERATION

The major limitation of the standard inverting type chopper stabilized amplifier is due to the practical limit on input impedance resulting from input bias current characteristics. If one attempts to obtain $10^{7}$ ohms input impedance by using a $10^{7}$ ohm input resistor with an inverting amplifier, this resistor will convert input current drifts of $0.5 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ into equivalent voltage drifts of $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$. It will also add Johnson Noise of $2.5 \mu \mathrm{~V} p-\mathrm{p} / \sqrt{\mathrm{Hz}}$ to the amplifier's input. These results negate the advantage of selecting the chopper-stabilized amplifier in the first place. Noise current will similarly increase the input uncertainty: inverting amplifier input noise currents of 10 pA become $100 \mu \mathrm{~V}$ noise voltages (referred to input). Furthermore, uncompensated initial bias currents of 50 pA cause additional offsets of $500 \mu \mathrm{~V}$. Due to the non-inverting configuration of the model 261 , these limitations are avoided. The input bias current (with its drift and noise) flows only through the signal source impedance, effectively eliminating the multiplication of drift and noise and offset caused by the input resistor in the inverting configuration. These benefits of the model 261 are shown graphically in Figure 1. When required input impedance is more than 300,000 ohms, the model 261 gives increasingly superior performance. One additional advantage is that the gain-setting precision resistors can be low-cost low value resistors instead of the more costly high resistance values.


Figure 1. Offset, Drift, \& Noise vs. Required Input Resistance

## NON-INVERTING AMPLIFIER SELECTION CRITERIA

(Model 261 vs. chopperless amplifiers)
In selecting an amplifier for low drift, one of the major considerations is the effect of source resistance. For low values of source resistance, the total offset (or drift) for differential amplifiers is essentially equal to the amplifier's offset (or drift) voltage. At the value of source resistance equal to the ratio of offset voltage to difference current, or offset voltage drift to difference current drift, the respective current is contributing an error equal to its corresponding voltage error. For values of source resistance larger than this calculated value, the current error's contribution will be dominant. In this section, model

261's drift and offset are compared with two low drift chopperless differential amplifiers, one with FET input, the other with bipolar input.
Fixed Source Resistance. If source resistance is fixed, bipolar chopperless amplifiers not having internal bias current drift compensation can benefit by the use of a compensating resistor in series with the ( - ) input. Under these conditions, Figure 2 shows a comparison of total drift $/{ }^{\circ} \mathrm{C}$ vs. source resistance for the model 261 K , the model 184 L low drift bipolar amplifier, and the model 52 K low drift FET amplifier. For source resistances up to 200,000 ohms, the model 261 gives the lowest temperature drift. Total drift (R.T.I.) is equal to:

$$
\begin{aligned}
& \Delta \mathrm{E}_{\mathrm{in}} / \Delta \mathrm{T}=\Delta \mathrm{E}_{\mathrm{OS}} / \Delta \mathrm{T}+\mathrm{R}_{\mathrm{S}}\left(\Delta \mathrm{I}_{\mathrm{OS}} / \Delta \mathrm{T}\right)(\text { Models 184, 52) } \\
& \Delta \mathrm{E}_{\mathrm{in}} / \Delta \mathrm{T}=\Delta \mathrm{E}_{\mathrm{OS}} / \Delta \mathrm{T}+\mathrm{R}_{\mathrm{S}}\left(\Delta \mathrm{I}_{\mathrm{b}} / \Delta \mathrm{T}\right)(\text { Model 261) }
\end{aligned}
$$



Figure 2. Offset Drift vs. Fixed Source Resistance

Variable Source Resistance. For situations where the source resistance can vary over a significant range, for instance when the amplifier's source is a multiturn potentiometer, a different set of conditions apply. The effective drift current to be considered for differential chopperless amplifiers is now the Input Bias Current/ $/{ }^{\circ} \mathrm{C}$, rather than the Input Difference Current $/{ }^{\circ} \mathrm{C}\left(\mathrm{I}_{\mathrm{OS}} /{ }^{\circ} \mathrm{C}\right)$. A two to one improvement in drift for the model 184 can be obtained if the bias current balancing resistor ( $\mathrm{R}_{\mathrm{C}}$ in Figure 3 ) is made equal to the mean value of the source resistance. Under these conditions, drift will be approximately:

$$
\begin{aligned}
& \Delta \mathrm{E}_{\mathrm{in}} / \Delta \mathrm{T}=\Delta \mathrm{E}_{\mathrm{OS}} / \Delta \mathrm{T}+1 / 2\left(\mathrm{R}_{\mathrm{S}} \max -\mathrm{R}_{\mathrm{S}} \min \right)\left(\Delta \mathrm{I}_{\mathrm{b}} / \Delta \mathrm{T}\right) \\
& \quad+\mathrm{R}_{\mathrm{C}}\left(\Delta \mathrm{I}_{\mathrm{OS}} / \Delta \mathrm{T}\right)(\text { Models } 184,52 \mathrm{~K}) \\
& \Delta \mathrm{E}_{\text {in }} / \Delta \mathrm{T}=\Delta \mathrm{E}_{\mathrm{OS}} / \Delta \mathrm{T}+\left(\mathrm{R}_{\mathrm{S}} \max \right)\left(\Delta \mathrm{I}_{\mathrm{b}} / \Delta \mathrm{T}\right)(\text { Model } 261)
\end{aligned}
$$

Figure 3 shows the total drift for a source resistance varying from zero to the chosen value, for models $52 \mathrm{~K}, 184 \mathrm{~L}$ and 261 K . For values up to 200,000 ohms the model 261 again gives the lowest total temperature drift.


Figure 3. Offset Drift vs. Variable Source Resistance

## INITIAL OFFSET

An initial offset voltage will develop due to bias current flowing through the source impedance. For fixed source impedances, this offset may be zeroed out in differential chopperless amplifiers not having internal bias current drift compensation by the use of the series compensating resistor, $\mathrm{R}_{\mathrm{C}}$ shown in Figure 4. This offset should not be nulled out by adjusting the amplifier's offset trim because this will increase the offset voltage drift. With the model 261, however, all offsets may be zeroed out by means of the trim potentiometer. For variable source impedances, the offset should be zeroed out with the source impedance at its mean value. Figure 4 is a plot of the maximum offset which will occur with a given range of $\mathrm{R}_{s}$ variations, assuming the offsets are zeroed when operating with the mean value of $R_{S}$. Initial offset due to $R_{S}$ is $I_{b} / 2$ ( $\mathrm{R}_{\mathrm{S}} \max -\mathrm{R}_{\mathrm{S}} \min$ ).


Figure 4. Offset vs. $\Delta \boldsymbol{R}_{\boldsymbol{s}}$

## LONG TERM DRIFT

Offset voltage of any amplifier will show some change with time, due to normal component aging. It is important to realize that the published drift for amplifiers does not accumulate linearly with increasing time. For example, the voltage
drift of the model 261 is specified as $\pm 1 / 2 \mu \mathrm{~V} /$ month (a calculated figure believed to be quite conservative). For calculation of random long term drift, a rule of thumb is that one should multiply drift by the square root of the time factor increase. For the model 261, this yields a conservative long term drift of less than $2 \mu \mathrm{~V}$ per year.

## NOISE

A major criterion in the selection of an amplifier for low level signals is the amplifier input noise, since this is usually the limiting factor on system resolution. This is particularly important whenever high source impedances are encountered, since current noise through the source impedance will appear as an additional voltage noise, combining with the basic amplifier voltage noise and Johnson noise of the resistor. The sum of these noise sources will then be amplified along with the desired signal. For this reason, special care has been taken to reduce noise voltage and current to a level far below that of comparable chopper amplifiers. The one Hertz bandwidth noise voltage and current are $0.4 \mu \mathrm{~V}$ p-p max and $8 \mathrm{pA} p-\mathrm{p}$ " respectively. For 10 Hz bandwidth, corresponding values are $1 \mu \mathrm{~V}$ p-p max and $20 \mathrm{pA} \mathrm{p}-\mathrm{p}$. Figure 5 A is a graph of noise vs. bandwidth for both current and voltage. Figure 5 B is a spectral density plot for determining spot noise at any frequency. Figure 6 is a plot of peak to peak noise which will be encountered for these bandwidths, as a function of source resistance.


Figure 5A. Noise Current and Voltage vs. Bandwidth. Measured from 0.01 Hz .


Figure 5B. Spectral Density of Current and Voltage


Figure 6. Total Noise vs. Source Resistance
preserving polarity information. The drift of the input stage is not present in the demodulated signal since it was not chopped by the input network. The demodulated signal is filtered and further amplified by the integrator connected output dc amplifier.

Using the system just described, the remaining drift and offset, referred to the amplifier input, is equal to the output dc amplifier stage input drift and offset divided by the ac-coupled amplifier's gain. If the output stage integrated circuit amplified had a $100 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ drift, and the ac-coupled amplifier gain is 1000 , then the drift, referred to the input will be $0.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ (the specification for the model 261 K ). The same considerations apply for offset voltage, accounting for its low value and the excellent long term stability of this amplifier.
The chopping signal is generated by a standard multivibrator. The frequency is not critical, and the multivibrator circuit is protected against latch-up.

Figure 7. Model 261 Block Diagram


The ac-coupled amplifier, consisting primarily of a linear integrated circuit, amplifies the resulting chopper error signal. Its output is capacitively coupled into a synchronous demodulator which reconstructs the low frequency-de input signal,

## HOW THE MODEL 261 OPERATES

As shown in Figure 7, the model 261 consists of five specific circuit functions. The input signal is fed through a resistor to the MOSFET Chopper. When the MOSFET is off (high resistance), the error signal appears at the input to the ac-coupled amplifier. When the MOSFET transistor is on (low resistance), the input to this amplifier is reduced to near zero. The difference between the on and off voltages at the amplifier is a square wave of amplitude slightly less than the error voltage. The attenuating effect of the MOSFET Chopper's "on" resistance is negligible. For example, if the attenuation were as much as $10 \%$, the only effect would be to lower the potential open loop gain of the amplifier by the same amount.

## APPLICATION NOTES

Measurement of small signals or accurate handling of larger signals always requires care. Model 261 was specifically designed to minimize the problems raised by dc drift. To obtain best results, it is necessary to maintain good engineering practice and to observe a few requirements for optimizing performance of this precision instrument.

## OFFSET VOLTAGE AND CURRENT TRIM

With the trim terminal connected to common, initial offset voltage of the model 261 is less than $25 \mu \mathrm{~V}$. An additional offset voltage is developed by the flow of the input bias current through the resistance of the signal source. With a $10,000 \mathrm{ohm}$ source resistance and worst case bias current of 300 pA , the maximum additional offset voltage would be only $3 \mu \mathrm{~V}$. For many applications, these offset voltages may be ignored, and the expense of a trim potentiometer and its adjustment is avoided. If the application requires lower offsets, an external 50,000 ohm trim potentiometer may be connected to zero the offset voltages, as shown previously. This trimming operation will not affect the drift or noise characteristics of the model 261.

## INVERTING AND DIFFERENTIAL INPUT OPERATION

The input current to the amplifier's ( - ) terminal is less than $\pm 10 \mathrm{nA}$. Differential input operation of the amplifier is allowable, but the impedance from the inverting terminal to ground should not exceed 5000 ohms, and the common mode voltage range for best performance should not be exceeded. For purely inverting applications the user should select Analog Devices' models 234 or 235 chopper stabilized amplifiers, which are optimized for inverting operation.

## SELECTABLE BANDWIDTH

For practical low-frequency applications, the model 261 uses an external compensation capacitor to determine the gainbandwidth product. Its value may be chosen to allow the use of the maximum $100 \mathrm{~Hz}-3 \mathrm{~dB}$ bandwidth, at any given value of closed loop gain. By using a larger value of compensation capacitance, the bandwidth can be limited to any desired value below 100 Hz , as required by the application. The minimum value of the required compensation capacitor, in $\mu \mathrm{F}$, is $1000 / \mathrm{GB}$, where G is the desired closed-loop dc gain, and B is the -3 dB bandwidth. For example, the minimum value of recommended capacitance (for 100 Hz bandwidth to -3 dB ) is

10/G. Shown in Figure 8 are curves of the amplifier's response for various closed loop gains while using values of capacitance appropriate for maintaining $100 \mathrm{~Hz}(-3 \mathrm{~dB})$ bandwidth. Figure 9 illustrates the amplifier's open-loop response with various values of the compensation capacitor. It is recommended that the capacitor be polycarbonate, mylar, mica, glass or polystyrene for best performance.


Figure 8. Compensation vs. Gain for 100 Hz Bandwidth


Figure 9. Open Loop Response vs. Compensation

## FULL POWER RESPONSE

Full power output at any frequency can be obtained only with closed loop gains exceeding 10 . This is due to the common mode voltage limitation described below.

The maximum full power output frequency is 50 Hz , and will be obtained when using compensation capacitors of less than $0.013 \mu \mathrm{~F}$. For larger compensation capacitors, $\mathrm{f}_{\mathrm{p}}$ is given by the formula:

$$
f_{p}(H z)=0.66 / C(\mu \mathrm{~F})
$$

When using a low gain, for instance 10 , the maximum $f_{p}$ will be 0.66 Hz due to the $1.0 \mu \mathrm{~F}$ required compensation capacitor for this closed loop gain. Under such conditions the user may wish to employ the compensation circuit of Figure 10. This will increase $f_{p}$ to 5 Hz (for a gain of 30 ). For higher gains, an increase in $f_{p}$ will be obtained (with the same circuit); although the rise in $f_{p}$ will not be proportionately as large.


Figure 10. Compensation for Increased $f_{p}$

## COMMON MODE CONSIDERATIONS

In the model 261 , the maximum safe input voltage, both differential and common mode, exceeds $\pm 20$ volts. However, in order to maintain the specified Common Mode Rejection Ratio of 300,000 it is necessary that common mode voltage be limited to $\pm 1.0$ volts for the model 261 K and $\pm 0.5$ volts for the model 261 J . These values will not be exceeded by normal input signal swings if the amplifiers closed loop gain exceeds 10 and 20, respectively. Since most applications will use this amplifier at gains of 100 or more, the specified common mode range should prove entirely adequate.

## COMMON MODE REJECTION

Model 261 is designed to provide high stability, high gain and low noise in non-inverting applications where the high input impedance minimizes input signal attenuation. Although operation as a differential amplifier is possible, it is not recommended.
In the non-inverting mode, there is a source of error due to the common mode voltage; however this error term can be completely ignored since the error due to open loop gain will dominate.

## INVERTING INPUT TERMINAL RESISTANCE ( $\mathbf{R}_{\mathbf{i}}$ )

An attempt should be made to maintain low resistance from the inverting input terminal to ground. This will prevent the negative input's bias current from degrading the offset performance of the amplifier. This restriction in no way relates to the source resistance seen by the positive (non-inverting) input terminal.

## Contents

Page
Selection Guide ..... 5-3
Selection Information and Definitions of Specifications ..... 5-4
277J/K/A Isolated Operational Amplifier ..... 5-15
281 Synchronizable Drive-Oscillator for 286J and 292A ..... 5-17
284J Stand-Alone Isolator ..... 5-17
286J Driven Isolator for Multichannel Applications ..... 5-17
289J/K/L High-Performance Synchronizable Self-Contained Isolation Amplifier ..... 5-23
290A Lowest-Cost Stand-Alone Isolator ..... 5-27
292A Lowest-Cost Driven Isolator for Multichannel Applications ..... 5-27
-AD293A/B/S Self-Contained 3-Port Hybrid Industrial Isolation Amplifier ..... 5-7

- AD294A Self-Contained 3-Port Hybrid Medical Isolation Amplifier ..... 5-7- New product since the 1980 Data-Acquisition Components and Subsystems Catalog


# Selection Guide <br> Isolation Amplifiers 

SELECTION GUIDE - ISOLATION AMPLIFIERS


[^3]
## Orientation

Isolation Amplifiers

The isolation amplifier (or isolator) has an input circuit that is galvanically isolated from the power supply and the output circuit. Isolators are intended for applications requiring safe, accurate measurement of dc and low-frequency voltage or current in the presence of high common-mode voltage (to thousands of volts) with high CMR, line-receiving of signals transmitted at high impedance in noisy environments, and for safety in general-purpose measurements where dc and line-frequency leakage must be maintained at levels well below certain mandated minima. * Principal applications are in electrical environments of the kind associated with medical equipment, conventional and nuclear power plants, automatic test equipment, and industrial process-control systems.
Analog Devices Isolators described in this section use electromagnetically coupled high-frequency carrier techniques for communication of power to and signals from the input circuit.

## CHOOSING AN ISOLATOR

The choice of an isolator depends on the desired functional characteristics and the required specifications. Functional characteristics include such considerations as number of channels, range of output common-mode (output to power supply), nature of the front-end amplifier (amplification only or general op-amp functioning), and the availability of isolated power for additional external front-end circuitry. Key specifications include performance specs and "absolute max/min" mandated safety specifications. Definitions of specifications follow this section. In addition to the products listed here, which are recommended for new designs, a number of older products are still available; data sheets are available upon request. In addition to the useful applications information on the data sheets published here, a designers' guide ${ }^{1}$, available upon request, provides information useful to the circuit designer.

The devices described in this section are all voltage-output isolation amplifiers, useful in general-purpose circuit applications for instrumentation amplifiers or op amps where isolation is a necessity. In addition to these devices, there are a growing number of isolators available from Analog Devices that perform dedicated functions, for use where isolation is necessary or desirable. Some of their applications can be seen in the Transducer Interfacing Handbook ${ }^{2}$.
Data for other products employing isolation techniques may be found in these sections of this Volume: Transducers and Signal Conditioners, Digital-to-Analog Converters, Synchro/ Resolver-Digital Converters, Digital Panel Instruments, Intelligent Measurement-and-Control Subsystems, Linear Test Systems, and MACSYM. Power Supplies and DC-DC Converters, being transformer-coupled, also provide isolation.

[^4]Examples of such products include the 2B54 Thermocouple/mV 4-Channel Multiplexer/Amplifier, the 2B22 Voltage-or-Currentto 4-to-20mA Converter, the DAC1423 10-bit Digital-to-4-to20 mA Converter, the AD2036, AD2037, and AD2038 Scanning Panel Instruments, and the $\mu \mathrm{MAC}-4000$ Intelligent Mea-surement-and-Control Subsystems.
Functional Cbaracteristics The figure shows the circuit architecture of a self-contained isolator, Model 289. The various models differ, but their properties can be discussed in terms of the device shown. An isolator of this type requires power from a two-terminal de supply. An internal oscillator converts the dc power to ac, which is transformer-coupled to the shielded input section, then converted to dc for the input stage and the auxiliary power output. The ac carrier is also modulated by the amplifier output, transformer-coupled to the output stage, demodulated by a phase-sensitive demodulator (using the carrier as the reference), filtered, and amplified, using isolated dc power, derived from the carrier.
The amplifier in this example is a resistor-protected op amp (actually, the protection works both ways - it protects the amplifier against differential overloads ( 120 V rms continuous) and it protects sensitive input sources from supply voltage if the amplifier malfunctions), connected for a programmable gain from 1 to $100 \mathrm{~V} / \mathrm{V}$, as determined by a single external resistor. Since both input terminals are floating, the amplifier functions effectively as an instrumentation amplifier. All but one of the amplifiers in this series function in the instrumenta-tion-amplifier mode, but with various gain ranges. The 277 is an exception; its input stage is an uncommitted high-gain lowdrift, low-noise op amp, and the output terminal of the input stage is available for feedback connections to perform a wide range of single-ended or differential operations. Because of the transformer coupling, the outputs of all these devices are isolated from their input stages.


In the figure, it can be seen that the demodulator drive is magnetically coupled from the oscillator to the output stage.

This permits the output to operate at a de common-mode potential with respect to power common. An isolator of this type is said to provide three-port isolation, because there are three isolated ports: input, power supply, and output. The AD293 and AD294 have 3 isolated sections, but the op amp supply is tied to output common. The data sheets carry block diagrams, which show the architecture of each device; 3-port devices, in general, have an output common-mode voltage spec in the "Rated Output" section. Two-port devices are those in which there is a dc connection between the oscillator power supply and the output stage.
The 289 , as can be seen, is a completely self-contained device. There are applications for which a degree of "unbundling" can lead to economy and improved performance. For example, if there are many input channels to be isolated, economies can be realized by the use of a common oscillator. In addition, the common oscillator makes it possible to avoid the possibility of small errors due to beat frequencies developed by small amounts of crosstalk.

Several synchronized multichannel devices are available. Model 292A is essentially a 290 A with a power amplifier instead of an oscillator. It requires a dc power input and a pair of leads for a low-power oscillator input, which can be furnished by a 281 synchronizable oscillator. The 281 will drive from one to 16292 As , and it will also synchronize additional 281 s for increments of up to 16292 s per 281.

## SPECIFICATIONS

The illustration on the next page shows a typical specification block and defines the specifications of key interest.

NONLINEARITY - This is the peak deviation from a best straight line, expressed as a \% of peak-to-peak output. Should be considered when signal fidelity is of prime importance.

MAX SAFE DIFFERENTIAL INPUT - Max voltage that can be safely applied across input terminals. Important to consider for fail-safe designs in the presence of high voltages.

OVERLOAD RESISTANCE This is the apparent input impedance under conditions of amplifier saturation. It limits differential fault currents.




INPUT NOISE - Total noise, referred to the input. Facilitates comparison with expected signal input levels.

ISOLATED SUPPLY - Dual supply voltages, completely isolated from the input power supply terminals, provide the capability to excite floating input signal conditioners, front-end amplifiers, as well as remote transducers.

Ain (noninverting) Range
Formula
Deviation from Formula vs. Temperature ( 0 to $\left.+70^{\circ} \mathrm{C}\right)^{1}$
input voltage ratings Linear Differential Range ( $\mathrm{G}=1 \mathrm{~V} / \mathrm{V}$ )
Max Safe Differential Input Continuous 1 Minute
Max CMV (Inputs to Outputs) Continuous ac or dc ac, $60 \mathrm{~Hz}, 1$ Minute Duration
CMR, Inputs to Outputs 60 Hz $R_{S} \leqslant 1 \mathrm{k} \Omega$, Balanced Source Impedance $\mathrm{R}_{\mathrm{S}}<1 \mathrm{k} \Omega$, Balanced Source
$\mathrm{R}_{\mathrm{S}}<1 \mathrm{k} \Omega$, HI IN Lead Only
Max Leakage Current, Input to Output (8) 115 V rms, 60 Hz ac
INPUT IMPEDANCE Differential Overload
Common Mode
INPUT DIFFERENCE CURRENT Initial (3) $+25^{\circ} \mathrm{C}$
vs. Temperature ( 0 to $70^{\circ} \mathrm{C}$ ).
INPUT NOISE (GAIN $=100 \mathrm{~V} / \mathrm{V}$ )
Voltage
0.05 Hz to 100 Hz

10 Hz to 1 kHz
Current
0.05 Hz to 100 Hz

FREQUENCY RESPONSE Small Signal -3dB $\mathrm{G}=1 \mathrm{~V} / \mathrm{V}$
Full Power, 10V p-p Output $G=1 \mathrm{~V} / \mathrm{V}$ $G=100 \mathrm{~V} / \mathrm{V}$
Full Power, 20V p-p Output $G=1 \mathrm{~V} / \mathrm{V}$
$\mathrm{G}=100 \mathrm{~V} / \mathrm{V}$ Slew Rate
Settling Time ${ }^{4}, \pm 0.05 \%, \pm 10 \mathrm{~V}$ Step
OFFSET VOLTAGE, REFERRED TO INPUT Initial, @ $+25^{\circ} \mathrm{C}$
vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ )
vs. Supply Voltage ( +15 V to +20 V change)
RATED OUTPUT
Voltage, $2 \mathrm{k} \Omega$ Load
Output Impedance
Output Ripple, 0.1 MHz Bandwidth No Signal IN $+10 \mathrm{~V}_{\mathrm{CN}}$
ISOLATED POWER SUPPLY
Voltage
Accuracy
Current
Regulation No Load to Full Load
Ripple, 0.1 MHz Bandwidth, No Load Full Load
POWER SUPPLY, SINGLE POLARITY ${ }^{5}$
Voltage, Rated Performance
Voltage, Operating
Current, Quiescent (@ $\mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}$ )
TEMPERATURE RANGE
Rated Performance
Operating
Storage
CASE DIMENSIONS

289K
1 to $100 \mathrm{~V} / \mathrm{V}$
$\mathrm{G}=1+\frac{10 \mathrm{k} \Omega}{\mathrm{R}_{\mathrm{G}}(\mathrm{k} \Omega)}$
$\pm 1.5 \%$ max
$15 \mathrm{ppm} / \rho^{\circ} \mathrm{C}$ typ $\left(50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right.$ max $)$
$\pm 0.025 \%$ max
$\pm 10 \mathrm{~V} \min$
120 V rms
240 V ms

CMV, INPUTS TO OUTPUTS Voltage that may be safely applied to botb inputs with respect to outputs or power common. Necessary consideration in applications with high CMV input or when high voltage transients may occur at the input.

CMR, INPUTS TO OUTPUTS Indicates ability to reject common mode voltages between inputs and outputs. Important when processing small signals riding on high common mode voltages.

LEAKAGE CURRENT - Maximum input leakage current when power-line voltage is impressed on inputs. Vital consideration for patient safety in medical applications.

NOTES:
${ }^{1}$ Gain temperature drift is specified as a percentage of output signal level.
Gain nonlinearity is specified as a percentage of 10 V pk pk output apan.
When isolated power output is used, nonlinearity increases by $\pm 0.002 \% / \mathrm{mA}$ of current drawn
$\mathrm{G}=1 \mathrm{~V} / \mathrm{V}$; with 2 -pole, 5 kHz output filter.
ecimmended power supply, ADI model $904, \pm 15 \mathrm{~V}$ © 50 mA output.
Specifications subject to change without notice.

## FEATURES

High Common Mode Voltage: AD293 $\pm 2500 \mathrm{~V}$ peak max AD294 $\pm 8000 \mathrm{~V}$ peak max
Nonlinearity: $\pm 0.05 \% \max$ (AD293B)
Adjustable Input \& Output Gain: 1V/V to $1000 \mathrm{~V} / \mathrm{V}$ Complies with NEMA ICS1-111
Meets UL Std 544 Leakage: $2.0 \mu \mathrm{~A} \max @ 115 \mathrm{~V}$ ac, 60 Hz
Hermetically Sealed Hybrid Construction
Military Versions Available
Low Cost:

## APPLICATIONS

Off Ground Signal Measurement
Industrial Control
Nuclear \& Military Instrumentation
High Voltage Protection for Data Acquisition Systems Medical Diagnostic and Patient Monitoring Equipment

## GENERAL DESCRIPTION

The AD293/AD294 are low-cost, high-accuracy, high reliability hybrid isolation amplifiers designed specifically for industrial, medical and military applications. The AD293 is available in three selected versions for industrial and military use; two of which are graded for nonlinearity, the AD293A ( $\pm 0.1 \%$ max) and the AD293B ( $\pm 0.05 \%$ max). The third version, AD293S/ 883 B , is designed for extended temperature operation $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ ) offering screening and testing per MIL-STD-883B. The AD294A provides low leakage and higher CMV capability required for medical applications. Using modulation techniques with a proprietary hybrid magnetic transformer, the AD293/ AD294 provides isolation from ground loop and leakage paths and guarantees common mode voltage protection up to $\pm 2500 \mathrm{~V} /$ $\pm 8000 \mathrm{~V}$ peak respectively. All versions provide a small signal ( -3 dB ) frequency response from dc to 2.5 kHz and a large signal (full power) frequency response from dc to 250 Hz at a gain of $1 \mathrm{~V} / \mathrm{V}$. Gain, from $1 \mathrm{~V} / \mathrm{V}$ to $1000 \mathrm{~V} / \mathrm{V}$, can be programmed at either the input section or output section allowing for user flexibility.

The AD293/AD294 are available in hermetically sealed 40 pin DIP ceramic packages that insure quality performance, high stability, and high reliability. Input/output pin spacing comply with NEMA (ICS1-111) separation specifications which is necessary for many industrial applications.

## WHERE TO USE THE AD293/AD294

Industrial: In process control systems, high CMV instrumentation and multi-channel computer interface systems, the AD293 provides guaranteed protection against high transient voltages, lethal ground fault currents and high common mode voltages.


Medical: In biomedical and patient monitoring equipment such as ECG recorders, diagnostic systems and blood pressure monitors, the AD294A offers protection from lethal ground fault currents as well as 8 kV peak defibrillator pulse inputs.
Low level signal recording and monitoring is achieved with the AD294A's low input noise ( $10 \mu \mathrm{~V}$ p-p @ $\mathrm{G}=100 \mathrm{~V} / \mathrm{V}$ ) high CMR ( 100 dB min @ 60Hz).
Military: In servo systems and instrumentation the AD293S/883B provides isolation from both ground loops and high common mode voltages.

## DESIGN FEATURES AND USER BENEFITS

Adjustable Gain: Gain can be selected at either the input, output, or both. Thus, circuit response can be tailored to the user's application. The input gain can be selected from 1V/V to $100 \mathrm{~V} / \mathrm{V}$ with a single resistor. The output gain can be selected from $1 \mathrm{~V} / \mathrm{V}$ to $10 \mathrm{~V} / \mathrm{V}$ with or without compensation. The AD293/AD294 provides the user with flexibility for circuit optimization without requiring external active components.
Buffered Output: The AD293/AD294 prevent inaccuracies related to low impedance loads by providing an uncommitted output amplifier capable of supplying $\pm 10 \mathrm{~V} @ 2 \mathrm{~mA}$ min.
Isolated Power: Low level isolated power provides - 13V @ $200 \mu \mathrm{~A}$. This feature permits the AD293/AD294 to enhance system designs by eliminating the need for a separate isolated dc/de converter.

SPECIFICATIONS
(typical @ $+25^{\circ} \mathrm{C}, \& \mathrm{~V}_{\mathrm{S}}=15 \mathrm{~V}$ unless otherwise noted)


## NOTES:

*Specifications same as AD293A
†883B MIL' version to be available in January, 1982.
'Gain temperature drift is specified as a percentage of output signal level
${ }^{2}$ Gain nonlinearity is specified as a percentage of 10 V pk-pk output span
${ }^{3}$ Recommended power supply, ADI Model 904, $\pm 15 \mathrm{~V}$ (a) 50 mA output.
Specifications are subject to change without notice.

Synchronization: Due to their hybrid transformer design and low power operation, RFI levels emitted by the AD293/AD294 are very low. A synchronization terminal is provided for use in high accuracy multi-channel applications. By connecting the synchronization terminals together and driving them with a TTL device, the AD293/AD294 internal oscillators will synchronize and "beat frequency" interference will be eliminated.

High Reliability: The AD293/AD294 are designed specifically to provide highly reliable operation in extremely harsh environments. These devices are available in hermetically sealed ceramic packages which use hybrid techniques and incorporate a revolutionary new hybrid magnetic transformer eliminating traditional wire wound methods. The AD293S/883B is manufactured and tested per MIL-STD-883B having a calculated MTBF of $1,682,369$ hours.

INTERCONNECTIONS AND SHIELDING TECHNIQUE
To preserve the high CMR performance of the AD293/AD294, care must be taken to keep the capacitance balanced about the input terminals. Use twisted shielded cable, for the input signal, to reduce inductive and capacitive pickup. The cable shield should be connected to the common mode signal source and as close as possible to their respective terminal connections so pick-up can be minimized (shown in Figure 1).


NOTES:

1. GAIN RESISTORS $R_{G}, R_{A}$ AND $R_{B}, 1 \% 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ METAL FILM TYPE.
2. INPUT GAIN $=1+\frac{100 k}{\mathbf{R}_{G}} ; R_{G} \geqslant 1 \mathrm{k} ;$ MAX INPUT GAIN $=100 \mathrm{~V} / \mathrm{V}$.
$R_{1}=100 \Omega$ AND $C_{1}=100 \mathrm{pF}$ (OPTIONAL); REQUIRED ONLY FOR
CAPACITIVE LOADS $>1000 \mathrm{pF}$.
3. OUTPUT GAIN $=\frac{\mathbf{R}_{A} \cdot R_{B}}{\mathbf{R}_{\mathbf{B}}} ; 1 \leqslant$ OUTPUT GAIN $\leqslant 10$.
4. $\mathrm{C}_{\mathrm{IF}}=\frac{1}{2 \pi \mathrm{~F}\left(97.5 \times 10^{4}\right)}$ FARADS.
5. $C_{O F}=\frac{1}{2 \pi F\left(10^{5}\right)}$ FARADS.
6. R $_{D}$ IS REQUIRED ONLY FOR THE AD294 TO PROVIDE PROTECTION AGAINST DEFIBRILLATOR PULSES. USE TWO $240 \mathrm{k} \Omega 1 / 2$ WATT RESISTORS . WHEN MOUNTING, PLACE THEM IN SERIES AND AWAY FROM THE PCB.

Figure 1. Basic Isolator Interconnection

## THEORY OF OPERATION

The AD293/AD294 attribute their outstanding performance to the innovation of a hybrid magnetic ceramic transformer T1 (shown in the block diagram of Figure 2). Windings are screened on two ceramic alumina substrates which are placed together separated by a ceramic isolation barrier. Then an E-core is carefully fitted around the substrates to complete the transformer.


5

Figure 2. AD293/AD294 Block Diagram
Incorporating the carrier isolation technique, both power and signals are transferred between the amplifier's input stage and output circuitry via T1. The input signal is filtered and appears at the input of the inverting amplifier A1. This signal is then amplified by A1, with its gain (1V/V to $100 \mathrm{~V} / \mathrm{V}$ ) determined by the value of resistance connected between $\mathrm{R}_{\mathrm{G}}$ and $\mathrm{COM}_{\mathrm{IN}}$. The output of A1 is modulated, carried across the isolation barrier by signal transformer T1, and demodulated. The demodulator output voltage is filtered and then buffered by A2. Output gain ( $1 \mathrm{~V} / \mathrm{V}$ to $10 \mathrm{~V} / \mathrm{V}$ ) and frequency compensation is determined by the value of resistance and capacitance selected between A2's feedback, $\mathrm{V}_{\text {OUT }}$, and COM terminals. The 200 kHz asymmetric square wave power oscillator drives the primary windings of transformer Tl. The secondary windings of Tl then energizes the input power supply and drives both the modulator and demodulator.

## INTERELECTRODE CAPACITANCE AND TERMINAL RATINGS

Capacitance: Interelectrode terminal capacitance effects are developed from stray capacitance that couple the input and output terminals together. The difference shown in Figure 3 between the AD293 and AD294 is a result of the separate transformer designs. Each terminal capacitance is shunted by leakage resistance exceeding $3.4 \times 10^{9} \Omega$.
Terminal Ratings: CMV performance is given in peak pulse and continuous ac or dc peak ratings. Continous peak ratings apply from dc up to the normal full power response frequencies. Figure 3 illustrates the AD293/AD294 ratings between terminals.


Figure 3. Interelectrode Capacitance and Terminal Ratings

## OFFSET AND GAIN TRIM PROCEDURES

The calibration procedure, shown in Figure 4, illustrates the recommended techniques which can be used to minimize output error. In this example, the output span is +10 V to -10 V and gain $=100 \mathrm{~V} / \mathrm{V}\left(\mathrm{G}_{\mathrm{IN}}=10 \mathrm{~V} / \mathrm{V} ; \mathrm{G}_{\text {OUT }}=10 \mathrm{~V} / \mathrm{V}\right)$.


Figure 4. Recommended Offset \& Gain Adjustments

## Offset Adjustment

1. Set $G_{\text {OUT }}=1 V / V$ by disconnecting $R_{B}$ from COM.
2. Apply $\mathrm{E}_{\mathrm{IN}}=0$ volts and adjust $\mathrm{R}_{\mathrm{IN}}$ for $\mathrm{E}_{\mathrm{O}}=0$ volts.
3. Connect $\mathrm{R}_{\mathrm{B}}$ to COM.
4. Adjust $\mathrm{R}_{\mathrm{OUT}}$ for $\mathrm{E}_{\mathrm{O}}=0$ volts.

## Gain Adjustment

5. Set $\mathrm{G}_{\text {Out }}=1 \mathrm{~V} / \mathrm{V}$ by disconnecting $\mathrm{R}_{\mathrm{B}}$ from COM .
6. Apply $\mathrm{E}_{\mathrm{IN}}=+1.000 \mathrm{~V}$ and adjust $\mathrm{R}_{\mathrm{G}}$ for $\mathrm{E}_{\mathrm{O}}=+10.000 \mathrm{~V}$.
7. Connect $\mathrm{R}_{\mathrm{B}}$ to COM .
8. Apply $\mathrm{E}_{\mathrm{IN}}=+0.100 \mathrm{~V}$ and adjust $\mathrm{R}_{\mathrm{G}}$ for $\mathrm{E}_{\mathrm{O}}=+10.000 \mathrm{~V}$.

## LEAKAGE CURRENT LIMITS

The low coupling capacitance between input and output yields a ground leakage current of less than $2 \mu \mathrm{~A} \mathrm{rms}$ of 115 V ac, 60 Hz in the AD293/AD294 which meet standards established by UL STD 544.

For medical applications, the AD294 is designed to improve on patient safety current limits proposed by the F.D.A., U.L., A.A.M.I. and other regulatory agencies.

In patient monitoring equipment, such as ECG recorders, the AD294A will provide adequate isolation without exposing the patient to potentially lethal microshock hazards. With the use of passive components for input protection, this design limits input fault currents even under amplifier failure conditions.

## PERFORMANCE CHARACTERISTICS

Phase vs. Frequency: The phase vs. frequency responses, for the AD293/AD294, is shown in Figure 5. The bandwidth is sufficient for the majority of isolation applications where accurate signal measurements must be made in the presence of noise and high common mode voltages.


Figure 5. Typical AD293/AD294 - Phase vs. Frequency

Common Mode Rejection: Input-to-output CMR is dependent on source impedance imbalance, input signal frequency and amplifier gain. CMR is rated at $115 \mathrm{~V} \mathrm{ac}, 60 \mathrm{~Hz}$ and $1 \mathrm{k} \Omega$ (AD293)/5k $\Omega$ (AD294) source impedance imbalance at a gain of 1V/V. Figure 6 illustrates the CMR vs. frequency characteristics for the AD293/AD294. CMR approaches 144 dB at dc with sources impedance as high as $1 \mathrm{k} \Omega(\mathrm{AD} 293) / 5 \mathrm{k} \Omega$ (AD294).


Figure 6. Typical/AD293/AD294-CMR vs. Frequency
Figure 7 illustrates the effect of source impedance imbalance on CMR performance at 60 Hz for various gain settings. CMR is maintained greater than 60 dB for source imbalances up to $100 \mathrm{k} \Omega$. As shown, increasing isolator gain increases CMR.


Figure 7. Typical AD293/AD294 - CMR vs. Source Impedance

Input Voltage Noise: Voltage noise, referred to input, is dependent on gain and bandwidth as illustrated in Figure 8. RMS voltage noise in a bandwidth from 0.05 Hz to 100 kHz is shown on the horizontal axis. The noise in a bandwidth from 0.05 Hz to 100 Hz is typically $5 \mu \mathrm{~V}$ pk-pk at a gain of $1000 \mathrm{~V} / \mathrm{V}$.


Figure 8. Typical AD293/AD294 - Input Noise vs. Frequency

The peak-to-peak value is derived by multiplying the rms value (a $\mathrm{F}=100 \mathrm{~Hz}(0.75 \mu \mathrm{~V} \mathrm{rms})$ by 6.6 .
For applications requiring improved noise performance, additional low pass filters may be placed at either the input or output sections to selectively roll-off noise and undesired signals beyond the bandwidth of interest.

## Gain Nonlinearity vs. Gain

Figure 9, shows the AD293/AD294 gain nonlinearity vs. gain as a function of output gain. As input gain is increased, gain nonlinearity increases. Although, as output gain is increased to ten, gain nonlinearity decreases.


Figure 9. Typical AD293/AD294 - Gain Nonlinearity vs. Gain as a Function of Output Gain

## Full Power Bandwidth vs. Gain

Figure 10 shows the -3 dB full power bandwidth vs. gain with the input and output gain curves shown separately. As shown, the -3 dB full power bandwidth with gain provided at the input is typically 330 Hz . But with gain provided only at the output, the -3 dB full power bandwidth approaches the small signal bandwidth.


Figure 10. Typical AD293/AD294 - Full Power Bandwidth vs. Gain

## Gain Nonlinearity vs. Output Swing

The gain nonlinearity vs. output swing, for the AD293/AD294, is illustrated in Figure 11. As shown, increasing either the input


Figure 11. Typical AD293/AD294-Gain Nonlinearity vs. .Output Swing
gain or the output swing will cause the gain nonlinearity to increase. Here the input gain is varied from 1V/V to $100 \mathrm{~V} / \mathrm{V}$.

## OPTIMIZING THE AD293/AD294

The AD293/AD294 can be optimized for many applications as shown by the performance charts on the previous page. Gain and filtration can be implemented on both the input and output stages while providing true galvanic isolation. Provisions for an additional two poles of filtration are also available without the addition of external operational amplifiers. Due to their low power consumption and novel transformer design, the beat frequency problem normally associated with adjacent isolation amplifiers is eliminated. A sync terminal is provided for applications where ultra-sensitive circuitry might interpret the isolator carrier frequency.

## SELECTING GAIN

The AD293/AD294 contain both input and output amplifiers (see Figures 1 and 2), the gains of which can be set independently. The selection of a particular combination tailors isolator properties to the application, minimizes errors, and optimizes frequency response.
Nonlinearity is the deviation of response from a straight line. This error arises from slight differences in responses of the input demodulator I and demodulator II, their respective transformer windings responses, and rectification of carrier signal in the input stage due to large signal amplitudes in this section. Hence, linearity is best obtained by raising output gain and lowering input gain.

- Gain errors are deviations in slope from the predicted gain equation. Gain errors are attributable to the difference in gain between demodulators I and II. These errors are quite small, due to the highly predictable and uniform nature of the thickfilm transformer. The gain drift of this portion of gain error is also small. Since this gain error source dominates at unity gain, the unity gain temperature coefficients of these units is very small. As input gain is taken, errors arise due to the inaccuracies of the internal feedback resistor R 8 , and user selected $\mathrm{R}_{\mathrm{G}}$. Failure of these resistors to temperature track introduces a gain TC. R8 is trimmed within $\pm 2 \%$ and has a TC of $\pm 100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. Since the temperature coefficient of R8 is not user controllable, best gain TC at low gains is favored by taking output gain. The output stage also contributes gain error only when gain is taken. Here, both the feedback and gain resistors are user supplied and can be made as accurate as desired.
Offset errors are apparent both in the input stage and in the transformer-output stage combination. Provisions are available to eliminate these initial offset errors at both the input and output stages through trim potentiometers. These errors also have temperature dependence where at unity gain, output offset drift dominates. Taking output gain multiplies output drift by the gain taken. Taking input gain helps dilute output stage offset drift and is recommended where offset drift is to be minimized.
Errors due to small signal and large signal bandwidth limitations can also be optimized in the AD293/AD294. Small signal bandwidth is limited by lack of gain as frequency is raised, a condition caused by the necessity to limit bandwidth internally to preserve stability in the A1, modulator, input demodulator loop. The input stage contains most of the small signal bandwidth limitations thus, taking input gain limits small signal bandwidth (see Figure 10). The demodulators limit slew rate and large signal bandwidth. Apparent slew rate at the isolator output is
multiplied by gain taken in the output stage. With maximum gain taken in the output stage, large signal bandwidth for moderate swings approaches small signal bandwidth (shown in Figure 10). Thus applying input gain, limits bandwidth while output gain enhances it.


## FILTRATION

With the AD293/AD294, the addition of filtration can beimplemented in a number of different configurations without the use of external operational amplifiers. Capacitors can be placed in series with the input or output terminals or configured in combination with the gain setting resistors to tailor performance. An input filter terminal and an output filter terminal are provided for user selectable filtration. Characteristics are determined by the formulas shown in Figure 1.

## REDUCING NORMAL MODE VOLTAGE

A prime isolator function is the rejection of common mode signals. The extremely high input to output resistance of isolators allows excellent rejection of dc common mode voltages. As frequency rises, the small capacitance across the isolation barrier causes an ac common mode current to flow through that barrier, which is proportional to applied common mode voltage, frequency and barrier capacitance. Since the isolation mechanism (transformer Tl ) is more initimately connected to the input low terminal than the input high terminal, the bulk of common
mode current flows through the input low terminal. Any resistance in series with the input source and the input low terminal then develops a normal mode voltage, which may constitute objectionable interference.
An isolator cannot separate normal mode interference from the desired signal without help, but interference can be rejected in several ways.
Conversion of common mode current to normal mode voltage can be reduced by minimizing resistance in the input low lead. In the AD293/AD294 CMR is enhanced and input trimming sacrificed by returning the input signal to pin 2 . With known stable source resistances common mode current to normal mode voltage conversion can also be cancelled as shown in Figure 13.

## ISOLATED INDUSTRIAL APPLICATIONS

As illustrated in Figure 14, the AD293 can be applied where differential signal sources are used such as an isolated strain gauge. With a third wire connected to the common mode potential of that source, a common mode current is forced to flow thorough the third wire and through the isolation barrier; thus, sparing the differential input wires the necessity of conducting the common mode current. In this manner, the isolator is responsive to only the differential inputs while ignoring the passage of common mode currents. Input gain is selected via $\mathrm{R}_{\mathrm{G}}$ and determined by the input gain formula.

## MEDICAL APPLICATIONS

In medical applications, a good connection to the patient, even on the third wire cannot be guaranteed due to electrode resistance to and through the skin. Illustrated in Figure 12 is a medical front end with right leg drive powered by the AD294A. Here the common mode drive amplifier helps force common mode current to flow in the third wire in preference to the differential input wires. The FET input has low noise current to avoid development of voltage noise in the input protection
resistors. These resistors protect the input from defibrillator pulses with the AD294A having the capability of withstanding an 8 kV pulse. The patient is also protected from fault currents due to input component failure. It is necessary to connect the third wire to establish the input common mode level. If not connected the input common mode level, with respect to common of the input section power supplies, will cause the isolator to drift out of its linear range. Layout is also very important, both for common mode rejection and isolation.


Figure 12. Multilead Medical Application Using the AD294A with Right Leg Drive


Figure 13. Improving CMR by Cancellation


ALL 100kI RESISTORS PART OF A RESISTOR NETWORK
Figure 14. Isolated Strain Gauge Using Front End of AD293

## CURRENT LOOP INTERFACE

Illustrated in Figure 15, the AD293 provides an isolated sensor interface that is compatible with standard 4 -to- 20 mA current loops. Here high common mode rejection and high common mode voltage suppression are easily attained with the AD293. The AD293 conditions the 0 V to 10 V input signal and provides a proportional voltage at the isolator's output. Then the circuitry shown converts it into a 4 to 20 mA current, which in turn, may be applied to the loop load $\mathrm{R}_{\mathrm{L}}$.


## TEMPERATURE MEASUREMENT AND COLD JUNCTION COMPENSATION

Illustrated in Figure 16, the AD293 can be used for isolated temperature measurements while providing cold junction compensation. With the circuitry connected as shown, the LM334 must be thermally connected to the cold junction terminal for an accurate temperature measurement to be made of this terminal. The $500 \Omega$ potentiometer will set the gain accuracy while the $100 \Omega$ potentiometer establishes offset trimming. Using this configuration, accurate temperature measurements of the industry's popular J type thermocouple can be made with the AD293 providing the added isolation feature. Gain and filtration can be addressed as required.


Figure 16. Temperature Measurement \& Cold Junction Compensation

## DRIVING CAPACIṪIVE LOADS

For driving capactive loads greater than 1000 pF , compensation should be implemented as shown in Figure 17. Here a 100 pF capacitor and $100 \Omega$ resistor are used to insure that the AD293 output stage remains stable. These components can also be changed to tailor frequency response to the particular application. The $100 \Omega$ resistor isolates the output of the AD293 while the 100 pF provides response lead.


Figure 17. Driving Capacitive Loads

## INCREASING OUTPUT DRIVE CAPABILITY

For applications requiring increased output drive, Figure 18 illustrates a single solution. Here the output voltage of the AD293 is conditioned and applied to the drive circuitry. $\mathrm{R}_{\mathrm{A}}$ will supply the output stage with unity gain as connected. For gain to be added to the output stage, connect $\mathrm{R}_{\mathrm{B}}$ as shown. Output gain will be determined by the output equation previously stated in the specifications. $\mathrm{R}_{\mathrm{O}}$ and $\mathrm{C}_{\mathrm{O}}$ should also be implemented so output stability will be insured. With this output drive circuitry, $200 \Omega$ loads can be easily driven with $\pm 10 \mathrm{~V} @ 50 \mathrm{~mA}$.


Figure 18. Increasing Output Drive Capability

FEATURES<br>Versatile Op Amp Front End: Inverting, Non-Inverting, Differential Applications<br>Low Nonlinearity: 0.025\% max, Model 277K<br>Low Input Offset Voltage Drift: $\mathbf{\gamma} \mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ max, Model 277K<br>Floating Power Supply: $\pm 15 \mathrm{~V}$ dc $@ \pm 15 \mathrm{~mA}$<br>High CMR: 160dB min @ dc<br>High CMV: $3500 V_{\text {rms }}$<br>\section*{APPLICATIONS}<br>Programmable Gain Isolated Amplifier<br>Isolated Power Source and Amplifier for Bridge Measurements Instrumentation Amplifier<br>Instrumentation Grade Process Signal Isolator<br>Current Shunt Measurements

## GENERAL DESCRIPTION

Model 277 is a versatile isolation amplifier which combines a high-performance, uncommitted operational amplifier front end with a precision, isolated output stage and a floating power supply section. This configuration, shown in Figure 1, makes the 277 ideally suited to instrumentation applications where the need for various forms of signal conditioning, high CMV protection and isolated transducer power requirements are encountered.
The input stage is a low drift $\left( \pm 1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right.$ max, model 277 K$)$ differential op amp that may be connected for use in inverting, non-inverting and differential configurations. The circuitry employed around the operational amplifier input stage can be designed by the user to suit each application's particular signal processing needs. A full $\pm 10 \mathrm{~V}$ signal range is available at the output of the front end amplifier.


[^5]

The isolated output stage includes a special modulator/demodulator technique which provides the 277 with 160 dB minimum de common mode rejection between input and output common and an input-to-output CMV rating of $3500 \mathrm{~V}_{\text {rms }}$. When combined with the output stage's low nonlinearity ( $0.05 \%$, models $277 \mathrm{~J} / \mathrm{A}$ and $0.025 \%$ model 277 K ), these high CMR and CMV ratings facilitate accurate measurements in the presence of noisy electrical equipment such as motors and relays. In addition, model 277 A offers a $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ rated operating temperature range. All versions of model 277 have a $\pm 10$ volt output range.
The floating power supply section provides isolated $\pm \mathbf{1 5}$ volt . outputs capable of delivering currents up to $\pm 15 \mathrm{~mA}$. This feature permits model 277 to power transducers and auxiliary isolated circuitry, thereby eliminating the need for a separate isolated de/de converter.
All of the features of the model 277 isolation amplifier are packaged in a compact ( $3^{\prime \prime} \times 2.2^{\prime \prime} \times 0.59^{\prime \prime}$ ) module. As an assurance of high performance reliability, every model 277 is factory tested for CMV rating by application of $3500 \mathrm{~V}_{\text {rms }}$ $( \pm 4900 \mathrm{~V}$ peak) between input and output common terminals for one minute (meets NEMA and CSA requirements for $660 V_{\text {rms }}$ service.) In addition, the 277 has a calculated MTBF of 133,000 hours.


Figure 2. Model 277 Functional Block Diagram

| MODEL | 277] | 277K | 277A |
| :---: | :---: | :---: | :---: |
| INPUT STAGE PERFORMANCE ${ }^{1,2}$ OPEN LOOP GAIN | 106 dB min | * | * |
| INPUT OFFSET VOLTAGE |  |  |  |
| Initial, © $+25^{\circ} \mathrm{C}$ (Adjustable to Zero) | $\pm 1.5 \mathrm{mV}$ max | - | - |
| vs. Temperature |  |  |  |
| Offset Untrimmed | $\pm 5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | - ${ }^{\circ}$ | $\pm 5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
| Offset Trimmed to Zero | $\pm 3 \mu V /^{\circ} \mathrm{C}$ max | $\pm 1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | * |
| vs. Supply Voltage | $\pm 30 \mu \mathrm{~V} / \mathrm{V}$ | - | - |
| vs. Time | $\pm 3.5 \mu \mathrm{~V} / \mathrm{mo}$ | - | - |
| INPUT BIAS CURRENT |  |  |  |
| Initial, © $+25^{\circ} \mathrm{C}$ | $\pm 20 \mathrm{nA}$ max | - | * |
| vs. Temperature | $\pm 50 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ | * | * |
| vs. Supply Voltage | $\pm 100 \mathrm{pA} / \mathrm{V}$ | - | - |
| INPUT DIFFERENCE CURRENT |  | ' |  |
| Initial, © $+\mathbf{2 5}{ }^{\circ} \mathrm{C}$ | $\pm 6 \mathrm{nA}$ | * | - |
| vs. Supply Voltage | $\pm 50 \mathrm{pa} / \mathrm{V}$ | - | * |
| INPUT IMPEDANCE |  |  |  |
| Differential | $4 \mathrm{M} \Omega$ | * | * |
| Common Mode ${ }^{3}$ | $100 \mathrm{M} \Omega \\| 4 \mathrm{pF}$ | * | - |
| INPUT NOISE |  |  |  |
| Voltage, 0.01 Hz to 10 Hz | $1 \mu \mathrm{~V}$ p-p | * | * |
| 10 Hz to 1 kHz | $3 \mu \mathrm{~V}$ rms | * | - |
| Current, 0.01 Hz to 10 Hz | $35 \mathrm{pA} p-\mathrm{p}$ | * | * |
|  |  |  |  |
| Common Mode Voltage ${ }^{3}$ | $\pm 10 \mathrm{~V}$ min | * | * |
| Common Mode Rejection ${ }^{3}, \mathrm{CMV}= \pm 10 \mathrm{~V}, 60 \mathrm{~Hz}$ | 100 dB | - | * |
| Max Safe Differential Voltage | $\pm 13 \mathrm{~V}$ | * | - |
| ISOLATED POWER SUPPLY ${ }^{4}$. |  |  |  |
| Voltage/Current ${ }^{2}$ | $\pm 15 \mathrm{~V}$ (3) $\pm 15 \mathrm{~mA}$ max | - | * |
| Load Regulation (No Load - Full Load) | +0, -6\% | * | - |
| Line Regulation | 1V/V | - | * |
| Ripple, Full Load | 30 mV p-p @ 70kHz | - | - |
| OUTPUT STAGE PERFORMANCE |  |  |  |
| GAIN | 1V/V | * | * |
| Gain Error | $\pm 0.5 \% \text { max }$ | * | * |
| vs. Temperature | $\pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ imax | - | - |
| Nonlinearity, $\pm 10 \mathrm{~V}$ Output | $\pm 0.05 \%$ max | $\pm 0.025 \%$ max | - |
| VOLTAGE RATINGS ${ }^{\text {s }}$ |  |  |  |
|  |  |  |  |
| ac, $60 \mathrm{~Hz}, 1$ Minute | $3500 \mathrm{~V}_{\text {rms }}$ max | * | * |
| Nonrecurring Spike (<1 Second) | $\pm 5000 \mathrm{~V}$ pk max | - | - |
| Peak ac or dc, Continuous | $\pm 2500 \mathrm{~V}$ max | * | * |
| CMR, Output Com/Input Com ${ }^{5}$ |  |  |  |
| de | 160 dB min | * | * |
| 60 Hz | 120 dB min | * | * |
| Leak. Cur., Input/output $115 \mathrm{~V}_{\text {rms }}, 60 \mathrm{~Hz}$ | $1 \mu \mathrm{Arms} \mathrm{max}$ | - | * |
| ISOLATION IMPEDANCE ${ }^{5}$ Input Com/Output Com | $10^{12} \Omega \mid 16 \mathrm{pF}$ | * | * |
| OUTPUT OFFSET VOLTAGE | , |  |  |
| - Initial, @ $+25^{\circ} \mathrm{C}$ (Adjustable to Zero) | $\pm 10 \mathrm{mV}$ max |  |  |
| vs. Temperature | $\pm 100 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $\pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max$ | $\pm 100 \mu \mathrm{~V} f^{\circ} \mathrm{C} \max$ |
| vs. Supply Voltage | $\pm 1 \mathrm{mV} / \mathrm{V}$ | - |  |
| vs. Time | $\pm 100 \mu \mathrm{~V} / \mathrm{mo}$ | * | * |
| FREQUENCY RESPONSE |  |  |  |
| Small Signal, -3dB | 2.5 kHz | * | * |
| Full Power, 20V p-p Ourput | 1.5 kHz | * | * |
| Settling Time $\pm 10 \mathrm{~V}$ Step to $0.1 \%$ | 1 ms | * | * |
| RATED OUTPUT |  |  |  |
| Voltage/Current | $\pm 10 \mathrm{~V} \mathrm{~min} @ \pm 5 \mathrm{~mA} \mathrm{~min}$ | - | * |
| OUTPUT NOISE |  |  |  |
| Voltage, 0.01 Hz to 10 Hz | $7 \mu \mathrm{~V}$ p-p | - | * |
| 10 Hz to 1 kHz | $25 \mu \mathrm{~V} \mathrm{rms}$ | - | - |
| POWER SUPPLY ${ }^{6}$ |  |  |  |
| Voltage, Rated Performance | $\pm 15 \mathrm{~V}$ de | * | * |
| Voltage, Operating | $\pm(14$ to 16$) \mathrm{V}$ dc | * | * |
| Current, Quiescent | $+35,-5 \mathrm{~mA}$ | * | * |
| TEMPERATURE RANGE |  |  |  |
| Rated Performance | 0 to $+70^{\circ} \mathrm{C}$ | * | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Operating | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * |  |
| Storage | $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * | - |
| CASE SIZE | $3.0^{\prime \prime} \times 2.2^{\prime \prime} \times 0.59^{\prime \prime}$ | * : | * |

## NOTES:

${ }^{1}$ Current drawn from INPUT FEEDBACK terminal must be $<5 \mathrm{~mA}$.
${ }^{2}$ Total current drawn from IN FEEDBACK and either $+\mathrm{V}_{\text {ISO }}$ or $-\mathrm{V}_{\text {ISO }}$ must be $<15 \mathrm{~mA}$.
${ }^{3}$ Input common mode specifications are measured at + IN and -IN terminals with respect to INPUT COM.
${ }^{4}$ Protected for momentary shorts to IN COM.
${ }^{1}$ 'Isolation specifications are measured at INPUT COM with respect to OUT COM and PWR COM.
${ }^{6}$ Recommended power supply, ADI model $904, \ldots 15 \mathrm{~V} @ \pm 50 \mathrm{~mA}$.
-Specifications same as model 277].
Specifications subject to change without notice.

## FEATURES

High CMV Isolation: $\pm 5000 \mathrm{~V}$ pk, 10 ms Pulse; $\pm 2500 \mathrm{~V}$ dc Continuous
High CMR: 110 dB min with $5 \mathrm{k} \Omega$ Imbalance
Low Nonlinearity: 0.05\% @ 10V pk-pk Output
High Gain Stability: $\pm 0.0075 \% /^{\circ} \mathrm{C}, \pm 0.001 \% / 1000$ hours
Low Input Offset Voltage Drift: $10 \mu \mathrm{~V} /{ }^{\rho} \mathrm{C}, \mathrm{G}=100 \mathrm{~V} / \mathrm{V}$ (Model 286,
Resistor Programmed Gain: 1 to $10 \mathrm{~V} / \mathrm{V}$ (284J)
1 to $100 \mathrm{~V} / \mathrm{V}$ (286J)
Isolated Power Supply: $\pm 8.5 \mathrm{~V}$ dc $@ \pm 5 \mathrm{~mA}$ (284J)
$\pm 15 \mathrm{~V} \mathrm{dc} @ \pm 15 \mathrm{~mA}(286 \mathrm{~J})$
Meets IEEE Std 472: Transient Protection (SWC)
Meets UL Std 544 Leakage @ 115 V ac, 60 Hz :
$2.0 \mu \mathrm{~A} \max$ (284J)
$2.5 \mu \mathrm{~A}$ max (286J)

## APPLICATIONS

## Fetal Heartbeat Monitoring <br> Multi-Channel ECG Recording <br> Ground Loop Elimination in Industrial and Process Control High Voltage Protection in Data Acquisition Systems 4-20mA Isolated Current Loop Receiver

## GENERAL DESCRIPTION

The models 284 J , 286J are low cost, high performance isolation amplifiers designed for high CMV isolation and low leakage in biomedical, industrial and data acquisition systems. Using modulation techniques with reliable transformer isolation, the models $284 \mathrm{~J}, 286 \mathrm{~J}$ protect both patients and ultrasensitive equipment from high CMV transients up to $\pm 5000 \mathrm{~V}$ pk ( 10 ms pulse) or 2500 V de continuous, high CMR of 110 dB ( $5 \mathrm{k} \Omega$ imbalance) and feature maximum leakage current of less than $3 \mu \mathrm{Arms}$, @ $115 \mathrm{~V} \mathrm{ac}, 60 \mathrm{~Hz}$ (inputs to power common).
The model 284J is a self-contained isolation amplifier for single channel applications. For multi-channel applications, the model 286 J combined with an external synchronizing oscillator such as the model 281 may be used; up to 16 model 286 J amplifiers can be driven from 1 model 281 oscillator. Additional channels may be obtained by configuring an unlimited number of 284 J s with several ganged 281 oscillators.
Both models also provide resistor-programmable gain of 1 to $10 \mathrm{~V} / \mathrm{V}(284 \mathrm{~J}$ ) or 1 to $100 \mathrm{~V} / \mathrm{V}$ (286J), high gain stability of $0.0075 \% /{ }^{\circ} \mathrm{C}$, low nonlinearity of $0.05 \%$ @ 10 V pk-pk output and isolated power supply outputs of $\pm 15 \mathrm{~V}$ dc @ $\pm 15 \mathrm{~mA}$ ( 286 J ) or $\pm 8.5 \mathrm{~V} \mathrm{dc}$ @ $\pm 5 \mathrm{~mA}$ ( 284 J ).
WHERE TO USE MODELS 284J, 286J
Industrial Applications: In data acquisition systems, computer interface systems, process signal isolators and high CMV instrumentation, models 284 J , 286J offer complete galvanic isolation and protection against damage from transients and fault voltages. High level transducer interface capability is afforded

with model 286 J 's 20 V pk-pk or model 284 J 's 10 V pk-pk input signal range at a gain of $1 \mathrm{~V} / \mathrm{V}$ operation. In portable field designs, single supply, wide range operation ( +8 V to +16 V ) offers simple battery operation.
Medical Applications: In biomedical and patient monitoring equipment such as multi-channel VCG, ECG, and polygraph recorders, models 284 J , 286J offer protection from lethal ground fault currents as well as 5 kV defibrillator pulse inputs. Low level bioelectric signal recording is achieved with low input noise ( $8 \mu \mathrm{~V}$ pk-pk @ $\mathrm{G}=\max$ gain) and high CMR ( $110 \mathrm{~dB}, \min @ 60 \mathrm{~Hz}$ ).

## DESIGN FEATURES AND USER BENEFITS

High Reliability: Models 284J, 286J are conservatively designed, compact modules, capable of reliable operation in harsh environments. Models 284J, 286J have calculated MTBF of over 390,000 hours and are designed to meet MIL-STD202E environmental testing as well as the IEEE Standard for Transient Voltage Protection (472-1974: Surge Withstand Capability). As an additional assurance of reliability, every model 284 J and 286 J is factory tested for CMV and input ratings by application of $5 \mathrm{kV} \mathrm{pk}, 10 \mathrm{~ms}$ pulses, between input terminals as well as input/output terminals.
Isolated Power Supply: Dual regulated supplies, completely isolated from the input power terminals ( $\pm 2500 \mathrm{~V}$ dc isolation), provides the capability to excite floating signal conditioners, front end buffer amplifiers as well as remote transducers such as thermistors or bridges.
Adjustable Gain: A single external resistor enables gain adjustment from $1 \mathrm{~V} / \mathrm{V}$ to $100 \mathrm{~V} / \mathrm{V}(286 \mathrm{~J})$ or $1 \mathrm{~V} / \mathrm{V}$ to $10 \mathrm{~V} / \mathrm{V}(284 \mathrm{~J})$ providing the flexibility of applying models $284 \mathrm{~J}, 286 \mathrm{~J}$ in both high-level transducer interfacing as well as low-level sensor measurements.

## SPECIFICATIONS

(typical @ $+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{S}=+15 \mathrm{~V}$ dc unless otherwise noted)


Figure 2. Block Diagram - Model 286J

## Understanding the Isolation Amplifier Performance

## INTERCONNECTION AND GUARDING TECHNIQUES

 Models 284J, 286J can be applied directly to achieve rated performance as shown in Figures 3 and 4. To preserve the high

NOTE 1. GAIN RESISTOR, $R_{i}, 1 \%, 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ METAL FILM TYPE IS RECOMMENDED.
FOR GAIN $=1 V / V$ LEAVE TERMINAL 2 OPEN.
FOR GAIN $=10 V \dot{N}$, SHORT TERMINAL 2 TO TERMINAL 1
GAIN $=1+\frac{100 \mathrm{k} \Omega}{10.7 \mathrm{k} \Omega+\mathrm{R}_{\mathrm{i}}(\mathrm{k} \Omega)}$
NOTE 2. GUARD RESISTOR, RG, REQUIRED ONLY FOR CMV $> \pm 2500 \mathrm{~V}_{P K}\left( \pm 5 \mathrm{k} \mathrm{V}_{\mathrm{PK}}\right.$ MAX) $\mathrm{R}_{G}$ MAY BE MOUNTED ON AC 1049 MOUNTING SOCKET USING STANDOFF PROVIDED. (USE \% WATT. 5\%, CARBON COMPOSITION TYPE; ALLEN BRADLEY RECOMMENDED).
NOTE 3. OUTPUT FILTER CAPACITOR, C. SELECT TO ROLLOFF NOISE
NOTE 4. $\mathrm{R} 2 \sim 200 \Omega, \mathrm{G}=1 ; \mathrm{R} 2 \sim 2 \mathrm{k} \Omega, \mathrm{G}>1$
Figure 3. Model 284J Basic Isolator Interconnection


Figure 4. Model 286J Basic Isolator Interconnection


Figure 5. Model 286J Optional Connection: Offset Voltage Trim Adjust, Bandwidth (-3dB) Rolloff and Gain Adjust (G>100V/V)

CMR performance, care must be taken to keep the capacitance balanced about the input terminals. A shield should be provided on the printed circuit board under model 284 J or 286 J . The GUARD (Pin 6) should be connected to this shield. The guard-shield is provided with the mounting socket. To reduce effective cable capacitance, cable shield should be connected to the common mode signal source by connecting the shield as close as possible to the signal low.

Offset Voltage Trim Adjust: The trim adjust circuits shown in Figures 3 and 5 can be used to zero the output offset voltage over the specified gain range. The output terminals, HI OUT and LO OUT, can be floated with respect to PWR COM up to $\pm 50 \mathrm{~V}_{\mathrm{pk}} \max$, offering three-port isolation. A $0.1 \mu \mathrm{~F}$ capacitor is required from LO OUT to PWR COM whenever the output terminals are floated with respect to PWR COM. LO OUT can be connected directly to PWR COM when output offset trimming is not required.

## INTERELECTRODE CAPACITANCE, TERMINAL RATINGS AND LEAKAGE CURRENTS LIMITS

Capacitance: Interelectrode terminal capacitance arising from stray coupling capacitance effects between the input terminals and the signal output terminals are each shunted by leakage resistance values exceeding $50 \mathrm{kM} \Omega$. Figures 6 and 8 illustrate the CMR ratings at 60 Hz and $5 \mathrm{k} \Omega$ source imbalance between signal input/output terminals, along with their respective capacitance.


Figure 6. Model 284J
Terminal Capacitance and CMR Ratings

-When guard tied to infut common mode source
Figure 8. Model 286 J Terminal Capacitance and CMR Ratings


Figure 7. Model $284 J$ Terminal Ratings
rminal Ratings: CMV performance is given in both peak pulse and continuous ac or de peak ratings. Pulse ratings are intended to support defibrillator and other transient voltages. Continuous peak ratings apply from dc up to the normal full power response frequencies. Figures 7 and 9 and Table 1 illustrate models $284 \mathrm{~J}, 286 \mathrm{~J}$ ratings between terminals.

| SYMBOL | RATING | REMARKS |
| :--- | :--- | :--- |
| V1 (pulse) | $\pm 6500 \mathrm{~V}_{\mathrm{PK}}(10 \mathrm{~ms})$ | Withstand Voltage, Defibrillator |
| V1 (cont.) | $\pm 240 \mathrm{~V}_{\mathrm{RMS}}$ | Withstand Voltage, Steady State |
| V2 (pulse) | $\pm 2500 \mathrm{~V}_{\mathrm{PK}}(10 \mathrm{~ms}) \mathrm{R}_{\mathrm{G}}=0$ | Transient |
| V2 (pulse) | $\pm 5000 \mathrm{~V}_{\mathrm{PK}}(10 \mathrm{~ms}) \mathrm{R}_{\mathrm{G}}=510 \mathrm{k} \Omega$ | Isolation, Defibrillator |
| V2 (cont.) | $\pm 2500 \mathrm{~V}_{\mathrm{PK}}$ | Isolation, Steady State |
| V3 (cont.) | $\pm 50 \mathrm{~V}_{\mathrm{PK}}$ | Isolation, dc |
| Z 1 | $50 \mathrm{kM} \Omega \\| 20 \mathrm{pF}$ | Isolation Impedance |
| I (286J) | $50 \mu \mathrm{~A} \mathrm{rms}$ | Input Fault Limit, de to 200 kHz |
| $\mathrm{I}(284 \mathrm{~J}$ | $35 \mu \mathrm{~A} \mathrm{rms}$ | Input Fault Limit, de to 60 kHz |

Table 1. Isolation Ratings Between Terminals

Leakage Current Limits: The low coupling capacitance between inputs and output yields a ground leakage current of less than $2.0 \mu \mathrm{~A} \mathrm{rms}(284 \mathrm{~J})$ and $2.5 \mu \mathrm{~A}$ rms (286J) at $115 \mathrm{~V} \mathrm{ac}, 60 \mathrm{~Hz}$ (or $0.02 \mu \mathrm{~A} / \mathrm{V} \mathrm{ac}$ ). As shown in Figures 10 and 11, the transformer coupled modulator signal, through stray coupling, also creates an internally generated leakage current. Line frequency leakage current levels are unaffected by the power on or off condition of models $284 \mathrm{~J}, 286 \mathrm{~J}$.
For medical applications, models 284J and 286J are designed to improve on patient safety current limits proposed by F.D.A., U.L., A.A.M.I. and other regulatory agencies (e.g., model 286J complies with leakage requirements for the Underwriters Laboratory STANDARD FOR SAFETY, MEDICAL AND DENTAL EQUIPMENT as established under UL544 for type A and B patient connected equipment - reference Leakage Current, paragraph 27.5).
In patient monitoring equipment, such as ECG recorders, models 284J, 286J will provide adequate isolation without exposing the patient to potentially lethal microshock hazards. Using passive components for input protection, this design limits input fault currents even under amplifier failure conditions.


Figure10. Model 284J Leakage Current Performance from Line Induced and Internally Generated (Modulator) Operating Conditions


Figure 11. Model 286J Leakage Current Performance from Line Induced and Internally Generated (Modulator) Operating Conditions

GAIN AND OFFSET TRIM PROCEDURE, MODEL 284J

1. Apply $e_{I N}=0$ volts and adjust $R_{O}$ for $e_{O}=0$ volts.
2. Apply $\mathrm{e}_{\mathrm{IN}}=+1.000 \mathrm{~V} \mathrm{dc}$ and adjust $\mathrm{R}_{\mathrm{G}}$ for $\mathrm{e}_{\mathrm{O}}=+5.000 \mathrm{~V}$ dc.
3. Apply $\mathrm{e}_{\text {IN }}=-1.000 \mathrm{~V}$ dc and measure the output error (see curve a).
4. Adjust $\mathrm{R}_{\mathrm{G}}$ until the output error is one half that measured in step 3 (see curve b).
5. Apply $\mathrm{e}_{\mathrm{IN}}=+1.000 \mathrm{~V}$ de and adjust $\mathrm{R}_{\mathrm{O}}$ until the output error is one half that measured in step 4 (see curve c).



Figure 12. Gain and Offset Adjustment
GAIN AND OFFSET TRIM PROCEDURE, MODEL 286J
In applying the isolation amplifier, highest accuracy is achieved by adjustment of gain and offset voltage to minimize the peak error encountered over the selected output voltage span. The following procedure illustrates a calibration technique which can be used to minimize output error. In this example, the output span is +5 V to -5 V and operation at Gain $=10 \mathrm{~V} / \mathrm{V}$ is desired.

1. Apply $\mathrm{e}_{\mathrm{IN}}=0$ volts and adjust $\mathrm{R}_{\mathrm{O}}$ for $\mathrm{e}_{\mathrm{O}}=0$ volts.
2. Apply $\mathrm{e}_{\mathrm{IN}}=+0.500 \mathrm{~V} \mathrm{dc}$ and adjust $\mathrm{R}_{\mathrm{G}}$ for $\mathrm{e}_{\mathrm{O}}=+5.000 \mathrm{~V} \mathrm{dc}$.
3. Apply $e_{\text {IN }}=-0.500 \mathrm{Vdc}$ and measure the output error (see curve a).
4. Adjust $\mathrm{R}_{\mathrm{G}}$ until the output error is one half that measured in step 3 (see curve b).
5. Apply +0.500 V dc and adjust $\mathrm{R}_{\mathrm{O}}$ until the output error is one half that measured in step 4 (see curve c).



Figure 13. Gain and Offset Adjustment


Figure 14. Model 284 J Common Mode Rejection vs. Frequency


Figure 15. Model 286J Common Mode Rejection vs. Frequency


Figure 16. Model 284J Common Mode Rejection vs. Source Impedance Imbalance


Figure 17. Model 286J Common Mode Rejection vs. Source Impedance Imbalance


Figure 18. Model 284J Input Voltage Noise vs. Bandwidth


Figure 19. Model 286J Input Voltage Noise vs. Bandwidth


Figure 20. Model 284J Input Offset Voltage Drift vs. Gain


Figure 21. Model 286J Input Offset Voltage Drift vs. Gain

## Applying the Multi-Channel Isolation Amplifier



Figure 22. Model 286J Gain Nonlinearity vs. Output Voltage REFERENCE EXCITATION OSCILLATOR*
When applying model 286J, the user has the option of building a low cost 100 kHz excitation oscillator, as shown in Figure 23, or purchasing a module from Analog Devices - model 281.


NOTES:

1. FREQ ADJUST: ADJUST TRIM POT FOR OUTPUT FREQUENCY OF $100 \mathrm{kHz} \pm 5 \%$, 2. FOR SLAVE OPERATION, REMOVE JUMPER FROM SYNC OUT AND SYNC IN PINS.

Figure 23. Model 281 100kHz Oscillator - Logic and Interconnection Diagram

The block diagram of model 281 is shown in Figure 24. An internal +12 V dc regulator is provided to permit the user the option of operating over two, pin selectable, power input ranges; terminal 6 offers a range of +14 V dc to +28 V dc; terminal 7 offers an input range of +8 V dc to +14 V dc.

-LEAVE TERMINAL 6 OPEN, WHEN POWER IS APPLIED TO TERMINAL 7.
Figure 24. Model 281 Block Diagram
Model 281 oscillator is capable of driving up to 16 model 286Js as shown in Figure 25. An additional model 281 may be driven in a slave-mode, as shown in Figure 26 to expand the total system channels from 16 to 32 . By adding additional model 281 's in this manner, systems of over 1000 channels may be easily configured.
*CAUTION:

ESD(Electro-static-discharge) sensitive device. Permanent damage may occur on unconnected devices subjected to high-energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

## EXTERNAL OSCILLATOR INTERCONNECTION



Figure 25. Model 281/286 Connection for Driving from 1 to 16 /solators


Figure 26. Model 281/286 Connection for Driving > 16 Isolators

## SPECIFICATIONS

(typical @ $+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{S}=+15 \mathrm{~V}$ dc unless otherwise noted)

| MODEL | 281* |
| :---: | :---: |
| OUTPUT |  |
| Frequency | $100 \mathrm{kHz} \pm 5 \%$ |
| Waveform | Squarewave |
| Voltage ( $\phi$ and $\bar{\phi}$ terminals) | 0 to +12 V pk |
| Fan-Out ${ }^{1,2}$ | 16 max |
| POWER SUPPLY RANGE ${ }^{3}$ |  |
| High Input, Pin 6 | $+(14$ to 28$) \mathrm{V} \mathrm{dc}$ |
| Quiescent Current, N.L. | $+5 \mathrm{~mA}$ |
| F.L. | $+16 \mathrm{~mA}$ |
| Low $\operatorname{lnput,~Pin~} 7$ | +(8 to 14$) \mathrm{V}$ dc |
| Quiescent Current, N.L. | $+12 \mathrm{~mA}$ |
| F.L. | $+33 \mathrm{~mA}$ |
| TEMPERATURE |  |
| Rated Performance | 0 to $+70^{\circ} \mathrm{C}$ |
| Storage | $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MECHANICAL |  |
| Case Size | $1.44^{\prime \prime} \times 0.6^{\prime \prime} \times 0.49^{\prime \prime}$ |
| Weight | 10 grams |

${ }^{1}$ Model 286J oscillator drive input represents unity oscillator load.
${ }^{2}$ For applications requiring more than 16 286Js, additional 281 s may be used in a master/slave mode. Refer to Figure 26.
${ }^{3}$ Full load consists of 16 model 286 Js and 281 oscillator slave. Specifications subject to change without notice.

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


MATING SOCKET: Cinch \#16 DIP or Equivalent


FEATURES<br>Low Nonlinearity: $\pm 0.012 \%$ max (289L)<br>Frequency Response: $(-3 \mathrm{~dB}) \mathrm{dc}$ to 20 kHz (Full Power) dc to 5 kHz<br>Gain Adjustable 1 to 100V/V, Single Resistor 3-Port Isolation: $\mathbf{\pm 2 5 0 0 V}$ CMV Isolation Input/Output Low Gain Drift: $\pm 0.005 \%{ }^{\circ} \mathrm{C}$ max<br>Floating Power Output: $\pm 15 \mathrm{~V} @ \pm 5 \mathrm{~mA}$<br>120dB CMR at 60Hz: Fully Shielded Input Stage<br>Meets UL Std. 544 Leakage: $2 \mu \mathrm{~A}$ rms max, @ 115V ac, 60 Hz<br>APPLICATIONS<br>Multi-Channel Data Acquisition Systems<br>Current Shunt Measurements<br>Process Signal Isolator<br>High Voltage Instrumentation Amplifier<br>SCR Motor Control

## GENERAL DESCRIPTION

Model 289 is a wideband, accurate, low cost isolation amplifier designed for instrumentation and industrial applications. Three accuracy selections are available offering guaranteed gain nonlinearity error at 10 V p-p output: $\pm 0.012 \%$ max ( 289 L ), $\pm 0.025 \% \max (289 \mathrm{~K}), \pm 0.05 \% \max$ ( 289 J ). All versions of the 289 provide a small signal frequency response from dc to $20 \mathrm{kHz}(-3 \mathrm{~dB})$ and a large signal response from dc to 5 kHz (full power) at a gain of $1 \mathrm{~V} / \mathrm{V}$. This new design offers true 3 -port isolation, $\pm 2500 \mathrm{~V}$ dc between inputs and outputs (or power inputs), as well as 240 V rms between power supply inputs and signal outputs. Using carrier modulation techniques with transformer isolation, model 289 interrupts ground loops and leakage paths and minimizes the effect of high voltage transients. It provides 120 dB Common Mode Rejection between input and output common. The high CMV and CMR ratings of the model 289 facilitate accurate measurements in the presence of noisy electrical equipment such as motors and relays.
WHERE TO USE THE MODEL 289
The model 289 is designed to interface single and multichannel data acquisition systems with de sensors such as thermocouples, strain gauges and other low level signals in harsh industrial environments. Providing high accuracy with complete galvanic isolation, and protection from line transients of fault voltages, model 289's performance is suitable for applications such as process controllers, current loop receivers, weighing systems, high CMV instrumentation and computer interface systems.

Use the model 289 when data must be acquired from floating transducers in computerized process control systems. The photograph above shows a typical multichannel application allowing potential differences or interrupting ground loops, among transducers, or between transducers and local ground.


DESIGN FEATURES AND USER BENEFITS
Isolated Power: The floating power supply section provides isolated $\pm 15 \mathrm{~V}$ outputs @ $\pm 5 \mathrm{~mA}$. Isolated power is regulated to within $\pm 5 \%$. This feature permits model 289 to excite floating signal conditioners, front-end buffer amplifiers and remote transducers such as thermistors or bridges, eliminating the need for a separate isolated dc/dc converter.
Adjustable Gain: A single external resistor adjusts the model 289's gain from 1V/V to $100 \mathrm{~V} / \mathrm{V}$ for applications in high and low level transducer interfacing.
Synchronized: The model 289 provides a synchronization terminal for use in multichannel applications. Connecting the synchronization terminals of model 289s synchronizes their internal oscillators, thereby eliminating the problem of oscillator "beat frequency" interference that sometimes occurs when isolation amplifiers are closely mounted.
Internal Voltage Regulator: Improves power supply rejection and helps prevent carrier oscillator spikes from being broadcast via the isolator power terminal to the rest of the system. Buffered Output: Prevents gain errors when an isolation amplifier is followed by a resistive load of low impedance. Model 289 can drive a $2 \mathrm{k} \Omega$ load.
Three-Port Isolation: Provides true galvanic isolation between input, output and power supply ports. Eliminates need for power supply and output ports being returned through a common terminal.
Reliability: Model 289 is conservatively designed to be capable of reliable operation in harsh environments. Model 289 has a calculated MTBF of 271,835 hours. In addition, the model 289 meets UL Std. 544 leakage, $2 \mu \mathrm{~A}$ rms @ 115 V ac, 60 Hz .
(typical @ $+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{S}}=+14.4 \mathrm{~V}$ to +25 V dc unless otherwise noted)



NOTE:
GAIN RESISTOR RG. 1* 50 pom $/{ }^{\circ} \mathrm{C}$ METAL FILM TYPE IS RECOMMENDED.
FOR GAIN $=1 V V N$ LEAVE PIN 4 OPEN
FOR GANN $\operatorname{FOR}$ IVNN, CONNECT GAIN RESISTOR $\left(R_{G}\right)$ BETWEEN PIN 4 AND PIN 1 GAIN $=1+\frac{10 k \Omega}{R_{G}(k \Omega)}$

Figure 1. Basic Isolator Interconnection

## THEORY OF OPERATION

The remarkable performance of the model 289 is derived from the carrier isolation technique used to transfer both signal and power between the amplifier's input stage and the rest of the circuitry. A block diagram is shown in Figure 2.


Figure 2. Model 289 Block Diagram
The input signal is filtered and appears at the input of the noninverting amplifier, A1. This signal is amplified by A1, with its gain determined by the value of resistance connected externally between the gain terminal and the input common terminal. The output of A1 is modulated, carried across the isolation barrier by signal transformer T1, and demodulated. The demodulated voltage is filtered, amplified and buffered by amplifier A2, and applied to the output terminal. The voltage applied to the $\mathrm{V}_{\mathrm{S}}$ terminal is set by the regulator to +12 V which powers the 100 kHz symmetrical square wave power oscillator. The oscillator drives the primary winding of transformer T2. The secondary windings of T2 energize both input and output power supplies, and drives both the modulator and demodulator.

## INTERELECTRODE CAPACITANCE AND TERMINAL RATINGS

Capacitance: Interelectrode terminal capacitance, arising from stray coupling capacitance effects between the input terminals and the signal output terminals, are each shunted by leakage resistance values exceeding $50 \mathrm{G} \Omega$. Figure 3 illustrates model 289's capacitance, between terminals.


Figure 3. Model 289 Terminal Capacitance


Figure 4. Model 289 Terminal Ratings

Terminal Ratings: CMV performance is given in both peak pulse and continuous ac, or dc peak ratings. Continuous peak ratings apply from dc up to the normal full power response frequencies. Figure 4 illustrates model 289 ratings between terminals.

## GAIN AND OFFSET TRIM PROCEDURE

The following procedure illustrates a calibration technique which can be used to minimize output error. In this example, the output span is +5 V to -5 V and Gain $=10 \mathrm{~V} / \mathrm{V}$.

1. Apply $\mathrm{E}_{\mathrm{IN}}=0$ volts and adjust $\mathrm{R}_{\mathrm{O}}$ for $\mathrm{E}_{\mathrm{O}}=0$ volts.
2. Apply $\mathrm{E}_{\mathrm{IN}}=+0.500 \mathrm{~V} d c$ and adjust $\mathrm{R}_{\mathrm{G}}$ for $\mathrm{E}_{\mathrm{O}}=$ +5.000 V dc .
3. Apply $\mathrm{E}_{\mathrm{IN}}=-0.500 \mathrm{~V} \mathrm{dc}$ and measure the output error (see curve a).
4. Adjust $\mathrm{R}_{\mathrm{G}}$ until the output error is one-half that measured in step 3 (see curve b).
5. Apply +0.500 V dc and adjust $\mathrm{R}_{\mathrm{O}}$ until the output error is one-half that measured in step 4 (see curve c).



Figure 5a. Recommended Offset and Gain Adjustment for Gains > 1


Figure 5b. Recommended Offset Adjustment for $G=1 \mathrm{~V} / \mathrm{V}$

PERFORMANCE CHARACTERISTICS


Figure 6. Typical 289 Phase vs. Frequency


Figure 7. Typical 289 Common Mode Rejection vs. Source Impedance


Figure 8. Typical Input Voltage Noise vs. Bandwidth


Figure 9. Typical Gain Nonlinearity vs. Output Swing


Figure 10. Typical Gain Nonlinearity vs. Gain


Figure 11. Typical Common Mode Rejection vs. Frequency at a Gain of $1 \mathrm{~V} / \mathrm{V}, \mathrm{CMR}$ is typically $6 d B$ Lower than at a Gain of $100 \mathrm{~V} / \mathrm{N}$

## MULTICHANNEL APPLICATIONS

Isolation amplifiers containing internal oscillators may exhibit a slowly varying offset voltage at the output when used in multichannel applications. This offset voltage is the result of adjacent internal oscillators beating together. For example, if two adjacent isolation amplifiers have oscillator frequencies of 100.0 kHz and 100.1 kHz respectively, a portion of the difference frequency may appear as a slowly varying output offset voltage error. Model 289 eliminates this problem by offering a synchronization terminal (pin 8). When this terminal is interconnected with other model 289 synchronization terminals, the units are synchronized. Alternately, one or more units may be synchronized to an external $100 \mathrm{kHz} \pm 2 \%$ squarewave generator by the connection of synchronization termi$\mathrm{al}(\mathrm{s})$ to that generator. The generator output should be $2.5 \mathrm{~V}-5.0 \mathrm{~V} \mathrm{p}-\mathrm{p}$ with $1 \mathrm{k} \Omega$ source impedance to each unit. Use an external oscillator when you need to sync to an external 100 kHz source, such as a sub-multiple of a microprocessor clock. A differential line driver, such as SN75158, can be used to drive large clusters of model 289. When using the synchronization pin, keep leads as short as possible and do not use shielded wire. These precautions are necessary to avoid capacitance from the synchronization terminal to other points. It should be noted that units synchronized must share the same power common to ensure a return path.

FEATURES<br>Low Cost<br>Multichannel Capability Using External Oscillator (292A)<br>Isolated Power Supply: $\pm 13 \mathrm{~V}$ dc $@ \pm 5 \mathrm{~mA}(290 \mathrm{~A})$ or $\pm 15 \mathrm{~mA}$ (292A)<br>Low Nonlinearity: 0.1\% @ 10V pk-pk Output<br>High Gain Stability: 0.001\%/1000 Hours; $0.01 \% /{ }^{\circ} \mathrm{C}$<br>Small Size: $1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.62^{\prime \prime}$<br>Low Input Offset Voltage Drift: $10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ (Gain $=100 \mathrm{~V} / \mathrm{V}$ )<br>Wide Input/Output Dynamic Range: 20V pk-pk<br>High CMV Isolation: 1500 V dc, Continuous<br>Wide Gain Range: 1 to 100V/V

## APPLICATIONS

Ground Loop Elimination in Industrial and Process Control High Voltage Protection in Data Acquisition Systems Off-Ground Signal Measurements

## GENERAL DESCRIPTION

Models 290A and 292A are low cost, compact, isolation amplifiers that are optimized for single and multichannel industrial applications, respectively. The model 290A has a self-contained oscillator and is intended for single channel applications. A single external synchronizing oscillator can drive up to 16 model 292As or, a virtually limitless number of model 292As can be configured using multiple oscillators. The user can supply the external oscillator circuit or specify model 281 oscillator module, which includes a voltage regulator for operation over a wide single supply voltage range of +8 V to +28 V .
Models 290A and 292A design features include: adjustable gain, from 1 to $100 \mathrm{~V} / \mathrm{V}$, dual isolated power, $\pm 13 \mathrm{~V} \mathrm{dc}, \pm 1500 \mathrm{~V}$ dc off ground isolation, 100 dB minimum CMR at $60 \mathrm{~Hz}, 1 \mathrm{k} \Omega$ source imbalance, in a compact $1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.6^{\prime \prime}$ module. Models 290A and 292A achieve low input noise of $1 \mu \mathrm{~V}$ pk-pk ( 10 Hz bandwidth, $\mathrm{G}=100 \mathrm{~V} / \mathrm{V}$ ), nonlinearity of $\pm 0.1 \%$ @ 10 V pk-pk output, and an input/output dynamic range of 20 V pk-pk.
Using modulation techniques with reliable transformer isolation, models 290A and 292A will interrupt ground loops, leakage paths, and voltage transients, while providing dc to 2 kHz ( -3 dB ) response.

## WHERE TO USE MODELS 290A AND 292A

Industrial Applications: In data acquisition systems, computer interface systems, process signal isolators and high CMV instrumentation, models 290A and 292A offer complete galvanic isolation and protection against damage from transients and fault voltages. High level transducer interface capability is afforded

with 20 V pk-pk input signal range at a gain of $1 \mathrm{~V} / \mathrm{V}$ operation. In portable single or multichannel designs, single power supply operation ( +8 V to +16 V ) enables battery operation.

## DESIGN FEATURES AND USER BENEFITS

Isolated Power: Dual $\pm 13 \mathrm{~V}$ dc output, completely isolated from the input power terminals ( $\pm 1500 \mathrm{~V}$ dc isolation), provides the capability to excite floating signal conditioners, front end buffer amplifiers and remote transducers such as thermistors or bridges.

Adjustable Gain: Models 290A and 292A adjustable gain offers compatibility with a wide class of input signals, A single external resistor enables gain adjustment from $1 \mathrm{~V} / \mathrm{V}$ to $100 \mathrm{~V} / \mathrm{V}$ providing flexibility in both high level transducer interfacing as well as low level sensor measurement applications.

Floating, Guarded Front-End: The input stage of models 290A and 292A can directly accept floating differential signals or it may be configured as a high performance instrumentation front-end to accept signals having CMV with respect to input power common.

High Reliability: Models 290A and 292A are conservatively designed, compact modules, capable of reliable operation in harsh environments. They have a calculated MTBF of over 400,000 hours and are designed to meet MIL-STD-202E environmental testing as well as the IEEE Standard for Transient Voltage Protection (472-1974: Surge Withstand Capability).

${ }^{1}$ Gain temperature drift is specified as a percentage of output signal level.
${ }^{2}$ Gain nonlinearity is specified as a percentage of 10 V pk-pk output span.
${ }^{3}$ These specs apply for a 20 V pk-pk output span.
${ }^{4}$ Do not load $\mathrm{V}_{\text {iSO }}$ when operating at output spans greater than 10 V pk-pk.
Specifications subject to change without notice.

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


Figure 1. Block Diagram - Models 290A and 292A


Figure 2. Model 290A and 292A Terminal Ratings

| Symbol | Rating | Remarks |
| :---: | :---: | :---: |
| $\mathrm{V}_{1}$ | $\pm 110 \mathrm{~V}$ rms (cont.) | Withstand Voltage, Steady State |
| $\mathrm{V}_{2}$ | $\pm 1000 \mathrm{~V} \mathrm{pk}$ (cont.) | Isolation, Steady State, ac |
| $\mathrm{V}_{2}$ | $\pm 1500 \mathrm{~V} \mathrm{pk}$ (cont.) | Isolation, Steady State, dc |
| $\mathrm{V}_{2}$ | $\pm 1500 \mathrm{~V}$ rms (1 min) | Isolation, ac, 60 Hz |
| $\mathrm{V}_{3}$ | $\pm 50 \mathrm{~V} \mathrm{pk}$ (cont.) | Isolation, dc |
| $\mathrm{z}_{1}$ | ${ }_{50 G}$ S $\\|$ \| 20 pF | Isolation Impedance |

## CAUTION:

ESD(Electro-static-discharge) sensitive device. Permanent damage may occur on unconnected devices subjected to high-energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



Figure 3. Transducer - Amplifier Interface

## GAIN AND OFFSET TRIM PROCEDURE

In applying the isolation amplifier, highest accuracy is achieved by adjustment of gain and offset voltage to minimize the peak error encountered over the selected output voltage span. The following procedure illustrates a calibration technique which can be used to minimize output error. In this example, the output span is +5 V to -5 V and operation at Gain $=10 \mathrm{~V} / \mathrm{V}$ is desired.

1. Apply $\mathrm{E}_{\mathrm{IN}}=0$ volts and adjust $\mathrm{R}_{\mathrm{O}}$ for $\mathrm{E}_{\mathrm{O}}=0$ volts.
2. Apply $\mathrm{E}_{\mathrm{IN}}=+0.5 \mathrm{~V} \mathrm{dc}$ and adjust $\mathrm{R}_{\mathrm{G}}$ for $\mathrm{E}_{\mathrm{O}}=+5.0 \mathrm{~V}$ dc.
3. Apply $\mathrm{E}_{\mathrm{IN}}=-0.5 \mathrm{~V} \mathrm{dc}$ and measure the output error (see curve a).
4. Adjust $\mathrm{R}_{\mathrm{G}}$ until the output error is one half that measured in step 3 (see curve b).
5. Apply +0.5 V dc and adjust $\mathrm{R}_{\mathrm{O}}$ until the output error is one half that measured in step 4 (see curve c).



GAIN RESISTOR, $\mathrm{R}_{\mathrm{i}}, 1 \%, 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ METAL FILM TYPE IS RECOMMENDED.
GAIN RESISTOR, $\mathrm{R}_{i}, 1 \%, 50 \mathrm{ppm}$.
FOR GAIN $=1 V / V$. LEAVE TERMINAL 2 OPEN.
FOR GAIN $=100 \mathrm{~V} / \mathrm{V}$. SHORT TERMINAL. 2 TO TERMINAL 1
GAIN $=1+\frac{100 \mathrm{k} \Omega}{1 \mathrm{k} \Omega+R_{i}(\mathrm{k} \Omega)}$
OUTPUT FILTER, $10 \mathrm{k} \Omega$ RESISTOR AND CAPACITOR, C. SELECT C TO ROLL OFF NOISE AND OUTPUT RIPPLE:

$$
f=(-3 d B)=\frac{1}{2 \pi C(11 k \Omega)}
$$



Figure 5. Selecting Bandwidth with a 3-Pole 5 Hz Active Filter for Improved 60Hz Noise Reduction (typ 150dB @ 60 Hz and $1 \mathrm{k} \Omega$ Imbalance)

## PERFORMANCE CHARACTERISTICS



Figure 6. Typical Common Mode Rejection vs. Frequency


Figure 7. Typical Common Mode Rejection vs. Source Impedance Imbalance


Figure 8. Typical Gain Nonlinearity vs. Output Voltage

Figure 4. Gain and Offset Adjustment


Figure 9. Typical Input Voltage Noise vs. Bandwidth Input Offset Voltage Drift: Total input drift is composed of two sources, input and output stage drifts and is gain dependent. The curve of Figure 10 illustrates total input drift over the gain range of 1 to $100 \mathrm{~V} / \mathrm{V}$.


Figure 10. Typical Input Offset Voltage Drift vs. Gain REFERENCE EXCITATION OSCILLATOR, MODEL 281 When applying model 292A, the user has the option of building a low cost 100 kHz excitation oscillator, as shown in Figure 11, or purchasing a module from Analog Devices-model 281.


NOTES: 2. FOR SLAVE OPERAIION. REMOVE JUMPER FROM SYNC OUT AND SYNC IN PINS.
3. USE CERAMIC CAPACITOR. 'COG OR "NPO"CHARACTERISTIC. 3. USE CERAMIC CAPACITOR. "COG OR NPO CHARACTERISTIC.

Figure 11. 100 kHz Oscillator Interconnection Diagram The block diagram of model 281 is shown in Figure 12. An internal +12 V dc regulator is provided to permit the user the option of operating over two, pin selectable, power input ranges; terminal 6 offers a range of +14 V dc to +28 V dc; terminal 7 offers an input range of +8 V dc to +14 V dc.

-Leave terminal 6 open, when power is applied to terminal 7.
Figure 12. Model 281 Block Diagram

Model 281 oscillator is capable of driving up to 16 model 292As. As shown in Figure 13, an additional model 281 may be driven in a slave-mode to expand the total system channels from 16 to 32 . By adding additional model 281s in this manner, systems of over 1000 channels may be easily configured.


Figure 13. External Oscillator Interconnection

## SPECIFICATIONS

(typical @ $+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}$ dc unless otherwise noted)

| MODEL | 281 |
| :---: | :---: |
| OUTPUT |  |
| Frequency | $100 \mathrm{kHz} \pm 5 \%$ |
| Waveform | Squarewave |
|  | 0 to +12 V pk |
| $\text { Fan-Out }{ }^{1,2}$ | 16 max |
| POWER SUPPLY RANGE ${ }^{3}$ |  |
| High lnput, Pin 6 | +(14 to 28$) \mathrm{V}$ dc |
| Quiescent Current, N.L. | , +5 mA |
| F.L. | $+16 \mathrm{~mA}$ |
| Low Input, Pin 7 | +(8 to 14)V dc |
| Quiescent Current, N.L. | $+12 \mathrm{~mA}$ |
| F.L. | $+33 \mathrm{~mA}$ |
| TEMPERATURE |  |
| Rated Performance | 0 to $+70^{\circ} \mathrm{C}$ |
| Storage | $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

${ }^{1}$ Model 292A oscillator drive input represents unity oscillator load.
${ }^{2}$ For applications requiring more than 16 292As, additional 281 s may
be used in a master/slave mode. Refer to Figure 13.
${ }^{3}$ Full load consists of 16 model 292As and 281 oscillator slave.
Specifications subject to change without notice.
See Caution note on specifications table.
OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


PIN TERMINAL IDENTIFICATION


MATING SOCKET: CINCH \#16 DIP OR EQUIVALENT

## Anulog Multipliers/Dividers

## Contents

Selection Guide ..... 6-3
General Information and Definitions of Specifications ..... 6-4
429A/B Wideband 4-Quadrant Multiplier ..... 6-7
433J/B Multifunction Device: $\mathrm{Y}(\mathrm{Z} / \mathrm{X})^{\mathrm{m}}$ ..... 6-11
436A/B Highest-Accuracy Internally Trimmed 2-Quadrant Divider ..... 6-15

# Selection Guide Analog Multipliers/Dividers 

In this Selection Guide, multiplier/divider products are partitioned into four categ

1. General-purpose devices capable of optimization as multipliers or dividers
2. Internally trimmed devices optimized as multipliers
3. Internally trimmed devices optimized as dividers
4. Multifunction devices

Complete and detailed specifications, descriptions, and application information can be found in the data sheets. General information and definitions of important specifications can be found in the following pages. $\dagger$ Specifications are typical at rated supply voltage and load, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless noted otherwise.

## 1. GENERAL-PURPOSE EXTERNALLY TRIMMED DEVICES

| 1. GENERAL-P | Characteristics | Vol I |
| :--- | :--- | :--- |
| Type | Vol II |  |
| AD $533 \mathrm{~J} / \mathrm{K} / \mathrm{L} / \mathrm{S}$ | Lowest cost general-purpose 4-quadrant multiplier, external trim to $0.5 \%$ | $6-17$ |
|  | max total error $(\mathrm{L})$ |  |

## 2. INTERNALLY TRIMMED MULTIPLIERS

| Type | Characteristics |  |  |
| :---: | :---: | :---: | :---: |
| AD532J/K/S | General-purpose 4-quadrant multiplier, differential inputs, standard pinouts, internally trimmed to $1.0 \%$ max total error ( K ), $0.04 \% /{ }^{\circ} \mathrm{C} \max (\mathrm{S})$ | 6-11 | - |
| Model 429A/B | Wide-bandwidth 4-quadrant multiplier, full-power response to 2 MHz min , slewing rate $120 \mathrm{~V} / \mu \mathrm{s} \mathrm{min},-3 \mathrm{~dB}$ bandwidth 10 MHz , small-signal, $1 \%$ settling-time 500 ns ; pretrimmed to $0.5 \%$ max error (B) | 6-37 | 6-7 |
| AD534J/K/L/S/T | High-accuracy internally trimmed 4 -quadrant multiplier featuring $0.25 \%$ max total error (L), low noise ( $90 \mu \mathrm{~V}$. rms, $10 \mathrm{~Hz}-10 \mathrm{kHz}$ ), and versatile differential input configuration. | 6-21 | - |
| AD539J/S | Wideband low distortion dual-channel 2-quadrant log/linear multiplier, signal bandwidth 35 MHz | 6-35 | - |

## 3. INTERNALLY TRIMMED DIVIDERS

Type
Model 436A/B

AD535J/K\#

## Characteristics

## 4. MULTIFUNCTION DEVICES

Type
Model 433J/B

High-accuracy 2-quadrant divider-only, pretrimmed to $0.25 \%$ max error ( $B$, denominator $\left[V_{\mathbf{x}}\right]$ range from $+0.1 V$ to $+10 \mathrm{~V}\left[\left|\mathrm{~V}_{\mathbf{z}}\right| \leqslant\left|\mathrm{V}_{\mathbf{x}}\right|\right]$ ), $2 \%$ max error over temperature (B), $1 \%$ max error 0 to $+70^{\circ} \mathrm{C}$.
2-quadrant divider, pretrimmed for $0.5 \%$ max total error ( K version) 6-29 for $10: 1$ denominator range. Differential inputs permit choice of denominator range. Differential inputs permit choice of denominator polarity.

Characteristics
Programmable multifunction device, $\mathrm{Y}(\mathrm{Z} / \mathrm{X})^{\mathrm{m}}\left(10 \mathrm{~V} / \mathrm{E}_{\mathrm{REF}}\right)$, one $\quad$ 6-39 $\quad 6-11$

- 6-15
quadrant, $m$ adjustable from 0.2 to 5 , max division error 25 mV ( $\mathrm{B}, \mathrm{V}_{\mathrm{z}}$ from 0.01 V to $10 \mathrm{~V}, \mathrm{~V}_{\mathrm{x}}$ from 0.1 V to $10 \mathrm{~V}, \mathrm{~V}_{\mathrm{z}} \leqslant \mathrm{V}_{\mathrm{x}}$ ), $1 \%$ max over temperature.

[^6]
## Orientation

## Anulog Multipliers/Dividers

The devices catalogued in this section are high-performance modules that accept analog voltages and multiply, divide, square, and/or square-root them, depending on device properties and connections. As the Selection Guide indicates, a variety of additional devices performing comparable functions using IC technologies may be found in Volume I.
Multiplication For two inputs, $\mathbf{V}_{\mathbf{x}}$ and $\mathrm{V}_{\mathbf{y}}$, a multiplier will provide the output, $\mathrm{E}_{\text {out }}=\mathrm{V}_{\mathrm{x}} \mathrm{V}_{\mathrm{y}} / \mathrm{E}_{\text {ref }}$, where $\mathrm{E}_{\text {ref }}$ is a dimensional constant, usually of 10 V nominal value. If $\mathrm{E}_{\text {ref }}=10 \mathrm{~V}$, $\mathrm{E}_{\text {out }}=10 \mathrm{~V}$ when $\mathrm{V}_{\mathrm{x}}$ and $\mathrm{V}_{\mathrm{y}}$ are 10 V . Multipliers are used for modulation and demodulation, fixed and variable remote gain adjustment, power measurement, and mathematical operations in analog computing, curve fitting, and linearizing.
If the inputs may be of either positive or negative polarity, and the output polarity is in a correct relationship for multiplication, the device is called a "four-quadrant" multiplier, reflecting the 4 quadrants of the $\mathrm{X}-\mathrm{Y}$ plane.
Squaring If $\mathrm{V}_{\mathrm{x}}=\mathrm{V}_{\mathrm{y}}=\mathrm{V}_{\mathrm{in}}$, a multiplier's output will be $\mathrm{V}_{\text {in }}{ }^{2} / \mathrm{E}_{\text {ref }}$. A four-quadrant multiplier, used as a squarer, will have an output that is positive, whether $\mathrm{V}_{\text {in }}$ is positive or negative. Squarers are useful in frequency doubling, power measurement of constant loads, and mathematical operations.
Division For a numerator input, $\mathrm{V}_{\mathbf{z}}$, and a denominator input, $\mathrm{V}_{\mathbf{x}}$, an analog divider will provide the output, $E_{\text {out }}=E_{\text {ref }}\left(V_{z} / V_{x}\right)$. If $E_{\text {ref }}=10 \mathrm{~V}, E_{\text {out }}$ will be 10 V or less for $V_{\mathbf{z}} \leqslant \mathrm{V}_{\mathbf{x}} . \mathrm{V}_{\mathbf{x}}$ is of a single polarity and will net provide meaningful results if it approaches zero too closely. If $V_{z}$ may be of either positive or negative polarity, the device is described as a "two-quadrant" divider, and the output will reflect the polarity of $\mathrm{V}_{\mathbf{z}}$. Analog dividers are used to compute ratios-such as efficiency, attenuation, or gain; they are also used for fixed and variable remote gain adjustment, ratiometric measurements, and for mathematical operations in analog computing.
Square rooting For a numerator input, $\mathrm{V}_{\mathrm{in}}$, and a denominator input, $\mathrm{E}_{\mathrm{o}}$ (the output fed back to the denominator input), the output of a divider is $E_{o}=E_{\text {ref }}\left(V_{\text {in }} / E_{o}\right)$; hence $E_{o}=\sqrt{E_{\text {ref }} V_{\text {in }}}$. A square-rooter works in one quadrant; some devices require external diode circuitry to prevent latchup if the input polarity changes, even momentarily. Square roots are used in vector and rms computation, to linearize flowmeters, and for mathematical operations in analog computing.

## CHOOSING A MULTIPLIER, DIVIDER, etc.

A number of devices are listed here, differing in internal architecutre, external functional configuration, and performance specifications. Most have essentially fixed references; the model 433 is a multifunction device that performs the onequadrant operation, $\mathrm{E}_{\mathrm{o}}=\mathrm{V}_{\mathrm{z}}\left(\mathrm{V}_{\mathrm{y}} / \mathrm{V}_{\mathrm{x}}\right) \mathrm{m}$, where m is an exponent adjustable from $1 / 5$ to 5 . With one exception (model 436 precision 2 -quadrant divider), all of the devices listed here can be used for any of the functions defined above.
Considerable information on these functions, the nature of
devices to perform them, and extensive discussions of their applications can be found in two publications available from Analog Devices. ${ }^{1,2}$ A wealth of information is also to be found in the data sheets for the individual devices, published in this section. In addition to the products listed here, a number of popular earlier products are still available; data sheets are available upon request.
Internal Architecture All of the devices in this section rely on the logarithmic properties of silicon P-N junctions. With the exception of models 433 and 436, the circuit employed is basically like that of the "Gilbert cell" (its 4-quadrant-multiplying circuitry and performance are described in (1) and (2), with further references to original sources). The input voltages are converted to currents, the currents are multiplied together and divided by a reference, and the net output current, $\mathrm{I}_{\mathrm{x}} \mathrm{I}_{\mathbf{y}} / \mathrm{I}_{\text {ref }}$, is converted to voltage by feedback around the output amplifier. The feedback terminals are available as inputs for applications involving division.


Basic 4-Quadrant Variable-Transconductance Multiplier Circuit

$$
I_{0}=\left(I_{3}+I_{5}\right)-\left(I_{4}+I_{6}\right)=\frac{2 V_{x} V_{y}}{I R_{x} R_{y}} .
$$



Functional Block Diagram of Model 433
In multifunction devices like Model 433, the feedback currents of the input op amps are used to develop logarithmic

[^7]voltages across transistor base-emitter junctions; these voltages are summed and differenced and produce an exponential current proportional to $\mathrm{V}_{\mathbf{y}} \mathrm{V}_{\mathbf{z}} / \mathrm{V}_{\mathrm{x}}$ via another transistor junction in the input path of the output amplifier. Thus, the output voltage is proportional to $\mathrm{V}_{\mathbf{y}} \mathrm{V}_{\mathbf{z}} / \mathrm{V}_{\mathbf{x}}$; an internally generated reference voltage is available as a fixed reference for the odd input in two-variable operations. In the 433 , the internal emittervoltage difference proportional to $\log \left(\mathrm{V}_{\mathbf{z}} / \mathrm{V}_{\mathrm{x}}\right)$ can be amplified or attenuated by the appropriate connection of a resistive attenuator with an attenuation ratio, m ; since the antilog of $\mathrm{m}\left(\log \mathrm{V}_{\mathbf{z}} / \mathrm{V}_{\mathbf{x}}\right)$ is $\left(\mathrm{V}_{\mathbf{z}} / \mathrm{V}_{\mathbf{x}}\right)^{\mathrm{m}}$, the output of the 433 is proportional to $\mathrm{V}_{\mathrm{y}}\left(\mathrm{V}_{\mathrm{z}} / \mathrm{V}_{\mathrm{x}}\right)^{\mathrm{m}}$. In the model 436 divider, the inputs are scaled and linearly combined, before the log-antilog computation takes place; the result is that the numerator (of $\mathrm{V}_{\mathrm{z}} / \mathrm{V}_{\mathrm{x}}$ ) may have positive or negative values. The 436 circuit is optimized and trimmed for performance as a dedicated divider; it has a fixed reference.
External functional configuration As noted earlier, with the exception of the model 436 dedicated divider, all of the devices listed here can be used for multiplication, division, squaring, and/or square-rooting (MDSSR), by the appropriate connection of external jumpers. Performance of pretrimmed devices is optimized in specified modes of operation. The data sheets show how devices are connected for the various modes of operation; where appropriate, the trim circuits and procedures for optimizing performance are provided.
Technologies The devices described in these two volumes are either monolithic integrated circuits or high-performance modules. For any application, the user will evaluate a device on the basis of its performance in the desired mode(s). The modules in Volume II provide the highest performance: speed (model 429), accuracy as a divider (436), and accuracy in multifunction applications (433). On the other hand, the ICs in Volume I provide economy of cost and space, and the availability of "mil-temp" range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) versions. The pretrimmed IC's (AD534, AD535 and AD532) use laser trimming of thin-film-on-silicon chips at the wafer stage and buried-Zener reference circuitry, as well as thermally balanced input stages and "core" circuitry, for overall maximum errors to $0.25 \%$, and linearities as yet unmatched in the industry.
Performance Multiplier performance, specifications and test circuitry are described in great detail in the NONLINEAR CIRCUITS HANDBOOK. Here is a brief digest of the factors relating to low-frequency performance.
In theory, a multiplier has an output which is ideally the product of two input variables, X and Y , divided by the 10 V scaling voltage. However, the practical multiplier is subject to various offset errors and nonlinearities, which must be accounted for in its application. This discussion is intended to assist the designer in understanding and interpreting multiplier and divider specifications and obtaining insight into device performance.
In practice (see the figure), the multiplier may be considered
as having two parts, one ( $M$ ) contains the input circuitry and the multiplying cell; the other is the gain-conditioning op amp, A.


## Functional Block Diagram of Typical Multiplier/Divider

Also summed at the op-amp input is the feedback variable, Z . In multiplication, $\mathbf{Z}$ is connected to the output circuit. In division, Z and X are the inputs, and Y is connected to the output. The figure shows a model used for considering errors. $\mathrm{X}_{\mathbf{0}}$ and $\mathrm{Y}_{\mathrm{O}}$ are input offset voltages, $\mathrm{Z}_{0}$ is the offset-referred-to-the-input of the output amplifier, and $\mathrm{F}\left(\mathrm{X}^{\prime}, \mathrm{Y}^{\prime}\right)$ is the nonlinearity, viewed as the departure from the ideal multiplication, $\frac{\mathrm{X}^{\prime} \mathrm{Y}^{\prime}}{10 \mathrm{R}}$. The output equation, including the errors is of the form

$$
\begin{aligned}
& E_{0}=\frac{X Y}{10 B} \pm\left[\frac{X_{0} Y}{10 B} \pm \frac{X Y_{0}}{10 B} \quad \pm \quad Z_{0}+f(X, Y)\right] \\
& \text { Product } \underbrace{\mathrm{X}_{\text {offset }}}_{\begin{array}{c}
\text { Linear } \\
\text { " } \mathrm{Y} \text { " }
\end{array}} \mathbf{Y}_{\text {Offset }} \\
& \begin{array}{ll}
\begin{array}{l}
\text { Output } \\
\text { offset }
\end{array} & \begin{array}{l}
\text { Nonlinearity } \\
\text { and feedthrough }
\end{array}
\end{array}
\end{aligned}
$$

The errors are included in the bracketed term, except for gain error, which is the departure of " B ", the gain-error term, from its nominal value of unity. The effects of input offsets (called "linear feedthrough") can be set to zero by applying external input biases, the output offset can be set to zero by biasing the output amplifier, and the gain can be externally calibrated by adjusting the reference or the feedback resistance. The remaining departure from the ideal output for any combination of input values is the irreducible linearity error, or nonlinearity, a function of $X$ and $Y$ that differs from device to device and, with temperature, within a given device. The component of nonlinearity for $\mathrm{X}=0$ is called " Y feedthrough" and for $Y=0$, it is called " $X$ feedthrough".
The "total error" specification includes the effects of all these errors. Although a guide to performance, it may produce an excessively conservative design in some applications. For example, output offset is not important if the output is to be capacitively coupled or the initial offset is nulled. Gain error is not important if system gain is to be adjusted elsewhere in the system or if gain is not a critical factor in system performance. If frequent calibration of offset and scale-factor errors is available (e.g., in a "smart" instrument, via software) non-
linearity becomes the limiting parameter. In such cases, improvements in predicted error can be achieved by using the approximate linearity equation:

$$
f(X, Y) \cong\left|V_{x}\right| \epsilon_{X}+\left|V_{y}\right| \epsilon_{y}
$$

were $\epsilon_{\mathrm{x}}$ and $\epsilon_{\mathrm{y}}$ are the specified fractional linearity errors (\%/100) and $\mathrm{V}_{\mathrm{x}}$ and $\mathrm{V}_{\mathrm{y}}$ are the input signals.
When multipliers are fed back for use in division applications, it is important to recognize that maximum multiplication errors are increased approximately in proportion to the inverse of the denominator voltage $\left(10 \mathrm{~V} / \mathrm{V}_{\mathrm{x}}\right)$, and bandwidth is decreased in proportion to denominator voltage. Pretrimmed multipliers used in such applications, with wide dynamic range of $X$ (e.g., 10:1), will always benefit greatly by the trimming of offsets, especially $Z_{0}$ (affects offsets) and $X_{0}$ (affects gain), for small values of $\mathbf{X}$.

## DEFINITIONS OF SPECIFICATIONS*

Accuracy is defined in terms of total error of the multiplier at room temperature and constant nominal supply voltage. Total error includes the sum of the effects of input and output dc offsets, nonlinearity, and feedthrough. Temperature dependence and supply-voltage effects are specified separately.
Scale Factor The scale-factor error (or gain error) is the difference between the average scale factor and the ideal scale factor (e.g., ( 10 V$)^{-1}$ ). It is expressed in percent of the output signal. Temperature dependence is specified.

Output Offset refers to the offset voltage at the output-amplifier stage. This offset is usually minimized at manufacture and can be trimmed where high accuracy is desired. Output offset vs. temperature is also specified.

Linearity Error or Nonlinearity is the maximum difference between actual and "best-straight-line" theoretical output, for all pairs of input values, expressed as a percentage of full scale, with all other dc errors nulled. It is the irreducible minimum error. It is usually expressed in terms of X and Y nonlinearity, with the named input swinging over its full-scale range and the other input at ( $\pm$ ) 10 V . Y nonlinearity is considerably less than X nonlinearity in "Gilbert-cell" multipliers. This specification includes nonlinear feedthrough.
$X$ or $Y$ Feedthrough is the signal at the output for any value of X or Y input in the rated range, when the other input is zero. It has two components, a linear one, corresponding to an input offset at the zero input, which can be trimmed out (but can drift and has a temperature specification), and a nonlinear one, which is irreducible. Feedthrough is usually specified at one frequency $(50 \mathrm{~Hz})$ for a 20 V p-p sine wave input. It increases with frequency, and plots of typical feedthrough vs. frequency are provided on multiplier data sheets.
Noise is specified and measured with both inputs at zero signal and zero impedance (i.e., shorted). For low-frequency applications, filtering the output of the multiplier may improve smallsignal resolution significantly.

Dynamic Parameters include: small-signal bandwidth, fullpower response, slew(ing) rate, small-signal amplitude error, and settling time.

Small-signal bandwidth is the frequency at which the output is down 3 dB from its low-frequency value (i.e., by about 30\%) for a nominal output amplitude of $10 \%$ of full scale.

Full-power response is the maximum frequency at which the multiplier can produce full-scale voltage into its rated load without noticeable distortion.

Slew(ing) rate is the maximum rate of change of output voltage for the product of a full-scale dc voltage and a fullscale step input.

Small-signal amplitude error is defined in relation to the frequency at which the amplitude response, or scale factor, is in error by $1 \%$, measured with a small ( $10 \%$ of full-scale) signal.

Settling time, for the product of a $\pm 10 \mathrm{~V}$ step and 10 Vdc , is the total length of time the output takes to respond to an input change and stay within some specified error band of its final value. Settling time cannot be accurately predicted from any other dynamic specifications; it is specified in terms of a prescribed measurement.

Vector error is the most-sensitive measure of dynamic error. It is usually specified in terms of the frequency at which a phase error of 0.01 radians $\left(0.57^{\circ}\right)$ occurs.

[^8]
## FEATURES:

1.0\%/0.5\% Accuracy without Trimming (429A/B)
Low Drift to $1.0 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ max
Wideband -10 MHz
$0.2 \%$ Nonlinearity max (429B)
External Amplifiers not Required
MTBF: 169, 268 Hours
APPLICATIONS:
Fast Divider
Modulation and Demodulation
Phase Detection
Instrumentation Calculations
Analog Computer Functions
Adaptive Process Control
Trigonometric Computations

## GENERAL DESCRIPTION

The model 429, an extremely fast multiplier/divider, should be considered if bandwidth, temperature coefficient, or accuracy are critical parameters. Based on the transconductance principle to achieve high speed, the model 429 offers a unique combination of features, those being $1 / 2 \%$ max error (429B) and 10 MHz small signal bandwidth.
Both models 429A and 429B are internally trimmed achieving max errors of $1.0 \%$ and $0.5 \%$ respectively. By fine trimming the offset and feedthrough with external trim potentiometers typical performance may be improved to $0.5 \%$ for the 429A and $0.2 \%$ for the 429B.
In addition to high accuracy and high bandwidth, the model 429 offers exceptionally good stability for changes in ambient temperature. Model 429B is $100 \%$ temperature tested in order to guarantee an overall accuracy temperature coefficient of only $0.04 \% /{ }^{\circ} \mathrm{C}$ max. Additionally, offset drift is held to only $1 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ max. To satisfy OEM requirements of low cost, the 429 uses transconductance principles with the latest design techniques and components to achieve guaranteed performance at. competitive prices.

## MULTIPLICATION ACCURACY

Multiplication accuracy is generally specified as a percentage of full scale output. This implies that error is independent of signal level. However, for signal levels less than $2 / 3$ of full scale, error tends to decrease roughly in proportion to the input signal. A good approximation of error behavior is:
$\mathrm{f}(\mathrm{X}, \mathrm{Y}) \cong|\mathrm{X}| \epsilon_{\mathrm{X}}+|\mathrm{Y}| \epsilon_{\mathrm{y}}$, where $\epsilon_{\mathrm{X}}$ and $\epsilon_{\mathrm{y}}$ are the fractional nonlinearities specified for the X and Y inputs

EXAMPLE: For model 429A, $\epsilon_{\mathrm{x}}=0.5 \%, \epsilon_{\mathrm{y}}=0.3 \%$. What maximum error can one expect for $x=5 \mathrm{~V}, \mathrm{y}=1 \mathrm{~V}$, providing

the offset is zeroed out? Can one get less by interchanging inputs?

1. Nominal output is $X Y / 10=(5)(1) / 10=500 \mathrm{mV}$
2. Expected error is $(5)(0.5 \%)+(1)(0.3 \%)=$ $28 \mathrm{mV}, 5.6 \%$ of output ( $0.28 \%$ of F.S.)
3. Interchanging inputs (1) $(0.5 \%)+(5)(0.3 \%)=$ $20 \mathrm{mV}, 4.0 \%$ of output ( $0.20 \%$ of F.S.)
Compare this with the overly conservative error predicted by the overall $1 \%$ of full scale specification: 100 mV , or $20 \%$ of output.

## FREQUENCY RELATED SPECIFICATIONS

Accuracy, and its components, feedthrough, linearity, gain, (and phase shift) are frequency dependent. Feedthrough is constant up to 100 kHz for the $Y$ input, and up to 400 kHz for the X input. Beyond these frequencies it rises at approximately a 6 dB /octave rate due to distributed capacitive coupling. A plot of typical feedthrough vs. frequency is shown in Figure 1. For this measurement one input is driven with a 20 V p-p sine wave while the other input is grounded and the feedthrough is measured at the output. This error will decrease roughly in proportion to the input signal, and will also vary with temperature (about $0.01 \% /{ }^{\circ} \mathrm{C}$ of the nonzero input). Low frequency feedthrough error can be further reduced from the internally trimmed limits by the use of optional external potentiometers.
Nonlinearity likewise increases with frequency at a 6 dB / octave rate above the break frequency. With the Y input driven at 10 V p-p, and the X input anywhere between $\pm 10 \mathrm{~V}$ dc, the break frequency is 25 kHz . For corresponding X input conditions, the break occurs at 60 kHz . Figure 2 is a plot of the typical nonlinearity vs. frequency for the model 429.

| MODEL | 429A | 429B |
| :---: | :---: | :---: |
| MULTIPLICATION |  |  |
| CHARACTERISTICS |  |  |
| Output Function | XY/10 | * |
| Error, with Internal Trim, at $+25^{\circ} \mathrm{C}$ | $\pm 1 \%$ max | $\pm 0.5 \%$ max |
| Error, with External Trim, at $+25^{\circ} \mathrm{C}$ | $\pm 0.7 \%$ | $\pm 0.3 \%$ |
| Avg. vs. Temp ( $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) | $\pm 0.05 \% /{ }^{\circ} \mathrm{C}$ | $\pm 0.04 \%{ }^{\circ} \mathrm{C}$ max |
| Avg vs. Supply | $\pm 0.05 \% / \%$ | * |
| SCALE FACTOR |  |  |
| Initial Error at $+25^{\circ} \mathrm{C}$ | $0.5 \%$ | 0.25\% |
| Avg vs. Temp ( $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) | $0.03 \% /{ }^{\circ} \mathrm{C}$ | 0.02\% $/{ }^{\circ} \mathrm{C}$ |
| Avg vs. Supply | 0.03\%/\% | * |
| OUTPUT OFFSET |  |  |
| Initial at $+25^{\circ} \mathrm{C}$ (Adjustable to Zero) | $\pm 20 \mathrm{mV}$ max | $\pm 10 \mathrm{mV} \max$ |
| Avg vs. Temp $\left(-25^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ | $\pm 2 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ | $\pm 1 \mathrm{mV} /{ }^{\circ} \mathrm{C} \text { max }$ |
| Avg vs. Supply | $\pm 1 \mathrm{mV} / \%$ | * |
| NONLINEARITY |  |  |
| $X$ Input |  |  |
| ( $\mathrm{X}=20 \mathrm{~V} \mathrm{p}-\mathrm{p} 50 \mathrm{~Hz}, \mathrm{Y}= \pm 10 \mathrm{~V}$ ) | 0.5\% max | 0.2\% max |
| Y Input |  |  |
| ( $\mathrm{Y}=20 \mathrm{~V} \mathrm{p}-\mathrm{p} 50 \mathrm{~Hz}, \mathrm{X}= \pm 10 \mathrm{~V}$ ) | 0.3\% max | 0.2\% max |
| FEEDTHROUGH |  |  |
| $\mathrm{X}=0, \mathrm{Y}=20 \mathrm{~V} \mathrm{p}-\mathrm{p}, 50 \mathrm{~Hz}$ | 50 mV p-p, max | 20mV p-p, max |
| With External Trim | 16 mV p-p | 10 mV p-p |
| $\mathrm{Y}=0, \mathrm{X}=20 \mathrm{~V} \mathrm{p}-\mathrm{p}, 50 \mathrm{~Hz}$ | 100 mV p-p, max | 30 mV p-p, max |
| With External Trim | 50 mV p-p | 20mV p-p |
| BANDWIDTH |  |  |
| -3dB | 10 MHz | * |
| Full Power Response | 2 MHz min | * |
| Slew Rate | $120 \mathrm{~V} / \mu \mathrm{s} \mathrm{min}$ | * |
| 1\% Amplitude Error | 300 kHz min | * |
| 1\% Vector Error (0.57 ${ }^{\circ}$ ) | 50 kHz min | * |
| Differential Phase Shift ( $\theta_{\mathrm{x}}-\theta_{\mathrm{y}}$ ) | $1^{\circ}$ @ 1 MHz | * |
| Small Signal Rise Time 10-90\% | 40 ns | - |
| Settling to $\pm 1 \%$ ( $\pm 10 \mathrm{~V}$ step) | 500 ns | * |
| Overload Recovery | $0.2 \mu \mathrm{~s}$ | * |
| OUTPUT NOISE |  |  |
| 5 Hz to 10 kHz | 0.6 mV rms | * |
| 5 Hz to 10 MHz | 3.0 mV rms | * |
| OUTPUT CHARACTERISTICS |  |  |
| Voltage, $1 \mathrm{k} \Omega$ load | $\pm 11 \mathrm{Vmin}$ | * |
| Current | $\pm 11 \mathrm{~mA} \mathrm{~min}$ | * |
| Load Capacitance | $0.01 \mu \mathrm{~F}$ max | * |
| INPUT RESISTANCE |  |  |
| X Input | $10 \mathrm{k} \Omega \pm 5 \%$ | * |
| Y Input | $11 \mathrm{k} \Omega \pm 2 \%$ | * |
| Z Input | $27 \mathrm{k} \Omega \pm 10 \%$ | * |
| INPUT BIAS CURRENT |  | - |
| Input $\mathrm{X}, \mathrm{Y}, \mathrm{Z}$ | $\pm 100 \mathrm{nA}$ | * |
| Z | $\pm 20 \mu \mathrm{~A}$ | * |
| MAXIMUM INPUT VOLTAGE |  |  |
| For Rated Accuracy | $\pm 10.5 \mathrm{~V}$ | * |
| Maximum Safe | $\pm 16 \mathrm{~V}$ | * |
| WARM UP |  |  |
| To Rated Specifications | 1 second | * |
| POWER SUPPLY ${ }^{1}$ |  |  |
| Rated Performance | $\pm(14.8$ to 15.3$) \mathrm{V}$ dc | * |
| Operating | $\pm(14$ to 16$) \mathrm{V}$ dc | * |
| Quiescent Current | $\pm 12 \mathrm{~mA}$ | * |
| TEMPERATURE RANGE |  |  |
| Rated Performance | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * |
| Operating | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * |
| Storage | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | * |
| MECHANICAL |  |  |
| Weight | 2 oz. | * |
| Socket | AC1023 | * |
| Case Dimensions | $1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.62^{\prime \prime}$ | * |

*Specifications same as model 429A.
${ }^{1}$ Recommended power supply, ADI model $904, \pm 15 \mathrm{~V}$ (®) 50 mA output.
Specifications subject to change without notice.

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


## PIN CONNECTIONS

Bottom View Shown in all Figures.
Optional Trim Pots Shown are not Required
for Rated Accuracy.
MULTIPLY MODE


DIVIDE MODE


SQUARE ROOT MODE


All trim pots $20 \mathrm{k} \Omega$.

## Applying the Fast Multiplier

Gain and input to output phase shift for the model 429 are shown in Figure 2. Naturally, no multiplier will maintain accuracy at frequencies approaching the small signal bandwidth. For the model 429, the $1 \%$ amplitude error will occur at 500 kHz . If input to output phase shift is a criterion, then the $1 \%$ "vector" error occurs at 50 kHz .


Figure 1. Feedthrough vs Frequency


Figure 2. Typical Amplitude and Phase vs Frequency

## OPTIONAL TRIM - MULTIPLY MODE

As shipped, the multiplier meets its listed specifications without use of any external trim potentiometers. Terminals are provided for optional feedthrough and offset adjustments. Using these adjustments overall static multiplication error may be reduced to only $0.2 \%$. The $20 \mathrm{k} \Omega$ trim potentiometers should be connected across the $\pm$ supply voltage terminals with the arm of each potentiometer connected to the desired balance terminal (see Specifications page).

## ADJUSTMENT PROCEDURE FOR OFFSET

1. Jumper $X$ input and $Y$ input to ground.
2. Adjust $R_{0}$ for an output of zero volts.
3. Remove jumper from $X$ and $Y$ inputs.

## ADJUSTMENT PROCEDURE FOR FEEDTHROUGH

1. Jumper $Y$ input to ground and apply $20 \mathrm{~V} p-\mathrm{p}$ at 1 kHz to X input.
2. Adjust $R_{Y}$ for minimum output voltage.
3. Remove jumper from $Y$ input.
4. Jumper X input to ground and apply $20 \mathrm{~V} \mathrm{p}-\mathrm{p}$ at 1 kHz to Y input.
5. Adjust $\mathrm{R}_{\mathrm{X}}$ for minimum output voltage.
6. Remove jumper from $X$ terminal.

## DIVISION

The high bandwidth and excellent linearity of model 429 allows it to be used in divider applications achieving high performance in the dc to 8 MHz region. Restrictions imposed on divide operation, and the contribution of error terms are illustrated in the error analysis below.


Figure 3. Divider Circuit
Shown in Figure 3 is a typical multiplier/divider which has been connected for divide operation by inserting the multiplier cell, $M$, in the op amp's feedback loop. Errors associated with the op amp, $A_{1}$, are incorporated in $\epsilon$, which represents all errors. In order to insure negative feedback, the $\mathbf{X}$ input range is restricted to negative values.
Summing currents at the op amp's summing junction:

$$
\frac{Z}{R}=\frac{\frac{X Y}{10}+\epsilon}{R}
$$

Solving for $Y$, which is also $\epsilon_{0}$ :

$$
\mathrm{Y}=\frac{10(\mathrm{Z}-\epsilon)}{\mathrm{X}}
$$

or,

$$
\epsilon_{0}=\frac{10 Z}{X}-\frac{10 \epsilon}{X}
$$

And now breaking $\epsilon$ into its constituents

$$
\epsilon_{0}=\underbrace{\frac{10 Z}{X}}_{\begin{array}{c}
\text { ideal } \\
\text { divider }
\end{array}}-\underbrace{\frac{10 \mathrm{E}_{\mathrm{NV}}}{X}}_{\begin{array}{c}
\text { noise } \\
\text { error }
\end{array}}-\underbrace{\frac{10 \mathrm{E}_{\mathrm{OS}}}{X}}_{\begin{array}{c}
\text { offset } \\
\text { error }
\end{array}} \underbrace{\frac{10 \mathrm{E}_{\mathrm{OS}}{ }^{\circ} \mathrm{C}}{X}}_{\begin{array}{c}
\text { offset drift } \\
\text { error }
\end{array}}-\underbrace{\frac{10 \mathrm{E}_{\mathrm{NLX}}}{X}}_{\begin{array}{c}
\text { X non- } \\
\text { linearity } \\
\text { error }
\end{array}}-\underbrace{10 \mathrm{E}_{\mathrm{NLY}}}_{\begin{array}{c}
\text { Y non- } \\
\text { linearity } \\
\text { error }
\end{array}}
$$

These errors can be broken down into two categories, static errors and signal dependent errors. All of the static errors associated with the divide mode are inversely proportional to the denominator signal level. The signal dependent errors are the $X$ and $Y$ nonlinearities. For model 429B nonlinearity errors are $0.2 \%$ for both the X and Y inputs. Substituting these values in the error terms yields:

$$
-\frac{10(0.2 \%) X}{X}-\frac{10(0.2 \%) Y}{X}
$$

The importance of using the terminal with largest nonlinearity for the denominator is revealed by the above expression. Effects of $X$ nonlinearity are virtually independent of signal level and may be trimmed out. Nonlinearities of Y typically contribute 200 mV for $\mathrm{X}=\mathrm{Z}=1 \mathrm{~V}$ i.e., $(10[0.2 \%] 10 \mathrm{~V})=$ 200 mV . This error can be reduced if external trims are used to optimize divider performance.
Bandwidth is also degraded with a decrease in denominator level, due to the increase in system gain;

$$
\begin{aligned}
& \text { i.e.) for } X=Z=1 V, \epsilon_{0}=10 \mathrm{~V} \\
& \text { and } \frac{\epsilon_{0}}{Z}=\frac{10}{1}=10
\end{aligned}
$$

Since the gain bandwidth product is constant, a bandwidth of $1 / 10$ of that obtained for full scale denominator levels will be obtained for division at 1 V levels.
For other denominator levels, bandwidth is determined by:

$$
\text { B. W. }=\frac{\text { Denominator Level }}{\text { Full Scale Denominator }} \times \text { (Multiplier B.W.) } \times K
$$

where $\dot{K}$ is a constant having a value less than unity. It is introduced due to a combination of stray capacitance paralleling the multiplier cell and effects of feedthrough. For model 429

$$
\text { B.W. }=\left(\frac{\mathrm{X}}{10}\right) 8 \mathrm{MHz}
$$

Before selecting a multiplier/divider for divide applications, errors resulting from the lowest anticipated denominator signal should be considered. After such considerations have been made, one can further appreciate the importance of starting with an accurate, high speed multiplier such as model 429. It is also highly recommended that the optional trim procedure for division be performed.

## OPTIONAL TRIMMING - DIVIDE MODE

Connections are made as shown on Specifications page.
The suggested trim procedure is (starting with centered adjust adjustments):
*1. With $Z=0$, trim $R_{0}$ to hold output constant, as X is varied from -10 V toward -1.0 V .
2. With $Z=0$, $\operatorname{trim} R_{Y}$ for zero at $X=-10 \mathrm{~V}$.
3. With $\mathbf{Z}=\mathbf{X}$ and/or $\mathrm{Z}=-\mathrm{X}$, trim $\mathrm{R}_{\mathrm{X}}$ for minimum worst-case variation as X is varied from -10 V to -1.0 V .
4. Repeat 1 and 2 if step 3 required large initial adjustment.
*For best accuracy X should be allowed to vary from -10V to lowest expected denominator.

## SQUARE ROOTING

When connected as shown on Specifications page, the model 429 will provide the square root of $\mathrm{Z}_{\mathbf{N}}$.
By summing currents at the op amp's summing junction:

$$
\frac{Z}{R}=\frac{X Y}{10 R}+\frac{\epsilon}{R}=\frac{Y^{2}}{10 R}+\frac{\epsilon}{R}
$$

where $\epsilon$ represents all errors associated with the multiplier. Solving for the output voltage, Y.

$$
\epsilon_{0}= \pm \sqrt{10(Z-\epsilon)}
$$

There are two values of $\epsilon_{0}$ for every value of $Z$. However, only negative values of $\epsilon_{0}$ will provide the negative feedback necessary for circuit stability. To restrict the output from going positive, a diode is connected as shown on Specifications page. The output is then:

$$
\epsilon_{0}=-\sqrt{10(\mathrm{Z}-\epsilon)}
$$

Errors, $\epsilon$, associated with the multiplier, are inside the square root and consequently their effect, for large values of $Z$, is
reduced. The reason for the improved performance can be seen by inspecting the circuit. The output is fed back to both the X and Z terminals, resulting in twice the feedback as would be. obtained for the divide mode. An alternative method of considering error performance is to consider errors as being at the $Z$ terminal. By differentiating the ideal transfer function with respect to $Z$, errors for various values of $Z$ may be determined:

$$
\frac{d e_{0}}{d Z}=\frac{d}{d Z} \quad \sqrt{10 Z}=1 / 2 \sqrt{\frac{10}{Z}}
$$

The factor of $1 / 2$ has the advantage of reducing errors by a factor of 2 for $Z=10$, but also introduces the potential problem of instability. Since the feedback gain is the reciprocal of the forward gain, the slope of the forward gain is 2 . Additional phase margin is required to support the increased gain in the feedback path. Model 429 is optimized for phase margin in the multiply and divide modes producing minimum vector errors at high frequencies. To avoid the potential problem of instability, the RC network shown previously is recommended. This network restricts the bandwidth and guarantees stability for all positive values of $Z$.
OPTIONAL ADJUSTMENT PROCEDURE - SQUARE ROOT

1. Apply a voltage to the $Z$ terminal equal to the lowest anticipated input voltage.
2. Adjust $\mathrm{R}_{0}$ such that $\mathrm{e}_{0}=-\sqrt{10 \mathrm{Z}}$, where Z is the voltage applied in step 1.

## DIVISION SPECIFICATIONS

 (TYPICAL)| OUTPUT FUNCTION | .10(Z)/X |
| :---: | :---: |
| Numerator Range.. | $\pm 10 \mathrm{~V}$ |
| Denominator Range, 1\% Accuracy..... | $-1 \text { to }-10 \mathrm{~V}$ |
| Denominator Range, 5\% Accuracy. ...... | $-0.2 \mathrm{~V} \text { to }-10 \mathrm{~V}$ |
| Bandwidth Formula, $(\mathrm{Hz},-3 \mathrm{~dB}) \ldots \ldots$ | $(8 \mathrm{MHz})(\mathrm{X}) / 10$ |

## SQUARE ROOTING SPECIFICATIONS (TYPICAL)



## Table 1. Division \& Square Rooting Specifications



Figure 3. Typical Error Performance of Model 429 in Divide Mode for Worst Case of $\left|e_{0}\right|=10 \mathrm{~V}$

FEATURES
Versatility: Provides Transfer Characteristics of Several Function Modules
Divides Over a 100:1 Range With a Max Error of 0.25\% (433B)

Internal Voltage Reference
Hermetically Sealed Semiconductors
No External Trims Required
Low Cost

## APPLICATIONS

## Transducer Linearization

Signal Processing
Raising to Arbitrary Powers
Vector Functions
Trigonometric Functions (Sine, Cosine, Arctangent)

## GENERAL DESCRIPTION

The model 433 is an extremely versatile function module which implements the transfer function:

$$
\begin{aligned}
e_{o} & =\frac{10}{V_{\text {REF }}} V_{y}\left(\frac{V_{z}}{V_{x}}\right)^{m}, 0.2 \leqslant m \leqslant 5.0 \\
V_{R E F} & =+9.0 \text { Volts }
\end{aligned}
$$

By either jumper connections on the pins, or selection of two external resistors the user can program the 433 to: multiply, divide, square, square root, root of a ratio, square of a ratio, or raise voltage ratios to an arbitrary power, $m$.

When used with a low cost op amp, such as AD741, the model 433 may be used to compute the true rms value of a varying signal. With two such op amps, the 433 can be used to perform accurate vector computations over wide ranges of the vector sum.
Due to its $\log$ /antilog circuit approach, signal levels of 100 mV to 10 V may be processed with a maximum output error of $0.25 \%$ F.S. (433B). The allowable input range for the three input variables is 0.01 to +10 V , for which there is a typical error of $\pm 5 \mathrm{mV} \pm 0.3 \%$ of the theoretical output voltage for model 433 J , and $\pm 1 \mathrm{mV} \pm 0.15 \%$ for 433 B .
Because of its small size, accuracy, versatility, and speed (and all at low cost), the model 433 will prove to be an essential component in equipment requiring on-the-spot computations in real time, or for linearizing a wide range of transducer characteristics in medical, industrial, and process control equipment. Designed with the OEM's needs in mind, the model 433 is attractively priced for new equipment designs.

## PRINCIPLE OF OPERATION

The model 433 is comprised of log and antilog circuits interconnected as shown in Figure 1. The log ratio circuit provides


Figure 1. Functional Block Diagram
the $\log$ of $V_{x} / V_{z}$ to terminals $A, B, C$ where, for exponents other than unity, it is scaled by two external programming resistors (see hook-up diagrams for connection and values of these two resistors). The scaled $\log$ ratio from terminal C is subtracted from a signal proportional to the $\log$ of $\mathrm{V}_{\mathrm{y}}$. The resulting expression is operated on by the antilog circuit, yielding an output of

$$
e_{o}=\frac{10}{V_{R E F}} V_{y}\left(\frac{V_{z}}{V_{x}}\right)^{m}, V_{R E F}=+9.0 \text { Volts }
$$

The voltage reference circuit is a high stability $\left(0.005 \% /{ }^{\circ} \mathrm{C}\right)$ voltage source which is generated internally. It is provided as an output terminal for user convenience, and may be used as a constant at any of the input terminals.

## ONE-QUADRANT DIVIDER

When connected as a divider, the model 433B has less than $1 / 4 \%$ output error over an input signal range of $100: 1$. This performance is obtained with no external trims, and is nearly twenty times better than that attainable with a $0.1 \%$ multiplier/divider connected in a feedback loop.

## SPEGIFICATIONS (typical @ $+25^{\circ} \mathrm{C}$ and $\pm 15 \mathrm{~V}$ unless otherwise noted)

| Model | 433J | 433B |
| :---: | :---: | :---: |
| Transfer Function | $e_{0}=+\frac{10}{V_{\text {REF }}} \mathrm{V}_{\mathrm{y}}\left(\frac{\mathrm{V}_{z}}{\mathrm{~V}_{\mathrm{x}}}\right)^{m}$ | * |
| Reference Terminal Voltage ${ }^{1}$ |  |  |
| $\mathrm{V}_{\mathrm{REF}}$ (Internal Source) vs Temp. Rated | $\begin{aligned} & +9.0 \mathrm{~V} \pm 5 \% \text { © } 1 \mathrm{~mA} \\ & \pm 0.005 \% /{ }^{\circ} \mathrm{C} \end{aligned}$ | * |
|  |  |  |
| Rated Output ${ }^{1}$ | +10.5V@ $5 \mathrm{~mA}, \mathrm{~min}$ | * |
| Input |  |  |
| Signal Range | $0 \leqslant \mathrm{~V}_{\mathrm{x}}, \mathrm{V}_{\mathrm{y}}, \mathrm{V}_{z} \leqslant+10 \mathrm{~V}$, | * |
| Max Safe Input | $\mathrm{V}_{\mathrm{x}}, \mathrm{V}_{\mathrm{y}}, \mathrm{V}_{z} \leqslant \pm 18 \mathrm{~V}$ | * |
| Resistance . ${ }^{\text {d }}$, |  |  |
| X Terminal | $100 \mathrm{k} \Omega \pm 1 \%$ | * |
| Y Terminal | $90 \mathrm{k} \Omega \pm 10 \%$ | * |
| Z Terminal | $100 \mathrm{k} \Omega \pm 1 \%$ | * |
| External Adjustment of the |  |  |
| Exponent, m | 1/5< $\mathbf{R}_{\mathbf{2}}$ |  |
| Range for $m<1$ (Roor) | $1 / 5 \leqslant m<1, m=\frac{R_{1}}{R_{1}+R_{2}}$ | * |
| Range for $m>1$ (Power) | $1 \leqslant m<5, m=\frac{R_{1}+R_{2}}{R_{2}}$ | * |
|  | $\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right) \leqslant 200 \Omega$ | * |

Accuracy (Divide Mode, $\left.\mathrm{m}=1, \mathrm{~V}_{\mathrm{y}}=\mathrm{V}_{\mathrm{REF}}\right)^{2,3}$

| Total Output Error @ $+25^{\circ} \mathrm{C}$ |  |  |
| :--- | :--- | :--- |
| (for specified input range) |  |  |
| Typical (RTO) | $\pm 5 \mathrm{mV} \pm 0.3 \%$ of output | $\pm 1 \mathrm{mV} \pm 0.15 \%$ of output |
| Max Error (RTO) | $\pm 50 \mathrm{mV}$ | $\pm 25 \mathrm{mV}$ |
| Input Range $\left(\mathrm{V}_{\mathrm{z}} \leqslant \mathrm{V}_{\mathbf{x}}\right)$ | 0.01 V to $10 \mathrm{~V}, \mathrm{~V}_{\mathrm{z}}$ | $\pm$ |
|  | 0.1 V to $10 \mathrm{~V}, \mathrm{~V}_{\mathbf{x}}$ | $\pm$ |
| Over Specified Temp. Range | $\pm 1 \%$ | $\pm 1 \% \mathrm{max}$ |


| Output Offset Voltage (Not Adjustable) Initial @ $+25^{\circ} \mathrm{C}$ Offset vs Temp. | $\begin{aligned} & \pm 5 \mathrm{mV} \\ & \pm 1 \mathrm{mV} /{ }^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & \pm 2 \mathrm{mV} \max \\ & \pm 1 \mathrm{mV} /{ }^{\circ} \mathrm{C} \text { max } \end{aligned}$ |
| :---: | :---: | :---: |
| Noise, 10 Hz to 1 kHz |  |  |
| $\mathrm{V}_{\mathbf{x}}=+10 \mathrm{~V}$ | $100 \mu \mathrm{~V} \mathrm{rms}$ | * |
| $\mathrm{V}_{\mathbf{x}}=+0.1 \mathrm{~V}$ | $500 \mu \mathrm{~V} \mathrm{rms}$ | * |
| Bandwidth, $V_{y}, V_{z}$ Small Signal (-3dB), 10\% |  |  |
| of dc Level | $\mathrm{V}_{\mathrm{y}}$ or $\mathrm{V}_{2}$ | * |
| $\mathrm{V}_{\mathrm{y}}=\mathrm{V}_{\mathrm{z}}=\mathrm{V}_{\mathrm{x}}=10 \mathrm{~V}$ | 100 kHz | * |
| $V_{y}=V_{z}=V_{x}=1 \mathrm{~V}$ | 20 kHz | * |
| $V_{y}=V_{z}=V_{x}=0.1 \mathrm{~V}$ | 1 kHz | * |
| $V_{y}=V_{z}=V_{x}=0.01 \mathrm{~V}$ | 400 Hz | * |
| Full Output ( $\mathrm{V}_{\mathrm{y}}$ or $\mathrm{V}_{\mathrm{z}}=5 \mathrm{~V}$ dc, $\pm 5 \mathrm{Vac}$ ) | $\left(\mathrm{V}_{\mathrm{x}}\right) \times(5 \mathrm{kHz})$ | * |
| Power Supply Range |  |  |
| Rated Performance | $\pm 15 \mathrm{~V}$ dc @ 10 mA | * |
| Operating | \pm (12 to 18$) \mathrm{V}$ dc | * |
| Temperature Range |  |  |
| Rated Performance | 0 to $+70^{\circ} \mathrm{C}$ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Mechanical |  |  |
| Case Size | $1.5{ }^{\prime \prime} \times 1.5^{\prime \prime} \times 0.62^{\prime \prime}$ | * |
| Mating Socket | AC1038 | * |

"Same specifications as 433J.
${ }^{2}$ Terminals short circuit protected to ground.
${ }^{2}$ Accuracy is specified in divide mode. Input range is 10 mV to 10 V for specified accuracy when connected as a multiplier.
${ }^{3}$ Error is defined as the difference between the measured output and the theoretical output for any given pair of specified input voltages. Specifications subject to change without notice.

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


Mating Socket AC1038

WIRING CONNECTIONS Bottom View Shown in All Cases

DIVIDE MODE ( $\mathrm{m}=1, \mathrm{~V}_{\mathrm{y}}=\mathrm{V}_{\mathrm{REF}}$ )


POWERS $m \geqslant 1$


ROOTS $\mathbf{m} \leqslant 1$


## Applying the Multifunction Module

MODEL 433B - 0.25\% DIVIDER, WIDE DYNAMIC RANGE
Probably the most impressive performance improvement owing to model 433 's $\log /$ antilog circuit approach, is its ability to hold high divider accuracies over a wide 100:1 input signal range.
When using a conventional multiplier/divider as a divider, accuracy, offset drift, and noise performance are all degraded as the denominator is decreased.
For model 433, accuracy, offset drift, and noise performance are all virtually independent of denominator level as illustrated in Figure 2 and this performance is obtained with no external trims.


Figure 2. Comparison of Divider Error vs. Denominator Level for Model 433J and a Conventional Mult./Div.

## FREQUENCY RESPONSE

A curve of amplitude vs. bandwidth for model 433 is shown in Figure 3. For all input terminals, the small signal frequency response ( -3 dB point) is signal level dependent, decreasing from 100 kHz for a 10 V input to 400 Hz for a 10 mV input. These small signal measurements are made by superimposing a $10 \%$ small signal amplitude on the de level being characterized.

Full output for a $\pm 5$ volt signal superimposed on a 5 V dc level is 50 kHz for the multiplier, and $\mathrm{V}_{\mathrm{x}} \times 5 \mathrm{kHz}$ for the divider.


Figure 3. 433 Small Signal Bandwidth vs. Input Voltage

## VARYING THE EXPONENT, m

Presented in Figure 4 is a family of curves which illustrates the effect of varying the exponent, $m$. All curves have been scaled for the full scale output of 10 V by reducing the 433 's transfer equation to $e_{0}=10\left(V_{Z} / V_{X}\right)^{m}$. For applications where a continuous variation in $m$ is desired, connections should be made as shown in Figure 5C. Model 433 features very small accuracy changes $(\approx 0.1 \%)$ as $m$ is adjusted over the entire range from 0.2 to 5 .

Various values of $m$ are programmed by two external resistors, $\mathbf{R}_{1}$ and $\mathbf{R}_{2}$. For values of $m<1$ resistor connections are made


Figure 4. Varying the Exponent, $m$
to terminals, 1, 7, 8 as shown in Figure 5A. For values of $m$ $>1$, see Figure 5B. For $m=1$, connect terminals 1,7 and 8 together.


Figure 5. Resistor Programming for the Exponent, $m$

## NOISE PERFORMANCE

The curves shown in Figure 6 are for output noise vs. signal level in a 1 kHz BW for worst case conditions. These conditions exist when $V_{X}$ is equal to $V_{Z}$ and is varied over the specified range. It should be noted that for 0.1 V inputs the effective gain is 100 . To retain the full performance capability of model 433 , all external noise sources should be isolated from the input terminals.
An exceptional advantage of the 433 over other means of dividing is revealed by these curves. That feature being that noise is virtually independent of signal level. For a 100:1 signal level change of the denominator, the output noise is changed only 3:1. Division by using a multiplier in the feedback loop exhibits a 100:1 increase in output noise for a denominator signal level change of 100:1.


Figure 6. Model 433 Noise vs. Denominator for Various Exponents, $m$


Figure 7. Divider
When connected as a divider as shown above, the 433 has less than $1 / 2 \%$ error ( 50 mV ) for input signals from 100 mV to 10 V . Output noise, offset drift and accuracy are all virtually independent of signal level and no trims are required.


Figure 8. Transducer Linearization
A transducer's output may be linearized by utilizing the 433 as an exponentiator. In the example above, a transducer is used to convert a force, F , to a voltage, V . The desired relationship being $V$ directly proportional to $F$; i.e., $V=C F$ where $C$ is constant.
The actual output for this example is proportional to $F$, but is a nonlinear relation which can be approximated by $\mathrm{CF}^{1 / 2.2}$. Connecting the 433 as shown with $m=2.2$ provides the desired relation of $\mathrm{e}_{\mathrm{o}}=\mathrm{CF}$.


Figure 9. Square Root
The square root of a single variable may be obtained with no external components when connected as shown above. Noise performance is even better than that for the multiply or divide mode.


Figure 10. True rms
By combining the 433 with a simple filter, using an external op amp as shown above, the true rms value of a one quadrant input signal may be computed. Accuracy is not degraded by crest factor, provided the maximum input is 10 V or less.
The 433 output is applied to an integrator to average the signal and is then fed back to the X input to obtain the square root of the mean square of the input.
Accuracy of $5 \mathrm{mV}+0.1 \%$ of reading may be achieved over an input range of 500:1.


Figure 11. Vector Computation $V_{C}=\sqrt{V_{A}^{2}+V_{B}^{2}}$
The vector computation circuit shown in Figure 11 illustrates the extreme versatility of model 433 . Used with two inexpensive op amps the 433 is used as a basic building block, which in this case, provides the square root of the sum of the squares.
This application is based on the identity for the difference of squares. The derivation is shown by the equations above and the final equation for $V_{c}$ is implemented.
Due to the excellent inherent accuracy of the above circuit (error $=0.1 \%$ of reading), matched resistors with a low T.C. should be used. Errors of only $0.1 \%$ of the theoretical output may be achieved over signal levels of +100 mV to +10 V .

The usefulness of model 433 extends beyond the illustrative examples shown above. Model 433 may also be used to generate basic trigonometric functions (sine, cosine, arctangent). Further detailed applications information on model 433 is provided in the Nonlinear Circuits Handbook, published by Analog Devices.

## FEATURES

Two Quadrant: Numerator Range: $\pm 10 \mathrm{~V}$
High Accuracy: 0.5\% max (436A), 0.25\% max (436B) over 100:1 Dynamic Range
No Trimming Required to Achieve Rated Accuracy
1000:1 Denominator Range: With External Trim Low Nonlinearity: 0.05\% (436B)
Low Harmonic Distortion: -66dB (436B)
All Hermetically-Sealed Semiconductors
Wide Operating Temperature Range, $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
APPLICATIONS
Linear Gain Control (80dB Range)
Transducer Linearization
Instrumentation Calculation
Adaptive Process Control

## GENERAL DESCRIPTION

Model 436 is a precision, two-quadrant variable transconductance analog divider featuring guaranteed accuracy of $\pm 0.5 \%$ (model 436A) and $\pm 0.25 \%$ (model 436B) over a $100: 1$ denominator signal range $(100 \mathrm{mV}$ to 10 V$)$ with no external adjustments. With the use of optional external trimming, accuracy may be improved to $\pm 0.05 \%$ (436B) over a $1000: 1$ denominator signal range ( 10 mV to 10 V ). In addition to this excellent accuracy, model 436 offers a small signal bandwidth ( -3 dB ) of 300 kHz and typical numerator nonlinearity of less than $\pm 0.05 \%$ $(5 \mathrm{~Hz}$ to 30 kHz ).
Through the use of hermetically-sealed semiconductors, the model 436 affords exceptional reliability over a wide operating temperature range $\left(-25^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ ). This compact ( $1.5^{\prime \prime} \times 1.5^{\prime \prime}$ $x 0.6^{\prime \prime}$ ) epoxy module provides further reliability by protecting the output against damage due to short circuits to ground. The model 436 is pin compatible with most modular multipliers. This allows the model 436 to replace inverted multiplier type dividers in existing sockets to give improved accuracy and increased dynamic range.

## TWO QUADRANT OPERATION

Dividers are generally available as single and two-quadrant devices. Dividers that are formed by closing the loop around a four-quadrant transconductance multiplier are capable of operating in two quadrants. Unfortunately, because of the feedback around the multiplier, these dividers suffer from errors which increase directly as the denominator decreases. Even using 0.1\% multipliers, these errors become large as the denominator becomes small and high performance is possible only over a

limited range of input levels. This denominator dependency of divider errors can be greatly reduced by application of log-anti$\log$ techniques, as in the model 434 that has a $0.25 \%$ accuracy for denominators within 0.1 to 10 V . However, while dividers that use log-antilog circuits are inherently more accurate than inverted multiplier devices, they are limited to single-quadrant operation by the nature of the log function.
The model 436 employs a unique log-antilog circuit to provide two-quadrant operation with high accuracy over a very wide range of denominators (refer to Figure 1).


Figure 1. Model 436 Functional Block Diagram

| MODEL |  | 436A | 436B |
| :---: | :---: | :---: | :---: |
| TRANSFER FUNCTION | $\left\|V_{z}\right\| \leqslant V_{x}{ }^{\text {d }} V_{x}>0$. | $\mathrm{e}_{0}=10 \mathrm{~V}_{\mathrm{z}} / \mathrm{V}_{\mathrm{X}}$ | * |
| ACCURACY ${ }^{1}$ |  |  |  |
|  | $\left\|\mathrm{V}_{2}\right\| \leqslant 10 \mathrm{~V}$ |  |  |
| No External Trim | $+0.1 \leqslant \mathrm{~V}_{\mathrm{x}} \leqslant+10 \mathrm{~V}$ | $\pm 0.5 \%$, max | 10.25\%, max |
| External Trim | $+0.1 \leqslant \mathrm{~V}_{\mathrm{x}} \leqslant+10 \mathrm{~V}$ | $\pm 0.3 \%$, max | $\pm 0.1 \%$, max |
| Over Temperature | $+0.1 \leqslant V_{x} \leqslant+10 \mathrm{~V}$. |  |  |
| No External Trim | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 2.0 \%$, max | $\pm 1.0 \%$, max |
| No External Trim | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 4.0 \%$, max | $\pm 2.0 \%$, max |
| Vs. Supply Voltage |  | $\pm 0.02 \% / \%$ | * |
| Warm Up Time to Rated Performance |  | 5 Minutes | - |
| NONLINEARITY | $\left\|\mathrm{V}_{\mathrm{z}}\right\| \mathrm{V}_{\mathrm{x}},+0.1 \leqslant \mathrm{~V}_{\mathrm{x}} \leqslant+10 \mathrm{~V}$ | $\pm 0.15 \%$ max ( $0.1 \% \mathrm{typ}$ ) | $\pm 0.1 \%$ max (0.05\% typ) |
| RATED OUTPUT ${ }^{2}$ |  |  |  |
| Voltage |  | $\pm 10 \mathrm{~V}$, min | * |
| Current |  | $\pm 5 \mathrm{~mA}, \mathrm{~min}$ | * |
| Resistance |  | $0.1 \Omega$ | * |
| Capacitance Load |  | 0 to 1000 pF , min | * |
| INPUT SPECIFICATIONS |  |  |  |
| Voltage, Numerator Signal ( $\mathrm{V}_{\mathrm{z}}$ ) | $\left\|V_{z}\right\| \leqslant V_{x}$ | $\pm 10 \mathrm{~V}$ | * |
| Voltage, Denominator ( $\mathrm{V}_{\mathrm{x}}$ ) | $\mathrm{V}_{\mathrm{x}}>0$ | +10V | * |
| Safe Input Voltage, $\mathrm{V}_{\mathbf{z}}$ and $\mathrm{V}_{\mathrm{x}}$ |  | $\pm \mathrm{V}_{\mathrm{S}}$, max | * |
| Offset Voltage, @ $+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathbf{z}}$ and $\mathrm{V}_{\mathrm{x}}$ |  | $\pm 100 \mu \mathrm{~V}$ | * |
| vs. Temperature | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{z}}, \mathrm{V}_{\mathrm{x}}$ | $\pm 20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | * |
| vs. Supply Voltage, $V_{z}$ and $V_{\mathbf{x}}$. |  | $\pm 30 \mu \mathrm{~V} / \%$ | * |
| External Trim Adjustment Range, |  | $\pm 4.5 \mathrm{mV}$ | * . |
| External Trim Adjustment Kange, |  | $\pm 1.5 \mathrm{mV}$ | * |
| Voltage Noise, 10 Hz to $10 \mathrm{kHz}, \mathrm{V}_{\mathrm{x}}$ a | $\mathrm{d}_{\mathrm{z}}$ | $15 \mu \mathrm{~V}$, rms |  |
| INPUT IMPEDANCE |  |  |  |
| Numerator, $\mathrm{V}_{\mathbf{z}}$ |  | 9k $\Omega, \pm 2 \%$ | * |
| Denominator, $\mathrm{V}_{\mathrm{X}}$ |  | 25k $\Omega, \pm 1 \%$ | - |
| OUTPUT SPECIFICATIONS ${ }^{3}$ |  |  |  |
| Offset Voltage, © $+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{x}}=+10 \mathrm{~V}$ |  | $\pm 10 \mathrm{mV}$ | * |
| vs. Temperature $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $V_{x}=+10 \mathrm{~V}$ | $\pm 500 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | - |
| vs. Supply Voltage |  | $\pm 50 \mu \mathrm{~V} / \%$ | * |
| External Trim Adjustment Range |  | $\pm 20 \mathrm{mV}$ | * |
| Voltage Noise, 10 Hz to $10 \mathrm{kHz} \mathrm{V}_{\mathrm{x}}=$ | +10V | $200 \mu \mathrm{~V}$, rms | * |
| 10 Hz to $300 \mathrm{kHz}, \mathrm{V}_{\mathrm{x}}$ | $+10 \mathrm{~V}$ | $750 \mu \mathrm{~V}$, rms | - |
| FREQUENCY RESPONSE |  |  |  |
| Small Signal, -3dB, | $+0.1 \leqslant V_{\mathrm{X}} \leqslant+10 \mathrm{~V}$ | 300 kHz | * |
| Full Power | $+0.1 \leqslant V_{x} \leqslant+10 \mathrm{~V}$ | 30 kHz | * |
| Slew Rate | $+0.1 \leqslant V_{x} \leqslant+10 \mathrm{~V}$ | $2 \mathrm{~V} / \mu \mathrm{s}$ | * |
| Settling Time, to $\pm 0.5 \%, \pm 10$ Volt $\mathrm{St}_{\text {t }}$ | $\mathrm{p}, \mathrm{V}_{\mathrm{x}}=+10 \mathrm{~V}$ | $10 \mu \mathrm{~s}$ | * |
| Setting Time, to $\pm 0.5 \%, \pm 10$ Volt Ste | , $\mathrm{V}_{\mathrm{X}}=+0.1 \mathrm{~V}$ | $10 \mu \mathrm{~s}$ | * |
| Overload Recovery, $+0.1 \leqslant \mathrm{~V}_{\mathrm{x}} \leqslant+10 \mathrm{~V}$ |  | $5 \mu \mathrm{~s}$ | * |
| POWER SUPPLY ${ }^{4}$ |  |  |  |
| Voltage, Rated Performance |  | $\pm 15 \mathrm{~V} \mathrm{dc}$ | * |
| Voltage, Operating |  | $\pm(12$ to 18$) \mathrm{V} \mathrm{dc}$ | * |
| Current, Quiescent |  | $\pm 9 \mathrm{~mA}$ | * |
| TEMPERATURE RANGE |  |  |  |
| Rated Performance |  | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * |
| Storage |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | * |
| MECHANICAL |  |  |  |
| Case Size |  | $1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.62^{\prime \prime}$ | * |
| Mating Socket |  | AC-1041 | * |
| Weight, grams |  | 36 | * |

*Specifications same as model 436A.
${ }^{2}$ Error is specified as a percentage of full scale output where full scale output is 10 volts.
${ }^{2}$ Output is protected for short circuits to ground, indefinite.
${ }^{3}$ Output offset is specified with no external trimming; optional $50 \mathrm{k} \Omega$ potentiometer may be
connected to zero the output offset voltage.
${ }^{4}$ Recommended power supply; model $904, \pm 15 \mathrm{~V}$ @ 50 mA output.
Specifications subject to change without notice.

## NONLINEAR CIRCUITS HANDBOOK

The Nonlinear Circuits Handbook, available from Analog Devices, is an invaluable source of information on principles, circuitry, performance specifications, testing and application of the class of devices designed for use in nonlinear applications. This text provides you with all the fundamentals and guidelines necessary for the proper selection and use of function modules.

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


BOTTOM VIEW
MATING SOCKET AC-1041


WIRING CONNECTIONS Bottom View Shown in all Cases


Figure 2. Divide Mode Connections


Figure 3. Optional Trim Connections

## RMS-to-DC Converters

## Contents

|  | Page |
| :--- | :---: |
| Selection Guide | $7-3$ |
| General Information and Definitions of Specifications | $7-4$ |
| $442 \mathrm{~J} / \mathrm{K} / \mathrm{L} 8 \mathrm{MHz}$-Bandwidth rms-to-dc Converters | $7-7$ |

## Selection Guide RMS-to-DC Converters

| Model | Characteristics | Vol I <br> Page | $\begin{aligned} & \text { Vol II } \\ & \text { Page } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| AD536AJ/AK/AS | Monolithic IC rms/dB converter. Laser-wafer-trimmed for total max error $\pm 2 \mathrm{mV}$ $\pm 0.2 \%$ of reading (AD536AK), sine waves at 1 kHz ( 20 kHz typ), 0 to 7 V rms . Crest factor of 7 for $1 \%$ additional error. | 7-7 | - |
|  | $\pm 3 \mathrm{~dB}$ bandwidth $2 \mathrm{MHz}\left(1 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}} \leqslant 7 \mathrm{~V}\right)$. Averaging time constant per $\mu \mathrm{F}$ of $\mathrm{C}_{\mathrm{ext}}$, $25 \mathrm{~ms} / \mu \mathrm{F}$. Total-error tempco ( $\pm 50 \mu \mathrm{~V} \pm 0.005 \% \mathrm{rdg}$ ) $/{ }^{\circ} \mathrm{C} \max$ (AK). Additional features include dB output with 60 dB range, single-or dual-supply operation, and low power consumption -1 mA . |  |  |
|  | AD536AJ/K are specified for 0 to $+70^{\circ} \mathrm{C}, \mathrm{AD} 536 \mathrm{AS}$ for $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. |  |  |
| AD636J/K | Monolithic IC rms/dB converter. Laser-wafer-trimmed for total max error $\pm 0.2 \mathrm{mV}$ $\pm 0.5 \%$ of reading (AD636K), 0 to 200 mV rms. Crest factor of 6 for $0.5 \%$ additional error. | 7-13 | - |
|  | $\pm 3 \mathrm{~dB}$ bandwidth $1.3 \mathrm{MHz}(200 \mathrm{mV})$. Averaging time constant per $\mu \mathrm{F}$ of $\mathrm{C}_{\mathrm{ext}}$, $25 \mathrm{~ms} / \mu \mathrm{F}$. Total-error tempco ( $\pm 0.1 \mu \mathrm{~V} \pm 0.005 \% \mathrm{rdg} /{ }^{\circ} \mathrm{C}$ ) max. |  |  |
|  | Additional features include dB output with 60 dB range, single-or dual-supply operation, and low power consumption - 1 mA . |  |  |
| 442 | A high performance true rms/dc converter featuring 8 MHz bandwidth, low drift to $\pm 3.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \pm 0.01 \%$ of reading $/{ }^{\circ} \mathrm{C}$ maximum, and $\pm 1 \%$ of reading error to 800 kHz . | 7-19 | 7-7 |

## Orientation <br> RMS-to-DC Converters

The 442 is a high-accuracy wide-bandwidth true-rms-to-dcconversion module. As the Selection Guide indicates, additional devices to perform rms-to-dc conversion, employing IC technology, may be found in Volume I. Devices of this class compute the instantaneous square of the input signal, average it, and take the square root of the result, to provide a dc voltage that is proportional to the rms of the input (and, in the case of the AD536A and AD636 ICs, an auxiliary de voltage that is proportional to the $\log$ of the rms, for dB measurements).
Excellent pre-trimmed performance, improvable by simple optional trims, makes these devices ideal for all types of laboratory and OEM rms instrumentation where amplitude measurements must be made with high accuracy, independently of waveshape.
An alternative to rms that has been widely used in the past, principally for measurements on sine waves, is mean absolutedeviation, or "ac average." It is performed by taking the absolute value of (i.e., full-wave or half-wave rectifying) a signal, filtering it, and scaling it by the ratio of rms to m.a.d. for sine waves, 1.111 , so that it reads correctly (for undistorted sine waves). Unfortunately, this ratio varies widely as a function of the waveform and will give grossly incorrect results in many cases. The table shows a few representative examples comparing rms with m.a.d.
Examples of applications include noise measurement - for example, thermal noise, transistor noise, and switch-contact noise. True-rms measurement is a technique that provides consistent theoretically valid measurements of noise amplitude (standard deviation) from different sources having different properties.

True-rms devices are also useful for measuring electrical signals derived from mechanical phenomena, such as strain, stress, vibration, shock, expansion, bearing noise, and acoustical noise. The electrical signals produced by these mechanical actions are often noisy, non-periodic, nonsinusoidal, and superimposed on dc levels, and require true-rms for consistent, valid, accurate measurements. RMS converters are also useful for accurate measurements on low-repetition-rate pulse-trains having high crest factors (ratio of peak to rms), and for measurements of the energy content of SCR waveforms at differing firing angles.
The basic approach used in these converters for computing the rms is to take the absolute value, square it, and divide by the fed-back output (using the logarithmic characteristics of transistor junctions), and filter the result. The resulting approximation

$$
\mathrm{E}_{\mathrm{o}}=\operatorname{Avg} \cdot\left[\frac{\mathrm{V}_{\mathrm{m}}^{2}}{\mathrm{E}_{\mathrm{o}}}\right] \cong \sqrt{\operatorname{Avg} \cdot\left(\mathrm{V}_{\mathrm{in}}^{2}\right)}
$$

is valid if the averaging time-constant is sufficiently long compared with the periods of the lowest-frequency ac components of the signal.
The simplest form of averaging involves a single-pole filter, using an external filtering capacitance. Increased values of capacitance for filtering will improve the accuracy for low frequency rms measurements and provide reduced ripple at the output, but at the cost of increased settling time. For fastest settling and minimum ripple, an additional stage of 2pole filtering is useful. The additional filtering permits improvement of settling time or reduction of ripple (or both) because of substantial reduction of $\mathrm{C}_{\text {ext }}$.


## PERFORMANCE SPECIFICATIONS

Considerable information regarding rms-to-dc converter circuit design, performance, selection, and applications is to be found in the NONLINEAR CIRCUITS HANDBOOK. ${ }^{1}$ In addition, useful applications information on auxiliary filtering can be found in the article "Measure RMS with Less Ripple in Less Time." ${ }^{2}$
The most-salient feature of a true rms-to-dc converter is that it ideally bas no error due to an indirect approximation to the rms. Static errors are due only to scale-factor, linearity, and offset errors; dynamic errors are due to insufficient averaging time at the low end and finite bandwidth and slewing rate at the upper end. Linearity errors affect crest factor in midband. Dynamic errors are also a function of signal amplitude, due in part to the variation of bandwidth of the "log" transistors with signal level.
Total Error A specification for quick reference, this is the maximum deviation of the de component of the output voltage from the theoretical output value over a specified range of signal amplitude and frequency. It is shown as the sum of a fixed error and a component proportional to the theoretical output ("\% of reading"). It is specified for a sinusoidal input in a given frequency and amplitude range. The fixed error-component includes all offset errors and irreducible nonlinearities; the \%-of-reading component includes the linear scale-factor error.
Total Error, external adjustment is the amount by which the output may differ from the theoretical value when the output offset and scale factor have been trimmed. Note that the fixed error-component cannot be reduced to zero, even though the output offset can be nulled at zero input. This is because of residual input offsets and inherent nonlinearities in the converter.

Total Error vs. Temperature is the average change of \%-of-fullscale error component plus the average change of percent of reading error component per degree Celsius, over the rated temperature range.
Frequency for 1\%-of-Reading Error is the minimum value of frequency (at the high end) at which the error increases from the midband value by $1 \%$ of reading. It is a function of peak-to-peak input amplitude.

Frequency for $-3 d B$ Reading Error is the minimum value of frequency (at the high end) at which the error may equal $-30 \%$ of reading. It is a function of amplitude.

Crest Factor (a property of the signal) is the ratio of peak signal voltage to the ideal value of rms; the specified value of crest factor is that for which the error is maintained within specified limits at a given rms level for a worst-case rectangular pulse - input signal.
Filter Time Constant and External Capacitor: The time constant of the internal averaging filter, and the increase of time constant per $\mu \mathrm{F}$ of added external capacitance.
Input: The voltage range over which specified operation is obtained, the maximum voltage for which the unit operates, the maximum safe input voltage, and the effective input resistance.

Output: The maximum output range for rated performance, the minimum current guaranteed available at full-scale output voltage, and the source resistance of the output circuit.

Power Supply: Power-supply range for specified performance, power-supply range for operation, and quiescent current drain.

Temperature Range: The range of temperature variation for operation within specifications. Temperature coefficients are determined by three-point measurements ( $\mathrm{T}_{\mathrm{H}}-25^{\circ} \mathrm{C}$ ), $\left(25^{\circ} \mathrm{C}-\mathrm{T}_{\mathrm{L}}\right)$, when measured.

[^9]
## $\ell$

## FEATURES

DC to 8 MHz Response (-3dB)<br>High Accuracy:<br>With No Ext. Trim: $\pm 2 \mathrm{mV} \pm 0.15 \%$ of Rdg., max<br>With Ext. Trim: $\pm 1 \mathrm{mV} \pm 0.05 \%$ of Rdg., max<br>Low Drift: $\pm(35 \mu \mathrm{~V} \pm 0.01 \%$ of Reading $) /{ }^{\circ} \mathrm{C}$ max, 442 L<br>Fast Settling Time: 5ms to $1 \%$<br>Small Size: $1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.4^{\prime \prime}$<br>All Hermetically Sealed Semiconductors

## APPLICATIONS

Wideband rms Instrumentation
Telephone, Telegraph \& Modem Test Equipment
Vibration Analysis
Sound \& Noise Level Instrumentation
Mean Square Measurements

## GENERAL DESCRIPTION

Model 442 is a high performance true rms-to-dc converter featuring 8 MHz bandwidth, low drift to $\pm 35 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \pm 0.01 \%$ of reading $/{ }^{\circ} \mathrm{C}$ maximum, and $\pm 1 \%$ reading error to 800 kHz . Unlike competing designs, model 442 achieves its high accuracy over a very wide input signal range. With no external adjustment, accuracy is held to within $\pm 2 \mathrm{mV} \pm 0.15 \%$ of reading for input signals of 0 to $2 \mathrm{~V}_{\text {rms }}$. If optional adjustments are performed, this accuracy can be improved to $\pm 1 \mathrm{mV} \pm 0.05 \%$ of reading. Model 442 is designed to be used in high performance instrumentation where response to low level, high speed signals, is of greatest importance.
The compact, log-antilog circuit design of model 442 resuits in high accuracy measurements on sinewave signals and complex waveforms such as pulse trains. Reading error increases $0.2 \%$ for signals with crest factors up to 7 . In addition, true rms measurement can be performed directly on signals containing both ac and de components.
Model 442 is available in three low drift selections offering maximum drift performance over 0 to $+70^{\circ} \mathrm{C}$ range; model $442 \mathrm{~L}: \pm(35 \mu \mathrm{~V} \pm 0.01 \%$ of rdg. $) /{ }^{\circ} \mathrm{C}$ max; model $442 \mathrm{~K}: \pm(50 \mu \mathrm{~V}$ $\pm 0.01 \%$ of rdg. $) /{ }^{\circ} \mathrm{C}$ max; model $442 \mathrm{~J}: \pm(100 \mu \mathrm{~V} \pm 0.01 \%$ of rdg. $) /{ }^{\circ} \mathrm{C}$ max.

## WHERE TO USE MODEL 442

Excellent untrimmed performance along with simple, optional trims make model 442 the ideal component for all types of laboratory and OEM rms instrumentation where wideband measurements must be made with high accuracy. Model 442 is ideally suited for measuring thermal noise, transistor noise and switch contact noise. True rms measurement is the only technique to accurately measure system noise and thereby assist the designer in reducing this noise. Model 442 is also useful for measuring mechanical phenomena such as strain, stress,

vibration, shock, expansion and contraction. The electrical signals produced by these mechanical actions are often noisy, nonperiodic, nonsinusoidal and superimposed on dc levels, therefore requiring true rms devices for accurate measurements.
Model 442 is also required for accurate measurements on low repetition rate pulse trains. For pulse trains with crest factors of 10 , a 3 dB bandwidth of 400 times the pulse rate is required to achieve $1 \%$ accuracy and 4000 times the pulse rate is needed for $0.1 \%$ accuracy.
Model 442 may also be connected (see Figure 3) to measure the MEAN SQUARE of a signal ( $e_{o}=\overline{\mathrm{e}_{\mathrm{in}}{ }^{2}} / \mathrm{V}_{\mathrm{R}}$ ). The Mean Square of a random signal is equal to the variance ( $\sigma^{\mathbf{2}}$ ).

## TOTAL ACCURACY

Total output error is specified as the sum of two components; a fixed term plus a percentage of output signal. Model 442 has a rated sinewave accuracy of $\pm 1 \mathrm{mV} \pm 0.05 \%$ max (externally trimmed), which for a one volt rms sinewave, results in a $\pm 1.5 \mathrm{mV}$ maximum error ( $\pm 1 \mathrm{mV}$ fixed error plus $\pm 0.5 \mathrm{mV}$ reading error). The fixed error component is comprised of output offsets and linearity errors. Both of these error terms have been minimized in the model 442 as`a result of special output circuit design and sophisticated factory offset trim procedures. Output offset can be adjusted for minimum error by means of an external adjustment (see Figure 2). The \% of reading error is attributed to nonlinearity and scale factor errors. Scale factor error may also be reduced by external adjustment of an optional $5 \mathrm{k} \Omega$ potentiometer (see Figure 2).

## SPECIFICATIONS

(typical @ $+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \mathrm{dc}$, unless otherwise noted)

| MODEL | 442J | 442K | 442 L |
| :---: | :---: | :---: | :---: |
| TRANSFER EQUATION | $c_{0}=\sqrt{\text { avg }\left(\mathrm{c}_{\mathrm{in}}\right)^{2}}$ | * | * |
| ACCURACY ${ }^{\prime}$ | . |  |  |
| Total Error, Sinewave Input, $\mathrm{f} \leqslant 20 \mathrm{kHz}$ |  |  |  |
| No External Adjustment |  | - |  |
| Input Range: 0 to $2 \mathrm{~V}_{\mathrm{rms}}$ | $\pm 2 \mathrm{mV} \pm 0.15 \%$ of Rdg., max | * | * |
| External Adjustment |  |  |  |
| Input Range: 0 to $2 \mathrm{~V}_{\text {rms }}$ | $\pm 1 \mathrm{mV} \pm 0.05 \%$ of Rdg., max | * | * |
| (10mV $\mathrm{mms}^{\text {to }} 2 \mathrm{~V}_{\mathrm{mms}}$ | $\pm 0.5 \mathrm{mV} \pm 0.05 \%$ of Rdg., max | * | * |
| Additional Error, Sinewave Input, |  | - |  |
| $20 \mathrm{kHz} \leqslant \mathrm{f} \leqslant 500 \mathrm{kHz}$ |  |  |  |
| With or Without External Adjustment |  |  |  |
| For Any Input Range | $( \pm 25 \mu \mathrm{~V} \pm 0.0025 \% \text { of Rdg) } \mathrm{x}$ $(\mathrm{f}(\mathrm{kHz})-20 \mathrm{kHz})$ |  |  |
|  | $\left(\frac{\mathrm{f}(\mathrm{kHz})-20 \mathrm{kHz}}{1 \mathrm{kHz}}\right), \quad \max$ | * | * |
| vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ), max | $\pm 100 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ plus | $\pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \text { plus }$ | $\pm 35 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \text { plus }$ |
|  | $\pm 0.01 \% \text { of } \mathrm{Rdg} . /^{\circ} \mathrm{C}$ | $\pm 0.01 \% \text { of Rdg. } / /^{\circ} \mathrm{C}$ | $\pm 0.01 \% \text { of Rdg. } \sigma^{\circ} \mathrm{C}$ |
| vs. Supply Voltage | $\pm 0.1 \mathrm{mV} / \%$ | * | - |
| Warm-Up Time | 5 minutes | * | * |
| FREQUENCY RESPONSE, SINEWAVE INPUT |  |  |  |
| $\pm 1 \%$ Reading Error |  |  |  |
| Input: $7 \mathrm{~V}_{\text {ras }}$ | 500 kHz | * | * |
| $2 \mathrm{~V}_{\mathrm{mms}}$ | 700 kHz | * | * |
| $1 \mathrm{~V}_{\mathrm{mms}}$ | 800 kHz | * | * |
| $0.2 \mathrm{~V}^{\mathrm{ms}}$ | 120 kHz | * | * |
| $0.1 V_{\mathrm{mms}}$ | 80 kHz | * | * |
| $0.01 \mathrm{~V}_{\mathrm{mms}}$ | 25 kHz | * | * |
| -3dB Reading Exror |  |  |  |
| Input: $7 \mathrm{~V}_{\text {rms }}$ | 5 MHz | * | * |
| $2 \mathrm{~V}_{\text {ms }}$ | 8 MHz | * | * |
| $1 \mathrm{~V}_{\mathrm{mbs}}$ | 7 MHz | * | * |
| $0.2 \mathrm{~V}_{\mathrm{mms}}$ | 3 MHz | * | * |
| $0.1 \mathrm{~V}_{\text {rms }}$ | 2 MHz | * | * |
| $0.01 \mathrm{~V}_{\text {rms }}$ | 300 kHz | * | * |
| Internal Filter Time Constant , | $1.5 \mathrm{~ms}$ | * | * |
| External Filter Time Constant ${ }^{2}$ | $15 \mathrm{~ms} / \mu \mathrm{F}$ | * | * |
| Total Averaging Time Constant ${ }^{2}$ | $1.5 \mathrm{~ms}+15 \mathrm{~ms} / \mu \mathrm{F}$ | * | * |
| CREST FACTOR |  |  |  |
| $\pm 0.2 \%$ Additional Reading Error | 7 | * | * |
| $\pm 0.5 \%$ Additional Reading Error | 10 | - | * |
| INPUT SPECIFICATIONS |  |  |  |
| Voltage |  |  |  |
| Signal Range | $\pm 10 \mathrm{~V}_{\text {peak }} \mathrm{min}$ | * | * |
| Safe lnput | $\pm \mathrm{V}_{S}$ | * | * |
| Impedance | $2.5 \mathrm{k} \Omega \pm 10 \%$ | * | * |
| OUTPUT SPECIFICATIONS ${ }^{3}$ |  |  |  |
| Rated Output |  |  |  |
| Voltage | $+10.0 \mathrm{~V} \mathrm{~min}$ | * | * |
| Current | +5 mA min | * | * |
| Impedance | $0.1 \Omega$ | * | * |
| Offset Voltage, @ $+25^{\circ} \mathrm{C}$ | $\pm 2 \mathrm{mV}$ max | * | * |
| With External $20 \mathrm{k} \Omega$ Trim Pot | Adjustable to Zero | * | * |
| POWER SUPPLY ${ }^{4}$ |  |  |  |
| Voltage, Rated Specifications | $\pm 15 \mathrm{~V}$ dc | * | * |
| Voltage, Operating | \pm (6 to 18$) \mathrm{V} \mathrm{dc}$ | * | - |
| Current, Quiescent | $\pm 12 \mathrm{~mA}$ | * | * |
| TEMPERATURE RANGE |  |  |  |
| Rated Performance | 0 to $+70^{\circ} \mathrm{C}$ | * | * |
| Operating | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * | * |
| Storage | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | * | * |
| CASE SIZE | $1.5{ }^{\prime \prime} \times 1.5^{\prime \prime} \times 0.4^{\prime \prime}$ | * | * |

- Specifications same as model 442J.
** Contact sales office for complete 4 page data sheet.
${ }^{\text {' }}$ Error is specified as the sum of two components: a fixed term plus a percentage of output signal (reading). Refer to TOTAL ACCURACY.
${ }^{2}$ Connect optional filter capacitor between pin 1 and pin 2 (see Figure 2). Pin 1 is protected for shorts to ground and
the positive supply voltage. Pin 1 is not protected for negative voltage greater than 1 volt.
${ }^{3}$ Protected for short circuit to ground and/or either supply voltage.
${ }^{\text {' }}$ Recommended power supply: Analog Devices' model 904.
Specifications subject to change without notice.


## Log-Antilog Amplifiers

## Contents

Page
Selection Guide ..... 8-3
General Information and Definitions of Specifications ..... 8-4
755N/P High dc Performance Log-Antilog Amplifier Module ..... 8-7
757N/P Log-Ratio Amplifier Module ..... 8-11
759N/P Low-Cost, Widest-Bandwidth Log-Antilog Amplifier Module ..... 8-7

## Selection Guide Log-Antilog Amplifiers

This Selection Guide includes both log/antilog amplifiers and log-ratio modules. The suffixes " $N$ " and " P " refer to the specified polarity of input current or voltage when connected as a log amplifier, or the polarity of output voltage as an antilog amplifier. " N " designates positive voltage, " P " negative.
General information and definitions of specifications can be found in the following pages. All specifications are typical at rated supply and load, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless noted otherwise.

| Model | Characteristics | $\begin{aligned} & \text { Vol I } \\ & \text { Page } \end{aligned}$ | $\begin{aligned} & \text { Vol II } \\ & \text { Page } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| Model 755N/P Log-antilog amplifier | High performance: $\pm 1 \%$ max log-conformity error for 6 decades of current ( 1 nA to 1 mA ) and 4 decades of voltage ( 1 mV to 10 V ), and $0.5 \%$ max conformity error for 4 decades of current ( 10 nA to $100 \mu \mathrm{~A}$ ) and 3 decades of voltage ( 1 mV to 1 V ), $1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.4^{\prime \prime}$ module. Antilog output range: 4 decades, 1 mV to $10 \mathrm{~V}, \mathrm{~K}=1,2,2 / 3 \mathrm{~V} /$ decade, $\mathrm{I}_{\text {ref }}=10 \mu \mathrm{~A}$ (externally adjustable). | 6-41 | 8-7 |
| Model 759N/P Log-antilog amplifier | Small size and low cost: $1.13^{\prime \prime} \times 1.13^{\prime \prime} \times 0.4^{\prime \prime}$ module, wide bandwidth 200 kHz @ $1 \mu \mathrm{~A}, \pm 2 \% \max \log$-conformity error for 5 decades of current ( 10 nA to 1 mA ) or 4 decades of voltage ( 1.0 mV to 10 V ), and $\pm 1 \% \max$ conformity error for 4 decades of current ( 20 nA to $200 \mu \mathrm{~A}$ ). Log operating range: 6 decades of current ( 1 nA to 1 mA ) and 4 decades of voltage ( 1 mV to 10 V ). Antilog output range: 4 decades ( 1 mV to 10 V ), $\mathrm{K}=1,2,2 / 3 \mathrm{~V} /$ decade, $\mathrm{I}_{\text {ref }}=10 \mu \mathrm{~A}$ (externally adjustable). | 6-41 | 8-7 |
| Model 757N/P Log-ratio module | Input dynamic range, 6 decades of current ( 1 nA to 1 mA ), either channel, $\log$ conformity error $\pm 1.0 \%$ max; for 4 decades ( 10 nA to $100 \mu \mathrm{~A}$ ), log conformity error $\pm 0.5 \%$ max. Log of voltage by using external resistors. $\mathrm{K}=1 \mathrm{~V} /$ decade, $\pm 1 \%$, max, or externally programmable. Can be used for antilog operations. | 6-43 | 8-11 |

In addition to the products in this Section, Analog Devices also manufactures digital-to-analog converters with logarithmic properties (e.g., AD7111), for use in digital control of gain and in the design of moderate-resolution A/D converters with wide dynamic range. They are to be found in Section 10 of Volume I.

## Orientation

## Log-Antilog Amplifiers

The devices catalogued in this section are complete, self-contained modules that provide output voltage proportional to the logarithm or the antilogarithm (exponential) of an input quantity. These modules operate on the instantaneous values of inputs from dc to an upper cutoff frequency below 1 MHz .

## LOGS AND LOG RATIOS

In the logaritbmic mode, the ideal output equation is

$$
\mathrm{E}_{\mathrm{o}}=-K \log _{10}\left(\frac{\mathrm{I}_{\mathrm{in}}}{\mathrm{I}_{\mathrm{ref}}}\right)
$$

$E_{o}$ can be positive or negative; it is zero when the ratio is unity, i.e., $\mathrm{I}_{\mathrm{in}}=\mathrm{I}_{\text {ref }} . \mathrm{K}$ is the output scale constant; it is equal to the number of output volts corresponding to a decade* change of the ratio. In the 755 and $759 \log$ amplifiers, K is pin-programmable to be either $1 \mathrm{~V}, 2 \mathrm{~V}$, or $2 / 3 \mathrm{~V}$, or externally adjustable to any value $\geqslant 2 / 3 \mathrm{~V}$; in the model 757 log ratio amplifier, $K$ may be either a preset value of 1 V , or an arbitrary value adjustable by an external resistance ratio.
$\mathrm{l}_{\text {in }}$ is a unipolar input current within a 6 -decade range ( 1 nA to 1 mA ); it may be applied directly, as a current, or derived from an input voltage via an input resistor (in which case, the ratio becomes $\mathrm{E}_{\text {in }} /\left(\mathrm{R}_{\text {in }} \mathrm{I}_{\text {ref }}\right)=\mathrm{E}_{\text {in }} / \mathrm{E}_{\text {ref }}$. In models 755 and 759 , the magnitude of $\mathrm{I}_{\mathrm{ref}}$ is internally fixed at $10 \mu \mathrm{~A}$ ( $\mathrm{E}_{\text {ref }}=$ 0.1 V ) or externally adjusted; but model 757 is a log-ratio amplifier, in which both $\mathrm{I}_{\text {in }}$ and $\mathrm{I}_{\text {ref }}$ (or $\mathrm{E}_{\mathrm{in}}$ and $\mathrm{E}_{\text {ref }}$, using external scaling resistors) are input variables.
Each of the log amplifiers is available as a "P" or " N " option, depending on the polarity of the input voltage. Logarithms may be computed only for positive arguments, therefore the reference current must be of appropriate polarity to make the ratio positive. " N " indicates that the input current (or voltage) for the log mode is positive; " P " indicates that only negative voltage or current may be applied in the log mode. The polarity of $K$ also differs: $K$ is positive for " $N$ " versions and negative for " P " versions. Thus, +10 V applied to model 759 N , with $\mathrm{K}=+1 \mathrm{~V}$, would produce an output voltage, $\mathrm{E}_{\mathrm{o}}=-1 \mathrm{~V} \log (100)=-2 \mathrm{~V}$; on the other hand, -10 V applied to model 759 P , with $\mathrm{K}=1 \mathrm{~V}$, would produce an output voltage, $\mathrm{E}_{\mathrm{O}}=-(-1 \mathrm{~V}) \log (100)=+2 \mathrm{~V}$. The figure shows, in condensed form, the outputs of $P$ and $N$ log-amps, with differing $K$ values, for voltage and current inputs.
Log amplifiers in the log mode are useful for applications re quiring compression of wide-range analog input data, linearization of transducers having exponential outputs, and analog computing, ranging from simple translation of natural relationships in log form (e.g., computing absorbance as the logratio of input currents), to the use of logarithms in facilitating analog computation of terms involving arbitrary exponents and multi-term products and ratios.

[^10]

Output vs. Input of Model 755N \& 755P in Log Connection (Log Input Scales), Showing Voltages, and Polarity Relationships

## ANTILOGS

In the antilogarithmic (exponential) mode, the ideal output equation is

$$
E_{0}=E_{\text {ref }} \exp _{10}\left(-E_{\text {in }} / K\right)
$$

$\mathrm{E}_{\text {in }}$ can be positive or negative; when it is zero, $\mathrm{E}_{\mathrm{o}}=\mathrm{E}_{\text {ref }}$. However, $\mathrm{E}_{\mathrm{o}}$ is always of single polarity, positive for " N " versions, negative for " $P$ " versions. Thus, for 759P, connected for $K=-2 V$, if $E_{i n}=+4 \mathrm{~V}$, and $E_{r e f}=-0.1 \mathrm{~V}$, then
$E_{o}=-0.1 \mathrm{~V} \cdot 10^{-4 /-2}$, or -10 V ; if $\mathrm{E}_{\text {in }}=-4 \mathrm{~V}$, then $\mathrm{E}_{\mathrm{o}}=-0.1 \mathrm{~V} \cdot 10^{-(-4) /-2}=-1 \mathrm{mV}$. The figure on the next page shows, in condensed form, the outputs of $P$ and $N \log$ amps, connected for antilogarithmic operation, with different K values.
Antilog amplifiers are useful for applications requiring expansion of compressed data, linearization of transducers having logarithmic outputs, analog function fitting or function generation, to obtain relationships or generate curves having volt-age-programmable rates of growth or decay, and in analog computing, for such functions as compound multiplication and division of terms having differing exponents.


> Antilog Operator Response Curves, Semilog Scale $E_{0}=E_{R E F} 10 V / N /-K$

## LOG-ANTILOG AMPLIFIER PERFORMANCE

Considerable information regarding log- and antilog-amplifier circuit design, performance, selection, and applications is to be found in the NONLINEAR CIRCUITS HANDBOOK ${ }^{1}$. Several salient points will be covered here, and specifications will be defined.
A log/antilog amplifier consists of an operational amplifier and an element with antilogarithmic transconductance (i.e., the voltage into the element produces a current that is an exponential function of the voltage). As the figure shows, for logarithmic operations, the input current is applied at the opamp summing point, and the feedback circuit causes the amplifier output to produce whatever voltage is required to provide a feedback current that will exactly balance the input current.

In antilog operation, the input voltage is applied directly to the input of the antilog element, producing an exponential input current to the op-amp circuit. The feedback resistance transduces it to an output voltage.

a) Log/Antilog Amplifier Connected in the Log Mode $(K=1)$

[^11]

## b) Log/Antilog Amplifier Connected in the Exponential Mode

The wide range of log/exponential behavior is made possible by the exponential current-voltage relationship of transistor base-emitter junctions,

$$
I=I_{0}(\epsilon q V / k T-1) \cong I_{0} \epsilon q V / k T
$$

and $V=(k T / q) \ln \left(1 / I_{0}\right)$
where $I$ is the collector current, $I_{0}$ is the extrapolated current for $\mathrm{V}=0, \mathrm{~V}$ is the base-emitter voltage, $\mathrm{q} / \mathrm{k}\left(11605^{\circ} \mathrm{K} / \mathrm{V}\right)$ is the ratio of charge of an electron to Boltzmann's constant, and $T$ is junction temperature kelvin. In log/antilog devices, two matched transistors are connected so as to subtract the junction voltages associated with the input and reference currents, making the ratio independent of $I_{0}$ 's variation with temperature.

$$
\begin{aligned}
\Delta \mathrm{V} & =(\mathrm{kT} / \mathrm{q}) \ln \left(\mathrm{I}_{\text {in }} / \mathrm{I}_{\mathrm{o}}\right)-(\mathrm{kT} / \mathrm{q}) \ln \left(\mathrm{I}_{\text {ref }} / \mathrm{I}_{\mathrm{O}}\right) \\
& =(\mathrm{kT} / \mathrm{q})\left(\ln \mathrm{I}_{\text {in }}-\ln \mathrm{I}_{\text {ref }}\right)+(\mathrm{kT} / \mathrm{q})\left(\ln \mathrm{I}_{\mathrm{o}}-\ln \mathrm{I}_{\mathrm{o}}\right) \\
& =(\mathrm{kT} / \mathrm{q}) \ln \left(\mathrm{I}_{\text {in }} / \mathrm{I}_{\text {ref }}\right)
\end{aligned}
$$

The temperature-dependence of gain is compensated for by a resistive attenuator that uses a temperature-sensitive resistor for compensation. The attenuator also produces amplification of $K$ to the specified nominal values, e.g., from the basic $59 \mathrm{mV} /$ decade ( $\mathrm{kT} / \mathrm{q}$ ) $\ln 10$ at room temperature) to 1V/decade.
Errors are introduced by the offset current of the amplifier, and the offset voltage, for voltage inputs; by inaccuracy of the reference current (or the effective reference voltage, for voltage inputs) in fixed-reference devices; and by inaccuracy of setting K. Additional errors are introduced by drift of these parameters with temperature. At any temperature, if these parameters are nulled out, there remains a final irreducible difference between the actual output and the theoretical output, called log-conformity error, which is manifested as a "nonlinearity" of the input-output plot on semilog paper. Best $\log$ conformity is realized away from the extremities of the rated signal range. For example, log-conformity error of model 755 is $\pm 1 \%$ maximum, referred to the input, over the entire 6 -decade range from 1 nA to 1 mA ; but it is only $\pm 0.5 \%$ maximum over the 4 decade range from 10 nA to $100 \mu \mathrm{~A}$. A plot of $\log$ conformity error for model 759 is shown here.

Errors occurring at the input, and log-conformity errors, can only be observed at the output, but it is useful to refer them to the input (RTI). Equal percentage errors at the input, at what-


## Log Conformity Error for Models 759N and 759P

ever input level, produce equal incremental errors at the output, for a given value of $K$. For example, if $K=1$, and the RTI $\log$-conformity error is $+1 \%$, the magnitude of the output error will be

$$
\begin{aligned}
\text { Error } & =\text { Actual output }- \text { ideal output } \\
& =1 \mathrm{~V} \cdot \log \left(1.01 \mathrm{I} / \mathrm{Ir}_{\text {ref }}\right)-1 \mathrm{~V} \cdot \log \left(\mathrm{I} / \mathrm{I}_{\text {ref }}\right) \\
& =1 \mathrm{~V} \cdot \log 1.01=0.0043 \mathrm{~V}=4.3 \mathrm{mV}
\end{aligned}
$$

If, in this example, the input range happens to be 5 decades, the corresponding output range will be 5 volts, and the 4.3 mV log-conformity error, as a percentage of total output range, will be less than $0.1 \%$. Because this ambiguity can prove confusing to the user, it is important that a manufacturer specify whether the error is referred to the input or the output. The table below indicates the conversion between RTI percentage and output error-magnitudes, for various percent errors, and various values of $K$.

## LOG OUTPUT ERROR (mV)

| \% ERROR RTI | $\mathrm{K}=1 \mathrm{~V}$ | $\mathrm{~K}=2 \mathrm{~V}$ | $\mathrm{~K}=(2 / 3) \mathrm{V}$ |
| :---: | :---: | :---: | :---: |
| 0.1 | 0.43 | 0.86 | 0.28 |
| 0.5 | 2.2 | 4.3 | 1.4 |
| 1.0 | 4.3 | 8.6 | 2.9 |
| 2.0 | 8.6 | 17. | 5.7 |
| 3.0 | 13. | 26. | 8.6 |
| 4.0 | 17. | 34. | 11. |
| 5.0 | 21. | 42. | 14. |
| 10.0 | 41. | 83. | 28. |

For antilog operations, input and output errors are interchanged.
To arrive at the total error, an error budget should be made up, taking into account each of the error sources, and its contribution to the total error, over the temperature range of interest.
Dynamic response of $\log$ amps is a function of the input level. Small-signal bandwidths of ac input signals biased at currents above $1 \mu \mathrm{~A}$ tend to be roughly comparable. However, below $1 \mu \mathrm{~A}$, bandwidth tends to be in rough proportion to current level. Similarly, rise time depends on step magnitude and direction - step changes in the direction of increasing current are responded to more quickly than step decreases of current.

## DEFINITIONS OF SPECIFICATIONS

Log-Conformity Error When the parameters have been adjusted to compensate for offset, scale-factor, and reference errors, the log-conformity error is the deviation of the resulting function from a straight line on a semilog plot over the range of interest.
Offset Current ( $\mathrm{I}_{\mathrm{os}}$ ) is the bias current of the amplifier, plus any stray leakage currents. This parameter can be a significant source of error when processing signals in the nanoampere region. Its contribution in antilog operation is negligible.
Offset Voltage ( $\mathrm{E}_{\mathrm{os}}$ ) depends on the operational amplifier used for the log operation. Its effect is that of a small voltage in series with the input resistor. For current-logging operations, with high-impedance sources, its error contribution is negligible. However, for voltage logging, it modifies the value of $\mathrm{V}_{\text {in }}$. Though it can be adjusted to zero at room temperature, its drift over the temperature range should be considered. In anti$\log$ operation, $\mathrm{E}_{\text {os }}$ appears at the output as an essentially constant voltage; its percentage effect on error is greatest for small outputs.
Reference Current ( $\mathrm{I}_{\mathrm{ref}}$ ) is the effective internally-generated current-source output to which all values of input current are compared. $\mathrm{I}_{\text {ref }}$ tolerance appears as a dc offset at the output; it can be adjusted towards zero by adjusting the reference current, adding a voltage to the output by injecting a current into the scale-factor attenuator, or simply by adding a constant bias at the output's destination.

Reference Voltage ( $\mathrm{E}_{\mathrm{ref}}$ ) is the effective internally generated voltage to which all input voltages are compared. It is related to $I_{\text {ref }}$ by the equation: $E_{\text {ref }}=I_{\text {ref }} R_{\text {in }}$, where $R_{\text {in }}$ is the value of input resistance. Typically, $I_{\text {ref }}$ is less stable than $R_{i n}$; therefore, practically all the tolerance is due to $\mathrm{I}_{\mathrm{ref}}$.
Scale Factor (K) is the voltage change at the output for a decade (i.e., $10: 1$ ) change at the input, when connected in the $\log$ mode. Error in scale factor is equivalent to a change in gain, or slope (on a semilog plot), and is specified in percent of the nominal value.

## FEATURES

High Accuracy: Models 755N, 755P
Wideband: Models 759N, 759P
Complete Log/Antilog Amplifiers: External Components Not Required
Temperature-Compensated Internal Reference
6 Decades Current Operation: 1nA to 1mA
1\% max Error: 1nA to 1 mA (755)
20nA to $200 \mu \mathrm{~A}$ (759)
4 Decades Voltage Operation: 1 mV to 10 V
1\% max Error: 1mV to 10 V (755)
1 mV to 2 V (759)
Small Size: $1.1^{\prime \prime} \times 1.1^{\prime \prime} \times 0.4^{\prime \prime}$

## GENERAL DESCRIPTION

The models $755 \mathrm{~N}, 755 \mathrm{P}$ and $759 \mathrm{~N}, 759 \mathrm{P}$ are low cost dc logarithmic amplifiers offering conformance to ideal log operation over 6 decades of current ( 1 nA to 1 mA ) and 4 decades ' of voltage ( 1 mV to 10 V ). For high accuracy requirements, models $755 \mathrm{~N}, 755 \mathrm{P}$ offer maximum nonconformity of $0.5 \%$, from 10 nA to 1 mA , and 1 mV to 1 V . For wideband applications, the models $759 \mathrm{~N}, 759 \mathrm{P}$ provide fast response ( 300 kHz (@ ISIG $=10 \mu \mathrm{~A}$ to 1 mA ) and feature maximum nonconformity of $1 \%$ from 20 nA to $200 \mu \mathrm{~A}$, and 1 mV to 2 V . The models 755 N and 759 N compute the log of positive (+) input signals, while the models $755 \mathrm{P}, 759 \mathrm{P}$ compute the log of negative ( - ) signals.
Designed for ease of use, the models $755 \mathrm{~N} / \mathrm{P}$ and $759 \mathrm{~N} / \mathrm{P}$ are complete, temperature compensated log/antilog amplifiers packaged in a compact epoxy-encapsulated module. External components are not required for logging currents over the complete 6 decade range of $1 \mu \mathrm{~A}$ to 1 mA . Both the scale factor ( $\mathrm{K}=2,1$, or $2 / 3$ volt/decade) and $\log /$ antilog operation are selected by simple pin connection. In addition, both the internal $10 \mu \mathrm{~A}$ reference current as well as the offset voltage may be externally adjusted to improve overall accuracy.
The models 755 and 759 are ideally suited as an alternative to in-house designs of OEM applications. Advanced design techniques and superior performance place the 755 and 759 ahead of competitive designs in terms of price, performance and package design.

## APPLICATIONS

When connected in the current or voltage logging configuration, as shown in Figure 1, the models 755 and 759 may be used in several key applications. A plot of input current versus output voltage is also presented to illustrate the log amplifier's transfer characteristics.



Figure 1. Functional Block Diagram and Transfer Function

## SPECIFICATIONS

| MODEL | 755N/P |  | 759N/P |  |
| :---: | :---: | :---: | :---: | :---: |
| TRANSFER FUNCTIONS Current Mode | $\mathrm{C}_{0}=-K \log _{10} \frac{\mathrm{I}_{\mathrm{II}}}{\mathrm{I}_{\text {REF }}}$ |  | - |  |
| Voltage Mode | $\mathrm{c}_{0}=-K \log _{10} \frac{E_{S K_{i}}}{E_{R E F}}$ |  | - |  |
| Antilog Mode | $\mathrm{c}_{0}=\mathrm{E}_{\mathrm{R}}$ | $10\left(\frac{\mathrm{E}_{\mathrm{SIG}}}{\mathrm{~K}}\right)$ | * |  |
| TRANSFER FUNCTION PARAMETERS |  |  |  |  |
| Scale Factor ( K ) Selections. Error $¢+25^{\circ} \mathrm{C}$ | $\pm 1 \%$ max |  | * |  |
| vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) | $\pm 0.04 \%{ }^{\circ} \mathrm{C}$ max |  | * |  |
| Reference Voltage ( $\mathrm{E}_{\text {REF }}$ ) ${ }^{\mathbf{2}}$ | 0.1 V |  | - |  |
| Error © $+25^{\circ} \mathrm{C}$ | $\begin{aligned} & \pm 3 \% \max \\ & \pm 0.1 \% \rho^{\circ} \mathrm{C} \text { max } \end{aligned}$ |  | $\begin{aligned} & \pm 4 \% \max \\ & \pm 0.05 \% /{ }^{\circ} \mathrm{C} \end{aligned}$ |  |
| vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) |  |  |  |  |
| Reference Current ( $\left.\mathrm{t}_{\text {REF }}\right)^{\mathbf{2}}$ | $10 \mu \mathrm{~A}$ |  | * |  |
| Error (8) $+25^{\circ} \mathrm{C}$ | $\begin{aligned} & \pm 3 \% \max \\ & \pm 0.1 \% /^{\circ} \mathrm{C} \max \end{aligned}$ |  |  |  |
| vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) |  |  |  |  |
| MAXIMUM LOG CONFORMITY ERROR. |  |  |  |  |
| SIG RANGE ESIG RANGE | RTI | $\underline{\operatorname{RTO}}$ (K*1) | RTI | RTO (K=1) |
| 1 nA to 10 nA | $\pm 1 \%$ | $\pm 4.3 \mathrm{mV}$ | 士5\% | $\pm 21 \mathrm{mV}$ |
| 10 nA to 20nA | $\pm 0.5 \%$ | $\pm 2.17 \mathrm{mV}$ | $\pm 2 \%$ | $\pm 8.64 \mathrm{mV}$ |
| 20 nA to $100 \mu \mathrm{~A}$ (mV to 1V | $\pm 0.5 \%$ | $\pm 2.17 \mathrm{mV}$ | $\pm 1 \%$ | $\pm 4.3 \mathrm{mV}$ |
| $100 \mu \mathrm{~A}$ to $200 \mu \mathrm{~A} \quad 1 \mathrm{~V}$ to 2 V | $\pm 1 \%$ | $\pm 4.3 \mathrm{mV}$ | \$1\% | $\pm 4.3 \mathrm{mV}$ |
| $200 \mu \mathrm{~A}$ to $1 \mathrm{~mA} \quad 2 \mathrm{~V}$ to 10 V | $\pm 1 \%$ | $\pm 4.3 \mathrm{mV}$ | $\pm 2 \%$ | $\pm 8.64 \mathrm{mV}$ |
| INPUT SPECIFICATIONS |  |  |  |  |
| Current Signal Range |  |  |  |  |
| Model 755N, 759N | $+\ln A$ to $+1 m A \min$ |  | - |  |
| Model 755P, 759P | -1r.A to -1mA min |  | - |  |
| Max Safe Input Current | $\pm 10 \mathrm{~mA}$ max |  | * |  |
| Bias Current (8) $+25^{\circ} \mathrm{C}$ <br> vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) | $\begin{aligned} & (0,+) 10 \mathrm{pA} \max \\ & \mathbf{x}^{2 /+10^{\circ} \mathrm{C}} \end{aligned}$ |  | $(0,+) 200 \mathrm{pA} \max$ |  |
| Voltage Signal Range (Log Mode) |  |  |  |  |
| Model 755N, 759N | +1 mV to +10 V min |  | * |  |
| Model 75SP, 759P | -1 mV to -10 V min |  | * |  |
| Voltage Signal Range. Antilog Mode Model 755N, 755P | $-2 \leqslant \frac{E_{S I C}}{K}<2$ |  | * |  |
| Offset Voltage © $+\mathbf{2 5}{ }^{\circ} \mathrm{C}$ (Adjustable to 0 ) vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) vs. Supply Voltage | $\pm 400 \mu \mathrm{~V} \max$ <br> $\pm 15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max |  | $\pm 2 \mathrm{mV}$ max | ${ }_{*}^{ \pm 10 \mu \mathrm{~V} / \mathrm{C}}$ |
| FREQUENCY RESPONSE, Sinewave |  |  |  |  |
| Small Signal Bandwidth, -3dB |  |  |  |  |
| $L_{\text {SIG }}=1 \mathrm{nA}$ | 80 Hz |  | 250 |  |
| ${ }^{\text {SIG }}=1 \mu \mathrm{~A}$ | 10 kHz |  | 100 k |  |
| $L_{\text {SIG }}=10 \mu \mathrm{~A}$ | 40 kHz |  | 200 k |  |
| $\mathrm{I}_{\text {SIG }}=1 \mathrm{~mA}$ | 100 kH |  | 2001 |  |
| RISE TIME |  |  |  |  |
| Increasing Input Current |  |  |  | , |
| 10 nA to 100 nA | $100 \mu \mathrm{~s}$ |  | 20رs |  |
| 100 nA to $1 \mu \mathrm{~A}$ | $7 \mu \mathrm{~s}$ |  | $3 \mu \mathrm{~s}$ |  |
| $1 \mu \mathrm{~A}$ to 1 mA | $4 \mu \mathrm{~s}$ |  | $2.5 \mu \mathrm{~s}$ |  |
| Decreasing Input Current |  |  |  |  |  |
| 1 mA to $1 \mu \mathrm{~A}$ | $7 \mu \mathrm{~s}$ |  | $3 \mu \mathrm{~s}$ |  |
| $1 \mu \mathrm{~A}$ to 100 nA | $30 \mu \mathrm{~s}$ |  | $10 \mu \mathrm{~s}$ |  |
| 100 nA to 10 nA | $400 \mu \mathrm{~s}$ |  | $80 \mu \mathrm{~s}$ |  |
| INPUT NOISE |  |  |  |  |
| Voltage, 10 Hz to 10 kHz | $2 \mu \mathrm{~V} \mathrm{rms}$ |  | $10 \mu \mathrm{~V}$ rms |  |
| Current, 10 Hz to 10 kHz | 2pArms |  | 10 pA rms |  |
| OUTPUT SPECIFICATIONS ${ }^{3}$ |  |  |  |  |
| Rated Output |  |  | * |  |
| Voltage | $\pm 10 \mathrm{~V}$ min |  |  |  |  |
| Current |  |  |  |  |
| Log Mode | $\pm 5 \mathrm{~mA}$ |  | - |  |
| Antilog Mode | $\pm 4 \mathrm{~mA}$ |  | - |  |
| Resistance | $0.5 \Omega$ |  |  |  |
| POWER SUPPLY ${ }^{4}$ |  |  |  |  |
| Rated Performance | $\pm \pm 15 \mathrm{Vdc}$ |  | - |  |
| Operating |  |  | $\pm 4 \mathrm{~mA}$ |  |
| Current, Quiescent | $\pm 7 \mathrm{~mA}$ |  |  |  |  |
| TEMPERATURE RANGE |  |  |  |  |
| Rated Performance | $\begin{aligned} & 0 \text { to }+70^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ |  | * |  |
| Operating |  |  |  |  |  |
| Storage |  |  | - |  |
| CASE SIZE $^{5}$ ( $\mathrm{W} \times \mathrm{L} \times \mathrm{H}$ ) | $\begin{aligned} & 1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.4^{\prime \prime} \\ & (38 \times 38 \times 10.4) \end{aligned}$ |  | $\begin{aligned} & 1.125^{\prime \prime} \times 1.125^{\prime \prime} \times 0.4^{\prime \prime} \\ & (29 \times 29 \times 10.4) \end{aligned}$ |  |

-Specifications same as $755 \mathrm{~N} / \mathrm{P}$.
${ }^{1}$ Use terminal 1 for $\mathrm{K}=1 \mathrm{~V} /$ decade; terminal 2 for $\mathrm{K}=2 \mathrm{~V} /$ decade; terminals 1 or 2
(shorted together) for $\mathrm{K}=2 / 3 \mathrm{~V} / \mathrm{dec}$ ade.
${ }_{3}^{3}$ Specification is + for models $755 \mathrm{~N}, 759 \mathrm{~N}$; for $755 \mathrm{P}, 759 \mathrm{P}$.
${ }^{3}$ No damage due to any pin being shorted to ground.
${ }^{4}$ Recommended power supply, model 904, $\pm 15 \mathrm{~V}$ (88) $\pm 50 \mathrm{~mA}$ output.
Case size in inches ( mm ).
Specifications subject to change without notice.
*Optional $100 \mathrm{k} \Omega$ external trim pot. Input offset voltage may be adjusted to zero with trim pot connected as shown. With trim terminal 9 left open, input offset voltage will be $\pm 0.4 \mathrm{mV}$ (755) or $\pm 2 \mathrm{mV}$ (759) maximum.

## MATING SOCKET AC1016



Figure 2. Transfer Curves

## PRINCIPLE OF OPERATION

Log operation is obtained by placing the antilog element in the feedback loop of the op amp as shown in Figure 1. At the summing junction, terminal 5 , the input signal current to be processed is summed with the output current of the antilog element. To attain a balance of these two currents, the op amp provides the required output voltage to the antilog feedback element. Under these conditions the ideal transfer equation ( $K=1$ ) is:

$$
e_{\mathrm{OUT}}=1 \mathrm{~V} \log _{10} \mathrm{I}_{\mathrm{SIG}} / I_{\mathrm{REF}}
$$

The log is a mathematical operator which is defined only for numbers, which are dimensionless quantities. Since an input current would have the dimensions of amperes it must be referenced to another current, $\mathrm{I}_{\text {REF }}$, the ratio being dimensionless. For this purpose a temperature compensated reference of $10 \mu \mathrm{~A}$ is generated internally.
The scale factor, $K$, is a multiplying constant. For a change in input current of one decade (decade = ratio of $10: 1$ ), the output changes by K volts. K may be selected as 1 V or 2 V by connecting the output to pin 1 or 2 , respectively. If the output is connected to both pins 1 and $2, \mathrm{~K}$ will be $2 / 3 \mathrm{~V}$.

## REFERRING ERRORS TO INPUT

A unique property of log amplifiers is that a de error of any given amount at the output corresponds to a constant percent of the input, regardless of input level. To illustrate this, consider the output effects due to changing the input by $1 \%$.
The output would be:

$$
\begin{aligned}
& \mathrm{e}_{\mathrm{OUT}}=1 \mathrm{~V} \log _{10}\left(\mathrm{I}_{\mathrm{SIG}} / \mathrm{I}_{\mathrm{REF}}\right)(1.01) \text { which is equivalent to: } \\
& \mathrm{e}_{\mathrm{OUT}}=\underbrace{1 \mathrm{~V} \log _{10}\left(\mathrm{I}_{\mathrm{SIG}} / \mathrm{I}_{\mathrm{REF}}\right)}_{\text {Initial Value }} \underbrace{ \pm 1 \mathrm{~V} \log _{10}(1.01)}_{\text {Change }}
\end{aligned}
$$

The change in output, due to a $1 \%$ input change is a constant value of $\pm 4.3 \mathrm{mV}$. Conversely, a dc error at the output of $\pm 4.3 \mathrm{mV}$ is equivalent to a change at the input of $1 \%$. An abbreviated table is presented below for converting between errors referred to output (R.T.O.), and errors referred to input (R.T.I.).

| ERROR R.T.I. | ERROR R.T.O. |  |  |
| :---: | :--- | :--- | :--- |
|  | $\mathrm{K}=1$ | $\mathrm{~K}=2$ | $\mathrm{~K}=2 / 3$ |
| $0.1 \%$ | 0.43 mV | 0.86 mV | 0.28 mV |
| 0.5 | 2.17 | 4.34 | 1.45 |
| 1.0 | 4.32 | 8.64 | 2.88 |
| 3.0 | 12.84 | 25.68 | 8.56 |
| 4.0 | 17.03 | 34.06 | 11.35 |
| 5.0 | 21.19 | 42.38 | 14.13 |
| 10.0 | 41.39 | 82.78 | 27.59 |

Table 1. Converting Output Error in $m V$ to Input Error in \%

## SOURCES OF ERROR

Log Conformity Error - Log conformity in logarithmic devices is a specification similar to linearity in linear devices. Log conformity error is the difference between the value of the transfer equation and the actual value which occurs at the output of the log module, after scale factor, reference and offset errors are eliminated to taken into account. The best linearity performance for the models 755,759 are obtained in the 5 decades from 10 nA to 1 mA . To obtain optimum performance, the input data should be scaled to this range.
Offset Voltage - The offset voltage, $\mathrm{E}_{\mathrm{os}}$, of models 755, 759 is the offset voltage of the internal FET amplifier. This voltage appears as a small dc offset voltage in series with the input terminals. For current logging applications, its error contribution is negligible. However, for log voltage applications, best performance is obtained by an offset trim adjustment.
Bias Current - The bias current of models 755, 759 is the bias current of the internal FET amplifier. This parameter can be a significant source of error when processing signals in the nanoamp region. For this reason, the bias current for model 755 is

Reference Current $-\mathrm{I}_{\text {REF }}$ is the internally generated current source to which all input currents are compared. $\mathrm{I}_{\text {REF }}$ tolerance errors appear as a dc offset at the output. The specified value of $\mathrm{I}_{\text {REF }}$ is $\pm 3 \%$ referred to the input, and, from Table 1 , corresponds to a dc offset of $\pm 12.84 \mathrm{mV}$ for $\mathrm{K}=1$. This offset is independent of input signal and may be removed by injecting a current into terminal 1 or 2 .
Reference Voltage $-\mathrm{E}_{\mathrm{REF}}$ is the effective internally generated voltage to which all input voltages are compared. It is related to $\mathrm{I}_{\text {REF }}$ through the equation:
$\mathrm{E}_{\mathrm{REF}}=\mathrm{I}_{\mathrm{REF}} \times \mathrm{R}_{\mathrm{IN}}$, where $\mathrm{R}_{\mathrm{IN}}$ is an internal 10k $\Omega$, precision resistor. Virtually all tolerance in $E_{R E F}$ is due to $I_{\text {REF }}$. Consequently, variations in $I_{R E F}$ cause a shift in $E_{R E F}$.
Scale Factor - Scale factor is the voltage change at the output for a decade (i.e., 10:1) change at the input, when connected in the log mode. Error in scale factor is equivalent to a change ${ }^{-}$ in gain, or slope, and is specified in per cent of the nominal value. An external adjustment may be performed if fine trimming is desired for improved accuracy.

## OPTIONAL EXTERNAL ADJUSTMENTS FOR LOG

 OPERATIONTrimming $\mathrm{E}_{\mathrm{OS}}$ - The amplifier's offset voltage, $\mathrm{E}_{\mathrm{OS}}$, may be trimmed for improved accuracy with the models 755,759 connected in its log circuit. To accomplish this, a $100 \mathrm{k} \Omega, 10$ turn pot is connected as shown in Figure 3. The input terminal, Pin 4 , is connected to ground. Under these conditions the output voltage is:

$$
\mathrm{e}_{\mathrm{OUT}}=-\mathrm{K} \log _{10} \mathrm{E}_{\mathrm{OS}} / \mathrm{E}_{\mathrm{REF}}
$$

To obtain an offset voltage of $100 \mu \mathrm{~V}$ or less, for $\mathrm{K}=1$, the trim pot should be adjusted until the output voltage is between +3 and +4 volts for models $755 \mathrm{~N}, 759 \mathrm{~N}$, and -3 V to -4 V for models $755 \mathrm{P}, 759 \mathrm{P}$.
For other values of $K$, the trim pot should be adjusted for an output of $e_{\text {OUT }}=3 \times \mathrm{K}$ to $4 \times \mathrm{K}$ where K is the scale factor.


Figure 3. Trimming $E_{O S}$ in Log Mode
Reference Current or Reference Voltage - The reference current or voltage of models 755,759 may be shifted by injecting a constant current into the unused scale factor terminal (Pin 1 or Pin 2). The current injected will shift the reference one decade, in accordance with the expression: $\mathrm{I}_{\mathrm{I}}=66 \mu \mathrm{~A} \log$ $10 \mu \mathrm{~A} / \mathrm{I}_{\text {REF }}(755), \mathrm{I}_{\mathrm{I}}=330 \mu \mathrm{~A} \log 10 \mu \mathrm{~A} / \mathrm{I}_{\text {REF }}$ ( 759 ), where $\mathrm{I}_{\mathrm{I}}=$ current to be injected and $\mathrm{I}_{\text {REF }}=$ the desired reference current.
By changing $\mathrm{I}_{\text {REF }}$, there is a corresponding change in $\mathrm{E}_{\mathrm{REF}}$ since, $E_{\text {REF }}=I_{\text {REF }} \times R_{\text {IN }}$. An alternate method for rescaling $\mathrm{E}_{\mathrm{REF}}$ is to connect an external $\mathrm{R}_{\mathrm{IN}}$, at the $\mathrm{I}_{\mathbb{N}}$ terminal (Pin 5) to supplant the $10 \mathrm{k} \Omega$ supplied internally (leaving it unconnected). The expression for $E_{R E F}$ is then, $E_{R E F}=R_{\text {IN }} I_{R E F}$. Care must be taken to choose $\mathrm{R}_{\mathrm{IN}}$ such that $\left(\mathrm{e}_{\mathrm{SIG}} \max \right) / \mathrm{R}_{\mathrm{IN}}$ $\leqslant 1 \mathrm{~mA}$.

Scale Factor (K) Adjustment - Scale factor may be increased from its nominal value by inserting a series resistor $\mathrm{R}_{\mathrm{S}}$ between the output terminal, Pin 3, and either terminal 1 or 2 . The table below should be consulted when making these scale factor changes.

CONNECT

| RANGE OF K | SERIES <br> R TO PIN | VALUE OR RS | NOTE |
| :--- | :---: | :---: | :---: |


| $2 / 3 \mathrm{~V}$ to 1.01 V | 1 | $\mathrm{R} \times(\mathrm{K}-2 / 3)$ | use pins 1,2 |
| :--- | :--- | :--- | :--- |
| 1.01 V to 2.02 V | 1 | $\mathrm{R} \times(\mathrm{K}-1)$ | use pin 1 |
| $>2.02 \mathrm{~V}$ | 2 | $\mathrm{R} \times(\mathrm{K}-2)$ | use pin 2 |

$\mathrm{R}=15 \mathrm{k} \Omega$ (755); $3 \mathrm{k} \Omega$ (759)
Table 2. Resistor Selection Chart for Shifting Scale Factor

## ANTILOG OPERATION

The models 755 and 759 may be used to develop the antilog of the input voltage when connected as shown in Figure 4. The antilog transfer function (an exponential), is:

$$
e_{\text {OUT }}=E_{\text {REF }} 10^{-e_{\mathbb{I N}} / K} \quad\left[-2 \leqslant e_{\mathbb{N}} / K \leqslant 2\right]
$$



Figure 4. Functional Block Diagram
Principle of Operation - The antilog element converts the voltage input, appearing at terminal 1 , to a current which is proportional to the antilog of the applied voltage. The current-to-voltage conversion is then completed by the feedback resistor in a closed-loop op amp circuit.
A more complete expression for the antilog function is:

$$
\mathrm{e}_{\mathrm{OUT}}=\mathrm{E}_{\mathrm{REF}} 10^{-\mathrm{e}_{\mathrm{IN}} / \mathrm{K}}+\mathrm{E}_{\mathrm{OS}}
$$

The terms $K, \mathrm{E}_{\mathrm{OS}}$, and $\mathrm{E}_{\text {REF }}$ are those described previously in the LOG section.
Offset Voltage ( $\mathrm{E}_{\mathrm{OS}}$ ) Adjustment - Although offset voltage of the antilog circuit may be balanced by connecting it in the $\log$ mode, and using the technique described previously, it may be more advantageous to use the circuit of Figure 5. In this configuration, offset voltage is equal to equT $/ 100$. Adjust for the desired null, using the 100 k trim pot. After adjusting, turn power off, remove the external $100 \Omega$ resistor, and the jumper from Pin 1 to +15 V . For 755P, 759P use the same procedure but connect Pin 1 to -15 V .


Figure 5. Trimming $E_{O S}$ in Antilog Mode
Reference Voltage ( $\mathbf{E}_{\text {REF }}$ ) Adjustment - In antilog operation, the voltage reference appears as a multiplying constant. $\mathrm{E}_{\mathrm{REF}}$ adjustment may be accomplished by connecting a resistor, R , from Pin 5 to $\operatorname{Pin} 3$, in place of the internal $10 \mathrm{k} \Omega$. The value of $R$ is determined by:

$$
\mathrm{R}=\mathrm{E}_{\mathrm{REF}} \text { desired } / 10^{-5} \mathrm{~A}
$$

Scale Factor (K) Adjustment - The scale factor may be adjusted for all values of K greater than $2 / 3 \mathrm{~V}$ by the techniques described in the $\log$ section. If a value of K less than $2 / 3 \mathrm{~V}$ is desired for a given application, an external op amp would be required as shown in Figure 6. The ratio of the two resistors is approximately:
$R 1 / R_{G}=(1 / K-1)$ where $K=$ desired scale factor


Figure 6. Method for Adjusting $K<? / 3 V$

## FEATURES

6 Decade Operation - 1nA to 1mA
$1 / 2 \%$ Log Conformity - 10 nA to $100 \mu \mathrm{~A}$
Symmetrical FET Inputs
Voltage or Current Operation
Temperature Compensated

## APPLICATIONS

Absorbence Measurements<br>Log Ratios of Voltages or Currents<br>Data Compression<br>Transducer Linearization

## GENERAL DESCRIPTION

Model 757 is a complete, temperature compensated, dc-coupled $\log$ ratio amplifier. It is comprised of two input channels for processing signals spanning up to 6 decades in dynamic range ( 1 nA to 1 mA ). By virtue of its symmetrical FET input stages, the 757 can accommodate this 6 decade signal range at either channel. Log conformity is maintained to within $1 / 2 \%$ over 4 decades of input ( 10 nA to $100 \mu \mathrm{~A}$ ) and to within $1 \%$ over the full input range. Unlike other log ratio designs, model 757 does not restrict the relative magnitude of the two signal inputs to achieve rated performance. Either input can be operated within the specified range regardless of the signal level at the other channel.

The model 757 log-ratio amplifier design makes available both input amplifier summing junctions. As a result, it can directly interface with photo diodes operating in the short-circuit current mode without the need of additional input circuitry.
The excellent performance of model 757 can be further improved by means of external scale factor and output offset adjustments. A significant feature of model 757 not found on competing devices is that, when the offset adjustment is used to establish a fixed bias at the output, the output offset level does not vary as a function of input signal magnitude. On other designs, the sensitivity of output offset to input levels results in output effects resembling log conformity errors.
Model 757 can operate with either current or voltage inputs. Its excellent performance makes it ideally suited for log ratio applications such as blood analysis, chromatography, chemical analysis of liquids and absorbence measurements.

## CURRENT LOG RATIO

Current log ratio is accomplished by model 757 when two currents, $\mathrm{I}_{\text {SIG }}$ and $\mathrm{I}_{\text {REF }}$, are applied directly to the input terminals (see Figure 1). The two log amps process these signals providing


- Figure 1. Functional Block Diagram of Model 757
voltages which are proportional to the log of their respective inputs. These voltages are then subtracted and applied to an output amplifier. The scale factor, when connected as shown, is $1 \mathrm{~V} / \mathrm{dec}$. However, higher scale factors may be achieved by connecting external scale factor adjusting resistors. (See section on optional adjustments and trims.)


## VOLTAGE LOG RATIO

The principle of operation for voltage log ratio is identical to that of current log ratio after the voltage signal has been converted to a current. To accomplish this conversion, an external resistor is attached from the voltage signal to the appropriate input current terminal of the 757 . Input currents are then determined by:

$$
\begin{gathered}
I_{\text {SIG }}=\frac{e_{1}-e_{\mathrm{os}_{1}}}{R_{1}}, I_{\text {REF }}=\frac{e_{2}-e_{\mathrm{os}_{2}}}{R_{2}} \\
e_{\mathrm{os}_{1}}=\text { Input Offset Voltage ( } I_{\text {SIG }} \text { Channel) } \\
e_{\mathrm{os}_{2}}=\text { Input Offset Voltage ( } I_{\text {REF }} \text { Channel) }
\end{gathered}
$$

| MODEL | 757N/P |
| :---: | :---: |
| TRANSFER FUNCTION ${ }^{1}$ <br> Current Mode <br> Voltage Mode | $\begin{aligned} & e_{0}=-K \log _{10} \frac{I_{\text {SIG }}}{I_{\text {REF }}} \\ & e_{0}=-K \log _{10}\left[\frac{\left(e_{1}-e_{\mathrm{os}_{4}}\right)}{\left(e_{2}-e_{\mathrm{os}_{2}}\right)} \times \frac{R_{2}}{R_{1}}\right] \end{aligned}$ |
| ```ACCURACY Log Conformity }\mp@subsup{}{}{2 I I Scale Factor (1V/Dec) vs. Temperature (0 to +70 % )``` | $\begin{aligned} & \pm 0.5 \%, \max \\ & \pm 1 \%, \max \\ & (+0,-2 \%) \max \\ & \pm 0.04 \% /^{\circ} \mathrm{C} \text { max } \end{aligned}$ |
| ```INPUT SPECIFICATIONS - Both Input Channels Current Signal Range, Rated Performance Model 757N Model 757P Max Safe Bias Current, © \(+25^{\circ} \mathrm{C}\) vs. Temperature ( 0 to \(+70^{\circ} \mathrm{C}\) ) Offset Voltage, @ \(+25^{\circ} \mathrm{C}\) vs. Temperature ( 0 to \(+70^{\circ} \mathrm{C}\) ) \(I_{\text {SIG }}\) Channel \(I_{\text {Ref }}\) Channel vs. Supply Voltage .``` | $\begin{aligned} & +1 \mathrm{nA} \text { to }+1 \mathrm{~mA} \min \\ & -1 \mathrm{nA} \text { to }-1 \mathrm{~mA} \min \\ & \pm 10 \mathrm{~mA} \max \\ & (0,+) 10 \mathrm{pA} \text { max } \\ & \times 2 /+10^{\circ} \mathrm{C} \\ & \pm 1 \mathrm{mV} \max \\ & \\ & \pm 25 \mu \mathrm{~V} /^{\circ} \mathrm{C} \text { max } \\ & \pm 25 \mu \mathrm{~V} I^{\circ} \mathrm{C} \text { max } \\ & \pm 5 \mu \mathrm{~V} / \% \end{aligned}$ |
| FREQUENCY RESPONSE, Sinewave <br> Small Signal Response (-3dB) <br> Signal Channel $I_{\text {SIG }}=1 \mathrm{nA}$ <br> $I_{\text {SIG }}=1 \mu \mathrm{~A}$ <br> $I_{\text {SIG }}=100 \mu \mathrm{~A}$ <br> Reference Channel <br> $I_{\text {REF }}=1 \mathrm{nA}$ <br> $I_{\text {REF }}=1 \mu \mathrm{~A}$ <br> $\mathrm{I}_{\mathrm{REF}}=100 \mu \mathrm{~A}$ | 250 Hz . 25 kHz 40 kHz <br> 100 Hz 25 kHz 40 kHz |
| RISE TIME $\left.\begin{array}{c}\text { Signal Channel } \\ \text { Increasing Input Current } \\ \text { (I } \\ \text { REF }\end{array}=10 \mu \mathrm{~A}\right)$ <br> 10 nA to 10 nA $250 \mu \mathrm{nA}$ <br> 100 nA to $1 \mu \mathrm{~A}$ $50 \mu \mathrm{~s}$ <br> $1 \mu \mathrm{~A}$ to $100 \mu \mathrm{~A}$ $30 \mu \mathrm{~s}$ <br> Decreasing Input Current $25 \mu \mathrm{~s}$ <br> $100 \mu \mathrm{~A}$ to $1 \mu \mathrm{~A}$  <br> $1 \mu \mathrm{~A}$ to 100 nA $25 \mu \mathrm{~s}$ <br> 100 nA to 10 nA $30 \mu \mathrm{~s}$ <br> 10 nA to 1 nA $100 \mu \mathrm{~s}$ | $\begin{gathered} \text { Reference Channel } \\ \text { (I } \mathrm{I}_{\text {SIG }}=10 \mu \mathrm{~A} \text { ) } \\ 80 \mu \mathrm{~s} \\ 40 \mu \mathrm{~s} \\ 30 \mu \mathrm{~s} \\ 25 \mu \mathrm{~s} \\ \\ \\ 25 \mu \mathrm{~s} \\ 30 \mu \mathrm{~s} \\ 40 \mu \mathrm{~s} \\ 70 \mu \mathrm{~s} \end{gathered}$ |
| INPUT NOISE <br> Voltage ( 10 Hz to 10 kHz ) <br> Current ( 10 Hz to 10 kHz ) | $\begin{aligned} & 3 \mu \mathrm{~V} \mathrm{rms} \\ & 0.1 \mathrm{pA} \mathrm{rms} \end{aligned}$ |
| ```OUTPUT SPECIFICATIONS Rated Output Voltage Current Resistance Offset Voltage }\mp@subsup{}{}{3}\mathrm{ ( }K=1V/Decade vs. Temperature (0 to +70 C) vs. Supply``` | $\begin{aligned} & \pm 10 \mathrm{~V} \text { min } \\ & \pm 5 \mathrm{~mA} \text { min } \\ & 0.1 \Omega \\ & \pm 15 \mathrm{mV} \text { max } \\ & \pm 0.3 \mathrm{mV} /{ }^{\circ} \mathrm{C} \\ & \pm 5 \mu \mathrm{~V} / \mathrm{V} \end{aligned}$ |
| POWER SUPPLY ${ }^{4}$ <br> Rated Performance Operating Current, Quiescent | $\begin{aligned} & \pm 15 \mathrm{~V} \mathrm{dc} \\ & \pm(12 \text { to } 18) \mathrm{V} \mathrm{dc} \\ & \pm 8 \mathrm{~mA} \end{aligned}$ |
| TEMPERATURE RANGE <br> Rated Performance <br> Operating <br> Storage | $\begin{aligned} & 0 \text { to }+70^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ |
| MECHANICAL <br> Case Size Weight | $\begin{aligned} & 1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.4^{\prime \prime} \\ & 21 \text { grams } \end{aligned}$ |

' For model $757 \mathrm{~N}, \mathrm{~K}=+1 \mathrm{~V} /$ Decade and input currents must be positive. For model 757P, $\mathrm{K}=-1 \mathrm{~V} /$ Decade and input currents must be negative. (Input currents are defined as positive when flowing into the input terminals, 4 and 5.
Refer to TRANSFER CURVES.)
${ }^{2}$ The $\log$ conformity error is referred to input (RTI). $1 \%$ error RTI is equivalent
to 4.3 mV of error at the output for $\mathrm{K}=1 \mathrm{~V} / \mathrm{Dec}$.
${ }^{3}$ Externally adjustable to zero.
${ }^{4}$ Recommended power supply: Analog Devices model 904, $\pm 15 \mathrm{~V}$ (0) 50 mA .
Specifications subject to change without notice.

OUTLINE DIMENSIONS .
Dimensions shown in inches and (mm).


TRANSFER CURVES


Log mode output voltage vs. input current for $I_{\text {REF }}=10 \mu \mathrm{~A}$.


Figure 2. Scale Factor Adjustment


Figure 3. Output Voltage Offset Adjustments

## OPTIONAL ADJUSTMENTS AND TRIMS

Scale Factor - A one volt per decade scale factor is available when pin 1 is tied to 3 and pin 7 is connected to 9 . Higher scale factors are possible by using a potentiometer, $\mathrm{R}_{1}$, between pins 1 and 3 and a resistor, $\mathrm{R}_{2}$, between pins 7 to 9 as shown in Figure 2. The value of the required resistor is $(13.2 \mathrm{k} \Omega)$ ( $\mathrm{K}-1$ ) where K is the desired scale factor. The approximate potentiometer value is also $(13.2 \mathrm{k} \Omega)(\mathrm{K}-1)$. The scale factor adjustment procedure is as follows:

1. Connect the appropriate value of resistor between pins 7 and 9.
2. Set $I_{\text {REF }}=1 \mu \mathrm{~A}, \mathrm{I}_{\text {SIG }}=10 \mu \mathrm{~A}$. Measure $\mathrm{e}_{\mathrm{O}}$.
3. Set $\mathrm{I}_{\mathrm{REF}}=1 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SIG}}=100 \mu \mathrm{~A}$. Adjust $\mathrm{R}_{1}$ until the difference in $e_{O}$ corresponding to steps 2 and 3 is $K$ volts.
4. Repeat steps 2 and 3 until the change in $e_{O}=K$ volts.

Output Voltage Offset - Output voltage offset must be adjusted after the desired scale factor is established as indicated above. To adjust the offset, inject equal dc input currents into the reference and signal channels. The value of the input currents should approximate the average input current levels expected to be encountered in normal operation. Adjust the potentiometer shown in Figure 3 until the output voltage is zero.

## LOG CONFORMITY

Log conformity in logarithmic devices is a specification similar to linearity in linear devices. Log conformity error is the difference between the theoretical value of the log of a ratio and the actual value that appears at the output of the log-ratio module after scale factor errors have been eliminated. Measurement of this error is made after initially zeroing the module at unityratio and adjusting the desired scale factor.

Figure 4 shows the log conformity performance of model 757 over a 6 decade input range. Log conformity for each channel does not vary noticeably as the current is varied in the other channel.


Figure 4. Log Conformity Error for Model 757. Curve is for Either Input Channel with Current Held Constant at $10 \mu \mathrm{~A}$ On Other Channel.

## FREQUENCY CHARACTERISTICS

Figure 5 shows a plot of small signal response ( -3 dB ) as a function of input signal current. The graph demonstrates the frequency response performance for each input channel over the range of 1 nA to 1 mA , independent of current on the other channel.
As shown in the graph, the reference channel is faster than the signal channel at low input levels. If an application requires higher speed in the input signal channel than in the reference channel, then the channels can be interchanged with a resulting polarity reversal of the output signal

$$
\log \frac{\mathrm{I}_{\mathrm{SIG}}}{\mathrm{I}_{\mathrm{REF}}}=\log \mathrm{I}_{\mathrm{SIG}}-\log \mathrm{I}_{\mathrm{REF}}=-\log \frac{\mathrm{I}_{\mathrm{REF}}}{\mathrm{I}_{\mathrm{SIG}}}
$$



Figure 5. Small Signal Bandwidth (-3dB) vs. Input Signal Level

## APPLICATIONS

Data Compression - Processing signals with wide dynamic range is a common problem in instrumentation and data transmission. For example, digitizing an analog signal with a range of 10 nA to $100 \mu \mathrm{~A}$ with $1 \%$ accuracy requires a 20 bit A/D converter. (Required resolution $=1 / 100 \times 1 / 10,000=1 / 10^{6} \cong$ $1 / 2^{20}$ ).

By using the 757 with $\mathrm{I}_{\text {REF }}$ adjusted to 10 nA and K set for $5 / 4 \mathrm{~V} /$ decade, the input data can be compressed into a 5 volt output range. For a $1 \%$ resolution of any signal, the allowable output error is $4.32 \mathrm{mV} \times \mathrm{K}$. Log conformity contributes $2.17 \mathrm{mV} \times \mathrm{K}(0.5 \%)$ over this range. The remaining error with $\mathrm{K}=5 / 4$ is 2.69 mV and should correspond to less than the LSB of the converter. With a 5 volt output range 2.69 mV corresponds just over the LSB of an 11-bit converter. Thus the 757 module can compress the data for use with a 12 bit A/D (such as Analog Devices AD574JD) to obtain the desired 1\% resolution.

Absorbence Measurements - Critical properties of materials which are of particular interest in the fields of chemistry, medicine, spectrometry and pollution control are characterized by absorbence. The relationship between absorbence, A, and light intensity, I , is: $\mathrm{A}=\log \mathrm{I}_{0} / \mathrm{I}_{\mathrm{T}}$ where $\mathrm{I}_{\mathrm{O}}=$ intensity of incident light, and $\mathrm{I}_{\mathrm{T}}=$ intensity of transmitted light.

Figure 6 shows the 757 log-ratio module used in such a photometer application. Two inputs represent the intensities of light transmitted through space and through a medium that absorbs light. The absorbence of the medium is given by the formula

$$
A=\log \frac{I_{\text {SIGNAL }}}{I_{\text {REFERENCE }}}
$$

where $I_{\text {SIGNAL }}$ and $I_{\text {REFERENCE }}$ are the currents representing the light intensities.
The transducers used in this application are photodiodes, which provide a short-circuit current proportional to the intensity of applied light. The lowest value of absorbence is determined by the value of $\mathrm{I}_{\text {REF }}$, since when $\mathrm{I}_{\text {SIG }}=\mathrm{I}_{\text {REF }}, \mathrm{A}=0$. The out put of the log-ratio module is externally trimmed to $1 \mathrm{~V} /$ decade and applied to the input of a $31 / 2$-digit DPM through the scaling network R1 and R2.
Model 757 was chosen for this design because it makes available both amplifier summing junctions. When the photodiodes are connected to the summing junctions, they are operated in the short-circuit mode, that is, with zero volts across the diodes.

Short-circuit loading is necessary, because accuracy of the photodiodes can be degraded several percent when operated with as little as 100 mV across the diode junction.


Figure 6. Model 757N Applied to Absorbence Measurements

## INTERCONNECTION GUIDELINES

Model 757 is a complete log ratio amplifier that requires no additional frequency compensation for proper operation.

Input Capacitance - Model 757 is able to operate with 1000 pF at both input terminals. Therefore, the 757 can be used in applications requiring long cable lengths between the module and the signal transducers.

Input-to-Output Capacitance - When using a log ratio module the user should take care in system configurations to avoid excessive stray capacitance between input and output terminals. Such precautions include avoiding running input and output signal lines close together. If long cable runs are required where inputs and output are closely bundled together, it is advisable to enclose the inputs and/or output in separate, grounded electrostatic shields. By observing simple rules of good circuit layout, problems with oscillations that may result from excessive input-to-output capacitance can easily be avoided. Model 757 can accommodate up to 100 pF of input-to-output capacitance without oscillation.

Leakage Resistance - Since model 757 can operate at extremely low input current levels, precautions must be taken to prevent current leakage into the input terminals. Such leakage can cause errors when small input or reference currents are used. This problem may arise on printed circuit layouts if the inputs are run too close to the power supply busses. Providing an etched guard around the input lines, connected to analog signal ground will also reduce unwanted current leakage.

## Transducers \& Signal Conditioners

## Contents

Page
Selection Guides
Temperature Transducers ..... 9-2
Signal Conditioners ..... 9-2
General Information ..... 9-4
AC2626J/K/L/M Stainless-Steel Temperature Probe (AD590) ..... 9-5
AD590I/J/K/L/M Temperature-to-Current Converter IC ..... 9-7
2B20A/B Voltage ( 0 to +10 V ) to Current ( $4-$ to -20 mA ) Converter ..... 9-9
$2 \mathrm{~B} 22 \mathrm{~J} / \mathrm{K} / \mathrm{L}$ Isolated Voltage ( 0 to +1 V to 0 to +10 V ) to Current (4-to-20mA) Converter ..... 9-13
-2B24A/B Loop-Powered Isolator ..... 9-17
2B30J/K/L Strain Gage/RTD Signal Conditioner ..... 9-19
2B31J/K/L Self-Powered Strain Gage/RTD Signal Conditioner ..... 9-19
-2B34J Four-Channel Signal Conditioner ..... 9-25
2B35 Triple-Output Transducer/Conditioner Power Supply ..... 9-29
-2B50A/B Isolated Thermocouple Signal Conditioner ..... 9-31
-2B52A Isolated Thermocouple Temperature Transmitter ..... 9-35
-2B53A Thermocouple Temperature Transmitter ..... 9-35
2B54A/B Four-Channel Isolated Low-Level Thermocouple/mV Conditioners/Multiplexers ..... 9-37
2B55A Four-Channel Isolated High- or Low-Level Signal Conditioner/Multiplexer ..... 9-37
2B56A Four-Function Thermocouple Cold-Junction Compensation ..... 9-43
2B57A 4-to-20mA Current Transmitter for AD590 Temperature Transducer ..... 9-47
-2B58 Linearized RTD Temperature Transmitter ..... 9-51
-2B59 Low-Cost RTD Temperature Transmitter ..... 9-53

- New product since 1980 Data-Acquisition Components and Subsystems Catalog


## Selection Guide <br> Transducers \& Signal Conditioners

| SELECTION GUIDE - TEMPERATURE TRANSDUCERS |  | Vol I | Vol II |
| :---: | :---: | :---: | :---: |
| Model | Characteristics | Page | Page |
| AD5901/J/K/L/M | IC, 2 -terminal, TO-52 can or miniature flatpack, $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ ( 218 K to 423 K ) operating range, linear current output, $1 \mu \mathrm{~A} / \mathrm{K}$, lasertrimmed for high accuracy; Output current independent of supply voltage. | 9-5 | 9-7 |
| AC2626J/K/L/M | Stainless-steel temperature probe using AD590, same temperature range and electrical characteristics as the AD590, $3 / 16^{\prime \prime}$ outside diameter, 6 - or 4 -inch standard lengths, includes 3 feet of Tefloncoated lead wire, 2 s response in stirred water, sensor electrically isolated from sheath ( $\pm 200 \mathrm{~V}$ breakdown-case to leads). | - | 9-5 |

SELECTION GUIDE - SIGNAL CONDITIONERS

${ }^{1}$ Resistance Temperature Detector.
${ }^{2}$ Provides 4 to 20 mA out or may modulate Loop Power.

COMPARED TO TRADITIONAL TEMPERATURE SENSORS
FOR $-55^{\circ} \mathrm{C}$ TO $+150^{\circ} \mathrm{C}$


[^12]
## Orientation

## Transducers \& Signal Conditioners

In this section are listed a wide variety of cost-effective analog-to-analog signal conditioners for laboratory and industrial applications, and a set of linear high-output-level semiconductor temperature transducers, manufactured by Analog Devices.
The signal conditioners are intended to provide a variety of system interfaces for signals originating from input transducers or destined for output transducers.
They accept low or high-level signal inputs from millivolts to volts, low- or high-level current inputs from microamperes to 4-to-20mA loops, and direct inputs from transducers, such as strain gages and other bridge devices, RTDs, thermocouples, thermistors, and semiconductor temperature sensors. One of these modules ( 2 B 35 ) is a triple-output power supply that accepts ac line voltage and provides voltage and programmable current excitation for transducers and signal conditioners.
Outputs from these devices include 0 -to- $20 \mathrm{~mA}, 4$-to- $20 \mathrm{~mA}^{\prime}$ and $10-$ to -50 mA transmitter loop current, and normalized voltage at $\pm 5 \mathrm{~V}$ or $\pm 10 \mathrm{~V}$ levels for inputs to analog and digital data-acquisition systems. Most of the devices that operate with current loops derive their power directly from the loop supply.
The many useful functions of these devices include-and often combine-voltage-to-current conversion; input-to-output and channel-to-channel isolation; current-to-current conversion; amplification, offsetting, and filtering; transducer voltage and current excitation; all-solid-state isolation, gain, filtering, protection, and multiplexing; thermocouple open-input detection and cold-junction compensation; RTD linearizing. ${ }^{1}$

## SELECTION GUIDE

These many functions are sorted out and arranged for easy access in the Selection Guide, so that a device having the desired combination of performance characteristics can be readily found. Device types, classified in broad categories, are ranged horizontally across the top of the chart, and more than two dozen attributes are listed vertically; a bullet ( $\bullet$ ) is placed at any intersection for which the attribute matches the device.

As an example of how to use the chart, if you want to interface to a thermocouple, look along the horizontal line labeled "Thermocouple" in the Input Sensor grouping. You will find four bullets, indicating four possibly suitable devices, two under the label "4-to-20mA current transmitters," and two under "Voltage Output" (with a choice of single- or multichannel devices). If you are interested in a current-loop transmitter, and compare the bulleted features of the 2B52 and 2B53, it is easy to find that there is a choice between an isolator and a lower-cost directly coupled device, and that both are housed in metal with easy to use screw terminals. At this point you may turn to the indicated page to compare performance on the data sheet, starting the process of considering the specific device(s) for your application.

## THAT'S NOT ALL

Besides the signal conditioners in this section, this databook has technical data on many other products that perform signalconditioning functions. They are to be found in these sections of this Volume:

## Isolation Amplifiers.

$D / A$ Converters (DACs having 4-to-20mA output current, isolation, and other useful features: DAC1420/DAC1422/ DAC1423).
Data-Acquisition Subsystems (including programmable-gain amplifiers, differential inputs, etc.).
Digital Panel Instruments (with isolation, low-level signalhandling capability, digital readout and BCD system output: scanning multi-channel voltmeters, intelligent thermocouple thermometers, low-cost digital thermometers, etc.).
Microcomputer Interface Boards (with input multiplexing and programmable gain, 4-to-20mA output options, etc.).
$\mu M A C-4000$ Single-Board Intelligent Measurement-andControl Subsystems (with direct sensor inputs, isolation, signal conditioning, microcomputer-based linearization, ASCII $20 \mathrm{~mA} /$ RS-232C communications, on-board power supply, and digital I/O).
MACSYM Complete BASIC-Programmable MinicomputerBased Measurement-And-Control SYsteMs (with a wide selection of input signal conditioning cards and direct connection to sensor field wiring).

[^13]FEATURES<br>Linear Current Output: $1 \mu \mathrm{~A} / \mathrm{K}$<br>Wide Range: $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$<br>Laser Trimmed Sensor (AD590) to $\pm 1.0^{\circ} \mathrm{C}$ Calibration Accuracy (AC2626L)<br>Excellent Linearity: $\pm 0.4^{\circ} \mathrm{C}$ Over Full Range (AC2626L)<br>6 Inch or 4 Inch Standard, Stainless Steel Sheath<br>3/16 Inch in Outside Diameter<br>3 Feet Teflon Coated Lead Wire<br>Wide Power Supply Range +4 V to +30 V<br>Low Cost<br>Fast Response: 2 Seconds (In Stirred Water)<br>Sensor Isolated From Sheath

## PRODUCT DESCRIPTION

The AC2626 is a stainless steel tubular probe measuring 3/16 inch $(4.76 \mathrm{~mm})$ in outside diameter and is available in 6 inch $(152.4 \mathrm{~mm})$ or 4 inch ( 101.6 mm ) lengths. Based on the new AD590F, the probe is available in linearity grades of $0.4^{\circ} \mathrm{C}$, $0.8^{\circ} \mathrm{C}$ or $1.5^{\circ} \mathrm{C}$.
The probe is designed for both liquid and gaseous immersion applications as well as temperature measurements in refrigeration or any general temperature monitoring application.
For taking measurements in pipes or other closed vessels, the AC2629 compression fitting is available. The AC2629 may be applied anywhere along the probe and is supplied in two materials. The low cost AC2629B is constructed of brass and the higher priced AC2629SS is made of stainless steel.

## PRODUCT HIGHLIGHTS

The AC2626 is based on the AD590 temperature transducer, a two terminal integrated circuit which produces an output current linearly proportional to absolute temperature.
Costly linearization circuitry, precision voltage amplifiers, resistance measuring circuitry and cold junction compensation are not needed in applying the AC2626.
Due to the high impedance current output of the AD590, the AC2626 is particularly useful in remote sensing applications, because of its insensitivity to voltage drops over lines. The output characteristics also make the AC2626 easy to multiplex. In addition to temperature measurement, applications include temperature compensation, biasing proportional to absolute temperature, flow rate measurement, level detection of fluids and anemometry.

## DIRECT INTERFACE PRODUCTS

For display and/or control applications, two companion products are available. The AD2038, 6 channel digital thermometer,

and the AD2040, low cost temperature indicator, were designed to be used in conjunction with the AC2626.

1. The AD2038 is a low cost, ac line powered 6 channel digital scanning thermometer designed to interface to printers, computers, serial data transmitters, etc., for display, control, logging or transmission of multi-point temperature data. Channel selection is made via three methods: manual, using the switch provided on the front; auto/scan, where the AD2038 cycling on an internal clock can continually scan the six input channels or external selection, where control inputs provided on the rear connector enable channel selection via external $B C D$ coding.
2. The AD2040 is a low cost, 3 digit temperature indicator. An internal precision voltage reference, resistor network and span and zero adjusts allow the AD2040 to read out directly in ${ }^{\circ} \mathrm{C},{ }^{\circ} \mathrm{F}, \mathrm{K}$ or R . User selectable readout as well as all other connections, i.e., +5 V dc power and AC 2626 interface are all made via the terminal block on the rear.

## APPLICATION HINTS

1. Under all operating conaitions, a minimum 4 V de must be present across the AC2626.
2. Use of twisted pair wiring is recommended, particularly for remote applications or in high noise environments. Shielded wire is desirable in severe noise environments.
3. For the lowest cost impact, the J and K grades are recommended. Where probe interchangeability is desired, grade $L$ is recommended.


## ORDERING GUIDE

AC2626


LENGTH

$$
\left.\begin{array}{c}
4 \\
.6
\end{array}\right\}- \text { ENTER }
$$

AC2629
BRASS
TYPE 316
STAINLESS

## NOTES

${ }^{1}$ Maximum safe recommended pressure: 7500 psi ( $5.17 \times 10^{4} \mathrm{Kpa}$ ).
${ }^{2}$ Maximum deviation between $+25^{\circ} \mathrm{C}$ readings after temperature cycling between $-55^{\circ} \mathrm{C}$ and $+150^{\circ} \mathrm{C}$; guaranteed,
not tested.
${ }^{3}$ not tenditions: constant +5 V , constant $+125^{\circ} \mathrm{C}$; guaranteed, not tested.
${ }^{4}$ The time constant is defined as the time required to reach $\mathbf{6 3 . 2 \%}$ of an instantaneous temperature change.

- Specifications same as AC2626J.

Specifications subject to ch ange without notice.
CALIBRATION


For most applications, a single point calibration is sufficient. With the probe at a known temperature, adjust $R_{\mathbf{T}}$ so that $V_{0}$ corresponds to the known temperature.
If more detailed information is desired, see the AD590 data sheet and application note. Temperature Transducer

FEATURES<br>Linear Current Output: $1 \mu \mathrm{~A} /{ }^{\circ} \mathrm{K}$<br>Wide Range: $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$<br>Probe Compatible Ceramic Sensor Package<br>Two-Terminal Device: Voltage In/Current Out<br>Laser Trimmed to $\pm 0.5^{\circ} \mathrm{C}$ Calibration Accuracy (AD590M)<br>Excellent Linearity: $\pm 0.3^{\circ} \mathrm{C}$ Over Full Range Range (AD590M)<br>Wide Power Supply Range: +4V to +30V<br>Sensor Isolation from Case<br>Low Cost

## PRODUCT DESCRIPTION

The AD590 is a two-terminal integrated circuit temperature transducer which produces an output current proportional to absolute temperature. For supply voltages between +4 V and +30 V the device acts as a high impedance, constant current regulator passing $1 \mu \mathrm{~A} /{ }^{\circ} \mathrm{K}$. Laser trimming of the chip's thin film resistors is used to calibrate the device to $298.2 \mu \mathrm{~A}$ output at $298.2^{\circ} \mathrm{K}\left(+25^{\circ} \mathrm{C}\right)$.

The AD5 90 should be used in any temperature sensing application below $+150^{\circ} \mathrm{C}$ in which conventional electrical temperature sensors are currently employed. The inherent low cost of a monolithic integrated circuit combined with the elimination of support circuitry makes the AD590 an attractive alternative for many temperature measurement situations. Linearization circuitry, precision voltage amplifiers, resistance measuring circuitry and cold junction compensation are not needed in applying the AD590.
In addition to temperature measurement, applications include temperature compensation or correction of discrete components, biasing proportional to absolute temperature, flow rate measurement, level detection of fluids and anemometry. The AD590 is available in chip form making it suitable for hybrid circuits and fast temperature measurements in protected environments.

The AD590 is particularly useful in remote sensing applications. The device is insensitive to voltage drops over long lines due to its high impedance current output. Any well-insulated twisted pair is sufficient for operation hundreds of feet from the receiving circuitry. The output characteristics also make the AD590 easy to multiplex: the current can be switched by a CMOS multiplexer or the supply voltage can be switched by a logic gate output.

[^14]This two-page data summary contains key specifications to speed your selection of the proper solution for your application. Additional information on this product can be found in Volume I, page 9-5.


PRODUCT HIGHLIGHTS

1. The AD590 is a calibrated two terminal temperature sensor requiring only a dc voltage supply ( +4 V to +30 V ). Costly transmitters, filters, lead wire compensation and linearization circuits are all unnecessary in applying the device.
2. State-of-the-art laser trimming at the wafer level in conjunction with extensive final testing insures that AD590 units are easily interchangeable.
3. Superior interference rejection results from the output being a current rather than a voltage. In addition, power requirements are low ( 1.5 mW 's @ 5 V @ $+25^{\circ} \mathrm{C}$ ). These features make the AD590 easy to apply as a remote sensor.
4. The high output impedance ( $>10 \mathrm{M} \Omega$ ) provides excellent rejection of supply voltage drift and ripple. For instance, changing the power supply from 5 V to 10 V results in only a $1 \mu \mathrm{~A}$ maximum current change, or $1^{\circ} \mathrm{C}$ equivalent error.
5. The AD590 is electrically durable: it will withstand a forward voltage up to 44 V and a reverse voltage of 20 V . Hence, supply irregularities or pin reversal will not damage the device.
6. The device is hermetically sealed in both a ceramic sensor package and in to TO-52 package. MIL-STD-883 processing to level $B$ is available and, for large unit volumes, special accuracy requirements over limited temperature ranges can be satisfied by selections at final test. The device is also available in chip form.

| MODEL | AD5901 | AD590J | AD590K | AD590L | AD590M |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ABSOLUTE MAXIMUM RATINGS |  |  |  |  |  |
| Forward Voltage (E+ to E-) | +44V | * | * | * | * |
| Reverse Voltage ( $\mathrm{E}+$ to $\mathrm{E}-$ ) | -20V | * | * | * | * |
| Breakdown Voltage (Case to $\mathrm{E}+$ or $\mathrm{E}-$ ) | $\pm 200 \mathrm{~V}$ | * | * | * | * |
| Rated Performance Temperature Range ${ }^{1}$ | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | * | * | * | * |
| Storage Temperature Range ${ }^{\text {l }}$ | $-65^{\circ} \mathrm{C}$ to $+155^{\circ} \mathrm{C}$ | * | * | * | * |
| Lead Temperature (Soldering. 10 sec ) | $+300^{\circ} \mathrm{C}$ | * | * | * | * |
| POWER SUPPLY |  |  |  |  |  |
| Operating Voltage Range | +4 V to +30 V | * | * | * | * |
| OUTPUT |  |  |  |  |  |
| Nominal Current Output ${ }^{(a)}+25^{\circ} \mathrm{C}\left(298.2^{\circ} \mathrm{K}\right)$ | $298.2 \mu \mathrm{~A}$ | * | * | * | * |
| Nominal Temperature Coefficient | $1 \mu \mathrm{~A} /{ }^{\circ} \mathrm{K}$ | - $0^{\circ} \mathrm{C}$ | . $.5^{\circ} \mathrm{C}$ |  |  |
| Calibration Error (a) $+25^{\circ} \mathrm{C}$ | $\pm 10.0^{\circ} \mathrm{C}$ max | $\pm 5.0^{\circ} \mathrm{C}$ max | $\pm 2.5^{\circ} \mathrm{C}$ max | $\pm 1.0^{\circ} \mathrm{C}$ max | $\pm 0.5^{\circ} \mathrm{C}$ max |
| Absolute Error ${ }^{2}$ (over rated performance temperature range) |  |  |  |  |  |
| Without External Calibration Adjustment | $\pm 20.0^{\circ} \mathrm{C}$ max | $\pm 10.0^{\circ} \mathrm{C}$ max | $\pm 5.5{ }^{\circ} \mathrm{C}$ max | $\pm 3.0^{\circ} \mathrm{C}$ max | $\pm 1.7^{\circ} \mathrm{C}$ max |
| With $+25^{\circ} \mathrm{C}$ Calibration Error Set to Zero | $\pm 5.8{ }^{\circ} \mathrm{C}$ max | $\pm 3.0^{\circ} \mathrm{C}$ max | $\pm 2.0{ }^{\circ} \mathrm{C}$ max | $\pm 1.6{ }^{\circ} \mathrm{C}$ max | $\pm 1.0^{\circ} \mathrm{C}$ max |
| Nonlinearity. | $\pm 3.0{ }^{\circ} \mathrm{C}$ max | $\pm 1.5^{\circ} \mathrm{C}$ max | $\pm 0.8^{\circ} \mathrm{C}$ max | $\pm 0.4{ }^{\circ} \mathrm{C}$ max | $\pm 0.3^{\circ} \mathrm{C}$ max |
| Repeatability ${ }^{3}$ | $\pm 0.1{ }^{\circ} \mathrm{C}$ max | * |  | * |  |
| Long Term Drift ${ }^{4}$ | $\pm 0.1^{\circ} \mathrm{C} /$ month max | * | * | * | * |
| Current Noise | $40 \mathrm{pA} \sqrt{\mathrm{Hz}}$ | * | * | * | * |
| Power Supply Rejection |  |  |  |  |  |
| $+4 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{S}} \leqslant+5 \mathrm{~V}$ | $0.5 \mu \mathrm{~A} / \mathrm{V}$ | * | * | * | * |
| $+5 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{S}} \leqslant+15 \mathrm{~V}$ | $0.2 \mu \mathrm{~A} / \mathrm{V}$ | * | * | * | * |
| $+15 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{S}} \leqslant+30 \mathrm{~V}$ | $0.1 \mu \mathrm{~A} / \mathrm{V}$ | * | * | * | * |
| Case Isolation to Either Lead | $10^{10} \Omega$ | * | * | * | * |
| Effective Shunt Capacitance | 100 pF | * | * | * | * |
| Electrical Turn On Time ${ }^{5}$ | $20 \mu \mathrm{~s}$ | * | * | * | * |
| Reverse Bias Leakage Current ${ }^{6}$ <br> $($ Reverse Voltage $=10 \mathrm{~V})$ | 10 pA | * | * | * . | * |
| PACKAGE OPTION" |  |  |  |  |  |
| "H" Package: TO-52 | AD5901H | AD590]H | AD590KH | AD590LH | AD590MH |
| "F" Package: Flat Pack (F2A) | AD5901F | AD590JF | AD590KF | AD590LF | AD590MF |

*Specifications same as AD5901
${ }^{1}$ The AD5 90 has been used at $-100^{\circ} \mathrm{C}$ and $+200^{\circ} \mathrm{C}$ for short periods of measurement with no physical damage to the device. However, the absolute errors specified apply to only the rated performance temperature range.
${ }^{2}$ See section in Volume I on temperature sensor specifications for explanation of error components. Note that $\pm 1^{\circ} \mathrm{C}$ error is the equivalent of $\pm 1 \mu \mathrm{~A}$ error.
${ }^{3}$ Maximum deviation between $+25^{\circ} \mathrm{C}$ readings after temperature cycling between $-55^{\circ} \mathrm{C}$ and $+150^{\circ} \mathrm{C}$; guaranteed not tested.
${ }^{4}$ Conditions: constant +5 V , constant $+125^{\circ} \mathrm{C}$; guaranteed, not tested.
${ }^{3}$ Does not include self heating effects.
${ }^{6}$ Leakage current doubles every $10^{\circ} \mathrm{C}$.
${ }^{1}$ See Section 20 for package outline information, Volume 1.
Specifications subject to change without notice.


TEMPERATURE SCALE CONVERSION EQUATIONS

$$
\begin{array}{ll}
{ }^{\circ} \mathrm{C}=\frac{5}{9}\left({ }^{\circ} \mathrm{F}-32\right) & { }^{\circ} \mathrm{K}={ }^{\circ} \mathrm{C}+273.15 \\
{ }^{\circ} \mathrm{F}=\frac{9}{5}{ }^{\circ} \mathrm{C}+32 & { }^{\circ} \mathrm{R}={ }^{\circ} \mathrm{F}+459.7
\end{array}
$$

## FEATURES

Complete, No External Components Needed
Small Size: $1.1^{\prime \prime} \times 1.1^{\prime \prime} \times 0.4^{\prime \prime}$ Module
Input: 0 to +10 V ; Output: 4 to 20 mA
Low Drift: 0.005\% ${ }^{\circ}$ C max; Nonlinearity: $0.005 \%$ max (2B20B)
Wide Temperature Range: $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Single Supply: +10 V to +32 V
Meets ISA Std 50.1 for Type 3, Class L and U, Nonisolated Current Loop Transmitters
APPLICATIONS
Industrial Instrumentation and Control Systems
D/A Converter - Current Loop Interface
Analog Transmitters and Controllers
Remote Data Acquisition Systems

## GENERAL DESCRIPTION

Model 2B20 is a complete, modular voltage-to-current converter providing the user with a convenient way to produce a current output signal which is proportional to the voltage input. The nominal input voltage range is 0 to +10 V . The output current range is 4 to 20 mA into a grounded load.
Featuring low drift $\left(0.005 \% /^{\circ} \mathrm{C}\right.$ max, 2B20B) over the $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range and single supply operation $(+10 \mathrm{~V}$ to +32 V ), model 2B20 is available in two accuracy grades. The 2B20B offers precision performance with nonlinearity error of $0.005 \%$ (max) and guaranteed low offset error of $\pm 0.1 \%$ max and span error of $\pm 0.2 \%$ max, without external trims. The 2B20A is an economical solution for applications with lesser accuracy requirements, featuring nonlinearity error of $0.025 \%$ (max), offset error of $\pm 0.4 \%$ (max), span error of $\pm 0.6 \%$ (max), and span stability of $0.01 \% /{ }^{\circ} \mathrm{C}$ max.
The 2 B 20 is contained in a small ( $1.1^{\prime \prime} \times 1.1^{\prime \prime} \times 0.4^{\prime \prime}$ ), rugged, epoxy encapsulated package. For maximum versatility, two signal input ( $\mathrm{V}_{\mathrm{IN} 1}$ and $\mathrm{V}_{\mathrm{IN} 2}$ ) and two reference input ( $\mathrm{REF}_{\mathrm{IN} 1}$ and $\mathrm{REF}_{\mathrm{IN} 2}$ ) terminals are provided. Utilizing terminals $\mathrm{V}_{\mathrm{IN} 1}$ and $\mathrm{REF}_{\mathrm{IN} 1}$ eliminates the need for any external components, since offset and span are internally calibrated. If higher accuracy (up to $\pm 0.01 \%$ ) is required, inputs $\mathrm{V}_{\mathrm{IN} 2}$ and $\mathrm{REF}_{\mathrm{IN} 2}$ with series trim potentiometers may be utilized.

## APPLICATIONS

Model 2B20 has been designed for applications in process control and monitoring systems to transmit information between subsystems or separated system elements. The 2B20 can serve as a transmission link between such elements of process con-

trol system as transmitters, indicators, controllers, recorders, computers, actuators and signal conditioners.
In a typical application, model 2B20 may act as an interface between the D/A converter output of a microcomputer based system and a process control device such as a variable position valve. Another typical application of the 2B20 may be as a current output stage of a proportional controller to interface devices such as current-to-position converters and current-topneumatic transducers.

## DESIGN FEATURES AND USER BENEFITS

Process Signal Compatibility: To provide output signal compatibility, the 2B20 meets the requirements of the Instrument Society of America Standard S50.1, "Compatibility of Analog Signals for Electronic Industrial Process Instruments" for Type 3, Class L and U , nonisolated current loop transmitters.
External Reference Use: For increased flexibility, when ratiometric operation is desired, the 2B20 offers a capability of connecting an external reference (i.e., from multiplying D/A converter) to the $\mathrm{REF}_{\mathrm{IN} 2}$ terminal.
Wide Power Supply Range: A wide power supply range ( +10 V to +32 V dc ) allows for operation with either a +12 V battery, $\mathrm{a}+15 \mathrm{~V}$ powered data acquisition system, or a +24 V powered process control instrumentation.

| Model | 2B20A | 2B20B |
| :---: | :---: | :---: |
| INPUT SPECIFICATIONS |  |  |
| Voltage Signal Range | 0 to +10V | * |
| Input Impedance | $10 \mathrm{k} \Omega$ | * |
| OUTPUT SPECIFICATIONS |  |  |
| Current Output Range ${ }^{1}$ | 4 to 20 mA | * |
| Load Resistance Range ${ }^{2}$ |  |  |
| $\mathrm{V}_{S}=+12 \mathrm{~V}$ | 0 to $350 \Omega$ max | * |
| $\mathrm{V}_{\text {S }}=+15 \mathrm{~V}$ | 0 to $500 \Omega$ max | * |
| $\mathrm{V}_{\mathrm{S}}=+24 \mathrm{~V}$ | 0 to $950 \Omega$ max | * |
| NONLINEARITY (\% of Span) | $\pm 0.025 \%$ max | $\pm 0.005 \%$ max |
| ACCURACY ${ }^{3}$ |  |  |
| Warm-Up Time to Rated Specs | 1 minute | * |
| Total Output Error @ $+25^{\circ} \mathrm{C}^{3,4}$ |  |  |
| Offset ( $\mathrm{V}_{\text {IN }}=0$ volts) | $\pm 0.4 \%$ max | $\pm 0.1 \%$ max |
| Span ( $\mathrm{V}_{\text {IN }}=+10$ volts) | $\pm 0.6 \%$ max | $\pm 0.2 \%$ max |
| vs. Temperature ( $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) |  |  |
| Offset ( $\mathrm{V}_{\text {IN }}=0$ volts) | $\pm 0.01 \% /{ }^{\circ} \mathrm{C}$ max | $\pm 0.005 \% /{ }^{\circ} \mathrm{C}$ max |
| Span ( $\mathrm{V}_{\mathrm{IN}}=+10$ volts) | $\pm 0.01 \%{ }^{\circ} \mathrm{C}$ max | $\pm 0.005 \% /{ }^{\circ} \mathrm{C}$ max |
| DYNAMIC RESPONSE |  |  |
| Settling Time - to $0.1 \%$ of F.S. for 10V Step | $25 \mu \mathrm{~s}$ | * |
| Slew Rate | $2.5 \mathrm{~mA} / \mu \mathrm{s}$ | * |
| REFERENCE INPUT ${ }^{5}$ |  |  |
| Voltage | +2.5 V dc | * |
| Input Impedance | $10 \mathrm{k} \Omega$ | * |
| POWER SUPPLY |  |  |
| Voltage, Rated Performance | $+15 \mathrm{Vdc}$ | * |
| Voltage, Operating | +10 V to +32 V dc max |  |
| Supply Change Effect (\% of Span) ${ }^{6}$ |  |  |
| on Offset | $\pm 0.005 \% / \mathrm{V}$ | * |
| on Span | $\pm 0.005 \% / \mathrm{V}$ | * |
| Supply Current | $6 \mathrm{~mA}+\mathrm{I}_{\text {LOAD }}$ | * |
| TEMPERATURE RANGE |  |  |
| Rated Performance | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * |
| Storage | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | * |
| CASE SIZE | $\begin{aligned} & 1.125^{\prime \prime} \times 1.125^{\prime \prime} \\ & \times 0.4^{\prime \prime} \end{aligned}$ | * |
| -Specifications same as 2B20A. <br> ${ }^{1}$ Current output sourced into a grounded load over a supply voltage range of +10 V to +32 V . <br> ${ }^{2}$ See Figure 1 for the maximum load resistance value over the power supply range. <br> ${ }^{3}$ Accuracy is guaranteed with no external trim adjustments when REF IN is connected to REFOUT- <br> ${ }^{4}$ All accuracy is specified as $\%$ of output span where output span is $16 \mathrm{~mA}( \pm 0.1 \%=10.016 \mathrm{~mA}$ output error). <br> ${ }^{5}$ Reference input is normally connected to the reference output ( +2.5 V dc). <br> ${ }^{6}$ Optional trim pots may be used for calibration at each supply voltage. |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
| Specifications subject to change without notice. |  |  |

OUTLINE DIMENSIONS
Dimensions shown in inches and ( mm ).


## MATING SOCKET: AC1016

## LOAD RESISTANCE RANGE

The load resistance is the sum of the resistances of all connected receivers and the connection lines. The 2B20 operating load resistance is power supply dependent and will decrease by 50 ohms for each 1 volt reduction in the power supply. Similarly, it will increase by 50 ohms per volt increase in the power supply, but must not exceed the safe voltage capability of the unit.


Figure 1. Maximum Load Resistance vs. Power Supply

## PRINCIPLE OF OPERATION

The design of the 2B20 is comprised of high performance op amps, precision resistors and a high stability voltage reference to develop biasing and output drive capability. The 2B20 is designed to operate from a single positive power supply over a wide range of +10 V to +32 V dc and accepts a single ended, 0 to +10 V voltage input. The internal reference has nominal output voltage of +2.5 V ( $\mathrm{REF}_{\mathrm{OUT}}$ ) and is used to develop 4 mA output current for a zero volts input when REF $_{\text {IN }}$ is connected to REFout.
The output stage of the 2 B 20 utilizes a sensing resistor in the feedback loop, so the output current is linearly related to the voltage input and independent of the load resistance. There is no minimum resistance for the loads driven by the 2B20; it can drive even a short circuit with no damage to the unit. The maximum resistance of the load as seen by the unit (resistance of the load plus the resistance of the connecting wire) is limited. The maximum external loop resistance, $\mathrm{R}_{\mathrm{L}}$, is given by:

$$
\mathrm{R}_{\mathrm{L}}(\Omega) \max =\left(\frac{+\mathrm{V}_{\mathrm{S}}-5 \mathrm{~V}}{20 \mathrm{~mA}}\right)
$$

Figure 1 shows the operating region of the 2B20. The load must be returned to power supply common. The voltage appearing between $\mathrm{I}_{\text {OUT ( }}$ (pin 5) and COM (pin 2) should not exceed $V_{\max }=+V_{S}-5 \mathrm{~V}$. Exceeding this value (up to +32 V dc) will not damage the unit, but it will result in a loss of linearity.
The basic connections of the 2B20 are shown in Figure 2.


Figure 2. Basic Connections Diagram

## OPTIONAL CALIBRATION AND TRIM PROCEDURE

Model 2B20's factory trimmed offset error is $\pm 0.1 \%$ max and span error is $\pm 0.2 \% \max$ (2B20B). In most applications, further trimming will not be required. If it is necessary to obtain calibrated accuracy of up to $\pm 0.01 \%$, or, if a high signal source resistance (with respect to $10 \mathrm{k} \Omega$ ) introduces calibration error, inputs $\mathrm{V}_{\mathrm{IN} 2}$ and $\mathrm{REF}_{\text {IN2 }}$ and optional trim pots should be used with $\mathrm{V}_{\mathrm{IN} 1}$ and $\mathrm{REF}_{\text {IN1 }}$ open. To perform external trims, connect $500 \Omega$ potentiometers in series with $\mathrm{V}_{\mathrm{IN} 2}$ (span trim) and REF ${ }_{\text {IN2 }}$ (offset trim) as shown in Figure 3. Adjust span pot, monitoring voltage drop across $\mathrm{R}_{\text {LOAD }}$, to obtain an output voltage of 5.000 V ( $\mathrm{I}_{\mathrm{OUT}}=20 \mathrm{~mA}$ ) for a +10 V input. Next, with 0 volts input, adjust offset pot to obtain 1.000 V output ( $\mathrm{I}_{\text {OUT }}=4 \mathrm{~mA}$ ). Check both offset and span and retrim if necessary after each adjustment.


Figure 3. Model 2 B20 Connections Using Optional Offset and Span Trims

## CONNECTING THE 2B20 FOR 0 TO 10 mA OUTPUT

The 2B20 may be utilized in applications requiring 0 to 10 mA current output for a 0 to 10 V input voltage range. To obtain 0 mA output for 0 V input, $\mathrm{REF}_{\mathrm{IN} 1}$ (pin 6) and $\mathrm{REF}_{\mathrm{IN} 2}$ (pin 8) terminals should be left open. A typical output current error for a zero volts input (without trimming) is 0.1 mA . The 2 B 20 span calibration may be adjusted by a $1 \mathrm{k} \Omega$ potentiometer in series with the $\mathrm{V}_{\mathrm{IN} 2}$ input. Basic connections of the 2B20 used to obtain a 0 to 10 mA output are shown in Figure 4a.

Figure 4a. Model 2 B20 Connected for 0 to 10 mA Output Range

## CONNECTING THE 2B20 FOR 0 TO 20mA OUTPUT

The 2B20 may also be configured for use in applications requiring 0 to 20 mA output for a 0 to +10 volt input range. $\mathrm{REF}_{\mathrm{IN} 1}$ (pin 6) is left open, and $\mathrm{REF}_{\mathrm{IN} 2}$ (pin 8) is connected to $\mathrm{V}_{\mathrm{IN}_{2}}$ (pin 1) through a $32.4 \mathrm{k} \Omega$ resistor. The typical output current error for 0 V input (without trimming) is 0.1 mA . The 2 B 20 span may be adjusted by a $2 \mathrm{k}^{-}$potentiometer in series with the $\mathrm{V}_{\mathrm{IN} 2}$ input to provide $9 \%$ FSR adjustment range. Basic connections for $0-20 \mathrm{~mA}$ operation are shown in Figure 4b.


Figure 4b. Model $2 B 20$ Connected for $O$ to 20 mA Output Range

## OUTPUT PROTECTION

In many industrial applications, it may be necessary to protect the 4 to 20 mA output from accidental shorts to ac line voltages. The circuit shown in Figure 5 can be used for this purpose. The maximum permissible load resistance will be lowered by a fuse resistance value when protection circuitry is utilized.


Figure 5. Output Protection Circuitry Connections

## APPLICATIONS

Interfacing Voltage Output D/A Converters: The 2B20 is well suited in applications requiring 4 to 20 mA output from D/A converters. The voltage necessary to power the current loop can be derived from the same +15 V supply that is used to power the converter. The D/A converter, such as the 12 -bit AD DAC80, should be connected for operation on the unipolar 0 to +10 V output range. This is shown in Figure 6. After the load resistor connection has been made, the current loop can be calibrated using the offset and span adjustment potentiometers associated with the 2B20 (or the AD DAC80). First, a digital input code of all ones is loaded into the D/A, and the offset adjustment potentiometer is adjusted for a current output of exactly 4 mA . Then, a digital code of all 0 s is loaded into the D/A, and the span adjustment potentiometer is adjusted for a voltage across the load that corresponds to a current of $20 \mathrm{~mA}-1 \mathrm{LSB}=19.9961 \mathrm{~mA}$.


Figure 6. AD DAC8O - 4 to 20mA Current Loop Interface
Interfacing Current Output D/A Converters: To interface current output D/A converters, such as the AD562, a circuit configuration illustrated in Figure 7 should be used. Since the AD562 is designed to operate with an external +10 V reference, the same external reference may be utilized by the 2B20 for ratiometric operation. The output of the AD562 is used to drive the summing junction of an operational amplifier to produce an output voltage. Using the internal feedback resistor of the AD562 provides a 0 to +10 V output voltage range suitable to drive the 2B20.


Figure 7. 12-Bit - 4 to 20mA Current Loop Interface
Microcomputer - Current Loop Interface: Figure 8 shows a typical application of the 2B20 in a multichannel microcomputer analog output system. When a microcomputer is to control a final control element, such as a valve positioner, servomechanism or motor, an analog output board with 4 to 20 mA outputs is often necessary. The output boards typically have from one to eight channels, each with its own D/A converter. The 2B20, in a compact package, allows for an easy installation without any additional components and offers a 12-bit system compatible performance.


Figure 8. Microcomputer Analog Output Subsystem
Pressure Control System: In Figure 9, model 2B20 is used in a proportional pressure control system. The 3-15psi working pressure of a system is monitored with a pressure transducer interfaced by the model 2B31 signal conditioner. The high level voltage output of the 2 B 31 is converted to a 4 to 20 mA to provide signal to the limit alarm and proportional control circuitry. A current-to-position converter controlling a motorized valve completes the pressure-control loop.


Figure 9. Proportional Pressure Control System
Isolated 4 to 20 mA Output: For applications requiring up to $\pm 1500 \mathrm{~V}$ dc input to output isolation, consider using Analog Devices' model 2B22 isolated voltage-to-current converter. High Performance, Isolated Voltage-to-Current Converter

## FEATURES

Wide Input Range: 0 to +1 V to 0 to +10 V
Standard Output Range: 4 to 20 mA
High CMV Input/Output Isolation: 1500V dc Continuous
Low Nonlinearity: $0.05 \%$ max, 2B22L
Low Span Drift: $0.005 \%{ }^{\circ} \mathrm{C}$ max, 2B22L
Single Supply: +14 V to +32 V
Meets IEEE Std 472: Transient Protection (SWC)
Meets ISA Std 50.1: Isolated Current Loop Transmitters
APPLICATIONS
Industrial Instrumentation and Process Control Ground Loop Elimination High Voltage Transient Protection
D/A Converter - Current Loop Interface
Analog Transmitters and Controllers
Remote Data Acquisition Systems

## GENERAL DESCRIPTION

Model 2B22 is a high performance, compact voltage-to-current converter offering 1500 V dc input to output isolation in interfacing standard process signals. The input stage of the model 2B22 is single resistor programmable to accept voltage ranges from 0 to +1 V to 0 to +10 V . The isolated output current range is 4 to 20 mA , and the 2 B 22 can be operated with 0 to $1000 \Omega$ grounded or floating loads.
Using modulation techniques with transformer isolation for reliable performance, the 2B22 is available in three accuracy selections offering guaranteed nonlinearity error (2B22L: $\pm 0.05 \% \max , 2 \mathrm{~B} 22 \mathrm{~K}: \pm 0.1 \% \max$, and $2 \mathrm{~B} 22 \mathrm{~J}: \pm 0.2 \% \mathrm{max}$ ) and guaranteed low span drift: $\pm 0.005 \% /{ }^{\circ} \mathrm{C}$ max, $\pm 0.01 \% /{ }^{\circ} \mathrm{C}$ max, and $\pm 0.015 \% /^{\circ} \mathrm{C}$ max, respectively. The internally trimmed span and offset errors are $\pm 0.1 \%$ max for the 2 B 22 L and $\pm 0.25 \%$ max for the $2 \mathrm{~B} 22 \mathrm{~J} / 2 \mathrm{~B} 22 \mathrm{~K}$. Both span and offset are adjustable by the optional external potentiometers.
Featuring a wide range, single supply operation ( +14 V to +32 V ), the 2 B 22 provides isolated +28 V loop power and is capable of delivering rated current into an external 0 to $1000 \Omega$ load resistance. The unique output stage configuration also allows the user to utilize an optional external loop power supply to interface systems designed for a two-wire operation.

## APPLICATIONS

Model 2B22 has been specifically designed for high accuracy applications in process control and monitoring systems to offer complete galvanic isolation and protection against damage from transients and fault voltages in transmitting information between subsystems or separated system elements. The 2B22

meets the requirements of the Instrument Society of America Std. 50.1 "Compatibility of Analog Signals for Electronic Industrial Process Instruments" for Type 4, Class U isolated current loop transmitters.
In the industrial environment, model 2 B 22 can scrve as a transmission link between such system elements as transmitters, indicators, controllers, recorders, computers, actuators and signal conditioners. In data acquisition and control systems, the 2B22 may act as an isolated interface between the D/A converter output of a microcomputer and standard 4 to 20 mA analog loops.

## DESIGN FEATURES AND USER BENEFITS

High Reliability: Model 2B22 is a conservatively designed, compact, epoxy encapsulated module capable of reliable operation in harsh environments. To assure high reliability, the 2B22 has a calculated MTBF of over 270,000 hours and has been designed to meet the IEEE Standard for Transient Voltage Protection (472-1974: Surge Withstand Capability).

Process Signal Compatibility: The versatile input stage design with a single resistor gain adjustment enables the 2B22 to accept any one of the standard inputs- $0-1 \mathrm{~V}, 0-10 \mathrm{~V}, 1-5 \mathrm{~V}$; or $1-5 \mathrm{~mA}, 4-20 \mathrm{~mA}, 10-50 \mathrm{~mA}$; and provide standard, isolated $4-20 \mathrm{~mA}$ output.

Isolated Loop Power: Internal 28V dc loop supply, completely isolated from the input power terminals ( $\pm 1500 \mathrm{~V}$ dc isolation), provides the capability to drive 0 to $1000 \Omega$ loads and eliminates the need for an external $\mathrm{dc} / \mathrm{dc}$ converter.


Warm Up Time to Rated Performance 5 Minutes
Total Output Error @ $+25^{\circ} \mathrm{C}^{1,2}$
Offset $\left(\mathrm{V}_{\mathrm{DN}}=0 \mathrm{~V}\right) \quad \pm 0.25 \% \max \quad \pm 0.25 \% \max \quad \pm 0.1 \%$
Span $\left(V_{\mathrm{IN}}=+10 \mathrm{~V}\right) \quad \pm 0.25 \% \max \quad \pm 0.25 \% \max \quad \pm 0.1 \% \max$
vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}, \mathrm{G}=1.6 \mathrm{~mA} / \mathrm{V}$ )
Offset $\left(V_{\mathrm{IN}}=0 \mathrm{~V}\right) \quad \pm 0.01 \%{ }^{\circ} \mathrm{C} \max \quad \pm 0.005 \% /{ }^{\circ} \mathrm{C} \max \quad \pm 0.0025 \% /^{\circ} \mathrm{C} \max$ $\operatorname{Span}\left(\mathrm{V}_{\mathrm{LN}}=+10 \mathrm{~V}\right) \quad \pm 0.015 \% /^{\circ} \mathrm{C} \max \quad \pm 0.01 \% /{ }^{\circ} \mathrm{C} \max \quad \pm 0.005 \% /^{\circ} \mathrm{C} \max$
vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) Offset $\left(V_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{G}=1.6 \mathrm{~mA} / \mathrm{V}\right.$ to $16 \mathrm{~mA} / \mathrm{V}) \quad \pm 0.01 \% /{ }^{\circ} \mathrm{C} \quad \pm 0.005 \% /{ }^{\circ} \mathrm{C} \quad \pm 0.0025 \% /{ }^{\circ} \mathrm{C}$

DYNAMIC RESPONSE
Sectling Time - to $0.1 \%$ of F.S. for 10 V Step
$\frac{\text { Slew Rate }}{\text { REFERENCE INPUT }}$

| REFERENCE INPUT <br> Voltage <br> Input Impedance | +2.5 V dc <br> $6 \mathrm{k} \Omega$ |
| :--- | :--- |
| OSCILLATOR <br> Frequency, Internal Oscillator <br> External Sync Input <br> Frequency <br> Waveform | $100 \mathrm{kHz} \pm 10 \%$ |
| Voltage | $100 \mathrm{kHz} \pm 10 \%$ max |

## POWER SUPPLY

Voltage, Rated Performance
Voltage, Operating
Supply Current (at Full Scale Output)
Using Internal Loop Power
Using External Loop Power
Supply Change Effect (\% of Span)
on Offset $\left(V_{I N}=0 V\right)$
on $\operatorname{Span}\left(\mathrm{V}_{\mathrm{IN}}=+10 \mathrm{~V}\right)$
TEMPERATURE RANGE
Rated Pertormance
Operating

|  |  |
| :--- | :--- |
| +15 V dc |  |
| $+14 \mathrm{~V} \mathrm{to}+32 \mathrm{~V} \mathrm{dc}$ |  |
|  | $*$ |

Storage

## 0 to

$\pm 0.015 \% /{ }^{\circ} \mathrm{C} \quad \pm 0.01 \% /^{\circ} \mathrm{C} \quad \pm 0.005 \% /^{\circ} \mathrm{C}$
-Specifications same as $2 \mathrm{B22}$.
NOTES
'Accuracy is guaranteed at $G=1.6 \mathrm{~mA} / \mathrm{V}$ with no external trim
adjustments when connected as shown in Figure 1.
${ }^{2}$ All accuracy is \% of span where span is $16 \mathrm{~mA}( \pm 0.1 \%= \pm 0.016 \mathrm{~mA}$ error)
${ }^{3}$ Apan T.C. for gains higher than $1.6 \mathrm{~mA} / V$ is $R_{G}$ dependent - a low T.C.
$\left( \pm 10_{\mathrm{ppm}} /{ }^{\circ} \mathrm{C}\right) \mathrm{R}_{\mathrm{G}}$ is recommended for best performance.
Specifications subject to change without notice.


Figure 1. Basic Connections

# Applying the Isolated Voltage-to-Current Converter 

## FUNCTIONAL DESCRIPTION

The high performance of model 2B22 is derived from the carrier isolation technique which is used to transfer both signal and power between the V/I converter's input circuitry and the output stage. High CMV isolation is achieved by the transformer coupling between the input amplifier, modulator section and the current output circuitry. The block diagram for model 2B22 is shown in Figure 2 below.
The 2B22 produces an isolated 4 to 20 mA output current which is proportional to the voltage input and independent of the load resistance. The input amplifier operates single-ended and accepts a positive voltage within 0 to +10 V range. Gain can be set from $1.6 \mathrm{~mA} / \mathrm{V}$ to $16 \mathrm{~mA} / \mathrm{V}$ by changing the gain resistor $\mathrm{R}_{\mathrm{G}}$ to accommodate input ranges from 0 to $+1 \mathrm{~V}(\mathrm{G}=$ $16 \mathrm{~mA} / \mathrm{V}$ ) to 0 to $+10 \mathrm{~V}(\mathrm{G}=1.6 \mathrm{~mA} / \mathrm{V})$. The transfer function is $I_{\text {OUT }}=\left(4 \mathrm{~mA}+G X V_{\text {IN }}\right)$.
An internal, high stability reference has nominal output voltage of +2.5 V (REF OUT) and is used to develop a 4 mA output current for a 0 volts input. The terminals REF OUT (pin 1) and REF IN (pin 2) should be connected via the offset setting resistor $\mathrm{R}_{\mathrm{O}}$. For ratiometric operation, an external reference voltage can be connected to the REF IN terminal.
The 2B22 is designed to operate from a single positive power supply over a wide range of +14 V to +32 V dc . An internal dc-dc converter provides isolated +28 V loop power which is independent of $+\mathrm{V}_{\mathrm{S}}$. The maximum resistance of the load $\mathrm{R}_{\mathrm{L}}$ (resistance of the receivers plus the resistance of the connecting wire) is $1000 \Omega$. Since the loop power is derived from the input side, the current capability of the power supply ( $+\mathrm{V}_{\mathrm{S}}$ ) must be 100 mA min to supply full output signal current.


Figure 2. Block Diagram - Model $2 B 22$

## OPTIONAL TRIM ADJUSTMENTS

Model 2B22 is factory calibrated for a 0 to +10 V input range ( $\mathrm{G}=1.6 \mathrm{~mA} / \mathrm{V}$ ). As shipped, the 2B22 meets its listed specifications without use of any external trim potentiometers. Additional trim adjustment capability, to reduce span and offset errors to $\pm 0.05 \%$ max, is easily provided as shown in Figure 3. The span and offset trim pots are adjusted while monitoring the voltage drop across a precision (or known) load resistor. The following trim procedure is recommended:

1. Connect model 2B22 as shown in Figure 3.
2. Apply $\mathrm{V}_{\mathrm{IN}}=0$ volts and adjust $\mathrm{R}_{\mathrm{O}}$ (Offset Adjust) for $V_{\text {OUT }}=+2 \cdot V \pm 4 \mathrm{mV}$.
3. Apply $\mathrm{V}_{\mathrm{IN}}=+10.00 \mathrm{~V}$ and adjust $\mathrm{R}_{\mathrm{G}}$ (Span Adjust) for VOUT $=+10 \mathrm{~V} \pm 4 \mathrm{mV}$.


Figure 3. Optional Span and Offset Adjustment

## GAIN AND OFFSET SETTING

The gain of the 2B22 is a scale factor setting that establishes the nominal conversion relationship to accommodate +1 V to +10 V full scale inputs ( $\mathrm{V}_{\mathrm{IN}}$ ). The value of the gain setting resistor $\mathrm{R}_{\mathrm{G}}$ is determined by: $\mathrm{R}_{\mathrm{G}}(\mathrm{k} \Omega)=6.314 \mathrm{SF} /(10.1-\mathrm{SF})$ where $S F$ is a scale factor equal to the value of $V_{\mathbb{I N}}$ F.S. Example: to convert a 0 to +1 V input to the 4 to 20 mA output, $\mathrm{SF}=1$ and $\mathrm{R}_{\mathrm{G}}=693 \Omega$. Due to device tolerances, allowance should be made to vary $\mathrm{R}_{\mathrm{G}}$ by $\pm 5 \%$ using the potentiometer.
The value of the offset resistor $R_{O}$ is independent from the gain setting and given by the relationship: $\mathrm{R}_{\mathrm{O}}(\mathrm{k} \Omega)=2.5$ ( $\mathrm{V}_{\text {REF }}-2.4$ ) where $\mathrm{V}_{\text {REF }}$ is the reference voltage applied. For example, the reference provided by the 2 B 22 is +2.5 V and therefore $\mathrm{R}_{\mathrm{O}}=250 \Omega$. The accuracy of the $\mathrm{R}_{\mathrm{O}}$ calculation from from the above formula is $\pm 5 \%$. When an external reference operation is desired (i.e. for ratiometric operation), connect the reference voltage via $\mathrm{R}_{\mathrm{O}}$ to pin 2 and leave pin 1 open.

## EXTERNAL LOOP POWER OPERATION

For maximum versatility, the 2B22's output stage is designed to operate from the optional, isolated external loop power supply. This feature allows the user to interface systems wired for a two-wire operation. As shown in Figure 4, the same wiring is used for loop power and output. The load resistance is connected in series with an external dc power supply ( +6 V to +32 V ), and the current drawn from the supply is the 4 to 20 mA output signal. The input stage of the 2B22 still requires $+V_{S}$ power, but the current drain from $+V_{S}$ is limited to 50 mA . Use of an external loop power may require gain and offset trimming to obtain specified accuracy. The maximum series load resistance depends on the loop supply voltage as shown in Figure 4.



Figure 4. Optional External Loop Power Operation

## SYNCHRONIZING MULTIPLE 2B22'S

In applications where multiple 2B22's are used in close proximity, radiated individual oscillator frequencies may cause "beat frequency" related output errors. These errors can be eliminated by synchronizing multiple units by connecting the SYNC OUT (pin 10) terminal to the SYNC IN (pin 9) terminal of the adjacent 2B22. The SYNC OUT terminal of this "slaved" unit can be used to drive another adjacent 2B22 (Figure 5). For best accuracy, each 2B22 should be retrimmed when synchronizing connections are used.


Figure 5. Multiple 2B22's Synchronization

## OUTPUT PROTECTION

The current output terminals (pins 11 and 12) are protected from shorts up to +32 V dc but in many industrial applications, it may be necessary to protect the 4 to 20 mA output from accidental shorts to ac line voltages. The circuit shown in Figure 6 can be used for this purpose. The maximum permissible load resistance will be lowered by a fuse resistance value when protection circuitry is utilized.


Figure 6. Output Protection Circuitry Connections

## APPLICATIONS IN INDUSTRIAL MEASUREMENT AND CONTROL SYSTEMS

Process Signal Isolator: In process control applications, model 2B22 can be applied to interface standard process signals (e.g. 1 to $5 \mathrm{~mA}, 4$ to $20 \mathrm{~mA}, 10$ to $50 \mathrm{~mA}, 1$ to 5 V ) and convert them to isolated 4 to 20 mA output. A typical hook-up of model 2B22 is illustrated in Figure 7, showing input resistor


Figure 7. Process Signal Current Isolator
$\mathrm{R}_{\mathrm{C}}$ converting the current from a remote loop to a voltage input, and a span adjustment resistor $R_{G}$. A value of $R_{C}$ should be selected to develop a minimum of +1 V signal with full scale input current applied. For example, a $50 \Omega$ resistor converts the 4 to 20 mA current input to a 200 mV to 1 V voltage input, which the 2 B 22 isolates and converts to a 4 to 20 mA output. The reference input (pin 2 ) is not connected since the process signal provides a desired offset.

Isolated D/A Converter: Model 2B22 offers total ground isolation and protection from high voltage transients in interfacing D/A converters to standard 4 to 20 mA current loops. This requirement is common in a microcomputer-based control system. The voltage necessary to power the current loop can be derived from the same +15 V supply that is used to power the $\mathrm{D} / \mathrm{A}$ converter. The $\mathrm{D} / \mathrm{A}$ converter, such as the 12 -bit AD DAC80, should be connected for operation on the unipolar 0 to +10 V output range. This is shown in Figure 8. After the load resistor connection has been made, the current loop can be calibrated using the offset and span adjustment potentiometers associated with the 2B22. First, a digital input code of all one's is loaded into the D/A, and the offset adjustment potentiometer is adjusted for a current output of exactly 4 mA . Then, a digital code of all zero's is loaded into the D/A, and the span adjustment potentiometer is adjusted for a voltage across the load that corresponds to a current of 20 mA less 1 LSB ( 19.9961 mA ).


Figure 8. D/A Converter - Isolated 4 to 20 mA Interface
Pressure Transmitter: In Figure 9, model 2B22 is used in a pressure transmitter application to provide complete inputoutput isolation and avoid signal errors due to ground loop currents. The process pressure is monitored with a strain gage type pressure transducer interfaced by the Analog Devices' model 2B30 transducer conditioner. The bridge excitation and system power is provided by the model 2B35 triple output power supply. The high level voltage output of the 2 B30 is converted to the isolated 4 to 20 mA current for transmission to a remote recorder or indicator.


Figure 9. Isolated Pressure Transmitter

FEATURES<br>\section*{Self-Powered}<br>Wide Input Range: $1-50 \mathrm{~mA}$ (2B24B)<br>High CMV Isolation: $\pm 1500 \mathrm{~V}$ pk; CMR: 120 dB<br>High Accuracy: $\pm 0.1 \%$<br>RFI/EMI Immunity<br>Low Cost

## APPLICATIONS

Ground Loop Elimination

Transient Voltage Protection

## GENERAL DESCRIPTION

The model 2B24 is a low cost, loop-powered isolator designed to accept input current in the range of $1-50 \mathrm{~mA}$ and provide an isolated output current proportional to the input. The 2B24 is powered by the input signal and does not require an external power supply.
Two basic models are available for signal ranges of $4-20 \mathrm{~mA}$ (2B24A) and $4-20 \mathrm{~mA}$ or $10-50 \mathrm{~mA}$ (2B24B). Both feature high accuracy ( $\pm 0.1 \%$ ), high input to output isolation $( \pm 1500 \mathrm{~V}$ pk, continuous), and high CMR ( 120 dB ). Other features include low input signal loop burden, low sensitivity to variations in load, as well as excellent stability ( $\pm 0.01 \% /$ ${ }^{\circ} \mathrm{C}$ ) over a wide ambient temperature range $\left(-30^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ ).
A rugged metal enclosure, suitable for field mounting, offers environmental protection and screw terminal input and output connections. This enclosure may be either surface or relay track mounted.

## APPLICATIONS

The 2B24 is designed to eliminate ground loop problems and high common mode noise interference in process control, monitoring and factory automation systems. It is especially useful for providing individual isolation of many current loop outputs operating from a common source of dc power.


## OPERATION

The 2B24 is factory calibrated to accuracy of $\pm 0.1 \%$ of span. A user accessible span trim potentiometer providing $\pm 3 \%$ adjustment range permits precise field calibration. This may be accomplished by connecting normal operating load resistance and adjusting SPAN for a 20.00 mA output when an input is 20.00 mA .

A wide range of load resistance (up to $600 \Omega$ @ 20 mA and $240 \Omega$ @ 50 mA ) may be accommodated by the 2 B 24 . The transmitter supplying power to the 2B24 must be capable of furnishing the necessary input voltage for the given load and desired maximum output current.

## DESIGN FEATURES AND USER BENEFITS

High Isolation: Input to output isolation eliminates ground loops and allows $\pm 1500 \mathrm{~V}$ potential difference between the input and the output.
Loop Powered: All power required for the 2B24 is derived from the process loop, eliminating the need for an external supply and therefore reducing installation cost.
High Noise Rejection: The 2B24 features internal filtering to eliminate errors caused by EMI/RFI and line noise pickup.

## SPECIFICATIONS <br> (typical @ $+25^{\circ} \mathrm{C}$ and $1 / \mathrm{N}=20 \mathrm{~mA}$ unless otherwise noted)



Figure 2. Required VINPUT vs. $R_{\text {LOAD }}$ (max) - 2B24A \& B

BASIC APPLICATIONS


Figure 1a. Two-Wire Transmitter Application


Figure 1b. Four-Wire Transmitter Application

# High Performance, Economy Strain Gage/RTD Conditioners MODELS 2B3O AND 2B31 

FEATURES<br>Complete Signal Conditioning Function<br>Low Drift: $0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max ("L"); Low Noise: $1 \mu \mathrm{~V}$ p-p max Wide Gain Range: 1 to 2000V/V<br>Low Nonlinearity: $0.0025 \%$ max ("L')<br>High CMR: $140 \mathrm{~dB} \min (60 \mathrm{~Hz}, \mathrm{G}=1000 \mathrm{~V} / \mathrm{V})$<br>Input Protected to 130 V rms<br>Adjustable Low Pass Filter: 60dB/Decade Roll-Off (from 2Hz)<br>Programmable Transducer Excitation: Voltage (4V to 15V @<br>100 mA ) or Current $(100 \mu \mathrm{~A}$ to 10 mA$)$<br>APPLICATIONS<br>Measurement and Control of:<br>Pressure, Temperature, Strain/Stress, Force, Torque Instrumentation: Indicators, Recorders, Controllers<br>Data Acquisition Systems<br>Microcomputer Analog I/O

## GENERAL DESCRIPTION

Models 2B30 and 2B31 are high performance, low cost, compact signal conditioning modules designed specifically for high accuracy interface to strain gage-type transducers and RTD's (resistance temperature detectors). The 2B31 consists of three basic sections: a high quality instrumentation amplifier; a three-pole low pass filter, and an adjustable transducer excitation. The 2B30 has the same amplifier and filter as the 2B31, but no excitation capability.
Available with low offset drift of $0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max (\mathrm{RTI}, \mathrm{G}=$ $1000 \mathrm{~V} / \mathrm{V}$ ) and excellent linearity of $0.0025 \%$ max, both models feature guaranteed low noise performance $1 \mu \mathrm{~V}$ p-p max, and outstanding 140 dB common mode rejection $(60 \mathrm{~Hz}$, $\mathrm{CMV}= \pm 10 \mathrm{~V}, \mathrm{G}=1000 \mathrm{~V} / \mathrm{V}$ ) enabling the 2B30/2B31 to maintain total amplifier errors below $0.1 \%$ over a $20^{\circ} \mathrm{C}$ temperature range. The low pass filter offers $60 \mathrm{~dB} /$ decade roll-off from 2 Hz to reduce normal-mode noise bandwidth and improve system signal-to-noise ratio. The 2B31's regulated transducer excitation stage features a low output drift $\left(0.015 \% /^{\circ} \mathrm{C} \mathrm{max}\right)$ and a capability of either constant voltage or constant current operation.
Gain, filter cutoff frequency, output offset level and bridge excitation (2B31) are all adjustable, making the 2B30/2B31 the industry's most versatile high-accuracy transducer-interface modules. Both models are offered in three accuracy selections, $\mathrm{J} / \mathrm{K} / \mathrm{L}$, differing only in maximum nonlinearity and offset drift specifications.

## APPLICATIONS

The 2B30/2B31 may be easily and directly interfaced to a wide variety of transducers for precise measurement and control of pressure, temperature, stress, force and torque. For ap-

plications in harsh industrial environments, such characteristics as high CMR, input protection, low noise, and excellent temperature stability make 2B30/2B31 ideally suited for use in indicators, recorders, and controllers.
The combination of low cost, small size and high performance of the 2B30/2B31 offers also exceptional quality and value to the data acquisition system designer, allowing him to assign a conditioner to each transducer channel. The advantages of this approach over low level multiplexers include significant improvements in system noise and resolution, and elimination of crosstalk and aliasing errors.

## DESIGN FEATURES AND USER BENEFITS

High Noise Rejection: The true differential input circuitry with high CMR ( 140 dB ) eliminating common-mode noise pickup errors, input filtering minimizing RFI/EMI effects, output low pass filtering ( $f_{c}=2 \mathrm{~Hz}$ ) rejecting $50 / 60 \mathrm{~Hz}$ line frequency pickup and series-mode noise.
Input and Output Protection: Input protected for shorts to power lines ( 130 V rms), output protected for shorts to ground and either supply.

Ease of Use: Direct transducer interface with minimum external parts required, convenient offset and span adjustment capability.
Programmable Transducer Excitation: User-programmable adjustable excitation source-constant voltage ( 4 V to 15 V @ 100 mA ) or constant current ( $100 \mu \mathrm{~A}$ to 10 mA ) to optimize transducer performance.
Adjustable Low Pass Filter: The three-pole active filter ( $\mathrm{f}_{\mathrm{c}}=2 \mathrm{~Hz}$ ) reducing noise bandwidth and aliasing errors with provisions for external adjustment of cutoff frequency.

| MODEL | $\begin{aligned} & \text { 2B30J } \\ & 2 \mathrm{~B} 31 \mathrm{~J} \end{aligned}$ | $\begin{aligned} & 2 \mathrm{~B} 30 \mathrm{~K} \\ & 2 \mathrm{~B} 31 \mathrm{~K} \end{aligned}$ | $\begin{aligned} & \text { 2B30L } \\ & \text { 2B31L } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| GAIN ${ }^{1}$ |  |  |  |
| Gain Range | 1 to $2000 \mathrm{~V} / \mathrm{V}$ | * | * |
| Gain Equation | $\begin{aligned} \mathrm{G}= & \left(1+94 \mathrm{k} \Omega / \mathrm{R}_{\mathrm{G}}\right)\left[20 \mathrm{k} \Omega /\left(\mathrm{R}_{\mathrm{F}}+\right.\right. \\ & 16.2 \mathrm{k} \Omega)] \end{aligned}$ | * | - |
| Gain Equation Accuracy | $\pm 2 \%$ | * | - |
| Fine Gain (Span) Adjust. Range | $\pm 20 \%$ | * |  |
| Gain Temperature Coefficient | $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max $\left( \pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right.$ typ) | - | - |
| Gain Nonlinearity | $\pm 0.01 \%$ max | $\pm 0.005 \%$ max | $\pm 0.0025 \%$ max |
| OFFSET VOLTAGES ${ }^{1}$ |  |  |  |
| Totai Offset Voltage, Referred to Input |  |  |  |
| Initial, @ $+25^{\circ} \mathrm{C}$ | Adjustable to Zero ( $\pm 0: 5 \mathrm{mV}$ typ) | * |  |
| Warm-Up Drift, $10 \mathrm{Min} ., \mathrm{G}=1000$ | $\pm 5 \mu \mathrm{~V}$ RTI | * | * |
| vs. Temperature |  |  |  |
| $\mathrm{G}=1 \mathrm{~V} / \mathrm{V}$ | $\pm 150 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $\pm 75 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $\pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max |
| $\mathrm{G}=1000 \mathrm{~V} / \mathrm{V}$ | $\pm 3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $\pm 1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $\pm 0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max |
| At Other Gains | $\pm(3 \pm 150 / \mathrm{G}) \mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ max | $\pm(1 \pm 75 / \mathrm{G}) \mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ max | $\pm(0.5 \pm 50 / \mathrm{G}) \mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ max |
| vs. Supply, G = $1000 \mathrm{~V} / \mathrm{V}$ | $\pm 25 \mu \mathrm{~V} / \mathrm{V}$ | $\cdots$ | - . |
| vs. Time, G $=1000 \mathrm{~V} / \mathrm{V}$ | $\pm 3 \mu \mathrm{~V} /$ month | * | * |
| Output Offset Adjust. Range | $\pm 10 \mathrm{~V}$ | * | - |
| INPUT BIAS CURRENT |  |  |  |
| Initial @ $+25^{\circ} \mathrm{C}$ | +200nA max (100nA typ) | - | * |
| vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) | $-0.6 \mathrm{nA} /{ }^{\circ} \mathrm{C}$ | * | - |
| INPUT DIFFERENCE CURRENT |  |  |  |
| Initial @ $+25^{\circ} \mathrm{C}$ | $\pm 5 \mathrm{nA}$ | * | * |
| vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) | $\pm 40 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ | - | - |
| INPUT IMPEDANCE |  |  |  |
| Differentia! | $100 \mathrm{M} \Omega \\| 47 \mathrm{pF}$ | - | * |
| Common Mode | $100 \mathrm{M} \Omega \\| 47 \mathrm{pF}$ | - | - |
| INPUT VOLTAGE RANGE |  |  |  |
| Linear Differential Input | $\pm 10 \mathrm{~V}$ | * | * |
| Maximum Differential or CMV Input |  |  |  |
| Without Damage | 130 V ms | * | * |
| Common Mode Voltage | $\pm 10 \mathrm{~V}$ | - | * |
| CMR, $1 \mathrm{k} \Omega$ Source Imbalance |  |  |  |
| $\mathrm{G}=1 \mathrm{~V} / \mathrm{V}, \mathrm{de}$ to $60 \mathrm{~Hz}{ }^{1}$. | 90 dB | * | * |
| $\mathrm{G}=100 \mathrm{~V} / \mathrm{V}$ to $2000 \mathrm{~V} / \mathrm{V}, 60 \mathrm{~Hz}^{1}$ | 140 dB min | - | * |
| $\mathrm{dc}^{2}$ | 90 dB min ( 112 typ.) | * | - |
| INPUT NOISE |  |  |  |
| Voltage, $\mathrm{G}=1000 \mathrm{~V} / \mathrm{V}$ |  |  |  |
| 0.01 Hz to 2 Hz | $1 \mu \mathrm{~V} \mathrm{p} \cdot \mathrm{p} \max$ | * | * |
| 10 Hz to $100 \mathrm{~Hz}^{2}$ | $1 \mu \mathrm{~V}$ P-p | * | - |
| Current, G $=1000$ |  |  |  |
| 0.014 Hz to 2 Hz | 70 pAp p - | * | * |
| 10 Hz to $100 \mathrm{~Hz}^{2}$ | 30 pA rms | * | - |
| RATED OUTPUT ${ }^{1}$ |  |  |  |
| Voltage, $2 \mathrm{k} \Omega$ Load $^{3}$ | $\pm 10 \mathrm{~V}$ min | * | * |
| Current | $\pm 5 \mathrm{~mA}$ min | * | * |
| Impedance, de to $2 \mathrm{~Hz}, \mathrm{G}=100 \mathrm{~V} / \mathrm{V}$ | $0.1 \Omega$ | * | * |
| Load Capacitance | $0.01 \mu \mathrm{~F}$ max | - . | - |
| DYNAMIC RESPONSE (Unfiltered) ${ }^{2}$ |  |  |  |
| Small Signal Bandwidth |  |  |  |
| -3dB Gain Accuracy, G $=100 \mathrm{~V} / \mathrm{V}$ | 30 kHz | * | * |
| $\mathrm{G}=1000 \mathrm{~V} / \mathrm{V}$ | 5 kHz | * . | - |
| Slew Rate | $1 \mathrm{~V} / \mathrm{\mu s}$ | * | - . |
| Full Power | 15 kHz | * | * . |
| Serding Time, G $=100, \pm 10 \mathrm{~V}$ Output |  |  |  |
| Step to $\pm 0.1 \%$ | $30 \mu \mathrm{~s}$ | * | * |
| LOW PASS FILTER (Bessel) |  |  |  |
| Number of Poles | 3 | * | * |
| Gain (Pass Band) | +1 | * | * |
| Cutoff Frequency ( -3 dB Point) | 2 Hz | * | - |
| Roll-Off | 60dB/decade | - . | - |
| Offset (at $25^{\circ} \mathrm{C}$ ) | $\pm 5 \mathrm{mV}$ | * | * |
| Settling Time, $\mathrm{G}=100 \mathrm{~V} / \mathrm{V}, \pm 10 \mathrm{~V}$ Output Step to $\pm 0.1 \%$ | 600 ms | * | * |
| BRIDGE EXCITATION (See Table 1) |  |  |  |
| POWER SUPPL. ${ }^{4}$ |  |  |  |
| Voltage, Rated Performance | $\pm 15 \mathrm{~V} \mathrm{dc}$ | * | * . |
| Voltage, Operating | $\pm(12$ to 18$) \mathrm{V} \mathrm{dc}$ | * | * |
| Current, Quiescent | $\pm 15 \mathrm{~mA}$ | - | * |
| TEMPERATURE RANGE |  |  |  |
| Rated Performance | 0 to $+70{ }^{\circ} \mathrm{C}$ | * | * |
| Operating | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * | * |
| Storage | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | * | - |
| CASE SIZE | $2^{\prime \prime} \times 2^{\prime \prime} \times 0.4^{\prime \prime}(51 \times 51 \times 10.2 \mathrm{~mm})$ | * | * |

- Specifications same as $2 \mathrm{~B} 30 \mathrm{~J} / 2 \mathrm{~B} 31 \mathrm{~J}$.

Specifications referred to output at pin 7 with $3.75 \mathrm{k}, 1 \%, 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
fine span resistor installed and internally set 2 IIz filter cutoff
frequency.
${ }_{3}^{2}$ Specifications referred to the unfiltered outpur at pin 1
${ }^{3}$ Protected for shorts to ground and/or either supply voltage
${ }^{4}$ Recommended power supply ADI model 902 -2 or model 2B35
rransducer power supply (for 2 B 30 ).
Specifications subject to change without notice.

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


PIN DESIGNATIONS


MOUNTING CARDS
AC1211, AC1213


AC1211/AC1213 CONNECTOR DESIGNATIONS

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :---: | :---: | :---: |
| A | REGULATOR $+V_{\text {R }}$ IN | 1 | EXCSEL1 |
| B | SENSE LOW (-) | 2 | ISEL |
| c | REF OUT | 3 | Vexcout |
| D | REF IN | 4 | lexc out |
| E |  | 5 | SENSE HIGH ${ }^{\text {( }}$ ) |
| F |  | 8 | EXC SEL 2 |
| , |  | 7 | OUTPUT OFFSET TRIM |
| J |  | 8 |  |
| $k$ | $-v_{s}$ | 9 | -vs |
| $\stackrel{L}{4}$ | ${ }^{+} \mathrm{V}_{\text {s }}$ | 10 | $+\mathrm{v}_{5}$ |
| M | common | 11 |  |
| N | COMMON | 12 13 | COMMON |
| R | FINE GAIN ADJ. | 14 |  |
| S | FINE GAIN ADJ. | 15 |  |
| ${ }^{\top}$ | FILTER OFFSET TRIM | 16 |  |
| v | FILTER OFFSET TRIM | 17 | R ${ }_{\text {gain }}$ |
| v | OUTPUT 2 (FILTERED) | 18 | Rgain |
| $\underset{\sim}{W}$ | -INPUT | 19 | OUTPUT 1 (UNFILTERED) |
| x | INPUT OFFSET TRIM | 20 | GANDWIDTH ADJ. 1 |
| Y | INPUT OFFSET TRIM | 21 | BANDWIDTH ADJ. 3 |
| 2 | + INPUT | 22 | BANDWIDTH ADS. 2 |

The AC1211/AC1213 mounting card is available for the 2B30/2B31. The AC1211/AC1213 is an edge connector card with pin receptacles for plugging in the 2B30/2B31. In addition, it has provisions for installing the gain resistors and the bridge excitation, offset adjustment and filter cutoff programming components. The AC1211/ AC1213 is provided with a Cinch 251-22-30-160 (or equivalent) edge connector. The AC1213 includes the adjustment pots; no pots are provided with the AC1211.

## FUNCTIONAL DESCRIPTION

Models 2B30 and 2B31 accept inputs from a variety of full bridge strain gage-type transducers or RTD sensors and convert the inputs to conditioned high level analog outputs. The primary transducers providing direct inputs may be $60 \Omega$ to $1000 \Omega$ strain gage bridges, four-wire RTD's or two- or threewire RTD's in the bridge configuration.

The 2B30 and 2B31 employ a multi-stage design, shown in Figure 1, to provide excellent performance and maximum versatility. The input stage is a high input impedance ( $10^{8} \Omega$ ), low offset and drift, low noise differential instrumentation amplifier. The design is optimized to accurately amplify low level ( mV ) transducer signals riding on high common mode voltages $( \pm 10 \mathrm{~V})$, with wide $(1-2000 \mathrm{~V} / \mathrm{V})$, single resistor $\left(\mathrm{R}_{\mathrm{G}}\right)$, programmable gain to accommodate $0.5 \mathrm{mV} / \mathrm{V}$ to $36 \mathrm{mV} / \mathrm{V}$ transducer spans and $5 \Omega$ to $2000 \Omega$ RTD spans. The input stage contains protection circuitry for accidental shorts to power line voltage ( 130 V rms) and RFI filtering circuitry.
The inverting buffer amplifier stage provides a convenient means of fine gain trim ( 0.8 to 1.2 ) by using a $10 \mathrm{k} \Omega$ potentiometer ( $\mathrm{R}_{\mathrm{F}}$ ); the buffer also allows the output to be offset by up to $\pm 10 \mathrm{~V}$ by applying a voltage to the noninverting input (pin 29). For dynamic, high bandwidth measurements-the buffer output (pin 1) should be used.
The three-pole active filter uses a unity-gain configuration and provides low-pass Bessel-type characteristics-minimum overshoot response to step inputs and a fast rise time. The cutoff frequency ( -3 dB ) is factory set at 2 Hz , but may be increased up to 5 kHz by addition of three external resistors ( $\mathrm{R}_{\mathrm{SEL}_{1}}$ $\mathrm{R}_{\text {SEL }_{3}}$ ).

## INTERCONNECTION DIAGRAM AND SHIELDING TECHNIQUES

Figure 1 illustrates the 2B31 wiring configuration when used in a typical bridge transducer signal conditioning application. A recommended shielding and grounding technique for preserving the excellent performance characteristics of the 2B30/ 2B31 is shown.
Because models 2B30/2B31 are direct coupled, a ground return path for amplifier bias currents must be provided either by direct connection (as shown) or by an implicit ground path having up to $1 \mathrm{M} \Omega$ resistance between signal ground and conditioner common (pin 28). The sensitive input and gain setting
terminals should be shielded from noise sources for best performance, especially at high gains. To avoid ground loops, signal return or cable shield should never be grounded at more than one point.
The power supplies should be decoupled with $1 \mu \mathrm{~F}$ tantalum and 1000 pF ceramic capacitors as close to the amplifier as possible.

## TYPICAL APPLICATION AND ERROR BUDGET ANALYSIS

Models 2B30/2B31 have been conservatively specified using min-max values as well as typicals to allow the designer to develop accurate error budgets for predictable performance. The error calculations for a typical transducer application, shown in Figure 1 ( $350 \Omega$ bridge, $1 \mathrm{mV} / \mathrm{V}$ F.S., 10V excitation), are illustrated below.
Assumptions: 2 B 31 L is used, $\mathrm{G}=1000, \Delta \mathrm{~T}= \pm 10^{\circ} \mathrm{C}$, source imbalance is $100 \Omega$, common mode noise is $0.25 \mathrm{~V}(60 \mathrm{~Hz})$ on the ground return.
Absolute gain and offset errors can be trimmed to zero. The remaining error sources and their effect on system accuracy (worst case) as a \% of Full Scale (10V) are listed:

| Error Source | Effect on Absolute Accuracy \% of F.S. | Effect on Resolution \% of F.S. |
| :---: | :---: | :---: |
| Gain Nonlinearity | $\pm 0.0025$ | $\pm 0.0025$ |
| Gain Drift | $\pm 0.025$ | , |
| Voltage Offset Drift | $\pm 0.05$ |  |
| Offset Current Drift | $\pm 0.004$ |  |
| CMR | $\pm 0.00025$ | $\pm 0.00025$ |
| Noise (0.01 to 2 Hz ) | $\pm 0.01$ | $\pm 0.01$ |
| Total Amplifier Error Excitation Drift | $\begin{aligned} & \pm 0.09175 \mathrm{max} \\ & \pm 0.15( \pm 0.03 \mathrm{typ}) \end{aligned}$ | $\pm 0.01275$ max |
| Total Output Error (Worst Case) | $\begin{gathered} \pm 0.24175 \max \\ ( \pm 0.1 \text { typ }) \end{gathered}$ | $\pm 0.0127 \mathrm{max}$ |



Figure 1. Typical Bridge Transducer Application Using $2 B 31$

## BRIDGE EXCITATION (2B31)

The bridge excitation stage of the model 2B31 is an adjustable output, short circuit protected, regulated supply with internally provided reference voltage $(+7.15 \mathrm{~V})$. The remote sensing inputs are used in the voltage output mode to compensate for the voltage drop variations in long leads to the transducer. The regulator circuitry input ( pin 24 ) may be connected to $+\mathrm{V}_{\mathrm{S}}$ or some other positive dc voltage (pin 28 referenced) within specified voltage level and load current range. User-programmable constant voltage or constant current excitation mode may be used. Specifications are listed below in Table 1.

| MODEL | 2B31] | 2B31K | 2B31L |
| :---: | :---: | :---: | :---: |
| Constant Voltage Output Mode |  |  |  |
| Regulator Input Voltage Range | +9.5V to +28V | - | * |
| Output Voltage Range | +4 V to +15 V | - | - |
| Regulator Input/Output Voltage |  |  |  |
| Output Current ${ }^{1}$ | 0 to 100 mA max | - | - |
| Regulation, Output Voltage vs. Supply | 0.05\%/V | - | * |
| Load Regulation, $\mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA}$ to |  |  |  |
| Output Voltage vs. Temperature | $0.015 \% /{ }^{\circ} \mathrm{C}$ max | * | * |
| (0 to $+70^{\circ} \mathrm{C}$ ) . | 0.003\% $\%^{\circ} \mathrm{C}$ typ | - | - |
| Ourput Noise | 1 mV rms | - | * |
| Reference Voltage (Internal) | $7.15 \mathrm{~V} \pm 3 \%$ | - | - |
| Constant Current Output Mode |  |  |  |
| Regulator Input Voltage Range | +9.5 V to +28V | * | * |
| Output Current Range | $100 \mu \mathrm{~A}$ to 10 mA | * | - |
| Compliance Voltage | 0 to 10V | * | - |
| Load Regulation | 0.1\% | - | - |
| Temperature Coefficient (0 to $+70^{\circ} \mathrm{C}$ ) | 0.003\%/ ${ }^{\circ} \mathrm{C}$ | * | * |
| Output Noise | $1 \mu \mathrm{Arms}$ | - | - |

Table 1. Bridge Excitation Specifications

## OPERATING INSTRUCTIONS

Gain Setting: The differential gain, G, is determined according to the equation:

$$
\mathrm{G}=\left(1+94 \mathrm{k} \Omega / \mathrm{R}_{\mathrm{G}}\right)\left[20 \mathrm{k} \Omega /\left(\mathrm{R}_{\mathrm{F}}+16.2 \mathrm{k} \Omega\right)\right]
$$

where $\mathrm{R}_{\mathrm{G}}$ is the input stage resistor shown in Figure 1 and $\mathrm{R}_{\mathrm{F}}$ is the variable $10 \mathrm{k} \Omega$ resistor in the output stage. For best performance, the input stage gain should be made as large as possible, using a low temperature coefficient ( $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ) $\mathrm{R}_{\mathrm{G}}$, and the output stage gain can then be used to make a $\pm 20 \%$ linear gain adjustment by varying $\mathrm{R}_{\mathrm{F}}$.
Input Offset Adjustment: To null input offset voltage, an optional $100 \mathrm{k} \Omega$ potentiometer connected between pins 13 and 14 (Figure 1) can be used. With gain set at the desired value, connect both inputs (pins 12 and 15) to the system common (pin 28), and adjust the $100 \mathrm{k} \Omega$ potentiometer for zero volts at pin 3. The purpose of this adjustment is to null the internal amplifier offset and it is not intended to compensate for the transducer bridge unbalance.
Output Offset Adjustment: The output of the 2B30/2B31 can be intentionally offset from zero over the $\pm 10 \mathrm{~V}$ range by applying a voltage to pin 29, e.g., by using an external potentiometer or a fixed resistor. Pin 29 is normally grounded if output offsetting is not desired. The optional filter amplifier offset null capability is also provided as illustrated in Figure 1.
Filter Cutoff Frequency Programming: The low pass filter cutoff frequency may be increased from the internally set 2 Hz by the addition of three external resistors connected as shown in Figure 1. The values of resistors required for a desired cutoff frequency, $f_{c}$, above 5 Hz are obtained by the equation below:

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{SEL}_{1}}=11.6 \times 10^{6} /\left(2.67 \mathrm{f}_{\mathrm{c}}-4.34\right) ; \\
& \mathrm{R}_{\mathrm{SEL}_{2}}=27.6 \times 10^{6} /\left(4.12 \mathrm{f}_{\mathrm{c}}-7\right) \\
& \mathrm{R}_{\mathrm{SEL}_{3}}=1.05 \times 10^{6} /\left(0.806 \mathrm{f}_{\mathrm{c}}-1.3\right)
\end{aligned}
$$

where $R_{\text {SEL }}$ is in ohms and $f_{c}$ in Hz . Table 2 gives the nearest $1 \% \mathrm{R}_{\text {SEL }}$ for several common filter cutoff ( $-3 \mathrm{~dB} \mathrm{)} \mathrm{frequencies}$.

| $\mathrm{f}_{\mathrm{c}}(\mathrm{Hz})$ | $\begin{aligned} & \mathbf{R}_{\text {SELI }}(\mathrm{k} \Omega) \\ & (\operatorname{Pin} 1 \text { to } 9) \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{SELL} .2}(\mathrm{k} \Omega) \\ & (\operatorname{Pin} 9 \text { to 8) } \end{aligned}$ | $\mathrm{R}_{\text {SEL } 3}(\mathrm{k} \Omega$ ) <br> (Pin 8 to 6) |
| :---: | :---: | :---: | :---: |
| 2 | Open | Open | Open |
| 5 | 1270.000 | 2050.00 | 383.000 |
| 10 | 523.000 | 806.00 | 154.000 |
| 50 | 90.000 | 137.00 | 26.700 |
| 100 | 44.200 | 68.10 | 13.300 |
| 500 | 8.660 | 13.30 | 2.610 |
| 1000 | 4.320 | 6.65 | 1.300 |
| 5000 | 0.866 | 1.33 | 0.261 |

## Table 2. Filter Cutoff Frequency vs. RSEL

Voltage Excitation Programming: Pin connections for a constant voltage output operation are shown in Figure 2. The bridge excitation voltage, $\mathrm{V}_{\mathrm{EXC}}$, is adjusted between +4 V to +15 V by the $20 \mathrm{k} \Omega$ ( $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ) R $\mathrm{V}_{\text {VSEL }}$ potentiometer. For ratiometric operation, the bridge excitation can be adjusted by applying an external positive reference to pin 25 of the 2B31. The output voltage is given by: $\mathrm{V}_{\mathrm{EXC}}$ OUT $=3.265 \mathrm{~V}_{\mathrm{REF}}$ IN. The remote sensing leads should be externally connected to the excitation leads at the transducer or jumpered as shown in Figure 2 if sensing is not required.


Figure 2. Constant Voltage Excitation Connections
Current Excitation Programming: The constant current excitation output can be adjusted between $100 \mu \mathrm{~A}$ to 10 mA by two methods with the 2B31. Figure 3 shows circuit configuration for a current output with the maximum voltage developed across the sensor (compliance voltage) constrained to +5 V . The value of programming resistor $\mathrm{R}_{\text {ISEL }}$ may be calculated from the relationship: $\mathrm{R}_{\text {ISEL }}=\left(\mathrm{V}_{\text {REG IN }}-\mathrm{V}_{\text {REF IN }}\right) / \mathrm{I}_{\text {EXC OUT }}$.


Figure 3. Constant Current Excitation Connections (VCOMPL $=0$ to +5 V )

A compliance voltage range of 0 to +10 V can be obtained by connecting the 2 B 31 as shown in Figure 4 . The $2 \mathrm{k} \Omega$ potentiometer $\mathrm{R}_{\text {ISEL }}$ is adjusted for desired constant current excitation output.


Figure 4. Constant Current Excitation Connections (VCOMPL $=0$ to +10 V )

## APPLICATIONS

Strain Measurement: The 2B30 is shown in Figure 5 in a strain measurement system. A single active gage ( $120 \Omega, \mathrm{GF}=2$ ) is used in a bridge configuration to detect small changes in gage resistance caused by strain. The temperature compensation is provided by an equivalent dummy gage and two high precision $120 \Omega$ resistors complete the bridge. The 2B35 adjustable power supply is set to a low +3 V excitation voltage to avoid the self-heating error effects of the gage and bridge elements. System calibration produces a 1 V output for an input of 1000 microstrains. The filter cutoff frequency is set at 100 Hz .


Figure 5. Interfacing Half-Bridge Strain Gage Circuit
Pressure Transducer Interface: A strain gage type pressure transducer (BLH Electronics, DHF Series) is interfaced by the 2B31 in Figure 6. The 2B31 supplies regulated excitation $(+10 \mathrm{~V})$ to the transducer and operates at a gain of 333.3 to achieve $0-10 \mathrm{~V}$ output for $0-10,000$ p.s.i. at the pressure transducer. Bridge Baiance potentiometer is used to cancel out any offset which may be present and the Fine Span potentiometer adjustment accurately sets the full scale output. Depressing the calibration check pushbutton switch shunts a system calibration resistor ( $\mathrm{R}_{\mathrm{CAL}}$ ) across the transducer bridge to give an instant check on system calibration.


Figure 6. Pressure Transducer Interface Application

Platinum RTD Temperature Measurement: In Figure 7 model 2B31 provides complete convenient signal conditioning in a wide range $\left(-100^{\circ} \mathrm{C}\right.$ to $\left.+600^{\circ} \mathrm{C}\right)$ RTD temperature measurement system. YSI - Sostman four-wire, $100 \Omega$ platinum RTD (PT139AX) is used. The four wire sensor configuration, combined with a constant current excitation and a high input impedance offered by the 2B31, eliminates measurement errors resulting from voltage drops in the lead wires. Offsetting may be provided via the 2B31's offset terminal. The gain is set by the gain resistor for a +10 V output at $+600^{\circ} \mathrm{C}$.


Figure 7. Platinum RTD Temperature Measurement
Interfacing Three-Wire Sensors: A bridge configuration is particularly useful to provide offset in interfacing to a platinum RTD and to detect small, fractional sensor resistance changes. Lead compensation is employed, as shown in Figure 8, to maintain high measurement accuracy when the lead lengths are so long that thermal gradients along the RTD leg may cause changes in line resistance. The two completion resistors (R1, $R 2$ ) in the bridge should have a good ratio tracking ( $\pm 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ) to eliminate bridge error due to drift. The single resistor (R3) in series with the platinum sensor must, however, be of very high absolute stability. The adjustable excitation in the 2B31 controls the power dissipated by the RTD itself to avoid self-heating errors.


Figure 8. Three-Wire RTD Interface
Linearizing Transducer Output: To maximize overall system linearity and accuracy, some strain gage-type and RTD transducer analog outputs may require linearization. A simple circuit may be used with the 2B31 to correct for the curvature in the input signal. Consult factory for the application assistance.

Data Acquisition System: Figure 9 shows a typical application of the 2B30/2B31 in a low level, high speed microcomputer based data acquisition system. The advantages of this configuration are improvement in CMR enhanced by a low pass filter/channel provided by the 2B31, elimination of aliasing errors and crosstalk noise between input channels, improvement in system noise and resolution, and optimized, individual bridge excitation source for each channel.


Figure 9. Use of the 2B30/2B31 in Data Acquisition System

## PERFORMANCE CHARACTERISTICS

Input Offset Voltage Drift: Models 2B30/2B31 are available in three drift selections: $\pm 0.5, \pm 1$ and $\pm 3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ (max, RTI, G $=$ $1000 \mathrm{~V} / \mathrm{V}$ ). Total input drift is composed of two sources (input and output stage drifts) and is gain dependent. Figure 10 is a graph of the worst case total voltage offset drift vs. gain for all versions.


Figure 10. Total Input Offset Drift (Worst Case) vs. Gain

Gain Nonlinearity and Noise: Nonlinearity is specified as a percent of full scale (10V), e.g. 0.25 mV RTO for $0.0025 \%$. Three maximum nonlinearity selections offered are: $\pm 0.0025 \%$, $\pm 0.005 \%$ and $\pm 0.01 \%$ ( $\mathrm{G}=1$ to $2000 \mathrm{~V} / \mathrm{V}$ ). Models 2B30/2B31 offer also an excellent voltage noise performance by guaranteeing maximum RTI noise of $1 \mu \mathrm{~V}$ p-p ( $\mathrm{G}=1000 \mathrm{~V} / \mathrm{V}, \mathrm{R}_{\mathrm{S}} \leqslant$ $5 \mathrm{k} \Omega$ ) with noise bandwidth reduced to 2 Hz by the low pass filter.

Low Pass Filter: The three pole Bessel-type active filter attenuates unwanted high-frequency components of the input signal above its cutoff frequency ( -3 dB ) with $60 \mathrm{~dB} /$ decade rolloff. With a 2 Hz filter, attenuation of 70 dB at 60 Hz is obtained, settling time is 600 ms to $0.1 \%$ of final value with less than $1 \%$ overshoot response to step inputs. Figure 11 shows the filter response.


Figure 11. Filter Amplitude Response vs. Frequency
Common Mode Rejection: CMR is rated at $\pm 10 \mathrm{~V}$ CMV and $1 \mathrm{k} \Omega$ source imbalance. The CMR improves with increasing gain. As a function of frequency; the CMR performance is enhanced by the incorporation of low pass filtering, adding to the 90 dB minimum rejection ratio of the instrumentation amplifier. The effective CMR at 60 Hz at the output of the filter $\left(\mathrm{f}_{\mathrm{c}}=2 \mathrm{~Hz}\right.$ ) is 140 dB min. Figure 12 illustrates a typical CMR vs. Frequency and Gain.


Figure 12. Common Mode Rejection vs. Frequency and Gain

Bridge Excitation (2B31): The adjustable bridge excitation is specified to operate over a wide regulator input voltage range $(+9.5 \mathrm{~V}$ to $+28 \mathrm{~V})$. However, the maximum load current is a function of the regulator circuit input-output differential voltage, as shown in Figure 13. Voltage output is short circuit protected and its temperature coefficient is $\pm 0.015 \% \mathrm{~V}_{\mathrm{OUT}} /{ }^{\circ} \mathrm{C}$ $\max \left( \pm 0.003 \% /^{\circ} \mathrm{C}\right.$ typ). Output temperature stability is directly dependent on a temperature coefficient of a reference and for higher stability requirements, a precision external reference may be used.


Figure 13. Maximum Load Current vs. Regulator Input-Output Voltage Differential

## FEATURES

Low Input Offset Drift: $\pm 1.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
Low Gain Drift: $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
Low Nonlinearity: $\pm 0.01 \%$ max ( $\pm 0.005 \%$ typ)
Differential Input Protection: $\pm 130 \mathrm{~V}$ rms
Channel Multiplexing: $\mathbf{3 0 0 0}$ chan/sec Scanning Speed Solid State Reliability
Internal RTD Excitation/Lead Wire Compensation

## APPLICATIONS

Multichannel Signal Conditioning
Data Acquisition
Industrial Process Monitoring

## GENERAL DESCRIPTION

The model 2B34 is a four channel signal conditioner providing input protection, multiplexing, and amplification in a single, low cost package. A multi-purpose device, the 2B34 is designed to effectively condition low level signals ( $\pm 30 \mathrm{mV}$ to $\pm 100 \mathrm{mV}$ ) such as those produced by RTD and strain gage sensors. The superior design of the 2B34 provides low input drift ( $\pm 1.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ ), high common mode rejection ( 94 dB @ 60 Hz ), and extremely stable gain $\left( \pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right)$. Other features include low nonlinearity ( $\pm 0.01 \%$ max), excitation and lead wire compensation for RTD inputs, and a wide operating temperature range $\left(-25^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$.

## APPLICATIONS

The 2B34 is a superior alternative to the relay multiplexing technique used in multichannel data acquisition systems, computer interface systems, and measurement and control instrumentation. Advantages over relay circuits include functional versatility, superior signal conditioning, and solid state speed and reliability.

## DESIGN FEATURES AND USER BENEFITS

Solid State Design: Complete solid state construction offers both high performance and reliability.
Ease of Use: The multichannel, functionally complete design in a compact ( $2^{\prime \prime} \times 4^{\prime \prime} \times 0.4^{\prime \prime}$ ) module, conserves board space and eliminates the need for a number of discrete components that would otherwise be required.
Low Cost: The 2B34 offers the lowest cost per channel for solid state, low level sensor signal conditioning.
Wide Operating Temperature Range: The 2B34 has been designed to operate over $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ambient temperature range.


## FUNCTIONAL DESCRIPTION

The internal structure of the 2B34 is shown in Figure 1. Four individual input channels are multiplexed into a single, low


Figure 1. 2834 Functional Diagram

| Model | 2B34J |  |
| :---: | :---: | :---: |
|  | Strain Gage Mode | RTD Mode |
| ANALOG INPUT |  |  |
| Number of Channels | 4 | * |
| Input Range | $\pm 30 \mathrm{mV}$ \& $\pm 100 \mathrm{mV}$ | 25-175 2 \& 0-350 |
| Gain Range ( $\mathrm{R}_{\mathrm{G}}=945 \Omega$ ) | $166.6 \mathrm{~V} / \mathrm{V} \& 50 \mathrm{~V} / \mathrm{V}$ | * |
| Expanded ${ }^{1}$ | 50V/V to. $1000 \mathrm{~V} / \mathrm{V}$ | * ${ }^{\text {* }}$ - ${ }^{-3}$ |
| Transfer Function | N/A | $\begin{gathered} \mathrm{V}_{\text {OUT }}=\left[0.4 \times 10^{-3} \mathrm{X}\right. \\ \left.\left(\mathrm{R}_{\text {RTD }}\right)-0.04\right] \mathrm{G} \end{gathered}$ |
| Gain Error | $\pm 0.6 \%$ max ( $\mathrm{G}=50$ ) | * |
|  | $\pm 0.8 \%$ max $(\mathrm{G}=166.6)$ | * |
| Gain Temperature Coefficient ${ }^{2}$ | $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | * |
| Gain Nonlinearity | $\pm 0.01 \%$ of Span, max | * |
| Offset Voltage |  |  |
| Input Offset, Initial ${ }^{3}$ (Adj. to Zero) | $\pm 150 \mu \mathrm{~V}$ | * 0.015 - |
| vs. Temperature | $\pm 1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | $\pm 0.015 \mathrm{deg} / \mathrm{deg}$ |
| Channel to Channel Offset | $\pm 25 \mu \mathrm{~V}$ | * |
| Total Offset Drift (RTI) | $\pm 1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | * |
| Input Noise Voltage |  |  |
| $0.01 \mathrm{~Hz}-100 \mathrm{~Hz}, \mathrm{R}_{\mathrm{S}}=1 \mathrm{k} \Omega$ | $1.5 \mu \mathrm{~V} \mathrm{p}-\mathrm{p}$ | * |
| Common Mode Voltage | $\pm 6 \mathrm{~V}$ | N/A |
| Common Mode Rejection |  |  |
| $\mathrm{R}_{\mathrm{S}}=100 \Omega, \mathrm{f}=60 \mathrm{~Hz}$ | 94 dB (@ G = 166.6) | N/A |
| $\mathrm{R}_{\mathrm{S}}=1 \mathrm{k} \Omega, \mathrm{f}=60 \mathrm{~Hz}$ | 86dB (@ G = 166.6) |  |
| Maximum Safe Differential Input ( 10 min ) | 130 V mm | * |
| Normal Mode Rejection @ 60Hz | 24 dB | , |
| Input Resistance | $20 \mathrm{M} \Omega$ | * |
| Input Bias Current | 10 nA max | * |
| Lead Resistance Effect | N/A | $\pm 0.03 \mathrm{deg} / \Omega$ |
| ANALOG OUTPUT |  |  |
| Output Voltage Swing | $\pm 5 \mathrm{~V}$ @ 1 mA | * |
| Output Resistance |  |  |
| Direct Output | $0.1 \Omega$ | * |
| Switched Output | $35 \Omega,+0.5 \% /{ }^{\circ} \mathrm{C}$ | * |
| Maximum Switched Voltage | $\pm 9 \mathrm{~V}$, no load | * |
| SENSOR EXCITATION |  |  |
| Excitation Level (per channel) | NA | $\begin{aligned} & 0.4 \mathrm{~mA} \pm 1 \% \\ & ( \pm 1.7 \% \max ) \end{aligned}$ |
| vs. Temperature | NA | $\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| CHANNEL SELECTION |  |  |
| Channel Selection Time to $\pm 0.01 \%$ F.S. | $300 \mu \mathrm{~s}$ | * |
| Channel Scanning Speed | $>3000 \mathrm{chan} / \mathrm{sec}$ | , |
| DYNAMIC RESPONSE |  |  |
| Input Settling Time to $\pm 0.01 \%$ F.S. | 0.4 sec | * |
| Bandwidth | 4 Hz | * |
| POWER SUPPLY |  |  |
| Voltage, $\pm \mathrm{V}_{\text {S }}$, Rated Performance | $\pm 15 \mathrm{~V} \mathrm{dc} \pm 5 \%$ | * |
| Current | + $35 \mathrm{~mA},-15 \mathrm{~mA}$, max | * |
| Supply Effect on Offset | $\pm 0.003 \% / \%$ | $\pm 0.02 \% / \%$ |
| ENVIRONMENTAL |  |  |
| Temperature |  |  |
| Rated Performance | 0 to $+70^{\circ} \mathrm{C}$ | * |
| Operating | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * |
| Storage | $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * |
| CASE SIZE | $2^{\prime \prime} \times 4^{\prime \prime} \times 0.4^{\prime \prime}$ |  |
| NOTES |  |  |
| ${ }^{\prime}$ Gain range may be expanded by use of external amplifier as shown in Figure 3. <br> ${ }^{2}$ Does not include effects of sensor excitation drift. <br> ${ }^{3}$ With no induced offset, using circuit shown in Figure 2 (pots centered). |  |  |
| Specifications subject to change without notice. |  |  |


| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | NC | $\begin{aligned} & 37 \\ & 38 \\ & 39 \\ & 40 \\ & 41 \\ & 42 \\ & 43 \\ & \hline \end{aligned}$ | HI$\left.\begin{array}{l}\text { RG/OFS } \\ R_{G} \\ \text { LO } \\ \text { COM } \\ V_{\text {OES }}(+10 \mathrm{~V})\end{array}\right\}$ CHANNEL $A$ |
| 3 | SW'D OUTPUT ENABLE |  |  |
| 4 | SW'D OUTPUT |  |  |
| 5 |  |  |  |
| 6 | DIRECT OUTPUT |  |  |
| 7 | SW'D INPUT |  |  |
| 8 |  | $\begin{array}{r} 44 \\ 45 \\ 46 \\ \hline \end{array}$ |  |
| 9 | OUTPUT OFFSET |  |  |
| 10 |  |  |  |
| 11 | -15V | $\begin{aligned} & 47 \\ & 48 \\ & 49 \\ & 50 \\ & 51 \\ & 52 \\ & 53 \end{aligned}$ | $\left.\begin{array}{l}\mathrm{HI} \\ \mathrm{R}_{\mathrm{G}} / O F S \\ \mathrm{R}_{\mathrm{G}} \\ \mathrm{LO} \\ \text { COM } \\ \mathrm{V}_{\text {OFS }(+10 \mathrm{~V})}\end{array}\right\}$ CHANNEL B |
| 12 | ANA COM |  |  |
| 13. | $+15 \mathrm{~V}$ |  |  |
| 14 |  |  |  |
| 15 |  |  |  |
| 16 |  |  |  |
| 17 |  |  |  |
| 18 | . | $\begin{aligned} & 54 \\ & 55 \\ & \hline \end{aligned}$ |  |
| 19 |  |  |  |
| 20 |  | 56 <br> 57 <br> 58 <br> 59 <br> 60 <br> 61 <br> 62 | $\left.\begin{array}{l}\mathrm{HI} \\ \mathbf{R}_{\mathrm{G}} / \mathrm{OFS} \\ \mathbf{R}_{\mathrm{G}} \\ \mathrm{LO} \\ \text { COM } \\ \mathrm{V}_{\mathrm{OFS}(+10 \mathrm{~V})}\end{array}\right\}$ CHANNELC. |
| 21 |  |  |  |
| 22 | ADR1 CHANNEL |  |  |
| 23 | ADRO $\}$ SELECT |  |  |
| 24 | GAIN SELECT |  |  |
| 25 | RTDENABLE |  |  |
| 26 |  |  |  |
| 27 |  | $\begin{aligned} & 63 \\ & 64 \\ & 65 \\ & \hline \end{aligned}$ |  |
| 28 |  |  |  |
| 29 |  |  |  |
| 30 |  | 66 <br> 67 <br> 68 <br> 69 <br> 70 <br> 71 <br> 72 | $\mathrm{HI}$ |
| 31 | DIG COM |  |  |
| $\begin{aligned} & 32 \\ & 33 \\ & \hline \end{aligned}$ | $\left.\begin{array}{l} \text { SYNC IN } \\ \text { SYNC OUT } \end{array}\right\}$ |  |  |
| 34 |  |  |  |
| 35 |  |  |  |
| 36 |  |  |  |

-SHORTED INTERNALLY FOR FEEDTHROUGH FOR USE WITH 2B54/55 MODELS.
drift differential instrumentation amplifier, with the desired channel specified by the two digital channel select inputs. This signal is then fed to a digitally controlled programmable gain amplifier (PGA). The appropriate gain for a particular sensor type is selected by the gain select input.
User selectable direct or switched output permits direct output connection of several modules, should more than four channels be required.

An internally selectable constant current excitation source provides direct connection of 2 or 3 wire RTDs, thus eliminating the need for external excitation sources. Each channel contains an input protection and filtering network to preserve signal integrity in the presence of series mode $50 / 60 \mathrm{~Hz}$ noise.

## OPERATING INSTRUCTIONS

Connection of the 2B34 with three wire RTD inputs is shown in Figure 2 and will be all that is needed in most cases. The following sections describe the basic application, as well as detail some optional connections that enhance the module's performance in more complex applications. All unused inputs should be shorted to common.


Figure 2. Basic RTD Application
Channel Selection: Each channnel of the 2B34 is turned on and off by applying the proper binary code to ch annel select inputs (ADR0, ADR1). Channels may be selected in any order and there are no restrictions on rate other than the $300 \mu \mathrm{~s}$ settling time for access to a channel (Table 1, channel select truth table).
Gain Selection: The 2B34 is designed to provide signal conditioning of both RTD and strain gage sensor inputs. To accommodate both of these sensor types, the 2B34 is precali-

| AD1 | AD0 | Channel |
| :---: | :---: | :---: |
| 0 | 0 | A |
| 0 | 1 | B |
| 1 | 0 | C |
| 1 | 1 | D |

Table 1. Channel Selection
brated to provide gains of 50 and 166.6 , with gain components shown in Figure 2. This provides proper amplification of input signals over the span of $\pm 30 \mathrm{mV}$ to $\pm 100 \mathrm{mV}$. Selection of the desired gain and sensor input mode is achieved by applying the appropriate binary codes shown in Table 2. A $200 \Omega$ pot provides $\pm 3 \%$ full scale span adjustment.
(Pin 24)

| (Pin 24) <br> Gain Select Input | Selected Gain |
| :---: | :---: |
| 0 | 166.6 |
| 1 | 50 |


| $\frac{.(\text { Pin 25) }}{\text { RTD ENABLE }}$ | Selected Mode |
| :---: | :---: |
| 0 | RTD |
| 1 | Strain Gage |

Table 2. Gain and Mode Selection
Zero Suppression \& Gain: In most instances, the gain capability of the 2B34 will be sufficient. However, in the case of input signals that may require gains greater than 166 , the


Figure 3. Zero Suppressed Switched Output RTD Application
gain range of the 2B34 may be supplemented by use of an external amplifier (Figure 3). A low drift, operational amplifier (such as the AD741K) should be used to maintain signal integrity.

Optional Offset Adjustment: All channels of the 2B34 are typically within $\pm 150 \mu \mathrm{~V}$ (RTI) offset. For use in more demanding applications, the module has provisions for fine adjustment of the input offset (RTI) of each input as well as the output offset (RTO) of the entire module. None of the offset adjustments will affect drift performance.
In some applications, where $\pm 25 \mu \mathrm{~V}$ channel-to-channel offset voltage can be tolerated, adjustment of only the output offset will be sufficient. The offset circuit shown in Figure 2 (for channel " $A$ ") is required when a potentiometer is not used to adjust input offset. The output offset adjustment may then be used to null the $150 \mu \mathrm{~V}$ (RTI) offset, leaving an offset difference between channels of $\pm 25 \mu \mathrm{~V}$. If input offset adjustment is desired, the input offset circuitry shown in Figure 3 should be used. This provides approximately $\pm 140 \mathrm{mV}$ (RTO) of adjustment, and should be adequate, in most cases, for elimination of sensor offset errors.
To calibrate in the mV (strain gage) mode, (Figure 3), short the signal inputs (for example, pins 66,70 for channel " $D$ ") to common and center the input offset adjustment potentiometer. Adjust the output offset potentiometer until the output is nulled for that channel at the appropriate gain. The input offset pots on each channel may then be used to eliminate any errors on subsequent channels that are selected.
To calibrate in the RTD mode, follow the same procedure, but replace the short with a $100 \Omega$ resistance standard.
Channel Expansion: The 2B34 has provisions for directly interconnecting several modules when more than four channels are required. The series switched outputs of the modules are connected together, the channel select inputs are driven in parallel, and the switched output of the desired module is selected using the ENABLE pin. This technique is shown in Figure 4. Channel address and ENABLE (active low) inputs are CMOS/ TTL compatible with an input current of $100 \mu \mathrm{~A}$ each.


Figure 4. Channel Expansion

2B34 Strain Gage Application: Figure 5 shows a four channel strain gage input system utilizing the multiplexing feature of the 2B34. Input offset and gain adjustments are used to eliminate inherent sensor errors. The model 2B35 triple output supply may be used to provide power for the 2B34 as well as excitation for the strain gage sensors.


Figure 5. 2834 Strain Gage Application

# Precision, Triple Output Transducer Power Supply MODEL 2B35 

## FEATURES

Resistor Programmable Voltage or Current Output Voltage: +1 V dc to +15 V dc @ 125 mA max Current: $100 \mu \mathrm{~A}$ to $10 \mathrm{~mA}\left(\mathrm{~V}_{\text {COMPL }}=+10 \mathrm{~V}\right.$ )
Dual Fixed Output: $\pm 15 \mathrm{~V}$ dc @ $\pm 65 \mathrm{~mA}$ max
Excellent Regulation: Line $\pm \mathbf{0 . 0 1 \%}$ max; Load $\pm 0.02 \%$ max
Low Drift: 0.006\% ${ }^{\circ} \mathrm{C}$ max (2B35K)
No Derating Over $-25^{\circ} \mathrm{C}$ to $+71^{\circ} \mathrm{C}$ Operating Range

## APPLICATIONS

Measurement and Control Instruments and Systems<br>Excitation Source For:<br>Strain Gages, Pressure Transducers, Load Cells, Torque Transducers, RTD's

## GENERAL DESCRIPTION

The 2B35 is a triple output modular power supply designed to provide regulated excitation to a wide variety of transducers as well as $\pm 15 \mathrm{~V}$ power for amplifiers and other analog circuits of an instrumentation system. The single-resistor programmable transducer excitation output may be operated in two modes: constant voltage, providing a +1 V to +15 V output or a constant current, adjustable from $100 \mu \mathrm{~A}$ to 10 mA .
The programmable output in the voltage mode features current rating of 0 to 125 mA , suitable to excite four $350 \Omega$ transducers at 10 V . Current limiting protects the output against accidental overload and remote sensing corrects for the transducer cable resistance variations. In the constant current mode, externally set $100 \mu \mathrm{~A}$ to 10 mA output offers a 0 to +10 V compliance voltage range. The $\pm 15 \mathrm{~V}$ outputs feature $0.5 \%$ tracking accuracy and current rating of 0 to $\pm 65 \mathrm{~mA}$ max.
Two accuracy selections are available offering guaranteed low temperature coefficient; 2B35K: $0.006 \% /{ }^{\circ} \mathrm{C}$ max and 2 B 35 J : $0.05 \%{ }^{\circ} \mathrm{C}$ max. Line and load regulation are also guaranteed; $2 \mathrm{~B} 35 \mathrm{~K}: 0.01 \%$ and $0.02 \%$, and $2 \mathrm{~B} 35 \mathrm{~J}: 0.08 \%$ and $0.1 \%$, max, respectively.

## APPLICATIONS

The 2B35 is designed for ac powered signal conditioning instrumentation applications used for data acquisition, control, indication or recording. This compact module may be applied as a power source for the model 2B30 strain gage transducer/ RTD signal conditioner in a high accuracy transducer interface application. Some typical applications involve strain gages for stress/strain measurements, pressure transducers, load cells, torque transducers and RTD's.


## OPERATION

Figure 1 illustrates operation of the 2 B 35 K providing an adjustable voltage output and dual 15 V dc outputs. The resistor programmable output ( $+\mathrm{V}_{\text {OUT }}$ ) is set between +1 V to +15 V by the $\mathrm{R}_{\text {TRIM }}$. $\mathrm{R}_{\text {TRIM }}$ may be determined by using either the table shown in Figure 1 or the graph shown in Figure 2. For example, to provide an adjustable range from +1 V to +6 V , $\mathrm{R}_{\mathrm{TRIM}}$ should be a $5 \mathrm{k} \Omega$ pot.
The remote sensing inputs (pins 5 and 8 ) are connected at the transducer (load) to the voltage output (SENSE HIGH to +VOUT and SENSE LOW to COMMON).


Figure 1. Model 2B35K Connection Diagram for Dual 15 V dc and Adjustable +1 V to +15 V Output

For optional input voltage ranges, see note 1, next page.

| Model | 2B35J | 2B35K |
| :---: | :---: | :---: |
| INPUT |  |  |
| Input Voltage Range ${ }^{1}$ | 105 V ac to 125 V ac | * |
| Input Frequency Range | 50 Hz to 400 Hz | , |
| ADJUSTABLE OUTPUT |  |  |
| Voltage Mode |  |  |
| Output Voltage Range | +1 V to +15 V dc | - |
| Output Voltage Stability |  |  |
| vs. Temperature - \% $\mathrm{V}_{\text {OUT }} /{ }^{\circ} \mathrm{C}$ max | $\pm 0.05$ | $\pm 0.006$ |
| vs. Time - \% $\mathrm{V}_{\text {OuT }} /$ month | $\pm 0.01$ |  |
| Output Current ( $-25^{\circ} \mathrm{C}$ to $\left.+71^{\circ} \mathrm{C}\right)^{2}$ | 0 to 125 mA max | * |
| Output Impedance - @ dc, max | $0.1 \Omega$ | * |
| Noise and Ripple (dc to 1 MHz ) - mV p-p max | 1 | * |
| - mV rms max | 0.25 | * |
| Regulation |  |  |
| Line (full range) - \% V ${ }_{\text {OUt }}$ max | $\pm 0.08$ | $\pm 0.01$ |
| Load (no load to full load) - \% V $\mathrm{V}_{\text {OUT }}$ max | $\pm 0.1$ | $\pm 0.02$ |
| Remote Sensing Impedance | $30 \mathrm{k} \Omega$ |  |
| Short Circuit Current Limit ${ }^{3}\left(-25^{\circ} \mathrm{C}\right.$ to $\left.+71^{\circ} \mathrm{C}\right)$ | 200 mA | * |
| Current Mode |  |  |
| Output Current Range | $100 \mu \mathrm{~A}$ to 10 mA | * |
| Output Current Stability |  |  |
| vs. Temperature - \% $\mathrm{IOUT}^{\prime} /{ }^{\circ} \mathrm{C}$ max | $\pm 0.05$ | $\pm 0.006$ |
| vs. Time - \% Iout $/$ month | $\pm 0.01$ |  |
| Compliance Voltage Range | 0 to +10 V | - |
| Noise and Ripple (dc to 1 MHz ) $-\mu \mathrm{A}$ p-p. | 0.1 |  |
| Line Regulation (full range) - \% Iout max | $\pm 0.08$ | $\pm 0.01$ |
| DUAL FIXED OUTPUTS |  |  |
| Output Voltage | $\pm 15 \mathrm{~V}$ dc |  |
| Voltage Error -mV max | -0, +300 |  |
| Accuracy Tracking ( -15 V Ref to 0 +15V) $-\%$ max | $\pm 0.5$ |  |
| Stability vs. Temperature $-\% /{ }^{\circ} \mathrm{C}$ max | $\pm 0.02$ | $\pm 0.006$ |
| Output Current ${ }^{4}$ | 0 to $\pm 65 \mathrm{~mA}$ max |  |
| Output Impedance - @ dc, max | $0.1 \Omega$ | * |
| Noise and Ripple (dc to 1 MHz ) -mV p-p | 1 | * |
| -mV rms | 0.25 | * |
| Regulation |  |  |
| Line (full range) - \% max | $\pm 0.08$ | $\pm 0.01$ |
| Load (no load to full load) - \% max | $\pm 0.1$ | $\pm 0.02$ |
| Short Circuit Current Limit ${ }^{3}\left(-25^{\circ} \mathrm{C}\right.$ to $\left.+71^{\circ} \mathrm{C}\right)$ | $\pm 180 \mathrm{~mA}$ | * |
| INPUT TO OUTPUT ISOLATION |  |  |
| Breakdown Voltage - Continuous, ac or dc Isolation Resistance | $\begin{aligned} & \pm 500 \mathrm{~V} \mathrm{pk} \max \\ & 50 \mathrm{M} \Omega \end{aligned}$ | * |
| TEMPERATURE RANGE |  |  |
| Operating, Rated Performance | $-25^{\circ} \mathrm{C}$ to $+71^{\circ} \mathrm{C}$ | * |
| Storage | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * |
| MECHANICAL |  |  |
| Case Dimensions - Inches | $2.5 \times 3.5 \times 1.25$ | * |
| Weight - Grams | 550 | * |
| Mating Socket | AC1212 | * |

## NOTES

"Specifications same as model 2B35J.
${ }^{1}$ Optional input voltage ranges: "E" Option; 205-240V ac, 50 to 400 Hz
"F" Option; $90-110 \mathrm{~V} \mathrm{ac}, 50$ to 400 Hz
"H" Option; $220-260 \mathrm{~V}$ ac, 50 to 400 Hz
Order option desired as a suffix to model number.
${ }^{2}$ Maximum output current available over the entire output voltage and temperature range without derating.
${ }^{3}$ Output protected for continuous short circuit over the temperature range.
${ }^{4}$ Unbalanced load operation is permissible for any combination of ${ }^{+1} O$ and
${ }^{H} \mathrm{I}$ I which does not exceed a total of 130 mA .
Specifications subject to change without notice.

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


## MATING SOCKET: AC1212



Figure 2. Voltage Output vs. RTRIM

## ADJUSTABLE CURRENT OUTPUT WITH DUAL 15 V dc OUTPUTS

Pin connections to provide dual 15 V dc and a constant current output are shown in Figure 3. The current output is adjusted from $100 \mu \mathrm{~A}$ to 10 mA via $\mathrm{R}_{\text {TRIM }}$. The value of programming resistor $\mathrm{R}_{\text {TRIM }}$ may be calculated from the relationship: $\mathrm{R}_{\text {TRIM }}=2.46 / \mathrm{I}_{\text {OUT }}$ where $\mathrm{R}_{\text {TRIM }}$ is in $\mathrm{k} \Omega$ and $\mathrm{I}_{\text {OUT }}$ in mA .


Figure 3. Model 2 B35 Connection Diagram to Provide Dual 15 V dc and Adjustable $100 \mu \mathrm{~A}$ to 10 mA Current Output Isolated, Thermocouple Signal Conditioner MODEL 2B5O

## FEATURES

Accepts J, K, T, E, R, S or B Thermocouple Types Internally Provided Cold Junction Compensation High CMV isolation: $\pm 1500 \mathrm{~V} k$<br>High CMR: $160 \mathrm{~dB} \min @ 60 \mathrm{~Hz}$<br>Low Drift: $\pm 1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max (2B50B)<br>High Linearity: $\pm 0.01 \% \max (2 B 50 B)$<br>Input Protection and Filtering<br>Screw Terminal Input Connections<br>\section*{APPLICATIONS}<br>Precision Thermocouple Signal Conditioning For:<br>Process Control and Monitoring Industrial Automation<br>Energy Management<br>Data Acquisition Systems

## GENERAL DESCRIPTION

The model 2B50 is a high performance thermocouple signal conditioner providing input protection, isolation and common mode rejection, amplification, filtering and integral cold junction compensation in a single, compact package.
The 2B50 has been designed to condition low level analog signals, such as those produced by thermocouples, in the presence of high common mode voltages. Featuring direct thermocouple connection via screw terminals and internally provided reference junction temperature sensor, the 2B50 may be jumper programmed to provide cold junction compensation for thermocouple types $\mathrm{J}, \mathrm{K}, \mathrm{T}$, and B , or resistor programmed for types $\mathrm{E}, \mathrm{R}$, and S .
The high performance of the 2B50 is accomplished by the use of reliable transformer isolation techniques. This assures complete input to output galvanic isolation ( $\pm 1500 \mathrm{~V} \mathrm{pk}$ ) and excellent common mode rejection ( 160 dB @ 60 Hz ).
Other key features include: input protection ( 220 V rms ), filtering (NMR of 70 dB @ 60 Hz ), low drift amplification $\left( \pm 1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max -2 \mathrm{~B} 50 \mathrm{~B}\right.$ ), and high linearity ( $\pm 0.01 \% \max$ 2B50B).

## APPLICATIONS

The 2B50 has been designed to provide thermocouple signal conditioning in data acquisition systems, computer interface systems, and temperature measurement and control instrumentation.


In thermocouple temperature measurement applications, outstanding features such as low drift, high noise rejection, and 1500 V isolation make the 2B50 an ideal choice for systems used in harsh industrial environments.

## DESIGN FEATURES AND USER BENEFITS

High Reliability: To assure high reliability and provide isolation protection to electronic instrumentation, the 2B50 has been conservatively designed to meet the IEEE Standard for transient voltage protection (472-1974: SWC) and provide 220 V rms differential input protection.
High Noise Rejection: The 2B50 features internal filtering circuitry for elimination of errors caused by RFI/EMI, series mode noise, and $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ pickup.
Ease of Use: Internal compensation enables the 2B50 to be used with seven different thermocouple types. Unique circuitry offers a choice of internal or remote reference junction temperature sensing. Thermocouple connections may be made either by screw terminals or, in applications requiring PC Board connections, by terminal pins.
Small Package: $1.5^{\prime \prime} \times 2.5^{\prime \prime} \times 0.6^{\prime \prime}$ size conserves board space.

## SPECIFICATIONS (typical @ $+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{S}= \pm 15 \mathrm{~V}$ unless otherwise noted)



## FUNCTIONAL DESCRIPTION

The internal structure of the 2B50 is shown in Figure 1. An input filtering and protection network precedes a low drift, high performance amplifier whose gain is set by a user supplied resistor $\left(\mathrm{R}_{\mathrm{G}}\right)$ for gains of 50 to $1000 \mathrm{~V} / \mathrm{V}$. Isolated power is brought out to permit convenient adjustment of the input offset voltage, if desired.


Figure 1. 2 B50 Functional Block Diagram
Internal circuitry provides reference junction compensation. An integral reference junction sensor is provided for direct thermocouple connections, or an external reference sensor ( 2 N 2222 transistor) may be used in applications having remote thermocouple termination. Compensating networks for thermocouple types $\mathrm{J}, \mathrm{K}$, and T are built into the 2B50. A fourth compensation ( X ) may be programmed with a single resistor for any other thermocouple type. The 2B50 can be programmed for uncompensated output when used with inputs other than thermocouples.
Transformer coupling is used to achieve stable, reliable input to output galvanic isolation, as well as elimination of ground loop error effects.
Normally, the full scale output of the 2 B 50 is $\pm 5 \mathrm{~V}$. However, with the addition of an external resistive divider, the output buffer amplifier may be scaled for a gain of up to 2, providing a full scale output swing of $\pm 10 \mathrm{~V}$.
OPERATING INSTRUCTIONS
The connections shown in Figure 2 are common to most applications using the 2B50, and, in many cases, will be all that is required.


Figure 2. Basic 2 B50 Application

Two sets of parallel thermocouple input connections are provided. The thermocouple input may be connected by screw terminals (Input + , Input - ) or to terminal pins $1(-)$ and $2(+)$ in cases where thermocouples are to be remotely terminated. The following sections describe a basic thermocouple application, as well as detail some optional connections to enhance performance in more demanding applications. Jumper A (Figure 2) is used to disconnect cold junction compensation circuitry during offset adjustments.

## INTERCONNECTION GUIDELINES

All power supply inputs should be decoupled with $1 \mu \mathrm{~F}$ capacitors as close to the unit as possible. Any jumpers installed for programming purposes should also be installed as close as possible to minimize noise pickup effects.
Since the oscillator section of the 2B 50 accounts for most of the power consumption but can accept a wide range of voltages ( +13 V to +18 V ), it may be desirable to power this section from a convenient source of unregulated power.

If the same supply is to be used for both amplifier and oscillator circuitry, the power supply returns should be brought out separately so that oscillator power supply currents do not flow in the low lead of the signal output. In either case, a $1 \mu \mathrm{~F}$ capacitor must be connected from $+\mathrm{V}_{\mathrm{OSC}}$ (Pin 28) to Oscillator COM (Pin 29).
The oscillator and amplifier sections are completely isolated; therefore, a dc power return path is not required between the two power supply commons.

## GAIN SETTING

The gain of the 2B50 is set by a user-supplied resistor ( $\mathrm{R}_{\mathrm{G}}$ ) connected as shown in Figure 2. Gain will normally be selected so that the maximum output of the signal source will result in a plus full scale output swing. The resistor value required is determined by the equation: $\mathrm{R}_{\mathrm{G}}=200 \mathrm{k} \Omega /(\mathrm{G}-1)$.

A series trim on the gain setting resistor can be used to trim out the resistor tolerance and module gain error (Figure 3). Since addition of a series resistance will always decrease gain, the value of the gain-setting resistor should be selected to provide a gain somewhat higher than the desired trimmed gain. A good quality (e.g., $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ), metal-film resistor should be used for $\mathrm{R}_{\mathrm{G}}$, since drift of $\mathrm{R}_{\mathrm{G}}$ will add to the overall gain drift of the 2B50. A cermet pot is suitable for the trim.


Figure 3. Gain Adjustment

## INPUT AND OUTPUT OFFSET ADJUSTMENTS

The 2B50 has provisions for adjusting input and output offset errors of the module. None of the offset adjustments will affect drift performance, and adjustments need not be used unless the particular application calls for lower offsets than those specified.
Connections for offset adjustments are shown in Figure 4. Isolated supply voltages are brought out for input trimming convenience only and are not for use as a power supply for external components.


Figure 4. (A) Input and (B) Output Offset Adjustment

## OFFSET CALIBRATION

1. Short Input + and Input - together.
2. Disconnect cold junction compensation circuitry by removing Jumper " A " (Figure 2).
3. Adjust input offset trim pot ( $\pm 250 \mu \mathrm{~V}$ range, RTI) to zero output while operating at the desired gain. In most applications, adjustment of the input offset alone will be sufficient. Output offset adjustment ( $\pm 30 \mathrm{mV}$ range) may be performed if it is desired to adjust output offset on the nonisolated side.

## OPEN INPUT DETECTION

Connecting the open input detection pin (PIN 39) to input high (PIN 2) creates a 20nA bias current which will provide a negative overscale response if the input is opened, or in case of thermocouple "burn out". The speed at which this occurs is dependent on gain, with a typical response time of 1.4 sec @ $\mathrm{G}=250$.

## OUTPUT SCALING

With the output scale (PIN 16) connected to the output (PIN 17), the full scale output range is $\pm 5 \mathrm{~V}$ and the total gain is equal to the gain set by $\mathrm{R}_{\mathrm{G}}$. For applications requiring a full scale output of $\pm 10 \mathrm{~V}$, a resistive divider may be connected to provide a gain of 2 at the output amplifier (see Figure 5). In this configuration, total gain will be twice the gain set by $\mathrm{R}_{\mathrm{G}}$. Output gains greater than 2 cannot be used.


Figure 5. Output Scaling Connections

## COLD' JUNCTION COMPENSATION

The 2B50 may be programmed to provide cold junction compensation for types $\mathrm{J}, \mathrm{K}$ and T thermocouples by connecting a jumper from input low (PIN 1) to the appropriate programming points (PIN 42 for J, PIN 41 for $K$ or T). To compensate other thermocouple types, a resistor ( $\mathrm{R}_{\mathrm{X}}$ ) is connected from the " X " programming point (PIN 40) to Input Low (PIN 1). Table 1 shows the appropriate $\mathrm{R}_{\mathrm{X}}$ values for types $\mathrm{E}, \mathrm{R}$, and $\mathrm{S} . \mathrm{R}_{\mathrm{X}}$ should be a $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}, 1 \%$ tolerance resistor.

Type B thermocouples are unique, in that they have almost no output in the $+5^{\circ} \mathrm{C}$ to $+45^{\circ} \mathrm{C}$ range, and, therefore, do not require cold junction compensation at all. To accommodate a type $B$ thermocouple, resistor $\mathrm{R}_{\mathrm{X}}$ must be left open. Error due to cold junction temperature will be less than $\pm 1^{\circ} \mathrm{C}$ for any measurement above $260^{\circ} \mathrm{C}$. In the measurement range above $1000^{\circ} \mathrm{C}$ (where type B thermocouples are normally used) the error will be less than $\pm 0.3^{\circ} \mathrm{C}$.

| T Type | $\mathbf{R X}_{\mathbf{X}}(\mathrm{k} \Omega)$ |
| :--- | :--- |
| E | 1.87 |
| $\mathrm{R}, \mathrm{S}$ | 19.6 |
| B | Open |

Table 1. Compensation Values for Thermocouple Types E, $R, S$ and $B$

## REMOTE REFERENCE SENSING

In applications requiring termination of thermocouple leads at a point located remotely from the 2 B 50 , with connections brought to the 2B50 (PINS 1,2) by copper wires, reference temperature sensing at the remote location will be necessary. The 2B50 has provisions for connection of a 2 N 2222 transistor (metal can version) for use as a reference junction sensor. The connections are shown in Figure 6. The remote sensing transistor is calibrated by adjusting $\mathrm{R}_{\text {CAL }}$ to obtain the value of $\mathrm{V}_{\mathrm{CAL}}$ as specified in Table 2.

$$
\text { (Example: } \mathrm{V}_{\mathrm{CAL}}=570.0 \mathrm{mV} @ 25^{\circ} \mathrm{C} \text { ) }
$$



Figure 6. Remote Reference Junction Sensing

| Sensor Temp $\left({ }^{\circ} \mathrm{C}\right)$ |  | $\mathrm{V}_{\text {CAL }}(\mathrm{mV})$ |
| :---: | :---: | :---: |
| 5 |  | 616.5 |
| 10 | 604.9 |  |
| 15 | 593.3 |  |
| 20 |  | 581.6 |
| 25 | 570.0 |  |
| 30 | 558.4 |  |
| 35 | 546.8 |  |
| 40 | 535.1 |  |
| 45 | 523.5 |  |

(Values may be interpolated)

## Table 2. Calibration Voltage vs. Sensor Temperature

Proper sensor placement is important. Close thermal contact of the sensor and thermocouple termination point (reference junction) is essential for accurate operation of the 2B50. The sensor may be placed any distance from the 2B50. When the sensor leads are more than ten feet long, or in the presence of strong noise signal sources, shielded cable should be used.

Two-Wire, Thermocouple Temperature Transmitters MODELS 2B52 and 2B53

## FEATURES

Accept Type J, K or T Thermocouple Inputs Compatible with Standard 4-20mA Loops
High Accuracy: $\pm 0.1 \%$
High CMV Isolation: 600 V rms; $\mathrm{CMR}=160 \mathrm{~dB}$ (2B52)
High Noise Rejection and RFI Immunity
Internal Cold Junction Compensation
Open Thermocouple Detection
Millivolt Signal Transmission
Low Cost

## APPLICATIONS

Thermocouple Temperature Monitoring and Control In: Process Control Factory Automation
Energy Management

## GENERAL DESCRIPTION

Models 2B52 and 2B53 are high performance, low cost temperature transmitters designed to accept a thermocouple input from types $\mathrm{J}, \mathrm{K}$ or T and produce a standard $\mathbf{4 - 2 0 \mathrm { mA }}$ output current proportional to the measured temperature.
Two basic models are available. The 2B52 features high input to output isolation ( 600 V rms) and high CMR ( 160 dB @ 60 Hz ). The 2B53 offers a functionally equivalent design without input to output isolation. Both models were designed to operate as two-wire transmitters and are compatible with standard $4-20 \mathrm{~mA}$ loops.
The 2B52 and 2B5 3 offer high noise rejection, RFI immunity and automatic cold junction compensation to assure accurate operation in noisy industrial environments over a wide ambient temperature range. Other features include open thermocouple detection, fast response time and a low bias current to minimize errors induced by thermocouple extension wires.

A rugged metal enclosure, suitable for field mounting, offers environmental protection and screw terminal input and output connections. This enclosure may be either surface or standard relay track mounted.

## APPLICATIONS

The 2B52 and 2B53 have been specifically designed to provide low cost, reliable and accurate thermocouple temperature measurement and transmission in a wide array of industries, including chemical, petrochemical, power generation and food processing.

These models are especially useful in process control and monitoring applications where the process sensor is located remotely

from the receiver. The 2B52 and 2B53 may then be used to provide signal conditioning near the point of temperature measurement and to transmit an accurate, noise immune, high level current signal over conventional copper wires, resulting in improved performance and reduced cost.

## DESIGN FEATURES AND USER BENEFITS

Low Cost: Low transmitter cost, two-wire operation and the use of inexpensive copper wire for transmission result in lower total installation cost.
High Isolation (2B52): Input to output isolation eliminates ground loop errors in installations requiring grounded sensors and permits direct transmission of signal to a receiver where common mode voltages up to 600 V rms may exist.
High Noise Rejection: The 2B52 and 2B53 feature internal filtering circuitry to eliminate errors caused by RFI/EMI and line frequency pickup.
Environmental Protection: High quality electronic components, protective coating and mechanical packaging combine to provide a high degree of reliability and protection against temperature, humidity and noise interference.
Millivolt Transmission: Unique circuitry of the 2B52 and 2B53 allows both models to be used as mV signal transmitters.
Ease of Calibration: Both models can be quickly, easily and accurately calibrated in the field to operate over any input span between 5 and 100 millivolts.

SDEGFGATONS (typical @ $+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{S}}=+24 \mathrm{~V}$ dc

| Model | 2B52A | 2B53A |
| :---: | :---: | :---: |
| INPUT SPECIFICATIONS |  |  |
| Thermocouple Types | J, K, T | * |
| Input Span Range | 5 mV min, 100 mV max | * |
| Input Impedance | $5 \mathrm{M} \Omega$ | * |
| Input Bias Current ${ }^{1}$ | 85 nA | 30 nA |
| Zero and Span Adj. Range | $\pm 5 \%$ of Span |  |
| Open Input Detection | Upscale | * |
| OUTPUT SPECIFICATIONS |  |  |
| Output Span | $4-20 \mathrm{~mA}$ | * |
| Minimum Output Current | 3.3 mA , typ | 2mA, typ |
| Maximum Output Current | 42 mA, typ | 28mA, typ |
| Load Resistance Range Equation @ +24V Supply | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \max =\left(+\mathrm{V}_{\mathrm{S}}-12 \mathrm{~V}\right) / 20 \mathrm{~mA} \\ & 0 \text { to } 600 \Omega \max \end{aligned}$ |  |
| Output Protection ${ }^{2}$ | $+60 \mathrm{~V}$ | * |
| ACCURACY |  |  |
| Total Output Error ${ }^{3}$ | $\pm 0.1 \%$ | * |
| Stability vs. Ambient Temperature |  |  |
| Zero, for Ambient 0 to $+50^{\circ} \mathrm{C}^{4}$ | $\pm 0.015^{\circ} \mathrm{C} /{ }^{\circ} \mathrm{C}$ | * |
| 0 to $+85^{\circ} \mathrm{C}^{4}$ $-30^{\circ} \mathrm{C}$ 的 ${ }^{\circ} \mathrm{C}^{4}$ | $\pm 0.025^{\circ} \mathrm{C} /{ }^{\circ} \mathrm{C}$ | * |
| $-30^{\circ} \mathrm{C}$ to $0^{\circ} \mathrm{C}^{4}$ | $\pm 0.06^{\circ} \mathrm{C} /{ }^{\circ} \mathrm{C}$ | * |
| Span, for Ambient $-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 0.005 \% /{ }^{\circ} \mathrm{C}$ | * |
| Warm-up Time to Rated Performance | 5 min | 3 min |
| ISOLATION |  |  |
| CMV, Input to Output, Continuous | 600 V rms | NA |
| Common Mode Rejection, @ 60Hz | 160 dB | NA |
| RESPONSE TIME |  |  |
| to $90 \%$ of Span | 0.3 sec : | 0.1 sec |
| POWER SUPPLY |  |  |
| Voltage, Operating Range | +12 V to +60 V dc | * |
| Supply Change Effect, \% of Span |  |  |
| on Zero | 0.005\%/V | * |
| on Span | 0.001\%/V | * |
| ENVIRONMENTAL |  |  |
| Temperature Range, Rated |  |  |
| Performance Storage Temperature Range | $-30{ }^{\circ} \mathrm{C}$ to $+85{ }^{\circ} \mathrm{C}$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | * |
| Relative Humidity, Noncondensing ${ }^{5}$ | 0 to $90 \%$ | * |
| RFI Effect ( 5 W @ 470MHz @ 3 ft .). |  |  |
| Error, \% of Span | $\pm 0.5 \%$ | * |
| PHYSICAL |  |  |
| Case Size | $4^{\prime \prime} \times 3.25^{\prime \prime} \times 1.25^{\prime \prime}$ | * |
| Weight | $8.5 \mathrm{oz} .(240 \mathrm{~g})$ | $8 \mathrm{oz}$. (227g) |

## NOTES

${ }^{1}$ Includes thermocouple burnout detection current.
${ }^{2}$ Protected for reverse polarity and for any combination of input and output pins.
${ }^{3}$ Accuracy is specified as a percent of output span ( 16 mA ). Accuracy spec includes
combined effects of transmitter repeatability, hysteresis and linearity. Does not include sensor error.
${ }^{4}$ Includes combined effects of cold junction compensation and amplifier offset drift.
${ }^{5}$ Per MIL-STD-202E method 103.
*Specifications same as 2B52A.
Specifications subject to change without notice.



## RLOAD vs VSUPPLY

Model 2B52/2B53 Basic Application

# Four-Channel, Isolated Thermocouple/mV Conditioners MODELS 2B54 AND $2 B 55$ 

## FEATURES

Low Cost
Wide Input Span Range: $\pm 5 \mathrm{mV}$ to $\pm 100 \mathrm{mV}$ (2B54)
$\pm 50 \mathrm{mV}$ to $\pm 5 \mathrm{~V}$ (2B55)
12-Bit Systems Compatible
High CMV Isolation: $\pm 1000 \mathrm{~V}$ dc; $C M R=156 \mathrm{~dB} \mathbf{~ m i n} @ 60 \mathrm{~Hz}$ Low Input Offset Voltage Drift: $\pm 1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max (2B54B)
Low Gain Drift: $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max (2B54B)
Low Nonlinearity: $\pm 0.02 \% \max ( \pm 0.012 \%$ typ)
Normal Mode Input Protection (130V rms) and Filtering Channel Multiplexing: 400 chan/sec Scanning Speed Solid State Reliability

APPLICATIONS<br>Multichannel Thermocouple Temperature Measurements Low and High Level Data Acquisition Systems Industrial Measurement and Control Systems

## GENERAL DESCRIPTION

Models 2B54 and 2B55 are low cost, high performance, fourchannel signal conditioners. Both models are functionally complete, providing input protection, isolation and common mode rejection, multiplexing, filtering and amplification.
The 2B54 has been designed to condition low level signals ( $\pm 5 \mathrm{mV}$ to $\pm 100 \mathrm{mV}$ ), like those generated by thermocouples or strain gages, in the presence of high common mode voltages. The 2B55 is optimized to condition $\pm 50 \mathrm{mV}$ to $\pm 5 \mathrm{~V}$ or 4 to 20 mA transmitter signals as inputs. The four-channel structure of both models results in significant cost and size reduction.
The high performance of the 2B54 and 2B55 is accomplished by the use of reliable transformer isolation techniques and an amplifier-per-channel architecture. Each of the input channels is galvanically isolated ( $\pm 1000 \mathrm{~V} \mathrm{dc}$ ) from the other input channels and from output ground. The amplifier-per-channel structure is used to obtain low input drift ( $\pm 1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max, 2B54B), high common mode rejection ( $156 \mathrm{~dB} @ 60 \mathrm{~Hz}$ ), and very stable gain ( $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max). Other key features include low input noise ( $1 \mu \mathrm{~V}$ p-p), low nonlinearity ( $\pm 0.02 \% \mathrm{max}$ ) and open-thermocouple detection (2B54).

## APPLICATIONS

Models 2B54 and 2B55 were designed to serve as a superior alternative to the relay multiplexing circuits used in multichannel data acquisition systems, computer interface systems, process signal isolators, and temperature measurement and control instrumentation. Advantages over relay circuits include functional versatility, superior performance, and solid state reliability.


In thermocouple temperature measurement applications, outstanding low drift, high noise rejection, high throughput and 1000 V isolation make the 2B54 a natural choice over flying capacitor multiplexers in conditioning any thermocouple typc. When cold junction compensation is required in measurement of temperature with thermocouples, the 2B54 may be used directly with the model 2B56 Universal Cold Junction Compensator.

## DESIGN FEATURES AND USER BENEFITS

High Reliability: To assure high reliability and provide isolation protection to electronic instrumentation, reliable transformer isolation and solid state switching are used. Both models have been conservatively designed to meet the IEEE standard for Transient Voltage Protection (472-1974:SWC) and offer 130 V rms normal mode input protection.

High Noise Rejection: To preserve high system accuracy in electrically noisy industrial environments, the 2B54 and 2B55 provide excellent common mode noise rejection, RFI/EMI immunity, and low pass filtering for rejection of series mode noise and $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ pickup.
Ease of Use: The multichannel, functionally complete design in a compact ( $2^{\prime \prime} \times 4^{\prime \prime} \times 0.4^{\prime \prime}$ ) module, assures ease of use, conserves board space and eliminates the need for a number of discrete components necessary in relay multiplexing circuits.
Low Cost: The 2B54 and 2B55 offer the lowest cost per channel for isolated, solid state, low level signal conditioners.

| Model ${ }^{\text {a }}$ | 2B54A | 2B548 | 2B55A | OUTLINE DIMENSIONS |
| :---: | :---: | :---: | :---: | :---: |
| ANAL.OG INPUTS |  | - ' |  | Dimensions shown in inches and (mm). |
| Number of Channels | 4 | * |  | $\underline{+} 2.01$ (5t.1) max $\longrightarrow$ |
| Input Span Range | $\pm 5 \mathrm{mV}$ to $\pm 100 \mathrm{mV}$ |  | $\pm 50 \mathrm{mV}$ to $\pm 5 \mathrm{~V}$ | -1 |
| Gain Equation | $\mathrm{G}=1+10 \mathrm{k} \Omega / \mathrm{R}_{\mathbf{G}}$ | * |  |  |
| Gain Error | $\pm 0.2 \% \max (G=50 \text { to } 300)$ | - | $\pm 0.2 \% \max (\mathrm{G}=1$ to 100 ) |  |
|  | $\pm 1 \% \max (G=1000)$ | - | NA |  |
| Gain Temperature Coefficient | $\pm 35 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max | $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max | $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max |  |
| Gain Nonlinearity ${ }^{1}$ | $\pm 0.03 \% \max (G=50 \text { to } 300)$ | $\pm 0.02 \% \max ( \pm 0.012 \% \mathrm{typ})$ | $\pm 0.02 \% \max (G=1 \text { to } 100)$ | - 0.2 (5.11 MAx |
| Gain Nonlinearity | $\pm 0.03 \%(G=1000)$ |  | NA |  |
| Offset Voltage |  |  |  |  |
| Input Offset, Initial (Adj. to Zero) | $\pm 20 \mu \mathrm{~V}$ max |  | $\pm 50 \mu \mathrm{~V}$ max |  |
| vs. Temperature | $\pm 2.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | $\pm 1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max $\left( \pm 0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right.$ typ) | $\pm 5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | -1+ +1 |
| vs. Time | $\pm 1.5 \mu \mathrm{~V} / \mathrm{month}$ |  | - |  |
| Output Offset (Adjustable to Zero) | $\pm 12 \mathrm{mV}$ max | * | - |  |
| vs. Temperature | $\pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max | * | * |  |
| Total Offset Drift (RTI), max | $\pm\left(2.5+\frac{50}{\mathrm{G}}\right) \mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | $\pm\left(1+\frac{50}{\mathbf{G}}\right) \mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | $\pm\left(5 \mu \mathrm{~V}+\frac{50}{\mathrm{G}}\right) \mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | $-$ |
| Input Noise Voltage |  |  |  |  |
| $0.01 \mathrm{~Hz}-100 \mathrm{~Hz}, \mathrm{R}_{5}=1 \mathrm{k} \Omega$ | $1 \mu V_{p \cdot p}$ | - | * |  |
| CMV, Channel-to-Channel or |  |  |  | 118 |
| Channel-to-Ground | - |  |  | $\text { \& } 1111410$ |
| Continuous, ac, 60 Hz | 750 V rms | * | * | 1 |
| Continuous, ac or dc | $\pm 1000 \mathrm{~V}$ pk max | - | - | \%.1. |
| Common Mode Rejection |  |  |  | $8 \rightarrow 1+1+10$ |
| $\mathrm{R}_{\mathrm{S}} \leqslant 100 \Omega, \mathrm{f} \geqslant 50 \mathrm{~Hz}$ | 156 dB min ( $\mathrm{G}=1000$ ) | * | 145 dB min $(G=100)$ | \& $+1 \rightarrow \square$ |
| $\mathrm{R}_{\mathrm{S}} \leqslant 100 \Omega, \mathrm{f} \geqslant 50 \mathrm{~Hz}$ | $128 \mathrm{~dB} \min (\mathrm{G}=50$ ) | - | $110 \mathrm{~dB} \min (\mathrm{G}=1)$ | \% $1+\rightarrow 1+0$ |
| Normal Mode Input, Without Damage | 130 V rms, 60 Hz | * | - | , |
| Normal Mode Rejection, © $6 \mathbf{6 0 H z}$ | $55 \mathrm{~dB} \min (\mathrm{G}=1000)$ | * | $55 \mathrm{~dB} \min (\mathrm{G}=100)$ | 1 |
| Input Resistance, Power On | $100 \mathrm{M} \Omega$ | * | - | +1. $+1+10$ |
| Power Off | $35 \mathrm{k} \Omega \mathrm{min}$ | - | $74 \mathrm{k} \Omega \mathrm{min}$ |  |
| Input Bias Current | +8nA max | * | - |  |
| Open Input Detection Time ${ }^{2}$ | $6 \sec (G=1000)$ | - | NA | $: \begin{aligned} & 202, \\ & (57 G) \end{aligned}$ |
|  | $120 \mathrm{sec}(\mathrm{G}=50)$ Negative Overscale | * | NA | NOTES: <br> TERMINAL PINS INSTALLED ONLY IN SHADED |
| Open Input Response | Negative Overscale | * | NA | HOLE LOCATIONS. |

2B54/2B55 PIN DESIGNATIONS


AC1215 OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


Mating Connector:
Cinch 251-22-30-160 or equivalent.

## Understanding the 2B54 and 2B55 Isolated Conditioners

## FUNCTIONAL DESCRIPTION

The internal structure of the 2B54/2B55 is shown in Figure 1. Four individually isolated input channels are multiplexed into a single output buffer, with the desired channel selected by control inputs SELECT A through SELECT D. Isolated power and timing signals for the input channels are provided by an internal oscillator.

Each channel contains an input protection and filtering network and a low-drift amplifier whose gain is set by a usersupplied resistor ( $\mathrm{R}_{\mathrm{G}}$ ). Additional filtering is provided in the amplifier circuit. This structure preserves signal integrity by taking all signal gain ahead of the isolation and multiplexing circuits. The isolated power supply for each channel is brought out to permit convenient fine adjustment of the input offset voltage if desired.
Transformer coupling is used to achieve stable, reliable galvanic isolation of each channel from all other channels and from output ground. Although the bandwidth of the input channels is small ( $<2 \mathrm{~Hz}$ at high gains) to provide immunity to normalmode noise, the multiplexing technique allows the channels to be scanned at a high rate ( 400 channels $/ \mathrm{sec}$ ). Thus a high revisitation rate is maintained even in systems with a large number of input channels.
The output buffer amplifier operates at unity gain with feedback provided by an external connection from the DIRECT output to the SENSE input. The DIRECT output provides a $\pm 5 \mathrm{~V}$ swing with low source resistance to permit error-free operation with heavy loads. In addition, a separate seriesswitched output with an active-low enable control is provided so that multiple modules may be combined without the use of external analog multiplexers. An offset trim point which does not affect drift is also provided on the output channel.


Figure 1. 2B54/2B55 Functional Diagram
The internal oscillator has its own power supply pins for enhanced application flexibility, and a sync mechanism is provided to eliminate beat-frequency errors when multiple 2B54/

2B55's are used or when a system clock is present.
The 2B54 and 2B55 share the same design, differing only in input specifications and filter characteristics.

## OPERATING INSTRUCTIONS

The connections shown in Figure 2 are common to most applications of the $2 \mathrm{~B} 54 / 2 \mathrm{~B} 55$, and in many cases will be all that is required. The following sections describe this basic application and also detail some optional connections which enhance the module's utility in more complex applications.


## Interconnection Guidelines

In any high accuracy isolator application it is important to minimize coupling between input and output, and the 2B54/ 2B55 pinout has been designed to make this easy to do. For best results, keep all leads associated with signals on the input edge as far as possible from signals on the output edge. This will minimize the effects of board leakage and capacitance. The use of a guard track on both sides of the board (Figure 2) can also be helpful.
The power supplies should be decoupled with tantalum capacitors as close to the unit as possible. For lowest noise, the output grounding scheme should be as shown in Figure 2. The output signal common is connected directly to pin 12, with power supply returns brought separately to that pin so that power supply currents do not flow in the low lead of the signal output.
Since most of the power taken by the 2B54/2B55 is supplied to the internal oscillator which requires only a positive supply and can accommodate a wide range of supply voltages, it is sometimes desirable to power the oscillator from a convenient source of unregulated power (such as +24 V - Figure 2). A $0.1 \mu \mathrm{~F}$ capacitor should be then connected directly from pin 12 to pin 31 . Since the output and oscillator circuits are not fully isolated, a dc path must exist between the two power supply commons. A small (one or two volts) potential difference between OUT COM and OSC COM will not affect operation.

## Gain Setting

The gain of each channel is independently'set by a usersupplied resistor ( $\mathrm{R}_{\mathrm{G}}$ ) connected as shown in Figure 2. Channel gain will normally be selected so that the maximum output of the signal source will result in a plus or minus full scale ( $\pm 5 \mathrm{~V}$ ) output swing. The resistor value required is $\mathrm{R}_{\mathrm{G}}=$ $10 \mathrm{k} \Omega /(\mathrm{G}-1)$. Thus if $\mathrm{R}_{\mathrm{G}}=101 \Omega$, the gain will be 100 , and an input signal swing of $\pm 50 \mathrm{mV}$ will yield an output span of $\pm 5 \mathrm{~V}$.
A parallel trim on the gain-setting resistor can be used to trim out the resistor's tolerance and the module's gain error (Figure 3). Since a parallel trim will always increase the gain, the value of the gain-setting resistor should be chosen to give an untrimmed gain somewhat lower than the desired trimmed gain. Good quality metal-film resistors should be used for $\mathrm{R}_{\mathrm{G}}$ since gain accuracy and drift are a direct function of $\mathrm{R}_{\mathrm{G}}$ 's characteristics. Cermet pots are suitable for the trim.


Figure 3. Input Offset and Gain Adjustments

## Optional Offset Adjustment

The 2B54/2B55 has provision for fine adjustment of the input offset of each channel and the output offset of the entire module. None of the offset adjustments affect offset drift, and there is no need to make any adjustment unless the application calls for tigh ter offsets than those specified for the module type.
Connections for input offset adjustment are shown in Figure 3. This is a fine trim with a limited range $( \pm 250 \mu \mathrm{~V}-2 \mathrm{~B} 54$ and $\pm 1 \mathrm{mV}-2 \mathrm{~B} 55, \mathrm{RTI}$ ), used to adjust each channel for zero offset while operating at the desired gain. Since the range of the input offset trim is small, it will usually be necessary to adjust output offset first. This can be conveniently done by operating one channel with zero input at unity gain (by disconnecting the gain resistor) and adjusting the output offset control for zero output. Connections for output offset adjustment are shown in Figure 4.


Figure 4. Output Offset and Master Gain Adjustments
An alternative offset adjustment procedure is appropriate in applications where the channel gains are field-selected by switching the gain-setting resistor. Here it is desirable to set the input offset so that there is no zero shift at the output when the gain is changed. To make the adjustment, switch back and forth from low to high gain with zero input and adjust the input offset control until no shift occurs at the output when changing gains. Then adjust the output offset control for zero output at the lower gain.

Stable components (a metal film resistor and a cermet pot) should be used for the input offset adjustment to avoid compromising drift. Output offset adjustment components are not critical and may be omitted altogether when a single 2B54/ 2B55 is followed by an A to D Converter that has a zero adjustment.

## Channel Selection

Each channel in the 2B54/2B55 is turned on and off by a SELECT input. As indicated in Figure 1, each SELECT input consists of an LED in series with a resistor, and is not connected to any other circuits in the module. Turning the LED on ( $1 \geqslant 2.5 \mathrm{~mA}$ ) turns the channel on, and turning the LED off ( $1 \leqslant 50 \mu \mathrm{~A}$ ) turns the channel off. This allows considerable flexibility of connection, but the easiest way to use the SELECT inputs is to tie all four SELECT + pins to +5 V and drive the SELECT-inputs from TTL logic (either open-collector or totem-pole outputs can be used), as shown in Figure 2.
It is also possible to use CMOS logic to drive the SELECT inputs (Figure 5 ). With a +15 V logic supply a standard CMOS decoder or gate can supply enough current to drive the SELECT inputs directly, but at lower supply voltages it is advisable to use a buffer such as that shown in Figure 5b. The power taken by the SELECT inputs is small, since only one is on at a time, but at the higher CMOS supply voltages more current than the required 2.5 mA will flow. This does not affect operation, but if desired the current can be brought back to the minimum value with series resistors as shown in Figure 5. Use $2 \mathrm{k} \Omega$ for 10 V operation, and $3.9 \mathrm{k} \Omega$ at 15 V .
The maximum reverse voltage applied to any SELECT input must be limited to 3 V to avoid damage to the LED. Maximum forward current should be kept below 25 mA . Each SELECT input is isolated from all other circuits in the module and may be operated up to $\pm 50 \mathrm{~V}$ away from output and power ground.
Channels may be selected in any order, and there are no restrictions on rate or duty cycle except the 2.5 ms settling time for access to a channel. It should be noted, however, that selecting two or more channels simultaneously for more than a few microseconds will result in a very long settling time when the conflict is resolved. Timing overlaps should therefore be avoided.


Figure 5a.


Figure 5 b.
Figure 5. CMOS Channel Selection

## Channel Expansion

The 2B54/2B55 has provision for directly interconnecting several modules when more than four channels are needed. The series-switched outputs of a group of modules are connected together, the SELECT inputs are driven in parallel, and the output of the desired module is selected using the Output Enable pin. This is shown in Figure 6. A single 74LS1 39 decoder is used to drive the SELECT inputs of up to four modules, and also provides address expansion so that the binary coded channel address word selects the appropriate module output via the Output Enable pins. The overall operation of the series-switched outputs is analogous to three-state logic, and the output rail is thus an analog bus.

It is possible to operate up to sixteen modules in parallel, for a total of 64 input channels. Note that it will be necessary to break up the SELECT inputs into several groups to avoid overloading the decoder when many modules are used. The settling time of the output switches is $<50 \mu \mathrm{~s}$ to $\pm 0.01 \%$ and is thus negligible in comparison to the channel selection times.
The Output Enable signal is active low, and is compatible with both TTL and CMOS logic. The switching threshold is +1.8 V ; input current at 0 V is typically -0.4 mA .
The output resistance of the Switched Output (typically $35 \Omega$ $+0.5 \% 1^{\circ} \mathrm{C}$ ) is low enough to provide fast switching times but will cause gain errors when driving a heavy load. A single buffer isolating the Switched Outputs from the load will solve this problem in an "analog bus" application (Figure 6). In single-module applications the DIRECT (low impedance) output should be used. Note that in all cases the SENSE pin must be connected to the DIRECT output to provide feedback for the output amplifier.


Figure 6. Expansion to More than Four Channels

## Synchronization

In applications where multiple 2B54/2B55's are used in close proximity or when system clock signals are present near the isolator, differences in individual oscillator frequencies may cause "beat frequency" related output errors. To eliminate these errors, multiple units may be synchronized by connecting the SYNC OUT (pin 33) terminal to the SYNC IN (pin
32) terminal of the adjacent 2B54/2B55 (Figure 7). The first of a group of modules may be synchronized to an external source via the SYNC IN pin. To minimize noise pickup, sync wiring should be separated from analog signal runs.
The frequency of the external sync source, when used, will have a small effect on the gain and output offset of the 2B54/ 2B55. Thus any adjustments should be made with the module synchronized.


Figure 7. Synchronization
Open Input Detection
The 2B54 always responds to an open-circuit condition on a channel input by presenting a negative overscale (typically -7 V ) at the output when the affected channel is selected. The response time to detect an open input can be in the tens of seconds, since only a few nA of input bias current is available to charge the input filter. If shorter response times are desired, or if a positive overscale is the desired response, one of the circuits shown in Figure 8 can be used to augment or reverse the input bias current. Either circuit will produce a bias current of approximately 20 nA which can be used to aid or oppose the 3nA typically supplied by the module, as shown. The circuit of Figure 8A has the advantage of simplicity, but the highvalue resistor may not be readily available. Figure 8B shows how to solve the problem at the expense of complexity. The values shown may be modified to give an optimum trade of bias current for response time in a given application. A 2 to 5 second response is typical for the values shown.
The same circuits may be used to get open input detection with the 2B55, which is not specified for stand-alone open input response.


Figure 8. High Speed or Reversed Open Input Detection

## Output Filtering

In most applications, no output filtering will be required since the effect of the small carrier-related noise spikes on the output ( $<1 \mathrm{mV}$ p-p, 100 kHz B.W.) drops off rapidly as bandwidth decreases and in many cases will be negligible. In some applications (e.g., when driving a successive-approximation A to D) the effective system bandwidth may be large enough to pass the noise. To eliminate the carrier noise (without any effect on switching times), a simple R-C filter may be used at the output (Figure 9A). Only one filter is needed even when multiple modules are used, as shown in Figure 9B. If the load to be driven has an input resistance of less than $10 \mathrm{M} \Omega$, a buffer will be needed.


Figure 9. Output Filtering

## CMR AND NMR PERFORMANCE

Common mode rejection is a result of both isolation and filtering and indicates ability to reject common mode inputs while amplifying differential signal inputs. CMR is dependent on source impedance imbalance, signal frequency and conditioner gain.
Normal mode rejection is also a function of the 2B54/2B55 gain. Figures 10 and 11 illustrate typical CMR and NMR performance. Note that any additional low pass filtering (e.g., an integrating $A$ to $D$ converter) at the output of the 2B54/ 2B55 will further improve both CMR and NMR performance.


Figure 10. Common Mode and Normal Mode Response Model 2 B54


Figure 11. Common Mode and Normal Mode Response Model 2 B55

## APPLICATIONS

Thermocouple Temperature Measurement: Figure 12 shows a four-channel thermocouple input system with isolation, amplification, and multiplexing provided by the 2B54. Several different thermocouple types are used, and the gain-setting resistors on each channel have been chosen to take the standard ANSI range for each type to a 5 V output span. Since
thermocouples must be compensated for the temperature of the reference junction which is formed where the thermocouple leads are terminated, the 2B56 Universal Cold Junction Compensator is used. The 2B56 monitors the temperature of the reference junction (terminal block) via an external sensor and corrects the signal at the output of the 2B54 for reference temperature. Compensation for several thermocouple types is selectable via digital control inputs. Thermocouple linearization, if needed, would be typically performed in system's software.


Figure 12. Four-Channel Thermocouple Temperature Measurement with Cold Junction Compensation

Process Signals Interface: In Figure 13, the 2B55 is used to provide floating inputs for four $4-20 \mathrm{~mA}$ process signal loops. The use of floating inputs in this type of application gives protection from common-mode voltages and greatly simplifies system configuration, since additional loads in series with the loop can be connected on either side of the isolator input.
Each current input is converted into a 1 to 5 volt signal by a $250 \Omega$ resistor. The 2B55 is operated at unity gain (no gainsetting resistors) so that a 1 to 5 volt signal appears at the output. Since no gain-setting resistors are used, gain adjustment, if required, is done by connecting trims directly across the input resistors. Other current ranges can be accommodated by changing the value of the input resistors.
When there are several loads on the loop, compliance voltage at the transmitter may be at a premium. In this case it will be advantageous to reduce the voltage swing at the isolator inputs by using smaller resistors (perhaps $25 \Omega$ ) and scaling the output back to a 5 V span by taking an appropriate gain in the isolator.


Figure 13. Isolated 4-20mA Loop Signals Interface

## FEATURES

Universal Thermocouple Compensation: Internally Provided: Types J, K, T User Configurable: Types E, R, S, B
Digitally Programmable
High Accuracy: $\pm 0.8^{\circ} \mathrm{C}$ max over $+5^{\circ} \mathrm{C}$ to $+45^{\circ} \mathrm{C}$
High Ambient Rejection: 50 to 1 min .

## Low Cost

Small Size: $1.5^{\prime \prime} \times 2^{\prime \prime} \times 0.4^{\prime \prime}$

## APPLICATIONS

Thermocouple Signal Conditioning
Temperature Measurement and Control Systems
Temperature Data Acquisition and Logging
Temperature Controllers

## GENERAL DESCRIPTION

Model 2B56 is a high accuracy, universal thermocouple cold junction compensator. Designed to operate with an external temperature sensor in thermal contact with the cold junction, the 2B56 provides an automatic compensation for amplified thermocouple signals over wide ambient temperature variations. The 2B56 is calibrated to compensate the cold junction to a reference temperature of $0^{\circ} \mathrm{C}$. The total compensation error is $\pm 0.8^{\circ} \mathrm{C}$ max over $+5^{\circ} \mathrm{C}$ to $+45^{\circ} \mathrm{C}$.
Designed to compensate seven different thermocouple types, the 2B56 may be digitally programmed to select compensation for types J, K and T, and one user programmed type ( E , $\mathrm{R}, \mathrm{S}, \mathrm{B}$ or none). This feature makes the 2B56 especially suitable for multichannel applications involving several thermocouple types.

## COLD J UNCTION COMPENSATION PRINCIPLES

In thermocouple measurements, temperature is determined by measuring the potential difference between the measurement (hot) junction of two dissimilar metals and the reference (cold) junction which is formed when thermocouple leads are connected to a measuring circuit. Since this potential difference is proportional to the temperature difference between the measurement temperature and the temperature at the reference junction, the reference junction temperature must be known. Changes in reference junction temperature influence the output voltage and, therefore, cold junction compensation is required to eliminate measurement errors.
Two methods may be used to reduce errors introduced at the thermocouple connections: keep the reference junction at a known constant temperature, or measure the reference junction temperature and cancel the changes by the appropriate

correction to the thermocouple output signal. The first method, accomplished by immersing the reference junction in an ice bath maintained at $0^{\circ} \mathrm{C}$ is not very practical. The 2B56 employs the second method and has been specifically designed to eliminate the need for ice baths by electronically simulating the desired reference point. Digital programmability, high accuracy and low cost make the 2B56 ideal for single or multichannel thermocouple temperature measurement, indication or control systems.

## FUNCTIONAL DESCRIPTION

The 2B56 compensates for cold junction temperature by adding a correction signal at the output of the user's thermocouple amplifier, as shown in Figure 1. The value of the correction signal is determined by the cold junction temperature, as measured by a sensor, and the thermocouple type in use, as specified by two digital TYPE SELECT inputs. Since compensation is done at the output of the thermocouple amplifier it is also necessary to scale the correction signal for the gain of the amplifier. This is done by a scaling circuit which has provision for a user-supplied gain-setting resistor for each thermocouple type in use.
Compensating networks for thermocouple types J, K, and T are built into the 2B56. A fourth compensation ( X ) can be programmed with two external resistors for any other thermocouple type. The X compensation can also be used without programming resistors to obtain an uncompensated output when sensors other than thermocouples are in use.


Table 1. Maximum Gain vs. Sensor Temperature and Thermocouple Type

| a Type | RX1 | RX2 |
| :--- | :--- | :--- |
| $\mathbf{E}$ | $412 \mathrm{k} \Omega$ | $1.43 \mathrm{k} \Omega$ |
| $\mathrm{R}, \mathrm{S}$ | $412 \mathrm{k} \Omega$ | $121 \Omega$ |

Table II. Resistor for Compensating Types $E, R$ and $S$

| Type Sel. <br> Logic <br> B |  |
| :---: | :---: |
| A | Compensation |
| 0 | 0 |
| 0 | 1 |
| 1 | 0 |
| 1 | 1. |

Table III. Digital Selection of Compensation Type

| Sensor <br> Temp $\left({ }^{\circ} \mathrm{C}\right)$ | $\mathbf{V}_{\text {CAL }}(\mathrm{mV})$ |  |
| :---: | :---: | :---: |
| 5 | 616.5 | 634.5 |
| 10 | 604.9 | 645.9 |
| 15 | 593.3 | 657.3 |
| 20 | 581.6 | 668.7 |
| 25 | 570.0 | 680.1 |
| 30 | 558.4 | 691.5 |
| 35 | 546.8 | 702.9 |
| 40 | 535.1 | 714.3 |
| 45 | 523.5 | 725.7 |

Values may be interpolated
Table IV. Calibration Voltage vs. Sensor Temperature

A buffer amplifier is provided at the output of the 2B56 to preserve accuracy when driving heavy loads. The gain from $\mathrm{V}_{\text {IN }}$ to $\mathrm{V}_{\text {OUT }}$ will be +1 when SCALE is connected to VOUT (see Figure 1). Input and output signal swings of up to $\pm 10 \mathrm{~V}$ can be accommodated with this connection. When the SCALE pin is left open, the gain from $V_{\text {IN }}$ to $V_{\text {OUT }}$ is +2 . This is useful when interfacing a thermocouple amplifier with a $\pm 5 \mathrm{~V}$ out ${ }^{-}$ put swing (such as the 2B54) to an A to D converter with a $\pm 10 \mathrm{~V}$ input range.


Figure 1. $2 B 56$ Functional Block Diagram
It should be noted that the 2B56 is designed for use with noninverting thermocouple amplifiers. Thus a positive voltage change at the input of the 2B56 must indicate increasing temperature.

## Applying the 2B56

## OPERATING INSTRUCTIONS

Temperature Sensors: The temperature sensor used with the 2B56 can be either the Analog Devices AD590 temperature transducer or the popular 2N2222 transistor. Either sensor type can be used without loss of accuracy, but each has advantages in different applications. The 2N2222 (the metal can version must be used) is widely available at very low cost. However, an adjustment must be made whenever the sensor is replaced. The AD590 is available in several precalibrated accuracy grades, but at somewhat higher cost.
Connections are shown for both sensor types in Figure 2. Resistor $\mathrm{R}_{\mathrm{CAL}}$ is the calibration adjustment point. It is used only to adjust for unit-to-unit variations in the sensors. All other adjustments have been made internal to the 2B56.

(a)


Figure 2. Sensor Connections and Calibration
With either sensor type, proper placement of the sensor is important. Close thermal contact of the sensor and the thermocouple termination point (reference junction) is necessary, particularly when nearby heat sources are present, since these could cause the sensor temperature to differ from the reference junction temperature. In multichannel applications, care should be taken to keep all input terminals at the same temperature to avoid channel-to-channel errors. The sensor may be placed at any distance from the 2B56. When the sensor leads are more than ten feet long, or where strong noise sources are present, shielded cable should be used with the 2 N 2222 sensor. The AD590 will operate properly with twisted-pair leads at distances up to a few hundred feet.
Gain Selection: Since the 2B56 performs cold junction compensation at the output of the user's thermocouple amplifier, it must take the gain of that amplifier into account. For this purpose, four gain-programming pins are provided: one each for the $\mathrm{J}, \mathrm{K}$, and T compensations and one for the X (userselected) compensation. Thus the user's thermocouple amplifiers can have different gains for each thermocouple type in use, and the 2B56 gain will be selected automatically when the thermocouple type is selected at the digital TYPE SELECT inputs. Gain-programming resistors are connected as shown in Figure 1. The value of each resistor is $R=10 \mathrm{k} \Omega /(\mathrm{G}-1)$ where $G$ is the gain of the user's thermocouple amplifier from the thermocouple terminals to the input of the 2B56. As an example, if the thermocouple amplifiers in use have a gain of 110 for type $\mathrm{J}, 90$ for type K , and 220 for type T , then $\mathrm{R}_{\mathrm{J}}=$ $91.7 \Omega, \mathrm{R}_{\mathrm{K}}=112 \Omega$, and $\mathrm{R}_{\mathrm{T}}=45.7 \Omega$. Gain resistor pins for unused thermocouple types must be grounded. The resistors used to set gain should have a tolerance of $1 \%$ or better. A $1 \%$ error in setting gain will result in a $0.01^{\circ} \mathrm{C} /{ }^{\circ} \mathrm{C}$ slope error.
The gain of the thermocouple amplifier will normally be determined by the thermocouple type, temperature measurement range, and A to D converter input range, but there are some practical limits imposed by the 2B56. The minimum
allowable gain for proper operation is 40 . The maximum gain which can be used is limited by the dynamic range of the compensation circuits in the 2B56, and is a function of thermocouple type and the temperature range (at the sensor) over which compensation is to be effective. Table I lists the maximum gain for each thermocouple type both for the specified $+5^{\circ} \mathrm{C}$ to $+45^{\circ} \mathrm{C}$ sensor temperature range and for a wider (reduced accuracy) 0 to $+70^{\circ} \mathrm{C}$ range.


Figure 3. Error Due to Thermocouple Nonlinearity
Compensation of Other Thermocouple Types: Compensation for type $\mathrm{J}, \mathrm{K}$, and T thermocouples is built into the 2B56. A fourth compensation can be added by installing two resistors ( $\mathrm{R}_{\mathrm{X} 1}$ and $\mathrm{R}_{\mathrm{X} 2}$ ) as shown in Figure 1. Table II gives the values needed for proper compensation of type $E, R$, and $S$ thermocouples. Type B thermocouples are a special case, in that they have almost no output in the $+5^{\circ} \mathrm{C}$ to $+45^{\circ} \mathrm{C}$ range, and therefore, do not need cold junction compensation at all. To accommodate a type B thermocouple, select No Compensation (described in the next section). Errors due to cold junction temperature will be less than $\pm 1^{\circ} \mathrm{C}$ for any measurement temperature above $260^{\circ} \mathrm{C}$. In the measurement range beyond $1000^{\circ} \mathrm{C}$ (where type B thermocouples are normally used) the error will be less than $\pm 0.3^{\circ} \mathrm{C}$.
No Compensation Operation: In some instances it may be desirable to disable the compensation function of the 2B56, so that it functions as a straight-through amplifier with a gain of one (or two, if the output scaling feature is used). This might be done, for example, in a multichannel system with a mixture of thermocouples and strain gage signals or other sources requiring no compensation. It is also necessary when using the type B thermocouple, as described above. The X compensation can be programmed to provide no compensation by grounding pin 11 (X COMP), Figure 1. A $200 \Omega$ resistor should be used for $\mathrm{R}_{\mathrm{X}}$ (at any gain). Selecting X compensation with this connection will give an uncompensated output.
Digital Inputs: The TYPE SELECT inputs are compatible with TTL or CMOS logic, or may be used with jumpers or switches. Table III shows the truth table for these inputs. Each input has an internal $22 \mathrm{k} \Omega$ pullup resistor to $\mathrm{V}_{\mathrm{DD}}$ and drives a single CMOS gate. For use with TTL signals, $V_{D D}$ should be connected to the +5 V logic supply. When CMOS logic is used, connect $V_{D D}$ to the CMOS logic power supply (which must be in the +5 V to +15 V range). If jumpers or switches are used, connect $V_{D D}$ to the +15 V analog power supply. Grounding a SELECT input will give a logic " 0 "; an open input will be at logic " 1 " due to the action of the internal pullups.

A separate pin is provided for logic ground to minimize ground loop problems. However, for proper operation logic ground at the module must be within $\pm 0.3 \mathrm{~V}$ of analog common. Failure to observe this restriction may result in damage to the module.
Calibration: Only one adjustment is necessary to get proper operation of the 2B56. This is shown in Figure 2 for both sensor types. R $\mathrm{R}_{\text {CAL }}$ is adjusted to obtain the correct voltage at $\mathrm{V}_{\mathrm{CAL}}$ for the appropriate sensor type and temperature, as listed in Table IV. Use a high-impedance voltmeter to measure $\mathrm{V}_{\mathrm{CAL}}$ to prevent loading errors.
The tolerance to which the calibration adjustment must be made depends on the requirements of the application. For either sensor type, and for all thermocouple types, each millivolt of calibration error will result in a temperature offset error at the 2 B 56 output of $0.44^{\circ} \mathrm{C}$, accompanied by a slope error of $0.0015^{\circ} \mathrm{C} /{ }^{\circ} \mathrm{C}$.
Curvature Error: The voltage output of thermocouples is a nonlinear function of temperature, so the reference junction output which is compensated by the 2B56 is also nonlinear. The correction signal generated by the 2B56, however, is approximately linear. The 2B56 is adjusted internally to give the best fit of its linear correction to the nonlinear reference junction output over the $+5^{\circ} \mathrm{C}$ to $+45^{\circ} \mathrm{C}$ range. The remaining error, which is included in the specifications given on page 2 , is shown for each thermocouple type in Figure 3. Note that as a result of thermocouple nonlinearity the error at $+25^{\circ} \mathrm{C}$ will not be zero after calibration is done. The error for a particular thermocouple type could be adjusted to zero at $+25^{\circ} \mathrm{C}$ by appropriate adjustment of the thermocouple amplifier offset, but the improvement will be at the expense of increased errors over the $+5^{\circ} \mathrm{C}$ to $+45^{\circ} \mathrm{C}$ range.

## APPLICATIONS

The application of the 2B56 to a single-channel system is shown in Figure 1. Because the 2B56 compensates at the output of the thermocouple amplifier, it is also very attractive for use in multiplexed multichannel systems. Three typical applications are shown in Figure 4. The amplifier-per-channel structure shown in Figure 4a is one example of a system which could have a different gain for each thermocouple type in use, with channels preassigned or switchable for thermocouple type.
The model 2B30 may be used as an amplifier for applications not requiring isolation.
In systems of this type, it is important that the ON resistance of the multiplex switches be less than 100 ohms, since larger values can create slope errors in the 2B56. If switches with higher resistance are used, a unity-gain buffer should be placed between the multiplexer and the 2B56. An AD741 or AD301type amplifier will suffice unless the system is very fast.
Figure 4b shows an input-multiplexed system. Different gains for different channels in this type of system are sometimes provided by software control of the amplifier gain. The 2B56 can also accommodate this situation, since it can accept a different gain for each thermocouple type.
Figure 4c shows a somewhat different application of the 2B56. Here the signal input is grounded, so that the output is simply the correction signal rather than a corrected version of the input. In this case the actual summation is done elsewhere, usually in the processor following the A to D converter. The advantage of such a structure is that it allows somewhat simpler calibration of the individual channels because the compensator can be bypassed.
There is no electrical limit to the number of channels that can be served by a single 2B56 in these applications or the

4a.


Figure 4. Model 2 B56 in Various Multichannel Applications
many others that are possible. There is, however, a thermal limit in that a single temperature sensor must accurately monitor the temperature of a number of sets of input terminals. The actual channel limit will thus be determined by the allowable error and the degree to which all the inputs can be held at the same temperature.
Figure 5 shows the application of the 2B56 to the output of the 2B54 Four-Channel Isolator. More than one 2B54 can be served by the same 2B56 by using the built-in output switches of the 2B54 to connect several isolators to one output line. Note that the values of the gain-setting resistors for the 2B54 and 2B56 are the same, since both have the same gain formula. This permits very simple reconfiguration when the system must be tailored for new applications.


Figure 5. Four-Channel Thermocouple Temperature Measurement with Cold Junction Compensation

## FEATURES

Low Cost
Compatible with Standard $4-20 \mathrm{~mA}$ Loops
Low Span Drift: $\pm 0.005 \%{ }^{\circ} \mathrm{C}$ max
Low Nonlinearity: $\pm 0.05 \%$ max
RFI Immunity
Small Size: $1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.4^{\prime \prime}$

APPLICATIONS<br>Temperature Monitoring and Control<br>Remote Temperature Sensing<br>Process Control Systems<br>Energy Management Systems

## GENERAL DESCRIPTION

The model 2B57 is a low cost, two-wire temperature transmitter designed to interface with Analog Devices' AD590 temperature transducer and produce a standard 4 to 20 mA output current proportional to the measured temperature. The 2B57 features a low span drift of $\pm 0.005 \% /{ }^{\circ} \mathrm{C}$ max, a high linearity ( $\pm 0.05 \%$ max) and high noise immunity to assure measurement accuracy in harsh industrial environments.
The transmitter accommodates the AD590 temperature measurement range of $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$. Both zero and span adjustments are provided to trim the range for input measurement spans between $20^{\circ} \mathrm{C}$ and $205^{\circ} \mathrm{C}$. The transmitter output of 4 to 20 mA and a wide range of power supply voltages make the 2B57 compatible with standard two-wire control loops.
The basic package is a small $\left(1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.4^{\prime \prime}\right)$, rugged, epoxy encapsulated module. For applications requiring protective housing, the 2B57 is available in a versatile metal case.

## APPLICATIONS

The 2B57 has been specifically designed to provide low cost, accurate and reliable temperature measurement in any applications below $+150^{\circ} \mathrm{C}$ in which conventional electrical temperature sensors and transmitters are currently employed.
Industrial applications in process control and monitoring systems include chemical, petroleum, food processing, power generation and a wide variety of other industries.
In multipoint energy management applications, low cost and small size combine to make the AD590 and 2B57 ideal for mounting in standard utility or thermostat boxes for remote temperature sensing.


## DESIGN FEATURES AND USER BENEFITS

RFI Noise Immunity: The transmitter incorporates RFI filtering circuitry to assure protection against radio frequency interference.
Low Cost: The low cost of the 2B57 transmitter and two-wire operation reduce total system installation cost.
Linear Output: The transmitter output is linear with temperature, thus eliminating the need for line arizing circuitry.
Standard Loop Compatibility: The two-wire output structure conforms to the Instrument Society of America Standard ISA-S50.1 "Compatibility of Analog Signals for Electronic Industrial Process Instruments."

| MODEL | 2B57A |
| :---: | :---: |
| INPUT SPECIFICATIONS |  |
| Sensor Type ${ }^{1}$ | AD590 |
| Maximum Temperature Measurement Range | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Minimum Input Span (for a $4-20 \mathrm{~mA} \mathrm{Output)}$ | $20^{\circ} \mathrm{C}$ |
| Zero Adjustment Range ! | $-55^{\circ} \mathrm{C}$ to $+60^{\circ} \mathrm{C}$ |
| Input Protection ${ }^{2}$ | $+50 \mathrm{~V} \mathrm{dc}$ |
| Open Input Detection | Upscale |
| OUTPUT SPECIFICATIONS |  |
| Output Span | 4 to 20 mA |
| Minimum Output Current | 2.5 mA |
| Maximum Output Current | 26 mA |
| Load Resistance Range |  |
| Equation | $\mathrm{R}_{\text {LMAX }}=\left(\mathrm{V}_{\text {SUPPLY }}-12 \mathrm{~V}\right) / 20 \mathrm{~mA}$ |
| @ +24V Supply | 0 to $600 \Omega$ max |
| Output Protection ${ }^{2}$ | +50 V dc |
| NONLINEARITY (\% of Span) | $\pm 0.02 \%$ typ ( $\pm 0.05 \%$ max) |
| ACCURACY |  |
| Warm-Up Time to Rated Performance | 1 min |
| Total Output Error, without External Trims ${ }^{3}$ |  |
| Zero | $\pm 0.2 \%$ typ. $( \pm 0.5 \%$ max $)$ |
| vs. Ambient Temperature ( $-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) | $\pm 0.005 \% /{ }^{\circ} \mathrm{C}$ typ ( $\pm 0.01 \%{ }^{\circ} \mathrm{C}$ max) |
| Span | $\pm 0.2 \%$ typ $( \pm 0.5 \% \mathrm{max})$ |
| vs. Ambient Temperature ( $-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) | $\pm 0.001 \% /^{\circ} \mathrm{C}$ typ ( $\pm 0.005 \% /^{\circ} \mathrm{C}$ max) |
| RESPONSE TIME, to $90 \%$ of Span | 0.15 sec |
| POWER SUPPLY |  |
| Voltage, Rated Performance | +24 V dc |
| Voltage, Operating | +12 V to +50 V dc |
| Supply Change Effect, \% of Span |  |
| on Zero | $\pm 0.005 \% / \mathrm{V}$ |
| on Span | $\pm 0.001 \% / \mathrm{V}$ |
| ENVIRONMENTAL |  |
| Temperature Range, Rated Performance | $-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-55^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ |
| Relative Humidity, to $+40^{\circ} \mathrm{C}$ | 0 to 90\% |
| RFI Effect ( 5 W @ 420MHz @ 3 ft ) |  |
| Error, \% of Span | $\pm 0.5 \%$ max |
| CASE SIZE | $1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.4^{\prime \prime}$ |
| NOTES |  |
| ${ }^{1}$ AD590 produces an output current proportional to absolute temperature ( $1 \mu \mathrm{~A} /{ }^{\circ} \mathrm{K}$ ). |  |
| ${ }^{3}$ Accuracy is specified as a percent of output span ( 16 mA ) for an input range of $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$. Accuracy spec includes combined effects of transmitter repeatability, hysteresis, and linearity. Does not include sensor error. |  |
| Specifications subject to change without notice. |  |

[^15]OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


MOUNTING CARD AC1583 OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


The AC1583 mounting card is available to assist in applying the 2B57. The AC1583 is suitable for mounting in a standard $2^{\prime \prime} \times 4^{\prime \prime}$ thermostat or electrical boxes. It includes screw terminals for field wiring, provisions for plugging in the 2B57 and AD590, and $5 \mathrm{k} \Omega$ span and zero adjustment pots.

## FUNCTIONAL DESCRIPTION

The 2B57 transmitter converts the output of an AD590 temperature transducer to a current output within a span of 4 to 20 mA . The transmitter includes input protection and filtering circuitry, an amplifier, voltage regulator, precision voltage reference and an output current generator.
A precision voltage reference, resistor network, and span and zero adjusts are used in conjunction with a low current drain amplifier to scale output signal of the AD590. The amplifier drives a current generator which controls output current (Figure 1).


Figure 1. Model 2 B57 Functional Block Diagram
Input power and output signal are transmitted over the same two leads. The load resistance is connected in series with a dc power supply, and the current drawn from the supply is the 4 to 20 mA output signal. The maximum series load resistance depends on the supply voltage and is given by $R_{\text {LMAX }}=\left(+V_{S}\right.$ $-12 \mathrm{~V}) / 20 \mathrm{~mA}$. A wide range of power supply voltages may be used (see Figure 2).


Figure 2. Maximum Load Resistance vs. Power Supply

## THE SENSOR

The AD590 is a calibrated two terminal temperature sensor producing a current in microamperes $\left(1 \mu \mathrm{~A} /{ }^{\circ} \mathrm{K}\right)$ that is linearly proportional to absolute temperature for temperatures from $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$. The AD590 sensor is available in a hermetically sealed TO-52 transistor package, a miniature flat-pack, chip form and stainless steel probes (AC2626). The sensor construction assures reliable isolation from ground.

The AD590 is available in several accuracy grades, as shown in Table 1. The grade selection will depend on whether the device is used uncalibrated or with calibration at a single value. For greater accuracy (in any grade), the device may be calibrated at two points.

## TABLE 1. AD590 ACCURACY SPECIFICATIONS

 (MAX ERROR)| Conditions | Max $\operatorname{Error}\left( \pm^{\circ} \mathrm{C}\right)$ |  |  |  |  |
| :--- | :---: | ---: | ---: | ---: | ---: | ---: |
| Grade | I | J | K | L | M |
| Error at $25^{\circ} \mathrm{C}$, as delivered | 10.0 | 5.0 | 2.5 | 1.0 | 0.5 |
| Errors over the $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ range: |  |  |  |  |  |
| $\quad$ Without external calibration | 20.0 | 10.0 | 5.5 | 3.0 | 1.7 |
| $\quad$ With error nulled at $25^{\circ} \mathrm{C}$ only | 5.8 | 3.0 | 2.0 | 1.6 | 1.0 |
| Nonlinearity | 3.0 | 1.5 | 0.8 | 0.4 | 0.3 |

## OPERATING INSTRUCTIONS

Model 2B57 is factory calibrated to $\pm 0.5 \%$ accuracy for a maximum sensor measurement range of $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ ( $205^{\circ} \mathrm{C}$ span) with $\mathrm{R}_{\text {SPAN }}$ and $\mathrm{R}_{\text {ZERO }}$ resistor values as shown in Figure 3. For this input range 4 mA output corresponds to an AD590 temperature of $-55^{\circ} \mathrm{C}$ and 20 mA to $+150^{\circ} \mathrm{C}$. The span and zero adjustments can be used to accommodate other input ranges.


Figure 3. Model 2B57 Basic Application
Span Adjustment: The value of the span setting resistor $\mathrm{R}_{\text {SPAN }}$ is determined by:

$$
\operatorname{R}_{\mathrm{SPAN}}(\Omega)=\left(\frac{1.2 \mathrm{~V}}{10^{-6} \mathrm{~A} \times \mathrm{SPAN}}\right)-5810 \Omega
$$

where SPAN is a desired measurement span in ${ }^{\circ} \mathrm{C}$. For example, for a measurement span of $100^{\circ} \mathrm{C} \mathrm{R}_{\text {SPAN }}=$ $\left(\frac{1.2 \mathrm{~V}}{10^{-6} \mathrm{~A} \times 100}\right)-5810 \Omega=6.19 \mathrm{k} \Omega$. If a span accuracy of $\pm 0.5 \%$ if desired, the value of the $\mathrm{R}_{\text {SPAN }}$ resistor should be accurate to $\pm 0.1 \%$.

Zero Adjustment: Zero adjustment must be performed after installation of the $\mathrm{R}_{\text {SPAN }}$ resistor. To select $\mathrm{R}_{\text {ZERO }}$ an AD590 or a calibrated current source may be used as an input to the 2B57. If an AD590 is used, it must be maincained at the desired reference temperature. A resistance decade box is inserted between pins 1 and 2 of the 2B57. The decade box is adjusted to produce an output corresponding to the selected reference temperature. For example, for a sensor measurement range of 0 to $100^{\circ} \mathrm{C}$ and an AD590 at $0^{\circ} \mathrm{C}$, the $\mathrm{R}_{\text {ZERO }}$ is adjusted for an output current of 4 mA . If a current source is used, its output must equal the AD590 output at the selected reference temperature. For example, at $0^{\circ} \mathrm{C}$ the current source output must equal $273.2 \mu \mathrm{~A}$.

Sensor Calibration Trim: The sensor calibration error is the major contributor to maximum total error in all AD590 grades. To trim this error the temperature of the AD590 is measured by a reference temperature sensor and $\mathrm{R}_{\text {ZERO }}$ is trimmed to the calculated value of the 2B57 output current at that temperature. A reference temperature at the midpoint in the span should be selected.

For best measurement accuracy over temperature, R ZERO and $\mathrm{R}_{\text {SPAN }}$ should be trimmed with the AD590 at two known temperatures. For example, with the $\mathrm{R}_{\text {SPAN }}$ selected for a $100^{\circ} \mathrm{C}$ span and with the AD590 at $0^{\circ} \mathrm{C} \mathrm{R}_{\text {ZERO }}$ is adjusted for a 4 mA output. $\mathrm{R}_{\text {SPAN }}$ is then trimmed for a 20 mA output with the sensor at $100^{\circ} \mathrm{C}$. Figure 4 illustrates a typical two-trim system accuracy.


Figure 4. Typical Two-Trim Accuracy (AD590 and 2B57)
OPTIONAL PACKAGING CONFIGURATION (2B57A-1)
The 2B57 is available mounted in an aluminum case including screw terminals for connecting an external sensor and power. This versatile housing may be surface mounted in racks, cabinets, NEMA enclosures, etc., or snapped onto standard relay tracks. The 2B57 in a metal housing is calibrated for a $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ measurement range and may be ordered by specifying model 2B57A-1.

## TRANSMITTER HOUSING OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


Refer to operating instructions section for suggested method of calibration.

## AC2626 PROBE (AD590 PACKAGING OPTION)

The AC2626 is a stainless steel tubular probe measuring $3 / 16$ inch $(4.76 \mathrm{~mm})$ in outside diameter and is available in 6 inch ( 152.4 mm ) or 4 inch ( 101.6 mm ) lengths. Based on the AD 590 F , the probe is available in linearity grades of $0.3^{\circ} \mathrm{C}$, $0.4^{\circ} \mathrm{C}, 0.8^{\circ} \mathrm{C}$ or $1.5^{\circ} \mathrm{C}$ and is compatible with the 2 B 57 transmitter. The mechanical outline of the AC2626 is shown below.
The probe is designed for both liquid and gaseous immersion applications as well as temperature measurements in refrigeration or any general temperature monitoring applications.

## AC2626 MECHANICAL OUTLINE

Dimensions shown in inches and (mm).


NOTE 1 Probes are available in 4 -inch or 6 -inch lengths. Other lengths are available; consult factory for rrice and delivery.
NOTE 2 + lead wire is color coded: J, yellow; K, orange; L, blue; M. NOTE 3 When assembling compression fitting (AC2629) to probe, tighten the $1 / \mathbf{2}^{\prime \prime}$ nut $\mathbf{3 / 4}$ 's of a turn from finger tight.

## MODEL 2B58

## FEATURES

Platinum RTD Input Linearized 4 -20mA Output
High Accuracy: $\pm 0.1 \%$
Low Drift: $\pm 0.01^{\circ} \mathrm{C} /{ }^{\circ} \mathrm{C}$ Max
RFI Immunity
Low Cost

## APPLICATIONS

RTD Temperature Transmission in:
Process Control
Factory Automation
Energy Management

## GENERAL DESCRIPTION

The model 2B58 is a high accuracy, two-wire temperature transmitter designed to accept a platinum RTD (Resistance Temperature Detector) input and produce a proportional standard $4-20 \mathrm{~mA}$ output. The RTD signal is internally linearized to provide an output which is linear with temperature. Four precalibrated ranges are available for RTD measurements from $-100^{\circ} \mathrm{C}$ to $+400^{\circ} \mathrm{C}$.

The 2B58 features high accuracy of $0.1 \%$, low drift of $\pm 0.01^{\circ} \mathrm{C} /{ }^{\circ} \mathrm{C}$, high noise rejection and RFI immunity. Both two-wire and three-wire $100 \Omega$ sensors may be used. Lead wire compensation is provided for three-wire RTDs.
A rugged metal enclosure, suitable for field mounting, offers environmental protection and screw terminal input and output connections. This enclosure may be either surface or standard relay track mounted.

## APPLICATIONS

The 2B58 has been specifically designed to provide highperformance two-wire transmission of measured temperatures using RTD sensors.

Two-wire current transmission permits remote mounting of the transmitter near the sensor to minimize the effects of noise and signal degradation to which low level sensor outputs are susceptible. Transmission of the proportional current output may be accomplished by means of inexpensive copper wires. These factors make the 2B58 ideally suited for applications where accuracy, stability, and low cost installation are desired.

## DESIGN FEATURES AND USER BENEFITS

High Accuracy: The 2B58 offers high calibration accuracy, linearized output and conformity with the standard DIN 43760 ( $\alpha=0.00385$ ) RTD sensors.
Low Cost: The 2B58 combines low price with a two-wire transmission, lowering total installation cost.


High Noise Rejection: The transmitter features internal filtering circuitry to assure protection against RFI and line frequency pickup.
Standard Loop Compatibility: The two-wire output structure conforms to the ISA Standard S50.1 "Compatibility of Analog Signals for Electronic Industrial Process Instruments".
Wide Operating Temperature Range: The 2B58 has been designed to operate over $-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ambient temperature range.

## OPERATING INSTRUCTIONS

The 2B58 is designed to operate with either 2-wire or 3-wire RTDs. The connections shown in Figure 1 are for 3-wire RTD operation. A dc power supply and a series load resistor to monitor the $4-20 \mathrm{~mA}$ output signal may be located remotely from the transmitter and connected by a simple twisted pair of copper wires.
The transmitter contains individual ZERO and SPAN adjustments which are readily accessible to permit ease of field calibration.


Figure 1. Model 2 B58 Basic Application

| Model | 2B58A |
| :---: | :---: |
| INPUT SPECIFICATIONS |  |
| Sensor Type ! | Platinum, $100 \Omega @ 0^{\circ} \mathrm{C}, \alpha=0.00385$ 2 or 3 Wire |
| Normal Mode Rejection | 56 dB @ 60Hz |
| Sensor Excitation Current | 0.5 mA |
| Zero and Span Adjustment Range | $\pm 5 \%$ of Span |
| OUTPUT SPECIFICATIONS |  |
| Output Span | $4-20 \mathrm{~mA}$ |
| Minimum Output Current | 3.5 mA , typ |
| Maximum Output Current | 40 mA , typ. |
| Load Resistance Range Equation | $\mathrm{R}_{\mathrm{L}} \max =\left(+\mathrm{V}_{\mathrm{S}}-16 \mathrm{~V}\right) / 20 \mathrm{~mA}$ |
| @ +24V Supply | 0 to $400 \Omega$ |
| Output Protection ${ }^{1}$ | $\pm 60 \mathrm{~V}$ |
| ACCURACY |  |
| Total Output Error ${ }^{2}$ | $\pm 0.1 \%$ |
| Stability vs. Ambient Temperature |  |
| Zero, Measurement Range 01 through $03^{3}$ Measùrement Range $04^{3}$ | $\begin{aligned} & \pm 0.01^{\circ} \mathrm{C} /{ }^{\circ} \mathrm{C} \max \left( \pm 0.005^{\circ} \mathrm{C} /{ }^{\circ} \mathrm{C} \text { typ }\right) \\ & \pm 0.01^{\circ} \mathrm{C} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| Span | $\pm 0.005 \% /{ }^{\circ} \mathrm{C}$ |
| Stability vs. Time ${ }^{2}$ | $\pm 50 \mathrm{ppm} /$ Month |
| Lead Resistance Effect, to $40 \Omega$ per Lead |  |
| Span Error | $\pm 0.5 \%$ |
| Warm-Up Time to Rated Performance | 3 Minutes |
| RESPONSE TIME |  |
| To 90\% of Span | 0.4 sec |
| POWER SUPPLY |  |
| Voltage, Operating Range | +16 V to +60 Vdc |
| Supply Change Effect, \% of Span |  |
| on Zero | $\pm 0.005 \% / V$ |
| on Span | $\pm 0.01 \% / \mathrm{V}$ |
| ENVIRONMENTAL |  |
| Temperature Range, Rated Performance | $-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Humidity Effect ${ }^{4}$ |  |
| Error | $\pm 0.6 \%$ of Span |
| RFt Effect (5W @ 470 MHz (a) 3 ft .) |  |
| Error | $\pm 0.5 \%$ of Span |
| PHYSICAL |  |
| Case Size | $4^{\prime \prime} \times 3.25^{\prime \prime} \cdot \times 1.25^{\prime \prime}$ |
| Weight | $8 \mathrm{oz}(227 \mathrm{~g})$ |

## NOTES

${ }^{1}$ Protected for reverse polarity and for any input/output connection combination.
${ }^{2}$ Accuracy is specified as a percent of output span ( 16 mA ). Accuracy spec includes
combined effects of transmitter repeatability, hysteresis and sensor linearization
conformity. Does not include sensor error.
${ }^{3}$ See ordering information for measurement temperature ranges 01 through 04.
${ }^{4}$ Per MIL-STD-202E Method 103B.
Specifications subject to change without notice.


RLOAD vs. VSUPPLY

OUTLINE DIMENSIONS (MAX)
Dimensions shown in inches and (mm).


## ORDERING INFORMATION



01 Through 04

| Range in ${ }^{\circ} \mathrm{C}\left({ }^{\circ} \mathrm{F}\right)$ <br> -100 to +100 <br> $(-148$ to +212$)$ | No. <br> 0 |
| :---: | :--- |
| to +100 <br> $(+32$ to +212$)$ | 02 |
| 0 to +200 |  |
| $(+32$ to +392$)$ | 03 |
| 0 to +400 |  |
| $(+32$ to +752$)$ | 04 |

## FEATURES

# Low Cost, Two-Wire RTD Temperature Transmitter MODEL 2B59 

Low Cost
Standard RTD Input
Output Compatible with $\mathbf{4 - 2 0 m A}$ Loops
High Accuracy: $\pm 0.1 \%$
Small Size
Ease of Installation
APPLICATIONS
Temperature Monitoring and Transmission
Energy Management Systems

## GENERAL DESCRIPTION

The model 2B59 is a low cost temperature transmitter designed to accept an RTD sensor input and produce a $4-20 \mathrm{~mA}$ output proportional to the measured temperature. The 2B59 is a true two-wire transmitter, with the same wiring used for power and output. The load resistance is connected in series with a dc power supply ( $+\mathrm{V}_{\mathrm{S}}$ ) and the current drawn from the supply is the $4-20 \mathrm{~mA}$ output signal.
The transmitter features high calibration accuracy of $\pm 0.1 \%$. Several factory-calibrated temperature measurement ranges are available for standard platinum and nickel-iron RTD sensors. Both zero and span user-accessible screwdriver adjustments are provided for fine calibration after installation, if needed.
The 2 B 59 is packaged in a small $\left(1.2^{\prime \prime} \times 1.5^{\prime \prime} \times 0.5^{\prime \prime}\right)$, rugged, epoxy encapsulated module and may be easily mounted by using a single screw. Connections to the transmitter are made via four color-coded leads using standard wire nuts.

## APPLICATIONS

The 2B59 has been specifically designed to provide low cost, small size, ease of installation, and reliability in multipoint temperature monitoring applications.
In energy management and control systems, the 2B59 may be mounted in standard $2^{\prime \prime} \times 4^{\prime \prime}$ utility or thermostat boxes in conjunction with a sensor and used for duct or room temperature sensing and transmission.


## CALIBRATION

The 2B59 is factory calibrated to provide zero and span accuracy of $\pm 0.1 \%$ of span. Should field calibration of the 2B59 to the specified range be desired, the following procedure is recommended:

1. Connect the transmitter as shown in Figure 2. Substitute a resistance standard for the RTD and use a load resistor for the appropriate power supply voltage, as specified by the graph of R LOAD max vs. VSUPPLY (Figure 1).
2. Determine minimum and maximum resistance values of sensor being used from standard resistance/temperature tables. (For example, for a 100 Pt sensor, a measurement range of 0 to $+100^{\circ} \mathrm{C}$ corresponds to the resistance range of $100.0 \Omega$ to $138.50 \Omega$.)
3. Connect required minimum input resistance standard. Adjust ZERO potentiometer, if necessary, to obtain an output of $4 \pm 0.016 \mathrm{~mA}$.
4. Connect required maximum input resistance standard. Adjust SPAN potentiometer, if necessary, to obtain an output of $20 \pm 0.016 \mathrm{~mA}$.
5. Repeat steps 3 and 4 until readings converge.

An alternate method of calibration utilizing an RTD sensor would be to adjust the ZERO and SPAN potentiometers while alternatively maintaining the probe at the specified minimum and maximum measured temperatures. A precision thermometer, located at the temperature probe, should be used to provide an accurate point of reference.

| MODEL | 2B59A |
| :--- | :--- |
| INPUT SPECIFICATIONS |  |
| Sensor Type  <br> Platinum  <br> $\quad$ Nickel-Iron $100 \Omega$ @0C, $\alpha=0.00385$ <br>  $1000 \Omega, 2000 \Omega @+21.1^{\circ} \mathrm{C}\left(+70^{\circ} \mathrm{F}\right)$ <br> Zero and Span Adjustment Range $\alpha=0.00527$ <br> Open Input Detection $\pm 3 \%$ of Span min <br> OUTPUT SPECIFICATIONS Upscale <br> $\quad$ Output Span  <br> Minimum Output Current $4-20 \mathrm{~mA}$ <br> Maximum Output Current 3.4 mA <br> Load Resistance Equation 35 mA <br> @ +24V Supply $\mathrm{R}_{\mathrm{L}} \mathrm{max}=\left(+\mathrm{V}_{\mathrm{S}}-10 \mathrm{~V}\right) / 20 \mathrm{~mA}$$\quad 0$ to $700 \Omega$ |  |

## ACCURACY

Total Output Error ${ }^{1}$

## $\pm 0.1 \%$

Stability vs. Ambient Temperature

| Zero | $\pm 0.015 \% /{ }^{\circ} \mathrm{C}$ |
| :--- | :--- |
| Span | $\pm 0.005 \% /{ }^{\circ} \mathrm{C}$ |

Warm-Up Time to Rated Performance
1 min

| RESPONSE TIME <br> To $90 \%$ of Span | 0.125 ms |
| :---: | :---: |
| POWER SUPPLY |  |
| Voltage, Operating Range ${ }^{2}$ | +10 V to +35 V dc |
| Supply Change Effect, \% of Span | $\pm 0.001 \% / \mathrm{V}$ |
| ENVIRONMENTAL |  |
| Temperature Range, Rated Performance | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Humidity Effect |  |
| Error, $90 \% \mathrm{RH} @+40^{\circ} \mathrm{C}$ | $\pm 0.2 \%$ of Span |
| PHYSICAL |  |
| Case Size | $1.2^{\prime \prime} \times 1.5^{\prime \prime} \times 0.5^{\prime \prime}$ |

${ }^{1}$ Accuracy is specified as a percent of output span ( 16 mA ). Accuracy spec includes combined effects of transmitter linearity, repeatability and hysteresis. Does not include sensor error.
${ }^{2}$ Protected for reverse polarity.
Specifications subject to change without notice.
ORDERING INFORMATION
 01 through $06 \longrightarrow$ AVAILABLE TEMPERATURE RANGES IN ${ }^{\circ} \mathrm{F}\left({ }^{\circ} \mathrm{C}\right)$

| 01 | 0 to $+100(-18$ to +38$)-$ Sensors 1 and 2 |
| :--- | :--- |
| 02 | +20 to $+120(-7$ to +49$)-$ Sensors 1,2 and 3 |
| 03 | +50 to $+150(+10$ to +66$)-$ Sensors 1 and 2 |
| 04 | +32 to $+212(0$ to +100$)-$ Sensors 1,2 and 3 |
| 05 | -30 to $+130(-34$ to +54$)-$ Sensor 3 |
| 06 | +200 to $+400(+93$ to +204$)-$ Sensor 3 |

[^16]
# Digital-to-Annalog Converters 

## Contents

Page
Selection Guides:
General Purpose, Lowest Cost DACs ..... 10-3
High Performance (Resolution \& Accuracy) DACs ..... 10-4
Ultra-Fast/Video Dacs ..... 10-5
General Information and Definitions of Specifications ..... 10-6
DAC1106/DAC1108 High-Speed Digital-to-Analog Converter Modules ..... 10-11
DAC1136/DAC1138 High-Resolution 16- and 18-Bit DAC Modules ..... 10-15
DAC1420/DAC1422 4-to-20mA Output 8- and 10-Bit DAC Modules ..... 10-23
DAC1423 4-20mA Output 10-Bit Isolated DAC (ISO-DAC ${ }^{\text {TM }}$ ) Modules ..... 10-27
MDD Ultra-High-Speed Deglitched 8- and 10-Bit DAC Modules ..... 10-33
MDMS Ultra-High-Speed 8 -, 10 -, and 11 -Bit Multiplying DACs ..... 10-39
MDS/MDSE/MDSL/MDH 8-, 10 -, and 12-Bit Video-Speed Current- ..... 10-37and Voltage-Output DAC Module
ISO-DAC is a trademark of Analog Devices, Inc.

# Digital-to-Analog Converters 

GENERAL PURPOSE DACs FEATURE SELECTION CHARTS




ULTRA FAST/VIDEO DACs FEATURE SELECTION CHARTS


${ }^{1}-55^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$

## Orientation

## Digital-to-Analog Converters

## FACTORS IN CHOOSING A D/A CONVERTER

In the current issue of this two-volume catalog, there are listed some 56 different families of digital-to-analog converters (DACs). If one were to consider all the variations, there would be more than 224 types to choose among. The reason for so many different types is the number of degrees of freedom in selection-technological, functional, and performance. Complete information on converters may be found in the 250 page book, ANALOG-DIGITAL CONVERSION NOTES, published by Analog Devices and available for $\$ 5.95$ from P.O. Box 796, Norwood MA 02062.

## TECHNOLOGICAL FACTORS

The technologies represented in these two volumes include modules (cards and potted circuits) and integrated circuitsmonolithic and hybrid. Modules historically have provided the extremes of performance and arbitrary levels of functional completeness (e.g., the 18 -bit DAC1138, the 10 -bit 20 MHz -word-rate deglitched MDD-1020, and the isolated 10-bit DAC1423 loop DAC), although ICs are catching up rapidly.
The technical data in this volume embrace exceptionally high performance (high-resolution and high-speed) d/a converters, in the form of encapsulated modules. As the Selection Guide indicates, there is also a universe of technical data, to be found in Volume I, on a wide range of monolithic and hybrid d/a converters, including microprocessor-compatible types with resolutions through 16 bits, devices screened to the requirements of MIL-STD-883B, and chips for hybrid assembly.

## FUNCTIONAL CHARACTERISTICS

The basic structure of all conventional D/A converters involves a network of precision resistors, a set of switches, and some form of level-shifting to adapt the switch drives to the specified logic levels. In addition, the device may contain outputconditioning circuitry, an output amplifier, a reference amplifier, an on-board reference, on-board buffer-registers (singleor dual-rank), configuration conditioning, and even highvoltage isolation.

## Basic DAC

This form, which supplies a current, and consequently a small voltage across its internal impedance or an external low-impedance load, is used principally for high speed. Basic currentoutput DACs are inherently fast, but additional elements (such as an output op amp), furnished by the user to meet overall system specs, slow down the conversion.
While the basic DAC function is almost always linear, there are exceptions. For example, the AD7110 audio attenuator, which has linear two-quadrant analog response, has a digitally controlled exponential gain function, i.e., 1.5 dB per bit, a useful function in digital audio systems.

## Output Conditioning

The analog quantity that is the "output" of a DAC, representing the input digital data, may be a "gain" (multiplying DAC), a current, and/or a voltage. In order to obtain a substantial
voltage output at low impedance, an op amp is required. It is generally provided on-board in modular and hybrid DACs.
Almost all types of DACs provide one or more feedback resistors; they are matched to, and thermally track, resistances in the network, so that an external op amp, if used, will not require an external feedback resistor that might introduce tracking errors. If more than one feedback resistor is provided, a choice of analog output voltage ranges becomes available, e.g., $0-5 \mathrm{~V}$ full-scale or $0-10 \mathrm{~V}$ full-scale. If bipolar output-voltage ranges are specified, a bipolar-offset output is provided to subtract a half-scale value from the current flowing through the op amp summing point; it is usually derived from the DAC's reference (or analog) input to avoid additional tracking error. Multiplying DACs use an internal or external op amp for bipolar offset.
In addition to the usual zero-based current and voltage outputs, DACs are available with 4-to-20mA ISA-standard loopcurrent outputs, both direct-coupled (DAC1420/22) and high-voltage-isolated (DAC1423), with some additional features that are specifically useful in digital control of analog processes. In order to avoid difficulties, the user must pay especial attention to the specified output polarity, its relationship to the reference (if external) and to the input digital code. This can be especially tricky if the output is bipolar and the input requires a complementary (negative-true) digital coding. Another such case is where a current-output DAC, specified for a particular output-voltage polarity when used with an inverting op amp, is used in a mode that develops an output voltage passively (without the op amp) across an external resistive load. In addition to polarity, in this case, the user should be aware of the output-compliance constraint and the specified resistive component of output impedance.

## Reference Input

The reference may be specified as external or internal, fixed or variable, single-polarity or bipolar. If internal, it may be per: manently connected (as in the DAC1106/1108) or optionally connectible (as in the DAC1136/1138). If the DAC is a 4 quadrant multiplying type, the reference (or "analog input") is external, variable, and bipolar. The user should check a converter's specifications to determine whether the fullscale accuracy specifications are overall or subdivided into a converter-gain spec and a reference spec.

## Digital Data

There are a number of ways in which converters differ in regard to the input data: First, the coding must be appropriate (binary, offset-binary, two's-complement, BCD, arbitrary, etc.), and its sense should be understood (positive-true, negative-true). The resolution (number of bits) must be sufficient; in addition, the specifications must be checked to ascertain that the $2^{n}$ distinct binary input codes will not only be accepted, but that also they will (if necessary) correspond to $2^{n}$ output values in a monotonic progression at any temperature in the operating range, with sufficient accuracy.

The data levels accepted by the converter must be checked (TTL, ECL, low-voltage CMOS, high voltage CMOS), as must the input loading imposed by the converter, and the supply conditions under which the converter will respond to the data. Check the data notation (is the MSB Bit 1 or Bit ( $n-1$ )?)-misinterpretation can lead to connecting the data bits in backward order. If buffer registers are desired, the converter should have an appropriate buffer configuration. The data can be clocked in, while the DAC output remains unchanged.

## Controls

If the DAC has external digital controls-for example, register strobes- their drive levels, digital sense (true or false), loading, and timing must be considered. The function and use of configuration controls (where present), such as serial/parallel, short-cycle, or chip-select decoding should be understood, and the appropriate ways of disabling them when not needed should be employed.

## Power Supplies

Appropriate power supplies should be made available, considering the logic levels and analog output signals to be employed -in the system. The appropriate degree of power-supply stability to meet the accuracy specs should be employed. Any recommended external protection circuitry (e.g., Schottky diodes, to ensure that $\mathrm{V}_{\mathrm{CC}}$ is never more than 0.4 V above $\mathrm{V}_{\mathrm{DD}}$ in the AD7522) should be planned for. In many cases separate analog and digital grounds are required; ground wiring should follow best practice to minimize digital interference with high-accuracy analog signals, while ensuring that a connection between the grounds can always exist at one point, even if the "mecca" point is inadvertently unplugged from the system.

For video converters, use massive, low impedance ground systems. The analog and digital grounds are connected together inside converters of these types, so bus bars are essential for system grounding and power distribution; use lots of ground plane on PC boards.

## SPECIFICATIONS AND TERMS

Definitions of the performance specifications, and related information, are provided on the next few pages, in alphabetical order.

## Accuracy, Absolute

Error of a D/A converter is the difference between the actual analog output and the output that is expected when a given digital code is applied to the converter. Sources of error include gain (calibration) error, zero error, linearity errors, and noise. Error is usually commensurate with resolution, i.e., less than $2^{-(n+1)}$, or " $1 / 2$ LSB" of full scale. However, accuracy may be much better than resolution in some applications; for example, a 4-bit reference supply having only 16 discrete digitally chosen levels would have a resolution of $1 / 16$, but it might have an accuracy to within $0.01 \%$ of each ideal value.

Absolute-accuracy measurements should be made under a set of standard conditions with sources and meters traceable to an internationally accepted standard.

## Accuracy, Relative

Relative accuracy error, expressed in \%, ppm, or fractions of 1 LSB , is the deviation of the analog value at any code (relative to the full analog range of the device transfer characteristics) from its theoretical value (relative to the same range), after the full-scale range (FSR) has been calibrated. Since the discrete analog output values corresponding to the digital input values ideally lie on a straight line, the relative-accuracy error of a linear DAC can be interpreted as a measure of nonlinearity (see Linearity).

## Compliance-Voltage Range

For a current-output DAC, the maximum range of (output) terminal voltage for which the device will provide the specified current-output characteristics.

## Common-Mode Rejection (CMR)

The ability of an amplifier to reject the effect of voltage applied to both input terminals simultaneously. Usually a logarithmic expression representing a "common-mode rejection ratio" e.g., $1,000,000: 1$ (CMRR) or 120dB (CMR). A CMRR of $10^{6}: 1$ means that a 1 V common-mode voltage passes through the device as though it were a differential input signal of 1 microvolt.

## Common-Mode Voltage

An undesirable signal picked up in a circuit by both wires making up the circuit, with reference to an arbitrary "ground." Amplifiers differ in their ability to amplify a desired signal accurately in the presence of a common-mode voltage.

## Deglitcher

As the input code to a DAC is increased or decreased by small changes, it passes through what is known as major and minor transitions. The most major transition is at half-scale, when the DAC switches around the MSB, and all switches change state, i.e., 01111111 to 10000000 . If, at major transitions, the switches are faster (or slower) to switch off than on, this means that, for a short time, the D/A will give a zero (or fullscale) output, and then return to the required 1 LSB above the previous reading. Such large transient spikes which differ widely in amplitude and are extremely difficult to filter out, are commonly known as "glitches", hence, a deglitcher is a device which removes these glitches or reduces them to a set of small, uniform pulses. It normally consists of a fast samplehold circuit, which holds the output constant until the switches reach equilibrium. Glitch energy is smallest in fast-switching DACs driven by fast logic gates that have little time-skew between 0-1 and 1-0 transitions.


## Feedthrough

Undesirable signal coupling around switches or other devices that are supposed to be turned off or provide isolation, e,g,. feedthrough error in a multiplying DAC. It is variously specified in \%, ppm, fractions of 1 LSB, or fractions of 1 volt, with a given set of inputs, at a specified frequency.

## Four-Quadrant

In a multiplying DAC, "four quadrant" refers to the fact that both the reference signal and the number represented by the digital input may be of either positive or negative polarity. A four-quadrant multiplier is expected to obey the rules of multiplication for algebraic sign.
Gain
The "gain" of a converter is that analog scale-factor setting that provides the nominal conversion relationship, e.g., 10 V span for a full-scale code change, in a fixed-reference converter.
For fixed-reference converters where the use of the internal reference is optional, the converter gain and the reference may be specified separately. Gain- and zero-adjustment are discussed under Zero.

## Least-Significant Bit (LSB)

In a system in which a numerical magnitude is represented by a series of binary (i.e., two-valued) digits, the LSB is that bit that carries the smallest value, or weight. For example, in the natural-binary number 1101 (decimal 13 , or $2^{3}+2^{2}+0+2^{0}$ ), the rightmost digit is the LSB. Its analog weight, relative to full scale, is $2^{-n}$, where $n$ is the number of binary digits. It represents the smallest analog change that can be resolved by an n-bit converter.

## Linearity

Linearity error of a converter (also, integral nonlinearity, see Linearity, Differential), expressed in \% or ppm of full-scale range, or (sub)multiples of 1 LSB , is a deviation of the analog values, in a plot of the measured conversion relationship, from a straight line. The straight line can be either a "best straight


Comparison of Linearity Criteria for 3Bit D/A Converter.
Straight Line Through End Points is Easier to Measure, Gives MoreConservative Specification.
line", determined empirically by manipulation of the gain and/or offset to equalize maximum positive and negative deviations of the actual transfer characteristics from this straight line; or it can be a straight line passing through the end points of the transfer characteristic after they have been calibrated (sometimes referred to as "end-point" linearity). End-point linearity error is similar to relative-accuracy error.
For multiplying D/A converters, the analog linearity error, at a specified digital code, is defined in the same way as for multipliers, i.e., by deviation from a "best straight line" through the plot of the analog output-input response.

## Linearity, Differential

Any two adjacent digital codes should result in measured output values that are exactly 1 LSB apart ( $2^{-n}$ of full scale for an n-bit converter). Any deviation of the measured "step" from the ideal difference is called differential nonlinearity, expressed in (sub)multiples of 1 LSB. It is an important specification, because a differential linearity error greater than 1 LSB can lead to non-monotonic response in a D/A converter and missed codes in an A/D converter (see Differential Linearity in the A/D converter section for an illustration).

## Monotonic

A DAC is said to be monotonic if the output either increases or remains constant as the digital input increases, with the result that the output will always be a single-valued function of the input. The specification "monotonic" (over a given temperature range) is sometimes substituted for a differential nonlinearity specification, since differential nonlinearity less than 1 LSB is a sufficient condition for monotonic behavior.

## Most-Significant Bit (MSB)

In a system in which a numerical magnitude is represented by a series of binary (i.e., two-valued) digits, the MSB is that digit (or bit) that carries the largest value of weight. For example, in the natural-binary number 1101 (decimal 13, or $2^{3}+2^{2}+0+2^{0}$ ), the leftmost " 1 " is the MSB, with a weight of $2^{\mathrm{n}-1}$, or 8 LSBs. Its analog weight, relative to a DAC's fullscale span, is $1 / 2$. In bipolar DACs, the MSB indicates the polarity of the number represented by the rest of the bits.

## Multiplying DAC

A multiplying DAC differs from a fixed-reference DAC in being designed to operate with varying (or ac) reference signals. The output signal of such a DAC is proportional to the product of the "reference" (i.e., analog input) voltage and the fractional equivalent of the digital input number (see also four-quadrant).

## Noise, Peak and rms

Internally generated random noise is not a major factor in D/A converters, except at extreme resolutions (e.g., DAC1138) and dynamic ranges (AD7110). Random noise is characterized by rms specifications for a given bandwidth, or as a spectral density (current or voltage per root hertz); if the distribution is Gaussian, the probability of peak-to-peak values exceeding $7 x$ the rms value is less than $0.1 \%$ (see the waveform table in Section 7).

Of much greater importance in DACs is interference in the form of high-amplitude low-energy (hence low-rms) spikes appearing at the DAC's output, caused by coupling of digital signals in a surprising variety of ways; they include coupling via stray capacitance, via power supplies, via inadequate ground systems, via feedthrough, and by glitch-generation. Their presence underscores the necessity for maximum application of the designer's art, including layout, shielding, guarding, grounding, bypassing, and deglitching.

## Offset

For almost all bipolar converters (e.g., $\pm 10$-volt output), instead of actually generating negative currents to correspond to negative numbers, a unipolar DAC is used, and the output is offset by half full scale ( 1 MSB ). For best results, this offset voltage or current is derived from the same reference supply that determines the gain of the converter.

This makes the zero point of the converter independent of thermal drift of the reference, because the $1 / 2$ scale offset cancels the weight of the MSB at zero, independently of the amplitude of both.

## Power-Supply Sensitivity

The sensitivity of a converter to changes in the power-supply voltages is normally expressed in terms of percent-of-full-scale change in analog output value (or fractions of 1 LSB) for a $1 \%$. dc change in the power supply, e.g., $0.05 \% / \% \Delta V_{S}$ ). Power supply sensitivity may also be expressed in relation to a specified dc shift of supply voltage. A converter may be considered "good" if the change in reading at full scale does not exceed $\pm 1 / 2$ LSB for a $3 \%$ change in power supply. Even better specs are necessary for converters designed for battery operation.

## Quantizing Uncertainty (or "Error")

The analog continuum is partitioned into $2^{\mathrm{n}}$ discrete ranges for $n$-bit processing. All analog values within a given range of output (of a DAC) are represented by the same digital code, usually assigned to the nominal midrange value. For applications in which an analog continuum is to be restored, there is an inherent quantization uncertainty of $\pm 1 / 2 \mathrm{LSB}$, due to limited resolution, in addition to the actual conversion errors. For applications in which discrete output levels are desired (e.g., digitally controlled power supplies or digitally controlled gains), this consideration is not relevant.

## Resolution

An n-bit binary converter should be able to provide $2^{\mathrm{n}}$ distinct and different analog output values corresponding to the set of n-bit binary words. A converter that satisfies this criterion is said to have a resolution of $n$ bits. The smallest output change that can be resolved'by a linear DAC is $2^{-n}$ of the fullscale span. However, a nonlinear device, such as the AD7110 audio attenuator has a logarithmic gain resolution of $1.5 /$ $88.5 \mathrm{~dB}=1: 59 \mathrm{~dB}$, which corresponds to a gain increment of $18.9 \% /$ step, or $26,600: 1$.
Settling Time
The time required, following a prescribed data change, for the output of a DAC to reach and remain within a given fraction
(usually $\pm 1 / 2$ LSB) of the final value. Typical prescribed changes are full-scale, 1 MSB, and 1 LSB at a major carry. Settling time of current-output DACs is quite fast. The major share of settling time of a voltage-output DAC is usually contributed by the settling time of the output op-amp circuit.

## Slew Rate (or Slewing Rate)

Slew rate of a device or circuit is a limitation in the rate of change of output voltage, usually imposed by some basic circuit consideration, such as limited current to charge a capacitor. Amplifiers with slew rate of a few $\mathrm{V} / \mu \mathrm{s}$ are common, and moderate in cost. Slew rates greater than about 75 volts $/ \mu \mathrm{s}$ are usually seen only in more sophisticated (and expensive) devices. The output slewing speed of a voltage-output D/A converter is usually limited by the slew rate of the amplifier used at its output (if one is used).

## Stability

Stability of a converter usually applies to the insensitivity of its characteristics to time, temperature, etc. All measurements of stability are difficult and time consuming, but stability vs. temperature is sufficiently critical in most applications to warrant universal inclusion of temperature coefficients in tables of specifications (see "Temperature Coefficient").

## Staircase

A voltage or current, increasing in equal increments as a function of time and having the appearance of a staircase (in a time plot), generated by applying a pulse train to a counter, and the output of the counter to the input of a DAC.
A very simple A/D converter can be built by comparing a staircase from a DAC with the unknown analog input. When the DAC output exceeds the analog input by a fraction of 1 LSB , the count is stopped, and the code corresponding to the count is the digital output.

## Switching Time

In a DAC, the switching time is the time it takes for the switch to change from one state to the other ("delay time" plus "rise time" from $10 \%-90 \%$ ), but does not include settling time, e.g. to $<1 / 2$ LSB.

## Temperature Coefficients

In general, temperature instabilities are expressed as $\% /{ }^{\circ} \mathrm{C}$, $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$, as fractions of $1 \mathrm{LSB} /{ }^{\circ} \mathrm{C}$, or as a change in a parameter over a specified temperature range. Measurements are usually made at room temperature and at the extremes of the specified range, and the temperature coefficient (tempco, T.C.) is defined as the change in the parameter, divided by the corresponding temperature change. Parameters of interest include gain, linearity, offset (bipolar), and zero.

Gain Tempco: Two factors principally affect converter gain stability with temperature.
a) In fixed-reference converters the reference source will vary with temperature. For example, the tempco of an AD 581 L is generally less than $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.
b) The reference circuitry and switches may add another $3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ in good 12 -bit converters (e.g. AD $566 \mathrm{~K} / \mathrm{T}$ ).

High-resolution converters require much better tempcos for accuracy commensurate with the resolution.
Linearity Tempco: Sensitivity of linearity ("integral" and/ or differential linearity) to temperature (in \% FSR/ ${ }^{\circ} \mathrm{C}$ or ppm FSR $/{ }^{\circ} \mathrm{C}$ ) over the specified range. Monotonic behavior is achieved if the differential nonlinearity is less than 1 LSB at any temperature in the range of interest. The differential nonlinearity temperature coefficient may be expressed as a ratio, as a maximum change over a temperature range, and/or implied by a statement that the device is monotonic over the specified temperature range.
Offset Tempco: The temperature coefficient of the all-DAC-switches-off (minus full scale) point of a bipolar converter (in \% FSR/ ${ }^{\circ} \mathrm{C}$ or ppm FSR/ ${ }^{\circ} \mathrm{C}$ ) depends on three major factors:
a) The tempco of the reference source
b) The voltage zero-stability of the output amplifier
c) The tracking capability of the bipolar-offset resistors and the gain resistors
Unipolar Zero Tempco (in \% FSR $/{ }^{\circ} \mathrm{C}$ or ppm FSR $/{ }^{\circ} \mathrm{C}$ ): The temperature stability of a unipolar fixed-reference DAC is principally affected by current leakage (current-output DAC), and offset voltage and bias current of the output op-amp (voltage-output DAC).

## Zero- and Gain-Adjustment Principles

The output of a unipolar DAC is set to zero volts in the all-bits-off condition. The gain is set for F.S. ( $1-2^{-n}$ ) with all bits on. The "zero" of an offset-binary bipolar DAC is set to - F.S. with all bits off, and the gain is set for +F.S. $\left(1-2^{-(n-1)}\right)$ with all bits on. The data sheet instructions should be followed.

## FEATURES

High Speed
8 Bits in $25 n s$
10 Bits in 50 ns
12 Bits in 60 ns
Adjustment Free Operation
Gain TC: $\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
Linearity Error: $\pm 1 / 2$ LSB max
Small Size: $2^{\prime \prime} \times 2^{\prime \prime} \times 0.4^{\prime \prime}$ Module

## GENERAL DESCRIPTION

The DAC1 108 is a high speed, current output digital-to-analog converter with 12 -bit resolution and accuracy. The very fast settling times to $0.05 \%$ accuracy of 60 ns and to $0.01 \%$ accuracy of 150 ns make it ideal for use in high speed applications such as computer driven displays, automatic test equipment, and function generators. In addition to the $\pm 1 / 2 \mathrm{LSB}$ maximum linearity error, the DAC1 108 features temperature coefficients of $30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ for gain and $8 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ for linearity.

The DAC1106 is also a high speed, current output digital-toanalog converter which is available in both 8 - and 10 -bit versions. The very fast settling times to $1 / 2$ LSB or 25 ns ( 8 -bit models) and 50 ns ( 10 -bit models). Accuracy specifications include $\pm 1 / 2$ LSB linearity, $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ temperature coefficient, and $0.002 \% / \mathrm{V}$ power supply rejection.
Everything needed to perform high speed conversions is contained in the compact $2^{\prime \prime} \times 2^{\prime \prime} \times 0.4^{\prime \prime}$ package of the DAC1106/1108. Included are a precision temperature compensated reference source, high speed current switches and a carefully trimmed network of weighting resistors. Because of the inherent stability and careful factory adjustment of this device, no external zero or gain adjustment potentiometers are required.
The digital inputs of the DAC1106/1108 are fully DTL/TTL compatible. Binary code is used for unipolar operation and Offset Binary code is used for bipolar operation. The current output of this device can be applied directly to an external resistor to develop a voltage output or it can be applied to the input of a fast settling op amp if amplification or impedance transformation is desired.

## INPUT CONSIDERATIONS

The binary weighted current sources which form the basis of the digital to analog conversion process are directly switched by their associated input bits. A change in the converter's cur-

rent output will begin to occur approximately 10 nsec after a new digital word is applied. Because of this extremely fast response, time skew in the digital input can result in momentary erroneous outputs or "glitches". Consider, for example, the case of a transition from $1000 \ldots 0$ to $0111 \ldots 1$, a step of only one LSB. If the MSB turns to a " 0 " before the rest of the bits have turned to " 1 "s, the input will momentarily be $0000 \ldots 0$ and the converter will start to respond accordingly as shown below in Figure 1.


Figure 1. Switching Transient Caused by Time Skew
These switching transients will be minimized if the digital input data time skew is held to less than 5 ns .

| MODELS | DAC1106 | DAC1108 |
| :---: | :---: | :---: |
| RESOLUTION | 8/10 Bits | 12 Bits |
| $\begin{aligned} & \hline \text { DIGITAL INPUTS } \\ & 0 \mathrm{~V} \leqslant \text { Logic " } 0 \text { " } \leqslant 0.8 \mathrm{~V} \\ & +2 \mathrm{~V} \leqslant \text { Logic " } 1 \text { " } \leqslant 15 \mathrm{~V} \\ & \hline \end{aligned}$ | TTL Compatible @ $-3.2 \mathrm{~mA}(\max )$ <br> (2) $80 \mu \mathrm{~A}(\mathrm{max})$ | * |
| INPUT CODES <br> Unipolar <br> Bipolar | Binary Offset Binary | ! ${ }_{*}$ |
| OUTPUT RANGES | $\begin{aligned} & 0 \text { to }+5 \mathrm{~mA} \\ & -2.5 \text { to }+2.5 \mathrm{~mA} \\ & \hline \end{aligned}$ |  |
| OUTPUT IMPEDANCE | $600 \Omega \pm 1 \%$ (Unipolar) | $510 \Omega \pm 2 \%$ |
| OUTPUT VOLTAGE COMPLIANCE | $\pm 1.2 \mathrm{~V}$ | * 1 |
| ABSOLUTE ACCURACY Full Scale Offset | $\begin{aligned} & \pm 0.1 \% \\ & \pm 20 \mathrm{nA} \end{aligned}$ | * |
| SETTLING TIME <br> To 0.2\% <br> To 0.1\% <br> To 0.05\% <br> To $0.01 \%$ | 25ns ( 30 max) <br> 40ns (50 max) <br> 50ns ( 60 max ) | 60ns 150 ns |
| LINEARITY ERROR | $\pm 1 / 2$ LSB max | * |
| TEMPERATURE COEFFICIENT <br> Gain <br> Zero <br> Linearity | $\begin{aligned} & \pm 10 \mathrm{ppm} / /^{\circ} \mathrm{C} \\ & \pm 75 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ & \pm 8 \mathrm{ppm} / /^{\circ} \mathrm{C} \end{aligned}$ | $\pm 30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| TEMPERATURE RANGE <br> Operating <br> Storage | $\begin{aligned} & 0 \text { to }+70^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | $-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}$ |
| POWER REQUIREMENTS $\begin{aligned} & +15 \mathrm{~V} \pm 5 \% \\ & -15 \mathrm{~V} \pm 5 \% \\ & \hline \end{aligned}$ | 47 mA max 37 mA max | 42mA max <br> 10 mA max |

OUTLINE DIMENSIONS AND PIN DESIGNATIONS
Dimensions shown in inches and (mm).



NOTE:
Terminal pins installed only in shaded hole locations.
Module weight: 2 ounces ( 57 grams).
Pins 9 and 10 included on 10 -bit models only.

BLOCK DIAGRAM AND PIN DESIGNATIONS


## DIGITAL INPUTS

The DAC1106/1108 is fully TTL/DTL compatible with each input bit representing two standard TTL Loads. The logic levels of

$$
\begin{aligned}
& 0 \mathrm{~V} \leqslant \text { Logic " } 0 " \leqslant 0.8 \mathrm{~V} \\
& +2 \mathrm{~V} \leqslant \text { Logic " } 1 " \leqslant 15 \mathrm{~V} \text { (Absolute Max) }
\end{aligned}
$$

are also compatible with CMOS logic systems. When using this device in a CMOS system, standard CMOS/TTL interface rules must be observed to insure that the driving gate is capable of sinking at least 3.2 mA .
The simple addition of an external inverter ahead of the MSB input terminal, as shown below in Figure 2, allows the bipolar Two's Complement code to be used.


Figure 2. Two's Complement Input Connection

## OUTPUT CHARACTERISTICS

The output of the DAC1106/1108 represents the sum of the currents produced by the individual binary-weighted current sources in response to the digital input word. This current varies from 0 to +5 mA . In order to produce the half scale offset needed for bipolar outputs, a current of exactly -2.5 mA must be added to the output. Such a current is generated internally and is available at pin 14 . The analog outputs which are produced by various digital inputs are shown in the following tables.

UNIPOLAR

| Digital Input | Analog Output |  |  |
| :---: | :---: | :---: | :---: |
|  | 1106-001 | 1106-002 | 1108 |
| 111.... . 111 | +4.981mA | $+4.995 \mathrm{~mA}$ | $+4.999 \mathrm{~mA}$ |
| 100 . . . . 000 | $+2.500 \mathrm{~mA}$ | * | * |
| 000 . . . . 001 | $+19.5 \mu \mathrm{~A}$ | $+4.88 \mu \mathrm{~A}$ | $+1.22 \mu \mathrm{~A}$ |
| 000 . . . . 000 | 0 mA | * | * |
| BIPOLAR |  |  |  |
| Digital Input | Analog Output |  |  |
|  | 1106-001 | 1106-002 | 1108 |
| 111 . . . . 111 | $+2.481 \mathrm{~mA}$ | +2.495mA | +2.499mA |
| 100 . . . . 000 | 0 mA | * | * |
| 000 . . . . . 000 | $-2.500 \mathrm{~mA}$ | * | * |

Figures 3 and 4 illustrate the converter's output impedance characteristics for unipolar and bipolar operation.
-Specifications same as 1106-001.


Figure 3. Equivalent Circuit DAC (Unipolar)


Figure 4. Equivalent Circuit DAC (Bipolar)

## OUTPUT CONNECTIONS

The circuits used to develop an output voltage across a resistor are shown below in Figures 5 and 6 for unipolar and bipolar operation.


Figure 5. Voltage Output with Load Resistor (Unipolar)


Figure 6. Voltage Output with Load Resistor (Bipolar)

In both cases, the output voltage is limited to $\pm 1.2 \mathrm{~V}$ max. By referring to Figures 3 and 4, the user can readily compute the value of $R_{L}$ needed to produce the desired full scale voltage. For example, a $300 \Omega$ resistor will develop a 0 to $+1 V$ F.S. unipolar output and a $2.325 \mathrm{k} \Omega$ resistor will develop a +1 V F.S. bipolar output.
The DAC1106/1108 may be used in conjunction with a high speed external op amp when outputs greater than $\pm 1.2 \mathrm{~V}$ and 5 mA are needed. Because current output converters such as the DAC1106/1108 are not ideal current sources, the op amp does not operate in a unity gain configuration. Figure 7 below shows, in simplified form, a unipolar DAC driving an op amp.


Figure 7. Voltage Output with an Op Amp Simplified Diagram

Because of the output impedance, the closed loop gain becomes $1+\mathrm{R}_{\mathrm{F}} / \mathrm{Z}_{\text {OUT }}$ instead of 1 . For example with an $\mathrm{R}_{\mathrm{F}}$ of $2 \mathrm{k} \Omega$ the closed loop gain is 4.33 for DAC1106 and 4.92 for DAC1108. This can complicate the job of selecting a suitable op amp since most manufacturers specify settling time at unity gain. One extremely fast op amp that performs well at gains of 2 to 6 is the Analog Devices' model 50 differential input, FET amplifier. The model 50 will settle to 10 -bit accuracy ( $0.05 \%$ ) in a maximum fo 200 ns . The high current output of this device $(100 \mathrm{~mA})$ also makes it ideal for use with the DAC1108 in CRT deflection applications.

Sometimes space or budgetary considerations dictate that an IC rather than a modular op amp be used. In these cases the AD 509 K fast settling IC op amp is recommended. The AD509K maintains its guaranteed maximum settling time specification ( 500 ns to $0.1 \%$ ) even at the closed loop gains encountered with the DAC1106/1108. Furthermore, when the closed loop gain is greater than 3 , no external compensating components are required.

Figures 8 and 9 below show the proper means of connecting the converter to an op amp for unipolar and bipolar operation.


Figure 8. Connections to an External Op Amp (Unipolar)


Figure 9. Connections to an External Op Amp (Bipolar)

The resistor $\mathrm{R}_{\mathrm{C}}$ is used with the AD509K for bias current compensation. Because of the low bias currents inherent with the model $50, R_{C}$ is unnecessary and the noninverting input is connected directly to ground.
Great care must be taken in laying out the circuits of Figures 8 and 9 to assure true high speed performance. Several of the most important considerations are listed below:

1. Keep leads, especially those between the converter output and op amp summing junction, as short as possible to prevent the introduction of noise.
2. Orient components to minimizé stray capacitance.
3. Carefully bypass power supplies to the op amp.
4. Select suitable components such as metal film resistors with their low capacitance and low stray inductance.
5. Design the signal and power supply ground circuits so as to prevent the introduction of extraneous voltages in ground signal path.
6. Use separate returns for analog and digital grounds. The DAC1106/1108 and op amp power supply returns go to analog ground; any logic circuits that precede the converter go to digital ground.

## FEATURES

## DAC1138

18-Bit Resolution and Accuracy $(38 \mu \mathrm{~V}, 1$ Part in 262,144$)$
Nonlinearity $1 / 2 L S B \max (D A C 1138 K$ )
Excellent Stability
Settling to $1 / 2$ LSB ( $0.0002 \%$ ) in $10 \mu \mathrm{~s}$
Hermetically-Sealed Semiconductors
DAC1136
16-Bit Resolution and Accuracy $(152 \mu \mathrm{~V}, 1$ Part in 65,536$)$

## Low Cost

Nonlinearity 1/2LSB max (DAC1136K, L)
Settling to $1 / 2$ LSB $\max (0.0008 \%)$ in $6 \mu \mathrm{~s}$

## DEGLITCHER IV

Eliminates DAC Glitches
Available on DAC1136/1138 Card-Mounted Assembly

## GENERAL DESCRIPTION

The DAC1136/1138 are complete self-contained current or voltage output modular digital to analog converters with resolutions and accuracies of 16 and 18 bits.

The DAC1136/1138 combine precision current sources with state-of-the-art steering switches to produce a very linear output. Inputs to these converters are compatible with TTL levels. The converters have a current output of -2 mA full scale. A voltage output can be obtained by connecting the internal amplifier to the current output by means of jumpers. By using additional jumpers, the user can select any one of the following output ranges: 0 to $+5 \mathrm{~V}, 0$ to $+10 \mathrm{~V}, \pm 5 \mathrm{~V}$, or $\pm 10 \mathrm{~V}$.
The DAC1136/1138 are available on Card-Mounted Assemblies. In this configuration, selectable options include: input codes, output amplifiers, and a high speed transient-suppressing Deglitcher Module, Deglitcher IV.

## WHERE TO USE HIGH RESOLUTION DACS

The DAC1136/1138 deliver exceptional accuracy for a broad range of display, test and instrumentation applications. The DAC1136, with a resolution of 16 bits or 1 part in 65,536 , and the DAC1138 with a resolution of 18 bits or 1 part in 262,144 are ideally suited for applications requiring wide dynamic range measurement and control. Applications include data acquisition systems, high resolution CRT displays, automatic semiconductor testing, photo-typesetting, frequency synthesis and nuclear reactor control.


## CERTIFICATE OF CALIBRATION

Each DAC1 138 has been calibrated with equipment and methods that are traceable to the National Bureau of Standards (NBS). A Certificate of Performance is sent with each unit, which includes 1000 hour stability data for the reference zener and linearity test data.


Figure 1. Block Diagram and Pin Designations

SPEG/FIGATIONS $\begin{aligned} & \text { (typical } @+25^{\circ} \mathrm{C} \text {, rated power supplies unless otherwise noted; specifications for mounting card with } \\ & \text { amplifier/deglitcher options same as module unless otherwise noted) }\end{aligned}$

${ }^{1}$ Temperature coefficients guaranteed maximum from $15^{\circ} \mathrm{C}$ to $35^{\circ} \mathrm{C}$, typical from 0 to $+70^{\circ} \mathrm{C}$.
${ }^{2}$ Recommended DNL calibration check: 6 months.
${ }^{3}$ Recommended Power Supply: Analog Devices Model 923.
Specifications subiect to change without notice.
(typical @ $+25^{\circ} \mathrm{C}$, rated power supplies unless otherwise noted; specifications for mounting card with amplifier/deglitcher options same as module unless otherwise noted)

| $\checkmark$ | DAC1138 Module J K | DAC1138 on Mounting Card with <br> Amplifier/Deglitcher Options. <br> Deglitcher IV <br> (Internal AD542K) |
| :---: | :---: | :---: |
| RESOLUTION, BITS | 18 |  |
| ACCURACY <br> Integral Nonlinearity Differential Nonlinearity Gain and Offset Error (Externally Adjustable) | $\pm 1 \mathrm{LSB}$ max  <br> $\pm 1 \mathrm{LSB}$ max $\pm 1 / 2 \mathrm{LSB}_{\max }$ <br>  $\pm 1 / 2 \mathrm{LSB}$ max <br>  $\pm 1 \mathrm{LSB}$ | Gain, offset and glitch-nulling adjustments provided on the mounting card. |
| ANALOG OUTPUT <br> Unipolar Mode <br> Bipolar Mode <br> Voltage Output Range (Pin Selectable) | $\begin{gathered} -2 \mathrm{~mA} \text { to } 0 \mathrm{~mA} \\ -1 \mathrm{~mA} \text { to }+1 \mathrm{~mA} \\ 0 \text { to }+5 \mathrm{~V}, 0 \text { to }+10 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V} \end{gathered}$ | - |
| DIGITALINPUTS | TTL/CMOS; See Figure 2 |  |
| INPUTCODES Unipolar Mode Bipolar Mode | Complementary Binary (COMP BIN) Complementary Offset Binary (COMP OBIN) | BIN, COMP BIN, 2'sCOMP, COMP 2's COMP OBIN, COMPOBIN <br> SIGN PLUS MAG BIN, COMP SIGN PLUS MAG BIN |
| STROBEINPUT | None | One standard series 74LS load, leading-edge triggered, pulse width 100 ns minimum. |
| DYNAMICCHARACTERISTICS <br> Settling Time to $1 / 2 \mathrm{LSB}$ Current <br> Full Scale Step <br> LSB Step <br> Voltage <br> Unipolar (10V Step) <br> Bipolar (20V Step) <br> LSB Step <br> Slew Rate | $10 \mu \mathrm{~s}$ $8 \mu \mathrm{~s}$ <br> $175 \mu \mathrm{~s}$ $140 \mu \mathrm{~s}$ $18 \mu \mathrm{~s}$ <br> $2 \mathrm{~V} / \mu \mathrm{s}$ | Voltage Output, Only Voltage Output, Only |
| TEMPERATURECOEFFICIENTS (ppmof $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ ) ${ }^{1}$ <br> Integral Nonlinearity Differential Nonlinearity Gain (Excluding VREF) Offset Unipolar Mode Bipolar Mode | $\begin{gathered} \pm 0.3 \\ \pm 0.4 \\ \pm 0.8 \\ \pm 0.5 \\ \pm 1 \end{gathered}$ | $\pm 0.5 \quad \pm 0.1$ |
| STABILITY, LONG TERM (ppm of FSR $/ 1,000 \mathrm{hrs}.)^{2}$ Gain (Excluding $\mathrm{V}_{\text {REF }}$ ) Offset | $\begin{aligned} & \pm 2 \\ & \pm 2 \end{aligned}$ | $\pm 1 \quad \pm 0.5$ |
| $\begin{aligned} & \text { NOISE (Include V REF; Double for } \\ & \text { Bipolar Mode) } \\ & \text { Output Current (BW }=100 \mathrm{kHz}) \\ & \text { Output Voltage (BW }=0.1-10 \mathrm{~Hz}) \\ & \text { (a OV (A11 1's Code; "ZERO") } \\ & \text { (a } 5 \mathrm{~V} \text { (MSB }=0 \text { Code; "Half Scale") } \\ & \text { (a 10V (All 0'sCode; "Full Scale") } \\ & \text { Output Voltage (BW }=100 \mathrm{kHz} \text { ) } \\ & \hline \end{aligned}$ | 0.5 nA rms <br> $4 \mu \mathrm{~V}$ pk-pk $6 \mu \mathrm{~V}$ pk-pk $9 \mu \mathrm{~V}$ pk-pk $30 \mu \mathrm{~V}$ rms | Voltage Output, Only |
| VOLTAGECOMPLIANCE(Amplifier Offset, $\mathrm{E}_{\mathrm{OS}}$ ) <br> Max $\mathrm{E}_{\mathrm{OS}}$ Allowed for <br> Rated Accuracy <br> Initial $\mathrm{E}_{\mathrm{OS}}$ (Factory Adj.) <br> $\mathrm{E}_{\mathrm{OS}}$ Drift <br> Current Output (pin 69) <br> Voltage Protection <br> Source Resistance <br> Unipolar Mode <br> Bipolar Mode <br> Source Capacitance | $\begin{gathered} \pm 200 \mu \mathrm{~V} \text { max } \\ \pm 100 \mu \mathrm{~V} \\ \pm 10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \end{gathered}$ <br> via Internal Schottky Diodes $\begin{aligned} & >33 \mathrm{k} \Omega \\ & >5 \mathrm{k} \Omega \\ & 150 \mathrm{pF} \end{aligned}$ | $\begin{array}{l\|l}  \pm 50 \mu \mathrm{~V} & \pm 20 \mu \mathrm{~V} \\ \pm 5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} & \\ & \pm 0.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \end{array}$ |
| $\begin{aligned} & \text { REFERENCE VOLTAGE(V}\left(\mathrm{V}_{\text {REI }}\right) \\ & \text { Voltage }\left(\mathrm{Z}_{\text {OUT }} \approx 200 \Omega\right) \\ & \text { Noise }(\mathrm{BW}=0.1-10 \mathrm{~Hz}) \\ & \text { Tempco } \end{aligned}$ | $\begin{gathered} +6.000 \mathrm{~V}(\text { Maximum Error, } \pm 0.024 \mathrm{~V}) \\ 3 \mu \mathrm{~V} \mathrm{pk}-\mathrm{pk} \\ 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |
| $\begin{aligned} & \text { POWER SUPPLYREQUIREMENTS }{ }^{3} \\ & +5 \mathrm{Vdc}, \pm 5 \% \\ & \pm 15 \mathrm{Vdc}, \pm 5 \% \end{aligned}$ | $\begin{gathered} 9 \mathrm{~mA} \\ \pm 30 \mathrm{~mA} \end{gathered}$ |  95 mA <br> $\pm 37 \mathrm{~mA}$  |
| POWER SUPPLY REJECTION ( $\pm 15 \mathrm{~V}$ dc) <br> Gain or Offset vs. FSR <br> Differential Nonlinearity | $\begin{gathered} 80 \mathrm{~dB} \\ \pm 1 / 4 \mathrm{LSB} \text { per Volt } \Delta \mathrm{V}_{\mathrm{S}} \\ \hline \end{gathered}$ | $100 \mathrm{~dB} \quad \mid \quad 75 \mathrm{~dB}$ |
| ENVIRONMENTAL <br> Operating Temperature Storage Temperature Humidity | $\begin{gathered} 0 \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ 5 \% \text { to } 95 \% \text {, Noncondensing } \\ \hline \end{gathered}$ | $-55^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C} \quad \mid \quad-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

Humidity
NOTES:
'Temperature coefficients guaranted maximum from $15^{\circ} \mathrm{C}$ to $35^{\circ} \mathrm{C}$, typical from 0 to $+70^{\circ} \mathrm{C}$.
${ }^{3}$ Recommended Power Supply Analog Devices: Model 923.
${ }^{2}$ Recommended DNL calibration check: 6 months.
Specifications subject to change withour notice.

## Characteristic Curves*



Settling Time (Voltage Output) vs. \%-of-Full-ScaleError for 20V Output Step (+10V $\approx-10 \mathrm{~V})$


Settling Time (Voltage Output) vs. \%-of-Full-ScaleError for 10 V Output Step (0V $\underset{\leftrightarrows}{\leftrightarrows}$ 10V)


Settling Time (Voltage Output) vs. \%-of-Full-Scale-Error for LSB Steps (Essentially Independent of Amplifier Used). With Deglitcher IV, the LSB Step at the Major Carry Settles as Fast as the Typical LSB Step, Following the $11 \mu \mathrm{~s}$ Hold Period.

## INPUT CONSIDERATIONS

The DAC1136/1138 may be driven by TTL or CMOS as shown in Figure 2. Note that the TTL input is shown with inputs for both a direct "totem pole" TTL gate and open collector (or "pull-up") configurations.



2a. TTL Totem Pole ${ }^{1}$


2c. CMOS Input
T. FOR TTL WITH OPEN COLLECTOR, DO NOT USE EXTERNAL PULL.UP

CONVERTERS HAVE INTERNAL $10 \mathrm{k} \Omega$ PULL-UP ON EACH INPUT TO $3.8 V$.
2. USE SPST SWITCH OR RELAY TO GROUND. WHEN SWITCCH IS OPEN, THE
INTERNAL TOW WILL PULL INPUT UP TO $3.8 V$.

## Figure 2. Input Connections

## OUTPUT CONNECTIONS AND GUARDING

The DAC1136/1138 output connections for various voltage ranges are shown in Figure 3.

Since an LSB is only $38 \mu \mathrm{~V}$ (at 10 volts full scale for the DAC1138), care must be exercised to properly guard the current output of the converter from leakage current. Any connection made to the DAC's current output (pin 69) should be guarded. Suggested printed circuit board guarding
| is shown in Figure 3. The optional Card-Mounted Assemblies of the DAC1136/1138 have been carefully designed for optimum guarding and performance.


Figure 3. Output Voltage Connections and Suggested PCB Guarding (Unipolar and Bipolar)

## GAIN AND OFFSET ADJUSTMENTS

The gain and offset adjustments are made with external potentiometers which the user supplies. With the appropriate digital inputs applied, these potentiometers are adjusted until the desired output voltage is obtained. The proper connections for offset and gain are shown in Figure 4. The voltmeter used to measure the output should be capable of stable resolution of $1 / 4 \mathrm{LSB}$ in the region of zero and full scale. Because of the interaction between offset and gain adjustments, the adjustment procedure described below should be carefully followed. Offset adjustment affects gain, but gain adjustment does not affect offset.


NOTES:

1. ALL FIXED RESISTORS ARE 5\% CARBON COMP, UNLESS OTHERWISE NOTED. 2. ALL POTENTIOMETERS ARE 2O-TURN INFINITE RESOLUTION TYPE.

Figure 4. Gain and Offset Adjustments

For unipolar mode, apply a digital input of all " 1 's" (complementary binary code for zero output) and adjust the offset potentiometer until a 0.00000 V output is obtained (see Table 1). Once the appropriate offset adjustment has been made, apply a digital input of all " 0 ' $s$ ". Adjust the gain potentiometer until the plus full scale output is obtained (see Table 1).
For bipolar mode, apply a digital input of all " 1 's" (complementary offset binary code for minus full scale) and adjust the offset potentiometer for the proper minus full scale output voltage (see Table 1). Once the appropriate minus tull scale adjustment has been made, apply a digital input of all " 0 ' $s$ ". Adjust the gain potentiometer until the plus full scale output shown below is obtained.

| RANGE | IDEAL OUTPUT |  |  |
| :--- | :---: | :---: | :---: |
|  |  | DAC1138 | DAC1136 |
| Unipolar: | All $11 \ldots 1$ | All 00... 0 |  |
| $0 \mathrm{~V} \rightarrow+10 \mathrm{~V}$ | 0.00000 V | $+9.999962 \mathrm{~V}+9.999848 \mathrm{~V}$ |  |
| $0 \mathrm{~V} \rightarrow+5 \mathrm{~V}$ | 0.00000 V | $+4.999981 \mathrm{~V}+4.999924 \mathrm{~V}$ |  |
| Bipolar: |  |  |  |
| -10V $\rightarrow+10 \mathrm{~V}$ | -10.00000 V | $+9.999934 \mathrm{~V}+9.999695 \mathrm{~V}$ |  |
| -5V $\rightarrow+5 \mathrm{~V}$ | -5.00000 V | $+4.999962 \mathrm{~V}+9.999848 \mathrm{~V}$ |  |
| To adjust: | Adjust ZERO pot | Adjust GAIN pot |  |

## DIFFERENTIAL LINEARITY ADJUSTMENT

Each DAC1136/1138 has been factory calibrated and tested to achieve the performance indicated in the electrical specifications. Before attempting recalibration, it is imperative that the circuit be checked to confirm that all previously described precautions have been taken to insure proper application at the 16 - or 18 -bit level. Basically, the DAC is trimmed by comparing a bit to the sum of all lower bits, and adjusting, if necessary, for a one LSB positive difference. The top 4 major carries, i.e., MSB minus the sum of bits 2-through-theLSB, down through bit 4 minus the sum of bits 5 -through-theLSB, can be trimmed using the procedure outlined below. A differential voltmeter capable of $100 \mu \mathrm{~V}$ Full Scale should be connected to VOUT of the DAC. This will resolve an LSB which at 18 bits is $38 \mu \mathrm{~V}$ ( 10 V range). A Fluke 895 A or equivalent is recommended.

1. Bit 4 Trim
a. Set bit inputs to $11110 \ldots 0$.
b. Read the output voltage by nulling the voltmeter.
c. Set bit inputs to $11101 \ldots 1$.
d. Read voltage by nulling voltmeter. This reading should be equal to that of step 1 b plus 1 LSB . Adjust bit 4 if required (see B4, Figure 7).
2. Bit 3 Trim
a. Set bit inputs to $1110 \ldots 0$.
b. Read output voltage by nulling the voltmeter.
c. Set inputs to $1101 \ldots .1$.
d. Read voltage by nulling the voltmeter. This reading should be equal to that of step $2 b$ plus 1LSB. Adjust bit 3 if required (see B3, Figure 7).
3. Bit 2 Trim
a. Set bit inputs to $110 \ldots 0$.
b. Read output voltage by nulling the voltmeter.
c. Set bit inputs to 101 . . . 1 .
d. Read voltage by nulling voltmeter. This reading should be equal to that of step 3b plus 1LSB. Adjust bit 2 if required (see B2, Figure 7).
4. Bit 1 (MSB) Trim
a. Set bit switches to $100 \ldots 0$.
b. Read output voltage by nulling the voltmeter.
c. Set bit switches to $011 \ldots 1$.
d. Read voltage by nulling voltmeter. This reading should be equal to that of step 4 b plus 1LSB. Adjust bit 1 (MSB) if required (see MSB, Figure 7).

If insufficient range exists on any adjustment, then a separate adjustment for the weight of bits 5 -through-the-LSB (see Sum B5 $\rightarrow$ LSB, Figure 6) should be performed. This condition will probably not occur on bit 2,3 and 4 but might occur on the MSB. If adjustment of the sum of bits 5 -through-the-LSB is made, the trim procedure for all bits should be repeated. Obviously, since the procedure affects the weight of individual bits, it affects the overall gain of the DAC. The final step should be adjustment of gain (user supplied adjustment external to module, or pot at edge of mounting card).

Table 1. Full Scale Output

OUTLINE DIMENSIONS AND pin designations
Dimensions shown in inches and (mm).


## USING AN EXTERNAL 6V REFERENCE

The DAC1136/1138 can be operated with an external reference connected to pin 53 of the module. The current drain on the external reference will be 1.125 mA in bipolar mode or 0.125 mA in unipolar mode (pin 46 should be left open and not grounded when using an external reference in the unipolar mode). When an external reference is used, pin 52, (the output of the internal reference) is left open.

Codi Semiconductor manufactures a reference module called Certavolt ${ }^{1}$ with a 10 volt output accurate to $0.001 \%$. This output is temperature compensated to within $1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ from $+15^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}$. The Certavolt requires a power supply of +28 V dc ( 20 mA . To convert the +10 volt output of the Certavolt to the +6 volt reguired by the DAC, the circuit shown in Figure 5 is recommended.
${ }^{1}$ Certavolt is a registered trade name by Codi Semiconductor.

Figure 5. DAC1136/1138 with External Precision Reference.

## OPTIONAL CARD-MOUNTED ASSEMBLY

Analog Devices offers an optional Card-Mounted Assembly designed to provide optimum performance at the 18 -bit level. As shown in Figure 6, this $41 / 2^{\prime \prime} \times 6^{\prime \prime}$ printed circuit card includes the appropriate DAC GAIN and OFFSET adjustment potentiometers, power supply bypass capacitors and input registers. The Card-Mounted Assembly can be ordered with custom code-setting logic, external output amplifiers, and a Deglitcher IV.


Figure 6. Card-Mounted Assembly


## CARD-MOUNTED ASSEMBLY JUMPER DESIGNATIONS

The output voltage range, reference source, amplifier and deglitcher configurations are programmed at the factory by means of jumpers, resistors, and capacitors (see ordering guide for details). The mounting card can be programmed by the user, if necessary, as shown below.

| Output Voltage Range | Install Jumpers |
| :---: | :---: |
| $\pm 10 \mathrm{~V}$ | W10, W5 |
| $\pm 5 \mathrm{~V}$ | W12, W5 |
| +10V | W12, W3 |
| Reference | Install Jumpers |
| Internal | W2 |
| External | W1 |
| Amplifier | Install Jumpers |
| Internal | W4, W9 |
| External ${ }^{1}$ | W8, W13 |
| Deglitcher IV ${ }^{2}$ | W8, W15, W17, W18 |
| Deg. IV with Ext Amp ${ }^{3}$ | W8, W14, W16 |

## NOTES:

${ }^{1}$ With a 234 L amplifier install C7 ( $0.01 \mu \mathrm{~F}, 10 \%$, ceramic capacitor). With a 44 K amplifier use a variable resistor (typ value $\approx 499 \Omega$, $0.1 \mathrm{~W}, 1 \%$ ) to adjust the output voltage for a $\pm 100 \mu \mathrm{~V}$ reading as measured between pins 69 and 34 of the DAC (this step sets voltage compliance); install this value resistor (R13 position).
${ }^{2}$ With Deglitcher IV remove R20 ( $100 \Omega$ ) and replace the resistor with a jumper.
${ }^{3}$ With Deglitcher IV and a 234L amplifier remove C6 (6.8pF Capacitor) and install: $\mathrm{C} 7(0.01 \mu \mathrm{~F}, 10 \%$, ceramic capacitor), C18 ( $100 \mathrm{pF}, 10 \%$, ceramic capacitor), C17 ( $1000 \mathrm{pF}, 10 \%$, polystyrene capacitor) and replace R20 (100ת) with a jumper. With Deglitcher IV and a 44 K amplifier perform the operation described in Note 1, remove C6 ( 6.8 pF capacitor) and install: C18 ( $100 \mathrm{pF}, 10 \%$, ceramic capacitor), C17 ( $1000 \mathrm{pF}, 10 \%$ polystyrene capacitor) and replace R20 (100 $)$ with a jumper.

| CONNECTOR JI |
| :--- |
| PIN FUNCTION PIN FUNCTION <br> A BIT 1 U STROBE <br> B BIT 2 V BIT 18 <br> C BIT 3 W +5V <br> D BIT 4 X $+15 V$ <br> E BIT 5 Y $-15 V$ <br> F BIT 6 $Z$ DIGITAL GND <br> H BIT 7 $1-4$ NC <br> J BIT 8 5 INTERLOCK <br> K BIT 9 6 INTERLOCK <br> L BIT 10 $7-16$ NC <br> M BIT 11 17 BIT 17 <br> N BIT.12 18  <br> P BIT 13 19  <br> R BIT 14 20  <br> S BIT 15 21  <br> T BIT 16 22  |

CONNECTOR J2

| PIN | FUNCTION |
| :---: | :--- |
| 1 | ANALOG SENSE LOW |
| 2 | ANALOG SOURCE LOW |
| 3 | NC |
| 4 | ANALOG SOURCE HIGH |
| 5 | ANALOG SENSE HIGH |
| 6 | ANALOG REF. IN/OUT |
| A | ANALOG REF. IN/OUT |
| B | ANALOG SENSE HIGH |
| C | ANALOG SOURCE HIGH |
| D | NC |
| E | ANALOG SOURCE LOW |
| F | ANALOG SENSE LOW |

12 MATES WITH CINCH P.N.
251-06-30-160 (SUPPLIED).

J1 MATES WITH CINCH P.N. 251-22-30-160 (SUPPLIED).
${ }^{1}$ DAC1138 ONLY

Mounting Card Connector Designations

## DEGLITCHER IV

The Deglitcher IV is a precision high-speed, high-isolation sample-and-hold circuit which eliminates the glitches that occur whenever a DAC is dithered through a major carry. Such momentary transients can be of concern in applications such as high-resolution CRT beam positioning, where glitch-free code transitions are often required for optimum display quality and legibility. Oscilloscope photographs in Figures 7a and 7b below show the output of a DAC1136 being dithered up and down through the major carry, between codes 1000000000000000 and 0111111111111111 . In Figure 7b, the Deglitcher IV is turned on virtually elminating the glitches and allowing the $152 \mu \mathrm{~V}$ LSB step to be clearly seen.


Figure 7a. DAC1136; Major-Carry Dither without Deglitcher $I V(B W=1 \mathrm{MHz})$, Vertical Scale $0.2 \mathrm{~V} /$ Division

Figure 7b. Same Major-Carry Dither with Deglitcher IV (BW $=1 \mathrm{MHz}$ ), Vertical Scale, $200 \mu \mathrm{~V} /$ Division

The Deglitcher IV utilizes a proprietary sampling technique which isolates the output amplifier during the critical $10 \mu \mathrm{~s}$ period immediately following a code change. The only discernible difference in DAC performance when used with Deglitcher IV is a delay of approximately $11 \mu \mathrm{~s}$ after the strobe goes HI before the (deglitched) DAC output voltage starts slewing toward the new value.

## GLITCH ADJUSTMENT

There are two "Glitch" adjustment potentiometers, accessible on the Card-Mounted Assembly. The adjustment on the card permits nulling of any Track-to-Hold offset, whereas the adjustment internal to the Deglitcher IV allows for precise nulling of the Hold-to-Track transient. Because of the nearinfinite attenuation of the actual DAC current glitches, no current-glitch transient is visible on the output. For this reason, it is easiest to null the 2 Deglitcher adjustments while strobing the Card with a static digital input.


## INPUT OPTIONS

The Card-Mounted Assembly contains input registers. The input code ordered by the user is set at the factory by means of various jumpers in the logic circuitry. See ordering guide for details.

Since the Card-Mounted Assembly contains input registers, the card requires a strobe pulse circuit. Strobe characteristics of input registers are:

1. $\ddagger$ Ltrobe Pulse: One Std. series 74LS load, Leading. Edge-Triggered. Positive pulse should remain HI for $>$ 100ns.
2. The digital input code can be changed at any time up to and including that instant when the strobe command goes HI.
3. The actual transfer of the input code to the DAC will occur $\approx 3 \mu \mathrm{~s}$ after the strobe command; during this $3 \mu \mathrm{~s}$ the digital input code to the card assembly should not be changed, in order to prevent the possible coupling of logic noise into the DAC output. At $t_{0}+3 \mu \mathrm{~s}$, the deglitcher is automatically enabled for the following $\approx 8 \mu \mathrm{~s}$. Thus there will be a delay of $\approx 11 \mu$ s before the deglitched output starts slewing to the new valve. Actual data transfer to the DAC automatically occurs at $\mathrm{t}_{\mathrm{o}}+3.1 \mu \mathrm{~s}$.

## OUTPUT OPTIONS

The Card-Mounted Assembly for the DAC1136/1138 allows for several user-selectable output configurations:

1. Internal Output Amplifier inside the DAC Module.
2. Analog Devices model 234 L ; for low noise, low drift applications ( $2 \mu \mathrm{~V}, \pm 0.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}^{\prime}$ ).
3. Analog Devices model 44 K ; available only with DAC1136; recommended only for high speed or high current applications.
4. Deglitcher IV with self-contained precision BI-FET output amplifier (AD542K).
5. Deglitcher IV with model 234L output amplifier.
6. Deglitcher IV with model 44 K output amplifier (recommended with DAC1136 only).
When using an external amplifier, a four terminal output connection can be utilized on the Card-Mounted Assembly in order to allow for compensation of connector contact resistance.


Figure 8. Four-Terminal Output Connections

## ORDERING GUIDE

## WHEN ORDERING THE DAC1136 OR DAC1138, ORDER EITHER:

| 1. Module only: | DAC1136J |
| :--- | :--- | :--- |
|  | DAC1136K |
|  | DAC1136L |$\quad$| DAC1138J |
| :--- |
|  |

2. DAC1136/1138 as a Card-Mounted Assembly:


NOTE:

1. NOT RECOMMENDED FOR DAC1138.


# 4-20mA, 8- and 10-Bit Digital-to-Analog Converters <br> DAC1420, DAC1422 

FEATURES
ISA S50.1 Type 3 Class U Output
Guaranteed Monotonic 0 to $+70^{\circ} \mathrm{C}$
Totally Powered From Loop Supply
Wide Supply Range +10 V to +36 V
Self-Contained Data Latch
Auxiliary Analog Input
No Minimum Load Requirement

## APPLICATIONS

Direct Digital Controllers
Computer Based Process Control Systems
Digital Pressure Transducers

## GENERAL DESCRIPTION

Models DAC1420/1422 are 8/10-bit D/A converters with analog output in the form of a 4 -to- 20 mA current source. Specifically designed for the process-control industry, and requiring but a single +10 V to +36 V power supply, they meet the requirements of ISA standard S50.1 for Type 3 Class $\mathbf{U}$ ( 3 -wire nonisolated) output. Included in the $2^{\prime \prime} \times 2^{\prime \prime} \times 0.4^{\prime \prime}$ module are a set of CMOS latches, an $8 / 10$-bit CMOS DAC, two analog-to-current converters-one reflecting the translated output from the DAC, the other an auxiliary backup analog input-a current amplifier, and a regulator \& reference. Figure 1 shows the basic connections and operation of the devices with an external loop supply and a remote load, $\mathrm{R}_{\mathrm{L}}$, supplied via a twisted pair.


Figure 1. Block Diagram of the DAC1422 in a Simple Application


## HOW LOOP DACS WORK

Figure 2 is a more-detailed version of Figure 1, showing some of the options available to the user in applying the DAC1420/ 1422. The basic digital-to-analog conversion is performed by a circuit employing an Analog Devices CMOS integrated-circuit multiplying DAC. Its output is a voltage, which is converted to a 4 -to-20mA output current by a V-to-I converter circuit.


Figure 2. Loop DAC Block Diagram: Connections and Adjustments

## SPECIFICATIONS

(typical @ $+25^{\circ} \mathrm{C}, \mathrm{V}_{\text {LOOP }}=+24$ volts unless otherwise specified)

| MODEL | DAC1420 | DAC1422 |
| :---: | :---: | :---: |
| DIGITAL INPUTS |  |  |
| Resolution | 8 Bits | 10 Bits |
| Levels |  |  |
| (Except " $\overline{\text { ANA }} /$ DIG") $^{\prime}$ | CMOS $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | * |
|  | $" 1 "=>3.3 \mathrm{~V}$ @ $1 \mu \mathrm{~A}$ | * |
|  | $" 0]=<1.7 \mathrm{~V}$ @ $1 \mu \mathrm{~A}$ | * |
| $\overline{\text { ANA/DIG Input }}$ |  |  |
| Impedance | $12 \mathrm{k} \Omega$ | * |
| "1" | " 1 " = > 2.4 V @ $140 \mu \mathrm{~A}$ | * |
| "0" | " 0 " = < 0.7 V @ $0 \mu \mathrm{~A}$ | * |
| Latch Strobe | Rising Edge Sensitive | * |
| T ${ }_{\text {DH }}$ (Data Hold) | Ons (min) | * |
| TDS (Data Set-Up) | 50ns (min) | * |
| ANALOG OUTPUT |  |  |
| Type | ISA S50.1 Type 3 Meets and Exceeds Class U | * |
| Nominal Range | 4-20mA | * |
| Compliance | $\mathrm{V}_{\text {LOOP }}-6 \mathrm{~V}$ | * |
| Output Impedance | $>4 \mathrm{M} \Omega$ ® dc | * |
| Minimum Load | $0 \Omega$ | * |
| STABILITY AND ACCURACY |  |  |
| Monotonicity | Guaranteed, 0 to $+70^{\circ} \mathrm{C}$ | * |
| Integral Nonlinearity | $\pm 1 / 2$ LSB | * |
| Differential Nonlinearity | $\pm 1 / 2 \mathrm{LSB}$ | * |
| Temperature Stability |  |  |
| Offset . | 25ppm FSR $/{ }^{\circ} \mathrm{C}$ | * |
| Span | $50 \mathrm{ppm} \mathrm{FSR} /{ }^{\circ} \mathrm{C}$ | * |
| Adjustability | $\pm 10 \%$ each, Offset and Span | * |
| Initial Error, Untrimmed ${ }^{1}$ | $\pm 2$ LSB's each, Offset and Span | * |
| Power Supply Rejection | 20ppm FSR/V | * |
| Noise, 10 Hz to $100 \mathrm{~Hz}^{2}$ | $4 \mathrm{mV} \mathrm{p}-\mathrm{p}$ | * |
| ANALOG BACKUP INPUT |  |  |
| Range ${ }^{3}$ | 1-5V | * |
| Gain | $4 \mathrm{~mA} /$ Volt (1-5V produces | * |
|  | 4-20mA) | * |
| Accuracy | $\pm 3 \%$ | * |
| Stability | $\pm 100 \mathrm{ppm} \mathrm{FSR} /{ }^{\circ} \mathrm{C}$ | * |
| Input Impedance | $10^{8} \Omega$ | * |
| POWER |  |  |
| Loop Supply, minimum maximum | $+10 \mathrm{~V}$ | * |
|  | +36V | * |
| Supply Cúrrent | $\mathrm{I}_{\text {OUT }}+30 \mathrm{~mA}$ | * |
| ENVIRONMENTAL |  |  |
| Operating Temperature | 0 to $+70^{\circ} \mathrm{C}$ | * |
| Storage Temperature | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | * |
| SIZE | $2^{\prime \prime} \times 2^{\prime \prime} \times 0.4{ }^{\prime \prime}$ | * |
| NOTES |  |  |
| *Specifications same as DAC1420. |  |  |
| ${ }^{1}$ Both offset and span error are adjustable to zero. See Figures 5 and 6 for details. <br> ${ }^{2}$ Load $=750 \Omega \\| 1,000 \mathrm{pF}$. |  |  |
| ${ }^{3}$ This input should not exceed +5.5 V and should be grounded if not used. |  |  |
| Specifications subject to change without notice. |  |  |

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


NOTE:
Module Weight: 1.6 ounces (45G)
*Pins 12 \& 13 appear on DAC1422 only.

| DIGITAL INPUT | NOMINAL CURRENT <br> OUTPUT |
| :---: | :---: |
| Binary Code |  |
| 11111111111 | +19.984 mA |
| 0000000001 | +4.016 mA |
| 00000000000 | +4.000 mA |

Table 1. Nominal Input-Output Relationships

## DAC1423: ISO-DAC ${ }^{\text {TM }}$

For applications in hostile environments, where ground loop elimination is required, consider Analog Devices model DAC1423. This isolated 10 -bit $4-20 \mathrm{~mA}$ DAC offers the following:

- High Voltage Protection ( 1500 V dc)
- 8- and 10-bit Bus Compatibility
- Fail Safė Design
- Increment/Decrement Back-Up
- Bumpless Transfer


## Understanding the Loop DAC

An important feature of the loop DAC is the self-contained input latch, which permits many DACs to operate from a single parallel bus. The analog output of the DAC changes when a new digital word is latched; i.e., the latch is strobed by a rising-edge signal to latch the digital data appearing on the bus. The DAC output current in this case, is shown driving a pair of external loads in series ( $\mathrm{RL}_{1}$ and $\mathrm{RL}_{2}$ ). The maximum allowable value of the total load resistance is determined by the ratio of the compliance voltage, $\mathrm{V}_{\mathrm{LOOP}}-6 \mathrm{~V}$, and full-scale output, 20 mA . With $\mathrm{V}_{\text {LOOP }}$ at 36 V , the maximum load resistance is $30 \mathrm{~V} / 20 \mathrm{~mA}=1.5 \mathrm{k} \Omega$. Since the DAC draws an additional 30 mA of operating power from the loop supply, the supply should be rated at 50 mA per DAC.
The DAC requires no digital power; it takes all of its power from the loop supply. It can furnish an output of 5 V at up to 1 mA for low-power CMOS logic. To operate the DAC, the +2.5 V reference is jumpered to the PRECISION SPAN input, providing a span accuracy of $\pm 16 \mathrm{~mA} \pm 0.2 \%$. If greater accuracy, or a different value of span, is required, an external resistor may be connected between the reference and the WIDE SPAN input, for a $\pm 10 \%$ range of span adjustment.

The DAC1422's output offset (actually the 4 mA output setting) is factory-trimmed to within $\pm 0.2 \%$ of full scale ( 2 LSB ). If greater precision is required, the resistor network, R4, R5, R6, is connected between the reference and the OFFSET terminal. Because of interaction between SPAN and OFFSET, both adjustments should be repeated so as to converge on an accurate setting.
A key feature of the loop DAC is the ability to revert automatically to a backup analog input ( 1 to 5 V , or $250 \Omega$ load on the output of a $4-$ to -20 mA analog controller) if the computer crashes or loses power, since loop power can be supplied independently. A solid-state analog switch, its position controlled by the logic level on DIG/ $\overline{A N A}$ (logic 1 for digital), connects either the DAC output of the backup input to the controlled current source.

This feature is versatile. With the computer's power bus connected to DIG/ $\widehat{A N A}$, it will automatically switch to analog if the computer dies, and the separately powered DAC's output will stay alive even though the computer loses power. Or DIG/ANA can be connected to a digital command output which restores analog if the computer is performing anomalously.
The backup analog input can come from the fixed +5 V output and a resistor network, or it can be connected to a backup analog controller, as noted in Figure 2 ( S 1 to right); this backup might be the original equipment in a system being changed over to digital control.

## DIGITAL CONTROL

The principal application for these loop DACs is in direct digital control of analog process loops. Figure 3 is a functional block diagram of a typical system containing several loop DACs. It consists of a computer, a set of loop DAC's, a dataacquisition system, the controlled process, and an independent loop power supply. System setpoints defining the desired values of process variables-whether determined manually, by a higher-level host computer, or by computation within the computer-are compared with the process inputs; and output values for the actuators are computer. The parallel digital out-
put bus from the computer can be connected to all the loop DACs. The data in each DAC is then updated, either sequentially or at random, by a strobe signal from the computer, addressed to the desired DAC.


Figure 3. Typical Appications of Loop Dacs
The 4-to-20mA output of each DAC is a direct function of the 8 - or 10 -bit word which has been latched into its input register. Each current output is transmitted to its remote actuator/ controller and develops a voltage across its load resistance. The return current may be over a common line, as shown in Figure 3 , or over a set of individual twisted pairs with the common connection at the loop supply.

## POWER/OUTPUT CONNECTIONS (Figure 4)

The DAC1420/1422 outputs are current sources designed to drive a grounded load. The maximum value of $R_{L}$ is dependent upon the loop supply and full scale output current according to the formula:

$$
\mathrm{R}_{\mathrm{L}}(\max )=\frac{\mathrm{V}_{\mathrm{LOOP}}-6 \mathrm{~V}}{\mathrm{I}_{\mathrm{OUT}}(\mathrm{FSR})}
$$

For example, at $20 \mathrm{~mA}, \mathrm{~V}_{\mathrm{LOOP}}=24$ Volts, the maximum $\mathrm{R}_{\mathrm{L}}$ is $900 \Omega$. There is no minimum $\mathrm{R}_{\mathrm{L}}$ required; the DAC1420/ 1422 maintain rated performance into a short circuit load.


Figure 4: Output/Power Connections


Figure 5. Offset Adjustment Circuit

## OFFSET ADJUSTMENT (Figure 5)

The DAC1420/1422 are factory trimmed for offset to within $\pm 0.2 \%$ FSR ( 2 LSB's). For this performance, leave the offset pin (pin 31) unconnected. If potentiometer trimming is required, the circuit in Figure 5 will provide approximately $\pm 10 \%$ offset adjustment. For greater adjustment resolution, increase the resistor in series with pin 31.

## SPAN ADJUSTMENT (Figures 6a \& 6b)

If no span adjustment is desired, connect pin 22 ( $\mathrm{V}_{\mathrm{REF}}$ ) to pin 23 (Precision Span) for factory trimmed span accuracy of $\pm 0.2 \%$ ( 2 LSB's). If span adjust is required, the circuit in Figure 6 b will allow $\pm 10 \%$ minimum span adjustability. To increase the resolution of the adjustable span, use a resistor in series with the pot and reduce the value of the pot accordingly.


Figure 6a. Factory Trimmed


Figure 6b. Span Adjust

## STROBE INPUT

The input latches in the DAC1420/1422 are CMOS rising edge sensitive devices. The last loaded digital word remains latched during backup manual operation providing the strobe input does not change. The user is cautioned that the digital inputs remain active even when the control is switched to analog.


Figure 7. Input Timing

## $V_{D D}$ OUTPUT

The $\mathrm{V}_{\mathrm{DD}}$ output may be utilized as a power supply for external CMOS circuitry such as tri state or buss transceivers, up to a limit of $1 \mathrm{~mA} I_{D D}$. If used in this fashion, it is recommended that the user add a $0.1 \mu \mathrm{~F}$ bypass capacitor to ground from this pin to keep externally injected "glitches" from disturbing the internal circuitry of the DAC1420/1422.

## ANALOG BACKUP INPUT

An Analog Backup Input is provided for use in controlling the output in case the source of digital inputs fail. This is a high impedance voltage input scaled so that $1-5$ volts input gives $4-20 \mathrm{~mA}$ output and is unaffected by the offset and gain adjustments. To prevent induced errors, this input should not exceed +5.5 volts and should be grounded if not used. Switchover to the analog input is provided by pin 32, the Digital/Analog control input. When at Logic " 1 " the $4-20 \mathrm{~mA}$ output is controlled by the digital input. When at Logic " 0 ", the $4-20 \mathrm{~mA}$ output is controlled by the analog input. Figure 8 shows one possible use of the analog input: to provide for potentiometer-variable control in the event of computer failure. The $\mathrm{V}_{\mathrm{DD}}$ OUT (pin 1) is used as a 5 volt reference for the potentiometer. If this feature is not used, connect pin 32 to pin 1 and pin 27 to ground.


Figure 8. Potentiometer Backup Control

## NOISE AND BANDWIDTH CHARACTERISTICS

The DAC1420/1422 are used in control systems of modest bandwidth and speed. The noise specification given in the Electrical Characteristics is the typical noise that would be seen under that condition of load and bandwidth. The noise seen at the output of the DAC depends upon the capacitive and resistive load and the bandwidth of the instrument doing the measurement. The majority of the output noise is generated at approximately 65 kHz by an internal charge pump inverter which supplies power to the internal DAC. Since the noise fundamental is at a much higher frequency than the systems where the DAC1420/1422 are likely to be used, the output noise should be observed over a limited bandwidth. Therefore, Analog Devices recommends the use of an external capacitance typically in the range of 1000 pF to $1 \mu \mathrm{~F}$. This capacitance includes the distributed capacitance of any cable connected to the output of the DACs as well as any value of discrete capacitance that may be used. The capacitive load also has an effect on the time constant of the DAC output. Capacitive load and load resistance form an RC time constant. For example, it takes approximately 7 time constants for the output to step from 4 mA and be within $0.2 \%$ of full scale, 20 mA . $4-20 \mathrm{~mA}, 10-\mathrm{Bit}$, Isolated Digital-to-Analog Converter
$\square$

## FEATURES

3-Port Galvanic Isolation<br>Guaranteed Monotonic 0 to $+70^{\circ} \mathrm{C}$<br>Microprocessor Compatible Interface Increment/Decrement Backup Control<br>May be Powered from Loop Supply<br>Low Power: 450 mW typ<br>Output Will Drive $0 \Omega$ Loads<br>Bumpless Transfer, Auto to Manual

## APPLICATIONS

## Direct Digital Controllers

Ground Loop Elimination in Industrial and Process Control
High Voltage Protected Data Acquisition Systems
Digital Pressure Transducers
Driving Analog Recorders

## GENERAL DESCRIPTION

Analog Devices' ISO-DAC ${ }^{\text {TM }}$ (ISOlated Digital-to-Analog Converter) model DAC1423 is a low power 10-bit DAC with $4-20 \mathrm{~mA}$ current output, designed specifically for the process and industrial control industry. Its advanced features and excellent performance make for easy application within new and existing control systems. The DAC1423 contains a CMOS holding register, allowing direct interface with microprocessors, CMOS digital-to-analog converter, voltage-to-voltage isolator and a voltage-to-loop current converter. The small size and low profile ( $2^{\prime \prime} \times 4^{\prime \prime} \times 0.4^{\prime \prime}$ ) allows much greater functional density than previously available solutions.

## DESIGN FEATURES AND USER BENEFITS

Microcomputer Interface: The parallel digital interface is a 5 V CMOS design with independently controllable input latches and Tri-State* buffers, split into upper and lower sections (an 8 -bit and a 2 -bit byte) so that 8 - or 16 -bit bus compatibility may be achieved.
True 3-Port Isolation: The output connections and power connections are galvanically isolated, both from each other and from the digital section. Each will accommodate a wide range of power supply voltages and may be operated from the same supply, if desired.
Increment/Decrement: Increment/decrement control is achieved via the input latch/counter. An internal slow speed clock is supplied for this operation. Overflow/underflow lockout circuitry is used to prevent full scale "bumps" from occurring.

[^17]

Adjustable Offset and Span: The ISO-DAC has offset and span accuracies of $\pm 2$ LSB's ( $\pm 0.2 \%$ FSR) each. However, if the user desires adjustable offset and span, there are provisions for $\pm 10 \%$ adjustment range for each.
High CMV Isolation: The isolation barriers will withstand 1.5 kV de continuously, or 1 kV rms @ 60 Hz for 60 seconds. The ISO-DAC is designed to meet the IEEE Standard for Transient Voltage Protection (472-1974: Surge Withstand Capability). Common Mode Rejection is excellent; typically, 103 dB @ 60 Hz for a $250 \Omega$ load.
Synchronized: The ISO-DAC may be synchronized to an external system clock, multiple DAC1423's may be on synchronized to one another. In the event of loss of external sync, the DAC1423 will "free run" on its own oscillator.
Isolated Power Out: An internally derived +5 V supply is brought out so that the user may power a small amount of application circuitry from the DAC1423's power supply.
ISA-S50.1: The three terminal output structure conforms to the Instrument Society of America Standard ISA-S50.1, "Compatibility of Analog Signals for Electronic Industrial Process Instruments."


## THEORY OF OPERATION

The ISO-DAC produces an isolated 4 to 20 mA output current which is proportional to the input digital word. Each ISO-DAC contains a $\mu$ computer compatible input section consisting of a 10 -bit input latch, a 10 -bit tri-state output and the associated control lines for read and write operations. A 10-bit CMOS digital-to-analog converter converts the digital word to a voltage that is modulated, carried across the isolation barrier, demodulated, and converted to a 4 to 20 mA current output.
The remarkable performance of the ISO-DAC is derived from the carrier isolation technique which is used to transfer both signal and power between the input circuitry and the output stage. High CMV isolation, with excellent linearity, is achieved by the transformer coupling between the internal DAC, modulator section and the current output circuitry.


Figure 1. Block Diagram of the DAC1423

## OFFSET AND SPAN ADJUSTMENTS

The DAC1423's initial offset and span accuracies are typically $\pm 2$ LSB's ( $\pm 0.2 \%$ FSR) each. If offset and span adjustments are not necessary, use the connections shown in Figure 2a.
Both offset and span errors are adjustable to zero with two external potentiometers, as shown in Figure 2b. To adjust the offset, apply a digital input of 0000000000 and adjust the offset potentiometer until an output of 4 mA is obtained. Once the appropriate offset adjustment has been made, apply a digital input of 1111111111 and adjust the span potentiometer until 19.984 mA is obtained. The offset and span adjustments are slightly interactive.
The offset and span potentiometers can provide a wide adjustment range to satisfy the particular needs of the application.

| DIGITAL INPUT | NOMINAL CURRENT <br> OUTPUT |
| :---: | :---: |
| Binary Code |  |
| 1111111111111 | +19.984 mA |
| 0000000000001 | +4.016 mA |
| 000000000000 | +4.000 mA |

Table 1. Nominal Input-Output Relationships

The adjustment range of the span control will be typically $\pm 10 \%$ full scale range ( $\pm 2 \mathrm{~mA}$ ), while that of the offset control will be $\pm 10 \%$ of offset ( $\pm 0.4 \mathrm{~mA}$ ). Owing to the impedances involved, it is suggested that the adjustment pots be located near their respective connections or be well-guarded in order to avoid noise pickup.


Figure 2a.


Figure $2 b$.

Figure 2. Precision and Adjustable Offset and Span*

## APPLICATION HINTS

The power supply should be carefully checked for noise, which would affect performance, and overshoot which could damage the device.

Unused digital inputs must always be grounded or taken to $V_{D D}$ to ensure correct operation. Particular care should be taken when digital inputs are routed to another PC card. It is recommended that inputs open-circuited when PC cards are disconnected be taken to $\mathrm{V}_{\mathrm{DD}}$ or GND via high value ( $1 \mathrm{M} \Omega$ ) resistors to prevent the accumulation of static charges.

## ISOLATION CHARACTERISTICS

The DAC1423 employs a "three port" isolation architecture which allows for a great deal of flexibility in its application (see Figure 3). The power connections (pins 64, 66-68) are galvanically isolated from any other part of the module and may be subjected to the full common mode range with respect to either digital common or output common. Similarly, the output connections (pins $1,6,9$ ) are isolated in the same manner from either power common or digital common.


Figure 3. Illustration of Isolation Barrier Within the DAC1423
Figures 4 and 5 show two methods of utilizing the isolation characteristics of the DAC1423. In Figure 4, the DAC1423 is shown with separate loop supply and power supply. This configuration is useful when it is desirable to derive power for the module from the system without losing output isolation. This configuration is also useful when using external synchronization or multiple units, since the sync controls are referenced to power common. Figure 5 shows the use of a single supply for both power and loop current. This technique is useful when
the loop supply is the most secure power source, since the DAC1423 will remain operable even though the system has failed, as long as the loop supply continues to operate.


Figure 4. Operation with Isolated Loop and Power Supplies DAC1423


Figure 5. Operation with Common Supply DAC1423

## SYNCHRONIZATION

The DAC1423 contains an internal oscillator which generates the carrier frequency for the modulation process. In most cases, there is no appreciable leakage from this oscillator, and it may be ignored by the user. However, when a DAC1423 is used in a system which contains a clock at or near this carrier frequency, or when several DAC1423's are used adjacent to one another, it is possible that a heterodyning phenomenon can occur which results in beat notes that may (or may not) fall within the system's passband. For this reason, the DAC1423 contains provisions for external or multiple synchronization. Pin 68 is the SYNC IN pin which can be driven from an external clock. The external clock should be within $15 \%$ of free running frequency of the DAC1423 ( $200 \mathrm{kHz} \pm 15 \%$ ). It should be a 5 V CMOS level ( $50 \%$ duty cycle) via a 2200 pF capacitor in series with pin 68.
If external sync is not used, leave the SYNC IN pin unconnected; the DAC1423 will free run at approximately 200 kHz . Note that the SYNC IN signal is referred to power common, not loop common or digital common.
When multiple DAC1423's are used, it is recommended that their sync provisions be "daisy chained" as shown in Figure 6. The SYNC OUT pin of one DAC1423 is used as the external sync drive for the next DAC1423. Note that the first DAC1423 in the chain may either "free run" or be synchronized from an external source.


Figure 6. Synchronizing Multiple DAC1423's

The performance of the DAC1423 running in the sync mode is essentially no different from the free running mode, except that there may be slight offset and span shifts ( $\approx 1 L S B$ ) if the carrier frequency is pulled appreciably from its free running frequency. In no case should the carrier frequency be pulled more than $\pm 15 \%$ from its nominal free running frequency.

## DIGITAL INTERFACE (PARALLEL)

The parallel interface of the DAC1423 is a 5 V CMOS design, arranged to offer a great deal of interfacing flexibility to a variety of user systems.
The interface consists of a 10 -bit input latch, a 10 -bit tristate output, and the associated control lines for read and write operations. As shown in Figure 7, the 8 lower bits and 2 upper bits of both the latch and the tri-state are separately controlled, allowing interfaces to both 8 -bit and 16 -bit bus architectures. For 10-bit or greater bus operation, the LO and HIGH write lines may be connected together, as well as the LO and HIGH read lines.


Figure 7. DAC1423 Digital Interface Architecture

An example of an 8 -bit microprocessor interface is shown in Figure 8. In this case, the data is arranged as two bytes, right justified. The digital inputs to the DAC 1423 are CMOS, therefore, rigid logic levels are required. In some cases, double buffering may be required for bus interface.
The output drive capability of the tri-states is 1 TTL load; in general, the DAC1423 may be used directly on most NMOS or CMOS microcomputer buses if the 3.3 V minimum logic " 1 " level is observed. In some cases, pullups may be required.
In the event of computer failure, the bus inputs must go to either a high or a low state, but read, write and clear lines must go to a low state.

## BUMPLESS TRANSFER

In process control applications, there will be times when the computer power fails and critical controls must be operated manually. To avoid causing a "bump" in the process, such as commanding a manually closed valve to fully open when switched to automatic control, it is essential that the computer knows the exact condition of the system when it resumes control. This is known as "bumpless transfer".

Bumpless transfer, when switching between automatic and manual control, is provided by the readback capability of the ISO-DAC's output tri-state logic. It constantly monitors the status of the input register; therefore, when switching from manual to automatic control, the computer can read the status of the ISO-DAC before resuming the algorithm.


Figure 8. Typical Interface to 8-Bit $\mu$ Computer


READ TIMING
Figure 9. ReadWrite Timing

| SYMBOL | MEANING | MIN | TYP | MAX | UNITS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathbf{t}_{\text {SD }}$ | Strobe to Data Time | - | 315 | - | ns |
| $\mathbf{t}_{\text {DS }}$ | Data Set-Up Time | 0 | - | - | ns |
| $\mathbf{t}_{\text {DH }}$ | Data Hold Time | - | 100 | - | ns |
| $\mathbf{t}_{\text {WS }}$ | Write Strobe Width | - | 100 | - | ns |
| $\mathbf{t}_{\mathbf{O E}}$ | Output Enable Time | - | 100 | - | ns |
| $\mathbf{t}_{\text {OD }}$ | Output Disable Time | - | 80 | - | ns |
| $\mathbf{t}_{\mathbf{C D}}$ | Clock to Data Time | - | 315 | - | ns |
| $\mathbf{t}_{\mathbf{C W}}$ | Clock Width | - | 200 | - | ns |
| $\mathbf{t}_{\text {UDS }}$ | Up/Down Set-Up Time | - | 250 | - | ns |
| $\mathbf{t}_{\mathbf{C R}}$ | Clock Repetition Period | - | - | 330 | ns |

Table 2. Timing Requirements

## INCREMENT/DECREMENT CONTROL

Increment/decrement operation under computer or manual control is possible with the input latch/counter in the DAC1423. The DAC1423 also contains overflow/underflow lockout circuitry, and a slow speed clock output is provided. The timing diagram shown in Figures 9 and 10 give guidelines for increment/decrement operation. Figure 11 shows the ISODAC in the manual back-up mode using increment/decrement control logic. In this circuit, part of $\mathrm{Z}_{1}$ latches the direction line, UP/ $\overline{\mathrm{DN}} . \mathrm{Z}_{2}$ and the remainder of $\mathrm{Z}_{1}$ gate the clock "on"-after one RC time delay. The RC time delay is determined by $\mathrm{R}_{\mathrm{T}}$ and $\mathrm{C}_{\mathrm{T}}$ which the user supplies. The same circuit could be used for computer control by simply replacing the pushbutton switch with the proper logic.


Figure 11. Increment/Decrement Control

## SLOW CLOCK OPERATION

The DAC1423 provides a slow speed clock circuit for the user's convenience in operating the increment/decrement feature. This clock requires a resistor and capacitor to set its operating frequency, as shown in Figure 12. When the slow clock is not used, connect pin 38 to digital common (pin 37) and disable the slow clock to prevent any feedthrough of the clock signal to the output.


Figure 12. Using the Slow Clock

## CLEAR

In many industrial controls, it is desirable to have the ISODAC go to a known state when the system is first powered up. The clear pin, pin 36, is provided for just such cases. Strobing the clear pin will reset the input latch/counter to all 0's. Tying pin 36 to the computer reset bus provides an asynchronous means to initiate the system to a known state.

## +5 V OUTPUT

A +5 V output is provided for powering a small amount of user supplied circuitry. This output is referred to digital common and is, therefore, isolated both from the loop and from the power supply. The outboard devices may draw up to a maximum of 0.5 mA from this pin ( pin 20 ); however, it is suggested that the user by-pass this pin to digital common with a $0.1 \mu \mathrm{~F}$ or greater capacitor in order to avoid externally injected glitches from disturbing the internal circuitry of the DAC1423.

## AC1582 MOUNTING CARPD

The AC1582 mounting card is available to assist in evaluating the DAC1423. As shown in Figure 13, the AC1582 is an edge connector card with pin receptacles for plugging in the DAC1423. This card includes offset and span adjustment potentiometers, power supply bypass capacitors and the logic needed for increment/decrement control. Increment/decrement control is enabled via connection to J 2 . In addition, the card allows for several user-selectable configurations:

1. 8 - or 16 -bit bus interface;
2. Single supply for both power and loop current. Supply delivered via $\mathrm{P}_{1}$ or $\mathrm{TB}_{1}$;
3. Separate loop supply and power supply;
4. Offset and Span-fixed or adjustable.

These configurations can be programmed by user-installed jumpers, as shown in the wiring chart of Table 3: Jumper locations are not shown in Figure 13, but are labeled on the mounting card.


Figure 13. AC1582 Mounting Card. Dimensions shown in inches and (mm).

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :--- | :--- | :--- |
| 1 | MSB IN | A | MSB OUT |
| 2 | BIT 2 IN | B | BIT 2 OUT |
| 3 | BIT 3 IN | C | BIT 3 OUT |
| 4 | BIT 4 IN | D | BIT 4 OUT |
| 5 | BIT5 IN | E | BIT 5 OUT |
| 6 | BIT 6 IN | F | BIT 6 OUT |
| 7 | BIT 7 IN | H | BIT 7 OUT |
| 8 | BIT8 IN | J | BIT 8 OUT |
| 9 | BIT9 IN | K | BIT 9 OUT |
| 10 | LSB IN | L | LSB OUT |
| 11 | WRITE HIGH | M | READ HIGH |
| 12 | WRITE LOW | N | READ LOW |
| 13 | CLEAR | P | DIGITAL COMMON |
| 14 | NC | R | +5VOUT |
| 15 | NC | S | NC |
| 16 | NC | T | NC |
| 17 | +V POWER | U | PWR COMMON |
| 18 | SYNC IN | V | SYNC OUT |
| 19 | NC | W | NC |
| 20 | NC | X | NC |
| 21 | +VLOOP | Y | LOOP COMMON |
| 22 | NC | Z | NC |

Table 3. AC1582 Mounting Card Connector Designations


Notes:
${ }^{1}$ Jumper locations are not shown in Figure 13, but are labeled on AC1582.
${ }^{2}$ Loop supply normally accessible via TB1.


Figure 14. Schematic Diagram for AC1582 Mounting Card

## FEATURES

- Ultra-High Speed: 20MHz Word Rate
- 8- and 10-Bit Versions Available
- TTL Compatible
- Smallest Size Available: $3^{\prime \prime} \times 4^{\prime \prime} \times 0.5^{\prime \prime}$
- Completely Self-Contained with Input Register, D/A, Deglitcher, Timing, Internal References, and Output Buffering


## APPLICATIONS

- Color-Television Video Reconstruction, Time-Base Correction and Frame Synchronization
- Graphic Displays
- Deflection Systems
- Character Generators
- High Speed D/A Systems


## GENERAL DESCRIPTION

The MDD Series is a subsystem module which contains an input digital register, ultra-high speed current output D/A converter, deglitcher, output buffer amplifier, precision references, and timing circuitry within a $3^{\prime \prime} \times 4^{\prime \prime} \times 0.5^{\prime \prime}$ case. The output of the device is an ultra-linear analog representation of the digital input. Requiring only external gain and offset potentiometers for final calibration, the MDD D/A solves the glitch problem associated with high-speed D/A converters. The incorporation of an internal register virtually eliminates the need for input bit time deskewing. While not totally eliminating the glitch per se, the remnant glitch is very small, and more importantly, constant (and therefore filterable) over the output range.
The MDD Series is available with 8 - or 10 -bit resolution and in two versions. The basic versions contain a unity gain output buffer and can deliver 2 V p-p open circuit (or 1 V p-p into a load) when the MDD output is both source and load terminated. The " A " versions contain a very high speed output gain amplifier to allow the MDD to deliver 4 V p-p open circuit (or 2 V p-p into a load) when the device is source and load terminated. Higher output voltages may be obtained-up to $\pm 10 \mathrm{~V}$ by external feedback resistor selection. However, settling time degradation must be expected.

## TV APPLICATION

The "A" version of the MDD Series deglitched D/A is ideally suited for color television video reconstruction. Its output can directly drive the low impedances normally associated with video baseband transmission. Since the output impedance of

the internal operational amplifier is less than $1 \Omega$, the transmis-sion-line match obtained with the internal source terminating resistor is almost perfect. Other applications include waveform generation, automatic test equipment, and fast process control systems.
Designed primarily for PC board mounting, these D/A's may also be plugged into pin sockets. The pins are $0.04^{\prime \prime}$ diameter, gold plated, and are on $0.2^{\prime \prime}$ centers. For increased reliability, each module is burned-in for 96 hours at $+25^{\circ} \mathrm{C}$ before final test and shipment.


NOTES:

1. INUTS SHOWN FOR 10.BIT VERSIONS. FOR B.BIT VERSIONS PINS 11 AND 12 ARE UNUSED.
2. THESE PARTS $\cdot \cdot \mid$ ARE OMITTED IN BASIC VERSIONS. BUT PRESENT TN "A" VERSIONS.


## NOTES ON "DEGLITCHING"

An MDD Series D/A converter operating with a full-scale p-p analog output of 1 V will typically have a glitch, or transient, in its output which is 15 mV in amplitude and is 25 ns wide, at the $50 \%$ points. These typical values are independent of whether the D/A converter is an 8 -bit unit or a 10 -bit unit.
This glitch remains constant, regardless of the transition points. In other words, it is the same for the transition from 0000000001 to 1000000000 as it is for the transition from 1000000000 to 1000000001 or any other two input words. A constant glitch is the purpose of the deglitcher circuits. They are intended to hold the area under the curve at a constant value; they are not intended to get rid of all glitches per se.
When the area under the transient curve is held constant, the frequency spectrum of the glitch is a fine line; i.e., a singleline spectrum at the sample rate frequency, and harmonics of the sample frequency.
If the glitch is a function of signal dynamics, as it is in the case of a D/A converter output which is not deglitched, a multitude of intermodulation products are formed. Some of


Figure 1. Pedestal/Glitch Relationship


Figure 2. MDD Series Timing Diagram


Figure 3. D/A Current Equivalent Circuit
these IM products appear in the video pass-band as spurious signals and increased noise level. The deglitcher circuits effectively eliminate these products. When they do, the $\mathrm{S} / \mathrm{N}$ ratio approaches that of an ideally-quantized signal, where the rms noise is $Q / \sqrt{12}$, when frequencies above Nyquist are filtered out.

In summary then:

- The residual glitch for an MDD Series D/A converter is typically 15 mV for a full-scale 1V p-p output; this is $1.5 \%$ of F.S.
- The glitch width is typically 25 ns at the $\mathbf{5 0 \%}$ points.
- The amplitude and width of the glitch are constant, and independent of:
-the magnitude of change in successive transitions
-number of bits of digital output
-input (update) data rates
D/A converters without deglitching circuits (such as the Analog Devices' MDS/MDP D/A units) have smaller, shorter glitches, on the average; but this type of converter has larger glitches at the major crossings, especially at the mid-scale transition.


Figure 4. Spectrum of 10 -bit D/A Operating at 11 MHz Update Rate Without Deglitching - Unfiltered


Figure 5. Spectrum of 10 -bit D/A Operating at 11 MHz Update Rate With Deglitching - Unfiltered


Figure 6. Unipolar Output Configuration Basic Versions



NOTES: 1 SELET RGAIN TO GIVE DESIRED OPEN CIRCUIT OUTPUT VOLTAGE. THE INPUT VOLTAGE THTHE OP AMPIS APPROXIMATELY O OP AMP IS THEREFORE $\left(12 \times \mathrm{R}_{\text {GAIN }} / / 500 \Omega\right)$ VOLTS P-p.
2. THE LOGIC IS INVERTED INTERNALLY FOR THE "A" VERSIONS SUCH THAT ALL 1'S AT THE DIGITAL INPUTS YIELDS A FULL-SCALE POSITIVE VOLTAGE AT THE
OP AMP OUTPUT.
3. FOR POSITIVE UNIPOLAR OPERATION, THE NOMINAL OFFSET POTENTIOMETER RESISTANCE SHOULD BE SET FOR A VALUE OF APPROXIMATELY BOOS, MAKING A $2000 \Omega$ POTENTIOMETER IDEAL.
4. FOR BIPOLAR OPERATION, THE NOMINAL OFFSET POTENTIOMETER RESISTANCE POTENTIOMETER IOEAL. THE OUTPUT VOLTAGE SHOULD BE ADJUSTED FOR ZERO WITH AN INPUT CODE OF TO ........ 00 .
5. MAKE CFB NOMINALLY 10 pF . SELECT FOR OPTIMUM SETTLING TIME IF DESIRED.
6. IF ADJUSTABLE GAIN IS DESIRED. ADD A LOW.VALUE, LOW.INDUCTANCE CERMET
TRIMMING POTENTIOMETER IN SERIES WITH RGAN. BY PUTTING THE GAIN ADJUSTMEN

TRIMMING POTENTIOMETER IN SERIES WITH RGANN. BY PUTTING THE GAIN ADJUSTM
HERE, THE GAIN AND OFFSET ADJUSTMENTS ARE INDEPENDENT OF EACH OTHER.
Figure 8. Output Configuration - " $A$ " Versions

Figure 7. Bipolar Output Configuration Basic Versions


Figure 9. Typical A/D-D/A Back-to-Back Connections for Video Applications or Testing

The typical video differential phase and gain errors (disregarding quantization effects) for the configuration shown are $3^{\circ}$ and $3 \%$, respectively, using an encode command frequency of three times the NTSC color subcarrier ( 10.74 MHz ). For applications requiring digitization at frequencies of four times NTSC ( 14.32 MHz ) or three times PAL ( 13.29 MHz ) the MATV-0816 A/D Converter should be substituted. For applications requiring digitization at four times PAL $(17.74 \mathrm{MHz})$, the MATV-0820 A/D Converter should be substituted. Results are applicable for either NTSC or PAL test signals using the 20 IRE modulated ramp.
Due to the inherently stable characteristics of the output operational amplifier, the " A " versions are recommended for driving properly terminated video terminated lines.

## ORDERING INFORMATION

For 8-Bit Models, MDD-0820 without output amplifier Order: MDD-0820A with output amplifier

For 10 -Bit Models, MDD-1020 without output amplifier Order: MDD-1020A with output amplifier

Mating pin socket connectors for the MDD Series is model MSB-2. Prototyping socket is MSD-1.

The MDD Series D/A's are normally burned-in at $+25^{\circ} \mathrm{C}$ for a minimum of 96 hours. For extended burn-in, consult the factory. All of Analog Devices' data acquisition products are covered by a one-year warranty.

## FEATURES

- Small Size: $2^{\prime \prime} \times 2^{\prime \prime} \times 0.4^{\prime \prime}$
- Highest Speed Available
- High Multiplying Accuracy: Maintains Monotonicity and Linearity for any Analog Input within the Specified Range
- High Current Output: 10 mA Full Scale
- High Reliability, Hybrid Microcircuit Construction
- Guaranteed Operation: $-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$


## APPLICATIONS

- CRT Displays
- Waveform Generation
- Vector Generation
- Fast Digital Attenuator


## GENERAL DESCRIPTION

The MDMS series is an ultra-high speed, one or two-quadrant, multiplying D/A converter capable of 10 MHz operation and 11 -bit precision. The settling time for both analog and digital inputs is 100 ns , and the large signal bandwidth of the analog input is in excess of 10 MHz . The module is designed for the needs of the graphic display field and other applications requiring high-accuracy, high-speed multiplying operation.
The current output of the MDMS series D/A is precisely proportional to the analog input signal multiplied by the digital input code. The analog input signal may be any voltage between 0 V and -10 V , and can be a sine wave, triangle wave, sawtooth, or other waveform. The D/A output is an accurate scaled version of the input waveform, the scale factor being the digital input code. Alternatively, the analog input voltage may be used to scale a digitally generated signal. Various offsetting provisions are made so that the analog signal, digital signal, and output may be made bipolar or unipolar in order to accommodate various uses requiring one or two-quadrant operation.

The output impedance of the D/A is 200 ohms so that a twovolt output swing is possible with no load. Loading the output with 200 ohms results in a 1 volt p-p output. If an external operational amplifier such as the Analog Devices' HOS-050 Op Amp is connected to the output of the D/A, output voltages up to 20 V p-p are obtainable at a small sacrifice in speed.


## ORDERING INFORMATION

Order Model Number MDMS-0801, MDMS-1001, or MDMS1101. Ruggedized versions with extended burn-in are also available. Consult the factory.


## SPECIFICATIONS <br> (typical @ $+25^{\circ} \mathrm{C}$ and nominal power supply voltages unless otherwise noted)


-Specifications same as MDMS-0801
Specifications subject to change without notice.

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).



NOTE: DOT ON TOP INDICATES POSITION
OF PIN 1 OF PIN 1
PINS ARE GOLD PLATED PER MIL-G-5204 TYPE II
MATING SOCKET MSA-1
PIN DESIGNATIONS

| PIN | FUNCTION |
| :---: | :--- |
| 1 | BIT 1 INPUT (MSSB) |
| 2 | BIT 2 INPUT |
| 3 | BIT 3 INPUT |
| 4 | BIT 4 INPUT |
| 5 | BIT 5 INPUT |
| 7 | BIT 6 INPUT |
| 8 | BIT 7 INPUT |
| 9 | BIT 8 INPUT |
| 10 | BIT 9 INPUT |
| 11 | BIT 10 INPUT |
| 12 | BIT 11 INPUT LSB |
| 19 | ANALOG INPUT |
| 21 | OFFSET ADJ |
| 23 | -15V POWER INPUT |
| 25 | +15V POWER INPUT |
| 28 | GROUND |
| 30 | BIPOLAR OFFSET |
| 32 | ANALOG OUTPUT |



Figure 1. The MDMS-1101 Multiplying D/A Used as a Digital Waveform Generator with Digital Attenuator Control


Figure 2. Operation of Multiplying D/A Circuit 8-, 10-, 12-Bit Video Speed Current and Voltage Out, D/A Converters MDS/MDSE/MDSL/MDH SERIES

FEATURES<br>Current Settling Times to 15 ns $\pm 1.5 \mathrm{~V}$ Compliance<br>Voltage Settling Times to $\mathbf{1 0 0 n s}$ (MDH)<br>Monotonicity Guaranteed Over Temperature<br>High Output Currents - 15mA<br>$-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Operating Range<br>Industry Standard Pin Outs<br>20V, p-p Out (MDH)<br>TTL or ECL Logic<br>APPLICATIONS<br>CRT Vector Displays<br>Digitial Waveform Generation<br>Automatic Test Equipment<br>TV Picture Reconstruction

## GENERAL DESCRIPTION

This broad family of digital-to-analog converters represents the "state of the art" in modular, high speed, voltage and current output devices. The family consists of a total of 11 devices in 4 series (MDS, MDSE, MDSL and MDH) that allow the user to make engineering trade-offs between resolution, speed, output and logic type. The first 3 are high compliance current output units which make possible linear output swings greater than $\pm 1.5 \mathrm{~V}$. The voltage output MDH series contain a fast settling hybrid operational amplifier which provides $\pm 10 \mathrm{~V}$ output at $\pm 50 \mathrm{~mA}$. To simplify selection these major specifications are summarized in Table 1.

| MODEL | BITS | $\begin{array}{c}\text { FULL SCALE } \\ \text { OUTPUT } \\ \text { (Fastest Settling High Current Out) }\end{array}$ | $\begin{array}{c}\text { FULL SCALE } \\ \text { SETTLING TIME }\end{array}$ | $\begin{array}{c}\text { INPUT } \\ \text { LOGIC }\end{array}$ |
| :---: | :---: | :---: | :---: | :---: |
| MDS-0815 | 8 | 15 mA |  | 15ns to 0.4\% FS |$)$ TTL

Table 1.

## SPEED WITH PRECISION

Analog Devices' model MDS-1240 is the first D/A converter available with highly reliable, internal hybrid construction to achieve ultra-high speed operation. In fact, it is the fastest 12bit D/A available, settling to $0.025 \%$ in 40 ns . Hybrid construc-

tion eliminates the thermal lag problem inherent in 12-bit D/A's constructed with discrete components. This in turn means that the accuracy is maintained over the total frequency range of operation, yielding superior results for frequency domain applications.
The MDS-1240 is particularly well suited for CRT display applications because of its unsurpassed speed and drive capabilities. The high output current ( 15 mA ) allows the use of low impedance loads so that settling times remain short - even with higher output voltage levels. The ability to drive load capacitance is at least 3 times that of other 12-bit D/A's thus providing capability to drive a terminated transmission line directly. The MDS-815 and MDS-1020 provide similar performance at 8 and 10 bits, while the MDS-E units provide it with ECL logic. MDSL-0825, MDSL-1035 and MDSL-1250 also utilize this reliable hybrid construction. The use of laser trimmed resistor networks within the D/A's not only eliminates thermal time lag errors but provide the linearity tempco of $2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$; guaranteeing monotonic operation over the extended temperature range of $-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. The power dissipation of the MDSL series is one-half that of competitive D/A's, but a full 5 mA output current is maintained. This allows driving transmission lines or other low impedance loads directly.

Each D/A is housed in industry standard size cases, and each has an internal precision reference. Bipolar operation is achieved by external pin interconnection. In normal circumstances, no external components are required for operation into low impedance loads. Designed primarily for PCB mounting, these D/A's may also be plugged into standard DIL sockets mounted on $1.8^{\prime \prime}$ centers (MDS series $2^{\prime \prime}$ centers).
For ultra-high reliability, this D/A series is optionally available with burn-in extended beyond the Analog Devices standard of 96 hours at $+25^{\circ} \mathrm{C}$.

*Specifications same as MDS-0815.
NOTES:
${ }^{1} 1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ for current output. Op amp is $50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$.
${ }^{2}$ For Full Scale Step, worst case.
${ }^{3}$ For the MDS and MDS-E series, the voltage and current output settling times are the same if the DAC's are operated with a load to give $1 \mathrm{~V} p-\mathrm{p}$ output.

[^18]Specifications subject to change without notice.

| CURRENT OUTPUT MDSL |  |  | VOLTAGE OUT MDH |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 8 | 10 | 12 | 8 | 10 | 12 |
| 19.6 | 4.88 | 1.22 | Depends on $\mathrm{V}_{\text {OUT }}$ |  |  |
| 0.2 $*$ $*$ $*$ | 0.05 $*$ $*$ $*$ | $0.012$ | $\begin{aligned} & 0.2 \\ & * \\ & * \\ & 10 \mathrm{mV} \end{aligned}$ | $\begin{aligned} & 0.05 \\ & * \\ & 10 \mathrm{mV} \end{aligned}$ | $\begin{aligned} & 0.012 \\ & * \\ & * \\ & 10 \mathrm{mV} \end{aligned}$ |
| 2 20 | 2 20 $*$ | $\begin{aligned} & 2 \\ & 20 \\ & * \end{aligned}$ | $\begin{array}{\|l\|} \hline 2 \\ 20 \end{array}$ | $\begin{aligned} & 2 \\ & 20 \\ & \text { Note } 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2 \\ & 20 \end{aligned}$ |
| * | * | * | * | * | * |
| * | * | * | * | * | * |
| * | * | * | * | * | * |
| * | * | * | * | * | * |
| -1.6 | -1.6 | -1.6 | -1.6 | -1.6 | -1.6 |
| * | * | * | * | * | * |
| * | * | * | * | * | * |
| * | * | * | * | *, | * |
| 0 to +5 | 0 to +5 | 0 to +5 | $\pm 50$ max | $\pm 50$ max | $\pm 50$ max |
| $\pm 2.5$ | $\pm 2.5$ | $\pm 2.5$ | $\pm 50$ max | $\pm 50$ max | $\pm 50$ max |
| $600 \pm 1 \%$ | $600 \pm 1 \%$ | $600 \pm 1 \%$ | $0.1 \max$ | $0.1 \max$ | $0.1 \max$ |
| * | * | * | $\pm 10$ | $\pm 10$ | $\pm 10$ |
| 300 | 300 | 300 | N/A | N/A | N/A |
| 2.325 k | 2.325 k | 2.325 k | N/A | N/A | N/A |
| -6.2 $\pm 5 \%$ | -6.2 $\pm 5 \%$ | -6.2 $\pm 5 \%$ | $-6.2 \pm 5 \%$ | $-6.2 \pm 5 \%$ | $-6.2 \pm 5 \%$ |
| 25 to 0.1 | 25 to 0.1 | 50 to 0.025 | 15 to 0.2 | 25 to 0.10 | 50 to 0.025 |
| 45 to 0.4 | 70 to 0.1 | 70 to 0.1 | 70 to $0.4^{4}$ | 100 to $0.1^{4}$ | 200 to $0.025^{4}$ |
| 70 to 0.1 | 80 to 0.05 | 90 to 0.025 | 150 to $0.4^{5}$ | 200 to $0.1^{5}$ | $400 \text { to } 0.025^{5}$ |
| 75 to 0.4 | 100 to 0.1 | 100 to 0.1 | 100 to $0.4{ }^{6}$ | 130 to $0.1^{6}$ | 250 to $0.025^{6}$ |
| 100 to 0.1 | 110 to 0.05 | 125 to 0.025 |  |  |  |
| $\pm 12$ to $\pm 15$ | $\pm 12$ to $\pm 15$ | $\pm 12$ to $\pm 15$ | $\pm 14.5$ to $\pm 16.5$ | $\pm 14.5$ to $\pm 16.5$ | $\pm 14.5$ to $\pm 16.5$ |
| 26 | 26 | 26 | 50 | 50 | 50 |
| 16 | 16 | 16 | 35 | 35 | 35 |
| 0.0001 | 0.0001 | 0.0001 | 0.003 | 0.003 | 0.003 |
| 0.001 | 0.001 | 0.001 | 0.01 | 0.01 | 0.01 |
| 0.2 | 0.15 | 0.15 | 0.15 | 0.15 | 0.15 |
| $-30 \text { to }+85$ | $-30 \text { to }+85$ | $-30 \text { to }+85$ | $-30 \text { to }+85$ | $-30 \text { to }+85$ | $-30 \text { to }+85$ |
| -55 to +125 | -55 to +125 | -55 to +125 | $-55 \text { to }+125$ | $-55 \text { to }+125$ | $-55 \text { to }+125$ |
| * | * | * | * | * | * |

MDS-0815, 0815E, 1020, 1020E OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


MATING SOCKET MSB-1

MDS-1240, MDSL-0825, 1035, 1250
OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


MATING SOCKET MSA-1

MDH-0870, 1001, 1202
OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


## MATING SOCKET MSA-1

## PIN DESIGNATIONS

MDS-1240, MDSL-0825, 1035, 1250

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :--- | :--- | :--- |
| 3 | BIT 1 INPUT (MSB) | 15 | BIT 11 INPUT |
| 4 | BIT 2 INPUT | 16 | BIT 12 INPUT |
| 5 | BIT 3 INPUT | 17 | REFERENCE INPUT |
| 6 | BIT 4 INPUT | 18 | REFERENCE OUTPUT |
| 7 | BIT 5 INPUT | 28 | ANALOG OUTPUT |
| 10 | BIT 6 INPUT | 29 | OFFSET |
| 11 | BIT 7 INPUT | 30 | GROUND |
| 12 | BIT 8 INPUT | 31 | -15V POWER INPUT |
| 13 | BIT 9 INPUT | 32 | +15V POWER INPUT |
| 14 | BIT 10 INPUT |  |  |



MDS and MDSE Block Diagram


MDS-1240 and MDSL Series Block Diagram

PIN DESIGNATIONS
MDH-0870, 1001, 1202

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :--- | :--- | :--- |
| 3 | BIT 1 INPUT (MSB) | 17 | REFERENCE INPUT |
| 4 | BIT 2 INPUT | 18 | REFERENCE OUTPUT |
| 5 | BIT 3 INPUT | 22 | ANALOG OUTPUT |
| 6 | BIT 4 INPUT | 24 | +INPUT |
| 7 | BIT 5 INPUT | 25 | -INPUT |
| 10 | BIT 6 INPUT | 26 | FIXED GAIN |
| 11 | BIT 7 INPUT | 28 | CURRENT OUTPUT |
| 12 | BIT 8 INPUT | 29 | OFFSET |
| 13 | BIT 9 INPUT | 30 | GROUND |
| 14 | BIT 10 INPUT | 31 | -15V POWER INPUT |
| 15 | BIT 11 INPUT | 32 | +15V POWER INPUT |
| 16 | BIT 12 INPUT |  |  |



MDH Series Block Diagram

## Analog-to-Digital Converters

## Contents

Page
Selection Guides:
High-Performance/High-Resolution ADCs ..... 11-3
High-Speed/Video ADCs ..... 11-3
Factors in Choosing an A/D Converter ..... 11-4
Specifications \& Terms ..... 11-6
ADC1130/ADC1131 14-Bit High-Speed ADC Modules ..... 11-11

- ADC1140 Low Cost 16-Bit Analog to Digital Converter ..... 11-15
MAH Ultra-High Speed 8- and 10-Bit ADC Modules ..... 11-19
MAS Ultra-High-Speed 8 -, 10-, and 12-Bit ADC Modules ..... 11-23
MATV Video 8-Bit ADCs with Built-In Track-Hold ..... 11-27
MOD-1005 10-Bit 5 MHz Video ADC with Built-In Track-Hold ..... 11-31
MOD-1020 10-Bit 20MHz Video ADC with Built-In Track-Hold ..... 11-35
MOD-1205 12-Bit 5MHz Video ADC with Built-In Track-Hold ..... 11-39- New product since 1980 Data-Acquisition Components and Subsystems Catalog
11


## Selection Guide Analog-to-Digital Converters

HIGH PERFORMANCE/HIGH RESOLUTION
FEATURE SELECTION CHART


HIGH SPEED/VIDEO
FEATURE SELECTION CHART


[^19]
## Orientation

## Analog-to-Digital Converters

## FACTORS IN CHOOSING AN A/D CONVERTER

In the two volumes of this catalog, there are listed some 27 different families of analog-to-digital converters (ADCs). If one were to consider all the variations, there would be considerably more than 50 different types to choose among (excluding digital panel meters and data-acquisition systems, which are catalogued elsewhere). The reason for so many different types is the number of degrees of freedom in selectiontechnological, functional, performance, and package. Complete information on converters may be found in the 246 -page book, Analog-Digital Conversion Notes, published by Analog Devices and available for $\$ 5.95$ from P.O. Box 796, Norwood, MA 02062.

## TECHNOLOGICAL FACTORS

The technologies represented here include modules (cards and potted circuits) and integrated circuits-monolithic and hybrid. Modules generally can provide the extremes of performance as well as arbitrary levels of functional completeness. For example, the 12 -bit 5 MHz MOD- 1205 is built on a card that includes a track-hold amplifier.
The technical data in this volume embrace exceptionally high performance (high-resolution and high-speed) A/D converters, in the form of encapsulated modules and printed-circuit cards. As the Selection Guide indicates, there is also a universe of technical data, to be found in Volume I, on a wide range of monolithic and hybrid A/D converters, including many micro-processor-compatible types-and including devices screened to the requirements of MIL-STD-883 and chips for hybrid assembly.
Besides the products in this section, analog-to-digital conversion functions in this Volume (at various levels of system integration) are also inherent in the sections devoted to DataAcquisition Subsystems, Digital Panel Instruments, Microcomputer Interface Boards, Intelligent Measurement-andControl Subsystems, and MACSYM. A/D conversion functions are also performed by products in the Voltage-to-Frequency and Synchro-Digital Conversion sections.

## FUNCTIONAL CHARACTERISTICS

Block diagrams illustrating the various conversion techniques appear on individual data sheets.
The moderate-speed converters described in this volume ( $<1 \mathrm{MHz}$ ) employ two fundamental techniques --successive approximations, for moderate-to-high resolution at moderate-to-high speed, and integration, for high resolution at modest speeds. The ADC1 131 and ADC1140 are examples of the former, the converters used in DPMs, the latter.
Like a chemist's balance with binary weights ( $1 / 2,1 / 4,1 / 8$, etc.), the successive-approximation converter compares the unknown input with sums of accurately-known binary fractions of full scale, starting with the largest $\left(2^{-1}\right)$, and rejecting any that change the comparator's state ("tip the scale"). At the end of conversion (EOC), the output of the converter is a digital word, representing the ratio of the input to full scale by a fractional-binary code.

Integrating types count pulses for a period proportional to the input. Most-frequently used are dual slope types, which count off the period required for the integral of the reference to become equal to the average value of the input (over a fixed period). Integrating types can be made insensitive to drift by storing errors during an error-correcting cycle and subtracting them during the input-measuring cycle. This correction can be performed in analog fashion, using capacitance for storage, or digitally-using the information stored in a counter for correction (AD7550).

The video converters described here (MATV, MOD-1205, etc.) employ two basic encoding techniques: simultaneous, or flasb conversion, and serial-Gray-code conversion. High resolution and high speed are obtained by subranging, i.e., by performing an n-bit conversion in two steps; Analog Devices has perfected a form of subranging, known as DCS-digitally corrected sub-ranging-which permits accurate resolutions of 12 bits and more.*

In flash conversion, the analog signal is compared against $2^{n}-1$ graded voltage levels, using as many comparators, and the comparator output logic levels are processed by a priority encoder, which converts the "thermometer" output to a binary (or Gray) code. Since the whole conversion occurs essentially simultaneously, it is the fastest means of conversion, but it requires many accurate comparators and large numbers of gates.
In serial-analog-parallel-digital conversion, there are a number of cascaded stages, each having a gain of +2 for signals less than one-half the reference, and a gain of -2 for signals between one-half the reference and full scale. At each stage, a decision is made as to whether the signal is larger (1) or smaller (0) than one-half the reference; the stage's analog output becomes the input to the next stage. The complete time for one conversion is determined by the propagation delay of the analog signal through all stages; however, since the decision of each stage can be latched as soon as the stage has settled (and a new conversion can, in principle, be started as soon as the first bit has been latched), the rate at which conversions come out of the pipeline is considerably faster than the time for one sample to go through the conversion process. Though fast, this process is difficult to implement accurately for more than a few bits, because of the compounding of gain (hence errors).
A subranging converter digitizes to a group of more-significant bits, and stores them in a latch. A fast, very-high-accuracy D/A converter converts them to an analog signal, which is then subtracted from the input. The difference, or residue, is amplified and digitized, and (in DCS) the result is combined digitally in such a way as to correct for mid-scale conversion errors.
Whatever the technique, these A/D converters comprise several essential functions: an analog section, a digital data-generating section, data outputs, and digital controls. Some video converters also include an on-board track-hold function.

[^20]
## Analog Section

This section requires a reference, one or more high-gain comparators, and either a D/A converter (successive approximations and subranging) or a controllable integrator. The reference may be internal or external, fixed or variable, and of a specified polarity/sense in relation to the analog input. In ratiometric conversion, the reference is usually external and variable.

In successive-approximation converters, the comparator is generally used in the current-summing mode; that is, the current output of the DAC is summed with the current developed in the DAC's "feedback resistor" by the input voltage (of opposite polarity), and the balancing action of the converter tends to bring the summing junction towards a voltage null (much like that of an op amp) at the end of conversion. The typical DAC feedback options, when applied in an ADC, provide input-scaling choices. When the bipolar-offset connection is jumpered to the summing point, input signals of both polarities can be handled. The current-switching action of the DAC, at the typically fast clock-rates used in successive-approximation converters, can disturb the output of the analog signal source, especially if it is a slow high-precision op amp. In such cases, buffering may be necessary; some of the modules, have on-board analog buffer-followers, and the card-mounted video converters have on-board track-hold-buffer amplifiers.
In integrating types, absolute-value and polarity-sensing circuitry may be required at the front end to handle both polarities of input. Outputs are usually sign-magnitude BCD.

## Digital Data-Generating Section

In successive-approximation types, this section consists of a discrete or integrated successive-approximations register (SAR), its controls, and inputs from the comparator and clock (which is on-board, but in many cases permits external clock pulses, frequency adjustment, and/or control). In integrating types, this section consists of the clock-pulse generator, the counter(s), the input from the comparator, and the associated controls.

## Data Outputs

Factors to consider here include coding, resolution, overrange information, levels, format, validity, and timing. Coding is usually binary, including jumper-connected offset-binary and/ or two's complement for bipolar input signals. For some types, BCD is available, with sign-magnitude for bipolar inputs. Output coding specs should always be checked for digital polarity (positive- or negative-true) of both magnitude and sign information. The resolution (number of output bits) must be sufficient for the application; in addition, the specifications must be checked to ascertain that not only will all $2^{n}$ (binary) output codes be present (no missing codes), but they must all be present at any temperature in the operating range and related to the input with sufficient accuracy. Integrating types generally have no problems with missing codes (except sometimes at zero, with sign-magnitude coding); nevertheless, nonlinear integration can cause the conversion relationship to become nonlinear. Successive-approximation types have no
way of determining overrange; they simply fill up. However, counter types roll over and put out a carry flag to signal overrange.
The data levels available at the converter output must be checked (TTL, low-voltage CMOS, high-voltage CMOS, ECL), as must the load-driving capability and fanout, and the supply conditions under which appropriate output levels will be furnished. The available choice of output formats must also be as desired-parallel, serial, byte-serial, and/or pulse-train. If the converter is intended to communicate directly with a data bus, the output should have three-state capability, and parallel outputs must be enabled in bytes of appropriate widths. If the output is serial NRZ (non-return-to-zero), it should be accompanied by a set of synchronized clock-pulses.

A status (or busy or EOC or "data ready") output changes state to indicate when the data becomes valid. The exact nature of this transition should be specified-polarity, timing, levels, etc. For serial data, the exact relationship between the data and the synchronizing clock should be specified, to indicate when each bit becomes valid, and for how long. In general, the timing of the whole conversion process must be clearly understood, especially if high speeds are necessary, either for conversion, or for communication with a processor (or both). The timing diagrams on specification sheets are usually accompanied by adequate descriptions of the conversion process and specifications of the critical interface parameters.

## Controls

The functions, action (levels or edges), polarity, and timing of all control inputs and outputs should be clearly understood, as well as their loading characteristics and dependence on the supply. In addition to the essential start-conversion-command input and a status output, various control commands may be available, such as clock inhibit, high (low)-byte enable, status enable, and--for speeding up conversion at the cost of resolution in successive-approximation converters-short-cycle.

## Power Supplies

Appropriate power supplies should be made available, considering the logic levels and analog input signals to be employed in the system. The appropriate degree of power-supply stability to meet the accuracy specifications should be provided. Any recommended external protection circuitry should be planned for. In many cases, separate analog and digital grounds are required; ground wiring should follow best practice to minimize digital interference with high-accuracy analog signals, while ensuring that a connection between grounds can always exist at one point, even if the "mecca" point is inadvertently unplugged from the system.
For video converters, use massive, low-impedance ground systems. The analog and digital grounds are connected together inside converters of these types, so bus bars are essential for system grounding and power distribution; use lots of ground plane on PC boards.

## Application Checklist

The designer will generally require specific information in the following categories, before proceeding to the selection process:

- Accurate description of input and output

1. analog signal range and source or load impedance
2. digital code needed - binary, offset binary, 2's complement, BCD , etc.
3. logic level system, i.e., TTL/DTL/ECL compatible

- What are the needed analog bandwidth and data throughput rate?
- What are the control interface details?
- What does the system error budget allow for the converter?
- What are environmental conditions - temperature range, time, supply voltage - over which the converter should operate to the desired accuracy?
For A/D converters, the following considerations are typical.
- What is the analog input voltage range, and to what resolution must the signal be measured?
- What is the requirement for linearity error (or relative accuracy error)?
- To what extent must the various sources of error be minimized as environmental temperature changes?
- How much time can be allowed in the system for each complete conversion? What aperture uncertainty and acquisition time are needed for the sample-hold?
- How stable is the system power supply? What errors will result from power supply terminal voltage variations of this order?
- Can the system tolerate missed codes under any conditions?
- What is the character of the input signal? Is it noisy, sampled, filtered, rapidly-varying, slowly-varying? What kind of pre-processing is to be (or can be) done that will affect the choice (and cost) of the converter? Is aliasing a potential problem?


## SPECIFICATIONS \& TERMS

Definitions of performance specifications, and related information, are to be found on the following pages, in alphabetical order.*
*For video converters, there are a number of additional applicationoriented specifications pertaining to the device's use in a system (e.g., noise power ratio, differential phase, differential gain, signal-tonoise ratio). Some useful references for understanding such specifications can be found in the following publications, available from Analog Devices, Computer Labs Division, 505 Edwardia Drive, Greensboro NC 27409.

Kester, W.A., "PCM Signal Codecs for Video Applications", SMPTE Journal, Volume 88, November 1979, pp 770-778.
Pratt, W.J., "Test A/D Converters Digitally", Electronic Design, December 6, 1975
Smith, B.F. and Pratt, W.J., "Understanding High-Speed A/D Converter Specifications", Computer Labs, 1974

## Accuracy, Absolute

The error of an A/D converter at a given output code is the difference between the theoretical and the actual analog input voltages required to produce that code. Since the code can be produced by any analog voltage in a finite band (see Quantizing Uncertainty), the "input required to produce that code" is defined as the midpoint of the band of inputs that will produce the code. For example, if 5 volts ( $\pm 1.2 \mathrm{mV}$ ) will theoretically produce a 12 -bit half-scale code of 100000000000 , then a converter for which any voltage from 4.997 V to 4.999 V will produce that code will have absolute error of $1 / 2(4.997+4.999)-5$ volts $=-2 \mathrm{mV}$.
Absolute error comprises gain error, zero error, and nonlinearity, together with noise, Absolute-accuracy measurements should be made under a set of standard conditions with sources and meters traceable to an internationally accepted standard.

## Accuracy, Relative

Relative accuracy error, expressed in \%, ppm, or fractions of an LSB, is the deviation of the analog value at any code (relative to the full analog range of the device transfer characteristic) from its theoretical value (relative to the same range), after the full-scale range (FSR) has been calibrated.
Since the discrete points on the theoretical transfer characteristic lie on a straight line, this deviation can also be interpreted as a measure of nonlinearity (see Linearity).
The "discrete points" of an A/D transfer characteristic may be the midpoints of the quantization bands at each code (see Accuracy, Absolute), or-for convenience- the ideal transitions, which are displaced by 1/2LSB.

## Aperture Time

This is the interval between the application of the bold command to a sample/track-hold and the actual opening of the switch. The aperture time consists of a delay (which depends on the logic and the switching device-50ns for SHA1144) and an uncertainty (due to jitter-20ps max rms for HTS-0025). When a sample-hold is used in an application where timing is critical, the timing of the hold command can be advanced to compensate for the known component of aperture delay. The jitter, however, imposes the ultimate limitation on timing accuracy. When a sample-hold is used with an ADC, the timing uncertainty of the conversion process is reduced by the ratio of aperture jitter to the conversion time, i.e., the maximum frequency which can be handled with less than 1LSB error due to timing is $2^{-n} /\left(\pi \tau_{\mathrm{au}}\right)$ instead of $2^{-\mathrm{n}} /\left(\pi \tau_{\mathrm{c}}\right)$, where $\tau_{\mathrm{au}}$ is the aperture uncertainty and $\tau_{\mathrm{c}}$ is the conversion time.

## Common Mode Rejection (CMR)

The ability of a device to reject the effect of voltage applied to both input terminals simultaneously. Usually expressed as the $\log$ of a "common-mode rejection ratio," e.g., $1,000,000: 1$ (CMRR) or 120 dB (CMR). A CMRR of $1,000,000$ to 1 means that a 1 V common-mode voltage passes through the amplifier as through it were a differential signal of one microvolt at the input.

## Conversion Time and Conversion Rate

The time required for a complete measurement by an ADC is called conversion time. For most converters (assuming no significant additional systemic delays), this is identical to the inverse of conversion rate. However, in some high-speed converters, because of pipelining, new conversions are initiated before the results of prior conversions have been determined; thus, for example, the MOD-1205 can provide 12-bit output data at a 5 MHz word rate ( $200 \mathrm{~ns} /$ conversion), even though the time for any one conversion, from start to finish, is two clock periods plus 275 ns , or 675 ns , at 5 MHz .

## Dual-Slope Converter

An integrating analog-to-digital converter in which the unknown signal is converted to a proportional time interval, which is then measured digitally. This is done by integrating the unknown for a predetermined time. Then a reference input is switched to the integrator, and integrates "down" from the level determined by the unknown until a "zero" level is reached. The time for the second integration process is proportional to the average of the unknown signal level over the predetermined integrating period. A digital time-interval meter (i.e., counter) is generally used as the output indicator.


## Feedthrough

Undesirable signal-coupling around switches or other devices that are supposed to be turned off or provide isolation, e.g., feedthrough error in a multiplexer. It is variously specified in $\%, \mathrm{ppm}$, fractions of 1 LSB , or fractions of 1 volt, with a given set of inputs, at a specified frequency.

## "Flash" Converter

A converter in which all the bit choices are made at the same time. It requires $2^{\text {n }}-1$ voltage-divider taps and comparators, and a comparable amount of priority encoding logic. An extremely fast scheme, it requires large numbers of precision components. Flash converters are often used for partial conversions in subranging converters.

## Gain Adjustment

The "gain" of a converter is that analog scale factor setting that provides the nominal conversion relationship, e.g., 10 V full scale, in a fixed-reference converter, or $100 \%$ of full-scale in a ratiometric converter. Gain- and zero-adjustment principles are discussed under zero.
Least Significant Bit (LSB) .
In a system in which a numerical magnitude is represented by a series of binary (i.e., two-valued) digits, the "least significant bit" is that digit (or "bit") that carries the smallest value or
weight. For example, in the natural binary number 1101 (decimal 13 , or $2^{3}+2^{2}+0+2^{0}$ ), the rightmost " 1 " is the LSB. Its analog weight, relative to full scale, is $2^{-n}$, where $n$ is the number of binary digits. It represents the smallest change that can be resolved by an $n$-bit converter.

## Linearity Error

Linearity error of a converter, expressed in percent or parts-per-million of full-scale range, or fractions of a least-significant bit, is the deviation of the analog values from a straight line, in a plot of the measured conversion relationship. The straight line can be either a "best straight line," determined empirically by manipulation of the gain and/or offset to equalize maximum positive and negative deviations of the actual transfer characteristic from this straight line; or, it can be a straight line passing through the end points of the transfer characteristic after they have been calibrated. Sometimes referred to as "end-point" nonlinearity, the latter is both a more conservative measure and is much easier to verify in actual practice. "End-point" nonlinearity is similar to relative accuracy error (see Accuracy, Relative). Linearity has two componentsdifferential and integral nonlinearity.

## Linearity, Differential and Integral

A digital output code should correspond to a quantum of analog input values exactly 1 LSB in width ( $2^{-\mathrm{n}}$ of full scale, for an n-bit converter). Any deviation of the measured "step" from the ideal width is called Differential Nonlinearity. It is an important specification, because a differential nonlinearity error greater than 1 LSB can lead to nonmonotonic behavior of of a D/A converter, and missed codes in an A/D converter employing such a DAC. A flagrant example of differential nonlinearity is shown here.

In the illustration, the horizontal bars represent the measured DAC output values corresponding to 6 adjacent digital codes. The DAC is nonlinear, in that the next-least-significant bit (XX010) is $11 / 2$ LSB too large. Thus, instead of the five quanta, or steps, being all equal ( $=1 \mathrm{LSB}$ ), quantum 2 is $2 \frac{1}{2} \mathrm{LSB}$ and quantum 4 is $-1 / 2$ LSB. The differential linearity error, the difference between the actual quantum width and the ideal 1 LSB , is $+1 \frac{1}{2} \mathrm{LSB}$ for quantum 2 and $-11 / 2$ LSB for quantum 4.
宛

When this DAC is used in successive-approximations conversion, it will lead to a missed code. Analog inputs slightly larger than the value of $\mathrm{XX100}$ will be converted to $\mathrm{XX100}$, and analog inputs slightly less than the value of $\mathrm{XX1} 100$ will be converted to XX010. The code XX011 will not exist; it will be a missed code.

Often, instead of a maximum differential nonlinearity specification, there will be a simple specification of "no missed codes", which implies a differential nonlinearity less than 1 LSB.

While differential nonlinearity deals with errors in step size, integral nonlinearity has to do with deviations of the overall shape of the conversion response. Even converters that are not subject to differential linearity errors (e.g., integrating types) have integral linearity (sometimes just "linearity") errors.

## Power-Supply Sensitivity

The sensitivity of a converter to dc changes in power-supply voltages is normally expressed in terms of percentage change in analog input value (or fractions of the analog equivalent of 1 LSB ), corresponding to a given code, for a $1 \%$ dc change in the power supply, e.g., $0.05 \% / \% \Delta V_{\mathbf{S}}$ ). Power-supply sensitivity may also be expressed in relation to a specified dc shift of the supply voltage. High-accuracy ADCs intended for battery operation require excellent rejection of large supplyvariations.

## Quad-Slope Converter

This is an integrating analog-to-digital converter that goes through two cycles of dual-slope conversion, once with zero input and once with the analog input being measured. The errors determined during the first cycle are subtracted digitally from the result in the second cycle. The scheme results in an extremely accurate converter. For example, the 13 -bit singlechip AD7550 is a CMOS quad-slope A/D converter with typical tempcos (gain and zero temperature coefficients) of $1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

## Quantizing Uncertainty (or "Error")

The analog continuum is partitioned into $2^{n}$ discrete ranges for $n$-bit conversion. All analog values within a given range are represented by the same digital code, usually assigned to the nominal midrange value. There is, therefore, an inherent quantization uncertainty of $\pm 1 / 2$ LSB, in addition to the actual conversion errors. In integrating converters, this "error" is often expressed as " $\pm 1$ count."

## Ratiometric Converter

The output of an A/D converter is a digital number proportional to the ratio of (some measure of) the input to a reference. Most requirements for conversions call for an absolute measurement, i.e., against a fixed reference. In some cases, where the measurement is affected by a changing reference voltage (e.g., the voltage applied to a bridge), it is advantageous to use that same reference as the reference for the conversion, to eliminate the effect of variation. Ratiometric conversion can also serve as a substitute for analog signal division (where the denominator changes but little during the conversion).

## Stability

Stability of a converter, usually applies to the insensitivity of its characteristics with time, temperature, etc. All measurements of stability are difficult and time consuming, but stability vs. temperature is sufficiently critical in most applications to warrant universal inclusion in tables of specifications (see "Temperature Coefficients").

## Subranging Converters

In this type of converter, an extremely fast conversion produces the most-significant portion of the output word. This portion is converted back to analog with a fast high-accuracy D/A converter and subtracted from the input. The resulting residue is converted to digital at high speed and combined with the results of the earlier conversion to form the output word. In digitally corrected subranging (DCS), the two bytes are combined in a manner that corrects for the error of the LSB of the most-significant byte. For example, using 8 -bit and 5 -bit conversion, and this proprietary technique, a full-accuracy high-speed 12 -bit converter can be built.

## Successive Approximations

Successive approximations is a high speed method of comparing an unknown against a group of weighted references. The operation of a successive approximations A/D converter is generally similar to the orderly weighing. of an unknown quantity on a precision chemical balance, using a set of weights such as: 1 gram, $1 / 2$ gram, $1 / 4$ gram, $1 / 8$ gram, $1 / 16$ gram, etc. The weights are tried in order, starting with the largest. Any weight that tips the scale is removed. At the end of the process, the sum of the weights remaining on the scale will be within one LSB of the actual weight ( $\pm 1 / 2$ LSB, if the scale is properly biased - see zero).

## Temperature Coefficients

In general, temperature instabilities are expressed in $\% /{ }^{\circ} \mathrm{C}$, $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$, as fractions of $1 \mathrm{LSB} /{ }^{\circ} \mathrm{C}$, or as a change in a parameter over a specified temperature range. Measurements are usually made at room temperature and at the extremes of the specified range, and the temperature coefficient (tempco, T.C.) is defined as the change in the parameter, divided by the corresponding temperature change. Parameters of interest include gain, linearity, offset (bipolar), and zero. The last three are expressed in \% or ppm of full-scale range per Celsius degree.
Gain Tempco: Two factors principally affect converter gain instability with temperature:
a) In fixed-reference converters, the reference source will vary with temperature. For example, the tempco of an AD 581 L is typically $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.
b) The ratiometric circuitry has a sensitivity to temperature.

Linearity Tempco: Sensitivity of linearity to temperature over the specified range. To avoid missed codes, it is sufficient that the differential nonlinearity error be less than 1 LSB at any temperature in the range of interest. The differential nonlinearity temperature coefficient may be expressed as a ratio, as a maximum change over a specified
temperature range, and/or implied by a statement that there are no missed codes when operating within a specified temperature range.
Offset Tempco The temperature coefficient of the all-DAC-switches-off (minus full-scale) point, of a bipolar successive-approximations converter, is dependent on three variables:

1) The tempco of the reference source
2) The voltage stability of the input buffer and the comparator
3) The tracking capability of the bipolar-offset resistors and the gain resistors.

Unipolar Zero The zero tempco of an ADC is dependent only on the zero stability of the integrator and/or the input buffer and the comparator. It may be expressed in $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$, or in percent or ppm of full-scale per degree C .

## Zero- and Gain-Adjustment Principles

The zero adjustment of a unipolar ADC is set so that the transition from all-bits-off to LSB-on occurs at $\frac{1}{2} \times 2^{-n}$
of nominal full-scale. The gain is set for the final transition

to all-bits-on to occur at F.S. ( $1-\frac{3}{2} \times 2^{-n}$ ). The "zero" of an offset-binary bipolar ADC is set so that the first transition occurs at -F.S. $\left(1-2^{-n}\right)$ and the last transition at + F.S. ( $1-3 \times 2^{-n}$ ). The data sheet instructions should be followed.

## FEATURES

14-BIT Resolution and Accuracy
Fast $12 \mu$ s Conversion Time (ADC1131J/K)
Low 10ppm/ ${ }^{\circ} \mathrm{C}$ Maximum Gain TC
User Choice of Input Range
No Missing Codes
APPLICATIONS
Wide Band Data Digitizing
Multi-Channel Computer Interface
High Accuracy Data Acquisition
X-Ray Tomography
Nuclear Accelerator Instrumentation

## GENERAL DESCRIPTION

The ADC1130 and ADC1131 are high speed analog-to-digital converters packaged in a small $2^{\prime \prime} \times 4^{\prime \prime} \times 0.4^{\prime \prime}(51 \times 102 \times 10 \mathrm{~mm})$ module, which perform complete 14 -bit conversions in $25 \mu \mathrm{~s}$ and $12 \mu$ s respectively. Using the successive approximations technique, they convert analog input voltages into natural binary, offset binary, or two's complement coded outputs. Data outputs are provided in both parallel and non-return-tozero serial form.
Four analog input ranges are available: 0 to $+20 \mathrm{~V}, 0$ to +10 V , $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}$. The user selects the desired range by making appropriate connections to the module terminals. The ADC1130 and ADC1131 can also be connected so as to perform conversions of less than 14 bit resolution with a proportionate decrease in conversion time.

## TIMING

As shown in Figure 1, the leading edge of the convert command set the MSB output to Logic " 0 " and the CLOCK OUT, STATUS, $\overline{M S B}$, and BIT 2 through BIT 12 outputs to Logic " 1 ". Nothing further happens until the convert command returns to Logic " 0 ", at which time the clock starts to run and the conversion proceeds.
With the MSB in the Logic " 0 " state, the internal digital-toanalog converter's output is compared with the analog input. if the D/A output is less than the analog input, the first " 0 " to " 1 " clock transition resets the MSB to Logic " 1 ". If the D/A output is greater than the analog input, the MSB remains at Logic " 0 ".
The first " 0 " to " 1 " clock transition also sets the BIT 2 output to Logic " 0 " and another comparison is made. This process continues through each successive bit until the BIT 14 (LSB) com-

parison is completed. At this point the STATUS and CLOCK OUT return to Logic " 0 " and the conversion cycle ends.
The serial data output is of the non-return-to-zero (NRZ) format. The data is available, MSB first, 20ns after each of the fourteen " 0 " to " 1 " clock transitions.

Figure 1. Timing Diagram


# Applying the ADC1130, ADC1131 

## ANALOG INPUT CHARACTERISTICS

The input circuit of the ADC1130 and ADC1131 are shown in block diagram form.


Figure 2. Input Circuit Block Diagram
When the converters are connected as a unipolar device, Pin 19 is left open circuit and, thus, no offset current is applied to the comparator input. The 0 to +10 V input signal applied to Pin 6 (or the 0 to +20 V input signal applied to Pin 5) develops a 0 to +4 mA current which is compared to the 0 to -4 mA output of the D/A converter. A voltage between +15 V and -15 V can be applied to $\operatorname{Pin} 20$ from the wiper of a $100 \mathrm{k} \Omega$ potentiometer to adjust the zero point by $\pm 40 \mathrm{LSB}$. To reduce the range of this trim padding resistors should be used.
With the offset output, Pin 22, connected to Pin 19, a +2 mA offset current is applied to the comparator input. The ADC1130 and ADC1131 will then accept bipolar inputs of $\pm 5 \mathrm{~V}$ at Pin 6 , or $\pm 10 \mathrm{~V}$ at Pin 5 and compare the 0 to +4 mA sum of the offset and input signal currents to the 0 to -4 mA D/A converter output. The offset adjustment potentiometer is once again used as described in the preceding paragraph.
Signal ground sense, Pin 23 , should normally be jumpered to analog ground, Pin 3. In the event that an offset voltage is developed in the ground wiring, it may be possible to eliminate its effect by connecting Pin 23 directly to the signal or analog ground of the device feeding the analog input signal to the ADC. In any case, Pin 23 must not be left open.
If a high input impedance is required, it can be achieved by using a high speed operational amplifier as an input buffer.

## PARALLEL DATA OUTPUT

These converters produce natural Binary Coded outputs when configured as a unipolar device. As a bipolar device, they can produce either Offset Binary or Two's Complement output codes. The most significant bit is represented by Pin 72 (MSB output) for Binary and Offset Binary codes, or by Pin 70 ( $\overline{\mathrm{MSB}}$ output) for the Two's Complement code. Tables I and II illustrate the relationship between analog input and digital output for all three codes.

| ANALOG INPUT |  | DIGITAL OUTPUT |
| :--- | :--- | :--- |
| 0 to +10 V <br> Range | 0 to +20 V <br> Range | Binary Code |
| +9.9994 V | +19.9988 V | 11111111111111 |
| +5.0000 V | +10.0000 V | 10000000000000 |
| +1.2500 V | +2.5000 V | 00100000000000 |
| +0.0006 V | +0.0012 V | 00000000000001 |
| +0.0000 V | +0.0000 V | 00000000000000 |

Table 1. Nominal Unipolar Input-Output Relationships

| $\pm 5 \mathrm{~V}$ <br> Range | $\pm 10 \mathrm{~V}$ <br> Range | Offset Binary <br> Code | Two's Complement <br> Code |
| :--- | :--- | :--- | :--- |
| +4.9994 V | +9.9988 V | 11111111111111 | 01111111111111 |
| +2.5000 V | +5.0000 V | 11000000000000 | 01000000000000 |
| +0.0006 V | +0.0012 V | 10000000000001 | 00000000000001 |
| +0.0000 V | +0.0000 V | 10000000000000 | 00000000000000 |
| -5.0000 V | -10.0000 V | 00000000000000 | 10000000000000 |

Table 2. Nominal Bipolar Input-Output Relationships

## SERIAL DATA OUTPUT

The serial data output, available on Pin 32, is of the non-return-to-zero format. The data is transmitted MSB first and is Binary coded for unipolar units and Offset Binary coded for bipolar units.
Figure 3, shown below, indicates one method for transmitting data serially using only three wires (plus a digital ground). The data is clocked into a receiving shift register using the delayed clock output of the converter.


Figure 3. Serial Data Transmission
The timing diagram presented in Figure 4 shows that the converter's clock output must be delayed by an amount of time greater than or equal to the sum of the receiving shift register setup time plus the 20 ns clock output to serial output delay.


Figure 4. Serial Data Timing Diagram
The 50 ns span between the time that the last serial output bit is available and the time that the STATUS output returns to zero insures that the data in the shift register will be valid on the " 1 " to " 0 " transition of the STATUS signal.

## GAIN AND OFFSET ADJUSTMENTS

The potentiometers used for making gain and offset adjustments are connected as shown in Figure 5. Note that a jumper


Figure 5. Adjustment Connections
is connected between Pin 19 and Pin 22 for bipolar operation; these pins must be left open for unipolar operation.
Proper gain and offset calibration requires great care and the use of extremely sensitive and accurate reference instruments. The voltage standard used as a signal source must be very stable. It should be capable of being set to within $1 \mu \mathrm{~V}$ of the desired value at both ends of its range.
The gain and offset calibrations will be independent of each other if the offset adjustment is made first. These adjustments are not made with zero and full scale input signals and it may be helpful to understand why. An A/D converter will produce a given digital output for a small range of input signals, the nominal width of the range being one LSB. If the input test signal is set to a value which should cause the output of the converter to be on the verge of switching from one digital value to the adjacent digital value, the unit can be calibrated so that it does change values at just that point. With a high speed convert command rate and a visual display, these adjustments can be performed in a very accurate and sensitive way. Analog Devices' Analog-Digital Conversion Notes gives more detailed information on testing and calibrating A/D and D/A converters.

## OFFSET CALIBRATION

For the 0 to +10 V unipolar range set the input voltage precisely to +0.0003 V ; for 0 to +20 V units set it to +0.0006 V . Adjust the zero potentiometer until the converter is just on the verge of switching from $00 \ldots 0$ to $00 \ldots$.
For the $\pm 5 \mathrm{~V}$ bipolar range set the input voltage precisely to -4.9997 V ; for $\pm 10 \mathrm{~V}$ units set it to -9.9994 V . Adjust the zero potentiometer until offset binary coded units are just on the verge of switching from $00 \ldots 0$ to $00 \ldots 1$ and two's complement coded units are just on the verge of switching from $100 \ldots 0$ to $100 \ldots 1$.

## GAIN CALIBRATION

Set the input voltage precisely to +19.9982 V for 0 to +20 V units, +9.9991 V for 0 to +10 V units, +4.9991 V for $\pm 5 \mathrm{~V}$ units, or +9.9982 V for $\pm 10 \mathrm{~V}$ units. Note that these values are $11 / 2$ LSB's less than nominal full scale. Adjust the gain potentiometer until binary and offset binary coded units are just on the verge of switching from $11 \ldots 0$ to $11 \ldots 1$ and two's complement coded units are just on the verge of switching from $011 \ldots 10$ to $011 \ldots 11$.

## POWER SUPPLY AND GROUNDING CONNECTIONS

These converters do not have an internal connection between analog power ground and digital ground and, thus, a connection must be provided in the external circuitry. The choice of an optimum "star" point for these grounds is an important consideration in the performance of the system. No strict rules can be given, only the general guidelines that the grounding should be arranged in such a manner as to avoid ground loops and to minimize the coupling of voltage drops (on the high current carrying logic supply ground) to the sensitive analog circuit sections. One suggested approach is shown in Figure 6.


Figure 6. Power Supply and Grounding Connections

The $\pm 15 \mathrm{~V}$ and +5 V power supplies must be externally bypassed with $15 \mu \mathrm{~F}$ ( +35 V tantalum) capacitors. These capacitors should be connected between Pin 27 and Pin 3, between Pin 25 and Pin 3, and between Pin 29 and Pin 30. Capacitor connections should be made as close to the module pins as possible.

## CLOCK CONNECTIONS

When the converters are used with their own internal clock, Pin 36 is simply jumpered to Pin 35 . When the internal clock is not used, Pin 36 is grounded and an external clock capable of driving three TTL loads is connected to Pin 35 . The convert command should be synchronized with the external clock.

## REPETITIVE CONVERSIONS

When making repetitive conversions, a new convert command may be initiated any time after the " 1 " to " 0 " transition of the STATUS output. The $\overline{\text { STATUS }}$ output may not, however, be connected directly to the CONVERT COMMAND input for the purpose of automatically generating convert command pulses.

## SHORT CYCLE CONNECTIONS

When the converters are operated as a 14-bit device, Pin 37 is left open. If, however, it is to perform conversions of less than 14 bits, Pin 37 is connected to the $\mathrm{N}+1$ bit output (where N is the number of bits in the conversion). The conversion time in this mode of operation is $T_{C} \times N / 14$ where $\mathrm{T}_{\mathrm{C}}$ is the conversion time of the particular model when operated at 14-bit resolution.

## THE AC1536 MOUNTING CARD

The AC1546 mounting card is available to assist in the application of the ADC1130 and ADC1131. This $4.5^{\prime \prime} \times 6.0^{\prime \prime}$ ( $114 \times 152 \mathrm{~mm}$ ) printed circuit card, shown in Figure 7, has sockets which allow the converter to be plugged directly onto it. It includes the necessary gain and zero adjustment potentiometers and bypass capacitors; it mates with a Cinch 251-22-30-160 (or equivalent) dual 33 pin edge connector which is supplied with every card.
The mounting card has an on board amplifier which can be used as an input buffer. The input voltage range is programmed by means of jumpers which the user installs as shown below.

| Input Range | Without Buffer Amp. <br> Install Jumper | With Buffer Amp. ${ }^{1}$ <br> Install Jumper |
| :--- | :--- | :--- |
| 0 to +10 V | D-C | A-C |
| 0 to +20 V | D-B |  |
| $\pm 5 \mathrm{~V}$ | D-C, F-G | A-C, F-G |
| $\pm 10 \mathrm{~V}$ | D-B, F-G | A-B, F-G |

${ }^{1}$ Install resistor R1 15 k ohms $1 \%$ where indicated on the card.

| ANALOG GROUND SENSE |  |
| :--- | :--- |
| Local ${ }^{1}$ | Install Jumper K-L <br> Remote |
| Remove Jumper K-L |  |

${ }^{1}$ Mounting cards are shipped with factory installed jumper K-L.


Figure 7. AC1536 Mounting Card

## FEATURES

Guaranteed Nonlinearity: $\pm 0.003 \%$ FSR max
$35 \mu \mathrm{~s}$ Maximum Conversion Time
Small Size $2^{\prime \prime} \times 2^{\prime \prime} \times 0.4^{\prime \prime}$
Wide Power Supply Operation: $\pm 12 \mathrm{~V}$ to $\pm 17 \mathrm{~V}$
Low Cost
APPLICATIONS
Process Control Data Acquisition
Seismic Data Acquisition
Nuclear Instrumentation
Medical Instrumentation
Pulse Code Modulation Telemetry
Industrial Scales
Robotics

## GENERAL DESCRIPTION

The ADC1 140 is a low cost 16 -bit successive-approximation analog-to-digital converter having a $35 \mu \mathrm{~s}$ maximum conversion time. This converter provides high accuracy, high stability, and low power consumption all in a $2^{\prime \prime} \times 2^{\prime \prime} \times 0.4^{\prime \prime}$ module.

High accuracy performance such as integral, and differential nonlinearity of $\pm 0.003 \%$ FSR max are both guaranteed. Guaranteed stability such as differential nonlinearity TC of $\pm 2 \mathrm{ppm} /$ ${ }^{\circ} \mathrm{C}$ maximum, offset TC of $\pm 30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ maximum, gain TC of $\pm 12 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum, and power supply sensitivity of $\pm 0.002 \%$ of FSR $/ \% \mathrm{~V}_{\mathrm{S}}$ are also provided by the ADC1140. The ADC1140 makes extensive use of both integrated circuit and thin-film components to obtain excellent performance, small size, and low cost. The internal 16-bit DAC incorporates Analog Devices proprietary thin-film resistor technology and proprietary CMOS current-steering switches. A low noise reference, low power comparator, and low power successive-approximation register are also used to optimize the ADC1140's design (shown in Figure 1).

The ADC1 140 can operate with power supplies ranging from $\pm 12 \mathrm{~V}$ to $\pm 17 \mathrm{~V}$ and has provisions for a user supplied external reference. Four analog input voltage ranges are selectable ${ }^{-}$ via pin programming: $\pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}, 0$ to +5 V and 0 to +10 V . Bipolar coding is provided in the offset binary and two's complement formats with unipolar coding displayed in true binary.


Figure 1. ADC1140 Functional Block Diagram


## OPERATION

For operation, the only connections necessary to the ADC1140 are the power supplies, the analog input, the convert command pulse, and a connection between pins 25 and 26 in order to supply the internal precision reference voltage to the DAC (see Figure 2). If an external reference is used this connection is not required (see Figure 7). To obtain the optimum performance see the following sections: Analog Input Characteristics, Input Range Pin Programming, Gain Calibration, Offset Calibration, and Power Supply and Grounding Connections.


Figure 2. Analog Input Block Diagram

## ANALOG INPUT CHARACTERISTICS

The analog input section consists of three analog input terminals. Analog input range selection is accomplished by pin programming as shown in Table 1.
In the unipolar mode, a 0 to +10 V or a 0 to +5 V input signal develops a 0 to +2 mA current that is compared to the 0 to -2 mA (shown in Figure 2) current output of the DAC.
In the bipolar mode, $a+1 \mathrm{~mA}$ offset current from the reference is applied to the comparator input via pin programming connections. The ADC1140 can then accept either $\pm 5 \mathrm{~V}$ or $\pm 10 \mathrm{~V}$ inputs. These inputs again will be converted to current and compared with the DAC's 0 to -2 mA current output.

|  |  | Connect Input <br> Signal To | Connect <br> Pin 26 To | Connect <br> Pin 30 To |
| :--- | :--- | :--- | :--- | :--- |
| Input Signal |  | Pin(s) | Pin* | Pin(s) |
| Range | Coding | 28 | 27 | 29,2 |
| $\pm 10 \mathrm{~V}$ | OBIN, Two's Comp | 28 | 27 | 28,2 |
| $\pm 5 \mathrm{~V}$ | OBIN, Two's Comp | 29 | Open | 2 |
| 0 to +5 V | BIN | $27,28,29$ | Open | 29,2 |
| 0 to +10 V | BIN | 27,28 |  |  |

> *If Internal Reference is used, Pins 25 and 26 must be connected together (see Figure 3 and the gain calibration section).

## Table 1. Analog Input Voltage Pin Programming

## OPTION OFFSET \& GAIN CALIBRATION

Initial offset and gain errors can be adjusted to zero by potentiometers as shown in Figure 3. Proper offset and gain calibration requires great care and the use of extremely sensitive and accurate reference instruments. The voltage standard used as a signal source must be very stable. It should be capable of being set to within $1 \mu \mathrm{~V}$ of the desired value at both ends of its range. The potentiometers selected should be of the good quality Cermet type. Multi-turn potentiometers having ten to fifteen turns and $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ temperature coefficients will be adequate: The temperature coefficients contributed by these Cermet potentiometers will be less than $0.1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

By adjusting the offset first, gain and offset adjustments will remain independent of each other.


Figure 3. Offset and Gain Calibration

## OFFSET CALIBRATION

For 0 to +10 V range, set the input voltage precisely to $+76 \mu \mathrm{~V}$; for 0 to +5 V range, set it at $+38 \mu \mathrm{~V}$. Adjust the zero potentiometer until the binary coded converter is just on the verge of switching from $000 \ldots 00$ to $000 \ldots 01$.
For $\pm 5 \mathrm{~V}$ range, set the input voltage precisely to -4.999924 V ; for $\pm 10 \mathrm{~V}$ range, set it at -9.999847 V . Adjust the zero potentiometer until the offset binary coded units are just on the verge of switching from $000 \ldots 00$ to $000 \ldots 01$ and the two's comp. coded units are just on the verge of switching from $100 \ldots 0$ to $100 \ldots 1$.

## GAIN CALIBRATION

Set the input voltage precisely at +9.99977 V for 0 to +10 V input range, +4.99977 V for $\pm 5 \mathrm{~V}$ input range, +9.99954 V for $\pm 10 \mathrm{~V}$ input range, or +4.99988 V for 0 to +5 V input range, adjust the gain potentiometer until binary and offset binary coded units are just on the verge of switching from $111 \ldots 0$ to $111 \ldots 1$ and two's comp. coded units are just on the verge of switching from $011 \ldots 10$ to $011 \ldots 11$. Note that these values are $11 / 2$ LSBs less than nominal full scale.

## POWER SUPPLY AND GROUNDING CONNECTIONS

The analog power ground (pin 30) and digital ground (pin 2) are not connected internally in the ADC1140, thus the connection must be made externally. The choice of an optimum "star" point is an important consideration in avoiding ground loops and to minimize coupling between the analog and digital sections. One suggested approach is shown in Figure 4.
Because the ADC1 140 contains high quality tantalum capacitors on each of the power supply inputs to ground, external bypass capacitors are not required.


Figure 4. Power Supply and Grounding Techniques

## ADC1140 TIMING

Conversion is initiated with the negative going edge of the Convert Command pulse as shown in Figure 5. The Convert Command pulse width must be a minimum of 100 ns . Once the conversion process is initiated, it cannot be retriggered until after the end of conversion.
With the negative edge of the Convert Command pulse, all internal logic is reset. The MSB is set low with the remaining digitial outputs set to logic high state, and the status line is set high and remains high thru the full conversion cycle.

During conversion each bit, starting with the MSB, is sequentially switched low at the rising edge of the internal clock. The DAC output is then compared to the analog input and the bit decision is made. Each comparison lasts one clock cycle with the complete 16 -bit conversion taking $35 \mu \mathrm{~s}$ maximum. At this time, the STATUS line goes low signifying that the low conversion is complete.


Figure 5. ADC1140 Timing Diagram

## ANALOG INPUT/OUTPUT RELATIONSHIPS

The ADC1 140 produces a true binary coded output when configured as a unipolar device. Configured as a bipolar device, it can produce either offset binary or two's complement output codes. The most significant bit (MSB) is displayed on pin 4 for the binary and offset binary codes or on pin 3 for the two's complement code. Table 2 shows the unipolar analog input/digital output relationships. Table 3 shows the bipolar analog input/digital output relationships for offset binary code and two's complement codes.

| Analog Input |  |  |
| :---: | :---: | :---: |
| 0 to +5 V | 0 to +10 V | Digital Output |
| Range | Range | Binary Code |
| +4.999924 V | +9.99985 V | 1111111111111111 |
| +2.50000 V | +5.00000 V | 1000000000000000 |
| +1.25000 V | +2.50000 V | 0100000000000000 |
| +0.62500 V | +1.25000 V | 0010000000000000 |
| +0.000076 V | +0.000153 V | 0000000000000001 |
| +0.00000 V | +0.00000 V | 0000000000000000 |

Table 2. Unipolar Input/Output Relationships

| Analog Input |  | Digital Output |  |  |
| :--- | :--- | :--- | :--- | :---: |
| $\pm 5 \mathrm{~V}$ Range | $\pm 10 \mathrm{~V}$ Range | Offset Binary Code | 2's Complement Code |  |
| +4.99985 V | +9.99970 V | 1111111111111111 | 0111111111111111 |  |
| +2.50000 V | +5.00000 V | 1100000000000000 | 0100000000000000 |  |
| +0.000153 V | +0.000305 V | 1000000000000001 | 0000000000000001 |  |
| +0.00000 V | +0.00000 V | 1000000000000000 | 0000000000000000 |  |
| -5.00000 V | -10.00000 V | 0000000000000000 | 1000000000000000 |  |

Table 3. Bipolar Input/Output Relationships

## HIGH RESOLUTION DATA ACQUISITION SYSTEM

Shown in Figure 6 is a high resolution data acquisition system. Here the SHA1144, a high resolution sample-hold amplifier, is used to drive the ADC1140. Conversion is initiated by the
negative edge of the convert command pulse. At this time the STATUS pulse goes low causing the SHA1144 to go from the sample mode to the hold mode. When the conversion is complete, $35 \mu$ s later, the STATUS pulse goes low, thus placing the SHA1144 in the sample mode.


CONVERT $\xlongequal{\leftrightharpoons}$
Figure 6. High Resolution Data Acquisition System.

## EXTERNAL REFERENCE

The ADC1140 is capable of operating with an external +10.0 V reference. Simply disconnect the gain trim potentiometer from pin 26 and connect it to the external reference as shown in Figure 7. The external reference output must appear as a low impedance and must remain very stable during conversion to insure that accuracy is maintained. Gain error is adjusted as previously discussed in the gain calibration section.


Figure 7. External Reference
The ADC1140 is only tested and specified for a +10.0 V reference voltage but nonstandard external voltages can be used with the digital output coding being determined by the formula shown in Figure 7.

## PIA INTERFACE

The ADC1140 can be used with a PIA to interface directly to a microprocessor. As shown in Figure 8 the 16-bit output of the ADC1140 is split into two 8-bit bytes. Part A of the PIA is programmed to read the eight most-significant-bits while Part B reads the eight least-significant-bits. Output CB2 is used to start the ADC1 140 conversion process. CB1, of the PIA, is used to sense the STATUS of the ADC1140 so that the end of conversions can be determined. The control bus, address bus, and data bus are then connected directly to the microprocessor.
With the use of PIAs, control of one or more ADC1140s can be accomplished in many different configurations.


Figure 8. ADC1140 Interface to PIA

## FEATURES

High Speed at Low Cost
8-Bits @ 750ns max 10 -Bits @ $1 \mu \mathrm{~s} \max$
Monotonic Over Temperature
Differential Nonlinearity $\pm 1 / 4$ LSB typ
Parallel and Serial Outputs
Pin and Function Compatible with 4130,4131
APPLICATIONS
High Speed Data Acquisition
Real Time Waveform Analysis
Radar Signal Processing
Analytical Instruments

## GENERAL DESCRIPTION

The MAH series of high-speed analog-to-digital converters represent the latest "state-of-the-art" in high speed successive approximation technology. They are the fastest and most accurate complete converters of their type, featuring internal reference, clock, timing, encoding, and control logic functions. The MAH series A/Ds should be considered in applications where completeness of design function, ease of interface, and speed are required. These modules make maximum use of the latest monolithic and hybrid parts to minimize total parts complexity and increase reliability. They are designed to be form, fit, and function compatible with the T.P. 4130 and 4131 , with advantages over the latter in overall accuracy without any sacrifice in speed.
In almost all applications, these A/Ds require the use of fast sample-and-hold. Depending upon the application, either the ADI THC or THS series of ultra-fast sample-and-holds are recommended.


MAH-0801 and MAH-1001 Block Diagram


## SPECIFICATIONS (typical @ $+25^{\circ} \mathrm{C}$ unless otherwise noted)

| MODEL | UNITS | MAH-0801 | MAH-1001 |
| :---: | :---: | :---: | :---: |
| RESOLUTION FS @ Full Scale | Bits | 8 | 10 |
| ACCURACY (Relative to Full Scale) | $\pm \% \mathrm{FS}$ | 0.02 | * |
| Quantization Error | LSB | $\pm 1 / 2$ | * |
| Nonlinearity | LSB (max) | $\pm 1 / 4$ | $\pm 1 / 2$ |
| Differential Nonlinearity | LSB (max) | $\pm 1 / 4$ | $\pm 1 / 2$ |
|  | LSB (typ) | $\pm 1 / 8$ | $\pm 1 / 4$ |
| Missing Codes |  | No Missing Codes 0 to $+70^{\circ} \mathrm{C}$ |  |
| Monotonicity |  | Monotonic 0 to $+70^{\circ} \mathrm{C}$ |  |
| TEMPERATURE COEFFICIENTS |  |  |  |
| Differential Nonlinearity | $\pm \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | 3 | * |
| Gain | $\pm \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | 20 | * |
| Zero Offset (Unipolar) | $\pm \mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | 10 | * |
| Zero Offset (Bipolar) | $\pm \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | 15 ! | * |
| INPUT |  |  |  |
| Ranges (Full Scale) |  |  |  |
| MAH-XXXX-1 | V | 0 to -5 | * |
| MAH-XXXX-2 | V | 0 to -10 | * |
| MAH-XXXX-3 | V | $\pm 5$ | * |
| MAH-XXXX-4 | V | $\pm 10$ | * |
| MAH-XXXX-5 | V | $\pm 1.024$ | * |
| Impedance (Function of Option) | $\Omega / \mathrm{V}$ | 100 | * |
| OVERVOLTAGE | V | To Twice Peak Input FS Without Damage. |  |
| CONVERSION TIME ${ }^{1}$ | ns max | 750 | 1000 |
|  | ns typ | 700 | 950 |
| ENCODE COMMAND |  |  |  |
| Logic Levels (1 Standard TTL Load) | V | " 0 " = 0 to + | $\prime=+2$ to +5.5 |
| Function |  | Positive-goin <br> Trailing edg | resets converter. conversion. |
| Duration (Width) | $n \mathrm{nsmin}(\max )$ | 50 (150) | * |
| Rise and Fall Times | ns max | 20 | * |
| Repetition Rate | kHz max | 1333 | 1000 |

LOGIC OUTPUTS
Levels TTL (Same as Encode Command)
Drive Capability Data and Data Ready-10 Std TTL Loads,
Parallel Data Clock-10 TTL Loads

Coding (Unipolar) 8 or 10 lines of data held until start of next Encode Command


## PHYSICAL CHARACTERISTICS

Case Diallyl Phthalate per MIL-M-14 Type SDG-F

## NOTE:

${ }^{1}$ Total conversion time from leading edge of encode command pulse to trailing edge of data ready pulse with 50 ns wide encode command.

- Specifications same as MAH-0801.

Specifications subject to change without notice.

## OUTPUT CODING

The logic output coding is shown true relative to the analog input to the $A / D$. If an inverting track and hold-such as the Analog Devices THC series-or an inverting op amp is used ahead of the A/D, the true logic coding is inverted relative to the system input. This yields the systemic coding as follows:

| Scale | Input Voltage | Complementary <br> Straight Binary |
| :--- | :---: | :---: |
| $-\mathrm{FS}-1 \mathrm{LSB}$ | -9.9900 V | 1111111111 |
| $-3 / 4 \mathrm{FS}$ | -7.5000 V | 1100000000 |
| $-1 / 2 \mathrm{FS}$ | -5.0000 V | 1000000000 |
| $-1 / 4 \mathrm{FS}$ | -2.5000 V | 0100000000 |
| -1 LSB | -0.0010 V | 0000000001 |
| 0 | 0.0000 V | 0000000000 |

## NOTE

(0 to -10V) for MAH-1001-2; LSB $=10 \mathrm{mV}$ for MAH-1001-1, apply
input voltage factor of $1 / 2$.

Table 1. MAH-0801 and MAH-1001 Unipolar Operation for Options 1 and 2

Binary (BIN) in place of Complementary Binary (CBN) for options 1 and 2; Offset Binary ( OBN ) in place of Complementary Offset Binary (COB) for options 3, 4 and 5; Two's Complement (2SC) in place of Complementary Two's Complement (C2SC).

| Scale | Input Voltage | Complementary Offset Binary | Complementary Two's Complement |
| :---: | :---: | :---: | :---: |
| -FS -1LSB | -4.9900V | 1111111111 | 0111111111 |
| -3/4 FS | -3.7500V | 1110000000 | 0110000000 |
| $-1 / 2 \mathrm{FS}$ | -2.5000V | 1100000000 | 0100000000 |
| 0 | 0.0000 V | 1000000000 | 0000000000 |
| +1/2 FS | +2.5000V | 0100000000 | 1100000000 |
| +3/4 FS | $+3.7500 \mathrm{~V}$ | 0010000000 | 1010000000 |
| +FS -1 LSB | +4.9900V | 0000000001 | 1000000001 |
| + FS | $+5.0000 \mathrm{~V}$ | 0000000000 | 1000000000 |

- NOTES:
(-5V to +5 V ) for MAH-1001-3; LSB $=10 \mathrm{mV}$ for MAH-1001-4 apply input voltage factor of 2 .

Table 2. MAH-0801 and MAH-1001 Bipolar Operation for Options 3 and 4

| Scale | Input <br> Voltage | Complementary Offset Binary | Complementary <br> Two's Complement |
| :---: | :---: | :---: | :---: |
| -FS -1LSB | -1.022V | 1111111111 | 0111111111 |
| -1/2 FS | -0.512V | 1100000000 | 0100000000 |
| 0 | $-0.000 \mathrm{~V}$ | 1000000000 | 0000000000 |
| +1/2 FS | $+0.512 \mathrm{~V}$ | 0100000000 | 1100000000 |
| + FS | $+1.024 \mathrm{~V}$ | 0000000000 | 1000000000 |
| ( -1.024 V to +1.024 V ) for MAH-1001-5; LSB $=2 \mathrm{mV}$. |  |  |  |

Table 3. MAH-0801 and MAH-1001 Bipolar Operation for Option 5

## CALIBRATION AND ADJUSTMENT



Figure 1. MAH-0801 and MAH-1001 Hookup

PROCEDURE:

1. APPLY ENCODE COMMAND PULSE TO THE ENCODE COMMAND INPUT (PIN 3).
2. CONNECT A PBECISION VOLTAGE SOURCE TO THE ANALOG INPUT (PIN 19) AND ANALOG GROUND (PIN 20). ADJUST THIS SOURCE FOR $+1 / 2$ LSB.
VARY THE ZERO ADJUST POTENTIOMETER FOR AN LSB FLUTTER (THIS WILL APPEAR AS AN EOUAL UNCERTAINTY AT THE OUTPUT BETWEEN THE CODES 0000 .... 0000 AND 0000 .... 0001).
3. WITH THE PRECISION VOLTAGE SOURCE ADJUSTED TO - FS $+1 / 2$ LSB, ADJUST THE GAIN POTENTIOMETER FOR A FLUTTER BETWEEN CODES 1111 .... 1110 AND 1111 .... 1111.

Unipolar Operation
PROCEDURE:

1. APPLY AN ENCODE COMMAND TO THE ENCODE COMMAND INPUT (PIN 3).
2. CONNECT A PRECISION VOLTAGE SOURCE TO THE ANALOG INPUT (PIN 19) AND ANALOG GROUND (PIN 20). ADJUST THIS SOURCE TO + FS $-1 / 2$ LSB. THE ZERO ADJUST POTENTIOMETER FOF: A FLUTTER BETWEEN VARY CODES 0000 .... 0000 AND 0000 .... 0001.
3. ADJUST THE VOLTAGE SOURCE TO-FS $+1 / 2$ LSB. ADJUST THE GAIN POTENTIOMETER FOR A FLUTTER beTween the codes $1111 \ldots . . .1110$ AND 1111 .... 1111.


Figure 2. MAH-0801 and MAH-1001 Timing Diagram

## APPLICATIONS



Figure 3. Depicts a Complete 8-Bit, 1MHz Conversion System Using the THS-0060 Track-and-Hold and the MAH-0801-5 Low- Voltage Input A/D Converter

## NOTES ON USAGE

The use of a large ground plane is highly recommended. Tie all grounds for both the ADC and T\&H together. Make the distance from the ADC to the system ground as short as possible with as low an impedance as possible. Bypass each power supply run with a ceramic $(0.1 \mu \mathrm{~F})$ and tantalum ( $3.3 \mu \mathrm{~F}$ ) capacitor. Keep the analog input as far away from the digital outputs as practical. Avoid the use of twisted pair cables for

## PIN DESIGNATIONS <br> MAH-0801, MAH-1001

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :--- | :--- | :--- |
| 1 | DATA READY OUT | 15 | BIT 9 OUT |
| 2 | INTERNAL CLOCK OUT | 16 | BIT 10 OUT (LSB) |
| 3 | ENCODE COMMAND IN | 17 | BIT 1 OUT (MSB) |
| 4 | SERIAL OUTPUT | 19 | ANALOG INPUT |
| 5 | BIT 1 OUT (MSB) | 20 | ANALOG GROUND |
| 6 | BIT 2 OUT | 30 | GAIN ADJUST |
| 7 | BIT 3 OUT | 31 | GAIN ADJUST |
| 8 | BIT 4 OUT | 32 | OFFSET ADJUST |
| 11 | BIT 5 OUT | 33 | POWER GROUND |
| 12 | BIT 6 OUT | 34 | -15V POWER IN |
| 13 | BIT 7 OUT | 35 | +15V POWER IN |
| 14 | BIT 8 OUT | 36 | +5V POWER IN |

NOTES:
On Model MAH-0801, Pins 15 and 16 are deleted.
Power and Analog grounds are internally connected.


Figure 4. Depicts the MAH-1001-2 A/D Converter Used with the THC-0300 Track-and-Hold
digital outputs wherever possible. The use of coax cable for analog inputs is recommended wherever practical to avoid digital feedback.

## ORDERING INFORMATION

The 8 - and 10 -bit versions of the MAH series may be ordered with various options according to the chart below.


## FEATURES

High Speed at Low Cost
8 Bits $1 \mu$ s max
10 Bits $1.5 \mu \mathrm{~s}$ max
12 Bits $2 \mu \mathrm{~s}$ max
No Missing Codes Over Temperature
Low Power
Industry Standard Pin Out
Parallel and Serial Outputs

## APPLICATIONS

High Speed Data Acquisition
Real Time Waveform Analysis
Radar Signal Processing
Analytical Instruments

## GENERAL DESCRIPTION

The MAS series of high speed analog to digital converters represent the "state of the art" in application of the successive approximation conversion technique by providing highest speed at lowest cost. With monotonicity guaranteed over temperature these reliable modules are form, fit and function compatible with popular industry standards from Datel and Philbrick (for new designs consider the HAS series of hybrid converters).
In most applications these A/Ds should be used with a fast sample hold such as the THS/THC series.


MAS-0801 and MAS-1001 Block Diagram


MAS-1202 Block Diagram


NOTE:
${ }^{1}$ Total conversion time from leading edge of encode command pulse to trailing edge of data ready pulse with 50 ns wide encode command.
*Specifications same as MAS-0801.
Specifications subject to change without notice.

OUTLINE DIMENSIONS
Dimensions shown in inches and ( mm ).

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


PIN DESIGNATIONS
MAS-0801, MAS-1001


PIN DESIGNATIONS MAS-1202

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :--- | :--- | :--- |
| 1 | DATA READY OUT | 15 | BIT 9 OUT |
| 2 | INTERNAL CLOCK OUT | 16 | BIT 10 OUT (LSB) |
| 3 | ENCODE COMMAND IN | 19 | ANALOG INPUT |
| 4 | SEIAL OUTPUT | 20 | ANALOG GROUND |
| 5 | BIT 1 OUT (MSB) | 30 | REERENCE OUT |
| 6 | BIT 2 OUT | 31 | REFERENCE INPUT |
| 7 | BIT 3 OUT | 32 | OFFSET |
| 8 | BT 4 OUT | 33 | POWER GROUND |
| 11 | BIT 5 OUT | 34 | -15V POWER IN |
| 12 | BIT 6 OUT | 35 | +15V POWER IN |
| 13 | BIT 7 OUT | 36 | +5V POWER IN |
| 14 | BIT 8 OUT |  |  |


| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :--- | :--- | :--- |
| 1 | DATA READY | 16 | BIT 10 OUT |
| 2 | INTERNAL CLOCK OUT | 17 | BIT 11 OUT |
| 3 | BIT 1 OUUT (MSB) | 18 | BIT 12 OUT (LSB) |
| 4 | SERIAL DATA OUT | 19 | ANALOG INPUT |
| 5 | BIT 1 OUT (MSB) | 20 | ANALOG GROUND |
| 6 | BIT 2 OUT | 29 | ENCODE COMMMAND IN |
| 7 | BIT 3 OUT | 30 | GAIN ADJUST |
| 8 | BIT 4 OUT | 31 | BIPOLAR OFFSET |
| 11 | BIT 5 OUT | 32 | UNIPOLAR ZERO |
| 12 | BIT 6 OUT | 33 | POWER GROUNND |
| 13 | BIT 7 OUT | 34 | -15V POWER IN |
| 14 | BIT 8 OUT | 35 | +15V POWER IN |
| 15 | BIT 9 OUT |  | 36 |

ORDERING INFORMATION
The 8 - and 10 -bit versions of the MAS series may be ordered with various options according to the chart below.


MAS-0801 $=8$ Bits
MAS- $1001=10$ Bits


For $\pm 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ tempco at slightly higher cost, add "p". For standard

-10 to -5 V FS
-2 0 to -10V FS
$-3 \pm 5 \mathrm{~V}$ FS
$-4 \pm 10 \mathrm{~V}$ FS
$-5 \pm 1.024 \mathrm{~V}$ FS

$\mathrm{CBN}=$ Complementary Binary (Options 1 and 2)
COB = Complementary Offset Binary (Options 3, 4 and 5)
$\mathrm{C} 2 \mathrm{SC}=$ Complementary Two's Complement (Options 3,4 and 5)

NOTES:
For 12-bit performance order the MAS-1 202 which has no options.
The mating connector for the MAS series is the MSA-1.

## OUTPUT CODING

The logic output coding is shown true relative to the analog input to the A/D. If an inverting track and hold-such as the Analog Devices THC series-or an inverting op amp is used alhead of the A/D, the true logic coding is inverted relative to the system input. This yields the systemic coding as follows:

| Scale | Input Voltage | Complementary <br> Straight Binary |
| :--- | :---: | :---: |
| - FS -1 LSB | -9.9900 V | 1111111111 |
| $-3 / 4 \mathrm{FS}$ | -7.5000 V | 1100000000 |
| $-1 / 2 \mathrm{FS}$ | -5.0000 V | 1000000000 |
| $-1 / 4 \mathrm{FS}$ | -2.5000 V | 0100000000 |
| -1 LSB | -0.0010 V | 0000000001 |
| 0 | 0.0000 V | 0000000000 |

NOTE
( 0 to -10V) for MAS-1001-2; LSB $=10 \mathrm{mV}$ for MAS-1001-1, apply input voltage factor of $1 / 2$.

Binary (BIN) in place of Complementary Binary (CBN) for options 1 and 2; Offset Binary (OBN) in place of Complementary Offset Binary (COB) for options 3, 4 and 5; Two's Complement (2SC) in place of Complementary Two's Complement (C2SC).

| Scale | Input <br> Voltage | Complementary Offset Binary | Complementary Two's Complement |
| :---: | :---: | :---: | :---: |
| -FS -1LSB | -4.9900V | 1111111111 | 0111111111 |
| -3/4 FS | -3.7500V | 1110000000 | 0110000000 |
| -1/2 FS | -2.5000V | 1100000000 | 0100000000 |
| 0 | 0.0000 V | 1000000000 | 0000000000 |
| +1/2 FS | +2.5000V | 0100000000 | 1100000000 |
| +3/4 FS | +3.7500V | 0010000000 | 1010000000 |
| +FS -1LSB | $+4.9900 \mathrm{~V}$ | 0000000001 | 1000000001 |
| +FS | $+5.0000 \mathrm{~V}$ | 0000000000 | 1000000000 |

NOTES:
$(-5 \mathrm{~V}$ to +5 V ) for MAS-1001-3; LSB $=10 \mathrm{mV}$ for MAS-1001-4 apply input voltage factor of 2 .
In Table 2, complementary 2SC is accomplished by factory option.
Table 2. MAS-0801 and MAS-1001 Bipolar Operation for Options 3 and 4

| Scale | Input Voltage | Straight Binary |
| :--- | :---: | :---: |
| + FS -1LSB | +9.9976 V | 111111111111 |
| $+7 / 8 \mathrm{FS}$ | +8.7500 V | 111000000000 |
| +3/4 FS | +7.5000 V | 110000000000 |
| +1/2 FS | +5.0000 V | 100000000000 |
| +1/4 FS | +2.5000 V | 010000000000 |
| +1LSB | +0.0024 V | 000000000001 |
| 0 | 0.0000 V | 000000000000 |

NOTE
Unipolar Operation $(0$ to $+10 \mathrm{~V})$

Table 4. MAS-1202 Unipolar Operation (0 to +10 V )

Table 3. MAS-0801 and MAS-1001 Bipolar Operation for Option 5

| Scale | Input Voltage | Straight Binary | Two's Complement |
| :--- | :---: | :---: | :---: | :---: |
| +FS -1 LSB | +4.9976 V | 111111111111 | 011111111111 |
| +3/4 FS | +3.7500 V | 111000000000 | 011000000000 |
| +1/2 FS | +2.5000 V | 110000000000 | 010000000000 |
| 0 | 0.0000 V | 100000000000 | 000000000000 |
| $-1 / 2 \mathrm{FS}$ | -2.5000 V | 010000000000 | 110000000000 |
| -3/4 FS | -3.7500 V | 001000000000 | 101000000000 |
| -FS +1 LSB | -4.9976 V | 000000000001 | 100000000001 |
| -FS | -5.0000 V | 000000000000 | 100000000000 |

NOTE
In Table 5, TWO'S COMPLEMENT (2SC) is accomplished by using the MSB output for Bit 1.

Table 5. MAS-1202 Bipolar Operation ( -5 V to +5 V )

FEATURES<br>8-Bit Accuracy - Guaranteed Monotonic<br>Ultra-High Speed - dc to 20 MHz Word Rates<br>Most Economical Video A/D<br>Smallest Available Complete A/D $-5.5^{\prime \prime} \times 4.38^{\prime \prime} \times 0.85^{\prime \prime}$<br>Self Contained - Includes Input Buffer, Encoder, Reference, Timing, and Buffered Parallel Output<br>\section*{APPLICATIONS}<br>Digitize Color Television at Up to Three or Four Times NTSC or PAL Color Subcarrier Frequencies<br>Video Time Base Correction and Frame Synchronization<br>Radar Signal Processing<br>Real Time Transient and Continuous Spectrum Analysis

## GENERAL DESCRIPTION

The Analog Devices' MATV series of A/D converters represent a major breakthrough in high-speed A/D technology. Providing conversion word rates from de to $11 \mathrm{MHz}, 16 \mathrm{MHz}$ and 20 MHz the MATV-0811, MATV-0816 and MATV-0820 are the lowest cost A/D converters in their performance class. As complete devices, they require only the addition of external power to accomplish precision video A/D conversion.
The use of internal hybrid microcircuit construction allows these modular A/D's to occupy a volume of only 21 cubic inches-about $1 / 5$ the volume of available comparable devices. They are housed in metal cases which not only shield the circuits from external RF interference, but aid in efficient heat dissipation. A choice of analog input voltages is available, including the industry standard 0 to +1 V at $75 \Omega$. The encode command input, data ready output, and the digital bit outputs are all TTL compatible. Designed to operate from either $\pm 12 \mathrm{~V}$ or $\pm 15 \mathrm{~V}$ analog and +5 V digital supplies (MATV-0811 and MATV-0816 also require -5.2 V ), the MATV series dissipate less than 8 watts. Their weight is $<10$ ounces due to enclosure rather than encapsulation. This technique facilitates rapid, inexpensive factory repair and aids in reliable printed circuit board mounting by the customer without extensive mechanical constraints or system engineering.
Relative de accuracy is $0.2 \%$ of full scale $\pm 1 / 2$ LSB when operating over the frequency range of dc to 20 MHz . The MATV series is designed to digitize color television signals at rates up to 20 MHz and is also ideally suited for other analog to digital conversion requirements, such as radar signal processing, laser pulse analysis, transient analysis, and medical electronics applications where real-time analysis and display of large quantities of information are required.


MATV-0811, MATV-0816 Block Diagram


MATV-0820 Block Diagram


## *Same as MATV-0811.

NOTES:
${ }^{1}$ Applies to a customer specified operating frequency, $\pm 10 \%$. Outside this range, accuracy may degrade to $\pm 0.3 \% \pm 1 / 2 \mathrm{LSB}$.
${ }^{2} \mathrm{AC}$ linearity expressed in terms of spurious in-band signals generated at specified encode rates. ${ }^{3}$ Pipeline delay not related to encode rate.
${ }^{4} \mathrm{DC}$ to 5 MHz while noise BW with slot frequency at 500 kHz .
${ }^{5}$ Time to achieve 8 -bit ( $0.2 \%$ ) accuracy after F.S. step input.
${ }^{6}$ For signals not exceeding $10 \%$ overvoltage, the A/D will recover to 8 -bit accuracy within 60 ns
after the signal returns to the specified range. Overvoltage inputs greater than $150 \%$ of $F$.S.
may damage input circuits and should be avoided.
${ }^{7}$ At maximum encode rate, 20 IRE unit subcarrier, not including quantization effects.
${ }^{8}$ Consult factory for other voltage, impedance and logic level options.
${ }^{9}$ The leading edge of the data ready pulse occurs approximately $10 n s$ before output data
changes. The trailing edge is recommended for strobing data into external circuits.
${ }^{9}$ For MATV-0811, the leading edge of the Data Ready pulse occurs approximately 15 ns before output data changes. The trailing edge is recommended for strobing data into external circuits For MATV-0816, the leading edge of the Data Ready pulse occurs approximately 10 ns before output data changes. The trailing edge is recommended for strobing data into external circuits. For MATV-0820, the leading edge of the Data Ready pulse occurs approximately simultaneously with output data changes. The trailing edge is recommended for strobing data into external circuits. This provides a minimum of 20 ns set-up time for external registers.
${ }^{10}$ The A/D's are calibrated at the factory at either $\pm 12 \mathrm{~V}$ or $\pm 15 \mathrm{~V}$ as a no-cost option. Other operating voltages within this range may be specified by the user at slight additional cost. Specifications subject to change without notice.

MECHANICAL OUTLINE AND DIMENSIONS
Dimensions shown in inches and (mm)



PINS ARE GOLD PLATED PER MIL-G-5204, TYPE II
NOTES:
dIMENSIONS AND LOCATION OF HOLD DOWN HOLES FOR MATV. 0820 ARE SHOWN ON THE MECHANICAL OUTLINE FIGURE BELOW. NOT AVAILABLE ON MATV 0811 AND 0816. DOT ON TOP INDICATES POSITION OF PIN 1.


MATV SERIES PIN DESIGNATIONS


Figure 1. MATV-0811 Timing Diagram at Maximum Sample Rate of 11 MHz


Figure 2. MATV-0816 Timing Diagram at Sample Rate of 14.3 MHz


Figure 3. MATV-0820 Timing Diagram Shown at an Encode Frequency of 20 MHz


Figure 4. Typical Differential Gain of MATV-0816 Operating at 15 MHz Word Rates

## ORDERING INFORMATION

Each MATV series A/D converter will be calibrated at $\pm 15 \mathrm{~V}$ as a standard. Order by model number either MATV-0811, MATV-0816 or MATV-0820.

## Optional Versions

The MATV series A/D's are available with a variety of options, including analog input range and impedance, encode command input impedance, encode word rate, power supply voltage calibration, etc. Any option other than what is shown on the data sheet will have longer delivery, since each non-standard device is built on a per order basis.
A complete listing of optional designators is available from either the factory or your local Analog Devices' sales office.


Figure 5. Typical Differential Phase of MATV-0816 Operating at 15 MHz Word Rates

## Device Marking

The MATV series A/D that you order will be marked with a series of alphanumerics which specifically designate the options built into the device. For the standard devices, these will be as follows:
MATV-0811 will be marked MATV-0811-1-BIN-15 for older devices, or MATV-0811-AA150 for newer devices.
MATV-0816 will be marked MATV-0816-0175 BIN 75143150 for older devices, or MATV-0816 ABBA143150 for newer devices.
MATV-0820 will be marked MATV-0820-0175 BIN 75 for older devices, or MATV-0820 ABAA for newer devices.

This information is provided so that there will be no confusion as to why information other than the basic model number appears on the device identification label, which might cause problems at a customers' incoming inspection.

## FEATURES

10 Bits @ 5 MHz Word Rate
One-27 Sq. In. PC Board
Built-In Track-and-Hold - 25ps Aperture Uncertainty
20MHz Analog Input Bandwidth
TTL Compatible
Low (10-Watt) Power Dissipation
Signal-To-Noise Ratio Greater Than 58dB
Noise Power Ratio Greater Than 49dB
Completely Repairable
APPLICATIONS

## Radar Digitizing

Digital Communications
Real Time Spectrum Analysis
High Resolution TV

## GENERAL DESCRIPTION

Analog Devices' model MOD-1005 is a very high-speed A/D converter capable of digitizing video input signals to 10 -bit. accuracy at random or periodic word rates of dc through 5 MHz . The MOD-1005 is truly a breakthrough in high-speed A/D technology. It is the most cost effective A/D in this speed category, combining small size and low power dissipation with low cost.
The MOD-1005 is constructed on a single printed circuit card which is intended for mounting on a system mother-board, and occupies only 27 square inches. Within this $\mathrm{A} / \mathrm{D}$ is the required sample/track and hold amplifier, encoder, timing circuits and output latches for a true simultaneous, all-parallel digital output.
The encode command input and digital outputs are TTL compatible. The A/D requires only an external encode command pulse and external power supplies for operation. NO external parts are required. Gain and offset potentiometers are provided on the card. The A/D is fully repairable either at the factory or in the field.
The MOD-1005 is ideally suited for systems requiring the ultimate in conversion speed and accuracy. Such applications include radar digitizing, digital communications, spectrum analysis, and many others. Each MOD-1005 is backed by Analog Devices' limited one year warranty.

| MODEL | MOD-1005 |
| :---: | :---: |
| RESOLUTION (FS = FULL SCALE) | 10 Bits (0.1\% FS) |
| LSB WEIGHT | 4 mV |
| ACCURACY (INCLUDING LINEARITY) @ DC | $\pm 0.05 \%$ Full Scale $\pm 1 / 2 \mathrm{LSB}$ |
| Monotonicity | Guaranteed |
| Differential Nonlinearity vs. Temperature | 0.0005\% of FS/ ${ }^{\circ} \mathrm{C}$ |
| Gain vs. Temperature | 0.01\% of FS $/{ }^{\circ} \mathrm{C}$ |
| DYNAMIC CHARACTERISTICS |  |
| AC Linearity ${ }^{1}$ | Spurious Signals $>59 \mathrm{~dB}$ below FS |
| Conversion Time | See Text |
| Conversion Rate (Word Rate) | dc to 5 MHz |
| Aperture Uncertainty (Jitter) | $\pm 25$ ps max |
| Aperture Time | 45 ns ( $\pm 10 \mathrm{~ns}$ from unit to unit) |
| Signal to Noise Ratio (rms signal to rms noise) | 58 dB min at 500 kHz analog input |
| Noise Power Ratio ${ }^{2}$ | 49 dB min |
| Transient Response (Full Scale Step Input) | 10-Bit (0.05\%) Accuracy within 50ns |
| Overvoltage Recovery Time |  |
| Recovers to 10-bit accuracy after |  |
| $2 \times \mathrm{FS}$ input overvoltage in | 200ns |
| Input Bandwidth (small signal, 3 dB ) | 20 MHz min |
| Input Bandwidth (large signal, 3 dB ) | 15 MHz min flat within $\pm 0.1 \mathrm{~dB}$, dc through 5 MHz |
| INPUT |  |
| Voltage Range | $\pm 2.048 \mathrm{~V} \mathrm{FS}$ |
|  | $\pm 4 \mathrm{~V}$ Absolute max |
| Impedance | $50 \Omega$ |
| Offset Voltage | Adjust to 0 with On Board Potentiometer |
| Offset vs. Temperature | $0.01 \%$ Full Scale $/^{\circ} \mathrm{C}$ |
| Bias Current | 1 nA max |
| ENCODE COMMAND INPUT |  |
| Logic Levels, TTL Compatible | " 0 " = 0 to +0.4 V |
|  | " 1 " $=+2.4 \mathrm{~V}$ to +5 V |
| Logic Loading | 2 Standard TTL Gates |
| Rise and Fall Times | 10ns max |
| Duration Min/Max | 20ns/60\% of Duty Cycle |
| Frequency (Random or Periodic) | de to 5 MHz |
| Sample Delay | 45 ns (unit to unit tolerance is $\pm 10 \mathrm{~ns}$ ) |
| DIGITAL DATA OUTPUT |  |
| Format | 10 Parallel Bits, NRZ |
| Logic Levels, TTL Compatible | " 0 " = 0 to +0.4 V |
|  | " 1 " $=+2.4 \mathrm{~V}$ to +5 V |
| Drive (Not Short Circuit Protected) | Up to 1 Schottky TTL or |
|  | 2 Standard TTL Loads |
| Time Skew | 10ns max |
| Coding | 2's Complement (2SC) |
| Conversion Time | See Text on the Next Page |
| POWER REQUIREMENTS | typ/max |
| +15V $\pm 5 \%$ | $150 / 170 \mathrm{~mA}$ |
| $-15 \mathrm{~V} \pm 5 \%$ | $150 / 170 \mathrm{~mA}$ |
| $-6 \mathrm{~V} \pm 4 \%$ | $300 / 350 \mathrm{~mA}$ |
| +5V $\pm 5 \%$ | $350 / 400 \mathrm{~mA}$ |
| $-5 \mathrm{~V} \pm 5 \%$ | $500 / 550 \mathrm{~mA}$ |
| Power Consumption | 10 Watts |
| TEMPERATURE RANGE |  |
| Operating | 0 to $+70^{\circ} \mathrm{C}$ |
| Storage | $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Cooling Requirements | 100 Linear Feet Per Min (LFPM) |
| PHYSICAL CHARACTERISTICS |  |
| Construction | Single Printed Circuit Card |
| NOTES: |  |
| ${ }^{1}$ AC linearity expressed in terms of spurious in-band signals generated as specified encode rates, with de to 2.5 MHz analog input. |  |
| ${ }^{2} \mathrm{DC}$ to 2.4 MHz white noise BW with Slot frequency of 512 kHz . |  |
| Specifications subject to change without notice. | - . |

OUTLINE DIMENSIONS
Dimensions shown in inches (mm).


## CONVERSION TIME

Output data is valid two encode command clock periods plus 200ns after application of an initial encode command pulse. Due to the pipeline delay effect of the $A / D$, a total of three encode command pulses are required to shift the data to the output of the A/D. For example, with a 5 MHz encode rate, data is valid 600 ns after the application of the first encode

PIN DESIGNATIONS

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | -5V | 16 | BIT 7 |
| 2 | ENCODE COMMAND | 17 | BIT 8 |
| 3 | GND* | 18 | BIT 9 |
| 4 | +5V | 19 | BIT 10 LSB |
| 5 | GND* | 20 | +15V |
| 6 | GND* | 21 | -15V |
| 7 | -6V | 22 | GND* |
| 8 | -6V | 23 | GND* |
| 9 | BIT 1 MSB | 24 | GND* |
| 10 | BIT 2 | 25 | GND* |
| 11 | BIT 3 | 26 | GND* |
| 12 | BIT 4 | 27 | GND* |
| 13 | BIT 5 | 28 | GND* |
| 14 | BIT 6 | 29 | GND* |
| 15 | GND* | 30 31 | GND* <br> ANALOG INPUT |

*ALL GROUND PINS ARE CONNECTED TOGETHER WITHIN THE MOD-1005

## ORDERING INFORMATION

Order model number MOD-1005 A/D converter. Mating pin sockets for the MOD-1005 are model number MSB-2 ( 31 required per A/D).
command pulse - assuming that two pulses occur after the first.

Use of the trailing edge of the encode command is recommended for strobing output data into external register (see Figure 1).


DATA $T_{N}$ (THE RESULT OF ENCODE COMAND $T_{N}$ ) OCCURS TWO CONVERSION PERIODS PLUS 200ns AFTER ENCODE COMMAND TN. FOR A 5 MHz WORD RATE AS SHOWN, DATA IS VALID 200ns AFTER THE THIRD ENCODE COMMAND PULSE OR $T_{N}+600 \mathrm{~ns}$. IN ALL CASES, THREE ENCODE COMMAND PULSES ARE REQUIRED FOR TRANSFER OF DATA TO THE OUTPUT, DUE TO THE PIPELINE DELAY EFFECT THROUGH THE A/D. NO DATA READY PULSE IS SUPPLIED.

Figure 1. MOD-1005 Timing Diagram

## GROUND CONNECTIONS

It should be noted that the MOD-1005 PC board has 13 ground pins. These are all connected to the ground plane on the board. For best results it is recommended that ALL of these pins be connected to a massive system or "mother board" ground plane.
CALIBRATION PROCEDURE (MOD-1005)
The MOD-1005 A/D is precisely calibrated at the factory before shipment, and should need no further calibration. However, if slight readjustments of the $A / D$ are required in the system, the following procedure should be followed. It should be remembered that the output coding of this A/D is $2 S C$.
Offset Adjustment
The offset is adjusted by varying potentiometer R33 with 0 volts applied to the analog input. To obtain the proper output
code, observe that the digital output is changing between 1111111111 and 0000000000 at this adjustment level. When properly adjusted a digital code of 0000000000 will represent analog input 1LSB above zero volts, and a digital code of 1111111111 will represent an analog input of 1LSB below zero volts.

## Gain Adjustment

The gain is adjusted by varying potentiometer R3. This adjustment is made by applying +2.042 V (FS $-11 / 2 \mathrm{LSB}$ ) to the analog input and while monitoring the digital output, adjust R3 for the output code varying between 0111111110 and 0111111111 (FS). If the user needs to offset the entire range of the A/D, this can be accomplished by readjusting R33 as required. However, in this procedure, the offset should always be adjusted first.


A/D Converter Assembly

## FEATURES

$10-$ Bits @ 20 MHz Word Rates
One 35 Sq. In. PC Board
Built-In Track-and-Hold - 25ps Aperture
15MHz Large-Signal Input Bandwidth
ECL Compatible
Signal-to-Noise Ratio Greater Than 56dB
Noise Power Ratio Greater Than 45 dB
APPLICATIONS
Television Digitizing
Radar Digitizing
Medical Instrumentation
Digital Communications
Spectrum Analysis
Sonar Digitizing

## GENERAL DESCRIPTION

The Analog Devices' model MOD-1020 is an ultra-high-speed A/D converter capable of digitizing video input signals to 10 bit accuracy at word rates through 20 MHz . The MOD-1020 is another in the series of state-of-the-art A/D converters from Analog Devices that employs the unique digital correcting subranging (DCS) conversion technique to virtually eliminate errors normally associated with subranging type A/D converters. No other A/D converter commercially available offers the user the speed and accuracy attainable with the MOD-1020.
The MOD-1020 is constructed on a single printed circuit card which is intended for mounting on a system mother board and occupies only 35 square inches. The A/D is complete with internal track-and-hold, encoder, timing circuitry, references, and latched output. It produces a true all-parallel digital output.

The encode command input, digital outputs, and data ready output are balanced ECL compatible. The A/D requires only an external encode command input pulse and external power supplies for operation. The analog input impedance is at least $500 \Omega$, so that the user can easily terminate the A/D with lower impedances in his system. Gain and offset potentiometers are provided on the card so that the A/D can be operated in either the unipolar or bipolar modes. The $A / D$ is fully repairable.
The MOD-1020 is ideally suited for systems requiring the ultimate in conversion speed and accuracy. Such applications include radar digitizing, digital communications (baseband digitizing), composite color television digitizing, spectrum analysis, medical instrumentation, and many others. Each MOD1020 is backed by Analog Devices' limited one-year warranty.


Differential Phase - Generator Differential Gain - Generator and Vectorscope Back-to-Back and Vectorscope Back-to-Back No A/D Conversion

No $A / D$ Conversion


Differential Phase - Model MOD-1020 ADC and Model $4120 E$ DAC Back-to-Back 14.4MHz Conversion (Word) Rate


Differential Gain - Model MOD. 1020 and Model $4120 E$ DAC Back-to-Back 14.4 MHz Conversion (Word) Rate

The above waveforms were obtained utilizing a Tektronix Model 149A N.T.S.C. Test Signal Generator with a 20 IRE unit TV test signal output. The display (output) was obtained using a Tektronix Model 520A Vectorscope.



OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).



FOR IV P.P INPUT RANGE, CONNECT ANALOG INPUT TO PIN 9 . AND CONNECT
PINS 9 AND 10 TOGETHER. UNTERMINATED INPUT IMPEDANCE IS $500 \Omega$.
GAIN ADJUSTMENT RANGE (R25) IS $\pm 20 \%$ MIN. FOR $2 V$ PPA INPUT RANGE,
CONNECT ANALOG INPUT TOPPN O. PIN 10 IS LEFT DISCONNECTED. UN-
TERMINATED
(R25) IS $\pm 20 \%$.
TO OBTAIN THE DESIRED TERMINATED INPUT IMPEDANCE CONNECT
THE APPROPRIATE EXTERNAL TERM INATING RESISTOR BETWEEN THE
ANALOG INPUT PIN(S) AND GROUND. AS SHOWN IN THE ABOVE EXAMPLES
INPTT IMPEDANCES GREATER THAN $100 \Omega$ WILL RESULT IN LOSS OF INPUT
BANDWIDTH AND SHOULD BE AVOIDED.
THE OFFSET POTENTIOMETER (R4) HAS SUFFICIENT RANGE TO ALLOW
THE USER TO OPERATE THE ADC IN EITHER THE UNIPOLAR OR BIPOLAR
MODE. THE ADC'S ARE CALIBRATED IN THE BIPOLAR CONFIGURATION AT
THE FACTORY.
MOD-1020 Analog Input Range Options

## OFFSET AND GAIN ADJUSTMENT

The offset of the ADC is adjusted by varying potentiometer R4. Apply an input voltage to the analog input corresponding to positive full scale. Adjust R4 such that the digital output is changing between 1111111111 and 1111111110.
The gain of the ADC is adjusted by varying potentiometer R25. Apply an input voltage to the analog input that corre-
sponds to negative full scale. Adjust R25 such that the digital output is changing between 0000000000 and 0000000001 .
In the foregoing, the ADC is calibrated to have a unipolar positive transfer function. If bipolar input range is required, adjust R4 to offset the entire input by one-half of the full scale input.

In setting the gain, always adjust R4 first to obtain the correct setting for full scale positive input.


Location of Adjustment Potentiometers

## ORDERING INFORMATION

IMPORTANT-THE ENCODE RATE OF THE MOD-1020 MUST BE SPECIFIED BY THE CUSTOMER AS SHOWN BELOW:
ORDER MODEL NUMBER: MOD-1020- "XXX", where "XXX" is to be specified by the customer. "XXX" represents the encode word rate in MHz with the decimal place assumed to be (but not shown) between the second and third places. Full 10 -bit accuracy will be maintained within $\pm 12 \%$ of this
specified frequency, up to a maximum of 21 MHz . For example, a device specified as MOD-1020-200 is for operation at 20.0 MHz and will maintain accuracy from 17.6 MHz to 21 MHz .

For encode rates of 10 MHz or less, the MOD-1020 will maintain full accuracy from dc to 10 MHz . For encode frequencies of 10 MHz or less, order MOD-1020-100.
Mating sockets for the MOD-1020 are model number MSB-2 (36 required per A/D).

# 12-Bit Video Analog to Digital Converter MOD-1205 

FEATURES<br>12 Bits @ 5 MHz Word Rate<br>One-27 Sq. In. PC Board<br>Built-In Track-and-Hold - 25ps Aperture Uncertainty<br>15MHz Analog Input Bandwidth<br>TTL Compatible<br>Low (13-Watt) Power Dissipation<br>Signal-to-Noise Ratio Greater Than 66dB<br>Noise Power Ratio Greater Than 56dB<br>Completely Repairable<br>APPLICATIONS<br>Radar Digitizing<br>Digital Communications<br>Real Time Spectrum Analysis<br>Signature Analysis

## GENERAL DESCRIPTION

Analog Devices' model MOD-1. 205 is a very high-speed A/D converter capable of digitizing video input signals to 12 -bit accuracy at random or periodic word rates of dc through 5 MHz . The MOD-1205 is truly a breakthrough in high-speed A/D technology. It utilizes the latest state-of-the-art conversion technique called digital correcting subranging (DCS) to effectively eliminate errors normally associated with subranging type ADCs. It is the most cost effective A/D in this speed category, combining small size and low power dissipation with low cost.
The MOD-1205 is constructed on a single printed circuit card which is intended for mounting on a system mother board and occupies only 27 square inches. Within this $A / D$ is the required sample/track-and-hold amplifier, encoder, timing circuits and output latches for a true simultaneous, all-parallel digital output.
The encode command input and digital outputs are TTL compatible. The A/D requires only an external encode command pulse and external power supplies for operation. NO external parts are required. Gain and offset potentiometers are provided on the card. The A/D is fully repairable either at the factory or in the field.
The MOD-1205 is ideally suited for systems requiring the ultimate in conversion speed and accuracy. Such applications include radar digitizing, digital communications, spectrum analysis, and many others. Each MOD-1205 is backed by Analog Devices' limited one year warranty.


OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


| MODEL | MOD-1205 |
| :---: | :---: |
| RESOLUTION (FS = FULL SCALE) | 12 Bits (0.024\% FS) |
| LSB WEIGHT | 1 mV |
| ACCURACY (INCLUDING LINEARITY) @ DC | $\pm 0.0125 \%$ Full Scale $\pm 1 / 2$ LSB |
| Monotonicity | Guaranteed ( 0 to $+70^{\circ} \mathrm{C}$ ) |
| Nonlinearity vs. Temperature | 0.0005\% of $\mathrm{FS} /{ }^{\circ} \mathrm{C}$, max |
| Gain vs. Temperature | 0.002\% of FS $/{ }^{\circ} \mathrm{C}$, typ; $0.005 \%$ of FS $/{ }^{\circ} \mathrm{C}, \max$ |
| DYNAMIC CHARACTERISTICS |  |
| AC Linearity ${ }^{1}$ (dc to 1 MHz ) | Spurious Signals $>70 \mathrm{~dB}$ below FS, max |
| ( 1 MHz to 2.5 MHz ) | Spurious Signals $>65 \mathrm{~dB}$ below FS, max $;>68 \mathrm{~dB}$, typ |
| Conversion Time | See Text and Timing Diagram |
| Conversion Rate (Word Rate) | dc to 5 MHz |
| Aperture Uncertainty (Jitter) | $\pm 25$ ps max |
| Aperture Time | 30 ns ( $\pm 10 \mathrm{~ns}$ from unit to unit) |
| Signal to Noise Ratio ${ }^{2}$ | 66 dB min; 68 dB , typ |
| Noise Power Ratio ${ }^{3}$ | 56 dB min, 58 dB typ |
| Transient Response ${ }^{4}$ | 12-Bit (0.0125\%) Accuracy within 200ns |
| Overvoltage Recovery Time ${ }^{5}$ | 200ns |
| Input Bandwidth (small signal, 3 dB ) | 15 MHz min |
| Input Bandwidth (large signal, 3dB) | 10 MHz min; flat within $\pm 0.1 \mathrm{~dB}$, dc through 5 MHz |
| ANALOG INPUT |  |
| Voltage Range | $\pm 2.048 \mathrm{~V}$ FS |
|  | $\pm 4 \mathrm{~V}$ Absolute max |
| Impedance | $400 \Omega$ with pin 30 open, $50 \Omega$ with pin 30 grounded |
| Offset Voltage | Adjust to 0 with On Board Potentiometer |
| Offset vs. Temperature | 0.002\% FS $/{ }^{\circ} \mathrm{C}$, ryp; $0.005 \%$ of $\mathrm{FS} /{ }^{\circ} \mathrm{C}$, max |
| Bias Current | 1 nA max |
| ENCODE COMMAND INPUT |  |
| Logic Levels, TTL Compatible | " 0 " = 0 to +0.4 V |
|  | " 1 " $=+2.4 \mathrm{~V}$ to +5 V |
| Logic Loading | 2 Standard TTL Gates |
| Rise and Fall Times | 10ns max |
| Duration min/max | 25ns/50\% of Duty Cycle |
| Frequency (Random or Periodic) | dc to 5 MHz |
| DIGITAL DATA OUTPUT |  |
| Format | 12 Parallel Bits, NRZ |
| Logic Levels, TTL Compatible | " 0 " $=0$ to +0.4 V |
|  | " 1 " $=+2.4 \mathrm{~V}$ to +5 V |
| Drive (Not Short Circuit Protected) | Up to 1 Schottky TTL or |
|  | 2 Standard TTL Loads |
| Time Skew | 10ns max |
| Coding | Offset Binary (OBN) or 2's complement (2SC) |
| Conversion Time | See Text on the Next Page |
| POWER REQUIREMENTS |  |
| +15V $\pm 5 \%$ | 200mA |
| $-15 \mathrm{~V} \pm 5 \%$ | 150 mA |
| $-6 \mathrm{~V} \pm 4 \%$ | 700 mA |
| +5V $\pm 5 \%$ | 800 mA |
| Power Consumption | 13 Watts |
| TEMPERATURE RANGE |  |
| Operating | 0 to $+70^{\circ} \mathrm{C}$ |
| Storage | $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Cooling Requirements | 500 Linear Feet Per Min (LFPM) © $+70^{\circ} \mathrm{C}$ |
| PHYSICAL CHARACTERISTICS Construction | Single Printed Circuit Card |
| NOTES: |  |
| ${ }^{1}$ AC linearity expressed in terms of spurious in-band signals generated at specified encode rates at analog input frequencies ( ). |  |
| ${ }^{2}$ rms signal to rms noise at 500 kHz analog input. |  |
| ${ }^{3} \mathrm{dc}$ to 2.4 MHz white noise bandwidth with slot frequency of 512 kHz . |  |
| ${ }^{4}$ For full-scale step input, attains 12 -bit accuracy in time specified. |  |
| ${ }^{5}$ Recovers to 12 -bit accuracy after $2 \times$ FS input overvoltage in time specified. |  |
| Specifications subject to change without notice. |  |

$\square$

| PIN | FUNCTION |
| :---: | :--- |
| 1 | ENCODE COMMAND |
| 2 | GND |
| 3 | $+5 V$ |
| 4 | GND |
| 5 | GND |
| 6 | $-6 V^{\circ}$ |
| 7 | -6 V |
| 8 | BIT 1 |
| 9 | BIT 1 (MSB) |
| 10 | BIT 2 |
| 11 | BIT 3 |
| 12 | BIT 4 |
| 13 | BIT 5 |
| 14 | BIT 6 |
| 15 | BIT 7 |
| 16 | BIT 8 |


| PIN | FUNCTION |
| :--- | :--- |
| 17 | BIT 9 |
| 18 | BIT 10 |
| 19 | BIT 11 |
| 20 | B1T 12 (LSB) |
| 21 | $+15 V$ |
| 22 | $-15 V$ |
| 23 | GND* |
| 24 | GND* |
| 25 | GND* |
| 26 | $+5 V$ |
| 27 | $-6 V$ |
| 28 | GND* |
| 29 | GND* |
| 30 | TERMINATION |
| 31 | GND* |
| 32 | ANALOG INPUT |

-ALL GROUND PINS ARE CONNECTED TOGETHER WITHIN THE MOD- 1205


NOTE: WITH PIN 30 OPEN, ANALOG INPUT IMPEDANCE IS 400ת. WITH PIN 30 GROUNDED. ANALOG IMPEDANCE IS $50 \Omega$.

## MOD-1205 Block Diagram

## ORDERING INFORMATION

Order model number MOD-1205 A/D converter. Mating pin sockets for the MOD-1205 are model number MSB-2 (32 required per A/D).
CONVERSION TIME
Output data is valid two encode command clock periods plus $275 \mathrm{~ns} \pm 25 \mathrm{~ns}$ after application of an initial encode command pulse. Due to the pipeline delay effect of the A/D, a total of
three encode command pulses are required to shift the data to the output of the A/D. For example, with a 5 MHz encode rate, data is valid $675 \mathrm{~ns} \pm 25 \mathrm{~ns}$ after the application of the first encode command pulse-assuming that two pulses occur after the first.

Use of the trailing edge of the encode command is recommended for strobing output data into external register (see Figure 1).


DATA $T_{N}$ (THE RESULT OF ENCODE COMMAND $T_{N}$ ) OCCURS TWO CONVERSION PERIODS PLUS $275 \mathrm{~ns} \pm 25 \mathrm{nS}$ AFTER ENCODE COMMAND $T_{N}$. FOR A 5 MHz WORD RATE AS SHOWN, DATA IS VALID $275 \mathrm{~ns} \pm 25 \mathrm{~ns}$ AFTER THE THIRD ENCODE COMMAND PULSE OR $T_{N}+675 \mathrm{~ns} \pm 25 \mathrm{~ns}$. in ALL CASES, THREE ENCODE COMMAND PULSES ARE REQUIRED FOR TRANSFER OF DATA TO THE OUTPUT, DUE TO THE PIPELINE DELAY EFFECT THROUGH THE A/D. NO DATA READY PULSE IS SUPPLIED.

Figure 1. MOD-1205 Timing Diagram

## GROUND CONNECTIONS

It should be noted that the MOD-1205 PC board has 9 ground pins. These are all connected to the ground plane on the board. For best results it is recommended that ALL of these pins be connected to a massive system or "mother board" ground plane.

## CALIBRATION PROCEDURE (MOD-1205)

The MOD-1205 A/D is precisely calibrated at the factory before shipments and should need no further calibration. However, if slight readjustments of the A/D are required in the system, the following procedure should be followed. This procedure refers to a binary output.

Offset Adjustment
The offset is adjusted by varying potentiometer R 22 with 0 volts applied to the analog input. To obtain the proper output
code, observe that the digital output is changing between 100000000000 and 011111111111 at this adjustment level. When properly adjusted a digital code of 100000000000 will represent analog input 1LSB above zero volts, and a digital code of 011111111111 will represent an analog input of 1 LSB below zero volts.

## Gain Adjustment

The gain is adjusted by varying potentiometer R2. This adjustment is made by applying +2.0465 V (FS $-11 / 2 \mathrm{LSB}$ ) to the analog input and while monitoring the digital output, adjust R2 for the output code varying between 111111111110 and 111111111111 (FS). If the user needs to offset the entire range of the $A / D$, this can be accomplished by a readjusting R22 as required. However, in this procedure, the offset should always be adjusted first.


Location of Adjustment Potentiometers

# Voltage-to-Frequency \& Frequency-to-Voltage Converters 

Page
Selection Guide ..... 12-3
General Information; Factors in Choosing VFCs and FVCs ..... 12-4
450 10kHz Voltage to Frequency Converter ..... 12-7
451100 kHz to 20 kHz Adjustable Frequency to Voltage Converter ..... 12-11
4531 kHz to 200 kHz Adjustable Frequency to Voltage Converter ..... 12-11
45420 kHz Voltage to Frequency Converter ..... 12-7
45610 kHz Voltage to Frequency Converter ..... 12-7
458 100kHz Voltage to Frequency Converter ..... 12-17
4601 MHz Voltage to Frequency Converter ..... 12-17

In this Selection Guide, V/F and F/V Converters are listed in separate tables, in order of increasing maximum frequency range. Complete descriptions, specifications, and applications information can be found in the data sheets. General information regarding VFCs and FVCs can be found in the following pages. Specifications are typical at rated supply voltage and load, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, except where noted.

## VOLTAGE-TO-FREQUENCY CONVERTERS

| Max F.S. <br> Frequency | Model | Brief Description | $\begin{aligned} & \text { Vol I } \\ & \text { Page } \end{aligned}$ | Vol II Page |
| :---: | :---: | :---: | :---: | :---: |
| 10 kHz | 450 | $0.005 \%$ max nonlinearity, max tempcos: offset $-20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$; gain $-25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | - | 12-7 |
| 10 kHz | 456 | $0.02 \%$ max nonlinearity, max tempcos: offset $-100 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$; gain $-80 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | - | 12-7 |
| 20 kHz | 454 | $0.005 \%$ max nonlinearity, max tempcos: offset $-20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$; gain $-25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | - | 12-7 |
| 100 kHz | AD537 | $0.07 \%$ max nonlinearity, low power, max tempcos: offset $-1 \mu \mathrm{~V} \rho^{\circ} \mathrm{C}(\mathrm{K})$; gain $-50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}(\mathrm{K})$ | 12-7 | - |
| 100 kHz | 458 | $0.01 \%$ nonlinearity, <br> max tempcos: offset $-30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$; gain $-5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | - | 12-17 |
| 500 kHz | ADVFC32 | $\pm 0.01 \%$ of max nonlinearity, max tempcos: offset $-30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$; gain $-100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | 12-17 | - |
| 1 MHz | 460 | $0.015 \%$ nonlinearity, max tempcos: offset $-30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$; gain $-15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | - | 12-17 |
| 1 MHz | AD650 | $\pm 0.01 \%$ max nonlinearity, <br> max tempcos: offset $-10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$; gain $-100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | 12-15 | - |

FREQUENCY-TO-VOLTAGE CONVERTERS

| Max F.S. <br> Frequency | Model | Brief Description | Vol I <br> Page | Vol II <br> Page |
| :--- | :--- | :--- | :--- | :--- |
| $100 \mathrm{~Hz}-20 \mathrm{kHz}$ | 451 | $0.008 \%$ max nonlinearity, 30 ms to full scale, <br> max gain tempco $-50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $12-21$ | $12-11$ |
| Adjustable | $0.008 \%$ max nonlinearity, 4 ms to full scale, <br> max gain tempco -50 ppm <br> ${ }^{\circ} \mathrm{C}$ | $12-21$ | $12-11$ |  |
| Adjustable | 453 |  |  |  |

## Orientation

## Voltage-to-Frequency \& Frequency-to-Voltage Converters

## VOLTAGE-TO-FREQUENCY CONVERTERS

Voltage-to-frequency converters (VFC's) convert analog voltage or current levels to pulse trains or square waves in a logiccompatible form (usually TTL) at frequencies that are accurately proportional to the analog quantity. The output continuously tracks the input signal, responding directly to changes in the input signal; external-clock synchronization is not required. V/f converters find applications in analog-to-digital converters with high resolution, long-term high-precision integrators, two-wire high-noise-immunity digital transmission, and digital voltmeters.

## FREQUENCY-TO-VOLTAGE CONVERTERS

Frequency-to-voltage converters (FVC's) perform the inverse operation; they accept a wide variety of periodic waveforms and produce an analog output proportional to frequency. Combining adjustable threshold, gain, and output offset with low linearity-error, F/V converters offer economical solutions to a wide variety of applications where it is required to convert frequency to an analog voltage. Examples are motor-speed controllers, power-line frequency monitors, and VCO stabilization circuits. In analog-to-analog data transmission, they convert serially transmitted data in the form of pulse streams back to analog voltage.
Applications of both forms of conversion, as appropriate to specific device types, are illustrated with varying degrees of detail on the individual data sheets.

## FACTORS IN CHOOSING VFC's AND FVC's

Voltage-to-frequency converters are available from Analog Devices in both module- and monolithic-IC- form. The output of modular types, ranging from 10 kHz to 1 MHz F.S., is a train of pulses of constant height and width, with very low duty cycle for small analog inputs. The technical data in this volume embrace exceptionally high performance (low-drift and high-resolution) V/F converters, in the form of encapsulated modules. As the Selection Guide indicates, there is also technical data, to be found in Volume 1 , on a range of monolithic V/F converters, including ADI's unique AD537, which has symmetrical square-wave output, and both voltage and temperature references-and including devices
screened to the requirements of MIL-STD-883B and chips for hybrid assembly. Apart from performance specifications, the tradeoffs between module and IC are as follows: modular VFCs have the advantages of completely specified performance; they do not rely on the specifications of critical external components, because the complete selfcontained functional package requires no external components; trims are optional. IC's, on the other hand, have the advantages of lower cost and smaller size, and-in the case of the AD537-versatility of output and input connections, lower offset drift, flexibility of frequency range, low power, singlesupply operation, low external-component count, plus builtin voltage-and temperature-references. Modules offer better linearity, lower gain drift, and higher full-scale frequencies.

The most-popular VFC designs (Figure 1) contain an integrator, which charges at a rate proportional to the value of the input signal. Each time the integrator's charge has been increased by a precisely metered increment, the threshold crossing produces a pulse of accurately known area. The pulse serves both as the output (via a buffer) and as a subtractive charge


Figure 1. Block Diagram - Models 458, 460 VFC's
increment to reduce the integrator's net charge. The next pulse is triggered when the net integral has again reached the threshold. The relationship between the pulse rate and the input level is linear.


Figure 2. Block Diagram - Models 451 \& 453 FVCs
Frequency-to-voltage-converter modules (Figure 2) average a train of equal-area pulses that are generated internally by a precision charge dispenser, in response to each crossing of an input threshold. The analog output voltage is proportional to the sum of the pulse areas over a given period.

## SPECIFICATIONS

The salient specifications for VFC's are (non)linearity, as a percentage of full-scale frequency; frequency range, the greater the frequency range, the greater the resolution for a given counting period; full-scale-calibration error; gain-temperature coefficient, in ppm of signal per ${ }^{\circ} \mathrm{C}$, where "gain" is the ratio of full-scale frequency to full-scale voltage, input-offset temperature coefficient; overrange capability, within rated specifications, and step response, the worst-case time interval required for the frequency to respond to a full-scale-step input change.
For FVC's, important specs, in addition to accuracy specs corresponding to the above, include output ripple (for specified input frequencies), thresbold (for recognition that another cycle has been initiated, and for versatility in interfacing various types of sensors directly), bysteresis, to provide a degree of insensitivity to noise superimposed on a slowly-varying input waveform, and dynamic response (important in motor control).
Definitions of some critical specifications, and the conditions for adjusting or measuring them, are detailed on individual data sheets.

FEATURES<br>Low Cost<br>Low Nonlinearity: $\pm 50 \mathrm{ppm}$ max; Model 450K, 454 K<br>High Stability: $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max; Model $450 \mathrm{~K}, 454 \mathrm{~K}$<br>Versatility: Voltage or Current Inputs; Model 454J/K 10V or 20V Full Scale Inputs Bipolar Inputs; Model 454J/K<br>Wide Dynamic Range: >86dB; Model 454J/K<br>Meet MIL-STD-202E Environmental Testing<br>TTL/DTL Compatible Output<br>APPLICATIONS<br>Long Term Precision Integrator<br>Ratiometric Measurements<br>High CMV Analog Isolator<br>A/D Converter with 13-Bit Accuracy<br>2 Wire High Noise Immunity Digital Transmission

## GENERAL DESCRIPTION

Models 450, 454 and 456 comprise a new family of modular voltage to frequency converters that provide exceptional linearity and temperature stability over a wide input signal dynamic range. Available in two convenient full scale frequency ranges of 10 kHz or 20 kHz , these new low cost models can be easily applied to perform $\pm 0.01 \%$ analog measurements while directly interfacing with digital circuits.

## WHERE TO USE MODELS 450, 454 AND 456

Pin compatible with existing popular models, these new designs offer economical solutions to a range of demanding applications; in Chemical Analysis and Gas Chromatography - as longterm precision integrators; in Process Control and Remote Data Acquisition Systems - two wire data transmission over long distances; in $31 / 2$ digit DVM's - as low-cost A/D converters featuring monotonic 13 -bit performance and no missing codes; in Blood Analysis - accurate ratiometric measurements over wide dynamic range; in Medical Instruments - isolation using single low cost optical isolator; in Test Instrumentation - as low cost programmable square wave generators.

## MODEL SELECTION GUIDE

These compact modules are available in six versions with performance features aimed at meeting key application requirements:

Economy, 10kHz: Model 456 offers the lowest cost for applications requiring $0.1 \%$ ( 10 -bit) accuracy. Available in two selection grades, model 456J has $0.03 \%$ max nonlinearity with $120 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max gain drift; model 456 K offers $0.02 \%$ max nonlinearity and $80 \mathrm{ppm} / /^{\circ} \mathrm{C}$ gain drift.
High Performance, 10kHz: For all general purpose applications, model 450 should be considered. Nonlinearity is $0.01 \%$ max

( 450 J ) and $0.005 \% \max (450 \mathrm{~K})$ with full scale gain drift guaranteed at $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max (450 \mathrm{~J})$ and $25 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max (450 \mathrm{~K})$. Model 450 K can achieve $0.005 \%$ (14-bit) accuracy over the 1 mV to +15 V signal range.
Versatility: Model 454 accepts 0 to +20 V or 0 to 0.67 mA inputs and can be operated with bipolar signals up to $\pm 10 \mathrm{~V}$. Nonlinearity is $0.01 \% \max (454 \mathrm{~J})$ and $0.005 \% \max (454 \mathrm{~K})$; gain drift is $50 \mathrm{ppm} / /^{\circ} \mathrm{C} \max (454 \mathrm{~J})$ and $25 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max (454 \mathrm{~K})$.

## DESIGN APPROACH - PRECISION CHARGE BALANCE

All models incorporate a superior charge balance technique that results in high linearity and temperature stability. Linearity is maintained for inputs below 1 mV and operation is free of latch-up.


Figure 1. Block Diagram - Models 450 and 456


Figure 2. Block Diagram - Model 454

|  |  | HIGH PERFORMANCE 450 10 kHz | VERSATILE 20kHz 454 |
| :---: | :---: | :---: | :---: |
| MODEL | J $\quad 1 \quad \mathbf{K}$ | J $\quad 1 \quad \mathbf{K}$ | J K |
| TRANSFER FUNCTION <br> Voltage Input <br> Current Input | $f_{\mathrm{OUT}}=\left(10^{3} \frac{\mathrm{~Hz}}{\mathrm{~V}}\right) \mathrm{e}_{\mathbb{N}}$ | $f_{\text {OUT }}=\left(10^{3} \frac{H z}{V}\right) e_{\text {IN }}$ | $\begin{aligned} & \mathrm{f}_{\text {OUT }}=\left(10^{3} \frac{\mathrm{~Hz}}{\mathrm{~V}}\right) \mathrm{e}_{\mathrm{IN}} \\ & \mathrm{f}_{\text {OUT }}=\left(3 \times 10^{4} \frac{\mathrm{~Hz}}{\mathrm{~mA}}\right) \mathrm{i}_{\mathrm{IN}} \end{aligned}$ |
| ANALOG INPUT <br> Voltage Signal Range ( $e_{\mathrm{IN}}$ ) <br> Current Signal Range ( $\mathrm{i}_{\mathrm{IN}}$ ) <br> Overrange <br> Impedance ( $\mathrm{e}_{\mathrm{IN}}$ ) <br> Impedance ( $\mathrm{i}_{\mathrm{NN}}$ ) <br> Max Safe Input Voltage ( $e_{\mathrm{iN}}$ ) <br> Max Safe Input Current ( $\mathrm{i}_{\mathbf{I N}}$ ) | $\begin{gathered} 0 \text { to }+10 \mathrm{~V} \max \\ 50 \% \min \\ 20 \mathrm{k} \Omega \\ +25 \mathrm{~V},-\mathrm{V}_{\mathrm{s}} \end{gathered}$ | $\begin{gathered} 0 \text { to }+10 \mathrm{~V} \text { max } \\ - \\ 50 \% \min \\ 20 \mathrm{k} \Omega \\ -25 \overline{\mathrm{~V}},-\mathrm{V}_{\mathrm{s}} \end{gathered}$ | $\begin{gathered} 0 \text { to }+20 \mathrm{~V} \text { max } \\ 0 \text { to } 0.67 \mathrm{~mA} \text { min } \\ 10 \% \mathrm{~min} \\ 30 \mathrm{k} \Omega \\ 0 \Omega \\ +25 \mathrm{~V},-\mathrm{V}_{\mathrm{s}} \\ +1 \mathrm{~mA} \end{gathered}$ |
| ACCURACY <br> Warm-Up Time <br> Nonlinearity $\begin{aligned} & \mathrm{e}_{\mathbb{N}}=+1 \mathrm{mV} \text { to }+15 \mathrm{~V} \\ & \mathrm{e}_{\mathbb{N}}=+1 \mathrm{mV} \text { to }+22 \mathrm{~V} \end{aligned}$ <br> Full Scale Error ${ }^{1}$ <br> Gain <br> vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) <br> vs. Supply Voltage <br> vs. Time <br> Input Offset Voltage ${ }^{1}$ <br> vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) <br> vs. Supply Voltage <br> vs. Time | $\begin{gathered} 1 \text { minute } \\ \pm 0.03 \% \max \mid \pm 0.02 \% \max \\ - \\ (+1 / 2,+11 / 2) \% \max \\ \pm 120 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \mid \pm 80 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ \pm 400 \mathrm{ppm} / \% \\ \pm 150 \mathrm{ppm} / \mathrm{day} \\ \pm 10 \mathrm{mV} \\ \pm 100 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \\ \pm 10 \mathrm{ppm} / \% \\ \pm 20 \mu \mathrm{~V} / \text { day } \end{gathered}$ | $\begin{gathered} 1 \text { minute } \\ \pm 0.01 \% \max \mid \pm 0.005 \% \max \\ - \\ (+1 / 2,+1 / 2) \% \max \\ \pm 50 \mathrm{ppm} / /^{\circ} \mathrm{C} \max \mid \pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ \pm 200 \mathrm{ppm} / \% \max \\ \pm 100 \mathrm{ppm} / \mathrm{day} \\ \pm 5 \mathrm{mV} \max \\ \pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \mid \pm 20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \\ \pm 10 \mathrm{ppm} / \% \max \\ \pm 10 \mu \mathrm{~V} / \mathrm{day} \end{gathered}$ | $\begin{gathered} 1 \text { minute } \\ - \\ \pm 0.01 \% \max \pm 0.005 \% \max \\ (+1 / 2,+11 / 2) \% \max \\ \pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \mid \pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ \pm 200 \mathrm{ppm} / \% \max \\ \pm 100 \mathrm{ppm} / \mathrm{day} \\ \pm 5 \mathrm{mV} \max \\ \pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \mid \pm 20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \max \\ \pm 10 \mathrm{ppm} / \% \max \\ \pm 10 \mu \mathrm{~V} / \mathrm{day} \end{gathered}$ |
| RESPONSE <br> Settling Time for +10 V Step Input Overload Recovery Time | $\begin{aligned} & 120 \mu \mathrm{~s} \\ & 15 \mathrm{~ms} \end{aligned}$ | $\begin{aligned} & 120 \mu \mathrm{~s} \\ & 15 \mathrm{~ms} \end{aligned}$ | $\begin{aligned} & 120 \mu \mathrm{~s} \\ & 22 \mathrm{~ms} \end{aligned}$ |
| OUTPUT ${ }^{2}$ <br> Waveform <br> Pulse Width Rise/Fall Time Pulse Polarity Logic " 1 " (High) Level Logic " 0 " (Low) Level Capacitive Loading Fan Out Loading Impedance | train of TTL/DTL compatible pulses $50 \mu \mathrm{~s}$ <br> 200ns/100ns positive $+2.4 \mathrm{~V} \mathrm{~min}$ $+0.4 \mathrm{~V} \max$ <br> 1000 pF max <br> 10 TTL loads min $3.3 \mathrm{k} \Omega$ | ```train of TTL/DTL compatible pulses 50\mus 200ns/100ns positive +2.4V min +0.4V max 1000pF max 10 TTL loads min 3.3\textrm{k}2``` | ```train of TTL/DTL compatible pulses 25\mus 200ns/100ns positive +2.4V min +0.4V max 1000pF max 10 TTL loads min 3.3\textrm{k}\Omega``` |
| POWER SUPPLY ${ }^{3}$ <br> Voltage, Rated Performance <br> Voltage, Operating <br> Current, Quiescent | $\begin{gathered} \pm 15 \mathrm{~V} \mathrm{dc} \\ \pm(12 \text { to } 18) \mathrm{V} \mathrm{dc} \\ (+15,-9) \mathrm{mA} \end{gathered}$ | $\begin{gathered} \pm 15 \mathrm{~V} \mathrm{dc} \\ \pm(12 \text { to } 18) \mathrm{V} \text { dc } \\ (+15 ;-9) \mathrm{mA} \end{gathered}$ | $\begin{gathered} \pm 15 \mathrm{~V} \mathrm{dc} \\ \pm(12 \text { to } 18) \mathrm{V} \mathrm{dc} \\ (+15,-9) \mathrm{mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Rated Performance Operating Storage | $\begin{gathered} 0 \text { to }+70^{\circ} \mathrm{C} \\ -25^{\circ} \mathrm{C} \text { to }+80^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ | 0 to $+70^{\circ} \mathrm{C}$ <br> $-25^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ <br> $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 0 to $+70^{\circ} \mathrm{C}$ $-25^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| CASE SIZE | $1.5{ }^{\prime \prime} \times 1.5^{\prime \prime} \times 0.4^{\prime \prime}$ | $1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.4^{\prime \prime}$ | $1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.4^{\prime \prime}$ |

' Adjustable to zero; refer to Adjustment Procedure.
${ }^{2}$ Protected for continuous short-circuit to ground. CAUTION: DO NOT SHORT OUTPUT TO -15V SUPPLY.
Recommended AD1 power supply: model 904, $\pm 15 \mathrm{~V}$ @ 50 mA .
Specifications subject to change without notice.

| All Units Meet the Requirements of MIL-STD-202E as Outlined Below |  |  |
| :---: | :---: | :---: |
| TEST | METHOD | CONDITION |
| High Temperature Storage | 108A | D (Non-Operating) |
| Moisture Resistance | 106D | (10 Days) |
| Solderability | 208C |  |
| Thermal Shock | 107D | A (5 Cycles) |
| Terminal Strength | 211A | A (Pull Test; 10 lbs ) |
| Temperature Cycling | 102A | D ( $-55^{\circ} \mathrm{C} /+85^{\circ} \mathrm{C}$ ) |
| Vibration | 204C | B ( 15 g Peak) |
| Barometric Pressure | 105C | B ( $50,000 \mathrm{Feet)}$ |
| TABLE 1. Environmental Specifications |  |  |

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


MATING SOCKET AC1047

# Understanding the V/F Converter Performance 

## VOLTAGE TO FREQUENCY OPERATION

Models 450,454 and 456 provide accurate conversion of analog signals into a train of constant width and constant amplitude pulses at a rate directly proportional to the analog signal amplitude. The output continuously tracks the input signal responding directly to changes in the input signal; external clock synchronization is not required. The output pulse train is TTL/DTL compatible, permitting direct interface to low cost digital processing circuits.

Dynamic Range: Models 450 and 456 accept unipolar, single ended input signals from 0 V to +10 V with $50 \%$ minimum overrange. The corresponding output frequency is dc to 10 kHz as shown in Figure 3. Model 454 is designed for either bipolar or unipolar single ended input signals. It accepts 0 V to +20 V or 0 mA to 0.67 mA input signals directly with $10 \% \mathrm{~min}$ overrange; the corresponding output frequency is dc to 20 kHz .


Figure 3. Voltage-to-Frequency Transfer Curve

## ADJUSTMENT PROCEDURE

All models may be used directly with no external trim potentiometers required. Overall accuracy and dynamic range may be improved by using two optional trim adjustments as shown in Figures 6 and 7; FULL SCALE and OFFSET adjust. Low temperature coefficient trims must be used to maintain the drift specifications of the V/F model. The T.C. of the trim pot will add to the FULL SCALE DRIFT for each model as follows:

FULL SCALE DRIFT CONTRIBUTION =

$$
\left[\frac{\mathrm{R}_{\mathrm{ext}}}{\mathrm{R}_{\mathrm{ext}}+20 \mathrm{k} \Omega^{*}}\right] \times\left[\text { T.C. } \mathrm{R}_{\mathrm{ext}}\right] /{ }^{\circ} \mathrm{C}
$$

*30k $\Omega$, model 454

Calibration Procedure: Allow a five minute warm-up after initial power turn on. Using a precision, stable voltage source, set the input voltage, $\mathrm{e}_{\mathrm{IN}}$, to +1.00 mV . Adjust the OFFSET trim, $R_{0}$, for an output pulse interval of 1 second ( 1 Hz ). Set the input voltage to +10.000 V and adjust the FULL SCALE trim for an output pulse interval of $100 \mu \mathrm{~s}(10 \mathrm{kHz})$. The V/F may now be used without further adjustment.

## PERFORMANCE SPECIFICATIONS

Nonlinearity: Nonlinearity is specified as a \% of full scale input: 10 V for models 450 and 456 ; 20V for model 454 - and is guaranteed for each model over the specified input range: $0.005 \%$ max, models 450 K and $454 \mathrm{~K} ; 0.01 \%$ max, models 450 J and $454 \mathrm{~J} ; 0.03 \%$ max, model 456 J and $0.02 \%$ max, model 456 K . Typical nonlinearity performance is illustrated for model 450 J in Figure 4 . Below 1 mV input, nonlinearity error remains within the specified limits, but is masked by zero offset stability, input noise and adjustment accuracy.


Figure 4. Model 450J: Nonlinearity Error Versus Input Signal
Gain Temperature Stability: Gain drift is specified in ppm of input signal and is guaranteed for each model over the 0 to $+70^{\circ} \mathrm{C}$ temperature range. The curves of Figure 5 illustrate the drift limits for all models; typical performance is half the guaranteed limits.


Figure 5. Gain Frequency Drift (Worst Case)

## V/F INTERCONNECTION



Figure 6. Models 450/456


Figure 7. Model 454

EXTERNAL CONNECTIONS FOR VOLTAGE TO FREQUENCY OPERATION, WITH OPTIONAL INPUT OFFSET VOLTAGE AND FULL SCALE OUTPUT FREQUENCY ADJUSTMENTS
$R_{5}=$ FULL SCALE ADJUSTMENT; $500 \Omega$ (Use low T.C. Cermet. $<50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ or equivatent)
$R_{\mathrm{O}}=$ INPUT OFFSET ADJUSTMENT: $50 \mathrm{k} \Omega$ (Use low T.C. Cermet, $<50 \mathrm{ppm} / \mathrm{C}$ or equivalent)
$R_{\mathrm{c}}=20 \mathrm{M} \Omega$
CAUTION: DO NOT SHORT OUTPUT TO-15V

## OUTPUT FREQUENCY SCALING

Lowering Full Scale Frequency: The full scale frequency of a V/F converter can be reduced by three techniques; (1) adding a series trim potentiometer, such as $10 \mathrm{k} \Omega$, with the input; (2) adding a voltage divider network at the input; or (3) adding a digital divider at the output. Both input techniques (1) and (2), degrade the full scale gain drift by the added T.C. of the input resistors. By using a frequency divider connected to the V/F output, full scale frequency can be conveniently reduced without degradation of the converter's full scale drift performance. By adding successive frequency dividers, as illustrated in Figure 8, a precision, low-cost, voltage controlled square: wave generator can be designed.


Figure 8. Voltage Controlled Square Wave Generator Using Digital Dividers and V/F Converter

Offsetting Full Scale Frequency; Model 454: The summing input terminal of model 454 (in terminal) may be used to conveniently offset the output frequency to permit bipolar input signals up to $\pm 10 \mathrm{~V}$, as well as improve the dynamic response to low level input signals. As shown in Figure 9, a current is fed through an external resistor from a voltage reference to the current terminal. A low cost precision +10 V voltage reference, such as ADI model AD2700, is recommended to retain the stability and accuracy of model 454.
As illustrated in Figure 10, the output may also be scaled up so that low amplitude signals - (i.e. $\mathbf{e}_{\mathbf{I N}}=1 \mathrm{~V}-$ will give full scale output frequency $-\left(e_{0}=20 \mathrm{kHz}\right)$. The step response for a 1 volt input change improves to only $50 \mu \mathrm{~s}$, compared to 1 ms before offsetting.


Figure 9. Offsetting Model 454 Output for Bipolar Inputs


Figure 10. Offsetting Model 454 Output for Improved Dynamic Response

## SQUARE WAVE OUTPUT

Using a type D flip-flop connected to the output of the V/F converter offers a simple low cost technique to obtain a voltage controlled, variable frequency, square wave signal; see Figure 11. Using model 454 with current offsetting, a 10 kHz full scale square wave output can be achieved with 10 V input signal.


Figure 11. Square Wave Output Using Type D Flip-Flop

## CMOS/HNIL COMPATIBLE OUTPUT

The circuit shown in Figure 12 may be used to shift the output of the 450,454 or 456 from 0 to +5 V to 0 to +12 V , to provide a 4 V noise immunity for driving high noise immunity logic (HNIL) and CMOS logic.


Figure 12. Circuit for Shifting the Output of the 450, 454, 456 to Drive CMOS/HNIL Logic

## DYNAMIC RESPONSE

Overload Recovery: All models can safely withstand input overloads up to $+25 \mathrm{~V},-\mathrm{V}_{\mathrm{s}}$. Overload recovery time will depend on input polarity. Worst case overload recovery occurs following a sustained negative overload. Following removal of the overload, the input must be driven positive to restore normal operation. The recovery time depends upon the input voltage applied after removal of the overload and is given by:

$$
\begin{aligned}
& \text { Model 450/456: } \mathrm{t}_{\mathrm{r}}(\mathrm{~ms})=\frac{15}{\mathrm{E}(\text { Volts })} \\
& \text { Model 454: } \quad \mathrm{t}_{\mathrm{r}}(\mathrm{~ms})=\frac{22}{\mathrm{E}(\text { Volts })}
\end{aligned}
$$

where E is the voltage applied following overload. Recovery from positive overloads up to the max safe input occurs essentially instantaneously after removal of the overload condition.
Step Response: The output settling time for step input changes is a function of the final output frequency. Settling time is specified as $20 \mu$ s plus 2 output pulses of the new frequency. For a 10 V step input, the settling time will be $120 \mu \mathrm{~s}$. Figure 13 shows typical timing relationships between input and output for input voltages of 2 V and 10 V .


Figure 13. Timing Waveforms; Input/Output

# Low-Cost, Versatile, 10/100kHz Frequency to Voltage Converters 

FEATURES<br>Low Cost<br>Versatility: Adjustable Threshold, Gain \& Output Offset<br>Guaranteed Low Nonlinearity: 80ppm Max, 451L and 453L<br>Accepts TTL, CMOS, HNIL, Sinewave, Pulse, Squarewave and Triangle Wave Input Signals<br>No External Components to Meet Rated Performance<br>+20 mA Output to Operate Relays and Meters<br>Low Profile Package, 0.4' Case Height<br>Meet MIL-STD-202E Environmental Testing<br>APPLICATIONS<br>Motor Control and Speed Monitor<br>Line Frequency Monitor and Alarm Indicator<br>Fluid Flow Measurements and Control<br>FM Demodulation and VCO Stabilization<br>Frequency vs. Amplitude Response Measurements

## GENERAL DESCRIPTION

Models 451 and 453 are low cost 10 kHz and 100 kHz frequency to voltage converters that feature excellent low nonlinearity to less than 80 ppm , output current of +20 mA and the capability of interfacing with TTL, HNIL, CMOS, sinewave, squarewave, pulse and triangular input signals. External components are not required to achieve rated performance, however, extreme versatility is maintained by allowing access to all critical points of the design. This versatility allows programmable input threshold, gain, and output offset voltage.
Both models 451 and 453 are available in three selections, each offering guaranteed maximum nonlinearity error as well as maximum gain drift error. Models 451 J and 453 J offer $0.03 \%$ max nonlinearity and $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max gain drift. Models 451 K and 453 K offer $0.015 \% \max$ nonlinearity and $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max$ gain drift. Models 451 L and 453 L offer $0.008 \%$ max nonlinearity and $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max gain drift.
WHERE TO USE FREQUENCY TO VOLTAGE CONVERTERS Pin compatible with existing popular models, these versatile new designs offer economical solutions to a wide variety of applications where it is required to convert frequency to an analog voltage.
Process Control Systems: For motor speed controllers, power line frequency monitoring and fluid flow measurements where flow transducers, such as variable reluctance magnetic pickups, provide pulse train ourputs as a linear function of flow rate.

Audio and Accoustic Systems: For wow and flutter measurements with tape recorders and turntables, FM demodulation and speaker response measurements.
Test Instrumentation: For VCO stabilization, analog readout frequency meter, vibrational analysis and frequency versus amplitude X-Y plots where the vertical axis presents the nor- .

mal amplitude signal and the horizontal axis presents the output signal from the F/V converter.

Data Acquisition Systems: For converting serially transmitted data back to analog voltages.

## DESIGN FEATURES AND USER BENEFITS

The combination of low cost and high performance provided by models 451 and 453 offers exceptional quality and value to the OEM designer. These compact modules have been designed to provide maximum versatility, thereby increasing their utility in a broad scope of applications.
Adjustable Input Threshold: Threshold level is externally resistor programmable from 0 to $\pm 12 \mathrm{~V}$, permitting simple, direct interface with low level signals, e.g. 10 mV p-p, as well as with high level inputs such as CMOS and HNIL logic levels, e.g. 0 to +12 V .
Adjustable Gain: Model 451 can be adjusted to provide full scale output voltage for any input frequency from 1 kHz to 20 kHz . Model 453 can be adjusted to provide full scale output voltage for any input frequency from 1 kHz to 200 kHz . This adjustable gain feature enables the user to easily match the maximum frequency output from a wide class of frequency transducers to the +10 V full scale output from models 451 and 453. Increased signal conversion sensitivity with higher resolution results.
Adjustable Output Offset Voltage: The output offset is adjustable from -10 V to +10 V , enabling bipolar outputs or expanded scale measurements or setting the input frequency where zero output voltage occurs.

| MODEL | $\mathrm{J} \quad$10kHz FULL SCALE <br> 451 <br> K | $\mathrm{J} \quad$100kHz FULL SCALE <br> J |
| :---: | :---: | :---: |
| TRANSFER FUNCTION | $E_{O}=\left(10^{-3} \mathrm{~V} / \mathrm{Hz}\right)\left(\mathrm{F}_{\mathrm{IN}}\right)$ | $\mathrm{E}_{\mathrm{O}}=\left(10^{-4} \mathrm{~V} / \mathrm{Hz}\right)\left(\mathrm{F}_{\mathrm{IN}}\right)$ |
| FREQUENCY INPUT <br> Frequency Range <br> Overrange <br> Waveforms <br> Pulse Width (Pulse Train Input) <br> Threshold <br> With External Adjustment <br> Hysteresis <br> Levels (TTL Compatible) High Low <br> Max Safe Input Voltage ${ }^{1}$ Impedance | de to 10 kHz min $10 \%$ min <br> Sine, Square, Triangle, Pulse Train $20 \mu \mathrm{~s}$ min $+1.4 \mathrm{~V}$ <br> 0 V to $\pm 12 \mathrm{~V}$ $\pm 50 \mathrm{mV}$ <br> +1.45 V to +12 V <br> -12 V to +1.35 V <br> $\pm V_{S}$ <br> $10 \mathrm{M} \Omega \\| 10 \mathrm{pF}$ | dc to 100 kHz min $10 \%$ min <br> Sine, Square, Triangle, Pulse Train $2 \mu \mathrm{~s}$ min +1.4 V <br> 0 V to $\pm 12 \mathrm{~V}$ <br> $\pm 100 \mathrm{mV}$ $+1.5 \mathrm{~V} \text { to }+12 \mathrm{~V}$ <br> -12 V to +1.3 V <br> $\pm \mathrm{V}_{\mathrm{S}}$ <br> $10 \mathrm{M} \Omega \\| 10 \mathrm{pF}$ |
| ACCURACY <br> Warm-Up Time <br> Nonlinearity ${ }^{2}$ $\begin{aligned} & \mathrm{F}_{\mathrm{IN}}=1 \mathrm{~Hz} \text { to } 11 \mathrm{kHz} \\ & \mathrm{~F}_{\mathrm{IN}}=1 \mathrm{~Hz} \text { to } 110 \mathrm{kHz} \end{aligned}$ <br> Gain vs. Temperature ${ }^{3}\left(0\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$ <br> vs. Supply Voltage <br> vs. Time | one minute $\begin{array}{c\|c\|c}  \pm 0.03 \% \max & \pm 0.015 \% \max & \pm 0.008 \% \max \\ - & - & - \\ \pm 100 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max & \pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max & \pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ & \pm 300 \mathrm{ppm} / \% \\ & \pm 30 \mathrm{ppm} / \text { month } \end{array}$ | one minute $\begin{array}{c\|c\|c} - & - \\ \pm 0.03 \% \max & \pm 0.015 \% \max & \pm 0.008 \% \max \\ \pm 100 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max & \pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max & \pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \text { max } \\ & \pm 350 \mathrm{ppm} / \% \\ & \pm 30 \mathrm{ppm} / \mathrm{month} \end{array}$ |
| RESPONSE <br> Step Response to $\pm 0.5 \%$ of Final Value <br> $\mathrm{F}_{\mathrm{IN}}=\mathrm{de}$ to Full Scale <br> $\mathrm{F}_{\mathrm{IN}}=$ Full Scale to dc <br> Internal Filter Time Constant <br> External Filter Time Constant | $\begin{gathered} 4 \mathrm{~ms} \\ 30 \mathrm{~ms} \\ 200 \mu \mathrm{~s} \\ 20 \mathrm{~ms} / \mu \mathrm{F} \end{gathered}$ | $\begin{gathered} 0.8 \mathrm{~ms} \\ 4 \mathrm{~ms} \\ 24 \mu \mathrm{~s} \\ 20 \mathrm{~ms} / \mu \mathrm{F} \end{gathered}$ |
| ```OUTPUT4 Voltage (F}\mp@subsup{F}{\mathrm{ IN }}{= Full Scale) Current ( }\mp@subsup{E}{O}{}=+10\textrm{V},-10\textrm{V}\mathrm{ ) Offset Voltage }\mp@subsup{}{}{6}@+2\mp@subsup{5}{}{\circ}\textrm{C vs. Temperature (0 to +70 % ) vs. Supply Voltage vs. Time Ripple F F FiN}=100\textrm{kHz Impedance Offset Scale Factor }\mp@subsup{}{}{7``` | $\begin{gathered} +9.85 \mathrm{~V} \min ;+9.95 \mathrm{~V} \max \\ (+20,-2)_{\mathrm{mA}} \text { min } \\ \pm 7.5 \mathrm{mV} \max \\ \pm 30 \mu \mathrm{~V} / \mathrm{C}_{\mathrm{max}} \\ \pm 100 \mu \mathrm{~V} / \% \max \\ \pm 100 \mu \mathrm{~V} / \mathrm{month} \\ \\ 3 \mathrm{mV} \mathrm{p}-\mathrm{p} \\ 80 \mathrm{mV} \mathrm{rms} \\ - \\ 0.1 \Omega \\ -56 \mu \mathrm{~A} / \mathrm{V} \\ \hline \end{gathered}$ | $\begin{gathered} +9.85 \mathrm{~V} \min ;+9.95 \mathrm{~V} \max \\ (+20,-2) \mathrm{mA} \min \\ \pm 7.5 \mathrm{mV} \max \\ \pm 30 \mu \mathrm{~V} / \rho^{\circ} \mathrm{C} \max \\ \pm 50 \mu \mathrm{~V} / \% \mathrm{max} \\ \pm 100 \mu \mathrm{~V} / \mathrm{month} \\ \\ 55 \mathrm{mV} \mathrm{p}-\mathrm{p} \\ 35 \mathrm{mV} \mathrm{rms} \\ 35 \mathrm{mV} \mathrm{rms} \\ 0.1 \Omega \\ -45 \mu \mathrm{~A} / \mathrm{V} \\ \hline \end{gathered}$ |
| POWER SUPPLY ${ }^{8}$ <br> Voltage, Rated Performance <br> Voltage, Operating <br> Current, Quiescent | $\begin{gathered} \pm 15 \mathrm{~V} \mathrm{dc} \\ \pm(12 \text { to } 18) \mathrm{V} \mathrm{dc} \\ (+10,-8) \mathrm{mA} \end{gathered}$ | $\begin{gathered} \pm 15 \mathrm{~V} \mathrm{dc} \\ \pm(12 \text { to } 18) \mathrm{V} \mathrm{dc} \\ (+10,-8) \mathrm{mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Rated Performance Operating Storage | $\begin{gathered} 0 \text { to }+70^{\circ} \mathrm{C} \\ -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} 0 \text { to }+70^{\circ} \mathrm{C} \\ -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |
| MECHANICAL Case Size Weight | $\begin{gathered} 1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.4^{\prime \prime} \\ 25 \text { grams } \end{gathered}$ | $\begin{gathered} 1.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.4^{\prime \prime} \\ 25 \text { grams } \end{gathered}$ |

${ }^{1} \mathrm{~F}_{1 N}$ and REF terminals can be shorted to $\pm \mathrm{V}_{\mathrm{s}}$ indefinitely without damage.
${ }^{2}$ Nonlinearity error is specified as a percentage of 10 V full scale output level.
${ }^{3} \mathrm{Gain}$ temperature drift is specified in ppm of output signal level.
${ }_{5}^{4}$ OUT terminal can be shorted indefinitely to $\pm \mathrm{V}_{\mathrm{s}}$ and ground without damage.
${ }^{5}$ Adjustable to +10.000 V using FULL SCALE ADJUST trim pot.
${ }^{6}$ Adjustable to zero using $50 \mathrm{k} \Omega$ OFFSET ADJUST trim pot.
${ }^{7}$ Current into the SUM PT terminal to offset the output voltage positive.
${ }^{4}$ Recommended power supply, ADI model $904, \pm 15 \mathrm{~V}$ ® 50 mA output.
Specifications subject to change without notice.

| All Units Meet the Requirements of MIL-STD-202E as Outlined Below |  |  |
| :---: | :---: | :---: |
| TEST | METHOD | CONDITION |
| High Temperature Storage | 108A | D (Non-Operating) |
| Moisture Resistance | 106 D | (10 Days) |
| Solderability | 208C |  |
| Thermal Shock | 107 D | A (5 Cycles) |
| Terminal Strength | 211A | A (Pull Test; 10 lbs ) |
| Temperature Cycling | 102A | D ( $-55^{\circ} \mathrm{C} /+85^{\circ} \mathrm{C}$ ) |
| Vibration | 204C | B ( 15 g Peak) |
| Barometric Pressure | 105 C | B ( 50,000 Feet) |

TABLE 1. Environmental Specifications

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm)


# Applying the Frequency-to-Voltage Converter 

## FREQUENCY TO VOLTAGE OPERATION

Models 451 and 453 accept virtually any signal waveshape providing accurate conversion into an output voltage proportional to the input signal frequency. The only restriction is that the input signal must remain above the threshold level for $20 \mu \mathrm{~s}$ when using model 451 , and $2 \mu$ s when using model 453 . Linear, stable conversion over four decades of input range for model 451 and five decades of input range for model 453, is achieved using a precision charge-dispensing design approach. Figure 1 represents a functional block diagram for both models 451 and 453 frequency to voltage converters.


Figure 1. Block Diagram - Models 451 \& 453 F/N Converters

## THEORY OF OPERATION

Input signals are applied directly to a comparator, A1, which is internally set to provide a +1.4 V threshold with $\pm 50 \mathrm{mV}$ hysteresis for model 451 and $\pm 100 \mathrm{mV}$ hysteresis for model 453. This threshold level offers excellent noise immunity for TTL input levels. Following the input comparator is a precision charge dispensing circuit and output amplifier where the comparator signal is converted to a de voltage. When the input comparator changes state, $\mathrm{C}_{\mathrm{C}}$ is alternately charged from a precision voltage reference and discharged through the summing point of an output amplifier, A2. A fixed amount of charge, Q, is controlled during each charge/discharge cycle. The higher the input frequency, the higher the average current into the summing point of A2. A current to voltage conversion is then accomplished by $\mathrm{R}_{\mathrm{F}}$. The current pulses from the charge dispensing circuit are integrated by $\mathrm{C}_{\mathrm{F}}$ to reduce ripple. Added filtering for low frequency input signals is provided by an adaptive filter at the output of the charge dispensing circuit.

## BASIC F/V HOOK-UP

Models 451 and 453 can be applied directly to achieve rated performance without external trim potentiometers or other components. Figure 2 illustrates the basic wiring connection for either F/V converter model. Using the basic hookup as shown, full scale output voltage accuracy is $+10 \mathrm{~V},-1 / 2 \%$ to $-1 \frac{1}{2} \%$. The output offset voltage is 0 V to $\pm 7.5 \mathrm{mV}$. The Full Scale and Output Offset errors can be eliminated by using the FINE TRIM PROCEDURE.


Figure 2. Basic Wiring Interconnection

## FINE TRIM PROCEDURE

Connect the F/V converter as shown in Figure 3 and allow a five minute warm-up after initial power turn-on. Adjust the OFFSET ADJUST pot, $\mathrm{R}_{\mathrm{O}}$, for an output of 0.000 V . The input terminal, $\mathrm{F}_{\mathrm{IN}}$, can be left open or tied to COM without affecting OFFSET ADJUST. Using a precision, stable frequency source connected to $\mathrm{F}_{\text {IN }}$ terminal, set the input frequency to 10.000 kHz for model 451 or 100.000 kHz for model 453 . Adjust the FULL SCALE ADJUST trim pot, $\mathrm{R}_{\mathrm{S}}$, for an output of +10.000 V .


Figure 3. Wiring Interconnection Showing Fine Adjustment Trims for Offset and Full Scale Frequency

## ADDITIONAL TRIM CAPABILITY

Adjusting Input Threshold: The input comparator of models 451 and 453 shown in Figure 1, conditions the input signals providing protection against noisy environments as well as preventing double triggering with slow rise-time signals. Input levels up to the supply voltages, $\pm \mathrm{V}_{\mathrm{S}}$, will not cause damage to the input comparator.
Threshold voltage level, $\mathrm{V}_{\mathrm{T}}$, is internally set for both models 451 and 453 at +1.4 V . Hysteresis, $\mathrm{V}_{\mathrm{H}}$, for model 451 is $\pm 50 \mathrm{mV}$, and $\pm 100 \mathrm{mV}$ for model 453 . Signals of virtually any waveshape
$\pm \mathrm{V}_{\mathrm{H}}$, will trigger the $\mathrm{F} / \mathrm{V}$ converter. The REF terminal permits the user to conveniently adjust the input threshold over the range from 0 to $\pm 12 \mathrm{~V}$ to achieve optimum noise rejection or increased triggering sensitivity.
Increasing Threshold for Greater Noise Immunity: Connecting an external resistor from the REF terminal to the positive supply voltage, $+\mathrm{V}_{\mathrm{S}}$, increases the input threshold level above +1.4 V , offering increased input noise immunity. Optimum noise immunity is generally determined by adjusting the threshold level to a point mid-way between the high and low input signal levels. For example, for a 0 to +12 V input swing representative of CMOS and HNIL logic signals - a $17.6 \mathrm{k} \Omega$ resistor from +15 V to the REF terminal results in a +6 V threshold.


Figure 4. Increasing Threshold Above +1.4 V for Greater Noise Immunity

Changes in impedance at the REF terminal result in changes to the hysteresis. Hysteresis levels can be calculated by assuming the comparator output is switching between $\pm 12 \mathrm{~V}$. This $\pm 12 \mathrm{~V}$ signal is attenuated by a resistor-divider network formed by
$\mathbf{R}_{\mathbf{H}}$ (see Figure 1) and the parallel combination of all resistors attached at the comparator positive input. For example, with a $17.6 \mathrm{k} \Omega$ resistor connected to the REF terminal, hysteresis becomes $\pm 35 \mathrm{mV}$ for model 451 and $\pm 75 \mathrm{mV}$ for model 453 . The F/V converter will, therefore, trigger at $+6 \mathrm{~V} \pm 35 \mathrm{mV}$ for model 451 and $+6 \mathrm{~V} \pm 75 \mathrm{mV}$ for model 453.

Decreasing Threshold for Signals Less Than +1.4V: A resistor connected from the REF terminal to the negative power supply, $-\mathrm{V}_{\mathbf{S}}$, will increase the input triggering sensitivity for operation with signals below $+1.4 \mathrm{~V}_{\mathrm{PK}}$. As shown in Figure 5, a minimum threshold of zero volts is obtained with a $100 \mathrm{k} \Omega$ resistor. The triggering level, $\mathrm{V}_{\mathrm{T}} \pm \mathrm{V}_{\mathrm{H}}$, will be established by the resulting hysteresis levels. With a $100 \mathrm{k} \Omega$ to -15 V , model 451 hysteresis will be $\pm 50 \mathrm{mV}$ and model 453 hysteresis will be $\pm 60 \mathrm{mV}$.
To reduce the hysteresis for greater triggering sensitivity, a $1 \mathrm{k} \Omega$ resistor can be connected from the REF terminal to COM. Signals exceeding $\pm 5 \mathrm{mV}$ ( $10 \mathrm{mV} \mathrm{p}-\mathrm{p}$ ) with model 451 and $\pm 15 \mathrm{mV}$ ( $30 \mathrm{mV} \mathrm{p}-\mathrm{p}$ ) for model 453 , will operate the $\mathrm{F} / \mathrm{V}$ converter. A $1 \mathrm{k} \Omega$ resistor from REF to COM is the minimum value recommended to reduce hysteresis and achieve reliable operation.


Figure 5. Decreasing Threshold Below +1.4 V to Increase Triggering Sensitivity for Low Level Input Signals


Figure 6. Selecting External Gain Resistor $R_{F}$
Adjusting Gain: Connect the FULL SCALE ADJUST terminal to the OUTPUT terminal to set the gain of model 451 at $10^{-3} \mathrm{~V} /$ Hz for a 10 kHz full scale input frequency and the gain of model 453 at $10^{-4} \mathrm{~V} / \mathrm{Hz}$ for a 100 kHz full scale input frequen-: cy. Connecting an external resistor from the SUM PT terminal to the OUTPUT terminal and leaving the FULL SCALE ADJUST terminal open, facilitates gain adjustment. Model 451 can be adjusted over the range from $10^{-1} \mathrm{~V} / \mathrm{Hz}$ to $5 \times 10^{-4} \mathrm{~V} / \mathrm{Hz}$ resulting in a full scale input frequency from 100 Hz to 20 kHz respectively. The gain of model 453 can be adjusted over the range from $10^{-2} \mathrm{~V} / \mathrm{Hz}$ to $5 \times 10^{-5} \mathrm{~V} / \mathrm{Hz}$ resulting in a full scale input frequency from 1 kHz to 200 kHz respectively. The gain
adjustment procedure is capable of increasing full scale frequency beyond the rated ranges for each model, however, nonline- . arity will increase above 300 ppm .
When using large values of $R_{F}$ to externally set gain of the $F / V$ converter, the output amplifier gain increases resulting in an increase in sensitivity when using the OFFSET ADJUST trim pot. For improved resolution in high gain applications $\left(\mathrm{R}_{\mathrm{F}}>\right.$ $1 \mathrm{M} \Omega$ ), an alternate method of trimming offset is shown in Figure 6.
Offsetting the Output: The output of models 451 and 453 can be offset over the range from -10 V to +10 V , enabling scale expansion for increased signal sensitivity as well as bipolar output swings up to 20 V p-p.
Current introduced at the SUM PT terminal results in shifts of the output voltage directly proportional to the Offset Scale Factor, $\mathrm{K}_{\mathrm{S}}$. For model $451, \mathrm{~K}_{\mathrm{S}}=-56 \mu \mathrm{~A} / \mathrm{V}$ and for model 453, $K_{S}=-45 \mu \mathrm{~A} / \mathrm{V}$. The offset current can be generated using an external resistor from a voltage reference to the SUM PT terminal. A stable, well regulated supply voltage, such as ADI's model 904 is recommended. To shift the output positive, 0 to +10 V , connect the current resistor to the negative, $-\mathrm{V}_{\mathrm{S}}$ supply. To shift the output negative, 0 to -10 V , connect the current resistor to the positive, $+\mathrm{V}_{\mathrm{S}}$, supply.
The example using model 451 illustrated in Figure 7 provides a 0 to +5 V output change in response to a 5 kHz to 10 kHz input change. With this input, a bipolar output from -2.5 V to +2.5 V can be obtained by increasing the output voltage shift from $-5 \mathrm{~V},\left(\mathrm{R}_{\mathrm{C}}=53.6 \mathrm{k} \Omega\right)$ to -7.5 V , $\left(\mathrm{R}_{\mathrm{C}}=35.7 \mathrm{k} \Omega\right)$.


Figure 7. Selecting External Output Offset Resistor, $R_{C}$ SCALE EXPANSION
By combining both gain and output offset voltage adjustments, signals which exhibit a center frequency with small frequency changes, can be converted with improved resolution. Representative signals benefiting from the Scale Expansion procedure outlined below, are tachometer and frequency modulated signals. In the case of tachometer outputs, the speed is often set at an idle point and changes in output frequency represent changes in motor loading conditions. In the case of FM signals, the F/V converter can be applied such that the carrier frequency produces zero output. The resulting output voltage from the F/V converter represents the modulating signal.
Procedure for Scale Expansion: The following procedure incorporates both gain and output offset adjustments to achieve scale expansion. An example is illustrated in Figure 8 for an FM signal with a 50 kHz carrier frequency and $\pm 5 \mathrm{kHz}$ modulating signal.

1) Determine the Gain: $G=\Delta \mathrm{E}_{\mathrm{O}} / \Delta \mathrm{F}_{\text {IN }}$ where $\Delta \mathrm{E}_{\mathrm{O}}$ is the total output voltage change desired in volts, and $\Delta F_{\text {IN }}$ is the total input frequency change in Hz .
2) Calculate the external gain resistor, $\mathrm{R}_{\mathrm{F}}$;
$\mathrm{R}_{\mathrm{F}}(\Omega)=\mathrm{G}\left(1.8 \times 10^{7}\right)$, model 451
$R_{F}(\Omega)=G\left(2.2 \times 10^{8}\right)$, model 453

## Understanding the Frequency-to-Voltage Converter Performance

3) Calculate the Output Offset Shift, $\Delta \mathrm{E}_{S}$, required to achieve the desired maximum output voltage, $\mathrm{E}_{\mathrm{O}}$ (max) with the max input frequency, $\mathrm{F}_{\mathrm{IN}}$ (max), and the new gain;

$$
\Delta E_{S}(\text { volts })=G F_{I N}(\max )-E_{O}(\max )
$$

4) Calculate the offset current resistor, $R_{C}$;

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{C}}(\Omega)=\frac{\mathrm{V}_{\mathrm{S}} \mathrm{G}}{\left(\Delta \mathrm{E}_{\mathrm{S}}\right)\left(\mathrm{k}_{\mathrm{S}}\right)} \\
& \mathrm{k}_{\mathrm{s}}=56 \times 10^{-9}, \text { model } 451 \\
& \mathrm{k}_{\mathrm{s}}=45 \times 10^{-10}, \text { model } 453
\end{aligned}
$$



Figure 8. Application of Model 453 in FM Demodulation

## INTERFACING SIGNALS WITH DC OFFSETS $>10 \mathrm{~V}$

Signals with dc levels up to $\pm 10 \mathrm{~V}$ can be directly connected to the input terminal of models 451 and 453 . Capacitive coupling, as shown in Figures 9 and 10, is used for inputs with dc offsets greater than $\pm 10 \mathrm{~V}$. The $1 \mathrm{M} \Omega$ resistor illustrated in Figure 9 provides a de return path to power common for the input comparator bias current. Threshold adjustments can be made following the capacitor, to set the $\mathrm{F} / \mathrm{V}$ input sensitivity to match the ac signal peak-to-peak amplitude. Signals as low as 10 mV p-p with model 451 and 30 mV p-p model 453 are acceptable. Refer to Figures 4 and 5.
AC signals greater than $\pm \mathrm{V}_{\mathrm{S}}$ should be attenuated with a resistive divider network following the capacitor. When large input transients $\left(> \pm \mathrm{V}_{\mathrm{S}}\right)$ are possible due to either a noisy environment or power turn-on surges, protection is provided with the addition of two diodes as shown in Figure 10.


Figure 9. Interfacing Signals With DC Offsets Greater Than $\pm 10 \mathrm{~V}$


Figure 10. Input Diode Protection for High Voltage Transients

## PERFORMANCE SPECIFICATIONS

Nonlinearity: Nonlinearity error is specified as a $\%$ of 10 V full scale output voltage and is guaranteed for each model over the specified input range. Model 451 is rated over 1 Hz to 11 kHz range and model 453 is rated over 1 Hz to 110 kHz range. Typical nonlinearity performance is shown for all models in Figure 11.


Figure 11. Nonlinearity Error Versus Input Frequency
Gain Temperature Stability: Gain Drift is specified in ppm of output signal and is guaranteed for each model over the 0 to $+70^{\circ} \mathrm{C}$ temperature range. Models $451 \mathrm{~K}, 451 \mathrm{~L}, 453 \mathrm{~K}$ and 453 L offer $\pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum gain drift. Models 451 J and 453 J offer $\pm 100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum gain drift. Gain drift is typically half the guaranteed limits.

## OUTPUT RIPPLE

The output contains an ac ripple signal which increases in amplitude with input frequency. Adding external capacitance in parallel with the internal filter capacitor will reduce output ripple as shown in Figures 12 and 13.


Figure 12. Output Ripple Versus External Filter Capacitor ( $C_{F}$ ) - Model 451


Figure 13. Output Ripple Versus External Filter Capacitor ( $C_{F}$ ) - Model 453

## SETTLING TIME

Increasing the external filter capacitor to reduce output ripple will increase the settling time to step changes in frequency occurring at the input. Figure 14 shows curves of settling time to $\pm 0.5 \%$ of final value for both increasing and decreasing full scale step changes. As $\mathrm{C}_{\mathrm{F}}$ increases in value, the total filter time constants for models 451 and 453 approach equal values, resulting in identical settling time.


Figure 14. Settling Time Versus External Filter Capacitor

## APPLICATIONS IN PROCESS CONTROL SYSTEMS

## MOTOR CONTROLLER

In making rpm measurements, transducers are often encountered that have pulse-train outputs from variable-reluctance magnetic pickups (in which the output frequency is a function of rpm ). These low level signals are generally in the range of 0 to 200 mV peak. The adjustable input threshold feature of models 451 and 453 enables direct connection to low level transducers, offering simple, reliable interfacing.

The motor speed control and monitoring application shown in Figure 15 illustrates the F/V converter applied in a closed loop control system. R1 sets the threshold to +60 mV with $\pm 50 \mathrm{mV}$ hysteresis for model 451.
The +20 mA output current capability of both models 451 and 453 , enables direct interface to low impedance loads, up to $500 \Omega$, such as analog meters or relays.


Figure 15. Application of F/V Converter to Control and Monitor Motor Speed in Closed Loop System

## SPEED SWITCH

With the addition of a low cost comparator and relay, the F/V converter provides a reliable approach to controlling heavy


Figure 16. Application of F/V Converter to Control Load Power
generator loads after the generator has reached a specified speed. As shown in Figure 16, the relay will remain open until the output from the F/V converter reaches a preset POWER ON trip level. The F/V output signal is linearly related to the speed of the motor, permitting precise control of the POWER ON set point.

## APPLICATION IN INSTRUMENTATION SYSTEMS

## FREQUENCY MONITORING

Small input frequency changes can be monitored more readily by using the programmable gain feature of models 451 and 453 to achieve greater signal sensitivity. In the application of model 451 illustrated in Figure 17, gain has been set to $0.1 \mathrm{~V} /$ Hz , resulting in a 100 Hz full scale frequency range. The output resolution for small changes occurring in the 60 Hz line frequency has been improved. An additional advantage of this approach is the reduced accuracy and stability requirements placed on the relay trip levels, set by the voltage levels at the comparators. A precision voltage reference supply is not required.
Since both models 451 and 453 tolerate input signals up to the supply levels, $\pm \mathrm{V}_{\mathbf{S}}$, costly input protection is eliminated in most applications.


Figure 17. Application of FN Converter to Monitor 60 Hz Line Frequency

## APPLICATION IN DATA ACQUISITION SYSTEMS

## HIGH NOISE IMMUNITY TRANSMISSION

F/V converters are excellent companion products to V/F converters for use in low cost, two wire data transmission systems. As shown in Figure 18, this V/F/V approach utilizes the continuous self-clocking feature of the V/F converter thereby eliminating the need for costly additional twisted pair cable for external synchronization. Model 610 instrumentation amplifier amplifies the low level differential transducer signal to the 10 V full scale of models 450 and 45610 kHz V/F converters. A differential line driver is used to drive a twisted pair cable through a noisy environment. A differential line receiver is used to drive model 45110 kHz F/V converter. The low cost of the V/F and F/V converters in addition to the simple twisted pair cabling approach make it economical to use a V/F/V converter pair for each channel in a data acquisition system.


Figure 18. Application of F/V Converter in a Low Cost, High Noise Rejection Two-Wire Data Transmission System

High Accuracy, 100kHz and 1MHz Voltage to Frequency Converters MODELS 458 and 460

FEATURES

High Stability: $\quad 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max, Model 458L $15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max, Model 460 L<br>Low Nonlinearity: 100ppm max, Model 458 150ppm max, Model 460<br>Versatility: Differential Input Stage Voltage and Current Inputs Floating Inputs: $\pm 10 \mathrm{~V}$ CMV<br>Wide Dynamic Range: 6 Decades, Model 460<br>TTL/DTL Compatible Output<br>APPLICATIONS<br>Fast Analog-to-Digital Converter<br>High Resolution Optical Data Link<br>Ratiometric Measurements<br>2-Wire High Noise Immunity Digital Transmission Long Term Precision Integrator



## GENERAL DESCRIPTION

Models 458 and 460 are high performance, differential input, voltage to frequency modular converters designed for analog to digital applications requiring accuracy and fast data conversion. Model 458 offers a 100 kHz full scale frequency, guaranteed nonlinearity of $\pm 0.01 \%$ maximum over five decades $(1 \mathrm{~Hz}$ to 100 kHz ) of operation and guaranteed low maximum gain drift in three model selections; model 458L: $5 \mathrm{ppm} /{ }^{8} \mathrm{C}$ max; model $458 \mathrm{~K}: 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max; and model $458 \mathrm{~J}: 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max. Model 460 offers a 1 MHz full scale frequency, guaranteed maximum nonlinearity of $\pm 0.015 \%$ over six decades ( 1 Hz to 1 MHz ) of operation and guaranteed low maximum gain drift in three selections; model 460L: $15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max; model 460 K : $25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max; and model 460J: $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max. Model 460 L is the industry's first 1 MHz V/F converter to offer $15 \mathrm{ppm} / /^{\circ} \mathrm{C}$ maximum gain drift.
The differential input stage of models 458 and 460 provide the versatility of either direct interface to off-ground 0 to +11 V input signals with common mode voltages (CMV) to $\pm 10 \mathrm{~V}$, as well as ground referenced positive, 0 to +11 V or negative, 0 to -11 V signals. Both models also accept positive current signals: 0 to +0.5 mA , model $458 ; 0$ to +1 mA , model 460 for current to frequency ( $\mathrm{I} / \mathrm{F}$ ) applications.
The rated performance of both models 458 and 460 is achieved without the need for external components or adjustments. Optional adjustments are available for trimming full scale frequency and the input offset voltage.

## WHERE TO USE MODELS 458 AND 460

The combination of low gain drift, low nonlinearity and the versatility of a differential input with both high speed $(100 \mathrm{kHz} / 1 \mathrm{MHz})$ models, offer excellent solutions to a wide variety of demanding applications; in high speed remote data acquisition systems - two wire data transmission over long
wires; in $51 / 2$ digit DVM's - featuring high resolution A/D conversion, monotonic performance, no missing codes and high noise rejection; in strain gage bridge weighing applications accurate ratiometric measurements over wide dynamic range.

## DESIGN APPROACH - PRECISION CHARGE BALANCE

Models 458 and 460 incorporate a superior charge balance design that result in high linearity and temperature stability see Figure 1. Both models accept unipolar, single-ended voltage or current input signals directly. By offsetting the input using the current terminal, models 458 and 460 will accept bipolar input voltages up to $\pm 5 \mathrm{~V}$.

Figure 1. Block Diagram - Models 458, 460


| MODEL | 100 kHz Full Scale 458 | $\begin{array}{cc}  & \begin{array}{c} \text { 1MHz Full Scale } \\ \\ \\ \mathrm{J} \\ \mathrm{~J} \\ \hline \end{array} \mathrm{I} \\ \hline \end{array}$ |
| :---: | :---: | :---: |
| TRANSFER FUNCTION Voltage Input Current Input | $\begin{aligned} & f_{\mathrm{OUT}}=\left(10^{4} \mathrm{~Hz} / \mathrm{V}\right) \mathrm{e}_{\mathbf{N}} \\ & \mathrm{f}_{\mathrm{OUT}}=\left(2 \times 10^{5} \mathrm{~Hz} / \mathrm{mA}\right) \mathrm{i}_{\mathrm{IN}} \end{aligned}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{OUT}}=\left(10^{5} \mathrm{~Hz} / \mathrm{V}\right) \mathrm{e}_{\mathrm{IN}} \\ & \mathrm{f}_{\mathrm{OUT}}=\left(10^{6} \mathrm{~Hz} / \mathrm{mA}\right) \mathrm{i}_{\mathrm{iN}} \end{aligned}$ |
| ANALOG INPUT <br> Configuration <br> Voltage Signal Range <br> $\mathrm{e}_{\mathrm{IN}}$ Terminal ( $\mathrm{e}_{\text {REF }}=0$ ) <br> ${ }^{\text {eneF }}$ Terminal ( $\mathrm{e}_{\text {IN }}=0$ ) <br> Differential ( $e_{\text {IN }}-e_{\text {REF }}$ ) <br> Overrange <br> Current Signal Range ( $\mathrm{i}_{\mathrm{IN}}$ ) <br> Common Mode Voltage <br> Common Mode Rejection <br> Impedance, $e_{\text {IN }}$ Terminal <br> ${ }^{\text {e }}$ REF Terminal <br> ${ }^{\mathrm{i}}{ }^{\mathrm{N}}$ Terminal <br> Max Safe Input | Differential <br> 0 to +10 V dc min 0 to -10 V dc min <br> 0 to +10 V dc min <br> $+10 \% \mathrm{~min}$ <br> 0 to +0.5 mA min <br> $\pm 10 \mathrm{~V}$ <br> 40 dB <br> $20 \mathrm{k} \Omega$ <br> $40 \mathrm{k} \Omega$ <br> $0 \Omega$ <br> $\pm \mathrm{V}_{\mathrm{S}}$ | Differential <br> 0 to +10 Vdc min <br> 0 to -10 V dc min <br> 0 to +10 V de min <br> $+10 \% \mathrm{~min}$ <br> 0 to +1 mA min <br> $\pm 10 \mathrm{~V}$ <br> 40dB <br> $10 \mathrm{k} \Omega$ <br> $20 \mathrm{k} \Omega$ <br> $0 \Omega$ <br> $\pm V_{S}$ |
| ```ACCURACY Warm Up Time Nonlinearity, \(\mathrm{e}_{\mathbb{N}}=+0.1 \mathrm{mV}\) to +11 V \(e_{\mathbb{I N}}=-0.1 \mathrm{mV}\) to -11 V Full Scale Error \({ }^{1}\) Gain vs. Temperature ( 0 to \(+70^{\circ} \mathrm{C}\) ) vs. Supply Voltage vs. Time Input Offset Voltage \({ }^{2}\) vs. Temperature ( 0 to \(+70^{\circ} \mathrm{C}\) ) vs. Supply Voltage vs. Time``` | ```5 Seconds to 0.01\% \(\pm 0.01 \%\) of Full Scale, max \(\pm 0.01 \%\) of Full Scale \(+0.1 \%\) to \(+2 \%\), max \(\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \left\| \pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \right| \pm 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max\) \(\pm 15 \mathrm{ppm} / \%\) \(\pm 10 \mathrm{ppm} / \mathrm{day}\) \(\pm 10 \mathrm{mV}\) max \(\pm 30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) max \(\pm 10 \mu \mathrm{~V} / \%\) \(\pm 20 \mathrm{ppm} / \mathrm{day}\)``` | $\begin{aligned} & 2 \text { Minutes to } 0.02 \% \\ & \pm 0.015 \% \text { of Full Scale, } \max \\ & \pm 0.015 \% \text { of Full Scale } \\ & +0.1 \% \text { to }+2 \%, \max \\ & \pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \left\| \pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \right\| \pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ & \pm 25 \mathrm{ppm} / \% \\ & \pm 10 \mathrm{ppm} / \text { day } \\ & \pm 10 \mathrm{mV} \max \\ & \pm 30 \mu V /{ }^{\circ} \mathrm{C} \max \\ & \pm 10 \mu \mathrm{~V} / \% \\ & \pm 10 \mathrm{ppm} / \text { day } \\ & \hline \end{aligned}$ |
| RESPONSE <br> Settling Time, $\pm 0.01 \%+10 \mathrm{~V}$ Step Overload Recovery Time | 3 Output Pulses Plus $2 \mu \mathrm{~s}$ 10 ms | 2 Output Pulses Plus $2 \mu \mathrm{~s}$ 1 ms |
| FREQUENCY OUTPUT ${ }^{3}$ <br> Waveform <br> Pulse Width <br> Rise and Fall Time <br> Pulse Polarity <br> Logic "1" (High) Level <br> Logic "0" (Low) Level <br> Capacitive Loading <br> Fan Out Loading <br> Impedance | TTL/DTL Compatible Pulses $5 \mu \mathrm{~s}$ <br> 300ns/50ns <br> Positive <br> +2.4 V min <br> +0.4 V max <br> 500 pF max <br> 10 TTL Loads min <br> $3 \mathrm{k} \Omega$ (High State) | TTL/DTL Compatible Pulses 500ns <br> $60 \mathrm{~ns} / 50 \mathrm{~ns}$ <br> Positive <br> +2.4 V min <br> +0.4 V max <br> 200 pF max <br> 10 TTL Loads min <br> $670 \Omega$ (High State) |
| POWER SUPPLY ${ }^{4}$ <br> Voltage, Rated Performance <br> Voltage, Operating <br> Current, Quiescent | $\begin{aligned} & \pm 15 \mathrm{~V} \text { dc } \\ & \pm(13 \text { to } 18) \mathrm{V} \mathrm{dc} \\ & (+25,-8) \mathrm{mA} \end{aligned}$ | $\begin{aligned} & \pm 15 \mathrm{~V} \text { dc } \\ & \pm(13 \text { to } 18) \mathrm{V} \mathrm{dc} \\ & (+25,-8) \mathrm{mA} \end{aligned}$ |
| TEMPERATURE RANGE <br> Rated Performance <br> Operating <br> Storage | $\begin{aligned} & 0 \text { to }+70^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 0 \text { to }+70^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ |
| MECHANICAL <br> Case Size <br> Weight <br> Mating Socket | $\begin{aligned} & 2^{\prime \prime} \times 2^{\prime \prime} \times 0.4^{\prime \prime} \\ & 45 \text { Grams } \\ & \text { AC1016 } \end{aligned}$ | $\begin{aligned} & 2^{\prime \prime} \times 2^{\prime \prime} \times 0.4^{\prime \prime} \\ & 45 \text { Grams } \\ & \text { AC1016 } \\ & \hline \end{aligned}$ |

${ }^{1}$ Adjustable to zero using $500 \Omega$ potentiometer.
${ }_{3}^{2}$ Adjustable to zero using $50 \mathrm{k} \Omega$ potentiometer.
${ }^{3}$ Protected for continuous short-circuits to ground and momentary (less than 1 sec) shorts to the $+\mathrm{V}_{\mathrm{S}}$ supply. Output is not protected for shorts to the $-\mathrm{V}_{\mathrm{S}}$ supply.
${ }^{4}$ Recommended power supply, ADI model $904, \pm 15 \mathrm{~V} @ 50 \mathrm{~mA}$ output.
Specifications subject to change without notice.

## OUTLINE DIMENSIONS

Dimensions shown in inches and ( mm ).


## VOLTAGE TO FREQUENCY OPERATION

Models 458 and 460 provide accurate conversion of analog signals into a train of constant width and constant amplitude pulses at a rate directly proportional to the analog signal amplitude. The output continuously tracks the input signal, responding directly to changes in the input signal; external clock synchronization is not required. The output pulse train is TTL/DTL compatible, permitting direct interface to digital processing circuits.

## BASIC V/F HOOK-UP AND OPTIONAL TRIMS

Models 458 and 460 can be applied directly to achieve rated performance without external trim potentiometers or other components. Figures 2, 3 and 4 below illustrate the basic wiring connections for either V/F converter model. Using the basic hookup without trims, full scale ( $\mathrm{e}_{\mathrm{IN}}=10 \mathrm{~V}$ ) accuracy is $+0.1 \%$ to $+2 \%$ and the input offset voltage is $\pm 10 \mathrm{mV}$ max. The full scale and input offset voltage errors can be eliminated by using the FINE TRIM PROCEDURE.

## FINE TRIM PROCEDURE

Connect the optional trims as shown in Figure 2, 3 or 4 and allow a five minute warm-up after initial power turn-on. Using a precision, stable voltage source, set the input voltage, $\mathrm{e}_{\mathrm{S}}$, to 10 mV . Adjust the OFFSET trim, $\mathrm{R}_{\mathrm{O}}$, for an output pulse interval of $0.1 \mathrm{sec}($ model 458$)$ or $0.01 \mathrm{sec}($ model 460$)$.

## V/F INTERCONNECTIONS



Figure 2. Positive Input Signal


Figure 3. Negative Input Signal


Figure 4. Floating Input Signal
EXTERNAL CONNECTIONS FOR VOLTAGE TO FREQUENCY OPERATION, WITH OPTIONAL INPUT OFFSET VOLTAGE AND FULL SCALE FREQUENCY ADJUSTMENT'S
$R_{S}=$ FULL SCALE ADJUSTMENT; $500 \Omega$ (Use low T.C. Cermet, $\angle 50 \mathrm{ppm} / \rho^{\circ} \mathrm{C}$ or equivalent) $\mathrm{R}_{\mathrm{O}}=$ INPUT OFFSET ADJUSTMENT; 50k $\Omega$ (Use low T.C. Cermet, $<50 \mathrm{ppm} / /^{\circ} \mathrm{C}$ or equivalent) CAUTION: DO NOT SHORT OUTPUT TERMINAL TO - $\mathbf{T 5 V}$

Set the input voltage to +10.000 V and adjust the FULL
SCALE trim for an output pulse frequency of 100 kHz (model 458 ), or 1 MHz (model 460). The V/F converter may now be used without further adjustment.

## DIFFERENTIAL INPUT

The $e_{\text {IN }}$ and $e_{\text {REF }}$ input terminals represent a true differential input capable of accepting a signal from a strain gage bridge, a balanced line, or a signal source sitting at a common mode voltage. The differential input eliminates the need for a differential amplifier to handle these signals.
To apply the 458 or 460 voltage inputs differentially, the $\mathrm{e}_{\text {IN }}$ pin must always be positive with respect to the $\mathrm{e}_{\text {REF }}$ pin as shown in Figure 4. The differential signal source may be completely floating with common mode voltages up to $\pm 10 \mathrm{~V}$ max. For differential inputs the output frequency is:

$$
\left.\begin{array}{rl}
\text { FOUT }=[\underbrace{\left(e_{1}-e_{2}\right)}_{\begin{array}{l}
\text { INPUT } \\
\text { SIGNAL }
\end{array}}+\left(\frac{e_{1}+e_{2}}{2}\right) \times\left(\frac{1}{\text { CMR ERROR }}\right)
\end{array}\right) K_{g} .
$$

## OFFSETTING INPUT FOR BIPOLAR INPUTS

The input summing terminal, $+\mathrm{i}_{\text {IN }}$, may be used to improve dynamic response as well as scale the output frequency to directly convert bipolar input voltages. An offset current is fed through an external resistor from a stable voltage reference. As shown in Figure 5, input voltages of $\pm 5 \mathrm{~V}$ min can be converted directly.


Figure 5. Offsetting Input to Accept $\pm 5 \mathrm{~V}$ Bipolar Inputs
The output may also be scaled up so that low amplitude signals, such as 1 V will give full scale output frequency; 100 kHz model 458 or 1 MHz model 460 . By scaling the output frequency for low level signals, the step response will significantly improve. As shown in Figure 6 for model 458, the step response for a 1 volt input decreases from $200 \mu$ s before input scaling, to $20 \mu \mathrm{~s}$ with scaling.


Figure 6. Offsetting Input to Achieve Improved Dynamic Response for Small Signal Inputs

## PERFORMANCE SPECIFICATIONS

Nonlinearity: Nonlinearity error is specified as a $\%$ of 10 V full scale input and is guaranteed over the 0.1 mV to 11 V operating signal range; $\pm 0.01 \%$ max, models $458 \mathrm{~J} / \mathrm{K} / \mathrm{L}$, $\pm 0.015 \% \mathrm{max}$, models $460 \mathrm{~J} / \mathrm{K} / \mathrm{L}$. Typical nonlinearity performance is illustrated in Figure 7.


Figure 7. Nonlinearity Error Versus Input Voltage
Gain Temperature Stability: Gain drift is specified in ppm of output signal and is guaranteed for each model over the 0 to $+70^{\circ} \mathrm{C}$ temperature range; $5 \mathrm{ppm} / /^{\circ} \mathrm{C}(458 \mathrm{~L}), 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ( 458 K ), $20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}(458 \mathrm{~J}), 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ( 460 L ), $25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ( 460 K ) and $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}(460 \mathrm{~J})$ max.

## LONG TERM PRECISION INTEGRATOR

In critical measurement applications, such as pollution monitoring where it is required to integrate for periods greater than 1 hour with overall accuracy of $0.05 \%$, the $V / F$ converter offers a superior low cost approach when compared to the traditional operational integrator circuit. As shown in Figure 8, the analog signal is applied to a precision input amplifier, model 52 K and then to the $\mathrm{V} / \mathrm{F}$ input. The $\mathrm{V} / \mathrm{F}$ output is connected to a large capacity counter and display, operating as a totalizer. The total pulse count is equal to the time integral of the analog input signal. Since the output displayed is an accumulated pulse count, there is no integrator drift error. A feature of this approach is the infinite hold capability without errors due to time drift, since the counter may be held at any time without affecting the output reading.


Figure 8. Models 458/460 as Long Term Integrator with Arbitrary Display Calibration. Frequency Division Ratio can Otherwise be Chosen to Provide Direct Readout in any Desired Units.

## CMOS/HNIL COMPATIBLE OUTPUT

The circuit shown in Figure 9 may be used to shift the output of the $458 / 460$ from 0 to +5 V to 0 to +12 V , to provide a 4 V noise immunity for driving high noise immunity logic (HNIL) and CMOS logic.


Figure 9. Circuit for Shifting the Output of the 458/460 to Drive CMOS/HNIL Logic

## PRECISION HIGH CMV ANALOG ISOLATOR

By combining the V/F converter with a floating power supply and optical isolator as shown in Figure 10, accurate low level measurements in the presence of high common mode voltages may be achieved. Only the CMV rating of the optical isolator and the breakdown rating of the power supply limit the CMV rating. Using this approach for isolating transducers, ground loop problems are eliminated. Cost and complexity are minimized since only a single optical isolator is required to couple the serial pulse output from the V/F to the digital readout.


Figure 10. Optical Isolation Using LED Photo Isolator to Provide Up to 1500 V dc CMV Isolation

## APPLICATION IN DATA ACQUISITION SYSTEMS

High Noise Immunity Data Transmission: A method of accurately transmitting analog data through high noise environments is illustrated in Figure 11. This approach utilizes the self clocking output of models 458 and 460 and eliminates the need for costly additional twisted pair for external synchronization. Model 610 amplifies the low level differential transducer signal up to the 10 V full scale V/F input level. A differential line driver is used to drive a twisted pair cable. The differential line driver and receiver offer high noise immunity to common mode noise signals.


Figure 11. Application of Model 458 V/F Converter in a. High Performance, High Noise Rejection Two-Wire Data Transmission System

# Synchro \& Resolver Converters 

## Contents

Page
Selection Guide ..... 13-2
General Information and Definitions of Devices ..... 13-4
-API1620/1718 Synchro/Resolver Angle Position Indicators and Digital Converter ..... 13-5
DSC1705/1706 Digital-to-Synchro Converters (14/12 Bits) ..... 13-9
DTM1716/1717 Digital Vector Generators ..... 13-13
-IRDC1730 12-Bit, Tracking InductosynTM/Resolver to Digital Converter ..... 13-17
-IRDC1731 4000 Count, Tracking InductosynTM/Resolver to Digital Converter ..... 13-23
RTM/STM1686/1696/1736/1687/1697/1737 5VA Output Transformers ..... 13-27
SAC1763 Synchro/Resolver to Linear de Converter ..... 13-31
SBCD1752/1753/1756/1757. Synchro-to-Digital Converters (Low Profile, 12/10/14 Bits) ..... 13-35
SDC1700/1702/1704 Synchro-to-Digital Converters (Low Profile, 12/10/14 Bits) ..... 13-39
SDC1725/1726 Synchro-to-Digital Converters with 3-State-Latched Outputs ..... 13-45
-SDC/RDC1727 18-Bit Synchro/Resolver to Digital Converter ..... 13-49
-SDC/RDC1740/1741/1742 12-and 14-Bit Hybrid Synchro/Resolver to Digital Converters ..... 13-53
SPA1695 Synchro/Resolver Power Amplifier ..... 13-57
TSL1612 Processors for 2-Speed Synchro-to-Digital Conversion ..... 13-59

- New product since 1980 Data-Acquisition Components and Subsystems Catalog Inductosyn is a trademark of Farrand Industries Inc.


## Selection Guide Synchro \& Resolver Converters

The products in this section are generally concerned with angular measurements. They include the following classes of device:

Digital Angle to Trigonometric (sine-cosine) Analog Voltage<br>Digital-to-Resolver Converters<br>Digital-to-Synchro Converters Inductosyn ${ }^{\text {TM }}$-to-Digital Converters<br>Resolver-to-Analog Voltage Converters<br>Resolver-to-Digital Converters<br>Resolver-to-Digital Display (Angular-Position Indicators)<br>Synchro-to-Analog Voltage Converters<br>Synchro-to-Digital Converters<br>Synchro-to-Digital Display (Angular-Position Indicators)

Complete descriptions, specifications, and applications information on the products in this section can be found in the data sheets. Brief general information can be found overleaf.

The Selection Guide is provided to ease the job of finding the right unit to do your job. Devices are listed in the Selection Guide vertically, by model number, in alphabetic, then numeric order, as well as by function and type of input. Salient characteristics are listed horizontally. A bullet is placed at each intersection that is appropriate for each device.


Here's an example of its use: if you were looking for a 14-bit resolver-to-digital converter with the highest accuracy in the smallest package, you night start at the 14 -bit column; you would see that there are two resolver families that have 14 -bit resolution and error less than 5 arc-minutes: RDC1740 and SDC1704; the RDC1740 is a hybrid, and the SDC1704 is in a 0.4 " H module. Thus, you would be quickly led to look at the SDC/RDC1740 data sheet and be guided to its location by the page number at the right.
In addition to the devices listed in the chart, data sheets for the following accessory products are also to be found in this section:

Resolver and Synchro 5VA Output Transformers, models RTM/STM1686/1696/1736/1687/1697/1737

Synchro/Resolver 5VA-Output Power Amplifier, model SPA1695
Two-Speed Processor for Coarse/Fine Synchro/Resolver Systems, model TSL1612

Volume II, Page 13-27
Volume II, Page 13-57

Volume II, Page 13-59


## Orientation

## Synchro \& Resolver Converters

These products constitute a complete line of devices for the digital measurement and control of angular and linear displacements by means of synchros, resolvers, and Inductosyns. In addition to modules and hybrid circuits that perform the appropriate conversions, the line also includes modules that perform purely algebraic or logical functions; in some cases, solid-state circuitry emulates the functions of electromechanical devices.
The range of synchro processing modules now available covers a wide area of application. They are widely used in military and radar applications, but there are additional fields in which they could be used to advantage because of the proven ruggedness and high precision of the electromechanical hardware, their standardized specifications, and their low cost. They have a number of advantages over potentiometers and optical systems.
In this introductory section, there will be provided a brief set of device definitions. Detailed data and applications information is given in the data sheets. For a complete introduction to synchro/digital conversion, Analog Devices has available a 208page book, Synchro and Resolver Conversion, edited by G. Boyes (1980), \$11.50.
In this section, and in much of the text, the word "Synchro" appears frequently. In many cases, the word "Resolver" could be used in its place. The modules make use of angular data in resolver form; if the input data is in three-wire synchro form, transformers in "Scott T" configuration convert it to resolver form; analog outputs are available in both forms. There are a number of voltage and frequency options.

## REPRESENTATION OF ANGLES IN DIGITAL FORM Binary

The most commonly used method of representing angles in digital form is simple natural binary weighting, where the mostsignificant bit (MSB) represents $180^{\circ}$, the next represents $90^{\circ}$, etc. The table shows the bit weights in degrees, degrees-andminutes, and radians for this coding method.

## BCD

When angular measures have to be displayed in visual form, BCD coding is used, through the use of binary-to-BCD converters, such as the BDM1615, which provides the necessary scaling and conversion, e.g., from $10100000000000\left(180^{\circ}\right.$ $+45^{\circ}$ ) to 1000100101.0000000 (or $225.00^{\circ}$ ).

## TYPICAL S/D/S DEVICES

Binary-to-Binary-Coded-Digital Converter (BDM1615/16/17)
A device that accepts angular data in binary form and converts it to BCD form, with fractional degrees in decimal fractions of $1^{\circ}(1615,1617)$ or minutes and seconds $(1616)$. The BCD output is modulo $360^{\circ}$.

| Bit No. | Degrees | Degrees, minutes | Radians |  |
| :---: | :--- | :---: | :--- | :---: |
| 1 | 180 | 180 | 0 | 3.141593 |
| 2 | 90 | 90 | 0 | 1.570796 |
| 3 | 45 | 45 | 0 | 0.785398 |
| 4 | 22.5 | 22 | 30 | 0.392699 |
| 5 | 11.25 | 11 | 15 | 0.196349 |
| 6 | 5.625 | 5 | 37.5 | 0.098175 |
| 7 | 2.8125 | 2 | 48.75 | 0.049087 |
| 8 | 1.40625 | 1 | 24.38 | 0.024544 |
| 9 | 0.70312 | 0 | 42.19 | 0.012272 |
| 10 | 0.35156 | 0 | 21.09 | 0.006136 |
| 11 | 0.17578 | 0 | 10.55 | 0.003068 |
| 12 | 0.08789 | 0 | 5.27 | 0.001534 |
| 13 | 0.04395 | 0 | 2.64 | 0.000767 |
| 14 | 0.02197 | 0 | 1.32 | 0.000383 |
| 15 | 0.01099 | 0 | 0.66 | 0.000192 |
| 16 | 0.00549 | 0 | 0.33 | 0.000096 |

Digital-to-Synchro Converters (DSC1705/06)
Devices that accept parallel binary digital inputs (14 or 12 bits) and an ac reference signal, and provide outputs in 3-wire synchro form.

## Inductosyn/Resolver-to-Digital Converter (IRDC1730)

 A device that produces a digital output capable of resolving (to 12 bits) intermediate distances within a single track-pitch of a Farrand linear-Inductosyn stator in displacement- and angle-measuring Inductosyn systems. The moving element is used as though it were a resolver input; hence the device will also convert resolver information to digital.
## Synchro-to-Digital Converter

A device that accepts either 3 -wire synchro- or 4-wire resolver inputs, together with a 2 -wire ac reference, and outputs angular binary data in a continuously tracking mode, employing a Type 2 servo loop. The inputs may be from either remote synchros or from electrically simulated synchros (e.g., DSC's).

## Digital Converter and Processor for Two-Speed Synchros (TSL1612)

A two-speed processor takes as inputs two sets of digital information, representing the angles from coarse and fine synchros, and combines them to produce a single 19 -bit word representing the actual angle of the "coarse" shaft. The TSL consists of the processing logic alone-it can be used with a pair of SDC's, which provide the two sets of digital information.

## FEATURES

Five Digit Display
Accuracy $0.02^{\circ}$ (API1620) or 2 arc-minutes (API1718)
Two Channel Input
Accepts High or Low Level Synchros, Resolvers or Magslips
47 Hz to 600 Hz Carrier Frequency
16-Bit BCD or Natural Binary Output
Storage Compartment for Leads/Connectors
API1620 FEATURES
Degrees and Decimal Parts of a Degree Display
Display Test Facility
Full Scale 359.99 ${ }^{\circ}$

## API1718 FEATURES

## Nato Codified

Degrees and Minutes Display
Display Latch Facility
Full Scale $359^{\circ} 59^{\prime}$

## DESCRIPTION

The Angle Position Indicators API1620 and API1718 are instruments for displaying in visual digital form the angle represented by synchro, magslip or resolver signals. In addition to displaying the angle in visual form the APIs also convert the input angular signals into natural binary or BCD angular data at TTL levels for use externally. Facility is provided for the connection of two sets of input signals which may be alternately switched into the converter. The APIs have been designed to accommodate input signals from all the usually encountered angular data transmission systems i.e., Synchros, Magslips and Resolvers at both high and low voltage levels and at frequencies from 47 Hz to 600 Hz . The two sets of inputs to the APIs can be different e.g., a 60 Hz synchro on one input together with a 400 Hz resolver on the other. The facility of switching from one set of inputs to the other enables the angular position of separate devices to be directly compared. The meters have been designed to work with any reference voltage from 6 V rms to 115 V rms.

## STORAGE COMPARTMENT

A storage compartment for storing the input leads and connectors is provided on the underside of the instrument, access to this is by an easily operated slotted screw fastener. The API is delivered with part of the Application Kit stored in this compartment.

## SELF TESTING

Both Angle Position Indicators have a self checking facility. This is provided by internally simulated input angles of $45^{\circ}$ and $225^{\circ}$ selected by the front panel mode switch. The simulated angles have an accuracy an order of magnitude greater than the Instrument.


NATO CODE NUMBER
The API1718 BCD option has been issued with a Nato Stock Number, 6625-99-539-8389, which eases acceptance of the Angle Position Indicator in military applications.

## MODELS AVAILABLE

The two Angle Position Indicators described in this data sheet differ primarily in the format of the display and the presence of a Display Check or Display Latch facility.
Model API1620 has a display format of degrees and decimal parts of a degree with a full scale range of $359.99^{\circ}$ and an accuracy of $0.02^{\circ}$. It has a display check facility on the front panel and is available in two options, viz.
BINARY option has 16-bit representation at TTL levels of the input angular signal in natural binary form on the rear connector.
BCD option has a 5 decade BCD representation at TTL levels of the input angular signal on the rear connector.

Model API1718 has a display format of degrees and minutes with a full scale range of $359^{\circ} 59$ minutes and an accuracy of 2 arc minutes. It has a display latch facility on the front panel and is available in two options, viz.
BINARY option has a 16-bit representation at TTL levels of the input angular signal in natural binary form on the rear connector.
BCD option has a 5 decade BCD representation at TTL levels of the input angular signal on the rear connector.

SPECIFICATIONS
(typical @ $+25^{\circ} \mathrm{C}$ unless otherwise noted)

| Models | API1620 | API1718 |
| :---: | :---: | :---: |
| $A^{\text {ACCURACY }}{ }^{1}$ | $\begin{aligned} & \pm 0.02^{\circ} \text { at } 400 \mathrm{~Hz} \\ & \pm 0.03^{\circ} \text { at } 60 \mathrm{~Hz} \end{aligned}$ | 2 arc minutes at 400 Hz <br> 3 arc minutes at 60 Hz |
| ANGULAR RANGE | $000.00^{\circ} \text { to } 359.99^{\circ}$ <br> continuous rotation | $000.00^{\circ}$ to $359^{\circ} 59$ minutes continuous rotation |
| TEMPERATURE RANGE | Operational 0 to $+50^{\circ} \mathrm{C}$ <br> Storage $-5^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}$ | * |
| INPUT SIGNAL VOLTAGE | 11.8 V rms 200 Hz to 600 Hz 26.0 V rms 200 Hz to 600 Hz 90.0 V rms 47 Hz to 600 Hz | * |
| REFERENCE VOLTAGE | 6 V rms to 115 V rms with no adjustments required | * |
| REFERENCE FREQUENCY | 47 Hz to 600 Hz | * |
| INPUT IMPEDANCE | Signal $2 \mathrm{M} \Omega$ <br> Reference $200 \mathrm{k} \Omega$ | * |
| TOLERANCE ON SIGNAL TO REFERENCE PHASE | $\pm 20^{\circ}$ | * |
| DISPLAY | 5 digit, dot matrix LED | * |
| DATA OUTPUT (TTL) ON REAR CONNECTOR (BCD 2TTL Loads, Binary 3TTL Loads) | Either 5 decade BCD or 16-bit natural binary. Degrees and decimal parts of a degree format. | * |
| INHIBIT INPUT (TTL) <br> (1TTL LOAD) | Logic " 0 " = Hold <br> Logic " 1 " = Track | * . |
| BUSY OUTPUT (TTL) (10TTL LOADS) | Logic " 0 " = Data Stable <br> Logic " 1 " = Busy | * |
| POWER SUPPLY | 23 VA (typ), 28VA (max) at either 115 V rms or 220 V rms $\pm 15 \%$ 47 Hz to 400 Hz | * |
| WEIGHT | 10 lbs 4.53 Kgm | * |
| SIZE (EXCLUDING HANDLE) | $\begin{aligned} & 11.75^{\prime \prime} \times 8^{\prime \prime} \times 4^{\prime \prime} \\ & (300 \mathrm{~mm} \times 204 \mathrm{~mm} \times 102 \mathrm{~mm}) \end{aligned}$ | * |
| NATO STOCK NO. | - | $6625-99-539-8389$ <br> (BCD version only) |

## NOTES

*Specifications same as API1620.
${ }^{1}$ Full accuracy is maintained if signal voltages within $\pm 10 \%$ of the nominal values are applied (all lines varying together). The input amplifier limits are set at $+15 \%$ of the nominal voltage levels, no damage will occur if 90 volts is applied on the 11.8 volts or 26.0 volt settings and up to 150 volts can be applied on the 90 volts setting without damage. For voltages considerably lower than the normal voltages the API will continue to function at a reduced accuracy; the inaccuracy will manifest itself mainly as an hysteresis error.
Specifications subject to change without notice.


Front Panel of the API1620


Front Panel of the AP/1718

## DATA READOUT

The digital angle readout is displayed on a five digit display by Light Emitting Diode (LED) dot matrix indicators on the front panel.

The API1620 model displays this angle as degrees and hundredths of a degree.
The API1718 model displays this angle as degrees and minutes. The displayed angle is also available at TTL levels in either Binary or BCD format on the rear connector. In both APIs this angle is produced in degrees and bundredths of a degree.

## DISPLAY CHECK (API1620)

The API1620 has a display check press button on the front panel which when pressed causes all the dots in all LED matrices to be illuminated.

## POWER CONNECTIONS

The Angle Position Indicators can be powered from 115 V ac or 220 V ac $\pm 15 \%$, the changeover switch being on the front panel. The supply frequency can be 47 Hz to 400 Hz .

## DISPLAY LATCH (API1718)

The API1718 has a Display Latch button on the front panel which when pressed will hold the display at its existing reading -but does not effect the digital output data.
Both APIs have a latch facility available on Pin 36 on the rear connector. This "INHIBIT" input will "Freeze" both the display and the digital output data if a Logic " 0 " is applied.

## OUTPUTTING VALID DATA

A "Converter Busy" pulse is available on Pin 37 of the rear connector, which indicates the state of the converter. When this line is at Logic 1 the converter is busy and the data is changing. A Logic 0 indicates that the data is valid.
Data can be transmitted without error under the following timing sequence.


## DATA OUTPUT CONNECTIONS AND BIT WEIGHTS

The APIs are available in two forms one giving the output in BCD form and the other giving the output in natural binary form. In both cases the resolution corresponds to 16 -bits binary. The pin connections for the 37 way DCM 37S Souriau rear connector are given in the following table.

## OPERATING NOTES

The line voltage selector switch must be set in the correct

| PIN <br> NUMBER | NATURAL BINARY VERSION |  | BCD VERSION |
| :---: | :---: | :---: | :---: |
|  | BIT NO. | BIT WEIGHT | CODING |
| 1 | GROUND |  | GROUND |
| 2 | 16 | $0 \cdot 0055$ | $0.01{ }^{\circ}$ |
| 3 | 15 | 0.0110 | $0.02^{\circ}$ |
| 4 | 14 | 0.0220 | $0.04^{\circ}$ |
| 5 | 13 | 0.0439 | $0 \cdot 08^{\circ}$ |
| 6 | 12 | 0.0879 | $0 \cdot 10^{\circ}$ |
| 7 | 11 | $0 \cdot 1758$ | $0 \cdot 20^{\circ}$ |
| 8 | 10 | $0 \cdot 3516$ | $0 \cdot 40^{\circ}$ |
| 9 | 9 | $0 \cdot 7031$ | $0 \cdot 80^{\circ}$ |
| 10 | N/C |  | $1 \cdot 0^{\circ}$ |
| 11 | N/C |  | $2 \cdot 0^{\circ}$ |
| 12 | 8 | $1 \cdot 4063$ | $4 \cdot 0^{\circ}$ |
| 13 | 7 | $2 \cdot 8125$ | $8 \cdot 0^{\circ}$ |
| 14 | 6 | $5 \cdot 6250$ | $10 \cdot 0^{6}$ |
| 15 | 5 | $11 \cdot 2500$ | $20 \cdot 0^{\circ}$ |
| 16 | 4 | 22.5000 | $40 \cdot 0^{\circ}$ |
| 17 | 3 | $45 \cdot 0000$ | $80 \cdot 0^{\circ}$ |
| 18 | 2 | $90 \cdot 0000$ | $100 \cdot{ }^{\circ}$ |
| 19 | 1 | $180 \cdot 0000$ | $200 \cdot 0^{\circ}$ |
| 20 | N/C |  | N/C |
| TO $\downarrow$ | $\cdots$ |  | TO $\downarrow$ |
| 35 | N/C |  | N/C |
| 36 | $\overline{\text { INHBIT }}$ |  | INHIBIT |
| 37 | BUSY |  | BUSY |

## Connections on Output Connector at rear of API

position before the power is applied. To the left of the voltage selector switch is the instrument "on/off" press button and to the left of that is the power indicator neon.

## SIGNAL VOLTAGE SELECTOR SWITCH

The three position selector switch alters the transformers to suit the synchro or resolver voltages being applied to the API. THIS SWITCH SHOULD BE SET IN THE 90 VOLT POSITION DURING $45^{\circ}$ OR $225^{\circ}$ CHECKING, no damage will be done if this or any of the switches are in wrong positions but errors in checking could occur.

## MODE SELECTOR SWITCH

This mode selector switch marked M, S, R, $45^{\circ}, 225^{\circ}$ meaning Magslip, Synchro, Resolver, $45^{\circ}$ check and $225^{\circ}$ check is for making appropriate changes according to whether a magslip synchro or resolver is being used. If two differing systems are being applied to the inputs e.g. Channel 1 resolver at 26 V and Channel 2 synchro 90 V , then the mode switch will have to be changed from R to S and the voltage switch from 26 V to 90 V when changing from Channel 1 to Channel 2. No damage will be done to the API by any order of switching but some change of loading on the inputs may occur. To avoid this problem the channel switch marked CH1, OFF, CH2 should be set in the OFF position when changing the mode and voltage switches.

## DIRECTION OF DATA ROTATION

The convention of zero angle on Magslips differs from Sy nchros by $150^{\circ}$. Correction for this has been made inside the APIs, so that zero degrees will be indicated on the API for both Synchro and Magslips set to zero. The direction of rotation convention is different for Synchros and Magslips this has not been changed so that a clockwise rotation (from zero) of the synchro will give the same reading as an anticlockwise rotation (from zero) of a Magslip.


Schematic Arrangement of the AP11620 and AP11718

## REFERENCE INPUT

Both the Angle Position Indicators require a reference voltage to be supplied via the input connectors. This must be the same reference as supplied to the devices under test and can be any voltage from 6 V rms 115 V rms.

## POWER AND SIGNAL INPUT CONNECTIONS

The power and input connectors have lettered pins (see table on previous page). Connections are:

## Power

Fixed Connector: Amphenol 62GB-57A-8-3.3P
Free Connector: Amphenol 62GB-16F-8-3.3S
3 Way: $\begin{array}{rll}\text { Pin A } & \text { Ground } \\ & \text { Pin B } & \text { Live } \\ & \text { Pin C } & \text { Neutral }\end{array}$

## Inputs

Fixed Connector: Amphenol 62GB-57A-10-6P
Free Connector: Amphenol 62GB-16F-10-6S
6 Way: Pin A to S1
Pin D to S4
Pin B to S3 Pin E to Ref High
Pin C to S2 Pin F to Ref Low
For resolver inputs the sine voltage is applied to S1 and S3 and the cosine to S2 and S4. The phase of the resolver connections should be such that if S3 and S4 and Ref Low are regarded as common then in the first angular quadrant 0 to $90^{\circ}$ the voltages on S2 and Ref High will be in time phase, i.e., positive together and negative together and the voltages on S1 and Ref High will be $180^{\circ}$ out of time phase. For synchro or magslip operation the connections should be made to $\mathrm{S} 1, \mathrm{~S} 2$ and S 3 in rotation.



POWER CONNECTOR

## Pin Connections as Viewed Looking at the Front of the API1620 and API1718

APPLICATIONS OF THE ANGLE POSITION INDICATOR
The API finds many applications in both civil and military systems where it is common place to use synchro or resolver angular data transmission.

In many areas of mechanical engineering where angular settings have to be made to high accuracies, the APIs can be used with a precision synchro to display the shaft angle-or by using both inputs to compare shaft angle settings.

Other examples of the API's applications are checking constant velocity, coupling (universal joints) and measuring nonuniformity in the gearing velocity of gear boxes. By converting the digital output data to printers, permanent records can be obtained.

## FUSES

The API 1620 is protected by a 300 mA anti-surge fuse in the fuse holder in the rear panel. The API 1718 has two 160 mA anti-surge fuses located on the rear panel for 240 V operation. When used at 115 V the 300 mA fuses supplied should be fitted.

## ORDERING INFORMATION

The APIs should be ordered according to the following:
API 1620/BCD degrees and hundredths display. BCD digital data output on rear connector.
API1620/BIN degrees and hundredths display. Binary digital data output on rear connector.
API 1718/BCD degrees and minutes display. BCD digital data output on rear connector. Nato Code: 6625-99-539-8389.
API1718/BIN degrees and minutes display. Binary digital data output on rear connector.
The API1620 is supplied with the following applications kit: 2 input connectors Amphenol sockets type 62GB-16F10-6S, 1 mains lead with Amphenol socket type 62GB-16F8-3.3S attached, one 37 way DCM37S Souriau connector with cover and spring clip. 1 Users Handbook. Calibration Result Sheet.

The API1718 is supplied with the following applications kit: 2 input leads with Amphenol socket type 62GB-16F10-6S attached. (Nato stock number 6625-99-5413454). 1 mains lead with Amphenol socket type 62GB-16F8-3.3S attached. (Nato stock number 6625-99-5413453). One 37 way connector DCM37S/Souriau connector with cover and spring clip. 1 Users Handbook. 3 Spare fuses (one 160 mA anti-surge, two 300 mA anti-surge). Calibration result sheet. DSC1705/1706

FEATURES<br>Very Low Radius Vector Variation (Transformation Ratio) ( $\pm 0.1 \%$ )<br>High Accuracy ( $\pm 2$ arc-mins at $+25^{\circ} \mathrm{C}$ )<br>12- or 14-Bit Resolution<br>No 5 Volt Power Supply Required<br>MIL Spec/Hi Rel Versions Available<br>Internal 1.3VA Amplifiers<br>Internal Transformers ( 400 Hz Option)<br>No Trims or Adjustments Necessary

APPLICATIONS<br>Driving Control Transformers<br>Driving Torque Receivers (with External Amplifiers)<br>Servo Mechanisms<br>Retransmission Systems<br>Positional Control

## GENERAL DESCRIPTION

The DSC1705 and DSC1706 are Digital to Synchro and Digital to Resolver converters capable of driving electromechanical loads of up to 1.3 VA .
They accept a 14 - or 12 -bit digital input representing angle and a reference voltage of either 60 Hz or 400 Hz , and produce a 3 wire or 4 wire output suitable for driving Synchros or Resolvers.

The 400 Hz converters contain internal 1.3 VA amplifiers as well as output and reference transformers.
The 60 Hz versions contain internal 1.3 VA amplifiers but require external output and reference transformers.
If it is necessary to drive a load requiring more than 1.3 VA , options for both the 400 Hz and 60 Hz converters are available allowing the use of external amplifiers and transformers.

## RADIUS VECTOR

One of the outstanding features of these converters is the almost negligible Radius Vector variation (Transformation Ratio).

On many Digital to Synchro Converters presently available, the individual sine and cosine outputs produced do not follow the exact sine and cosine laws, and depending upon angle can vary up to $\pm 7 \%$. This is not always important as the ratio of the sine to the cosine, i.e., the tangent, is always correct to the specified accuracy of the converter. There are cases however, when driving torque receivers and certain servo control loops when this variation is unacceptable.
The design of the DSC1705 and DSC1 706 bas reduced this variation to less than $\pm 0.1 \%$. This means that when the converters are used in closed loop servo systems, the gain of the closed loop is independent of the digital input angle, thus making reference correction unnecessary.

## MODELS AVAILABLE

The two Digital to Synchro/Resolver converters described in this data sheet differ primarily in the areas of resolution and accuracy as follows:
Model DSC1705XYZ is a 14-bit converter with an overall accuracy of $\pm 4$ arc-minutes.
Model DSC1706XYZ is a 12 -bit converter with an overall accuracy of $\pm 8$ arc-minutes.
The XYZ option code defines the option thus: ( X ) signifies the operating temperature range, ( Y ) signifies the reference frequency, $(\mathrm{Z})$ signifies the output and the reference voltages, whether the output is in Synchro or Resolver format and whether external transformers are required.


FUNCTIONAL DIAGRAM, DSC1705 and DSC1706
The principle of operation of the converters described in this data sheet is shown in the diagram above.

| Model | DSC1705 | DSC1706 |
| :---: | :---: | :---: |
| ACCURACY ${ }^{1}$ | $\pm 4$ arc-minutes | $\pm 8$ arc-minutes |
| RESOLUTION | 14 Bits ( $1 \mathrm{LSB}=1.3$ arc-minutes) | 12 Bits ( $1 \mathrm{LSB}=5.3$ arc-minutes) |
| INPUT CODE | 14-Bits Natural Parallel Binary with MSB $=180^{\circ}$ | 12-Bits Natural Parallel Binary with MSB $=180^{\circ}$ |
| REFERENCE VOLTAGE INPUT |  | . |
| With Internal Transformers |  |  |
| Low Level | 26 V rms | * |
| High Level | 115 V rms | * |
| External Transformer Options ${ }^{2}$ | 4 V rms | * |
| REFERENCE FREQUENCY | 60 Hz or 400 Hz | * |
| REFERENCE INPUT IMPEDANCE |  |  |
| With Internal Transformers |  |  |
| Low Level | $20 \mathrm{k} \Omega$ | * |
| High Level | $200 \mathrm{k} \Omega$ | * |
| External Transformer Options ${ }^{2}$ | $10 \mathrm{k} \Omega$ | * |
| DIGITAL INPUT (TTL COMPATIBLE) | 1TTL Load | * |
| OUTPUT VOLTAGE AND FORMAT |  |  |
| With Internal Transformers |  |  |
| Low Level | 11.8 V rms Line-to-Line Synchro |  |
|  | or Resolver | * |
| High Level | 90 V rms Line-to-Line Synchro |  |
|  | or Resolver | * . |
| External Transformer Options ${ }^{3}$ | 7 V rms Sine and Cosine | * |
| LOAD CAPABILITY | 1.3 VA | * |
| SHORT CIRCUIT PROTECTION | Continuous for 5 minutes | * |
| OUTPUT SETTLING TIME ${ }^{4}$ | $50 \mu \mathrm{~s}$ for $180^{\circ}$ Step | * |
| RADIUS VECTOR VARIATION (Transformation Ratio) | $\pm 0.1 \%$ max Sine and Cosine | * |
| INTERNAL TRANSFORMER ISOLATION | 500 V dc | * |
| POWER SUPPLIES |  |  |
| Voltage | $\pm 15 \mathrm{~V}$ dc $\pm 5 \%$ | * |
| Current |  |  |
| (a) No Load | 95 mA per Line | * |
| (b) Full Load Mean | 225 mA per Line | * |
| WARM-UP TIME | 1 sec to Full Accuracy | * |
| OPERATING TEMPERATURE RANGE | $\begin{array}{lc} \hline 0 \text { to }+70^{\circ} \mathrm{C} & \text { Standard } \\ -55^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C} \text { Extended } \end{array}$ | * |
| STORAGE TEMPERATURE RANGE | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | * |
| SIZE | $\begin{aligned} & 3.125^{\prime \prime} \times 2.625^{\prime \prime} \times 0.8^{\prime \prime} \\ & (79.4 \mathrm{~mm} \times 66.7 \mathrm{~mm} \times 20.3 \mathrm{~mm}) \end{aligned}$ |  |
| WEIGHT | 8 ounces ( 224 grams) max | * |
| MEAN TIME BETWEEN FAILURES (MTBF) CALCULATED ${ }^{5}$ | 150,000 Hours | * |

## NOTES

*Specifications same as DSC1705.
${ }^{1}$ Accuracy applies over the full operating temperature range of the option and for:
(a) $\pm 10 \%$ reference frequency and amplitude variation.
(b) $10 \%$ harmonic distortion on the reference.
(c) $\pm 5 \%$ power supply variation.
(d) Any balanced load from no load to full load.
${ }^{2}$ Refers to input to converter and not to external transformers.
${ }^{3}$ Refers to output from internal converter amplifiers and not from external transformers.
${ }^{4}$ Dependent upon option and load conditions.
${ }^{5}$ With MIL-STD-883B components.
Specifications subject to change without notice.

## CONNECTING THE CONVERTER

400 Hz options. All these converters contain internal output and reference transformers.

The digital input should be connected to pins " 1 " through " 12 " on the DSC1706 and pins " 1 " through " 14 " on the DSC1705, noting that pin " 1 " is the Most Significant Bit (MSB).
"S1", "S2" and "S3" should be connected to the appropriate inputs on the synchro being driven. (" S 4 " is used also when connection is made to a resolver).

The reference should be connected to " $\mathrm{R}_{\mathrm{Hi}}$ " and " $\mathrm{R}_{\mathrm{Lo}}$ " ensuring that the phase is correct.
"GND" is the common for both power supplies and digital inputs.
60 Hz Options. For 60 Hz operation, an external transformer, STM1679 is required.
The power supplies and digital input should be connected as for the 400 Hz version.

The STM1679 transformer should have its pins "SIN", "COS" and " $V$ " connected to the equivalent pins on the converter. The "GND(SIG)" and "GND(REF)" should both be connected to "GND" on the converter.

The outputs to the load should be taken from " S 1 ", " S 2 " and "S3" on the STM1679 transformer ("S4" also in the case of a resolver).

The reference input should be made to " $\mathrm{R}_{\mathrm{Hi}}$ " and " $\mathrm{R}_{\mathrm{Lo}}$ " on the STM1679.


60 Hz Connection to a Control Transformer (Diagram Shows Bottom View of Modules)

## OPERATION WITH EXTERNAL AMPLIFIERS OR

 TRANSFORMER OTHER THAN STM1679For certain applications, the power output required by the load will be greater than the 1.3 VA supplied by the internal amplifiers. Thus external amplifiers and transformers will be needed. Products offered to fulfull this requirement are:

```
SPA1695 - Dual 5VA Amplifier
STM1696-5VA output and reference transformers (400Hz)
STM1697-5VA output and reference transformers (60Hz)
```

If you have a requirement for such products please request the data sheet.

## CONVERTER OUTLINE DIMENSIONS <br> AND PIN CONNECTION DIAGRAM <br> Dimensions shown in inches and (mm).



NOTE
DIAGRAMS ABOVE SHOW DSC 1705.
DSC1706 DOES NOT HAVE PINS "13" AND " 14 ".

## MATING SOCKET: CAMBION 450-3388-01-03

TRANSFORMER (STM1679) OUTLINE DIMENSIONS AND PIN CONNECTION DIAGRAM
Dimensions shown in inches and (mm).


13


BIT WEIGHT TABLE

Bit Number
1 (MSB)
2
3
4
5 11.2500
$6 \quad 5.6250$
7 2.8125
$8 \quad 1.4063$
9 0.7031
$10 \quad 0.3516$
$11 \quad 0.1758$
12 (LSB for DSC1706) . 0.0879
$13 \quad 0.0439$
14 (LSB for DSC1705) 0.0220

## LOADING THE DSC's WITH

## CONTROL TRANSFORMERS (CT's)

The most common device to be driven by Digital to Synchro converters is the control transformer (CT)
The minimum power required to drive a CT can be expressed as:

$$
(V A)=\frac{V^{2}}{\left|z_{s o}\right|} \cdot \frac{3}{4}
$$

where V is the line to line voltage and $\mathrm{Z}_{\mathrm{so}}$ is the impedance between one input terminal and the other two shorted together with the rotor open circuit. ( $\mathrm{Z}_{\mathrm{so}}=\mathrm{R}_{\mathrm{so}}+\mathrm{j} \mathrm{X}_{\mathrm{so}}$ )
For example, if a CT has a $Z_{\text {so }}$ of $700+\mathrm{j} 4900$ and a line to line voltage of 90 volts, then:

$$
\begin{aligned}
\left|\mathrm{Z}_{\mathrm{so}}\right| & =\sqrt{700^{2}+4900^{2}}=4950 \mathrm{Ohms} \\
\text { and }(\mathrm{VA}) & =\frac{90^{2}}{4950} \cdot \frac{3}{4}=1.23 \mathrm{VA}
\end{aligned}
$$

## TUNING CT LOADS

The load can be reduced by tuning the output.with 3 capacitors as shown below.


Capacitor Connection for Tuning CT's
$C$ should be equal to:

$$
\frac{X_{\mathrm{so}}}{2 \omega\left(\mathrm{R}_{\mathrm{so}}^{2}+\mathrm{X}_{\mathrm{so}}{ }^{2}\right)}
$$

The power required after tuning will be:

$$
\text { (VA) untuned } \quad x \frac{R_{\text {so }}}{Z_{\text {so }}}
$$

Therefore in the above example the capacitor value should be:

$$
\frac{4900}{2 \times 2 \pi \times 400\left(245 \times 10^{5}\right)}=40 \mathrm{nF}
$$

and the power required after tuning will be:

$$
1.23 \times \frac{700}{4950}=0.17 \mathrm{VA}
$$

Note allowance should always be made for tolerances in the CT windings, capacitors and frequency.

## PRACTICAL CONSIDERATIONS OF TUNING CT LOADS

1. The capacitors used need not be of high tolerance, $20 \%$ is sufficient.
2. Three capacitors must be used, one across $S 1$ and $S 2$, one across S1 and S3 and one across S2 and S3.
3. Voltage working and type of capacitors should be as follows:
11.8V Line-to-Line options:

15 Volt ac working or greater, non-polarized tantalum type.
90V Line-to-Line options:
100 Volt ac working or greater, for example, low K ceramic types.
4. For tuning Resolver loads, two capacitors only are required, one connected between S1 and S3 and the other connected between S2 and S4.

## CONTROL DIFFERENTIAL TRANSMITTERS (CDX's)

The loading on a DSC of these devices can be considered in a similar way to that of CT's. However becasue a CT normally follows a CDX, the effective $Z$ will need to be calculated. This value will normally be between $66 \%$ and $80 \%$ of the $\mathrm{Z}_{\text {so }}$ quoted for the CDX.

## TORQUE RECEIVERS (TR's)

Torque receivers are more difficult devices to drive than CT's and CDX's, and in general external amplifiers and transformers will be necessary. However, because of the lack of radius vector variation, the DSC1705 and DSC1706 are far more suited to driving TR's than converters with a variation of $\pm 7 \%$.
For a deviation of an angle $\theta$, the drive current required will be:

$$
\frac{2 \cdot v \cdot \sin \frac{\theta}{2}}{\left|Z_{s s}\right|}
$$

Points to be observed are:
(a) The TR should not be allowed to lock up.
(b) A phase lead equal to that specified for the TR should be introduced into the reference input to the DSC.
(c) The reference should always be present on the TR and the converter.
(d) The DSC output voltage should be matched exactly to the voltage requirements of the TR.

## CAUTIONS

(a) Do not connect a 115 V reference to a 26 V converter.
(b) Do not reverse the power supplies.
(c) Do not connect the reference to any other pins except " $\mathrm{R}_{\mathrm{Hi}}$ " and " $\mathrm{R}_{\mathrm{Lo}}$ ".

## ORDERING INFORMATION

When ordering, the converter part numbers should be suffixed by an option code in order to fully define the item. All standard options and their appropriate option codes are listed below.

| Part Number ${ }^{1}$ | Resolution | Operating <br> Temp. Range | Line-to-Line <br> Output Voltage <br> and Format | Reference <br> Voltage | Reference <br> Frequency |
| :--- | :---: | :---: | :---: | :---: | :---: |
| DSC1705511 | 14 Bits | 0 to $+70^{\circ} \mathrm{C}$ | 11.8 V Synchro | 26 V | 400 Hz |
| DSC1705512 | 14 Bits | 0 to $+70^{\circ} \mathrm{C}$ | 90.0 V Synchro | 115 V | 400 Hz |
| DSC1705611 | 14 Bits | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 11.8 V Synchro | 26 V | 400 Hz |
| DSC1705612 | 14 Bits | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 90.0 V Synchro | 115 V | 400 Hz |
| DRC1705518 | 14 Bits | 0 to $+70^{\circ} \mathrm{C}$ | 11.8 V Resolver | 26 V | 400 Hz |
| DRC1705618 | 14 Bits | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 11.8 V Resolver | 26 V | 400 Hz |
| DSC1705507 and STM1679522 | 14 Bits | 0 to $+70^{\circ} \mathrm{C}$ | 90.0 V Synchro | 115 V | 60 Hz |
| DSC1705607 and STM1679622 | 14 Bits | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 90.0 V Synchro | 115 V | 60 Hz |

Note: 1. For 12-bit resolution, substitute DSC1706 in place of DSC1705 in the above.
2. For options not shown above, consult the factory.

## Digital Vector Generator

## FEATURES

## Accurate Sine, Cosine Multiplication <br> 14-Bit Resolution

3 Arc-Minutes Accuracy
0.1\% Radius Accuracy

Low Profile (0.4")
Maximum Frequency to Full Accuracy $\mathbf{2 . 5 k H z}$
Low Feedthrough
APPLICATIONS
Digital to Synchro Conversion
Displays
Axis Rotation
Simulators
Numerical Control
Prediction
Vector Resolution
Spectrum Analysis
Ultra Low Frequency Oscillators

## GENERAL DESCRIPTION

The DTM1716 and DTM1717 are computing converters which have a digital angle input in natural binary form and a bipolar analog input $V_{i}(t)$. There are two analog outputs $V_{01}(t)$ and $V_{02}(t)$, the outputs are related to the inputs by;

$$
\mathrm{V}_{01}(\mathrm{t})=\mathrm{V}_{i}(\mathrm{t}) \sin \phi(\mathrm{t}) \quad \mathrm{V}_{02}(\mathrm{t})=\mathrm{V}_{i}(\mathrm{t}) \cos \phi(\mathrm{t})
$$

where $\phi$ is the digital angular input. $\phi$ ranges from 0 to $360^{\circ}$. The analog input has a range of $\pm 10 \mathrm{~V}$; the analog output has a range of $\pm 10 \mathrm{~V}$.
The digital input has a resolution of 14 bits for the DTM1716 and 12 bits for the DTM1717. The modules are powered from $\pm 15 \mathrm{~V}$ supply lines.

If the output voltages are regarded as the components of a vector, the radius accuracy is better than $0.1 \%$ and the angular inaccuracy is less than 3 arc minutes for the DTM1716.
A block diagram of the DTM1716 is shown in Figure 1.
Particular attention has been paid in the design to achieve high accuracy in the sine and cosine generation so that they may be used separately as accurate functions.


Figure 1. Diagram of DTM 1716


Two models are available each with two options as shown below. DTM1716500 has 14 -bit digital input resolution and a 0 to $+70^{\circ} \mathrm{C}$ operating temperature range.
DTM1716600 has 14-bit digital input resolution and a $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ operating temperature range.
DTM1717500 has a 12 -bit digital input resolution and a 0 to $+70^{\circ} \mathrm{C}$ operating temperature range.
DTM1717600 has a 12 -bit digital input resolution and $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ operating temperature range.

## OPERATION

The operation of the DTM1716 is straightforward, being powered from $\pm 15 \mathrm{~V}$ lines relative to the common pin. No damage is caused by either the +15 V or -15 V being disconnected but they must not be reversed. The analog input is protected against a short circuit to either power line. The output is short circuit proof and can be connected to either power line without damage. The digital inputs are standard TTL levels. The module dimensions and pin out are shown in Figure 2.


MATING SOCKET: CAMBION 450-3388-01-03

| MODELS | DTM1716 | DTM1717 |
| :---: | :---: | :---: |
| DIGITAL ANGULAR RESOLUTION | 14 bits (1 LSB $=1.3$ arc-mins) | 12 bits (1 LSB $=5.3$ arc-mins) |
| FULL SCALE OUTPUT | $\pm 10 \mathrm{~V}$ | * |
| SCALING ACCURACY | 0.1\% FSR | * |
| FULL SCALE INPUT | $\pm 10 \mathrm{~V}$ | * |
| SCALE TEMPCO | $25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ of FSR | * |
| ZERO OFFSET | 2.5 mV | * |
| OFFSET DRIFT | $50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | * |
| AC ACCURACY Analog Step Response (10V Step) | $\begin{aligned} & 40 \mu \mathrm{~s} \\ & \text { (to } 0.1 \% \text { ) } \end{aligned}$ | * |
| MAX SLEW RATE | $0.5 \mathrm{~V} / \mu \mathrm{s}$ | * |
| FULL POWER OUTPUT | 8 kHz | * |
| FEEDTHROUGH | $<1 \mathrm{mV}$ at 400 Hz | * |
| ANALOG INPUT IMPEDANCE | $10 \mathrm{k} \Omega$ | * |
| ANALOG OUTPUT IMPEDANCE | $100 \mathrm{~m} \Omega$ | * |
| OUTPUT LOAD | $2 \mathrm{k} \Omega$ | * |
| OUTPUT PROTECTION | Short circuit proof | * |
| DIGITAL INPUT | 14-bit natural parallel binary, 1TTL Load | 12-bit natural parallel binary, 1TTL Load |
| RESPONSE TO DIGITAL STEP ( $90^{\circ}$ ) (FS Analog Input) | $40 \mu \mathrm{~s}$ to $0.1 \%$ of final value | * |
| VECTOR ACCURACY ${ }^{1}$ |  |  |
| Radius Error | 0.1\% FSR | * |
| Angular Error | $\pm 3$ arc-mins | * |
| POWER SUPPLY REJECTION | 80 dB | * |
| POWER SUPPLIES | $\begin{aligned} & +15 \mathrm{~V} @ 50 \mathrm{~mA} \text { max } \\ & -15 \mathrm{~V} @ 40 \mathrm{~mA} \text { max } \end{aligned}$ |  |
| TEMPERATURE RANGE Operating Storage | $\begin{aligned} & 0 \text { to }+70^{\circ} \mathrm{C} \text { Standard } \\ & \text { or }-55^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C} \text { extended } \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | * ${ }^{*}$ |
| DIMENSIONS | $\begin{aligned} & 3.125 \times 2.625 \times 0.4^{\prime \prime} \\ & 79.4 \times 66.7 \times 10.2 \mathrm{~mm} \\ & \hline \end{aligned}$ | * |
| WEIGHT | 3 oz ( 85 grams) | * . |

NOTES
*Specification same as DTM1 716.
${ }^{1}$ See Figure 4.
Specifications subject to change without notice.

## Applying the DTM 1716/1717 Series

## APPLICATIONS OF THE DTM1716

Figure 3 shows how the DTM1716 can be used in radars and radar simulators for modulating display sawtooth generators using signals derived from a synch ro transmitter on the antenna and a Synchro to Digital converter. The synchro signal representing the antenna angle is converted to a 14-bit natural binary representation by the Synchro to Digital converter SDC1704. The digital angle is applied to the digital input of the DTM1716. A dc voltage is applied to the DTM1716 analog input which controls the radius of the displayed raster. The output voltages are used to provide the X and Y time base currents. The switches across the capacitors are opened on the leading edge of the transmission pulse and closed after a time interval determined by the range.


Figure 3. PPI Waveform Generation Using the DTM1716

## AXIS ROTATION

Figure 4 shows how two DTM1716's may be used to compute the new two dimensional coordinates of a point relative to a rotated set of axes. The input voltage $X_{1}$ and $Y_{1}$ are proportional to the coordinates of a point in the XY plane. If a digital angle $\phi$ is applied to the DTM1716's, the output voltages $X_{2}$ and $Y_{2}$ correspond to the $X$ and $Y$ coordinates of the point relative to a set of axes rotated through the angle $\phi$. The systems can be extended to three dimensions.

The arrangement as shown in Figure 4 may also be used to obtain the new coordinates of a point which is rotated through the angle in the same coordinate set. This scheme provides a low cost, accurate and compact solution to transformation problems.


THE EQUATIONS ARE: $X_{2}=X_{1} \cos \phi+Y_{1} \sin \phi$
$Y_{2}=Y_{1} \cos \phi-X_{1} \sin \phi$

Figure 4. Axis Rotation in Two Dimensions Using the DTM1716

## SYNCHRO TO INVARIANT SINE/COSINE

In many engineering applications it is required to obtain voltages proportional to the sine and cosine of an angular movement and to be able to scale the voltages electrically. Figure 5 shows how a Synchro to Digital converter and the DTM1716 may be used for this purpose. The advantage of this scheme is that the coefficients of sine and cosine are electrically scalable by means of the bipolar voltage $V_{i}$, saving memory space, multipliers, power and space.


Figure 5. Synchro to Invariant Sine/Cosine Using the SDC1704 and DTM1716

## POWER SPECTRUM ANALYSIS

Figure 6 shows a less usual application of the DTM1716 in the spectrum analysis of low frequency signals. This has the advantage of providing almost infinite resolution at extremely low relative cost.
A simple method of obtaining the power in the frequency interval $f \pm \Delta f$ is shown in Figure 6.
The input waveform from which the power spectrum is required is $\mathrm{g}(\mathrm{t})$. Multiplication of this waveform by $\operatorname{Sin} 2 \pi \mathrm{ft}$ causes the energy in the waveform between $f-\Delta f$ and $f+\Delta f$ to be shifted to lie between $-\Delta f$ and $f+\Delta f$. The low pass filter passes this voltage waveform to the square law devices to produce an output proportional to the power. Two channels, sine and cosine, are used for the case where $\mathrm{g}(\mathrm{t})$ may contain a periodic component. If for example there is a line in the power spectrum, without the use of the two channels the output at that frequency would depend upon its phase. The use of both sine and cosine multiplication avoids this problem.


Figure 6. The Use of the DTM 1716 to Obtain the Power Frequency Spectrum of $g(t)$

## PHASE MODULATION

The DTM1717 can be used for low frequency phase modulation of subcarriers. Figure 7 shows the method which uses two DTM1717's and an ADC. Frequency modulation can be obtained if the amplitude of the signal is made to be inversely proportional to its frequency. This can be accomplished by inserting an integrator in series with the modulation input. Similar techniques can be used for very low frequency synthesis.


Figure 7. Phase Modulation Using 2 DTM1717's

## ORDERING INFORMATION

There are only two options for each of the DTM1716 and DTM1717; They are the commercial or extended temperature ranges. The appropriate designations are as follows:
DTM1716500 ( 14 bits) 0 to $+70^{\circ} \mathrm{C}$
DTM1716600 ( 14 bits) $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$
DTM1717500 ( 12 bits) 0 to $+70^{\circ} \mathrm{C}$
DTM1717600 ( 12 bits) $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$
OTHER PRODUCTS
Many modules concerned with the conversion of synchro data
are manufactured by us, some of which are listed below. If you have any questions about our products or require advice about their use for a particular application, please contact our Applications Engineering Department.

## SYNCHRO TO DIGITAL CONVERTERS

The SDC1700 is a low profile ( $0.4^{\prime \prime}$ ) converter with a 12 -bit natural binary output. Its overall accuracy is $\pm 8.5$ arc-minutes, and the module contains internal transformers for all reference frequency options including 60 Hz .

- The SDC1702 is similar to the new SDC1700 but has a 10 -bit natural binary output and an overall accuracy of +22 arcminutes.
The SDC1704 is similar to the above two converters, but has a 14 -bit natural binary output and an overall accuracy of $\pm 2.0$ arc-minutes $\pm 1$ LSB.
The SBCD1752/1753/1756 and 1757 are Synchro to Digital converters based on the SDC1700 which give an output in BCD format.


## DIGITAL TO SYNCHRO CONVERTERS

Resolutions of between 10 and 14 bits are available as well as the DSC1710 which is a one card, 1 channel, two speed DSC system containing its own 20VA power amplifiers.

## TWO SPEED PROCESSORS

The TSL1612 combines the digital outputs of the two Synchro to Digital converters in a two speed system in order to produce a single digital word representing the input angle. It is available for any ratio between $2: 1$ and $36: 1$.

## FEATURES

Uses Ratiometric Amplitude Measurement Principle<br>Can Be Used with Inductosyns or Resolvers<br>12-Bit Parallel Word Representing Resolver Shaft Angle or Distance Moved Through Inductosyn Pitch<br>Tracking Rates at Up to 170 revs $/ \mathrm{sec}$ (10,200 rpm) or 170 Pitches Per Second<br>Transformer Isolated Inputs<br>Resistive Scaling Facility Accommodates Most Resolver Signal Levels<br>Direction Output<br>Ripple Clock Output (Revolution or Pitch Count)<br>DC Velocity Output Representing Input Rate<br>No External Trims or Adjustments<br>Four Frequency Options $(400 \mathrm{~Hz}, 2.6 \mathrm{kHz}, 5 \mathrm{kHz}$ or 10 kHz )<br>Low Profile Module ( $\mathbf{0 . 4} \mathbf{4}^{\prime \prime}, \mathbf{1 0 . 2 m m}$ )<br>Designed to Meet Intrinsic Safety Requirements

## APPLICATIONS

## Industrial Control

Machine Tool and Robot Control

## GENERAL DESCRIPTION

The IRDC1730 converts resolver format (sine and cosine) signals into a 12 -bit parallel word. The unit accepts inputs from either a resolver, in which case the 12 -bit word represents the angle of the resolver shaft or from an Inductosyn slider via external pre-amps in which case the 12 -bit word represents the distance moved through an Inductosyn pitch.
The converter is of the continuous tracking type working on a type 2 servo loop principle and operates for input rates of up to 170 revs per second (in the case of the 5 kHz and 10 kHz versions). In the case of an Inductosyn input used at these frequencies, it will track at a maximum rate of 170 pitches per second.

The converters are available in 4 different frequency options, $400 \mathrm{~Hz}, 2.6 \mathrm{kHz}, 5 \mathrm{kHz}$ and 10 kHz ; and the signal and reference inputs, which are transformer isolated, are accepted as 2.5 volts rms max. An outstanding feature of the converter is that even though the signal and reference inputs are transformer isolated, they can still be externally resistively scaled to accommodate the user's particular voltage levels.
A further advantage of the IRDC1730 is that it works on a ratiometric, amplitude comparison principle and therefore any voltage drop between the resolver or the Inductosyn and the converter does not substantially affect the accuracy. The amplitude measurement technique also ensures a bigh degree of noise immunity which might exist on the signal input lines.


In addition to the digital output, the IRDC1730 also provides a dc velocity signal which is proportional to the rate at which the input is changing.
A direction signal is also provided as well as a ripple clock output which gives a pulse every time the resolver input passes through the zero position or the Inductosyn slider moves to an adjacent pitch (see timing diagram).
The IRDC1730 is housed in a $0.4^{\prime \prime}(10.2 \mathrm{~mm})$ low profile module and weighs only $3.5 \mathrm{ozs}(100 \mathrm{G})$.

## MODELS AVAILABLE

The IRDC1730 is available in two operating temperature ver-

For details of how to specify an exact part number see "Ordering Information".

## OPERATION OF THE CONVERTER

The IRDC1730 is a tracking converter. This means that the output always automatically follows the input for speeds up to the maximum specified tracking rate of the particular option. There is no requirement for "Convert Command" signals. One full revolution of the resolver or the movement of the slider through a distance equivalent to one pitch of the Inductosyn will cause the output of the converter to change from an output of all "zeroes" through to an output of all "ones" or vice versa. As the output of the converter passes through electrical zero of the resolver or the Inductosyn, a pulse will be output on the Ripple Clock (RC) pin. The direction of rotation is indicated by the DIR signal.

| Model | IRDC1730 |
| :---: | :---: |
| ACCURACY ${ }^{1}$ | $\pm 8$ arc-minutes Static Input (see tracking rate specification) |
| RESOLUTION | 12 Bits (LSB $=5.27$ arc-minutes or $1 / 4096$ of a pitch) |
| DIGITAL OUTPUT | Parallel, 2TTL Loads, MSB $=180^{\circ}$ or half pitch posn. |
| SIGNAL AND REFERENCE FREQUENCY ${ }^{1}$ | $400 \mathrm{~Hz}, 2.6 \mathrm{kHz}, 5 \mathrm{kHz}$ or 10 kHz |
| SIGNAL VOLTAGE ${ }^{1}$ | 2.5 volts max (Sine and Cosine) rms |
| SIGŃAL IMPEDANCE | $5.6 \mathrm{k} \Omega$ |
| REFERENCE VOLTAGE ${ }^{1}$ | 2.5 volts rms |
| REFERENCE IMPEDANCE | $5.6 \mathrm{k} \Omega$ |
| ALLOWABLE PHASE SHIFT ${ }^{2}$ (Signal to reference) | $\pm 20^{\circ}$ will give no additional error with a static input |
| TRANSFORMER ISOLATION | 500 volts dc |
| TRACKING RATE (min, i.e., at least) | For $\pm 14$ arc-minutes Accuracy: <br> $68 \mathrm{rps}(400 \mathrm{~Hz})$ <br> $87 \mathrm{rps}(2.6 \mathrm{kHz})$ <br> $170 \mathrm{rps}(5 \mathrm{kHz}, 10 \mathrm{kHz})$ |
|  | ```For }\pm10.5\mathrm{ arc-minutes Accuracy: 34 rps (400Hz) 43 rps (2.6kHz) 85 rps (5kHz, 10kHz)``` |


| SETTLING TIME (For $179^{\circ}$ Step) |  |
| :--- | :--- |
| 400 Hz Options | 38 ms |
| 2.6 kHz Options | 33 ms |
| $5 / 10 \mathrm{kHz}$ Options | 12 ms |


| ACCELERATION CONSTANT (KA ) |  |
| :--- | :--- |
| 400 Hz Options | $88,435 / \mathrm{sec}^{2}$ |
| 2.6 kHz Options | $469,000 / \mathrm{sec}^{2}$ |
| $5 / 10 \mathrm{kHz}$ Options | $1,015,000 / \mathrm{sec}^{2}$ |
| "BUSY" OUTPUT | Logic "HI" when busy. 350ns max width. 1TTL load. |
| DIRECTION OUTPUT (DIR) | Logic "LO" when counting up. Logic "HI" when |
|  | counting down. 2 STTL load (Mil) 4STTL loads |
|  | (comm). Valid for min of 300ns before and min of |
| RIPPLE CLOCK OUTPUT (RC) | 75 ns after positive going edge of BUSY. |
|  | Low going pulse indicating when internal counters will |
|  | change from all "1s" to all "Os" or vice versa. Duration |
|  | equals BUSY period, between contiguous positive |
| going edges. |  |


| INHIBIT INPUT | Logic "LO" to inhibit. 1 LS TTL Load. |
| :--- | :--- |
| VELOCITY OUTPUT CHARACTERISTICS: |  |
| Scaling | $\pm 5 \mathrm{~V} \pm 5 \%$ dc for max stated tracking rate of option |
| Polarity | Positive going voltage for increasing angle |
| Zero Offset | 5 mV max at $+25^{\circ} \mathrm{C}$ max |
|  | 10 mV max at max specified operating temperature |
| Gain Temperature Coefficient | $0.07 \% /^{\circ} \mathrm{C}$ typical, $0.2 \% /^{\circ} \mathrm{C}$ max |
| Linearity | $2 \%$ over one fifth max tracking rate |
| Output Noise | Less than 5 mV in 0 to 20 Hz bandwidth |
| POWER SUPPLIES | $\pm 15$ volts @ 13.3 mA |
|  | +5 volts @ 185 mA |
| POWER DISSIPATION | 1.33 Watts |
| TEMPERATURE RANGE | 0 to $+70^{\circ} \mathrm{C} \mathrm{Standard}$ |
|  | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ Extended |
| DIMENSIONS | $2.625^{\prime \prime} \times 3.125^{\prime \prime} \times 0.4^{\prime \prime}(66.6 \mathrm{~mm} \times 79.3 \mathrm{~mm} \times 10.2 \mathrm{~mm})$ |
| WEIGHT | 3.5 ozs. |

NOTES
${ }^{1}$ Accuracy applies over the operating temperature range and over: (a) $\pm 10 \%$ signal and reference voltage and frequency variation (b) $\pm 10 \%$ signal and reference harmonic distortion (c) $\pm 5 \%$ power supply variation.
${ }^{2}$ See "Dynamic Accuracy vs. Resolver Phase Shift".
Specifications subject to change without notice.

## CONNECTING THE CONVERTER AND RESISTIVELY SCALING THE INPUTS

The sine and cosine signal inputs from the resolver or the Inductosyn slider are required to be 2.5 V rms at the converter pins (see note 1, Specifications).
The resistive voltage scaling facility enables higher voltages to be interfaced by the simple addition of external scaling series resistors.
In the case of the signal voltages, the resistor value should be $2.22 \mathrm{k} \Omega$ per extra volt required. The matching of the resistors is more important than the absolute calculated value. A matching of $0.1 \%$ between the two resistors will give rise to an additional error of 1.7 arc-minutes or 0.0000787 times the Inductosyn pitch.
The reference input can also be scaled using a resistance of $2.2 \mathrm{k} \Omega$ per extra volt in the $\mathrm{R}_{\mathrm{HI}}$ line. The absolute value of this resistor is not critical as long as the voltage appearing on the converter pins is within $\pm 10 \%$ of 2.5 volts rms.
An example of resistive scaling is shown below where a resolver with a signal voltage of 11.8 volts rms and a reference voltage of 26 volts rms is being used with the IRDC1730.


## Resistive Scaling of a Resolver to the IRDC1730

The electrical connections to the converter are straightforward. The power lines, which must not be reversed, are $\pm 15 \mathrm{~V}$ and +5 V . They must be connected to the " $\pm 15 \mathrm{~V}$ " and " +5 V " pins with the common connection to GND. It is suggested that $0.1 \mu \mathrm{~F}$ and $6.8 \mu \mathrm{~F}$ capacitors be placed in parallel from +15 V to GND, from -15 V to GND and from +5 V to GND.

## DYNAMIC ACCURACY VS RESOLVER PHASE SHIFT

Most resolvers, particularly those of the brushless variety, exhibit a phase shift between the signal and the reference. This phase shift will give rise under dynamic conditions to an additional error defined by:

## Shaft speed (RPS) X Phase Shift (Degs) <br> Reference Frequency

For example, for a phase shift of $20^{\circ}$, a shaft rotation of 22 RPS and a reference frequency of 5 kHz , the IRDC1730 will exhibit an additional error of:

$$
\frac{20 \times 22}{5000}=0.088^{\circ}
$$

This effect can be eliminated by putting a phase lead in the reference to the converter equivalent to the phase shift in the resolver.

## THEORY OF OPERATION

The sine and cosine signals are applied to the signal trans-
formers to produce on the secondary windings the following voltages:
$\mathrm{V}_{1}=K \mathrm{E}_{\mathbf{O}} \operatorname{Sin} \omega t \operatorname{Sin} \theta$
$\mathrm{~V}_{2}=K E_{\mathbf{O}} \operatorname{Sin} \omega t \operatorname{Cos} \theta$

Where $\theta$ is the angle of the resolver shaft or the distance moved through a particular pitch of the Inductosyn.
To understand the conversion process, then assume that the current word state of the up-down counter is $\phi$.
The $\mathrm{V}_{1}$ is multiplied by $\operatorname{Cos} \phi$ and $\mathrm{V}_{2}$ is multiplied by $\operatorname{Sin} \phi$ to give:

$$
\begin{aligned}
& \mathrm{K} \mathrm{E}_{\mathbf{O}} \operatorname{Sin} \omega \mathrm{S} \operatorname{Sin} \theta \operatorname{Cos} \phi \\
\text { and } & \mathrm{K} \mathrm{E}_{\mathrm{O}} \operatorname{Sin} \omega \mathrm{C} \operatorname{Cos} \theta \operatorname{Sin} \phi
\end{aligned}
$$

These signals are subtracted by the error amplifier to give:

$$
\begin{array}{ll} 
& \mathrm{K} \mathrm{E}_{\mathbf{O}} \operatorname{Sin} \omega \mathrm{t}(\operatorname{Sin} \theta \operatorname{Cos} \phi-\operatorname{Cos} \theta \operatorname{Sin} \phi) \\
\text { or } \quad & \mathrm{K} \mathrm{E}_{\mathbf{O}} \operatorname{Sin} \omega \mathrm{t} \operatorname{Sin}(\theta-\phi)
\end{array}
$$

A phase sensitive detector, integrator and Voltage Controlled Oscillator (VCO) form a closed loop system which seeks to null $\operatorname{Sin}(\theta-\phi)$.
When this is accomplished, the word state of the up-down counter ( $\phi$ ), equals within the rated accuracy of the converter, the resolver shaft angle $\theta$.
The Ripple Clock output ( RC ) is provided from the most significant end of the counter while the direction output (DIR) is taken from the steering logic input to the counter. The BUSY output is derived from the clock used to drive the counter and this can be disabled using the INHIBIT.


Schematic Diagram of the IRDC1730

## DATA TRANSFER

The readiness of the converter for data transfer is indicated by the state of the BUSY pin, (see diagram).
The voltage appearing on the BUSY pin consists of a train of pulses, at TTL levels, when the input to the converter is changing. The converter is busy when the BUSY pin is at a TTL "Hi" level. These pulses correspond to those delivered by the VCO to increment or decrement the up-down counter (see


Data Transfer Diagram (See Also Timing Diagram)
schematic diagram). Thus the pulses will occur for increasing and decreasing counts.
The most suitable time for transferring data is at or following the negative going transition of BUSY.

Taking the INHIBIT to a logic "Lo" state prevents the VCO (BUSY) pulses from updating the up-down counter. However, if applied during a BUSY pulse, the INHIBIT will not become effective until the end of the BUSY pulse.
An alternative method of transferring the data is by applying the INHIBIT (taking it to a logic "Lo" state), waiting for at least the width of a BUSY pulse, transferring the data and releasing the INHIBIT.
Note that sustained application of the INHIBIT opens the internal control loop and the converter may take on appreciable time to recover to full accuracy when the loop is restored.

## USE OF THE IRDC1730 IN A RESOLVER MACHINE TOOL APPLICATION

In many machine tool applications, a resolver is fitted to the axis lead screw in order to provide a method of measuring linear displacement. The IRDC being a tracking converter with no drift or stale data problems and having a very high maximum tracking rate (over $10,000 \mathrm{rpm}$ in the case of the 5 and 10 kHz versions) forms an ideal method of converting the output of the resolver into digital format for use by the controller. The diagram below shows how the resolver may be used in this type of application as well as a method of using external counters to count the number of revolutions of the lead screw and so give an absolute digital representation of the machine axis position.

Note that unlike the phase measuring resolver to digital conversion techniques which require the resolver to be supplied with a very accurate sine and cosine waveform, this method requires that the resolver rotor is energized and the sine and cosine outputs from the stator taken to the converter. The advantage of this method is that the converter's ratiometric


Using the IRDC1730 with a Resolver on a Machine Tool Axis
operation does not require a particularly stable voltage or frequency reference to be applied to the resolver rotor. In addition, any small drops in voltage between the resolver and the converter or any noise induced in the signal lead, will not substantially affect the accuracy.

The "Set Datum" microswitch shown on the end of the lead screw and the associated circuitry is used to zero the counters when the axis movement is at the end of the lead screw. As long as the microswitch operates within a pitch, the datum can then be set electronically.

## USE OF THE IRDC1730 WITH AN INDUCTOSYN FOR MEASURING LINEAR OR ROTARY DISPLACEMENT

The IRDC1730 can be used very effectively with an Inductosyn to provide a very accurate linear or rotary measurement system. Inductosyns are normally of 2 mm pitch and therefore the resolution obtainable will be in excess 0.5 microns. The use of the IRDC1730 in, for example, a machine axis control system is shown in the diagram below.
The Inductosyn in this case is made to behave like a resolver. The fixed track is driven from an ac current generator at a frequency of 5 or 10 kHz , and the resolver format sine and cosine signals are available from the slider. The reason for using a current source is that the track is mainly resistive and it is better to determine the phase by deliberately driving the track from a current source and inserting a 90 degree phase advance into the reference rather than having a less accurately defined phase shift due to the track's $X$ to $R$ ratio.


## The Use of an Inductosyn/Resolver Converter in an Inductosyn Control Loop

The amplifiers which are necessary between slider and converter need to have equal gains in order to amplify the signals to the 2.5 volts rms required by the converter. (A gain ratio of 1.002 will give rise to an inaccuracy of $1 / 6000$ of a pitch). A typical voltage which might be availabe at the input to the amplifier is 3 mV . The amplifiers should be connected as close to the slider as possible with the longer connecting leads being at the high voltage level. The low output impedance of the amplifiers will then drive the cable.
The "Set Datum" circuitry shown in the diagram is identical to that used for the resolver application, the only provision being that the microswitch always operates within the same pitch of the Inductosyn.

CONVERTER OUTLINE DIMENSIONS AND PIN CONNECTION DIAGRAM

Dimensions shown in inches and (mm).


Individual Mating Sockets: Cambion 450-3388-03-01

## BIT WEIGHT TABLE

| Bit Number | Weight in Degrees |
| :---: | :---: |
| 1 (MSB) | 180.0000 |
| 2 | 90.0000 |
| 3 | 45.0000 |
| 4 | 22.5000 |
| 5 | 11.2500 |
| 6 | 5.6250 |
| 7 | 2.8125 |
| 8 | 1.4063 |
| 9 | 0.7031 |
| 10 | 0.3516 |
| 11 | 0.1758 |
| 12 (LSB) | 0.0879 |

VELOCITY OUTPUT FILTER
The velocity output of the IRDC1730 is internally filtered as shown below.

$$
\begin{aligned}
& \mathrm{c}=100 \mathrm{nF}(400 \mathrm{~Hz} \text { options }) \\
& \mathrm{c}=22 \mathrm{nF}(2.6 \mathrm{kHz} \text { options }) \\
& \mathrm{c}=15 \mathrm{nF} \cdot(5 \text { and } 10 \mathrm{kHz} \text { options })
\end{aligned}
$$



## USE OF THE IRDC1730 VELOCITY OUTPUT VOLTAGE

The diagram below shows the use of the velocity output voltage of the IRDC1730 in a servo system.


Practical control using the IRDC1730 as a virtual tachometer

## TRANSFER FUNCTIONS

The transfer functions of the various options of the IRDC1730 is as shown below.
400 Hz Options
$\frac{\theta_{0}}{\theta_{1}}=\frac{4.815 \times 10^{5} \mathrm{~s}+9.331 \times 107}{\mathrm{~s}^{3}+1.055 \times 10^{3} \mathrm{~s}^{2}+4.815 \times 10^{5} \mathrm{~s}+9.331 \times 10^{7}}$

## 2.6 kHz Options

$\frac{\theta_{0}}{\theta_{1}}=\frac{2.745 \times 10^{6} \mathrm{~s}+1.935 \times 10^{9}}{\mathrm{~s}^{3}+4.125 \times 10^{3} \mathrm{~s}^{2}+2.745 \times 10^{6} \mathrm{~s}+1.935 \times 10^{9}}$
5 kHz and 10 kHz Options
$\frac{\theta_{0}}{\theta_{1}}=\frac{5.909 \times 10^{6} \mathrm{~s}+3.908 \times 10^{9}}{\mathrm{~s}^{3}+3.85 \times 10^{3} \mathrm{~s}^{2}+5.909 \times 10^{6} \mathrm{~s}+3.908 \times 10^{9}}$

## OTHER PRODUCTS

In addition to the IRDC1730, we also manufacture a very comprehensive range of products which are concerned with the conversion of synchro and resolver information into digital format.
Of particular note is the IRDC1731 which accepts similar inputs to the IRDC1730 but provides a 4000 count serial output. Also we manufacture:

SDC1740/41/42 14-and 12-bit hybrid synchro/resolver to digital converters with internal transformers.

SDC1702, 1700 and 170410 -, 12- and 14-bit synchro/ resolver to digital converters.
SDC1725 and 1726 12- and 10-bit synchro/resolver to digital converters with latched three-state outputs.
SDC1721 16-bit synchro/resolver to digital converter. DTM1716 and 1717 digital vector generators.
DSC1705 and 170614 and 12-bit digital to synchro/ resolver converters with low radius vector variation. DDU1714 solid state dummy director with synchro, resolver or digital outputs.
API 1620 angle position indicator.

## ORDERING INFORMATION

The IRDC1730 part number is suffixed with an X and a Y code to denote operating temperature range and reference frequency as follows. (Note that the Z code used in our other products to denote voltage is left as a zero in this product).

## IRDC1730/XY0

$$
\begin{array}{ll}
\mathrm{Y}=1 & 400 \mathrm{~Hz} \\
\mathrm{Y}=4 & 2.6 \mathrm{kHz} \\
\mathrm{Y}=5 & 5 \mathrm{kHz} \\
\mathrm{Y}=6 & 10 \mathrm{kHz}
\end{array}
$$

$$
\begin{aligned}
& \mathrm{X}=5 \quad 0 \text { to }+70^{\circ} \mathrm{C} \\
& \mathrm{X}=6-55^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}
\end{aligned}
$$

## FEATURES

Works on Amplitude Measurement Technique
Can Be Used with Inductosyns or Resolvers
4000 Count Serial Output per Revolution or Pitch
Transformer Isolated Inputs
100 revs $/ \mathrm{sec}$ (pitches $/ \mathrm{sec}$ ) Tracking Rate
Resistive Scaling Facility Accommodates Most Signal Levels
Direction Output
Zero Crossing Output (Pitch or Revolution Counter)
No External Trims or Adjustments
Low Profile $0.4^{\prime \prime}$ ( 10.2 mm )

## APPLICATIONS

Digital Display of Inductosyn or Resolver Information in Robotics or Machine Tool Axis Measurement

## GENERAL DESCRIPTION

The IRDC1731 converts resolver format (sine and cosine) signals into a 4000 count serial output. The unit accepts inputs from either a resolver, in which case the 4000 counts represent 1 revolution of the shaft or from an Inductosyn slider via external pre-amps in which case the 4000 counts represent a distance corresponding to 1 pitch of the Inductosyn track.
The converter is of the continuous tracking type working on a type 2 servo loop principle and operates for input rates of up to 100 revolutions per second in the case of the resolver and 100 pitches per second in the case of the Inductosyn. The continuous tracking principle gives the advantages of zero drift and instantly available, nonstale data.
The converter operates on a 5 kHz reference frequency and the inputs, which are transformer isolated, are accepted as 2.5 volts rms max.
An outstanding feature of the converter is that even though the signal and reference inputs are transformer isolated, they can be externally resistively scaled to accommodate the user's particular voltage levels.
A further advantage of the IRDC1731 is that it works on a ratiometric, amplitude comparison principle and therefore any voltage drops between the resolver or the Inductosyn and the converter does not substantially affect the accuracy. The amplitude measurement technique also ensures a high degree of immunity to noise which may exist on the signal input lines.

Inductosyn is a trademark of Farrand Industries Inc.


In addition to the serial output, a direction signal is provided as well as a Zero Crossing signal which gives a pulse every time the resolver input passes through the zero position or the Inductosyn slider moves to an adjacent pitch.
The IRDC1731 is housed in a $0.4^{\prime \prime}(10.2 \mathrm{~mm})$ low profile module and weights only 3.5 ozs . ( 100 G ).

## MODELS AVAILABLE

Two models of the IRDC1731 are available, viz:
Model IRDC1731550 which operates over a 0 to $+70^{\circ} \mathrm{C}$ temperature range. (Commercial temperature option).
Model IRDC1731650 which operates over a $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ temperature range. (Extended temperature option).

| Model | IRDC1731 |
| :--- | :--- |
| ACCURACY' | $\pm 2$ counts (static input) |
|  | $\pm 3$ counts ( 50 pitches or revs/sec input) |
|  | $\pm 4$ counts (100 pitches or revs/sec input) |

## NOTES

${ }^{1}$ Accuracy applies over the appropriate operating temperature range and:
(a) $\pm 10 \%$ signal and reference voltage amplitude variation.
(b) $\pm 10 \%$ signal and reference harmonic distortion.
(c) $\pm 10 \%$ variation in reference frequency.
(d) $\pm 5 \%$ power supply variation.

Specifications subject to change without notice.

## OPERATION OF THE CONVERTER

The IRDC1731 is a tracking converter meaning that the output automatically follows the input up to a rate of 100 revs. or pitches per second without the need for any convert command signal. 4000 negative going pulses are output for each full revolution or pitch and a TTL direction output (DIR) indicates the direction of motion.

## CONNECTING THE CONVERTER AND RESISTIVELY SCALING THE INPUTS

The sine and cosine signal inputs from the resolver or Inductosyn and the reference input are required to be 2.5 volts rms. The voltage scaling facility enables higher voltages to be interfaced by the simple addition of external series scaling resistors.
In the case of the signal voltages, the resistors should be $2.22 \mathrm{k} \Omega$ per extra volt required. The matching of the resistors is more important than the absolute calculated value. A matching of $0.1 \%$ between the two resistors will give rise to an additional error of $\pm 0.31$ counts.
The reference input can be scaled resistively also using a resistance of $2.2 \mathrm{k} \Omega$ per extra volt in the $\mathrm{R}_{\mathrm{HI}}$ line. The absolute accuracy of this resistor value is not critical as long as the voltage appearing on the converter pins is within the tolerance specified for the 2.5 volt rms reference input.
An example of resistive scaling is shown below where a resolver with a signal voltage of 11.8 volts rms and a reference voltage of 26 volts rms is being used with the IRDC1731.


The electrical connections to the converter are straightforward. The power lines, which must not be reversed, are $\pm 15 \mathrm{~V}$ and +5 V . They must be connected to the " $\pm 15 \mathrm{~V}$ " and " +5 V " pins with the common connection to the ground pin GND.
It is suggested that $0.1 \mu \mathrm{~F}$ and $6.8 \mu \mathrm{~F}$ capacitors be placed in parallel from +15 V to GND, from -15 V to GND and from +5 V to GND.

## USE OF THE IRDC1731 IN A RESOLVER MACHINE TOOL APPLICATION

In many machine tool applications, a resolver is fitted to the axis lead screw in order to provide a method of measuring linear displacement. The IRDC1731, being a tracking converter and having no drift or stale data problems, forms an ideal method of converting the output of the resolver into digital format, either for use by a processor or for a visual digital readout of axis position. The diagram shows how a resolver may be used in this type of application with the


Figure 1. Diagram Showing IRDC1731 Used with a Resolver in a Machine Tool Axis Measurement System

IRDC1731 and external counters to provide a BCD (Binary Coded Decimal) indication of axis position.
In the diagram shown, the number of counters will be sufficient to register the 4000 counts produced by one revolution of the resolver. This means that the counter output will represent a distance equivalent to one pitch of the lead screw (normally 2,5 or 10 millimeters). In order to provide a readout of the absolute position on the lead screw, more counters can be added as indicated in the diagram.
The "Set Datum" microswitch shown on the end of the lead screw and the associated circuitry is used to zero the counters when the axis movement is at the end of the lead screw. Once the microswitch has been activated, the counters will be reset to zero by the next zero crossing pulse (Z.C. O/P) and the counting will commence. This method gives the advantage that the lead screw zero datum can be accurately set to within one count while the microswitch is only required to operate within one revolution of the lead screw.

## DYNAMIC ACCURACY VS. RESOLVER PHASE SHIFT

Most resolvers, particularly those of the brushless variety, exhibit a phase shift between the signal and the reference. This phase shift will give rise under dynamic conditions to an additional error defined by:
Shaft Speed (R.P.S.) $\times$ Phase Shift (Deg)

## Reference Frequency

For example, for a phase shift of $20^{\circ}$, a shaft rotation of 22 revs. per second and a reference frequency of 5 kHz , the IRDC1731 will exhibit an additional error of:

$$
\frac{20 \times 22}{5000}=0.088^{\circ}=0.98 \text { counts }
$$

This effect can be eliminated by putting a phase lead in the reference to the converter equivalent to the phase shift in the resolver.

## USE OF THE IRDC1731 WITH AN INDUCTOSYN FOR MEASURING LINEAR DISPLACEMENT

The IRDC1731 can be used very effectively with an Inductosyn to provide a very accurate linear displacement measurement system. Inductosyns are normally of 2 mm pitch and, therefore, the resolution obtainable will be 0.0005 mm or 0.5 microns.

The diagram indicates the method of converting the Inductosyn output into digital format.


Figure 2. An Inductosyn Used with the IRDC1731 and External Counters
The Inductosyn in this case is made to behave like a resolver. The fixed track is driven from an ac current generator at a frequency of 5 kHz , and the resolver format sine and cosine signals are available from the slider. The reason for using a current source is that the track is mainly resistive and it is better to determine the phase by deliberately driving the track from a current source and inserting a 90 degree phase advance into the reference rather than having a less accurately defined phase shift due to the track's X to R ratio.
The amplifiers which are necessary between slider and converter need to have equal gains in order to amplify the signals to the 2.5 volts rms required by the converter. (A gain ratio of 1.002 will give rise to an inaccuracy of $1 / 6000$ of a pitch.) A typical voltage which might be available at the input to the input to the amplifiers is 3 mV . The amplifiers should be connected as close to the slider as possible with the longer connecting leads being at the high voltage level. The low output impedance of the amplifiers will then drive the cable.

Further information on interfacing the IRDC1731 to Inductosyns is available from the factory.
The "Set Datum" circuitry shown in the diagram is identical to that used for the resolver application, the only provision being that the microswitch always operates within the same pitch of the Inductosyn.

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


ORDERING INFORMATION
Order IRDC1731550 for operation over temperature range of 0 to $+70^{\circ} \mathrm{C}$. (Commercial)
Order IRDC1731650 for operation over temperature range of $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$. (Extended)

## OTHER PRODUCTS

In addition to the IRDC1731, we also manufacture a very comprehensive range of products which are concerned with the conversion of synchro and resolver information into digital format.
Of particular note is the IRDC1730 which accepts similar inputs to the IRDC1731 but provides a parallel 12-bit digital representation of the input as well as a direction and Zero crossing output. In addition a de voltage is provided which represents input velocity.

## 5VA Output Transformers

## RTM/STM 1686/1696/1736/1687/1697/1737



## RTM/STM 1686

SPECIFICATIONS (typical @ $+25^{\circ} \mathrm{C}$ unless otherwise noted)

ACCURACY ${ }^{1}$ (after balancing)
OPERATING FREQUENCY
LOAD CAPABILITY
OPERATING TEMPERATURE
STORAGE TEMPERATURE
VOLTAGE ISOLATION
WEIGHT

$$
\begin{aligned}
& \pm 2.4 \text { arc minutes } \\
& 400 \mathrm{~Hz} \\
& 5 \mathrm{VA} \\
& -55^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C} \\
& -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
& 500 \mathrm{~V} \text { dc } \\
& 21 \text { ounces }(580 \mathrm{G})
\end{aligned}
$$

NOTES
${ }^{1}$ Accuracy applies over the full operating temperature range of the option and for:
(a) $\pm 10 \%$ reference frequency and amplitude variation.
(b) $10 \%$ harmonic distortion on the reference.
(c) Any balanced load from no load to full load.

Specifications subject to change without notice.

## APPLICATION OF THE RTM/STM1686

The RTM/STM 1686 should be used in conjunction with the DTM1716 or the DTM1717 Digital Vector Generator and the SPA1695 Power Amplifier.

## ORDERING INFORMATION

|  | Operating | Line-to-Linc <br> Output Voltage <br> and Format | Reference | Reference |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Part Number | Temp. Range | Frequency |  |  |
| STM1686611 | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 11.8 V Synchro | 26 V | 400 Hz |
| STM1686612 | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 90.0 V Synchro | 115 V | 400 Hz |
| RTM1686618 | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 11.8 V Resolver | 26 V | 400 Hz |

Note: For options not shown above, consult the factory.


Figure 1. Diagram Showing Connection of the STM1686 to a DTM1716 or DTM1717 and SPA1695 (See Notes)

RTM/STM1686 OUTLINE DIMENSIONS AND PIN CONNECTION DIAGRAM AND PIN CONNECTION DIAGRAM
Dimensions shown in inches and (mm).


## RTM/STM 1696

SPECIFICATIONS (typical @ $+25^{\circ} \mathrm{C}$ unless otherwise noted)

| ACCURACY ${ }^{1}$ (after balancing) | $\pm 2.4$ arc minutes |
| :--- | :--- |
| OPERATING FREQUENCY | 400 Hz |
| LOAD CAPABILITY | 5 VA |
| OPERATING TEMPERATURE | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| STORAGE TEMPERATURE | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| VOLTAGE ISOLATION | 500 V dc |
| WEIGHT | 22 ounces $(620 \mathrm{G})$ |

NOTE:
${ }^{1}$ See STM 1686 note 1.
Specifications subject to change without notice.

## APPLICATION OF THE RTM/STM1696

The RTM/STM1696 should be used in conjunction with the DSC1705 or DSC1706 Digital to Synchro (or Resolver) Converter and the SPA1695 Power Amplifier.

ORDERING INFORMATION

|  | Operating | Line-to-Line <br> Output Voltage | Reference | Reference |
| :--- | :--- | :--- | :--- | :--- |
| Part Number | Temp. Range | and Format | Voltage | Frequency |
| STM1696611 | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 11.8 V Synchro | 26 V | 400 Hz |
| STM1696612 | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 90.0 V Synchro | 115 V | 400 Hz |
| RTM 1696618 | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 11.8 V Resolver | 26 V | 400 Hz |

Note: For options not shown above, consult the factory.


Figure 2. Diagram Showing Connection of the STM 1696 to a DSC1705 or DSC1706 and SPA 1695 (See Notes)

RTM/STM1686 OUTLINE DIMENSIONS AND PIN CONNECTION DIAGRAM Dimensions shown in inches and (mm).


## RTM/STM 1736

SPECIFICATIONS (typical @ $+25^{\circ} \mathrm{C}$ unless otherwise noted)

ACCURACY ${ }^{1}$ (after balancing)
OPERATING FREQUENCY
LOAD CAPABILITY
OPERATING TEMPERATURE
STORAGE TEMPERATURE
VOLTAGE ISOLATION
WEIGHT
Note:
${ }^{1}$ See STM1686 note 1.
Specifications subject to change without notice.

## APPLICATIONS OF THE RTM/STM1736

The RTM/STM1736 should be used in conjunction with the DSC1605 or the DSC1606 Digital to Synchro Converter and the SPA1695 Power Amplifier.

## ORDERING INFORMATION

|  | Operating | Line-to-Line <br> Output Voltage <br> and Format | Reference <br> Voltage | Reference <br> Frequency |
| :--- | :--- | :--- | :--- | :--- |
| Part Number | Temp. Range | and |  |  |
| STM1736611 | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 11.8 V Synchro | 26 V | 400 Hz |
| STM1736612 | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 90.0 V Synchro | 115 V | 400 Hz |
| RTM1736613 | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 11.8 V Resolver | 11.8 V | 400 Hz |
| RTM1736614 | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 26 V Resolver | 26 V | 400 Hz |
| RTM1736618 | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 11.8 V Resolver | 26 V. | 400 Hz |

Note: For options not shown above, consult the factory.

## NOTES FOR FIGURES 1, 2, AND 3:

1. The "Sin F/B" and the "Cos F/B" pins of the SPA1695 should be connected directly of the "Sin" and "Cos" terminals on the output transformer at the transformer.


Figure 3. Diagram Showing Connection of the STM 1736 to a DSC1605 or DSC1606 and SPA 1695 (See Notes) RTM/STM1736 OUTLINE DIMENSIONS AND PIN CONNECTION DIAGRAM
Dimensions shown in inches and (mm).


This is to compensate for any drop in voltage along the connections between the " $\operatorname{Sin} \mathrm{O} / \mathrm{P}$ " and "Cos $\mathrm{O} / \mathrm{P}$ " pins of the amplifier and the transformer.
2. The " +15 V " and " -15 V " pins of the SPA1695 should be connected to a regulated power supply in order to drive the internal operational amplifiers. The " $+15 \mathrm{~V}(\mathrm{P})$ " and " $-15 \mathrm{~V}(\mathrm{P})$ " are used for the output stage and these supplies need not be a precision source, the range of voltage when considering all tolerances including ripple, should be be-
tween 14.75 and 20 volts.
3. The part of the 0 volt system local to the amplifier and converter should be tapped from the "GND(SIG)" pin on the transformer and should not interconnect with any other part of the 0 volt system by any other method (see above diagram).

## STM 1687

SPECIFICATIONS (typical @ $+25^{\circ} \mathrm{C}$ unless otherwise noted)

| ACCURACY ${ }^{1}$ (after balancing) | $\pm 2.4$ arc minutes |
| :--- | :--- |
| OPERATING FREQUENCY | 60 Hz |
| LOAD CAPABILITY | 5 VA |
| OPERATING TEMPERATURE | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| STORAGE TEMPERATURE | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| VOLTAGE ISOLATION | 500 V dc |
| WEIGHT | $3 \mathrm{lbs}(1.34 \mathrm{~kg})$ |

Note:
${ }^{1}$ See STM1686 note 1.
Specifications subject to change without notice.

## APPLICATION OF THE STM1687

The STM1687 should be used in conjunction with the DTM1716 or the DTM1717 Digital Vector Generator and the SPA1695 Power Amplifier.

## DIMENSIONS AND CONNECTIONS

The STM 1687 consists of a kit of two D3953 transformers and one A10163 transformer. These should be connected as shown in Figure 4.
The dimensions are given in Figures 7 and 8.


Figure 4. Diagram Showing the Connection of a STM1687 to a DTM1716 or DTM1717 and a SPA1695

## ORDERING INFORMATION

The transformer should be ordered as:
STM1687622 $50 / 60 \mathrm{~Hz}$, Synchro output, 90 volt signal, 115 volt reference.

Note: For options not shown above, consult the factory.

## STM 1697

SPECIFICATIONS (typical © $+25^{\circ} \mathrm{C}$ unless otherwise noted)

| ACCURACY ${ }^{1}$ (after balancing) | $\pm 2.4$ arc minutes |
| :--- | :--- |
| OPERATING FREQUENCY | 60 Hz |
| LOAD CAPABILITY | 5 VA |
| OPERATING TEMPERATURE | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| STORAGE TEMPERATURE | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| VOLTAGE ISOLATION | 500 V dc |
| WEIGHT | $3 \mathrm{lbs}(1.34 \mathrm{~kg})$ |

Note:
${ }^{1}$ See STM1686 note 1.
Specifications subject to change without notice.

## APPLICATION OF THE STM1697

The STM1697 should be used in conjunction with the DSC1705 or the DSC̣1706 Digital to Synchro Converter and the SPA1695 Power Amplifier.

## DIMENSIONS AND CONNECTIONS

The STM1697 consists of a kit of two D3953 transformers and one A10033 transformer. These should be connected as shown in Figure 5.
The dimensions are given in Figures 7 and 8.


Figure 5. Diagram Showing the Connection of a STM1697 to a DSC1706 or DSC1705 and a SPA1695

## ORDERING INFORMATION

This transformer should be ordered as:
STM1697622 $50 / 60 \mathrm{~Hz}$, Synchro output, 90 volt signal, 115 volt reference.

Note: For options not shown above, consult the factory.

SPECIFICATIONS (typical @ $+25^{\circ} \mathrm{C}$ unless otherwise noted)

| ACCURACY ${ }^{1}$ (after balancing) | $\pm 2.4$ arc minutes |
| :--- | :--- |
| OPERATING FREQUENCY | 60 Hz |
| LOAD CAPABILITY | 5 VA |
| OPERATING TEMPERATURE | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| STORAGE TEMPERATURE | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| VOLTAGE ISOLATION | 500 V dc |
| WEIGHT | $3 \mathrm{lbs}(1.34 \mathrm{~kg})$ |

Note:
${ }^{1}$ See STM1686 note 1.
Specifications subject to change without notice.

## APPLICATION OF THE STM1737

The STM1737 should be used in conjunction with the DSC1605 or the DSC1606 Digital to Synchro Converter and the SPA1695 Power Amplifier.

## DIMENSIONS AND CONNECTIONS

The STM1737 consists of a kit of two D3953 transformers and ore A10033 transformer. These should be connected as shown in Figure 6.

The dimensions are given in Figures 7 and 8.


Figure 6. Diagram Showing the Connection of a STM1737 to a DSC1606 or DSC1605 and a SPA1695

## ORDERING INFORMATION

This transformer should be ordered as:
STM1737622
$50 / 60 \mathrm{~Hz}$, Synchro output, 90 volt signal, 115 volt reference.

Note: For options not shown above, consult the factory.

- OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


Figure 7. Outline Drawing and Dimensions of the D3953 Transformer


Figure 8. Outline Drawing and Dimensions of the A10163 and A10033 Transformers.

BALANCING SCOTT-T TRANSFORMERS (APPLIES ONLY TO TRANSFORMERS IN KIT FORM).


Figure 9. Diagram Showing Balancing Circuit
The Scott T transformers (two D3953 transformers) can be balanced by the following method:
Connect the primary windings of the transformers to give a known angle input of $45^{\circ}$. This can be done by connecting the two coils in parallel to a 7 V rms supply, thus giving an equal
sine and cosine contribution.
The 3 wire output signal is then monitored on an Angle Position Indicator (e.g. API1620 or API1718) with no load attached. A resistor R1 should be connected across S1 and S3 until the API reads $45.00^{\circ}$.
A balanced load is then connected across S1, S2 and S3 the change in angle is monitored by the API and minimized by adding resistors (R2 and R3) in series with S1 and S3. R2 and R3 will have equal values. Increasing R2 and R3 will decrease the angle monitored by the API.
Suggested initial values for R 1 is $27 \mathrm{k} \Omega$ and for R 2 and R 3 is $30 \Omega$.
The transformer modules STM1686, 1696 and 1736 are balanced before leaving the factory.

# Synchro/Resolver to Linear DC Converter 

## FEATURES

High Dynamic Performance $\left(27,000^{\circ} / \mathrm{sec}\right)$
High Accuracy ( $\pm 11$ Arc-Minutes)
Internal Converter Tracking Loop Provides High Noise Immunity
Low Output Ripple (Less than 5 mV p-p)
DC Output Proportional to Input Rate
50 Hz to 2.6 kHz Reference Frequency Operation
Self Contained-No External Transformers or Adjustments Needed

## APPLICATIONS

Measurement and Recording of Synchro or Resolver Information on Chart Recorders, X-Y Plotters, FM Recorders, Etc.
Servo Control and Positioning

## GENERAL DESCRIPTION

The SAC1763 is a Synchro/Resolver to Linear dc Converter. It takes input angular information in synchro or resolver form voltages and gives an output voltage which is linearly proportional to the input angle. The output voltage of $\pm 10 \mathrm{~V}$ at $\pm 5 \mathrm{~mA}$ represents an input angular change of $\pm 180$ degrees of the synchro or resolver format signals applied to the converter input.
Options are available for all the standard line to line voltages and frequencies for either synchro or resolver inputs. These options together with commercial or extended temperature ranges are determined by a code following the type number (see ordering information).
An important feature of the SAC1763 series converters is that no external transformer modules are required. The transformer isolation is carried out by micro transformers which are inside the converter module even for the 60 Hz versions.
When converters are used in control loops, it is often useful to have a voltage which is proportional to angular velocity. This voltage is available and has been brought out on all SAC1763 converters. The availability of the velocity voltage eliminates the need for a tachometer for stabilization.


MODELS AVAILABLE
Options of the SAC1763 are available to cover all the standard synchro and resolver voltages and frequencies. In addition, options exist for standard operating temperature $\left(0\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$ and extended operating temperature $\left(-55^{\circ} \mathrm{C}\right.$ to $+105^{\circ} \mathrm{C}$ ) (see ordering information).
THEORY OF OPERATION
The SAC1763 is based upon the well proven 12-bit tracking Synchro/Resolver Converter type SDC1700. This is followed by a 12 -bit precision DAC (Digital to Analog Converter).


| Model | SAC1763 |
| :---: | :---: |
| ACCURACY ${ }^{2}$ | $\pm 11$ arc-minutes |
| RESOLUTION | 1 part in 4096 |
| ANALOG OUTPUT | $\pm 10 \mathrm{~V}$ Representing $\pm 180^{\circ} \quad 5 \mathrm{~mA}$ is Available |
| OUTPUT DRIFT | 0.175 arc-minutes per ${ }^{\circ} \mathrm{C}$ |
| OUTPUT RIPPLE AND NOISE | $<5 \mathrm{mV}$ p-p |
| SIGNAL AND REFERENCE FREQUENCY ${ }^{1}$ | $60 \mathrm{~Hz}, 400 \mathrm{~Hz}$ and 2.6 kHz |
| SIGNAL INPUT VOLTAGE (LINE TO LINE) | $90 \mathrm{~V}, 26 \mathrm{~V}$ or 11.8 V rms |
| SIGNAL IMPEDANCE <br> 90 V Signal <br> 26 V Signal <br> 11.8 V Signal | $200 \mathrm{k} \Omega$ Resistive $58 \mathrm{k} \Omega$ Resistive $27 \mathrm{k} \Omega$ Resistive |
| REFERENCE VOLTAGE | $115 \mathrm{~V}, 26 \mathrm{~V}$ or 11.8 V rms |
| REFERENCE IMPEDANCE <br> 115V Reference <br> 26V Reference <br> 11.8V Reference | $\begin{aligned} & 270 \mathrm{k} \Omega \\ & 56 \mathrm{k} \Omega \\ & 27 \mathrm{k} \Omega \end{aligned}$ |
| TRANSFORMER ISOLATION ON SIGNAL AND REFERENCE INPUTS | 500 V dc |
| MAX INPUT RATES FOR FULL ACCURACY 60 Hz Options 400 Hz Options 2.6 kHz Options | 5revs/sec <br> 36revs/sec <br> $75 \mathrm{revs} / \mathrm{sec}$ |
| MAX ACCELERATION ON INPUT FOR ADDITIONAL ERROR LESS THAN 6 ARC-MINUTES 60 Hz Options 400 Hz Options 2.6 kHz Options | $\begin{aligned} & 166^{\circ} / \mathrm{sec}^{2} \\ & 9668^{\circ} / \mathrm{sec}^{2} \\ & 45,528^{\circ} / \mathrm{sec}^{2} \end{aligned}$ |
| ```STEP RESPONSE ( \(179^{\circ}\) Step) (For less than 6 arc-minutes error) 60 Hz 400 Hz 2.6 kHz``` | $\begin{aligned} & 1.5 \mathrm{sec} \\ & 125 \mathrm{~ms} \\ & 50 \mathrm{~ms} \end{aligned}$ |
| VELOCITY VOLTAGE OUTPUT <br> (See also Specifications on the next page) | $\pm 10 \mathrm{~V}$ nominal for $\mp$ max input rate of the option |
| POWER SUPPLY REQUIREMENTS | $\begin{aligned} & +15 \mathrm{~V} \text { at } 150 \mathrm{~mA} \\ & -15 \mathrm{~V} \text { at } 45 \mathrm{~mA} \end{aligned}$ |
| POWER DISSIPATION | 2.93 watts |
| OPERATING TEMPERATURE RANGE <br> Standard <br> Extended | $\begin{aligned} & 0 \text { to }+70^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |
| STORAGE TEMPERATURE | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| DIMENSIONS | $\begin{aligned} & 3.12^{\prime \prime} \times 2.625^{\prime \prime} \times 0.8^{\prime \prime} \\ & (79.4 \mathrm{~mm} \times 66.7 \mathrm{~mm} \times 20.3 \mathrm{~mm}) \end{aligned}$ |
| WEIGHT | 7 ozs . (200 grams) |

## NOTES

[^21]60 Hz options can be used over 50 Hz to 800 Hz
400 Hz options can be used over 400 Hz to 2000 Hz
2.6 kHz options can be used over 2 kHz to 3.5 kHz
${ }^{2}$ Accuracy is specfied for the following conditions:
(a) $\pm 10 \%$ signal and reference amplitude variation.
(b) $\pm 10 \%$ signal and reference harmonic distortion.
(c) $\pm 5 \%$ power supply variation.

Specifications subject to change without notice.

## CONNECTING THE CONVERTER

The electrical connections to the converter are straighforward. The power lines, which must not be reversed, are $\pm 15 \mathrm{~V}$. They must be connected to the " +15 V " and " -15 V " pins with the common connection to the ground pin "GND".
It is suggested that $0.1 \mu \mathrm{~F}$ and $6.8 \mu \mathrm{~F}$ capacitors be placed in parallel from +15 V to GND, from -15 V to GND.
In the case of a Synchro, the signals are connected to "S1", "S2" and "S3" according to the following convention:

$$
\begin{aligned}
& E_{S 1}-S 3=E_{R L O}-\text { RHI } \operatorname{Sin} \omega t \operatorname{Sin} \theta \\
& E_{S 3}-S 2=E_{\text {RLO }}-\text { RHI } \operatorname{Sin} \omega t \operatorname{Sin}\left(\theta+120^{\circ}\right) \\
& E_{S 2}-S_{1}=E_{R L O}-\text { RHI } \operatorname{Sin} \omega t \operatorname{Sin}\left(\theta+240^{\circ}\right)
\end{aligned}
$$

For a resolver, the signals are connected to " S 1 ", " S 2 ", "S3" and "S4" according to the following convention:

$$
\begin{aligned}
& E_{S 1}-S_{3}=E_{R L O}-\text { RHI } \operatorname{Sin} \omega t \operatorname{Sin} \theta \\
& E_{S 2}-S_{4}=E_{R H I}-R L O \operatorname{Sin} \omega t \operatorname{Cos} \theta
\end{aligned}
$$

The system reference voltage is connected to pins " $\mathrm{R}_{\mathrm{HI}}$ " and " $\mathrm{R}_{\text {LO }}$ " in accordance with the above convention.

The analog output voltage representing the digital angle is between the pin "OUT" and "GND", $\pm 10 \mathrm{~V}$ corresponding to $\pm 180$ degrees. Up to 5 mA may be taken from the "OUT" pin. The relationship between the output voltage and the input angle is shown in the diagram below.


## Diagram Showing Relationship Between Input and Output

Sometimes, it is required that the input/output relationship of the converter is the other way round. This can be achieved in the case of synchro options by interchanging connections "S1" and "S3". This is shown in the diagram below.


Diagram Showing Relationship Between Input and Output When "S1" and "S3" are Interchanged

## VELOCITY PIN

The analog voltage proportional to the rate of change of angle is provided between the pins VEL and GND. The variation is $\pm 10.0 \mathrm{~V}$ nominal for the maximum velocity of the option.
This pin provides a dc voltage output which is proportional to the angular velocity of the input. The voltage goes negative for an increasing digital angle and goes positive for a decreasing digital angle.
The characteristics of the velocity pin output are given in the following table.

| Scaling of Output Voltage for One Fifth max Velocity | 2 Volts (Nominal) |
| :---: | :---: |
| Output Voltage Temp. Coeff. | $0.05 \% /^{\circ} \mathrm{C}$ of Output |
| Output Voltage Drift (All Models) | $\begin{aligned} & 0 \text { to }+70^{\circ} \mathrm{C} \\ & \pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C} \\ & \pm 100 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| Linearity | $\begin{array}{ll} 0 \text { to } 100^{\circ} / \mathrm{sec} & \\ 60 \mathrm{~Hz} \text { Options } & 1.5 \% \\ 0 \text { to } 800^{\circ} / \mathrm{sec} & \\ 400 \mathrm{~Hz} \text { Options } & 2 \% \\ 0 \text { to } 1600^{\circ} / \mathrm{sec} & \\ 2.6 \mathrm{kHz} \text { Options } & 2 \% \end{array}$ |
| Noise (0 to 20Hz) | 60 Hz Options: $\quad 0$ to $200^{\circ} / \mathrm{sec} 2 \mathrm{mV} \mathrm{rms}$ 400 Hz Options: 0 to $1600^{\circ} / \mathrm{sec} 2 \mathrm{mV} \mathrm{ms}$ 2.6 kHz Options: 0 to $3300^{\circ} / \mathrm{sec} 2 \mathrm{mV}$ rms |
| Impedance (Output) | $1 \Omega$ |
| max Current Available | 1 mA |

The velocity voltage can be used in closed loop servo systems for stabilization instead of a tachometer.
The SAC1763 velocity outputs do not have the disadvantages of being inefficient at low speeds and do not need gearing required by tachometers. In addition, the output is available at no extra cost.
For other velocity output scaling and linearity consult the factory.

## RESISTIVE SCALING OF INPUTS

A feature of this converter is that the signal and reference inputs can be resistively scaled to accommodate any range of input signal and reference voltages.
This means that a standard converter can be used with a personality card in systems where a wide range of input and reference voltages are encountered.
To calculate the values of the external scaling resistors in the case of a Synchro Converter, add $1.11 \mathrm{k} \Omega$ per extra volt of signal in series with " S 1 ", " S 2 " and " S 3 ", and $2.2 \mathrm{k} \Omega$ per extra volt of reference in series with " $\mathrm{R}_{\mathrm{HI}}$ ".
In the case of a Resolver to Digital Converter, add $2.22 \mathrm{k} \Omega$ in series with " S 1 " and "S2" per extra volt of signal and $2.2 \mathrm{k} \Omega$ per extra volt of reference in series with " $\mathrm{R}_{\mathrm{HI}}$ ".
For example, assume that we have an 11.8 V line to line, 26 V reference Synchro Converter, and we wish to use it with a 60 V line to line signal with a 115 V reference.

In each signal input line, the extra voltage capability required is:

$$
60-11.8=48.2 \mathrm{~V}
$$

Therefore each one of the three resistors needs to have a value of:

$$
48.2 \times 1.11=53.5 \mathrm{k} \Omega
$$

Similarly the single resistor needed in series with " $\mathrm{R}_{\mathrm{HI}}$ " can be calculated as being $195.8 \mathrm{k} \Omega$.

The inputs of the converter can therefore be scaled as in the diagram below.


## USING THE CONVERTERS WITH OTHER THAN THE SPECIFIED REFERENCE FREQUENCY

The converters can be used with different reference frequencies, other than those for which they are basically specified, with no resulting loss of accuracy (see below). However, they will retain the dynamic characteristics given in the specification.
Basic Option Frequency Range for no Loss in Accuracy

60 Hz
400 Hz
2.6 kHz
$50 \mathrm{~Hz} \rightarrow 800 \mathrm{~Hz}$
$400 \mathrm{~Hz} \rightarrow 2000 \mathrm{~Hz}$
$2 \mathrm{kHz} \rightarrow 3.5 \mathrm{kHz}$

## TRANSFER FUNCTION

The transfer functions for the three reference frequency options of the converters are shown below.

## 60 Hz Options

$\frac{\theta_{0}}{\theta_{1}}=\frac{1.9 \times 10^{5}\left(1+5.6 \times 10^{-2} \mathrm{~s}\right)}{\mathrm{s}^{3}+1.03 \times 10^{2} \mathrm{~s}^{2}+1.08 \times 10^{4} \mathrm{~s}+1.9 \times 10^{5}}$
400 Hz Options
$\frac{\theta_{0}}{\theta_{1}}=\frac{8.8 \times 10^{7}\left(1+6.8 \times 10^{-3} \mathrm{~s}\right)}{\mathrm{s}^{3}+8.04 \times 10^{2} \mathrm{~s}^{2}+6.1 \times 10^{5} \mathrm{~s}+8.8 \times 10^{7}}$

## 2.6 kHz Options

$\frac{\theta_{0}}{\theta_{1}}=\frac{10^{9}\left(1+3.3 \times 10^{-3} \mathrm{~s}\right)}{\mathrm{s}^{3}+1.7 \times 10^{3} \mathrm{~s}^{2}+3.303 \times 10^{6} \mathrm{~s}+10^{9}}$
OUTLINE DIMENSIONS AND PIN CONNECTION DIAGRAM
Dimensions shown in inches and (mm).
MATING SOCKET: CAMBION 450-3388-01-03


## APPLICATIONS OF THE SAC1763

The SAC1763 may be used to record synchro or resolver information, from for example gyrocompasses or other navigational aids, on to equipment such as $\mathrm{X}-\mathrm{Y}$ recorders, chart recorders or FM tape recorders, see below.


## Diagram Showing Gyrocompass Information Being Recorded Using SAC1763

The applications of the SAC1763 are not only in measurement of synchro or resolver information but also in controlling angular movement. The diagram below shows the SAC1763 being used inside an angular control loop where the input is a dc voltage. The availability of the velocity voltage eliminates the need for an electromechanical tachometer for stabilization purposes.


Diagram Showing the SAC1763 Used in a Servo System
Where the Input is a dc Voltage

## ORDERING INFORMATION

The full part number for all the standard converter options defining reference and signal voltage and frequency, operating temperature range and whether Synchro or Resolver format is given below. It should also be remembered that the signal and reference inputs can be resistively scaled (see section "Resistive Scaling of Inputs") and that in certain cases reference frequencies other than those specified can be used. (See section "Using the Converters with other than the Specified Reference Frequency".)

| Part Number | Operating Temp. Range | L to L Voltage/Format | Ref. Voltage | Ref. Freq. |
| :--- | :---: | :---: | :---: | :---: |
| SAC1763511 | 0 to $+70^{\circ} \mathrm{C}$ | 11.8 V Synchro | 26 Volts | 400 Hz |
| SAC1763611 | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 11.8 V Synchro | 26 Volts | 400 Hz |
| SAC1763512 | 0 to $+70^{\circ} \mathrm{C}$ | 90.0 V Synchro | 115 Volts | 400 Hz |
| SAC1763612 | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 90.0 V Synchro | 115 Volts | 400 Hz |
| SAC1763522 | 0 to $+70^{\circ} \mathrm{C}$ | 90.0 V Synchro | 115 Volts | 60 Hz |
| SAC1763622 | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 90.0 V Synchro | 115 Volts | 60 Hz |
| SAC1763513 | 0 to $+70^{\circ} \mathrm{C}$ | 11.8 V Resolver | 11.8 Volts | 400 Hz |
| SAC1763613 | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 11.8 V Resolver | 11.8 Volts | 400 Hz |
| SAC1763514 | 0 to $+70^{\circ} \mathrm{C}$ | 26.0 V Resolver | 26 Volts | 400 Hz |
| SAC1763614 | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 26.0 V Resolver | 26 Volts | 400 Hz |
| SAC1763518 | 0 to $+70^{\circ} \mathrm{C}$ | 11.8 V Resolver | 26 Volts | 400 Hz |
| SAC1763618 | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 11.8 V Resolver | 26 Volts | 400 Hz |
| SAC1763543 | 0 to $+70^{\circ} \mathrm{C}$ | 11.8 V Resolver | 11.8 Volts | 2.6 kHz |
| SAC1763643 | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 11.8 V Resolver | 11.8 Volts | 2.6 kHz |
| SAC1763544 | 0 to $+70^{\circ} \mathrm{C}$ | 26.0 V Resolver | 26 Volts | 2.6 kHz |
| SAC1763644 | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 26.0 V Resolver | 26 Volts | 2.6 kHz |
| SAC1763548 | 0 to $+70^{\circ} \mathrm{C}$ | 11.8 V Resolver | 26 Volts | 2.6 kHz |
| SAC1763648 | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 11.8 V Resolver | 26 Volts | 2.6 kHz |

## FEATURES

BCD (Binary Coded Decimal) Output Representing 0 to $359.9^{\circ}$ or 0 to $\pm 179.9^{\circ}$
-15V Power Supply Requirement Optional
High Tracking Rate ( 75 revs/sec)
Internal Microtransformers for $\mathbf{6 0 H z}, 400 \mathrm{~Hz}$ and $\mathbf{2 . 6 k H z}$ Options
Voltage Scaling with External Resistors (Unique Feature)
Transformer Isolated Outputs
Low Cost
MIL Spec/Hi Rel Options Available

## APPLICATIONS

Visual Display of Angular Information
Valve Position Indication
Antenna Monitoring
Industrial Controls

## GENERAL DESCRIPTION

The SBCD1752, SBCD1753, SBCD1756 and the SBCD 1757 are modular, continuous tracking Synchro/Resolver to Digital converters which employ a type 2 servo loop.
They are intended for use in both Industrial and Military applications either for displaying angular data directly, or for inputting BCD information directly into a data processing system.
The input signals can be either 3 wire synchro plus reference or 4 wire resolver plus reference, depending on the option. The outputs will be presented in parallel Binary Coded Decimal (BCD).

Particular attention has been paid in the design, to achieving the highest tracking rates and accelerations possible, compatible with the resolution and carrier frequency used, while at the same time obtaining a high overall accuracy.
One of the outstanding features of these converters is the use made of precision Scott $T$ and reference microtransformers. This has made it possible to include the transformers within the module, even for the 60 Hz version as well as providing facilities for external voltage scaling.

## MODELS AVAILABLE

The four Synchro to Digital converters described in this data sheet, differ primarily in the areas of output format and power supply requirements.
Model SBCD1752XYZ is a 13 -bit plus sign, BCD output converter, giving $-180.0^{\circ}$ to $-0.1^{\circ}$ and +0.0 to $+179.9^{\circ}$ requiring $\pm 15 \mathrm{~V}$ and +5 V power supplies, and having an overall accuracy of $\pm 0.2$ Degrees.


Model SBCD 1753 XYZ is a 14 -bit, BCD output converter, giving 0 to $359.9^{\circ}$, requiring $\pm 15 \mathrm{~V}$ and +5 V power supplies, and having an overall accuracy of $\pm 0.2$ Degrees.
Model SBCD 1756 XYZ is a 13 -bit plus sign, BCD output converter, giving $-180.0^{\circ}$ to $-0.1^{\circ}$ and +0.0 to $+179.9^{\circ}$ requiring +15 V and +5 V power supplies, and having an overall accuracy of $\pm 0.2$ Degrees.
Model SBCD1757XYZ is a 14 -bit, BCD output converter, giving 0 to $359.9^{\circ}$, requiring +15 V and +5 V power supplies, and having an overall accuracy of $\pm 0.2$ Degrees.
The XYZ code defines the option thus:
X signifies the operating temperature range.
Y signifies the reference frequency.
Z signifies the input voltage and range and whether it will accept Synchro or Resolver information.
More information about the option code is given under the heading "Ordering Information".

## DATA TRANSFER (ALL MODELS)

The readiness of the converters for data transfer is indicated by the state of the BUSY pin. The voltage appearing on the BUSY pin consists of a train of pulses, at TTL levels, of length according to the option (see Specifications table). The converter is busy when the BUSY pin is at TTL "High" level. The pulses occur for increasing and decreasing counts.

The most suitable time for transferring data is 400 ns after the trailing edge of the BUSY pulse, and the times allowable for data transfer are shown in the specification. Even at the maximum speed of the option, these times will be sufficient to transfer data before the next BUSY pulse occurs.

## SPECIFICATIONS <br> (typical at $25^{\circ} \mathrm{C}$ unless otherwise stated)

| MODELS | SBCD1752 | SBCD1753 | SBCD1756 | SBCD1757 |
| :---: | :---: | :---: | :---: | :---: |
| ACCURACY ${ }^{1}$ (max Error) All Frequency Options | $\pm 0.2 \text { Degrees }$ | * | * | * |
| OUTPUT | Parallel BCD, 8TTL Loads | * | * | * |
| RESOLUTION | $\begin{aligned} & \text { 13-Bit }+ \text { Sign Representing } \\ & -180.0^{\circ} \text { to }-0.1^{\circ} \text { and } \\ & +0.0^{\circ} \text { to }+179.9^{\circ} \end{aligned}$ | 14 Bit Representing 0 to $359.9^{\circ}$ | * | ** |
| SIGNAL AND REFERENCE FREQUENCY | $60 \mathrm{~Hz}, 400 \mathrm{~Hz}$ and 2.6 kHz | * | * | * |
| SIGNAL VOLTAGE (Line to Line) |  |  |  |  |
| Low Level | 11.8 V rms | * | * | * |
| High Level | 90.0 V rms | * | * | * |
| SIGNAL IMPEDANCES |  |  |  |  |
| Low Level | $26 \mathrm{k} \Omega$ (Resistive) | * | * | * |
| High Level | $200 \mathrm{k} \Omega$ (Resistive) | * | * | * |
| REFERENCE VOLTAGE |  |  |  |  |
| Low Level | 26 V (11.8V Signal) | * | * . | * |
| High Level | 115 V (90V Signal) | * | * | * |
| REFERENCE IMPEDANCE |  |  |  |  |
| Low Level | $56 \mathrm{k} \Omega$ (Resistive) | * | * | * |
| High Level | $270 \mathrm{k} \Omega$ (Resistive) | * | * | * |
| TRANSFORMER ISOLATION | 500 V dc | * | * | * |
| TRACKING RATE (min) |  |  |  |  |
| 60 Hz | 5 Revolutions Per Second | * | * | * |
| 400 Hz | 36 Revolutions Per Second | * | * | * - |
| 2.6 kHz | 75 Revolutions Per Second | * | * | * |
| Accel. ${ }^{1}$ Constant $\mathrm{K}_{\mathrm{a}}$ |  |  |  |  |
| 60 Hz | 2000/ $\mathrm{sec}^{2}$ | * | * | * |
| 400 Hz | 120,000/ $\mathrm{sec}^{2}$ | * | * | * |
| 2.6 kHz | 600,000/ $\mathrm{sec}^{2}$ | * | * | * |
| STEP RESPONSE ( $179^{\circ}$ Step) (For $0.1^{\circ}$ Error) |  |  |  |  |
| 60 Hz | 1.5 sec | * | * . | * |
| 400 Hz | 125 ms | * | * . | * |
| 2.6 kHz | 50 ms | * | * | * |
| POWER LINES | +15 V (8) 25 mA | * | +15 V (8) 80 mA | *** |
|  | -15V @ 25 mA | * | +5 V @ 500 mA | *** |
|  | $+5 \mathrm{~V} @ 500 \mathrm{~mA}$ | * |  |  |
| POWER DISSIPATION | 3.25 Watts | * | 3.7 Watts | *** |
| BUSY LOGIC OUTPUT, POSITIVE PULSE (1 TTL Load) |  |  |  |  |
| 60 Hz | 3.5 to $4.5 \mu \mathrm{~s}$ | * | * | * |
| 400 Hz | 0.5 to $1.25 \mu \mathrm{~s}$ | * | * | * |
| 2.6 kHz | 0.5 to $1.25 \mu \mathrm{~s}$ | * | * | * |
| MAX DATA TRANSFER |  |  |  |  |
| TIME (From 400ns After |  |  |  | . . |
| Trailing Edge of BUSY at max Velocity) |  |  |  |  |
| 601\% | $40 \mu \mathrm{~s}$ | * | * | * |
| - 400 Hz | $5.0 \mu \mathrm{~s}$ | * | * | * |
| 2.6 kHz | $1.8 \mu \mathrm{~s}$ | * | * | * |
| INHIBIT INPUT (To Inhibit) | Logic "0" 1TTL Load | * | * | * |
|  |  |  |  |  |
| Operating | 0 to $+70^{\circ} \mathrm{C}$ Standard $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ Extended | * | * | * |
| Storage | -55 ${ }^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | * | * | * |
| DIMENSIONS | $\begin{gathered} 3.125^{\prime \prime} \times 2.625^{\prime \prime} \times 0.8^{\prime \prime} \\ (79.4 \times 66.7 \times 20.4 \mathrm{~mm}) \\ \hline \end{gathered}$ | * | * | * |
| WEIGHT | 6.4 ozs. (180 grams) | * | 6.5 ozs. (185 grams) | *** |
| ${ }^{1}$ Specified over the appropriate operating temperature range and for <br> (a) $\pm 10 \%$ signal and reference amplitude variation <br> (b) $\mathbf{1 0 \%}$ signal and reference harmonic distortion <br> (c) $\pm 5 \%$ power supply variation <br> (d) $\pm 10 \%$ variation in reference frequency. |  | -Specifications same as SBCD1752 <br> **Specifications same as SBCD 1753 <br> ***Specifications same as SBCD1756 |  |  |

# Applying the SBCD 1752/1753/1756/1757 


not to scale

## Data Transfer Diagram

The function of the INHIBIT pin is to enable the user to inhibit the update of the converter's output counter. This is achieved by taking the INHIBIT pin to a TTL Logic zero. If used, the INHIBIT should be applied 400ns after the trailing edge of the BUSY pulse. This will ensure that the data on the output pins is valid. The data should then be transferred and the INHIBIT released before the next BUSY pulse occurs. The worst case times allowable for data transfer in this case are shown in the Specifications under the heading of "MAX DATA TRANSFER TIME (from 400ns After Trailing Edge of BUSY at Max Velocity)". It should be noted that the application of the INHIBIT will not prevent the BUSY pulses appearing on the BUSY pin, and thus if the INHIBIT is not released by the time that the next BUSY pulse occurs, the BUSY pulse will still appear, although the internal converter loop will have been opened. Under this condition, a worst case recovery time, equivalent to that of a step of 179 degrees may be encountered (see Spec.). To avoid this and to ensure valid data transfer, the system shown in the diagram is recommended.


Suggested External Interface Circuitry
In cases where the converter is connected to a data bus or used as a peripheral, the method outlined in the above diagram is recommended. The INHIBIT is not necessary in this case, and the external "Enable" has control of the converter output.
The AC1755 mounting card described later in this data sheet contains the external components shown in the diagram.

## CONNECTING THE CONVERTER

The power lines, which should not be reversed, should be connected to " +15 V ", " -15 V " and " +5 V " in the case of the SBCD1752 and SBCD1753, and to " +15 V " and " +5 V " in the case of the SBCD1756 and SBCD1757, with the common connection to "GND" in all cases.
It is suggested that $0.1 \mu \mathrm{~F}$ and $6.8 \mu \mathrm{~F}$ capacitors be placed in parallel from +15 V to GND, from -15 V to GND and from +5 V to GND.

The digital output connections in the case of the SBCD1753 and SBCD1757 should be taken from the pins marked " 0.1 " through to " 200 "; these values being represented in degrees.

In the case of the SBCD1752 and SBCD1756, the data should be taken from the pins marked " 0.1 " through to " 100 ', these values also being represented in degrees. In the case of these latter units the "SIGN" pin will indicate the polarity of the output, Logic " 0 " representing positive angles and Logic " 1 " representing negative angles.
In the case of a synchro, the signals are connected to $\mathrm{S}_{1}, \mathrm{~S}_{2}$ and $\mathrm{S}_{3}$ according to the following convention:
Synchro connection
$\mathrm{E}_{\mathbf{S 1}-\mathrm{S} 3}=\mathrm{E}_{\mathrm{RLO}-\mathrm{RHI}} \operatorname{Sin} \omega \mathrm{t} \operatorname{Sin} \theta$
$\mathrm{E}_{\mathrm{S} 3}-\mathrm{S} 2=\mathrm{E}_{\mathrm{RLO}}-\mathrm{RHI} \operatorname{Sin} \omega \mathrm{t} \operatorname{Sin}\left(\theta+120^{\circ}\right)$
$\mathrm{E}_{\mathrm{S} 2-\mathrm{S} 1}=\mathrm{E}_{\mathrm{RLO}-\mathrm{RHI}} \operatorname{Sin} \omega \mathrm{S} \operatorname{Sin}\left(\theta+240^{\circ}\right)$
For a resolver, the signals are connected to " S 1 ", " S 2 ", " S 3 " and " S 4 " according to the following convention:

## Resolver Connection

$\mathrm{E}_{\mathbf{S} 1-\mathbf{S 3}}=\mathrm{E}_{\mathrm{RLO}}-\mathrm{RHI} \operatorname{Sin} \omega t \operatorname{Sin} \theta$
$\mathrm{E}_{\mathrm{S} 2}-\mathrm{S} 4=\mathrm{E}_{\mathrm{RHI}-\mathrm{RLO}} \operatorname{Sin} \omega \mathrm{t} \operatorname{Cos} \theta$
The BUSY and INHIBIT pin (if used), should be connected as described under the heading "DATA TRANSFER".
The reference connections are made to pins $\mathrm{R}_{\mathrm{HI}}$ and $\mathrm{R}_{\mathrm{LO}}$.


MATING SOCKET: CAMBION 450-3388-01-03

## RESISTIVE SCALING OF INPUTS

A unique feature of the SBCD1752/1753/1756/1757 converters is that the inputs can be resistively scaled to accommodate any value of input signal and reference voltage.
In order to calculate the values of the external scaling resistors necessary, add $1.11 \mathrm{k} \Omega$ in series with the input per extra volt in the case of the signal, and $2.2 \mathrm{k} \Omega$ per extra volt in the case of the reference.

For example, assume that it is required to use a standard 11.8 V line to line signal, 26 V reference converter with 60 V line to line signal and a 115 V reference. The resistors should be arranged as in the diagram.


Note: In the case of $\mathrm{R}_{1}, \mathrm{R}_{2}$, and $\mathrm{R}_{3}$, the ratio error between the resistances is more critical than the absolute value. In general a $1 \%$ ratio error will give rise to an extra inaccuracy of 0.28 Degrees, while a ratio accuracy of $0.1 \%$ will give rise to an extra inaccuracy of 0.028 Degrees. The absolute value of $\mathrm{R}_{\mathrm{F}}$ is not critical.

## CARD MOUNTING

All the converters can be mounted on an AC1 755 mounting card. This card contains the latches and monostable, described under the "DATA TRANSFER" heading, which are necessary to transfer the data on to a computer bus system, as well as sockets for the converter. The latches have a tri-state output to facilitate ease of use. The AC1755 also contains facilities for the inclusion of input signal scaling and reference resistors as described under the heading "RESISTIVE SCALING OF INPUTS". The card uses a $22 / 220.156^{\prime \prime}$ pitch edge connector. The pin-out is shown below. If it is not required to use the external latches, they can be jumpered on the board.


AC1755 Mounting Card (First Angle Projection). Dimensions Shown in Inches and (mm).

| Edge Pin <br> Number | Function | Edge-Pin <br> Letter | Function |
| :---: | :--- | :---: | :--- |
| 1 | $\mathrm{R}(\mathrm{Lo})$ | A | Tri-State Enable |
| 2 | $\mathrm{R}(\mathrm{Hi})$ | F | +15 Volts |
| 3 | $\mathrm{~S}_{3}$ | H | +15 Volts |
| 4 | $\mathrm{~S}_{2}$ | J | -15 Volts (3) |
| 5 | $\mathrm{~S}_{1}$ | K | -15 Volts (3) |
| 6 | $\mathrm{~S}_{4}$ | L | GND |
|  |  | M | GND |
| 13 | BUSY | N | +5 Volts |
| 15 | $\overline{\text { INHIBIT }}$ | P | +5 Volts |
| 16 | 0.1 | T | 8 |
| 17 | 0.2 | U | 10 |
| 18 | 0.4 | V | 20 |
| 19 | 0.8 | W | 40 |
| 20 | 1 | X | 80 |
| 21 | 2 | Y | 100 |
| 22 | 4 | Z | $200(1)$ SIGN (2) |

## NOTES

(1) SBCD1753 and SBCD1757 only
(2) SBCD1752 and SBCD1756 only
(3) SBCD1752 and SBCD1753 only

## ORDERING INFORMATION

Converters should be ordered by the appropriate part number (i.e., SBCD1752, SBCD1753, SBCD1756 or SBCD1757) followed by the appropriate option code.
If the unit is to be a Resolver to Digital converter, the SBCD should be replaced by RBCD in the part number.
The XYZ options are as follows:
X signifies the operating temperature range thus;

$$
\begin{array}{ll}
\mathrm{X}=5 & 0 \text { to }+70^{\circ} \mathrm{C}(\text { Commercial Temp. }) \\
\mathrm{X}=6 & -55^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C} \text { (Extended Temp.) }
\end{array}
$$

$Y$ signifies the reference frequency thus;
$\mathrm{Y}=1$ signifies 400 Hz
$\mathrm{Y}=2$ signifies $60 \mathrm{~Hz}^{*}$
$\mathrm{Y}=4$ signifies 2.6 kHz
Z signifies the input signal and reference voltages and whether the converter is a Synchro to Digital or a Resolver to Digital converter. The options for Z are:

$$
\begin{array}{ll}
\mathrm{Z}=1 \text { signifies Synchro, } & \begin{array}{l}
\text { signal } 11.8 \text { Volts } \\
\text { reference } 26 \text { Volts }
\end{array} \\
\mathrm{Z}=2 \text { signifies Synchro, } & \begin{array}{l}
\text { signal } 90 \text { Volts } \\
\text { reference } 115 \text { Volts }
\end{array} \\
\mathrm{Z}=8 \text { signifies Resolver, } & \begin{array}{l}
\text { signal } 11.8 \text { Volts } \\
\text { reference } 26 \text { Volts }
\end{array}
\end{array}
$$

Thus an SBCD 1753 with a commercial ( 0 to $+70^{\circ} \mathrm{C}$ ) operating range, using a $400 \mathrm{~Hz}, 26$ volt reference with an 11.8 volt signal would be ordered as an SBCD1753511.
*For 50 Hz operation, a 60 Hz converter can be used with no reduction in accuracy.
In addition a 400 Hz unit will work with a 2.6 kHz reference and a 60 Hz unit will work with a 400 Hz reference; however they will have the velocity and acceleration characteristics of the lower frequency rated unit.

## OTHER PRODUCTS

The SBCD series of Synchro to Digital converters are just a few of the modules and instruments concerned with Synchro conversion manufactured by us. Some of our other products are listed below and technical data is available. If you have any questions about our products or require advice about the use of them for a particular application, please contact our Applications Engineering Department.

## SYNCHRO TO DIGITAL CONVERTERS

The SDC1700 is a low profile ( $0.4^{\prime \prime}$ ) converter with a 12 -bit natural binary output. Its overall accuracy is $\pm 8.5$ arc-minutes, and the module contains internal transformers for all reference frequency options including 60 Hz . The SDC1702 is similar to the SDC1 700 but has a 10 -bit natural binary output and an overall accuracy of $\pm 22$ arc-minutes.
The SDC1704 is similar to the above two converters, but has a 14 -bit natural binary output and an overall accuracy of $\pm 2.0$ arc-minutes $\pm 1$ LSB.

## TWO SPEED PROCESSORS

The TSL1612 and the TSL1729 both produce one digital output word up to 20 bits in length from the outputs of 2 Synchro to Digital converters in a coarse/fine system. The TSL1612 is used for ratios of $9: 1,18: 1$ and $36: 1$, while the TSL1729 is programmable for all ratios from 1:1 to 63:1.

## DIGITAL TO SYNCHRO CONVERTERS

Resolutions of between 10 and 16 bits are available as well as the DSC1710, a one card, 2 channel, 40VA, DSC system including power amps for use with 2 speed coarse/fine ratios of $9: 1,18: 1,36: 1$.

## FEATURES

Internal Microtransformers for $60 \mathrm{~Hz}, 400 \mathrm{~Hz}$ and 2.6 kHz References
Low Profile (0.4").
10-, 12- or 14 -Bit Resolution for $360^{\circ}$
High Tracking Rates ( 75 revs $/ \mathrm{sec}$ )
Voltage Scaling with External Resistors (Unique Feature)
DC Voltage Output Proportional to Angular Velocity
Low Cost
Lightweight 3oz. ( 85 grams)
MIL Spec/Hi Rel Options Available

## APPLICATIONS

Servo Mechanisms
Retransmission Systems
Coordinate Conversion
Antenna Monitoring
Simulation
Industrial Controls
Fire Control Systems
Machine Tool Control Systems

## GENERAL DESCRIPTION

The SDC1700, SDC1 702 and SDC1 704 are modular, continuous tracking Synchro/Resolver to Digital Converters which employ a type 2 servo loop.

They are intended for use in both Industrial and Military applications.
The input signals can be either 3 wire synchro plus reference or 4 wire resolver plus reference, depending on the option. The outputs will be presented in TTL compatible, parallel natural binary.
One of the outstanding features of the converters is the use of precision Scott T and reference microtransformers. This bas made it possible to include the transformers within the module, even on the 60 Hz option, and yet still maintain the profile beight of $0.4^{\prime \prime}$.
Particular attention has been paid in the design, to achieving the highest tracking rates and accelerations possible, compatible with the resolution and carrier frequency used, while at the same time obtaining a high overall accuracy.
When SDC's are-used in control loops, it is often useful to have a voltage which is proportional to angular velocity. This voltage is available and has been brought out on all the SDC1700 converters.


Extended temperature range versions of all the converters are available.

## MODELS AVAILABLE

The three Synchro to Digital Converters described in this data sheet differ primarily in the areas of resolution, accuracy and dynamic performance as follows:
Model SDC1702XYZ is a 10 -bit converter which has an overall accuracy of $\pm 22$ arc-minutes and a resolution of 21 arc-minutes.
Model SDC1700XYZ is a 12 -bit converter with an overall accuracy of $\pm 8.5$ arc-minutes and a resolution of 5.3 arcminutes.
Model SDC1704XYZ is a 14 -bit converter with an overall accuracy of $\pm 2.2$ arc-minutes $\pm 1$ LSB and a resolution of 1.3 are-minutes.
The XYZ code defines the option thus: ( X ) signifies the operating temperature range, $(\mathrm{Y})$ signifies the reference frequency, $(Z)$ signifies the input voltage and range, and whether it will accept synchro or resolver format.
More information about the option code is given under the heading of "Ordering Information".

## NOTE

For all the standard options, no external transformers are needed with these converters.

## SPECIFICATIONS <br> (typical @ $+25^{\circ} \mathrm{C}$ unless otherwise noted)

| MODELS | SDC1702 | SDC1700 | SDC1704 |  |
| :---: | :---: | :---: | :---: | :---: |
| ACCURACY ${ }^{1}$ (max error) |  |  |  |  |
| 60 Hz | $\pm 22$ arc-minutes | $\pm 8.5$ arc-minutes | $\pm 2.9$ arc-minutes $\pm 1$ LSB |  |
| 400 Hz | $\pm 22$ arc-minutes | $\pm 8.5$ arc-minutes | $\pm 2.2$ arc-minutes $\pm 1 \mathrm{LSB}$ |  |
| 2.6 kHz | $\pm 22$ arc-minutes | $\pm 8.5$ arc-minutes | $\pm 2.9$ arc-minutes $\pm 1$ LSB |  |
| RESOLUTION | 10 Bits (1LSB $=21$ arc-mins) | 12. Bits ( $1 \mathrm{LSB}=5.3$ arc-mins) | 14 Bits ( $1 \mathrm{LSB}=1.3$ arc-mins) |  |
| OUTPUT (In Parallel) | 10 Bits (Natural Binary) | 12 Bits (Natural Binary) | 14 Bits (Natural Binary) |  |
| SIGNAL AND REFERENCE FREQUENCY | $60 \mathrm{~Hz}, 400 \mathrm{~Hz}, 2.6 \mathrm{kHz}$ | * | * |  |
| SIGNAL VOLTAGE (Line-to-Line) |  |  |  |  |
| Low Level | 11.8 V rms | * | * |  |
| High Level | 90 V rms | * | * |  |
| SIGNAL IMPEDANCES |  |  |  |  |
| Low Level | $26 \mathrm{k} \Omega$ (Resistive) | * | * |  |
| High Level | $200 \mathrm{k} \Omega$ (Resistive) | * | * |  |
| REFERENCE VOLTAGE |  |  |  |  |
| Low Level | 26V (11.8V Signal) | * | * |  |
| High Level | 115 V (90V Signal) | * | * |  |
| REFERENCE IMPEDANCE | $270 \mathrm{k} \Omega$ (115V Signal) | * | * |  |
|  | $56 \mathrm{k} \Omega$ ( 26 V Reference) | * | * |  |
|  | (Impedance is Resistive) | * | * |  |
| TRANSFORMER ISOLATION | 500 V de | * | * |  |
| TRACKING RATE (min) |  |  |  |  |
| 60 Hz | 5 Revolutions Per Second. | * | $500^{\circ} / \mathrm{sec}$ |  |
| 400 Hz | 36 Revolutions Per Second | * | 12 Revolutions Per Second |  |
| 2.6 kHz | 75 Revolutions Per Second | * | 25 Revolutions Per Second |  |
| Accel. ${ }^{1}$ |  |  |  |  |
| Constant $\mathrm{K}_{\mathrm{a}}$ |  |  |  |  |
| 60 Hz | $1880 / \mathrm{sec}^{2}$ | * | 520/sec ${ }^{2}$ |  |
| 400 Hz | 110,000/ $\mathrm{sec}^{2}$ | * | $36,000 / \mathrm{sec}^{2}$ |  |
| 2.6 kHz | $518,000 / \mathrm{sec}^{2}$ | * | $170,000 / \mathrm{sec}^{2}$ |  |
| STEP RESPONSE ( $179^{\circ} \mathrm{Step}$ ) (For 1LSB Error) |  |  |  |  |
| 60 Hz | 1.5 sec | * | * |  |
| 400 Hz | 125 ms | * | * |  |
| 2.6 kHz | 50 ms | * | * |  |
| POWER LINES | $\left.\begin{array}{l}  \pm 15 \mathrm{~V} @ 25 \mathrm{~mA} \\ +5 \mathrm{~V} \text { @ } 70 \mathrm{~mA} \end{array}\right\} \pm 5 \%$ | * | $\left.\begin{array}{l}  \pm 15 \mathrm{~V} @ 30 \mathrm{~mA} \\ +5 \mathrm{~V} @ 85 \mathrm{~mA} \end{array}\right\} \pm 5 \%$ |  |
| POWER DISSIPATION | 1.1 Watts | * | 1.3 Watts |  |
| DATA LOGIC OUTPUT ${ }^{2}$ (TTL Compatible) | 2TTL Loads SDC17026YZ <br> 4TTL Loads SDC17025YZ | 2TTL Loads SDC17006YZ <br> 4TTL Loads SDC17005YZ | 2TTL Loads on All Options |  |
| BUSY LOGIC OUTPUT, POSITIVE PULSE (1 TTL Load) |  |  |  |  |
| 60 Hz | $9.0 \mu \mathrm{~s})$ | * |  |  |
| 400 Hz | $2.0 \mu \mathrm{~s}\} \pm 30 \%$ | * | $2.0 \mu \mathrm{~s}\} \pm 30 \%$ |  |
| 2.6 kHz | $2.0 \mu \mathrm{~s}$ | * | $1.3 \mu \mathrm{~s}$ |  |
| MAX DATA TRANSFER TIME |  |  |  |  |
| 60 Hz | $40 \mu \mathrm{~s}$ | * | $35 \mu \mathrm{~s}$ |  |
| 400 Hz | $5.0 \mu \mathrm{~s}$ | * | $3.0 \mu \mathrm{~s}$ |  |
| 2.6 kHz | $1.8 \mu \mathrm{~s}$ | * | $0.8 \mu \mathrm{~s}$ |  |
| INHIBIT INPUT (To Inhibit) | Logic "0" 1 TTL Load | * | Logic " 0 " 2 TTL Loads |  |
| WARM UP TIME | 1 sec to Rated Accuracy | * | * . |  |
| TEMPERATURE RANGE |  |  |  |  |
|  |  |  |  |  |
| Operating | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ Extended | * | * |  |
| Storage | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | * | * |  |
| DIMENSIONS | $\begin{aligned} & 3.125^{\prime \prime} \times 2.625^{\prime \prime} \times 0.4^{\prime \prime} \\ & (79.4 \times 66.7 \times 10.2 \mathrm{~mm}) \end{aligned}$ | * | * . |  |
| WEIGHT | 3 ozs . (85 grams) | * | * |  |

-Specification same as SDC1702
${ }^{1}$ Specified over the appropriate operating temperature range of the option and for:
(a) $\pm 10 \%$ signal and reference amplitude variation (b) $10 \%$ signal and reference

Harmonic Distortion (c) $\pm 5 \%$ power supply variation (d) $\pm 10 \%$ variation in reference
frequency.
${ }^{2}$ It is recommended that buffers should be used if the above converters are required to drive over a distance greater than $6^{\prime \prime}$.
Specifications subject to change without notice.

## DATA TRANSFER (All Models)

The readiness of the converters for data transfer is indicated by the state of the BUSY pin.
The voltage appearing on the BUSY pin consists of a train of pulses, at TTL levels, of length according to the model and option (see specification table). The converter is busy when the BUSY pin is at a TTL "High" level. These pulses correspond to those delivered by the VCO to increment or decrement the up-down counter (see schematic diagram). Thus the pulses will occur for increasing and decreasing counts.

The most suitable time for transferring data is when the BUSY is at a logic "Lo" state, and the times allowable for data transfer are shown in the specification. Even at the maximum speed of the option, these times will be sufficient to transfer data before the next BUSY pulse occurs.


Data Transfer Diagram

## DATA TRANSFER DIAGRAM

Taking the INHIBIT to a logic "Lo" state prevents the VCO (BUSY) pulses from updating the up-down counter. However, if applied during a BUSY pulse, the INHIBIT will not become effective until the end of the BUSY pulse.

The best method of transferring the data is by applying the INHIBIT (taking it to a logic "Lo" state), waiting for at least the width of a BUSY pulse, transferring the data and releasing the INHIBIT.
Note that sustained application of the INHIBIT opens the internal control loop and the converter may take on appreciable time to recover to full accuracy when the loop is restored.

## INTERFACING WITH A COMPUTER

It is recommended that external latches are used to enable data to be transferred onto a computer data bus. One method is shown in the diagram. Using this method will mean that the latches are constantly updated by the BUSY signal, while at the same time enabling inputs to be made to the computer by means of normal data transfer procedures. The AC1755 mounting card contains these external components.


## Suggested External Computer Interface Circuitry

## THEORY OF OPERATION

If the unit is a Synchro to Digital Converter, then the 3 wire synchro output will be connected to S1, S2 and S3 on the module and the Scott T transformer pair will convert these signals into resolver format.
i.e., $\quad V_{1}=K E_{0} \operatorname{Sin} \omega t \operatorname{Sin} \theta$

$$
\mathrm{V}_{2}=\mathrm{K}_{\mathrm{O}} \operatorname{Sin} \omega \mathrm{t} \operatorname{Cos} \theta
$$

Where $\theta$ is the angle of the Synchro Shaft.
If the unit is a Resolver to Digital Converter, then the 4 wire resolver output will be connected to S1, S2, S3 and S4 on the module and the microtransformer will act purely as an isolator.

To understand the conversion process, then assume that the current word state of the up-down counter is $\phi$.
The $\mathrm{V}_{1}$ is multiplied by $\operatorname{Cos} \phi$ and $\mathrm{V}_{2}$ is multiplied by $\operatorname{Sin} \phi$ to give
$\mathrm{K}_{\mathbf{O}} \operatorname{Sin} \omega t \operatorname{Sin} \theta \operatorname{Cos} \phi$
and $\mathrm{KE}_{\mathrm{O}} \operatorname{Sin} \omega \mathrm{Cos} \theta \operatorname{Sin} \phi$


These signals are subtracted by the error amplifier to give: $\mathrm{K}_{\mathrm{O}} \operatorname{Sin} \omega \mathrm{t}(\operatorname{Sin} \theta \operatorname{Cos} \phi-\operatorname{Cos} \theta \operatorname{Sin} \phi)$ or $\mathrm{KE}_{\mathrm{O}} \operatorname{Sin} \omega \mathrm{t} \operatorname{Sin}(\theta-\phi)$
A phase sensitive detector, integrator and Voltage Controlled Oscillator (VCO) form a closed loop system which seeks to null $\operatorname{Sin}(\theta-\phi)$.
When this is accomplished, the word state of the up-down counter ( $\phi$ ), equals within the rated accuracy of the converter, the synchro shaft angle $\theta$.

## CONNECTING THE CONVERTER

The electrical connections to the converter are straightforward. The power lines, which must not be reversed, are $\pm 15 \mathrm{~V}$ and 5 V . They must be connected to the " $\pm 15 \mathrm{~V}$ " and " 5 V " pins with the common connection to the ground pin GND.
It is suggested that $0.1 \mu \mathrm{~F}$ and $6.8 \mu \mathrm{~F}$ capacitors be placed in parallel from +15 V to GND, from -15 V to GND and from +5 V to GND.
The digital output is taken from pins:
1 through to 10 for the SDC1702
1 through to 12 for the SDC1700
1 through to 14 for the SDC1704
Pin 1 represents the MSB in each case. The reference connections are made to pins " $\mathrm{R}_{\mathrm{HI}}$ " and " $\mathrm{R}_{\mathrm{LO}}$ ".
In the case of a Synchro, the signals are connected to " S 1 ", " S 2 " and " S 3 " according to the following convention:

$$
\begin{aligned}
& \mathrm{E}_{\mathrm{S} 1-\mathrm{S} 3}=\mathrm{E}_{\mathrm{RLO}}-\mathrm{RHI} \operatorname{Sin} \omega \mathrm{t} \operatorname{Sin} \theta \\
& \mathrm{E}_{\mathrm{S} 3}-\mathrm{S} 2=\mathrm{E}_{\mathrm{RLO}}-\mathrm{RHI} \operatorname{Sin} \omega \mathrm{t} \operatorname{Sin}\left(\theta+120^{\circ}\right) \\
& \mathrm{E}_{\mathrm{S} 2}-\mathrm{S} 1=\mathrm{E}_{\mathrm{RL}}-\mathrm{RHI} \operatorname{Sin} \omega \mathrm{Sin}\left(\theta+240^{\circ}\right)
\end{aligned}
$$

For a resolver, the signals are connected to " S 1 ", " S 2 ", "S3" and " S 4 " according to the following convention:

$$
\begin{aligned}
& E_{S 1-S 3}=E_{R L O}-R_{H I} \operatorname{Sin} \omega t \operatorname{Sin} \theta \\
& E_{S 2}-\mathbf{S} 4=E_{R H 1}-R_{L O} \operatorname{Sin} \omega t \operatorname{Cos} \theta
\end{aligned}
$$

The analog voltage representing velocity is available between "VEL" and "GND".
The "BUSY" and "INHIBIT" pin (if used), should be connected as described under the heading "Data Transfer".
NOTE: If the INHIBIT pin is used (i.e., driven to 0 volts), the control loop will be opened and a finite time will be required (see spec) for the converter to recover.

## OUTLINE DIMENSIONS AND PIN CONNECTION DIAGRAM

Dimensions are shown in inches and (mm).


ABOVE DIAGRAM ILLUSTRATES CONNECTIONS FOR SDC1704.
ABOV SDCITOO. PINS 13 AND 14 ARE OMITED. PIN 12 IS ISS.
FOR SDC1702, PINS $11,12,13,14$ ARE OMITTED. PIN 10 IS LSB.
MATING SOCKET: CAMBION 450-3388-01-03

## RESISTIVE SCALING OF INPUTS

A unique feature of the SDC1700 series of converters is that the inputs can be resistively scaled to accommodate any range of input signal and reference voltages.
This means that a standard converter can be used with a personality card in systems where a wide range of input and reference voltages are encountered. In addition it should be noted that a 400 Hz unit will operate from a 2.6 kHz reference. It will however have the velocity and acceleration characteristics as specified for the 400 Hz converter. A 60 Hz converter will operate from a 400 Hz reference and will have the velocity and acceleration characteristics as specified for the 60 Hz converter.
To calculate the values of the external scaling resistors for a synchro converter, add $1.11 \mathrm{k} \Omega$ in series with $\mathrm{S} 1, \mathrm{~S} 2$ and S 3 per extra volt in the case of the signal, and $2.2 \mathrm{k} \Omega$ in the case of the reference. In the case of a resolver converter add $2.22 \mathrm{k} \Omega$ per extra volt in series with S 1 and S 2 for the signal and $2.2 \mathrm{k} \Omega$ per extra volt in series with $\mathrm{R}_{\mathrm{HI}}$ for the reference.
For example, assume that we have an 11.8 volt line to line signal/26.0 volt reference converter, and we wish to use a 60 volt line to line signal with a 115 volt reference.
Thus in each signal input line, the extra voltage capability required is:

$$
60-11.8=48.2 \text { volts }
$$

Therefore each resistor needs to have a value of 48.2 x $1.11=53.5 \mathrm{k} \Omega$. In the case of the reference, the extra voltage capability required is:

$$
115-26.0=89 \text { volts }
$$

Therefore the resistor needs to have a value of:

$$
89.0 \times 2.2=195.8 \mathrm{k} \Omega
$$

Thus the inputs can be scaled as in the diagram below.


NOTE
IN THE CASE OF R1, R2 AND R3, THE RATIO ERROPS BETWEEN THE RESISTANCES IS MORE IMPORTANT
THAN THE ABSOLUTE RESISTANCE VALUES.

N GENERAL A 1\% RATIO ERROR WILL GIVE RISE WHILE A RATINACCURACY OF 17 ARC-MINUTES TO AN EXTRA INACCURACY OF WILL GIVE RISE

THE ABSOLUTE VALUE OF $R_{F}$ IS NOT CRITICAL.

BIT WEIGHT TABLE

| Bit Number | Weight in Degrees |
| :--- | :---: |
| 1 (MSB) | 180.0000 |
| 2 | 90.0000 |
| 3 | 45.0000 |
| 4 | 22.5000 |
| 5 | 11.2500 |
| 6 | 5.6250 |
| 7 | 2.8125 |
| 8 | 1.4063 |
| 9 | 0.7031 |
| 10 (LSB for SDC1702) | 0.3516 |
| 11 | 0.1758 |
| 12 (LSB for SDC1700) | 0.0879 |
| 13 | 0.0439 |
| 14 (LSB for SDC1704) | 0.0220 |

## VELOCITY PIN

This pin provides a voltage output which is proportional to the angular velocity of the input. The voltage goes negative for an increasing digital angle and goes positive for a decreasing digital angle.
The characteristics of the velocity pin output are given in the table below.

| Scaling of Output Voltage for One Fifth max Velocity | 2Volts (Nominal) |
| :---: | :---: |
| Output Voltage Temp. Coeff. | $0.05 \% 1^{\circ} \mathrm{C}$ of Output |
| Output Voltage Drift (All Models) | $\begin{gathered} 0 \text { to }+70^{\circ} \mathrm{C} \\ \pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| . | $\begin{gathered} -55^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C} \\ \pm 100 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| Linearity: | ```0/sec to 800%/sec SDC1704 400Hz 1% 0}/\textrm{sec}\mathrm{ to }10\mp@subsup{0}{}{\circ}/\textrm{sec}\mathrm{ SDC1704 60Hz 1% 0}/\textrm{sec}\mathrm{ to }80\mp@subsup{0}{}{\circ}/\textrm{sec}\operatorname{SDC1700/2 400Hz 2% 0}/\textrm{sec}\mathrm{ to }10\mp@subsup{0}{}{\circ}/\textrm{sec}\operatorname{SDC1700/2 60Hz 1.5%``` |
| Noise: (0 to 20Hz) | $\begin{aligned} & @ 1600^{\circ} / \mathrm{sec} \operatorname{SDC1700/2/4} \\ & 400 \mathrm{~Hz} 2 \mathrm{mV} \mathrm{rms} \\ & @ 200^{\circ} / \mathrm{sec} \text { SDC1700/2/4 } \\ & 60 \mathrm{~Hz} 2 \mathrm{mV} \mathrm{rms} \\ & \hline \end{aligned}$ |
| Impedance (Output) | $1 \Omega$ |
| max Current Available | 1 mA |

The velocity voltage can be used in closed loop servo systems for stabilization instead of a tachometer.

The SDC1700/2/4 velocity outputs do not have the disadvantages of being inefficient at low speeds and do not need gearing required by tachometers. In addition, the output is available at no extra cost.

For other velocity output scaling and linearity consult the factory.
Two examples of the use of the velocity pin are shown in the diagram below.


Diagram showing a velocity feed forward application. The SDC is used to produce the demanded velocity from Synchro form inputs.


Diagram showing the velocity voltage being used to stabilize an electro-mechanical control loop

## APPLICATIONS OF SYNCHRO TO DIGITAL

## CONVERTERS

SDCs can be used in a variety of ways in control loops as well as for the conversion of angular data into a form which is readily acceptable to digital displays or computers.
The diagram below shows an SDC being used in a digitally controlled feedback loop.


## An SDC Being Used in a Digitally Controlled Feedback Loop

Such loops as shown in the diagram above require the high dynamic performance of the SDC1700 series converters. It should be noted that in this application, the SDC1700 series will replace conventional tachometers and phase sensitive detectors while at the same time provide digital position feedback.
Many synchro systems employ a two speed, geared arrangement utilizing one synchro for the fine shaft and one for the coarse. An example of this type is shown below. .


## Diagram Showing Coarse/Fine Synchro Processor System

In the above example, two tracking SDC's are being used to provide data for coarse/fine (two speed) data transmission systems.

The TSL1612 is a processor which combines the outputs of two SDC's to provide one output word of up to 19 bits in length.

The TSL1612 is available for any ratio between 2:1 and 36:1 and provides automatic compensation for misalignment of the coarse synchro relative to its shaft. It also corrects for any overlap between the digits of the coarse and fine shafts.

MEAN TIME BETWEEN FAILURES (M.T.B.F.)
The estimated mean time between failures is given as follows:

| SDC1700/2 | 174,000 Hours |
| :--- | :--- |
| SDC1704 | 167,000 Hours |

Further information relating to M.T.B.F. and to the quality control and test procedures employed by us can be obtained from the factory on request.

## TRANSFER FUNCTION

The transfer function of the SDC1700/2 and SDC1704, 400 Hz versions, is given below.
For the transfer functions of the other models or for a detailed analysis of those given here, please contact us.

SDC1700/2 400 Hz
$\frac{\theta_{0}}{\theta_{1}}=\frac{8.8 \times 10^{7}\left(1+6.8 \times 10^{-3} \mathrm{~s}\right)}{\mathrm{s}^{3}+8.04 \times 10^{2} \mathrm{~s}^{2}+6.1 \times 10^{5} \mathrm{~s}+8.8 \times 10^{7}}$
SDC1704 400Hz

$$
\frac{\theta_{0}}{\theta_{1}}=\frac{2.95 \times 10^{7}\left(1+8.2 \times 10^{-3} \mathrm{~s}\right)}{\mathrm{s}^{3}+8.05 \times 10^{2} \mathrm{~s}^{2}+1.95 \times 10^{5} \mathrm{~s}+2.95 \times 10^{7}}
$$

## CARD MOUNTING

All the converters can be mounted on an AC1755 mounting card. This card contains the latches described under the "Data Transfer" heading, which are necessary to transfer the data on to a computer bus system, and sockets for the converter.
The latches have a tri-state output to facilitate ease of use.
The AC1755 also contains facilities for the inclusion of input signal and reference scaling resistors as described under the heading "Resistive Scaling of Inputs".
The card uses a $22 / 220.156^{\prime \prime}$ pitch edge connector. The pin out is shown below. If it is not required to use the external latches, they can be jumpered on the board.

## AC1755 MOUNTING CARD

Dimensions shown in inches and ( mm ).


|  | EDGE CONNECTIONS AC1755 |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Edge Pin Number | Function | Edge Pin Letter | Function |
|  | 1 | R (Lo) | A | Tri-State Enable |
|  | 2 | R (Hi) | F | $+15 \mathrm{~V}$ |
|  | 3 | S3 | H | $+15 \mathrm{~V}$ |
|  | 4 | S2 | J | -15V |
|  | 5 | S1 | K | -15V |
|  | 6 | S4 | L. | GND |
|  | 8 | VEL | M | GND |
|  | 13 | BUSY | N | $+5 \mathrm{~V}$ |
|  | 15 | INHIBIT | P | +5V |
| $\cdot$ | 16 | BIT 14 | T | BIT 7 |
|  | 17 | BIT 13 | U | BIT 6 |
|  | 18 | BIT 12 | v | BIT 5 |
|  | 19 | BIT 11 | W | BIT 4 |
|  | 20 | BIT 10 | X | BIT 3 |
|  | 21 | BIT 9 | Y | BIT 2 |
|  | 22 | BIT 8 | z | BIT 1 |

NOTE: SDC1702 does not use pins 16, 17, 18 or 19. SDC1700 does not use pins 16 and 17.

## ORDERING INFORMATION

Parts should be ordered by the appropriate part number (i.e.,

SDC1700, SDC1702, SDC1704) followed by the appropriate XYZ option code.
If the unit is to be a Resolver to Digital Converter, the SDC should be replaced by RDC in the part number.
The XYZ options are as follows:
X signifies the operating temperature range and the options are:
$\mathrm{X}=5$ signifies 0 to $+70^{\circ} \mathrm{C}$ (commercial) temperature.
$\mathrm{X}=6$ signifies $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ (extended) temperature.
Y signifies the reference frequency and the options are:
$\mathrm{Y}=1$ signifies 400 Hz
$\mathrm{Y}=2$ signifies $60 \mathrm{~Hz}{ }^{*}$
$\mathrm{Y}=4$ signifies 2.6 kHz
Z signifies the input signal and reference voltages and whether the converter is an SDC or an RDC. The options are:
$Z=1$ signifies synchro, signal 11.8 V rms, reference 26 V rms
$Z=2$ signifies synchro, signal 90 V rms , reference 115 V rms
$\mathrm{Z}=3$ signifies resolver, signal 11.8 V rms , reference 11.8 V rms
$\mathrm{Z}=4$ signifies resolver, signal 26 V rms , reference 26 V rms
$\mathrm{Z}=8$ signifies resolver, signal 11.8 V rms, reference 26 V rms
Thus, for example, an SDC1704 with a commercial ( 0 to $+70^{\circ} \mathrm{C}$ ) operating range, using a $400 \mathrm{~Hz}, 26 \mathrm{~V}$ reference with an 11.8 V signal would be ordered as an SDC1704511.
For other than these options, consult the factory.

## CAUTIONS

Do not reverse the power supplies.
Do not connect signal and/or reference inputs to other than $\mathrm{S} 1, \mathrm{~S} 2, \mathrm{~S} 3, \mathrm{~S} 4, \mathrm{R}_{\mathrm{HI}}$ or $\mathrm{R}_{\mathrm{LO}}$.
Do not connect signals and/or references to a lower voltage rated converter. (Such as a 115 V Synchro into a 26 V Converter).

Misconnections as per the above will damage the units and void the warranty.

## OTHER PRODUCTS

The SDC1700/2/4 converters are just a few of the modules and instruments concerned with Synchro and Resolver conversion manufactured by us.
Other products are listed below and technical data is available. If you have any questions about our products, or require advice about the use of them for a particular application, please contact our Applications Engineering Department.

## TWO SPEED PROCESSORS

Which utilize the digital outputs of two SDCs in a 2 speed coarse/fine system to produce one combined digital word of up to 19 bits in length. The TSL1612 in particular is available for any ratio between 2:1 and 36:1.

## DIGITAL TO SYNCHRO CONVERTERS

Resolutions of between 10 and 14 bits are available.

## BCD OUTPUT SYNCHRO TO DIGITAL CONVERTERS

The SBCD1752 and SBCD1753 are converters with a BCD instead of a binary output based upon the SDC1700. They have outputs of $\pm 180.0$ degrees and 0 to 360.0 degrees respectively.

## * 50 Hz Operation

For 50 Hz operation, a 60 Hz converter can be used with no reduction in accuracy. Ultra-Low Profile ( 0.35 ") Three-State Latched Output S to D Converters

## FEATURES

Three-State Latclıed Output<br>Continuous Tracking Even During Data Transfer<br>Simple Data Transfer Facility<br>Low Profile 0.35" ( 8.9 mm )<br>Internal Transformers for $60 \mathrm{~Hz}, 400 \mathrm{~Hz}$ and 2.6 kHz References Signal and Reference Voltage Scaling with External Resistors<br>High Tracking Rates ( 50 revs/sec)<br>Lightweight 3.3 oz . ( 93 gms )<br>MIL Spec/Hi Rel Options Available

## APPLICATIONS

Servo Mechanisms
Retransmission Systems
Coordinate Conversion
Antenna Monitoring
Simulators
Industrial Controls
Artillery Fire Control Systems
Machine Tool Control Systems

## GENERAL DESCRIPTION

The SDC1725 and SDC1726 are modular, continuous tracking Synchro/Resolver to Digital Converters which employ a type 2 servo loop and contain three-state latches on the digital outputs.
The input signals can be either 3 wire synchro plus reference or 4 wire resolver plus reference depending on the option. The outputs will be presented in TTL compatible parallel natural binary, buffered by three-state latches.
The three-state output facility not only simplifies multiplexing of more than one device onto a single data bus but also enables the "INHIBIT" to be used without opening the internal converter loop.
Another outstanding feature of these converters is the use of precision Scott T and reference microtransformers. This has made it possible to include internal transformers, even on the 60 Hz options, and yet obtain a profile height lower than any other modular Synchro/Resolver to Digital Converter currently available.


MODELS AVAILABLE
The two Synchro/Resolver to Digital Converters described in this data sheet differ primarily in the areas of resolution and accuracy as follows:
Model SDC1725XYZ is a 12 -bit converter with an overall accuracy of $\pm 3.2$ arc-minutes $\pm 1 \mathrm{LSB}$ and a resolution of 5.3 arc-minutes.

Model SDC1726XYZ is a 10 -bit converter with an overall accuracy of $\pm 22$ arc-minutes and a resolution of 21 arc-minutes.
The XYZ code defines the option as follows: ( X ) signifies the operating temperature range, $(\mathrm{Y})$ signifies the reference frequency, $(Z)$ signifies the signal and reference voltage and whether it will accept synchro or resolver format.
More information about the option code is given under the heading of "Ordering Information".

## NOTE

No external transformers are required with these converters.

| Models | SDC1725 | SDC1726 |
| :---: | :---: | :---: |
| ACCURACY ${ }^{1}$ (max Error all Options) | $\pm 3.2$ arc-minutes $\pm 1$ LSB | $\pm 22$ arc-minutes |
| RESOLUTION | 12 Bits | 10 Bits |
| OUTPUT | 12-Bits Parallel Natural Binary | 10-Bits Parallel Natural Binary |
| SIGNAL AND REFERENCE FREQUENCY | $60 \mathrm{~Hz}, 400 \mathrm{~Hz}, 2.6 \mathrm{kHz}$ | * |
| SIGNAL VOLTAGE (Line to Line) <br> Low Level <br> High Level | $\begin{aligned} & 11.8 \mathrm{~V} \mathrm{rms} \\ & 90.0 \mathrm{~V} \mathrm{rms} \end{aligned}$ | * |
| SIGNAL IMPEDANCES <br> Low Level <br> High Level | $26 \mathrm{k} \Omega$ Resistive $200 \mathrm{k} \Omega$ Resistive | * |
| REFERENCE VOLTAGE <br> Low Level <br> High Level | 26 V rms (11.8V Signal) <br> 115 V rms (90.0V Signal) | * |
| REFERENCE IMPEDANCE <br> Low Level <br> High Level | $56 \mathrm{k} \Omega$ (26V Reference) <br> $270 \mathrm{k} \Omega$ (115V Reference) <br> (Impedance is Resistive) | * |
| TRANSFORMER ISOLATION | 500 V de | * |
| TRACKING RATE (Minimum) <br> 60 Hz Options 400 Hz Options <br> 2.6 kHz Options | 5 Revolutions Per Second 36 Revolutions Per Second 50 Revolutions Per Second | * |
| ACCELERATION Constant $\mathrm{K}_{\mathrm{a}}$ 60 Hz Options 400 Hz Options 2.6 kHz Options | $\begin{aligned} & 2000 / \mathrm{sec}^{2} \\ & 120,000 / \mathrm{sec}^{2} \\ & 600,000 / \mathrm{sec}^{2} \end{aligned}$ | * |
| ```STEP RESPONSE (179}\mp@subsup{}{}{\circ}\mathrm{ Step) (For 1LSB Error) 60Hz Options 400Hz Options 2.6kHz Options``` | $\begin{aligned} & 1.5 \mathrm{sec} \\ & 125 \mathrm{~ms} \\ & 50 \mathrm{~ms} \end{aligned}$ | * ${ }_{\text {* }}$ * |
| POWER LINES | $\begin{aligned} & +15 \mathrm{~V} @ 25 \mathrm{~mA} \\ & -15 \mathrm{~V} @ 25 \mathrm{~mA} \\ & +5 \mathrm{~V} @ 120 \mathrm{~mA} \end{aligned}$ | * |
| POWER DISSIPATION | 1.35 Watts | * |
| DATA LOGIC OUTPUTS ${ }^{2}$ <br> (TTL Compatible) | 6TTL Loads All Options | * |
| BUSY LOGIC OUTPUT LOADING ${ }^{2}$ | 2TTL Loads | * |
| BUSY LOGIC OUTPUT WIDTH ${ }^{2}$ | 330ns max, 200ns min | * |
| INHIBIT INPUT (TO INHIBIT) | Logic "0" 1 TTL Load | * |
| ENABLE INPUT (TO ENABLE) | Logic "0" 1 TTL Load | * |
| WARM UP TIME | 1 sec to Rated Accuracy | * |
| TEMPERATURE RANGE Operating Storage | $\begin{aligned} & 0 \text { to }+70^{\circ} \mathrm{C} \mathrm{Standard} \\ & -55^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C} \text { Extended } \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | * |
| DIMENSIONS | $\begin{aligned} & 3.125^{\prime \prime} \times 2.625^{\prime \prime} \times 0.35^{\prime \prime} \\ & (79.4 \times 66.7 \times 8.9 \mathrm{~mm}) \end{aligned}$ | * |
| WEIGHT | 3.3 ozs ( 93 gms ) | * |

- ${ }^{\text {S Specifications the same as for SDC1725. }}$

NOTES
${ }^{1}$ Specified over the appropriate operating temperature range and for: (a) $\pm 10 \%$ signal and reference amplitude variation; (b) $10 \%$ signal and reference harmonic distortion; (c) $\pm 5 \%$ power supply variation; and (d) $\pm 10 \%$
variation in reference frequency.
${ }^{2}$ Schottky logic loading rules apply.
Specifications subject to change without notice.

## THEORY OF OPERATION

If the unit is a Synchro to Digital Converter the 3 wire synchro output will be connected to S1, S2 and S3 on the module and the Scott T transformer pair will convert these signals into resolver format.

$$
\text { i.e., } \quad \begin{aligned}
\mathrm{V}_{1} & =\mathrm{E}_{\mathrm{O}} \operatorname{Sin} \omega t: \operatorname{Sin} \theta \\
\mathrm{V}_{2} & =\mathrm{K}_{\mathrm{O}} \operatorname{Sin} \omega t \operatorname{Cos} \theta
\end{aligned}
$$

Where $\theta$ is the angle of the synchro shaft.
If the unit is a Resolver to Digital Converter, the 4 wire resolver output will be connected to S1,S2,S3 and S4 on the module and the microtransformers will act purely as isolators.
To understand the conversion process, assume that the current word state of the up-down counter is $\phi$.
Then $V_{1}$ is multiplied by $\operatorname{Cos} \phi$ and $V_{2}$ is multiplied by $\operatorname{Sin} \phi$ to give:
$\mathrm{K}_{\mathrm{O}} \operatorname{Sin} \omega \mathrm{t} \operatorname{Sin} \theta \operatorname{Cos} \phi$
and
K $E_{O} \operatorname{Sin} \omega t \operatorname{Cos} \theta \operatorname{Sin} \phi$
These signals are subtracted by the error amplifier to give:
or

$$
\mathrm{K}_{\mathrm{O}} \operatorname{Sin} \omega t(\operatorname{Sin} \theta \operatorname{Cos} \phi-\operatorname{Cos} \theta \operatorname{Sin} \phi)
$$

$$
\mathrm{K} \mathrm{E}_{\mathrm{O}} \operatorname{Sin} \omega \mathrm{t} \operatorname{Sin}(\theta-\phi)
$$

A phase sensitive detector, integrator and voltage controlled oscillator (VCO) form a closed loop system which seeks to null $\operatorname{Sin}(\theta-\phi)$.
When this is accomplished, the word state of the up-down counter ( $\phi$ ) equals, within the rated accuracy of the converter, the synchro shaft angle $\theta$.
Assuming that the "INHIBIT" is at a logic high state, then the digital word $\phi$ will be strobed into the latches 150 ns after the up-down counter has been updated. If the three state "EN$\overline{\mathrm{ABLE}} "$ is at a logic low, then the digital output word will be presented to the output pins of the module.

## DATA TRANSFER

Data transfer from the SDC1725 and SDC1726 is very straightforward.
Consider the timing sequence shown in the timing diagram which assumes that the input to the converter is changing.
From this diagram, it can be seen that there are two ways to transfer data.
One method is to detect the state of the BUSY signal, which is high for 330 ns while the up-down counters and latches are settling, and transfer data when it is in a low state.
However, a much more satisfactory method is to use the "INHIBIT"'input. As can be seen from the functional diagram application of the "INHIBIT" prevents the two monostables being triggered and consequently the latches being updated. Therefore, it follows that data will always be valid from 330 ns after the INHIBIT has been taken to a logic low state. It can also be seen that this method of data transfer is valid regardless of when the INHIBIT is applied.
The three-state $\overline{\text { ENABLE }}$ can be used at any time in order to present the data in the latches to the output pins. A logic low on this pin will cause the data to be presented to the outputs.

Note that the operation of the internal converter loop cannot be affected in any way by the logic state present on the INHIBIT and ENABLE pins.


Timing Diagram

| Bit Number | Weight in Degrees |
| :---: | :---: |
| 1 | 180.0000 |
| 2 | 90.0000 |
| 3 | 45.0000 |
| 4 | 22.5000 |
| 5 | 11.2500 |
| 6 | 5.6250 |
| 7 | 2.8125 |
| 8 | 1.4063 |
| 9 | 0.7031 |
| 10 (LSB - SDC1726) | 0.3516 |
| 11 | 0.1758 |
| 12 (LSB - SDC1725) | 0.0879 |
| Bit Weight Tab/e |  |
|  |  |



## Functional Diagram SDC1725

## CONNECTING THE CONVERTER

The electrical connections to the converter are straightforward. The power lines, which must not be reversed, should be connected to the " +15 V ", " -15 V " and " +5 V " pins with the common connection to the ground pin "GND". It is suggested that a parallel combination of a $0.1 \mu \mathrm{~F}$ and a $6.8 \mu \mathrm{~F}$ capacitor is placed in each of the three positions from " +15 V " to "GND", from " -15 V " to "GND" and from " +5 V " to "GND".
The digital output is taken from pins:
" 1 " through to " 10 " for the SDC1726
" 1 " through to " 12 " for the SDC1725
Pin " 1 " represents the MSB in each case.

The reference connections are made to " $\mathrm{R}_{\mathrm{HI}}$ " and " $\mathrm{R}_{\mathrm{LO}}$ ".
In the case of a Synchro the signals are connected to " S 1 ", "S2" and "S3" according to the following convention:

$$
\begin{aligned}
& \mathbf{E}_{\mathrm{S} 1-\mathrm{S} 3}=\mathrm{E}_{\mathrm{RLO}}-\mathrm{RHI} \operatorname{Sin} \omega t \operatorname{Sin} \theta \\
& \mathrm{E}_{\mathbf{S} 3}-\mathrm{S}_{2}=\mathrm{E}_{\mathrm{RLO}}-\mathrm{RHI}^{\operatorname{Sin} \omega t \operatorname{Sin}\left(\theta+120^{\circ}\right)} \\
& \mathbf{E}_{\mathrm{S} 2-\mathrm{S} 1}=\mathrm{E}_{\mathrm{RLO}}-\mathrm{RHI}^{\operatorname{Sin} \omega t \operatorname{Sin}\left(\theta+240^{\circ}\right)}
\end{aligned}
$$

For a resolver, the signals are connected to "S1", "S2", "S3" and " 54 "' according to the following convention:

$$
\begin{aligned}
& E_{S 1-S 3}=E_{R L O}-R_{H I} \operatorname{Sin} \omega t \operatorname{Sin} \theta \\
& E_{S 2}-S_{4}=E_{R H I}-R_{L O} \operatorname{Sin} \omega t \operatorname{Cos} \theta
\end{aligned}
$$

The "BUSY", "INHIBIT" and "ENABLE" pins should be connected as described under the heading "Data Transfer".

## RESISTIVE SCALING OF INPUTS

A feature of this range of converters is that the signal and reference inputs can be resistively scaled to accommodate any range of input signal and reference voltages.
This means that a standard converter can be used with a personality card in systems where a wide range of input and reference voltages are encountered.
To calculate the values of the external scaling resistors in the case of a Synchro Converter, add $1.11 \mathrm{k} \Omega$ per extra volt of signal in series with " S 1 ", " S 2 " and " S 3 ", and $2.2 \mathrm{k} \Omega$ per extra volt of reference in series with " $\mathrm{R}_{\mathrm{HI}}$ ".
In the case of a Resolver to Digital Converter, add $2.22 \mathrm{k} \Omega$ in series with " S 1 " and " S 2 " per extra volt of signal and $2.2 \mathrm{k} \Omega$ per extra volt of reference in series with " $\mathrm{R}_{\mathrm{HI}}$ ".
For example, assume that we have an 11.8 V line to line, 26 V reference Synchro Converter, and we wish to use it with a 60 V line to line signal with a 115 V reference.
In each signal input line, the extra voltage capability required is:

$$
60-11.8=48.2 \mathrm{~V}
$$

Therefore each one of the three resistors needs to have a value of:
$48.2 \times 1.11=53.5 \mathrm{k} \Omega$
Similarly the single resistor needed in series with " $\mathrm{R}_{\mathrm{HI}}$ " can be calculated as being $195.8 \mathrm{k} \Omega$.

The inputs of the converter can therefore be scaled as in the diagram below.

## USING THE CONVERTERS WITH OTHER THAN THE SPECIFIED REFERENCE FREQUENCY

A 60 Hz converter can be used from 50 Hz to 400 Hz , and a 400 Hz converter can be used from 400 Hz up to 2.6 kHz , but they will have the dynamic characteristics specified for the unit concerned.


NOTE
IN THE CASE OF THE SIGNAL RESISTORS THE RATIO ERRORS BETWEEN THE RESISTANCES IS resistance values.
IN GENERAL A 1\% RATIO ERROR WILL GIVE RISE TO AN EXTRA INACCURACY OF 17 ARC.MINUTES WHILE A RATIO ERROR OF $0.1 \%$ WILL GIVE RISE TO AN EXTRA INACCURACY OF 1.7 ARC MINUTES the absolute value of $\mathrm{R}_{\mathrm{F}}$ IS NOT CRITICAL

OUTLINE DIMENSIONS AND PIN CONNECTION DIAGRAM
Dimensions shown in inches and ( mm ).


MATING SOCKET: CAMBION 450-3388-01-03

## ORDERING INFORMATION

When ordering, the converter part numbers should be suffixed by an option code in order to fully define them. All the standard options and their option codes are shown below. For options not shown, please consult the factory.

| Part Number | Resolution | Operating Temp. Range L to L Voltage/Format | Ref. Voltage | Ref. Freq. |  |
| :--- | :---: | :---: | :--- | :---: | :---: |
| SDC1725511 | 12 Bits | 0 to $+70^{\circ} \mathrm{C}$ | 11.8 V Synchro | 26 Volts | 400 Hz |
| SDC1725611 | 12 Bits | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 11.8 V Synchro | 26 Volts | 400 Hz |
| SDC1725512 | 12 Bits | 0 to $+70^{\circ} \mathrm{C}$ | 90.0 V Synchro | 115 Volts | 400 Hz |
| SDC1725612 | 12 Bits | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 90.0 V Synchro | 115 Volts | 400 Hz |
| RDC1725518 | 12 Bits | 0 to $+70^{\circ} \mathrm{C}$ | 11.8 V Resolver | 26 Volts | 400 Hz |
| RDC1725618 | 12 Bits | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 11.8 V Resolver | 26 Volts | 400 Hz |
| SDC1725522 | 12 Bits | 0 to $+70^{\circ} \mathrm{C}$ | 90.0 V Synchro | 115 Volts | 60 Hz |
| SDC1725622 | 12 Bits | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 90.0 V Synchro | 115 Volts | 60 Hz |
| SDC1725541 | 12 Bits | 0 to $+70^{\circ} \mathrm{C}$ | 11.8 V Synchro | 26 Volts | 2.6 kHz |
| SDC1725641 | 12 Bits | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 11.8 V Synchro | 26 Volts | 2.6 kHz |
| RDC1725548 | 12 Bits | 0 to $+70^{\circ} \mathrm{C}$ | 11.8 V Resolver | 26 Volts | 2.6 kHz |
| RDC1725648 | 12 Bits | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 11.8 V Resolver | 26 Volts | 2.6 kHz |

## NOTE

For 10-bit resolution, substitute 1726 in place of 1725 in the part number above.

FEATURES
High Accuracy ( $\pm 19.8$ arc-seconds Over Full Temperature Range)
High Resolution (18 Bits)
Compatible with Most Synchro and Resolver Transmitters
Industry Standard Pin-Out
DC Output Voltage Proportional to Angular Velocity Internal Transformers
Mil Spec/High Rel Versions Available
Meets MIL-STD-202E Requirements
Design Incorporates Reference Synthesizer which Eliminates Errors Due to Signal to Reference Phase Shift

## APPLICATIONS

Very high accuracy angular measurement systems. For example gun sights, stabilized platforms and fire control systems.

## GENERAL DESCRIPTION

The SDC1727 and RDC1727 are very high accuracy, high resolution synchro and resolver to digital converters. They work on a type 2 tracking principle which ensures that nonstale data with zero velocity lag error is available for input rotational velocities of up to $720^{\circ} / \mathrm{sec}$.

They are intended for use with high accuracy synchros and resolvers in order to provide an alternative to two speed (coarse/fine) synchro and resolver systems. The SDC1727 or RDC1727 in conjunction with a high accuracy synchro or resolver provides an angular measurement system which can often be comparable in accuracy and has none of the wear problems associated with coarse/fine mechanical gearing.
The converters are compatible with most resolver and synchro transmitters operating on either 400 Hz or 1000 Hz reference systems.

All of the converters are internally transformer isolated on both the signal and reference inputs and an output is available which provides a dc voltage proportional to velocity.
The pin-out configuration of the converters is such that it is compatible with other synchro and resolver to digital converters apart from the addition of the extra pins for the increased resolution.


An outstanding feature of the converters is that due to the unique ratiometric technique employed in the design, they have a very low variation in accuracy with temperature, changes in power supply levels, reference and signal voltages and the reference frequency (see note 1 on Specifications page).
The converter design incorporates a reference synthesizer circuit which eliminates errors due to phase shifts of up to $45^{\circ}$ between the signal and reference waveforms at tracking rates of up to $720^{\circ} / \mathrm{sec}$.

## MODELS AVAILABLE

The SDC1727XYZ is available for synchro inputs and the RDC1727XYZ is available for resolver inputs.
The XYZ code defines the option thus:
X specifies the operating temperature range, i.e., Commercial ( 0 to $+70^{\circ} \mathrm{C}$ ) or extended $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+105^{\circ} \mathrm{C}\right)$.
Y specifies the reference frequency.
Z specifies the signal and reference input voltages.
See "Ordering Information."

| Model | SDC/RDC1727 |
| :---: | :---: |
| ACCURACY ${ }^{1}$ | $\pm 19.8$ arc-seconds max |
| RESOLUTION | 18 Bits ( $1 \mathrm{LSB}=4.94$ arc-seconds) |
| OUTPUT | 18 Bits, Parallel Natural Binary with MSB $=180^{\circ}$ |
| SIGNAL AND REFERENCE FREQUENCY | 400 Hz or 1000 Hz |
| SIGNAL VOLTAGE | $11.8 \mathrm{~V}, 26 \mathrm{~V}$ or 90 V rms |
| SIGNAL INPUT IMPEDANCE |  |
| 11.8V Signal | $26 \mathrm{k} \Omega$ |
| 26 V Signal | $58 \mathrm{k} \Omega$ |
| 90V Signal | $200 \mathrm{k} \Omega$ |
| REFERENCE VOLTAGE | $11.8 \mathrm{~V}, 26 \mathrm{~V}$ or 115 V rms |
| REFERENCE INPUT IMPEDANCE |  |
| 11.8V Reference | $27 \mathrm{k} \Omega$ |
| 26V Reference | $56 \mathrm{k} \Omega$ |
| 115V Reference | $270 \mathrm{k} \Omega$ |
| SIGNAL TO REFERENCE PHASE SHIFT | $\pm 45^{\circ}$ Degrees Gives No Additional Error up to $720^{\circ} / \mathrm{sec}$ |
| TRANSFORMER ISOLATION | 500 V dc |
| TRACKING RATE | $720^{\circ} / \mathrm{sec}$ max |
| ACCELERATION CONSTANT ( $\mathrm{K}_{\mathrm{a}}$ ) |  |
| 400 Hz Options | 10,000/ $\mathrm{sec}^{2}$ |
| 1000 Hz Options | 23,000/sec ${ }^{2}$ |
| STEP RESPONSE FOR $179{ }^{\circ}$ STEP INPUT | 600 ms for 1LSB (4.94 arc-seconds) Additional Error |
| POWER LINES |  |
|  | +15V @ 60mA max |
|  | -15 V @ 60mA max |
|  | +5V @ 240 mA max |
| POWER DISSIPATION | 3 Watts max |
| DATA LOGIC OUTPUT DRIVE ${ }^{2}$ | 2TTL Load max |
| BUSY LOGIC OUTPUT DRIVE | 1TTL Load max |
| BUSY OUTPUT PULSE WIDTH | $0.5 \mu \mathrm{~s}$ max ${ }^{\prime}$ |
| INHIBIT INPUT (To Inhibit) | Logic "Lo" |
| INHIBIT INPUT LOADING | 1TTL Load max |
|  |  |
| Operating | $\begin{aligned} & 0 \text { to }+70^{\circ} \mathrm{C}(\text { Commercial }) \\ & -55^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C} \text { (Extended } \end{aligned}$ |
| Storage | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| DIMENSIONS | $\begin{aligned} & 3.5^{\prime \prime} \times 2.5^{\prime \prime} \times 0.875^{\prime \prime} \\ & (63.5 \times 88.9 \times 22.2 \mathrm{~mm}) \end{aligned}$ |
| WEIGHT | 7 ozs ( 200 grams ) |
| NOTES: |  |
| ${ }^{1}$ The accuracy is specified over the following: (a) $\pm 10 \%$ signal and reference amplitude variation (b) $10 \%$ signal and reference harmonic distortion (c) $\pm 5 \%$ power supply variation (d) $\pm 10 \%$ reference frequency variation (e) signal to reference waveform phase shifts of up to $45^{\circ}$ (f) tracking rates of up to $720^{\circ} / \mathrm{sec}$. |  |
| ${ }^{2}$ The outputs are from Low power Schottky counters and should be buffered for distances greater than 6 ". |  |
| Specifications subject to change without notice. |  |

## THEORY OF OPERATION

If the unit is a synchro to digital converter, then the 3 wire synchro output will be connected to S1, S2 and S3 on the module and a Scott T transformer pair will convert these signals into resolver format:

$$
\begin{array}{ll}
\text { i.e., } & \mathrm{V}_{1}=\mathrm{K} \mathrm{E}_{\mathrm{O}} \operatorname{Sin} \omega \mathrm{~S} \operatorname{Sin} \theta \\
\text { and } & \mathrm{V}_{2}=\mathrm{K}_{\mathrm{O}} \operatorname{Sin} \omega \mathrm{C} \operatorname{Cos} \theta
\end{array}
$$

where $\theta$ is the angle of the synchro shaft.
If the unit is a resolver to digital converter, then the 4 wire resolver output will be connected to S1, S2, S3 and S4 on the module and the signal input transformers will act purely in an isolation mode.

To understand the conversion process, assume that the current word state of the up-down counter is $\phi$.
V1 is multiplied by $\operatorname{Cos} \phi$ and V2 is multiplied by $\operatorname{Sin} \phi$ to give:
and $\quad \mathrm{K} \mathrm{E}_{\mathbf{O}} \operatorname{Sin} \omega t \operatorname{Cos} \theta \operatorname{Sin} \phi$
These signals are subtracted by the error amplifier to give:

$$
\mathrm{K}_{\mathrm{O}} \operatorname{Sin} \omega \mathrm{t}(\operatorname{Sin} \theta \operatorname{Cos} \phi-\operatorname{Cos} \theta \operatorname{Sin} \phi)
$$

or $\quad K \mathrm{E}_{\mathbf{O}} \operatorname{Sin} \omega \mathrm{t}(\operatorname{Sin}(\theta-\phi))$
The reference is fed via input transformers and a reference synthesizer into a phase sensitive detector and the above error signal is demodulated to give $\operatorname{Sin}(\theta-\phi)$.

An integrator, a Voltage Controlled Oscillator (VCO) and the up-down counter then form a closed loop system which seeks to null $\operatorname{Sin}(\theta-\phi)$.

When this is accomplished, the word state of the up-down counter ( $\phi$ ) equals, within the rated accuracy of the converter, the shaft angle $\theta$.


Functional Diagram of the SDC/RDC1727 Converter

## CONNECTING THE CONVERTER

The electrical connections to the converter are straightforward. The power lines, which must not be reversed, are $\pm 15 \mathrm{~V}$ and 5 V . They must be connected to the " $\pm 15 \mathrm{~V}$ " and " 5 V " pins with the common connection to the ground pin GND.

It is suggested that $0.1 \mu \mathrm{~F}$ and $6.8 \mu \mathrm{~F}$ capacitors be placed in parallel from +15 V to GND, from -15 V to GND and from +5 V to GND.

The digital output is taken from pins 1 through 18 where pin 1 represents the Most Significant Bit (MSB) and pin 18 the Least Significant Bit (LSB).
It is important that buffers should be used on the digital output if it is required to drive distances of greater than six inches. This is because the output is taken directly from the up-down counter which is Low Power Schottky.
The reference connections are made to pins $\mathrm{R}_{\mathrm{HI}}$ and $\mathrm{R}_{\mathrm{LO}}$.
In the case of a Synchro, the signals are connected to " S 1 ", "S2" and "S3" according to the following convention:

$$
\begin{aligned}
& \mathrm{E}_{\mathrm{S} 1-\mathrm{S} 3}=\mathrm{E}_{\mathrm{RLO}}-\mathrm{RHI} \operatorname{Sin} \omega t \operatorname{Sin} \theta \\
& \mathrm{E}_{\mathrm{S} 3}-\mathrm{S} 2=\mathrm{E}_{\mathrm{RLO}}-\mathrm{RHI} \operatorname{Sin} \omega \mathrm{~S} \operatorname{Sin}\left(\theta+120^{\circ}\right) \\
& \mathrm{E}_{\mathrm{S} 2}-\mathrm{S} 1=\mathrm{E}_{\mathrm{RLO}}-\mathrm{RHI} \operatorname{Sin} \omega t \operatorname{Sin}\left(\theta+240^{\circ}\right)
\end{aligned}
$$

For a resolver, the signals are connected to " S 1 ", " S 2 ", "S3" and "S4" according to the following convention:

$$
\begin{aligned}
& E_{S 1}-S_{3}=E_{R L O}-R_{H I} \operatorname{Sin} \omega t \operatorname{Sin} \theta \\
& E_{S 2}-S 4=E_{R H I}-\text { RLO } \operatorname{Sin} \omega t \operatorname{Cos} \theta
\end{aligned}
$$

The analog voltage representing velocity is available between "VEL" and "GND".
The "BUSY" and "INHIBIT" pin (if used), should be connected as described under the heading "Data Transfer".

## OUTLINE DIMENSIONS AND PIN CONNECTION DIAGRAM

## Dimensions are shown in inches and (mm).



## DATA TRANSFER

The readiness of the converters for data transfer is indicated by the state of the BUSY pin.
The voltage appearing on the BUSY pin consists of a train of pulses, at TTL levels, of width 0.5 microseconds (see Specifications table). The converter is busy when the BUSY pin is at a TTL "High" level. These pulses correspond to those delivered by the VCO to increment or decrement the up-down counter (see schematic diagram). Thus the pulses will occur for increasing and decreasing counts.
The most suitable time for transferring data is when the BUSY is at a logic "Lo" state, and the time allowable for data transfer will depend on the input rotational speed. I.E., at $720^{\circ} / \mathrm{sec}(2 \mathrm{RPS}), 2 \times 262144$ BUSY pulses will occur per second. ( $262144=2^{18}$.) Note that data is solid coincident with the high to low transition of BUSY.


## Data Transfer Diagram

Taking the INHIBIT to a logic "Lo" state prevents the VCO (BUSY) pulses from updating the up-down counter. However, if applied during a BUSY pulse, the INHIBIT will not become effective until the end of the BUSY pulse.
The best method of transferring the data is by applying the INHIBIT (taking it to a logic "Lo" state), waiting for at least the width of a BUSY pulse, transferring the data and releasing the INHIBIT.
Note that sustained application of the INHIBIT opens the internal control loop and the converter may take on appreciable time to recover to full accuracy when the loop is restored.

## TRANSFER FUNCTION

400 Hz Options
$\frac{\theta_{0}}{\theta_{1}}=\frac{6.21 \times 10^{6}\left(1+1.80 \times 10^{-2} s\right)}{s^{3}+6.10 \times 10^{2} \mathrm{~s}^{2}+1.12 \times 10^{5} \mathrm{~s}+6.21 \times 10^{6}}$
1000 Hz Options

$$
\frac{\theta_{0}}{\theta_{1}}=\frac{2.11 \times 10^{7}\left(1+1.2 \times 10^{-2} \mathrm{~s}\right)}{\mathrm{s}^{3}+9.17 \times 10^{2} \mathrm{~s}^{2}+2.53 \times 10^{5} \mathrm{~s}+2.11 \times 10^{7}}
$$

## VELOCITY PIN

This pin provides a voltage output which is proportional to the angular velocity of the input. The voltage goes negative for an increasing digital angle and goes positive for a decreasing digital angle.
The characteristics of the velocity pin output are given in the table below.

| Scaling of Output Voltage <br> for One Fifth max Velocity | 2 Volts (Nominal) |
| :--- | :--- | | Output Voltage Temp. Coeff. | $0.05 \% /{ }^{\circ} \mathrm{C}$ of Output |
| :--- | :--- |
| Output Voltage Drift | 0 to $+70^{\circ} \mathrm{C}$ Options <br> $\pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
|  | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C} \mathrm{Options}$ <br> $\pm 100 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
| Linearity: | $0^{\circ} / \mathrm{sec}$ to $\pm 60^{\circ} / \mathrm{sec} 2 \%$ |
| Offset: | 5 mV max |
| Noise: (0 to. 20Hz) | @ $60^{\circ} / \mathrm{sec}$ <br> 2 mV rms |
| Impedance (Output) | $1 \Omega$ |
| Max Current Available | 1 mA |

The velocity voltage can be used in closed loop servo systems for stabilization instead of a tachometer.

## BIT WEIGHT TABLE

| Bit Number | Weight <br> in Degrees | Bit Number | Weight <br> in Degrees |
| :---: | ---: | :--- | :---: |
| 1 (MSB) | 180.00000 | 10 | 0.35156 |
| 2 | 90.00000 | 11 | 0.17578 |
| 3 | 45.00000 | 12 | 0.08789 |
| 4 | 22.50000 | 13 | 0.04395 |
| 5 | 11.25000 | 14 | 0.02197 |
| 6 | 5.62500 | 15 | 0.01099 |
| 7 | 2.81250 | 16 | 0.00549 |
| 8 | 1.40625 | 17 | 0.00275 |
| 9 | 0.70313 | $18($ LSB $)$ | 0.00137 |

## OTHER PRODUCTS

The SDC/RDC1727 is just one of the modules and instruments concerned with Synchro and Resolver conversion manufactured by us. Full technical data and applications literature is available for all products. If you have any questions about our products or require advice about the use of them for a particular application, please contact our Applications Engineering Department.

ORDERING INFORMATION
When ordering please use the XYZ option code as defined below to fully specify the part number.


## FEATURES

Internal Isolating Transformers
14-Bit or 12-Bit Resolution
Three Accuracy Options
Three-State Latched Output
Continuous Tracking - Even During Data Transfer
Simple Data Transfer
Laser Trimmed - No External Adjustments
MIL Spec/Hi Rel Options Available
Hermetically Sealed
APPLICATIONS
Avionic Systems
Servo Mechanisms
Coordinate Conversion
Axis Transformation
Antenna Monitoring
Artillery Fire Control Systems
Engine Controllers

## GENERAL DESCRIPTION

The SDC1740, SDC1741 and SDC1742 are hybrid, continuous tracking synchro or resolver to digital converters which employ a type 2 servo loop and contain three-state latches on the digital outputs.
The input signals can either be 3 wire synchro plus reference or 4 wire resolver format plus reference depending on the option; and the outputs are presented in TTL compatible parallel natural binary buffered by three-state latches.
The three state output facility, which has separate ENABLE inputs for the most significant 8 bits and the least significant 4 bits (or 6 bits in the case of the SDC1740), not only simplifies multiplexing of more than one device onto a single data bus, but also enables the INHIBIT to be used without opening the internal converter loop.
An outstanding feature of these converters is that althougb the profile beight is only 0.28 inches ( 7.1 mm ) they contain internal transformers which provide for true isolation on the signal and reference inputs.
The converters are hermetically sealed in a metal 32 -pin dual in line package.
To ensure a level of reliability consistent with the performance, each converter receives a stringent pre-cap visual inspection, high temperature storage and temperature cycling, fine and gross leak testing, acceleration testing and operating burn-in.
The converters are also available processed in accordance with MIL-STD-883, Method 5008, Class B.


## MODELS AVAILABLE

The three synchro/resolver to digital converters described in this data sheet differ primarily in the areas of resolution, accuracy and dynamic performance as follows:
Model SDC1740XYZ is a 14 -bit converter with an overall accuracy of $\pm 4$ arc-minutes and a resolution of 1.3 arcminutes.
Model SDC1741XYZ is a 12 -bit converter with an accuracy of $\pm 15.3$ arc-minutes and a resolution of 5.3 arc-minutes.
Model SDC1742XYZ is a 12 -bit converter with an accuracy of $\pm 8.5$ arc-minutes and a resolution of 5.3 arc-minutes.
The $X Y Z$ code defines the option as follows: ( $X$ ) signifies the operating temperature range, $(\mathrm{Y})$ signifies the reference frequency, $(Z)$ signifies the signal and reference voltage and whether it will accept synchro or resolver format.
More information about the option code is given under the heading of "Ordering Information".

## THEORY OF OPERATION

If the unit is a Synchro to Digital Converter the 3 wire synchro output will be connected to S1, S2 and S3 on the unit and the Scott T transformer pair will convert these signals into resolver format.

$$
\text { i.e., } \begin{aligned}
\mathrm{V}_{1} & =\mathrm{K} \mathrm{E}_{O} \operatorname{Sin} \omega t \operatorname{Sin} \theta \\
\mathrm{~V}_{2} & =\mathrm{E}_{\mathrm{O}} \operatorname{Sin} \omega t \operatorname{Cos} \theta
\end{aligned}
$$

Where $\theta$ is the angle of the synchro shaft.
(typical @ $+25^{\circ} \mathrm{C}$ unless otherwise specified)

| Models | SDC/RDC1742 | SDC/RDC1741 | SDC/RDC1740 |
| :---: | :---: | :---: | :---: |
| ACCURACY ${ }^{1}$ <br> (Max Error on all Options) | $\pm 8.5$ arc-minutes | $\pm 15.3$ arc-minutes | $\pm 4$ arc-minutes |
| RESOLUTION | 12 Bits (1 LSB $=5.3$ arc-minutes) | * | 14 Bits ( $1 \mathrm{LSB}=1.3$ arc-minutes) |
| OUTPUT | 12 Bits Parallel Natural Binary | * | 14 Bits Parallel Natural Binary |
| SIGNAL AND REFERENCE FREQUENCY | 400 Hz or 2.6 kHz | * | * |
| SIGNAL VOLTAGE (Line to Line) | $90 \mathrm{~V}, 26 \mathrm{~V}$ or 11.8 V rms | * | * |
| SIGNAL IMPEDANCE <br> 90 Volt Signal <br> 26 V Signal <br> 11.8 V Volt Signal | $200 \mathrm{k} \Omega$ (Resistive) <br> $57.7 \mathrm{k} \Omega$ (Resistive) <br> $26 \mathrm{k} \Omega$ (Resistive) |  |  |
| REFERENCE VOLTAGE | $115 \mathrm{~V}, 26 \mathrm{~V}$ or 11.8 V rms | * | * |
| REFERENCE IMPEDANCE <br> 115 Volt Reference <br> 26 Volt Reference <br> 11.8 Volt Reference | $120 \mathrm{k} \Omega$ (Resistive) <br> $27 \mathrm{k} \Omega$ (Resistive) <br> $12.3 \mathrm{k} \Omega$ (Resistive) |  |  |
| TRANSFORMER ISOLATION | 350 V dc | * | * |
| TRACKING RATE (Minimum) | 18 Revolutions Per Second | * | 12 Revolutions Per Second |
| ACCELERATION Constant $\mathrm{K}_{\mathrm{a}}$ | $66,000 / \mathrm{sec}^{2}$ | * | $36,000 / \mathrm{sec}^{2}$ |
| STEP RESPONSE ( $179^{\circ}$ Step for Settling to 1 LSB of Error) | 150 ms | * | * |
| $\begin{aligned} & \text { POWER LINES } \\ & +15 \mathrm{~V} \\ & -15 \mathrm{~V} \\ & +5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 19 \mathrm{~mA} \text { (typ) } 23 \mathrm{~mA}(\max ) \\ & 19 \mathrm{~mA}(\text { typ) } 23 \mathrm{~mA}(\max ) \\ & 45 \mathrm{~mA}(\text { typ }) 110 \mathrm{~mA}(\max ) \end{aligned}$ |  | 23 mA (typ) 30 mA (max) <br> 23 mA (typ) 30 mA (max) <br> 150 mA (typ) 180 mA (max) |
| POWER DISSIPATION | 0.8 Watts (typ) 1.3 Watts (max) | * | 1.44 Watts (typ) 1.8 Watts (max) |
| DATA LOGIC OUTPUTS ${ }^{2}$ | 6TTL Loads | * | * |
| BUSY LOGIC OUTPUT LOADING ${ }^{2}$. | 2TTL Loads | * | * |
| BUSY LOGIC OUTPUT WIDTH | $3 \mu \mathrm{~s}$ (max) | * | * |
| INHIBIT INPUT (TO INHIBIT) | Logic "0" 1TTL Load | * | * |
| ENABLE INPUTS (TO ENABLE) ${ }^{3}$ | Logic "0" 1TTL Load | * | * |
| TEMPERATURE RANGE Operating Storage | $\begin{aligned} & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \end{aligned}$ | * | * |
| DIMENSIONS | $\begin{aligned} & 1.74^{\prime \prime} \times 1.14^{\prime \prime} \times 0.28^{\prime \prime} \\ & (44.2 \times 28.9 \times 7.1 \mathrm{~mm}) \end{aligned}$ | * | * |
| WEIGHT | 0.8 ozs (23 G) | * | * |

*Specifications the same as for SDC/RDC1742.

## NOTES

${ }^{1}$ Specified over the appropriate operating temperature range and for: (a) $\pm 10 \%$ signal and reference amplitude variation; (b) $10 \%$ signal and reference harmonic distortion; (c) $\pm 5 \%$ power supply variation; and (d) $\pm 10 \%$ variation in reference frequency.
${ }^{2}$ Schottky logic loading rules apply.
${ }^{3}$ ENABLE $M$ enable most significant 8 bits.
ENABLE Lenable least significant 4 bits (or 6 bits for the SDC/RDC1740).
Specifications subject to change without notice.

If the unit is a Resolver to Digital Converter, the 4 wire resolver output will be connected to S1, S2, S3 and S4 on the unit and the transformers will act purely as isolators.

To understand the conversion process, assume that the current word state of the up-down counter is $\phi$.
Then $\mathrm{V}_{1}$ is multiplied by $\operatorname{Cos} \phi$ and $\mathrm{V}_{2}$ is multiplied by $\operatorname{Sin} \phi$ to give:

## $K E_{o} \operatorname{Sin} \omega t \operatorname{Sin} \theta \operatorname{Cos} \phi$

and

$$
\mathrm{K}_{\mathrm{O}} \operatorname{Sin} \omega \mathrm{~L} \operatorname{Cos} \theta \operatorname{Sin} \phi
$$

These signals are subtracted by the error amplifier to give:

$$
\text { K E } E_{O} \operatorname{Sin} \omega t(\operatorname{Sin} \theta \operatorname{Cos} \phi-\operatorname{Cos} \theta \operatorname{Sin} \phi)
$$

or
$K \mathrm{E}_{\mathrm{O}} \operatorname{Sin} \omega \mathrm{t} \operatorname{Sin}(\theta-\phi)$
A phase sensitive detector, integrator and voltage controlled oscillator (VCO) form a closed loop system which seeks to null $\operatorname{Sin}(\theta-\phi)$.
When this is accomplished, the word state of the up-down counter ( $\phi$ ) equals, within the rated accuracy of the converter, the synchro shaft angle $\theta$.
Assuming that the "INEIBIT" is at a logic high state, then the digital word $\phi$ will be strobed into the latches $1 \mu \mathrm{~s}$ after the updown counter has been updated. If the three state "ENABLE" is at a logic low, then the digital output word will be presented to the output pins of the unit.


Functional Diagram of the SDC/RDC1740, SDC/RDC1741 and the SDC/RDC1742

## DATA TRANSFER

Data transfer from the converters is straightforward.
Consider the timing sequence shown in the timing diagram which assumes that the input to the converter is changing.
From this diagram, it can be seen that there are two ways to transfer data.

One method is to detect the state of the BUSY signal, which is high for up to 2.0 microseconds (typical) while the updown counters and latches are settling, and transfer data when it is in a low state.
An alternative method is to use the "INHIBIT" input. As can be seen from the functional diagram, application of the "INHIBIT" prevents the two monostables being triggered and consequently the latches being updated. Therefore, it follows that data will always be valid after $3 \mu \mathrm{~s}$ has elapsed from the application of the INHIBIT (i.e. taken to logic low). It can also
be seen that this method of data transfer is valid regardless of when the INHIBIT is applied.

The three-state ENABLE can be used at any time in order to present the data in the latches to the output pins. $\overline{\text { ENABLE } M}$ enables the most significant 8 bits while ENABLE L enables the least significant 4 bits ( 6 bits in the SDC/RDC1740).

Note that the operation of the internal converter loop cannot be affected in any way by the logic state present on the INHIBIT and ENABLE pins.


## CONNECTING THE CONVERTER

The electrical connections to the converter are straightforward. The power lines, which must not be reversed, should be connected to the " +15 V ", " -15 V " and " +5 V " pins with the common connection to the ground pin "GND". It is suggested that a parallel combination of a $0.1 \mu \mathrm{~F}$ and a $6.8 \mu \mathrm{~F}$ capacitor is placed in each of the three positions from " +15 V " to "GND", from " -15 V " to "GND" and from " +5 V " to "GND".
The pin marked "case" is connected electrically to the case and should be taken to a convenient zero volt potential in the system.

The digital output is taken from Pin " 1 " through to " 12 " for the SDC/RDC1742 and SDC/RDC1741 and " 1 " through to " 14 " for the SDC/RDC1740, where Pin " 1 " is the MSB.

The reference connections are made to " $\mathrm{R}_{\mathrm{HI}}$ " and " $\mathrm{R}_{\mathrm{LO}}$ ". In the case of a Synchro, the signals are connected to "S1", " S 2 " and " S 3 " according to the following convention:

$$
\begin{aligned}
& \mathbf{E}_{\mathbf{S} 1-\mathrm{S} 3}=\mathrm{E}_{\mathrm{RLO}}-\mathrm{RHI} \operatorname{Sin} \omega \mathrm{t} \operatorname{Sin} \theta \\
& \mathrm{E}_{\mathbf{S} 3-\mathbf{S} 2}=\mathrm{E}_{\mathrm{RLO}}-\mathrm{RHI} \operatorname{Sin} \omega \mathrm{t} \operatorname{Sin}\left(\theta+120^{\circ}\right) \\
& \mathrm{E}_{\mathbf{S} 2-\mathrm{S} 1}=\mathrm{E}_{\mathrm{RLO}}-\mathrm{RHI} \operatorname{Sin} \omega \mathrm{t} \operatorname{Sin}\left(\theta+240^{\circ}\right)
\end{aligned}
$$

For a resolver, the signals are connected to " S 1 ", " S 2 ", " S 3 " and "S4" according to the following convention:

$$
\begin{aligned}
& E_{S 1}-S_{3}=E_{R L O}-R_{H I I} \operatorname{Sin} \omega t \operatorname{Sin} \theta \\
& E_{S 2}-S_{4}=E_{R H I}-R_{L O} \operatorname{Sin} \omega t \operatorname{Cos} \theta
\end{aligned}
$$

## OUTLINE DIMENSIONS PACKAGING SPECIFICATIONS <br> Dimensions shown in inches and (mm).

The "BUSY", "INHIBIT" and "ENABLE" pins should be connected as described under the heading "Data Transfer".

## RESISTIVE SCALING OF INPUTS

A feature of these converters is that the signal and reference inputs can be resistively scaled to accommodate any range of input signal and reference voltages.
This means that a standard converter can be used with a personality card in systems where a wide range of input and reference voltages are encountered.

To calculate the values of the external scaling resistors in the case of a Synchro Converter, add $1.11 \mathrm{k} \Omega$ per extra volt of signal in series with " S 1 ", " S 2 " and " S 3 ", and $1 \mathrm{k} \Omega$ per extra volt of reference in series with " $\mathrm{R}_{\mathrm{HI}}$ ".
In the case of a Resolver to Digital Converter, add $2.22 \mathrm{k} \Omega$ in series with "S1" and "S2" per extra volt of signal and $1 \mathrm{k} \Omega$ per extra volt of reference in series with " $\mathrm{R}_{\mathrm{HI}}$ ".

## MEAN TIME BETWEEN FAILURES (MTBF)

The reliability of these products is very high due to the extensive use of custom chip circuitry. For details of MTBF figures under particular conditions please consult the factory.

## FEATURES

5VA Output - Capable of Driving 4 Size 11 CT's
Indefinite Short Circuit Protection
Metal Case Acts as Heatsink
Easily Mounted
Voltage Sensing Facility
Operation with No Derating Up to $+105^{\circ} \mathrm{C}$
Suitable for 50 to $\mathbf{4 0 0 H z}$ Operation

## APPLICATIONS

Can Be Used With the Digital Vector Generators (DTM1716 and DTM1717) to Drive Control Transformers (CT's)

## GENERAL DESCRIPTION

The SPA1695 is a two channel amplifier intended for use in conjunction with the DTM1716 and DTM1717 Digital Vector Generators for driving Control Transformers (CT's).
The unit is capable of supplying 5VA to the load and therefore can be used in cases where the internal amplifiers of a Digita! to Synchro Converter are not sufficient (i.e., in general when the load exceeds 1.3 VA ).

The SPA1695 is contained in an aluminium case which has predrilled flanges for mounting purposes and excellent heatsinking properties.
The amplifier has no derating up to $+105^{\circ} \mathrm{C}$ and is indefinitely short circuit protected at $25^{8} \mathrm{C}$ ambient.
The unit accepts resolver format inputs (Sine and Cosine) at 7 volts rms max. The output of the amplifier is in resolver format at 7 volts rms max and should be fed into suitable transformers (see ordering information).
Voltage sensing pins are provided to compensate for any voltage drop which may occur between the output of the amplifier and the output transformer.

## MODELS AVAILABLE

The SPA1695 does not require any option numbers in order to fully specify it. The standard unit operates over the frequency range 50 to 400 Hz and over the temperature range of $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$.


Implementation of the SPA 1695 Amplifier

## SCHEMATIC DIAGRAM OF AN SPA1695 AMPLIFIER BEING USED TO DRIVE A CONTROL TRANSFORMER (CT)

The above diagram shows a Digital Vector Generator being used in conjunction with the SPA1695 amplifier and external transformers to drive a Control Transformer.

The diagram illustrates the use of the Sine and Cosine feedback pins ("Sin F/B" and "Cos F/B').

SPECIFICATIONS (typical at $25^{\circ} \mathrm{C}$ unless otherwise noted)


## CONNECTING THE SPA1695

The diagram shows the connection of the SPA1695 to the DTM1716 or DTM1717 Digital Vector Generator, and STM1686 output and reference transformers.


## Diagram Showing Connection of the SPA1695 to a DTM1716 or DTM1717 and STM1686

NOTES:

1. The "Sin F/B" and the "Cos F/B" pins of the SPA1695 should be connected directly the the "Sin" and "Cos" terminals on the output transformer at the transformer. This is to compensate for any drop in voltage along the connections between the " $\mathrm{Sin} \mathrm{O} / \mathrm{P}$ " and "Cos O/P" pins of the amplifier and the transformer.
2. The " +15 V " and " -15 V " pins of the SPA 1695 should be connected to a regulated power supply in order to drive the internal operational amplifiers. The " $+15 \mathrm{~V}(\mathrm{P})$ " and " $-15 \mathrm{~V}(\mathrm{P})$ " are used for the output stage and these supplies need not be a precision source. The minimum voltage when considering all tolerances including ripple, should be between 14.75 and 20 volts.
3. The part of the 0 volt system local to the amplifier and converter should be tapped from the "GND(SIG)" pin on the transformer and should not interconnect with any other part of the 0 volt system by any other method (see above diagram).
4. In the above diagram, connection is also shown between the reference transformers, contained in the STM1686 and the Digital Vector Generator.

## USING TWO SPA1695 AMPLIFIERS IN PUSH-PULL CONFIGURATION

Twice the output power may be achieved by connecting the outputs from two SPA1695 amplifiers in push-pull configuration, the two devices being fed with out of phase signals.

For more information consult the factory.

## ADDITIONAL HEATSINKING

Although the SPA1695 case will provide the necessary heatsink properties to allow the amplifier to provide the 5 VA power output over the full temperature range, it is recommended that additional heatsinking be provided where possible.

ORDERING INFORMATION AND TRANSFORMER TYPE Part number SPA1695 is sufficient to specify the amplifier no option codes are needed.

The transformers should be ordered according to the following:
STM1686611 400 Hz , Synchro output, 11.8 volt signal, 26 volt reference.
STM1686612
400 Hz , Synchro output, 90 volt signal, 115 volt reference.
RTM1686618 400 Hz , Resolver output, 11.8 volt signal, 26 volt reference.

STM1687622
$50 / 60 \mathrm{~Hz}$, Synchro output, 90 volt signal, 115 volt reference.

## NOTES:

1. Above transformers are suitable for use over the temperature range $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$.
2. If it is required to use the SPA1695 with Digital to Resolver converters, then use:
a. STM1736 for 400 HZ and STM1737 for $50 / 60 \mathrm{~Hz}$ systems in the case of the DRC1605 and DRC1606 converters.
b. STM1696 for 400 Hz and STM1697 for $50 / 60 \mathrm{~Hz}$ systems in the case of the DRC1705 and DRC1706 converters.

## AMPLIFIER OUTLINE DIMENSIONS AND PIN CONNECTION DIAGRAM

Dimensions shown in inches and (mm).
MATING SOCKET: CAMBION 450-3388-01-03


## Two Speed Processor (for Coarse/Fine Synchro/Resolver Systems)

TSL1612

## FEATURES

36:1, 18:1 or 9:1 Ratios with Same Module
No False Output Readings
Fast (500ns) Parallel Operation
Easy to Use
Up to 19-Bits Resolution
Automatic Correction for Misalignment Between Synchros or Resolvers
Low Profile - 0.4" (10.2mm)

## APPLICATIONS

Combining the Digital Outputs of Synchro or Resolver to Digital Converters in Coarse/Fine Systems

## GENERAL DESCRIPTION

The TSL1612 is used for combining the digital outputs of two Synchro or Resolver to Digital Converters in a mechanically or electrically geared coarse/fine system in order to produce a single unambiguous digital word representing the coarse shaft angle (see diagram).


The unit described in this data sheet provides for ratios of $9: 1$, 18:1 and 36:1 in a single module. However, other ratios are sometimes encountered in coarse/fine Synchro or Resolver Systems, and details of special versions of the TSL1612 for use with ratios of 2:1 thru 35:1 are available on request.


The digital inputs to the TSL1612 are up to 14 bits from the fine converter and up to 7 bits from the coarse converter according to the gear ratio required. The output is up to $19-$ bits parallel binary angle data. The module may be used with any Synchro or Resolver Converters which produce parallel binary output.

## MODELS AVAILABLE

The standard TSL1612 which provides for ratios of $36: 1,18: 1$ and 9:1 has two options. They are as follows:

TSL. $1612500 \quad 0$ to $+70^{\circ} \mathrm{C}$ Operating Temperature
TSL1612600 $\quad-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ Operating Temperature

## OUTLINE DIMENSIONS AND PIN CONNECTION DIAGRAM

Dimensions are shown in inches and ( mm ).


MATING SOCKET: CAMBION 450-3388-01-03

SPECIFICATIONS
(typical @ $+25^{\circ} \mathrm{C}$ unless otherwise noted)

| Ratios: | 36:1, 18:1, 9:1 |
| :---: | :---: |
| Fine Synchro Input | Up to 14-Bits Parallel Binary Angle |
| Coarse Synchro Input | Up to 7-Bits Parallel Binary Angle |
| Logic Levels | DTL/TTL Compatible |
| Input Loading | 2TTL Loads |
| Output Fan Out | 5TTL Loads |
| Digital Output | Up to 19-Bits Parallel Binary Angle |
| Accuracy | $\pm 1$ LSB |
| Conversion Time | 500 ns |
| Temperature Range Storage Operating | $\begin{aligned} & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & 0 \text { to }+70^{\circ} \mathrm{C} \mathrm{Standard} \\ & -55^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C} \text { Extended } \end{aligned}$ |
| Power Supplies | $+5 \mathrm{~V} \pm 5 \%$ @ 600 mA |
| Size | $\begin{aligned} & 3.125^{\prime \prime} \times 2.625^{\prime \prime} \times 0.4^{\prime \prime} \\ & 79.4 \mathrm{~mm} \times 66.6 \mathrm{~mm} \times 10.2 \mathrm{~mm} \end{aligned}$ |
| Weight | 3.5ozs. 100 grams |

Specifications subject to change without notice.

## CONNECTING THE TSL1612

For all ratios the fine SDC outputs connect directly to the fine TSL1612 inputs i.e. bit (1) out to bit (1) in through to bit 14 out to bit 14 in . If a Synchro or Resolver to Digital Converter with a resolution of less than 14 bits is used to provide the fine input, then the unused inputs to the TSL1612 should be grounded and the output accuracy will be reduced accordingly by the same number of bits.
The connections of the coarse inputs and the TSL1612 outputs change according to the ratio to be obtained ie:-

## 36:1 RATIOS

Bits 1 to 7 from the coarse Synchro or Resolver to Digital Converter should be connected to bits 1 to 7 on the coarse input of the TSL1612. The output is taken from bits 1 to 19 .

## 18:1 RATIOS

Bits 1 to 6 from the coarse Synchro or Resolver to Digital Converter should be connected to bits 2 to 7 on the coarse input of the TSL1612. The output is taken from bits 2 to 19 (bit 2 is the MSB of the output word).

## 9:1 RATIOS

Bits 1 to 5 from the coarse Synchro or Resolver to Digital Converter should be connected to bits 3 to 7 on the coarse input of the TSL1612. The output is taken from bits 3 to 19 (bit 3 is the MSB of the output word).

## CORRECTION FOR MISALIGNMENT OF THE COARSE AND FINE SYNCHROS OR RESOLVERS

In the two speed digital converters which receive inputs from both the coarse and fine synchros, circumstances will occur
when the coarse angle determined by the most significant digits of fine synchro will conflict with the overlapping least significant digits of the coarse synchro. (This is due to the backlash in the gearing or misalignment in the synchros causing different readings at the major transition points.) Digital logic circuits for resolving this conflict are included in the TSL1612. The digital reading from the fine synchro is made to dominate in the overlapping region, and a correction is made bringing the coarse reading into line to provide an unambiguous digital representation of the angle of the coarse shaft. The TSL1612 will correct for a misalignment of ( 90 divided by the ratio) degrees.

## DATA TRANSFER FROM THE TSL1612

Data transfer can be made in a number of ways in which two are listed below.

1. The BUSY outputs of the fine and coarse Synchro/Resolver to Digital Converter can be "OR"ed together to give an indication of when neither converter is being updated (see appropriate converter data sheet). The data can then be taken from the TSL1612. (The conversion time of the TSL1612 is usually insignificant.)
2. The INHIBIT can be applied to both the Synchro/Resolver to Digital Converters simultaneously in order to freeze their outputs (see appropriate data sheet). When the inputs to the TSL1612 are frozen the output data can be taken. In cases where 12 bits is sufficient for the fine input, the three-state input SDC1725 Synchro/Resolver to Digital Converter should be used in conjunction with the SDC1 726 on the coarse input. These converters allow the INHIBIT to be used without any risk of opening the internal converter tracking loop (see data sheet).

## THEORY OF OPERATION

The theory of operation of the TSL1612 is shown in the diagram below.


ORDERING INFORMATION
Order:-
TSL1612500 for 0 to $+70^{\circ} \mathrm{C}$ Operating Temperature Range.
TSL1 612600 for $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ Operating Temperature Range.

# Sample/Track-Hold Amplifiers 

## Contents

Page<br>Selection Guide 14-3<br>General Information and Definitions of Key Specifications 14-4<br>-ADSHM-5 Ultra-Fast 0.01\% Track/Sample-Hold Amplifiers 14-7<br>SHA1144 Module, High-Resolution Sample-Hold Amplifier 14-11<br>THS/THC Modules, Ultra-High-Speed Track-Hold Amplifier Series 14-15<br>-New product since 1980 Data-Acquisition Components and Subsystems Catalog

# Selection Guide Sample/Track-Hold Amplifiers 

|  |  |  | Vol I Page | $\begin{aligned} & \text { Vol II } \\ & \text { Page } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| 1. GENERAL PURPOSE |  |  |  |  |
| Model | Acquisition Time | Characteristics |  |  |
| AD 583 K | $4 \mu \mathrm{~s}$ to $\pm 0.1 \%$ ( $\mathrm{C}=50 \mathrm{pF}$ ) | Aperture time $50 \mathrm{~ns}, 10 \mathrm{pC}$ charge transfer | 14-13 | - |
| AD582K/S | $6 \mu \mathrm{~s}$ to $\pm 0.1 \%$ ( $\mathrm{C}=100 \mathrm{pF}$ ) | Aperture time 150 ns , nonlinearity $\pm 0.01 \%$, low cost | 14-9 | - |
| 2. HIGH SPEED |  |  |  |  |
| Model | Acquisition Time | Characteristics |  |  |
| AD346 | $2 \mu \mathrm{~s}$ to $\pm 0.01 \%$ | Aperture time 60 ns , low droop $0.5 \mathrm{mV} / \mu \mathrm{s}$ | 14-7 | - |
| ADSHC-85 | $4.5 \mu \mathrm{~s}$ to $\pm 0.01 \%$ | Aperture time 25 ns , low droop $0.2 \mathrm{mV} / \mu \mathrm{s}$ | 14-17 | - |
| 3. VERY HIGH SPEED |  |  |  |  |
| Model | Acquisition Time | Characteristics |  |  |
| HTS-0025 | 20ns to 1\% | Aperture jitter 20ps, $0.01 \%$ nonlinearity | 14-23 | - |
| THS-0025 | 20 ns to $1 \%$ | Aperture jitter 20ps, $0.01 \%$ nonlinearity | - | 14-15 |
| THS-0060 | 75 ns to $1 \%$ | Aperture jitter $20 \mathrm{ps}, 0.01 \%$ nonlinearity | - | 14-15 |
| THS-0225 | 300 ns to $1 \%$ | Aperture jitter 20ps, $0.01 \%$ nonlinearity | - | 14-15 |
| HTC-0300 | 100 ns to $0.1 \%$ | Aperture jitter 100ps, max, $0.01 \%$ nonlinearity | 14-23 | - |
| THC-0300 | 100 ns to $0.1 \%$ | Aperture jitter 100ps, max, $0.01 \%$ nonlinearity | - | 14-15 |
| THC-0750 | 300 ns to 0.1\% | Aperture jitter 100ps, max, $0.01 \%$ nonlinearity | - | 14-15 |
| THC-1500 | 1000 ns to $0.1 \%$ | Aperture jitter 100ps, max, $0.01 \%$ nonlinearity | - | 14-15 |
| ADSHM-5 | 350 ns to $0.01 \%$ | Low droop $20 \mu \mathrm{~V} / \mu \mathrm{s}, 0.005 \%$ nonlinearity | 14-21 | 14-7 |
| ADSHM-5K | 250ns to 0.01\% | Low droop $12 \mu \mathrm{~V} / \mu \mathrm{s}, 0.005 \%$ nonlinearity | 14-21 | 14-7 |
| 4. HIGH RESOLUTION |  |  |  |  |
| Model | Acquisition Time | Characteristics |  |  |
| SHA1144 | $8 \mu \mathrm{~s}$ max to $0.003 \%$ | Aperture jitter 500ps, gain nonlinearity $\pm 0.001 \%$ | 14-29 | 14-11 |

## Orientation

## Sample/Track-Hold Amplifiers

The technical data in this volume embrace high-performance (high-resolution and high-speed) sample/track-holds, in the form of encapsulated modules. As the Selection Guide indicates, data on a variety of monolithic and hybrid sample/! track-holds can be found in Volume I.

Besides the products in this section (stand-alone devices for performing the sample/track-hold function) similar functions can be found integrated into a variety of component and subsystem products. Component examples: a number of video A/D converters have on-board track-holds (MOD-1 205); some high-speed D/A converters have on-board sample-holds for deglitching (MDD); and high-resolution D/A converters have deglitcher options (Deglitcher IV for the DAC1138). Besides these, sample-hold functions are inherent in Data-Acquisition Subsystems, Microcomputer Analog I/O Boards, Intelligent Measurement-and-Control Subsystems, and MACSYM.
The principal application for sample/track-hold amplifiers is to maintain an analog-to-digital converter's input constant during conversion, at a value representing the analog input as of a certain precisely known time. The characteristics of the SHA are crucial to system accuracy and the reliability of the digital data, especially in 12-bit and/or high-throughput-rate applications.
A sample/track-hold amplifier ( $\mathrm{s} / \mathrm{h}$ or SHA), as its name indicates, has two modes of operation, programmed by a digital control-input. In the track- or sample-mode, the output follows the input, usually with a gain of +1 . When the modeinput switches to bold, the output of the SHA ideally retains the last value it had when the command to hold was given, and it retains that value until the logic input dictates track (sample), at which time the output ideally jumps to the input value and follows the input until the next bold command is given.
Analog Devices track-holds and sample-bolds are functionally identical; they are designed to acquire input signals for either immediate hold or for a possibly extended period of tracking. They should not be confused with ac devices termed "samplehold" that can only obtain quick samples and cannot track the input continuously.

## SHA CIRCUITRY AND HARDWARE

A sample-hold amplifier usually consists of a storage capacitor, input- and output buffer-amplifiers, and a switch and its drivecircuitry. During sample, the circuit is connected to promote rapid charging of the capacitor. During bold, the capacitor is disconnected from its charging source and-ideally- retains its charge. The figure below shows a typical feedback configuration: the input buffer is a high-gain differential amplifier with a current output that charges the capacitor through the logic-controlled switch. The capacitor is unloaded by a unitygain buffer-follower. The output is fed back to the negative input (as in an op-amp follower configuration), and thus, in sample, the charge on the capacitor is compelled to follow the
input. In bold, the input amplifier no longer drives the capacitor; it retains its charge, unloaded by the output follower. In another popular configuration, the capacitor is used as the feedback element of an inside-the-loop integrator (SHA1144). The highest-speed devices usually run open-loop.


Since drive current is finite, and leakage current in bold is not zero, the capacitance-if large-limits the slewing rate in sample and-if small-converts leakage current to "droop" in bold. In $\mathrm{s} / \mathrm{h}$ modules, the capacitance is usually fixed, and the properties of the complete device are optimized for one con-dition- and so specified. In $\mathbf{s} / \mathrm{h}$ monolithic ICs, the capacitor is omitted, and furnished by the user (both for flexibility and because good capacitors for this purpose are hard to integrate). The optimum capacitance can be selected for the specific application. In some types, (e.g., SHA1144), the gain connections are external, like those of an op amp, permitting gains other than +1 .

## PERFORMANCE

In the sample mode, it is useful to consider that a SHA's performance can be characterized by specifications similar to those of a closed-loop operational amplifier (offset, drift, nonlinearity, gain error, bias current, etc.), but with somewhat slower response (gain-bandwidth, slewing rate, settling time) because of the need to charge the storage capacitor.
However, during the sample-to-bold, hold, and bold-to-sample states, the dynamic nature of the mode-switching introduces a number of specifications that are peculiar to SHAs. The mostimportant of these are defined below and illustrated in the adjoining figure. They include the aperture time and its uncertainty, the sample-to-bold step, feedtbrough and droop (in hold), and acquisition time.


## DEFINITIONS

Acquisition Time is the time required by the output of the device to reach its final value, within a specified error band, after the sample command has been given. Included are switch-delay time, the slewing interval, and settling time for a specified output-voltage change.
Aperture (Delay) Time is the time required after the bold command for the switch to open fully. The sample is, in effect, delayed by this interval, and the bold command would have to be advanced by this amount for precise timing.
Aperture Uncertainty-or Aperture (Delay) Jitter-is the range of variation in the aperture time. If the aperture time is "tuned out" by advancing the bold command a suitable amount, this spec establishes the ultimate timing error, hence, the maximum sampling frequency to a given resolution. For example, the ADSHM-5K specs are 20 ns and 100 ps.

Charge Transfer (or offset step), the principal component of sample-to-bold offset (or pedestal), is the charge transferred to the storage capacitor via stray capacitance when switching to the bold mode. It can sometimes be reduced by lightly
coupling an appropriate-polarity version of the bold signal to the capacitor for cancellation. The associated voltage error ( $\Delta Q / C$ ) can be reduced by using greater capacitance for storage; but this increases response time.
Droop is the change of the output voltage during bold as a result of leakage or bias currents flowing through the storage capacitor. Its polarity depends on the sources of leakage current within a given device. In ICs, it is specified as a (droop or $d r i f t$ ) current, in modules, a $\mathrm{dV} / \mathrm{dt}$. (Note: $\mathrm{I}=\mathrm{CdV} / \mathrm{dt}$.)
Feedthrougb is the fraction of the input signal variation or ac input waveform that appears at the output in bold. It is caused by stray capacitive coupling from the input to the storage capacitor, principally across the open switch.

Sample-to-Hold Offset, a shift in level between the last value in sample and the value settled-to in hold, is the residual step error after the charge transfer is accounted for and/or cancelled. Since it is unpredictable in magnitude and may be a function of the signal, it is also known as offset nonlinearity.

# Ultra Fast 0.01\% Track/Sample - Hold Amplifiers ADSHM-5/ADSHM-5K 

## FEATURES

ADSHM-5
2nd Source-Replaces all SHM-5 Series
Fast 350ns Acquisition Time to $\pm 0.01 \%$
Aperture Uncertainty 250ps
ADSHM-5K
Ultra Fast 250ns Acquisition Time to $\pm 0.01 \%$ 100ns Acquisition Time to $\pm 0.1 \%$
Wide 12MHz Bandwidth
$300 \mathrm{~V} / \mu \mathrm{s}$ Slew Rate
Super Low 2nA Input Bias Current
APPLICATIONS
Fast Data Acquisition
Data Distribution Systems
Peak Measurement
Simultaneous Sample \& Hold
Analog Delay \& Storage

## GENERAL DESCRIPTION

The ADSHM-5 is a new ultra-fast ( 350 ns to $0.01 \%$ ) samplehold amplifier designed for use with high-speed 10- and 12-bit analog-to-digital converters, such as Analog Devices' MAH, MAS, and HAS Series, as well as other manufacturers' types.
Designed specifically to second source other SHM-5's, the ADSHM-5 is a fit, form and function equivalent for these modules.
When used in a 12 -bit data acquisition system, the ADSHM-5 acquires to within 12 bits ( $\pm 0.01 \%$ ) in 350 ns for a 10 V step change. For systems requiring 10 -bit performance, the ADSHM- 5 acquires to within $\pm 0.1 \%$ in just 200 ns max.
Other salient features of the ADSHM-5 include 0.005\% max Tracking Nonlinearity and a Small Signal Bandwidth of 5 MHz .
To upgrade system performance one need only to look at the new ADSHM-5K. While sharing the same pinout and package of the ADSHM-5, this all new module utilizes the latest "state-of-the-art:" hybrid techniques to offer the user the optimum in specifications. The ADSHM-5K features a maximum 12 -bit acquisition time of only 250 ns and 10 -bit acquisition time of an astonishing 100ns max. Another improvement is in acquisition time where the input buffer must also respond to a 10 V step change, such as in multiplexed applications. The total acquisition time in this application is only 350 ns max. Further, the Small Signal Bandwidth has been improved from 5 MHz to 12 MHz .
Both units are packaged in a $2^{\prime \prime} \times 2^{\prime \prime} \times 0.4^{\prime \prime}$ case. The operating temperature range is 0 to $+70^{\circ} \mathrm{C}$, and the power requirements are $\pm 15 \mathrm{~V}$ dc @ 75 mA max.


Figure 1. ADSHM-5; ADSHM-5K Block Diagram

## TRACK-AND-HOLD (T/H) MODE

When a unit is operated in the T/H mode, it is allowed to "track" the input signal for a period of time prior to initiating a "Hold Command." During the track period, the output follows the input, and the device functions like a unity gain amplifier.

When a Logic " 0 " is applied to the "Sample Control" input of the $T / H$, its output is frozen. This output level is held until the track mode is reestablished by a Logic " 1 " at the "Sample Control" input. This operation is shown graphically in Figure 4. The held output level is the voltage value at the input at the instant the hold command is applied, plus the aperture time.

| MODEL | UNITS | ADSHM-5 | ADSHM-5K |
| :---: | :---: | :---: | :---: |
| ANALOG INPUT |  |  |  |
| Input Voltage Range | $V_{\text {min }}$ | $\pm 10$ | * |
| Input Overvoltage, No Damage | $V$ max | $\pm 15$ | - |
| Input Impedance | $\Omega$ | 100 M | 1000 |
| Input Bias Current | $n \mathrm{~A}$ max | 250 | 2 |
| Offset Adjustment Range | mV | $\pm 300$ | * |
| SAMPLE CONTROL INPUT |  |  |  |
| Sample Mode: Logic " 1 ", TTL' | V | +2.0 to +5.5 | * |
| Hold Mode: Logic " 0 ', TTL | V | 0 to +0.8 | - |
| Loading | mA | +1 | * |
| ANALOG OUTPUT |  |  |  |
| Output Voltage Range | $V_{\text {min }}$ | $\pm 10$ | * |
| Output Current, S.C. Protected | mA | $\pm 40$ | $\pm 50$ |
| Output Impedance | $\Omega$ max | 0.1 | * |
| Noise (dc to 2.5 MHz ) | $\mu \mathrm{V}$ | 100 | * |
| ACCURACY/STABILITY DC |  |  |  |
| Gain ${ }^{2}$ | V/V | $-1.000 \pm 0.1 \%$ | * |
| Gain vs. Temperature | ppm/ ${ }^{\circ} \mathrm{C}$ | $\pm 10$ | * |
| Outpur Offset vs. Temperature | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ max | $\pm 30$ | * |
| Output Offset vs. Supply | $\mathrm{mV} / \mathrm{V}$ | 1 | * |
| Tracking Nonlinearity | \% max | $\pm 0.005$ | * |
| Output Offset Voltage, Sample Mode | $m \mathrm{~V}$ max | $\pm 50$ | - |
| DYNAMIC RESPONSE ${ }^{3}$ |  |  |  |
| Acquisition Time ${ }^{4}$, 10 V to $0.1 \%$ | ns max | 200 | 100 |
| Acquisition Time ${ }^{4}, 10 \mathrm{~V}$ to $0.01 \%$ | ns max | 350 | 250 |
| Acquisition Time ${ }^{5}, 10 \mathrm{~V}$ to $0.01 \%$ | ns typ | 1,000 | 300 |
| Bandwidth, Tracking, -3 dB | MHz | 5 | 12 |
| Slew Rate, Tracking | $\mathrm{V} / \mu \mathrm{s}$ | 25 | 300 |
| Aperture Delay Time ${ }^{6}$ | ns | 20 | * |
| Aperture Uncertainty Time | ps | 250 | 100 |
| Hold Mode Droop | $\mu \mathrm{V} / \mu \mathrm{s} \max$ | 20 | 12 |
| Hold Mode Feedthrough, dc to 500 kHz | dB | 70 | * |
| Sample to Hold Offset Error | mV max | $\pm 5$ | * |
| POWER REQUIREMENT |  |  |  |
| Power Supply Voltage | $V \mathrm{dc}$ | $\pm 15 \pm 0.5$ | * |
| Quiescent Current | mA max | 75 | * |
| PHYSICAL-ENVIRONMENTAL |  |  |  |
| Operating | ${ }^{\circ} \mathrm{C}$ | 0 to +70 | * |
| Storage | ${ }^{\circ} \mathrm{C}$ | -55 to +125 | * - |
| Relative Humidity | \% | Up to $100 \%$, noncondensing |  |
| Case Size | " | $2.0 \times 2.0 \times 0.4$ | * |
| Case Material | N/A | Diallyl Phthalat Type SDG-f | MIL-M-14 |
| Pins | N/A | $\begin{aligned} & 0.020^{\prime \prime} \text { round, } \\ & \text { long min } \\ & \hline \end{aligned}$ | plated; $0.25^{\prime \prime}$ |



Figure 2. Mechanical Dimensions Dimensions shown in inches and (mm).

| PIN | FUNCTION |
| ---: | :--- |
| 1 | SAMPLE CONTROL |
| 2 | SAMPLE CONTROL GND |
| 15 | ANALOG OUTPUT GND |
| 16 | ANALOG OUTPUT |
| 17 | NC |
| 18 | OFFSET ADJUST |
| 19 | +15V POWER |
| 20 | -15V POWER |
| 21 | POWER GROUND |
| 31 | ANALOG INPUT GND |
| 32 | ANALOG INPUT |

Figure 3. Pin Designations

NOTES
${ }_{2}^{1}$ TTL compatible. Schottky Pull Up (74S1 32 or equivalent) recommended to supply the 1 mA required.
${ }^{2}$ The Gain Error of $\pm 0.1 \%$ can be adjusted out most easily by using the Gain Adjust of the companion
A/D converter.
${ }^{3}$ When switched into Hold, about 50 ns is required for switching transients to settle. This time should
be allowed before initiating the first conversion.
${ }^{4}$ From Tracking Mode.
${ }^{5}$ From Tracking Mode
${ }^{5}$ From Input Buffer.
Delay time is 20ns.
*Specifications same as ADSHM-5.
Specifications and prices subject to change without notice.

Variations in the instants of sampling are called Aperture Uncertainty. It appears as jitter in the sampling point and can cause significant errors when very high $\mathrm{dV} / \mathrm{dt}$ inputs are sampled.


Figure 4. Track-and-Hold Operation
During the hold period, feedthrough and droop rate can introduce errors at the output. It is important that a track-and-hold have high feedthrough rejection to prevent input to output leakage during the hold period. The droop rate is the amount the output changes during the hold period, as a result of loading on the internal hold capacitor.
When the sample control input returns to the track condition, the amount of time required for the $\mathrm{T} / \mathrm{H}$ output to reestablish accurate tracking of the input signal is called the acquisition time. Figure 5 shows settling accuracy versus acquisition time for the ADSHM-5 and ADSHM5-K.


Figure 5. Acquisition Time vs. Settling Accuracy

SAMPLE-AND-HOLD (S/H) MODE
In the S/H mode of operation, devices are normally left in the hold condition. A very short sample pulse is applied to the sample control input when a new sample needs to be obtained at the output. The sample pulse width is dictated by the acquisition time.

## OPERATION WITH A/D CONVERTER

The most common use for a track-and-hold is to place it ahead of an A/D converter to allow the digitizing of signals with bandwidths higher than the digitizer alone can handle. The use of the ADSHM series track-and-holds can allow a reduction of system aperture to 100 ps . These track-and-holds may also be used for peak holding functions, simultàneous sampling A/Ds (with appropriate analog multiplexing), and other high-speed analog signal processing applications. The ADSHM series is designed to operate in either the track-and-hold or sample-and-hold modes. They perform well with the MAH series A/D converters as well as several other manufacturers' types, such as the Datel ADCEH series.
By using the circuit shown in Figure 6 using a 12 -bit, $2 \mu \mathrm{~s} \mathrm{~A} / \mathrm{D}$ converter, throughput rates of up to 450 kHz can be achieved for ultra-high-speed data acquisition applications.
The maximum value of input signal frequency that can be acquired and digitized (by the A/D converter) to within $\pm 1 / 2$ LSB can be determined by the following:

$$
\mathrm{fs}=\frac{2-\mathrm{N}}{2 \pi \mathrm{~T}_{\mathrm{A}}}=\frac{1}{2 \pi \cdot 4096 \cdot 1 \times 10^{-10}}=388.7 \mathrm{kHz}
$$



Figure 6. Typical Circuit for Operation with A/D Converter

## PEAK DETECTOR

Figure 7 shows a slope-sensitive circuit which is capable of finding the peaks of positive excursions of an input waveform and digitizing the result. The circuit may be implemented without the A/D converter, in which case the output is an analog level held by the T/H module that may be observed or measured in some other manner.

The comparator triggers the T/H module when the positive slope of the input signal drops below a threshold slope equal to $15 \mathrm{~V} / \mathrm{R} 2 \mathrm{C} 1$. A minimum positive slope of $15 \mathrm{~V} / \mathrm{R} 1 \mathrm{C} 1$ is required to arm the detector. Resistors R1 and R2 are used to provide a guard band to prevent noise from triggering the circuit. The guard-band voltage is equal to $15 \mathrm{~V} \times \mathrm{R} 1 / \mathrm{R} 2$ and is generally set to approximately 5 mV to 20 mV .


Figure 7. Peak Detector Circuit

## OFFSET ADJUSTMENT

The maximum sample-to-hold offset error of 5 mV is constant with signal level. The circuit of Figure 8 can be used to adjust this error out while in the hold mode. Please note that the ADSHM-5 or ADSHM-5K can be adjusted for zero output offset in either the tracking (sample) mode or the hold mode, but not in both at the same time.


Figure 8. Offset Adjustment


Figure 9. Timing Diagram Acquisition Time $T_{A}=A D S H M-5=350 n s ; T_{A}=A D S H M-5 K=250 n s$

## RECOMMENDED FOR USE WITH THESE POPULAR A/D CONVERTERS

MAS SERIES


FEATURES
High Speed at Low Cost 8 Bits $1 \mu$ s max 10 Bits $1.5 \mu \mathrm{~s}$ max 12 Bits $2 \mu \mathrm{~s}$ max
No Missing Codes Over Temperature Low Power
Industry Standard Pin Out
Parallel and Serial Outputs
Pin and Function Compatible with ADCEH Series

HAS SERIES


FEATURES
Reliable Hybrid Construction
Conversion Times as Low as $1.2 \mu \mathrm{~s}$
Resolution: 8, 10 and 12 Bits
Exceptional Accuracy, $0.012 \%$ or FS
Low Power
Contained in Glass or Metal 32-Pin DIP
Adjustment-Free Operation

MAH SERIES


## FEATURES

High Speed at Low Cost 8 Bits @ 750ns max 10 Bits @ $1 \mu \mathrm{~s}$ max
Monotonic Over Temperature
Differential Nonlinearity $\pm 1 / 4$ LSB typ
Parallel and Serial Outputs
Pin and Function Compatible with 4130, 4131 High Resolution 14-Bit Sample and Hold Amplifier

## FEATURES

$\pm 10 \mathrm{~V}$ min Input/Output Range

50ns Aperture Delay
0.5 ns Aperture Jitter
$6 \mu$ Settling Time
$\pm 0.001 \%$ Max Gain Linearity Error
Complete with Input Buffer
APPLICATIONS
Track and Hold
Peak Measurement Systems
Data Acquisition Systems
Simultaneous Sample-and-Hold

## GENERAL DESCRIPTION

The SHA1144 is a fast sample-hold amplifier module with ac curacy and dynamic performance appropriate for applications with fast 14 -bit A/D converters. In the "sample" mode, it acts as a fast amplifier, tracking the input signal. When switched to the "hold" mode, the output is held at a level corresponding to the input signal voltage at the instant of switching. The droop rate in "hold" is appropriate to allow accurate conversion by 14 -bit A/D converters having conversion times of up to $150 \mu \mathrm{~s}$.

## DYNAMIC PERFORMANCE

The SHA1144 was designed to be compatible with fast 14-bit A/D converters such as the Analog Devices' ADC1130 and ADC1131 series, which convert 14 bits in $25 \mu$ s and $12 \mu$ s, respectively. Maximum acquisition time of $8 \mu \mathrm{~s}$ for the SHA1144 permits high sampling rates for 14 -bit conversions. The SHA1144 is guaranteed to have a maximum gain nonlinearity of $\pm 0.001 \%$ of full scale to insure $1 / 2$ LSB accuracy in 14 -bit systems. When in the "hold" mode, the droop rate is $1 \mu \mathrm{~V} / \mu \mathrm{s}$, so the SHA1144 will hold an input signal to $\pm 0.003 \%$ of full scale ( 20 V p-p) for over $600 \mu \mathrm{~s}$.

## PRINCIPLE OF OPERATION

The SHA1144 consists basically of two high speed operational amplifiers, a storage capacitor, and a digitally controlled switch. It differs from typical sample-and-hold modules in one important respect; application versatility. The user completes the SHA1144 feedback circuit external to the module. Therefore, the module may be used in inverting or noninverting configurations and can easily be arranged to provide circuit gain of more than unity to simplify signal conditioning in a subsystem.


FEEDBACK CONNECTIONS
A block diagram of the SHA1144 is shown in Figure 1. The input section acts as a voltage-to-current converter, providing the current needed to charge the "hold" capacitor. The output amplifier isolates the "hold" capacitor and provides low output impedance for driving the load. Since feedback is not hardwired in the module, both inverting and noninverting input terminals are available, and the SHA1144 can be connected as a follower with unity gain or potentiometric gain, as well as inverter or even a differential amplifier. Since the unity gain follower mode will be the most frequent application, performance data listed in the specification table is based on this operating mode.


Figure 1. Block Diagram - SHA1144

| MODEL | SHA1144 |
| :---: | :---: |
| ACCURACY |  |
| Gain | +1V/V |
| Gain Error | $\pm 0.005 \%$, |
| Gain Nonlinearity | $\pm 0.0005 \%$ ( $\pm 0.001 \%$ max) |
| Gain Temperature Coefficient ( 0 to $+70^{\circ} \mathrm{C}$ ) | $\pm 1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\left( \pm 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right.$ max $)$ |
| INPUT CHARACTERISTICS |  |
| Input Voltage Range | $\pm 10 \mathrm{~V}$ |
| Impedance | $10^{11} \Omega \\| 10 \mathrm{pF}$ |
| Bias Current | 0.5 nA max |
| Initial Offset Voltage | Adjustable to Zero |
| Offset vs. Temperature ( 0 to $+70^{\circ} \mathrm{C}$ ) | $\pm 30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max |
| OUTPUT CHARACTERISTICS |  |
| Voltage | $\pm 10 \mathrm{~V}$ min |
| Current | $\pm 20 \mathrm{~mA}$ min |
| Resistance | $<1 \Omega$ |
| Capacitive load | 350 pF |
| Noise @ 100kHz Bandwidth | $70 \mu \mathrm{~V}$ p-p |
| @ 1 MHz Bandwidth | $175 \mu \mathrm{~V}$ p-p |
| SAMPLE MODE DYNAMICS |  |
| Frequency Response |  |
| Small Signal (-3dB) | 1 MHz |
| Full Power | 50 kHz |
| Slew Rate | $3 \mathrm{~V} / \mu \mathrm{s}$ |
| SAMPLE-TO-HOLD SWITCHING |  |
| Aperture Delay Time | 50ns |
| Aperture Uncertainty | 0.5 ns |
| Offset Step | 1 mV |
| Offset Nonlinearity | $160 \mu \mathrm{~V}$ |
| Switching Transient |  |
| Amplitude | 50 mV |
| Settling Time to $\pm 0.003 \%$ | $1 \mu \mathrm{~s}$ |
| HOLD MODE DYNAMICS |  |
| Droop Rate | $1 \mu \mathrm{~V} / \mu \mathrm{s}(2 \mu \mathrm{~V} / \mu \mathrm{s} \max )$ |
| Variation with Temperature | double every $+10^{\circ} \mathrm{C}$ |
| Feedthrough (for 20V p-p Input @ 1 kHz ) | -80dB |
| HOLD-TO-SAMPLE SWITCHING |  |
| Acquisition Time to $\pm 0.003 \% \quad$ (20V Step) | $6 \mu \mathrm{~s}(8 \mu \mathrm{~s} \max )$ |
| (10V Step) | $5 \mu \mathrm{~s}$ |
| $\pm 0.01 \% \quad$ (20V Step) | $5 \mu \mathrm{~s}$ |
| (10V Step) | $4 \mu \mathrm{~s}$ |
| DIGITAL INPUT |  |
| Sample Mode (Logic " 1 ') | $\begin{gathered} +2 \mathrm{~V}<\text { Logic " } 1 \text { " }<+5.5 \mathrm{~V} \\ \text { @ } 15 \mathrm{nA} \text { max } \end{gathered}$ |
| Hold Mode (Logic "0") | $\begin{gathered} 0 \mathrm{~V}<\text { Logic " } 0 \text { " }<+0.8 \mathrm{~V} \\ @(2 \mu \mathrm{~A}(20 \mu \mathrm{~A} \text { max }) \\ \hline \end{gathered}$ |
| POWER REQUIRED ${ }^{1}$ | $\begin{aligned} & +15 \mathrm{~V} \pm 3 \% \text { @ } 60 \mathrm{~mA} \\ & -15 \mathrm{~V} \pm 3 \% \text { @ } 45 \mathrm{~mA} \end{aligned}$ |
| TEMPERATURE RANGE |  |
| Operating | 0 to $+70^{\circ} \mathrm{C}$ |
| Storage | $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

${ }^{1}$ Recommended Power Supply ADI Model $902-2, \pm 15 \mathrm{~V}$ @ $\pm 100 \mathrm{~mA}$ output.
Specifications subject to change without notice.

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


PIN DESIGNATIONS

1. TRIM
2. ANALOG GROUND
3. TRIM
4. -15 V
5. +INPUT
6. ANALOG OUTPUT
7. -INPUT
8. MODE CONTROL
9. TRIM
10. DIGITAL GROUND
11. +15 V

OFFSET ZERO ADJUST (OPTIONAL)


Figure 2. Unity Gain Follower


Figure 3. Noninverting Operation


Figure 4. AC1580 Mounting Board
OPTIONAL AC1580 EVALUATION BOARD
The optional AC1580, shown in Figure 4, is available for benchtop-evaluation of the SHA1144.
S1, S2: Harris HI508A multiplexers (optional, not included).

## DATA ACQUISITION APPLICATION

Successive-approximation A/D converters can generate substantial linearity errors if the analog input varies during the period of conversion; even the fast 14 -bit models available cannot tolerate input signal frequencies of greater than a few Hz . For this reason, sample-and-hold amplifiers like the SHA1144 are connected between the A/D and its signal source to hold the analog input constant during conversion.
When the SHA1144 is connected to an A/D, its aperture time uncertainty, rather than the A/D's conversion time, is the factor which limits the allowable input signal frequency. The SHA1144, with a typical aperture delay time of 50 ns and an uncertainty of 0.5 ns , will change from the sample mode to the hold mode 50 to 50.5 ns after the " 1 " to " 0 " transition of the mode control input. If the system timing is so arranged as to initiate the mode control signal 50 ns early, then switching will actually occur within 0.5 ns of the desired time as shown below.


Figure 5. Aperture Uncertainty
The maximum allowable slew rate will thus equal the quotient of the maximum allowable voltage uncertainty and the 0.5 ns aperture uncertainty. For sinewave inputs, the corresponding maximum frequency is expressed by:

$$
\mathrm{f}_{\max }=\left(\frac{\Delta \mathrm{E}}{\mathrm{E}_{\mathrm{FS}}}\right)\left(\frac{1}{2 \pi \Delta \mathrm{t}}\right) \cong 3.18 \times 10^{8}\left(\frac{\Delta \mathrm{E}}{\mathrm{E}_{\mathrm{FS}}}\right)
$$

where: $\quad \Delta \mathrm{E}=$ the allowable voltage uncertainty
$\mathrm{E}_{\mathrm{FS}}=$ the sinewave magnitude
For a system containing a SHA1144 and a 14 -bit A/D with $\pm 10 \mathrm{~V}$ input signals and an allowable input uncertainty of $\pm 1 / 2 \mathrm{LSB}( \pm 620 \mu \mathrm{~V})$, the maximum allowable signal frequency will be 19.7 kHz .

## POWER SUPPLY AND GROUNDING CONNECTIONS

The proper power supply and grounding connections are shown below in Figure 6.


Figure 6. Power Supply and Grounding Connections
The $\pm 15 \mathrm{~V}$ power supplies must be externally bypassed as shown. The capacitors should be tantalum types and should be installed as close to the module pins as possible. The analog and digital ground lines should be run separately to their respective power supply commons to prevent coupling of digital switching noise to the sensitive analog circuit section.

## OPERATION WITH AN A/D CONVERTER

Figure 7 below shows the appropriate connections between the SHA1144 and a successive approximation A/D converter in block diagram form.


Figure 7. SHA 1144 and A/D Connections
The resulting timing sequence at the start of conversion is illustrated in Figure 8.


Figure 8. $A / D$ and SHA Timing at Start of Conversion
Note that the leading edge of the convert command pulse causes the converter's STATUS output to go to Logic " 0 " which in turn switches the SHAi 144 from sample to hold. As discussed previously, the typical SHA1144 actually changes modes 50 to 50.5 ns after the " 1 " to " 0 " transition of the mode control input. This mode switching causes a transient on the output terminal which decays to within $0.003 \%$ of the final value in approximately $1 \mu \mathrm{~s}$. Once the transient has settled, the convert command input is returned to Logic " 0 " and the conversion proceeds. As shown in Figure 9, the STATUS signal returns to Logic " 1 " and the SHA1144 returns to the sample mode at the end of conversion. Within $6 \mu \mathrm{~s}$, it will have acquired the input signal to $0.003 \%$ accuracy and a new conversion cycle may be started.


Figure 9. A/D and SHA Timing at End of Conversion

OPERATION WITH AN A/D AND MULTIPLEXER
The subsystem of Figure 10 may also be connected to a multiplexer like the Harris HI508A as shown below.


Figure 10. A/D, SHA, and MPX Connections

The leading edge of the convert command pulse sets the STATUS output to Logic " 0 " thereby switching the SHA1144 to "hold"; the corresponding change to Logic " 1 " of the STATUS output increments the binary counter and changes the multiplexer address. Since the SHA1144's aperture time is small with respect to the multiplexer switching time, it will have switched to the hold mode before the multiplexer actually changes channels. The multiplexer switching transients will settle out long before the SHA returns to "sample" at the end of conversion. The timing sequence described above is illustrated in Figure 11.


Figure 11. A/D, SHA, and MPX Timing

This method of sequencing the multiplexer may be altered to permit random addressing or addressing in a preset pattern. The timing of the multiplexer address changes may also be altered but consideration should be given to the effects of feedthrough in the SHA1144. Feedthrough is the coupling of analog input signals to the output terminal while the SHA is in "hold". Large multiplexer switching transients occuring during A/D conversion may introduce an error.

FEATURES<br>20ps Aperture Uncertainty (THS)<br>15 to 1000ns Acquisition Times<br>0.01\% Linearity<br>DC Coupled High Input Z Buffer<br>APPLICATIONS<br>Data Acquisition Systems<br>Data Distribution Systems<br>Peak Measurement Systems<br>Simultaneous Sample \& Hold<br>Analog Delay \& Storage



## GENERAL DESCRIPTION

The THS/THC series' modules include the fastest sample/track-and-hold amplifier (SHA) available (THS-0025), as well as general purpose high speed low droop rate, low feedthrough devices such as the THC-1500. The six devices in the series allow a wide range of trade-offs between speed, price, droop rate, output noise levels, gain precision and offset drift. All devices feature high input impedance buffer amplifiers and high output current amplifiers ( 50 mA ). The THS units achieve their speed through the use of a dc-coupled Schottky diode sampling bridge while the THC series use MOS FET switches. TTL, or ECL logic can be used on any THC device, and either is available as a no cost option on THS units.

## APPLICATIONS

The most common use for a track and hold is to place it ahead of an A/D converter to allow the digitizing of signals with bandwidths higher than the digitizer alone can handle. The use of the THS series track and holds can allow a reduction of system aperture to 20 ps while THC units provide 100 ps. These track and holds may also be used for peak holding functions, simultaneous sampling A/Ds (with appropriate analog multiplexing), and other high speed analog signal processing applications. These modules have been used to construct 13-bit A/D converters with word rates as high as 10 MHz . The THS/THC series is designed to operate in either the track-and-hold or sample-and-hold modes. They perform well with the MAS series' A/D converters.

## TRACK-AND-HOLD (T/H) MODE

When a THS/THC unit is operated in the T/H mode, it is allowed to "track" the input signal for a period of time prior to initiating a "hold command". During the track period, the output follows the input, and the device functions like an amplifier. In the THC units a resistor gain programmable op amp provides this function.

When a Logic " 1 " is input to the "hold command" input of the $T / H$, its output is frozen. This output level is held until the track mode is reestablished by a Logic " 0 " at the "hold command" input. This operation is shown graphically in Figure 1. The held output level is the voltage value at the input at the instant the hold command is applied, plus the aperture time.

Variations in the instants of sampling are called aperture uncertainty. It appears as jitter in the sampling point and can cause significant errors when very high dV/dt inputs are sampled.
During the hold period, feedthrough and droop rate can introduce errors at the output. It is important that a track and hold have high feedthrough rejection to prevent input to output leakage during the hold period. The droop rate is the amount the output changes during the hold period, as a result of loading on the internal hold capacitor.


Figure 1. Track-and-Hold Operation


[^22]OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


THC Series PINS ARE GOLD PLATED.

| PIN | THC SERIES' FUNCTION | THS SERIES' FUNCTION |
| :--- | :--- | :--- |
| 1 | ANALOG INPUT | GROUND |
| 4 | N/A | $+15 V$ |
| 5 | N/A | GROUND |
| 6 | FEEDBACK | $-15 V$ |
| 7 | N/A | HOLD COMMAND (ECL) |
| 8 | N/A | HOLD COMMAND (ECL) |
| 9 | N/A | HOLD COMMAND (TTL) |
| 10 | N/A | $-5.2 V$ |
| 11 | OFFSET ADJUST | $+5 V$ |
| 12 | OFFSET ADJUST | GROUND |
| 13 | N/A | OFFSET ADJUST |
| 14 | N/A | ANALOG INPUT 1 |
| 15 | UNITY GAIN | N/A |
| 16 | ANALOGI OUTPUT | GROUND |
| 17 | GROUND | N/A |
| 18 | -15V | N/A |
| 19 | +15V | N/A |
| 20 | N/A | GROUND |
| 21 | N/A | ANALOG OUTPUT 1 |
| 22 | N/A | ANALOG OUTPUT 2 |
| 30 | HOLDCOMMAND (ECL) | N/A |
| 31 | HOLD COMMAND (TTTL | N/A |
| 32 | GROUND | N/A |

NOTES: SOME MODELS DO NOT USE ALL PIN OUTS. IN THESE CASES. UNUSED PINS ARE DELETED. DOT ON TOP INDICATES POSITION OF PIN 1. THS Series

When the hold command input returns to the track condition, the amount of time required for the T/H output to reestablish accurate tracking of the input signal is called the acquisition time. Figure 2 shows settling accuracy versus acquisition time for the THS/THC series. Figure 3 shows superimposed photographs of the input and output waveforms of a THS-0025 operated as a track-and-hold amplifier. Note that the output reacquires the input just 12 ns after the end of the hold time.


Figure 2. Acquisition Time vs. Settling Accuracy


Figure 3. Track-and-Hold Operation (THS-0025)

## SAMPLE AND HOLD (S/H) MODE

In the S/H mode of operation, devices are normally left in the hold condition. A very short sample pulse is applied to the hold command input when a new sample needs to be obtained at the output. The sample pulse width is dictated by the acquisition time. For small sample-to-sample variations, a pulse width as narrow as 12 ns may be used for THS units and 80 ns for THC units. If possible for greater accuracy, sample pulses should be wider (see Figure 2).
In general, however, the pulse width to the THS-0025 should be 15 ns to 50 ns , depending on required accuracy. Figure 4 shows the input and output waveforms of a THS-0025 used in the $\mathrm{S} / \mathrm{H}$ mode.


Figure 4. Sample-and-Hold Operation (THS-0025)

## APPLICATION NOTES

Figure 5 shows a slope sensitive circuit which is capable of finding the peaks of positive excursions of an input waveform and digitizing the result. The circuit may be implemented without the A/D converter, in which case the output is an analog level held by the T/H module that may be observed or measured in some other manner.


Figure 5. Peak Detector (THC-0300)
The comparator triggers the T/H module when the positive slope of the input signal drops below a threshold slope equal to $15 \mathrm{~V} / \mathrm{R} 2 \mathrm{C} 1$. A minimum positive slope of $15 \mathrm{~V} / \mathrm{R} 1 \mathrm{C} 1$ is required to arm the detector. Resistors R1 and R2 are used to provide a guard band to prevent noise from triggering the circuit. The guardband voltage is equal to $15 \mathrm{~V} \times \mathrm{R} 1 / \mathrm{R} 2$ and is generally set to approximately 5 to 20 mV .


Figure 6. A/D Conversion System (THC)

| Throughput Rate | Greater than 400 kHz |
| :--- | :--- |
| Overall Accuracy | $0.05 \%$ |
| Resolution | One Part in $1024(10 \mathrm{Bit})$ |
| Aperture Uncertainty | 100 ps |
| Analog Input | Digital Output |
| 0 V | 0000000000 |
| +5.000 V | 1000000000 |
| +9.990 V | 111111111 |

Table 1. Capsule Performance for the A/D System
Analog Devices' THC series track-and-holds are designed to interface directly with the MAS series A/D converters as well as other commercially available modular A/Ds. In the above application, the THC module is used to acquire the analog signal to be converted and hold the sampled output over a much longer time period to permit the A/D module to accurately encode the analog data sample. In this way, the system aperture time is reduced to less than 100ps, and analog bandwidths up to the Nyquist limit may be accurately digitized.


Figure 7. Sample/Track-and-Hold THC Series Block Diagram


Figure 8. Sample/Track-and-Hold THS Series Block Diagram


THC


THS

Figure 9. Optional Offset Adjustments

## ORDERING INFORMATION

Order THS-0025 TTL, THS-0060 TTL, or THS-0225 TTL for TTL Hold Command Option.
Order THS-0025 ECL, THS-0060 ECL, or THS-0225 ECL for Balanced ECL Hold Command Input.
Order THC-0300, THC-0750, THC-1 500 as.required. All have available TTL and ECL Logic Inputs.

## Data-Acquisition Subsystems

## Contents

Selection Guide ..... 15-3
AD362 Hybrid-IC 16-to-8-Channel DAS Front End, for User-Chosen A/D Converter ..... 15-5
AD363 Hybrid-IC 16-to-8-Channel 12-Bit Complete DAS ..... 15-9
AD364 Hybrid-IC 16-to-8-Channel 12-Bit Complete $\mu$ P-Compatible DAS ..... 15-13
DAS1128 16/8-Channel 12-Bit Data-Acquisition Module ..... 15-17
-DAS1152/1153 14-Bit and 15-Bit Sampling Analog-to-Digital Converters ..... 15-25
-DAS1155/1156 14-Bit and 15-Bit Low Level Data Acquisition Systems ..... 15-29- New product since the 1980 Data-Acquisition Components and Subsystems Catalog

## Selection Guide Data-Acquisition Subsystems

The products to be found in this section are high-performance modules and hybrid A/D conversion circuits that also provide sample-hold and/or multiplexing. In addition, some types have programmable-gain amplifiers, microprocessor interface logic, and switching for applications involving both differential and single-ended inputs.
In addition to the devices listed in the Selection Guide, there are a number of other devices, to be found in this Volume, which perform data-acquisition functions, including MACSYM, the $\mu \mathrm{MAC}-4000$ Intelligent Measurement-and-Control Subsystem, Microcomputer Interface Boards, Digital Panel Meters, and A/D Converters (including, for example, the 12 -bit 5 MHz MOD-1205, with on-board track-hold amplifier).

Of especial note are the AD2036, AD2037, and AD2038 scanning digital panel instruments (to be found in the Digital Panel Instrument Section), which provide complete six-channel data-
acquisition (including power supply) for measurement of temperature or voltage and have BCD data outputs for system input. Also of note (and to be found in Volume I) is the monolithic AD7581 data-acquisition-system-on-a-chip, which continuously converts 8 channels of analog information, stores stores them in dual-port RAM, and continuously makes all eight available by direct memory read instructions to the appropriate channel.
The data sheets provide complete descriptions, specifications, and application information. Additional general information pertaining to portions of the subsystems may be found in the appropriate sections of this Databook (e.g., A/D Converters, Sample/Track-Hold Amplifiers). Basic general information can be found in Analog-Digital Conversion Notes, a 246-page book published by Analog Devices, Inc. It is available at $\$ 5.95$ from P.O. Box 796, Norwood, MA 02062.


[^23]Precision Sample-and-Hold with 16-Channel Multiplexer

## FEATURES

16 Single-Ended or 8 Differential Channels with Switchable Mode Control
True 12-Bit Precision: Nonlinearity $\leqslant \pm 0.005 \%$
High Speed: $10 \mu \mathrm{~s}$ Acquisition Time to $0.01 \%$
Complete and Calibrated: No Additional Parts Required
Small, Reliable: 32 Pin Hermetic Metal DIP
Versatile: Simple Interface to Popular Analog to Digital Converters
High Differential Input Impedance ( $10^{10} \Omega$ ) and Common Mode Rejection (80dB)
Fully Protected Multiplexer Inputs

## PRODUCT DESCRIPTION

The AD362 is a complete, precision 16 -channel data acquisition system analog input section in hybrid integrated circuit form. Large-scale linear integrated circuitry, thick- and thinfilm technology and active laser trimming gives the AD362 extensive applications versatility along with full 12 -bit accuracy.

The AD362 contains two 9-channel multiplexers, a differential amplifier, a sample-and-hold with high-speed output amplifier, a channel address latch and control logic. The multiplexers may be connected to the differential amplifier in either an 8 -channel differential or 16 -channel single-ended configuration. A unique feature of the AD362 is an internal user-controllable analog switch that connects the multiplexers in either a singleended or differential mode. This allows a single device to perform in either mode without hard-wire programming and permits a mixture of single-ended and differential sources to be interfaced by dynamically switching the input mode control.
The sample-and-hold mode control is designed to connect directly to the "Status" output of an analog to digital converter so that a convert command to the ADC will automatically put the sample-and-hold into the "Hold" mode. A precision hold capacitor is included with each AD362. The AD362 output amplifier is capable of driving the unbuffered analog input of most high-speed, 12-bit successive-approximation ADCs. Interface is thereby reduced to two simple connections with no additional components required.

When used with a 12 -bit, 25 -microsecond ADC such as the $\mathrm{AD} 572, \mathrm{AD} 574$ or AD ADC80, system throughput rate is as high as 30 kHz at full rated accuracy. The AD 362 KD is specified for operation over a 0 to $+70^{\circ} \mathrm{C}$ temperature range while the AD362SD operates to specification from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Processing to MIL-STD-883, Class B is available for the AD362SD. Both grades are packaged in a hermetic, electrostatically shielded 32 -pin metal dual-in-line package.

[^24]

## PRODUCT HIGHLIGHTS

1. The AD362, when used with a precision analog to digital converter, forms a complete, accurate, high-speed data acquisition system.
2. The 16 -input channels may be configured in single-ended, differential or a mixture of both modes. Mode switching is provided by a user-controllable internal analog switch.
3. Multiplexers, differential amplifier, sample-and-hold and high-speed output buffer provide complete analog interfacing capabilities.
4. Internal channel address latches are provided to facilitate interfacing the AD362 to data, address or control buses.
5. All grades of the AD362 are hermetically sealed in rugged metal DIP packages.
6. A precision hold capacitor is provided with each AD362.
7. The AD362SD is specified over the entire military temperature range, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Processing to MIL-STD883, Class B is available.

| MODEL | AD362KD | AD362SD/AD362SD-883 ${ }^{1}$ |
| :---: | :---: | :---: |
| ANALOG INPUTS |  |  |
| Number of Inputs | 16 Single-Ended or 8 Differential (Electronically Selectable) | * |
| Input Voltage Rangè, Linear |  |  |
| $\mathrm{T}_{\min }$ to $\mathrm{T}_{\text {max }}$ | $\pm 10 \mathrm{~V} \mathrm{~min}$ | * |
| Input (Bias) Current, Per Channel | $\pm 50 \mathrm{nA}$ max | * |
| Input Impedance |  |  |
| On Channel | $10^{10} \Omega, 100 \mathrm{pF}$ | * |
| Off Channel | $10^{10} \Omega, 10 \mathrm{pF}$ | * |
| Input Fault Current (Power Off or On) | 20mA, max, Internally Limited | * |
| Common Mode Rejection |  |  |
| Differential Mode | $70 \mathrm{~dB} \min (80 \mathrm{~dB}$ typ) @ $1 \mathrm{kHz}, 20 \mathrm{~V}$ p-p | * |
| Mux Crosstalk (Interchannel, |  |  |
| Offset, Channel to Channel | $\pm 2.5 \mathrm{mV}$ max | * |
| ACCURACY |  |  |
| Gain Error, $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\max }$ | $\pm 0.02 \%$ FSR, max | * |
| Offset Error, $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 4 \mathrm{mV}$ | * |
| Linearity Error | $\pm 0.005 \%$ max | * |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 0.01 \%$ max | * |
| Noise Error | 1 mV p-p, 0.1 to $1 \mathrm{MHz}, \max$ | * |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | 2 mV p-p, 0.1 to $1 \mathrm{MHz}, \max$ | * |
| TEMPERATURE COEFFICIENTS |  |  |
| Gain, $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 4 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max | $\pm 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max |
| Offset, $\pm 10 \mathrm{~V}$ Range, $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max | $\pm 1.5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max |
| SAMPLE AND HOLD DYNAMICS |  |  |
| Aperture Delay | 100ns max ( 50 ns typ) | * |
| Aperture Uncertainty | 500ps max (100ps typ) | * |
| Acquisition Time, for 20 V Step to |  |  |
| Feedthrough | $-70 \mathrm{~dB} \max (-80 \mathrm{~dB}$ typ) @ 1 kHz | * |
| Droop Rate | $2 \mathrm{mV} / \mathrm{ms} \mathrm{max}$ ( $1 \mathrm{mV} / \mathrm{ms} \mathrm{typ}$ ) | * |
| DIGITAL INPUT SIGNALS ${ }^{2}$ |  |  |
| Input Channel Select (Pins 28-31) | 4-Bit Binary, Channel Address | * |
|  | 1LS TTL Load | * |
| Channel Select Latch (Pin 32) | " 1 ": Latch Transparent | * |
|  | " 0 ": Latched | * |
|  | 8LS TTL Loads | * |
| Single Ended/Differential Mode Select (Pin 1) | " 0 ": Single-Ended Mode | * |
|  | " 1 ": Differential Mode | * |
|  | 3TTL Loads | * |
| Sample and Hold Command (Pin 13) | "0": Sample Mode | * |
|  | "1": Hold Mode | * . |
|  | 1TTL Load | * |
| POWER REQUIREMENTS |  |  |
| Supply Voltages/Currents | +15V, $\pm 5 \%$ @ 30mA max | * , |
|  | $-15 \mathrm{~V}, \pm 5 \%$ @ 30mA max | * |
|  | $+5 \mathrm{~V}, \pm 5 \%$ @ 40mA max | * |
| Total Power Dissipation | 1.1 Watts max | * |
| TEMPERATURE RANGE |  |  |
| Specification | 0 to $+70^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage | $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}^{3}$ | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

## NOTES:

${ }^{1}$ The AD362 is available processed and screened to the requirements of MIL-STD-883, Class B.
When ordering, specify "AD362SD/883B".
${ }^{2}$ One TTL Load is defined as $I_{I L}=-1.6 \mathrm{~mA} \max$ @ $\mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V}, \mathrm{I}_{\mathrm{IH}}=40 \mu \mathrm{~A} \max$ (a) $\mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{~V}$.
One LS TTL Load is defined as $\mathrm{I}_{\text {IL }}=-0.36 \mathrm{~mA} \max { }^{\left({ }^{\circ}\right.} \mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V}, \mathrm{I}_{\mathrm{IH}}=20 \mu \mathrm{~A} \max$ @ $\mathrm{V}_{\mathrm{IH}}=2.7 \mathrm{~V}$.
${ }^{3} \mathrm{AD} 362 \mathrm{KD}$ External Hold Capacitor is limited to $+85^{\circ} \mathrm{C}$; AD362 device itself may be stored at up to $+150^{\circ} \mathrm{C}$.
*Specifications same as AD362KD.
Specifications subject to change without notice.
$\square$

AD362 PIN FUNCTION DESCRIPTION

ngle-End/Differential Mode Select
Single-Ended Mode
Digital Ground
Positive Digital Power Supply, +5 V
"High" Analog Input, Channel 7
"High" Analog Input, Channel 6
"High" Analog Input, Channel 5
"High" Analog Input, Channel 4
"High" Analog Input, Channel 3
"High" Analog Input, Channel 2
"High" Analog Input, Channel 1
"High" Analog Input, Channel 0
Hold Capacitor (Provided)
".:
"1" Hold Mode
Normally Connected to ADC Status
Offet Adjust (See Figure 5)
Analog Output
Normally Connected to ADC
"Analog In"
Analog Ground
"High" ("Low") Analog Input, Channel 15 (7)
"High" ("Low") Analog Input, Channel 14 (6)
Negative Analog Power Supply, -15 V
Positive Analog Power Supply, +15 V
"High" ("Low") Analog Input, Channel 13 (5)
"High" ("Low") Analog Input, Channel 12 (4)
"High" ("Low") Analog Input, Channel 11 (3)
"High" ("Low") Analog Input, Channel 10 (2)
"High" ("Low") Analog Input, Channel 9 (1)
"High" ("Low") Analog Input, Channel 8 (0)
Input Channel Select, Address Bit AE
Input Chanl Sele Address Bit A1

Input Channel Select, Address Bit A2
" 0 ": Latched
" 1 ": Latch Transparent

Figure 1. AD362 Analog Input Section Functional Block
Diagram and Pinout

Figure 2. AD362 with ADC as a Complete Data Acquisition System


## ABSOLUTE MAXIMUM RATINGS

(ALL MODELS)

| +V, Digital Supply | +5.5 V |
| :--- | :--- |
| +V, Analog Supply | +16 V |
| -V, Analog Supply | -16 V |
| $\mathrm{~V}_{\mathrm{IN}}$, Signal | $\pm \mathrm{V}$, Analog Supply |
| $\mathrm{V}_{\mathrm{IN}}$, Digital | 0 to +V, Digital Supply |
| A $_{\mathrm{GND}}$ to $\mathrm{D}_{\mathrm{GND}}$ | $\pm 1 \mathrm{~V}$ |



## AD362 ORDERING GUIDE

|  | Specification <br> Temp Range | Max Gain <br> TC |
| :--- | :--- | :--- |
| Model | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 4 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| AD 362 KD | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| AD 362 SD | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{AD} 362 \mathrm{SD} /$ |  |  |
| 883B |  |  |
| NOTE: D Suffix $=$ Dual-In-Line package designator. |  |  |

## AD362 DESIGN

The AD362 consists of two 8 -channel multiplexers, a differential amplifier, a sample-and-hold with high-speed output buffer, channel address latches and control logic as shown in Figure 1. The multiplexers can be connected to the differential amplifier in either an 8 -channel differential or 16 -channel single-ended configuration. A unique feature of the AD362 is an internal analog switch controlled by a digital input that performs switching between single-ended and differential modes. This feature allows a single AD362 to perform in either mode without external hard-wire interconnections. Of more significance is the ability to serve a mixture of both single-ended and differential sources with a single AD362 by dynamically switching the input mode control.
Multiplexer channel address inputs are interfaced through a level-triggered ("transparent") input register. With a Logic " 1 " at the Channel Select Latch input, the address signals feed through the register to directly select the appropriate input channel. This address information can be held in the register by placing a Logic " 0 " on the Channel Select Latch input. Internal logic monit ors the status of the Single-Ended/Differential Mode input and addresses the multiplexers accordingly.
A differential amplifier buffers the multiplexer outputs while providing high input impedance in both differential and singleended modes. Amplifier gain and common mode rejection are actively laser-trimmed.
The sample-and-hold is a high speed monolithic device that can also function as a gated operational amplifier. Its uncommitted differential inputs allow it to serve a second role as the output subtractor in the differential amplifier. This eliminates one amplifier and decreases drift, settling time and power consumption. A Logic " 1 " on the Sample-and-Hold Command input will cause the sample-and-hold to "freeze" the analog signal while the ADC performs the conversion. Normally the Sample-and-Hold Command is connected to the ADC Status output which is at Logic " 1 " during conversion and Logic " 0 " between conversions. For slowly-changing inputs, throughput speed may be increased by grounding the Sample-and-Hold Command input instead of connecting it to the ADC status.
A Polystyrene hold capacitor is provided with each commercial temperature range device (AD362KD) while a'Teflon capacitor is provided with units intended for operation at temperatures up to $125^{\circ} \mathrm{C}$ (AD362SD). Use of an external capacitor allows the user to make his own speed/accuracy tradeoff; a smaller capacitor will allow faster sample-and-hold response but will decrease accuracy while a larger capacitor will increase accuracy at slower conversion rates.
The output buffer is a high speed amplifier whose output impedance remains low and constant at high frequencies. Therefcre, the AD362 may drive a fast, unbuffered, precision ADC without loss of accuracy.
The AD362 is constructed on a substrate that includes thickfilm resistors for non-critical applications such as input protection and biasing. A separately-mounted laser-trimmed thinfilm resistor network is used to establish accurate gain and high common-mode rejection. The metal package affords electromagnetic and electrostatic shielding and is hermetically welded at low temperatures. Welding eliminates the possibility of contamination from solder particles or flux while low temperature sealing maintains the accuracy of the laser-trimmed thin-film resistors.

## THEORY OF OPERATION

Concept
The AD362 is intended to be used in conjunction with a highspeed precision analog-to-digital converter to form a complete data acquisition system (DAS) in microcircuit form. Figure 2 shows a general AD362-with-ADC DAS application.

By dividing the data acquisition task into two sections, several important advantages are realized. Performance of each design is optimized for its specific function. Production yields are increased thus decreasing costs. Furthermore, the standard configuration packages plug into standard sockets and are easier to handle than larger packages with higher pin counts.

## System Timing

Figure 3 is a timing diagram for the AD362 connected as shown in Figure 2 and operating at maximum conversion rate. The ADC is assumed to be a conventional 12 bit type such as the AD572 or AD ADC80.


Figure 3. DAS Timing Diagram
The normal sequence of events is as follows:

1. The appropriate Channel Select Address is latched into the address register. Time is allowed for the multiplexers to settle.
2. A Convert Start command is issued to the ADC which, in response, indicates that it is "busy" by placing a Logic " 1 " on its Status line.
3. The ADC Status controls the sample-and-hold. When the ADC is "busy", the sample-and-hold is in the Hold mode.
4. The ADC goes into its conversion routine. Since the sample-and-hold is holding the proper analog value, the address may be updated during conversion. Thus multiplexer settling time can coincide with conversion and need not affect throughput rate.
5. The ADC indicates completion of its conversion by returning Status to Logic " 0 ". The sample-and-hold returns to the Sample mode.
6. If the input signal has changed full-scale (different channels may have widely-varying data) the sample-and-hold will typically require 10 microseconds to "acquire" the next input to sufficient accuracy for 12 -bit conversion.
After allowing a suitable interval for the sample-and-hold to stabilize at its new value, another Convert Start command may be issued to the ADC.

FEATURES<br>Versatility<br>Complete System in Reliable IC Form<br>Small Size<br>16 Single-Ended or 8 Differential Channels with Switchable Mode Control<br>Military/Aerospace Temperature Range: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (AD363S) MIL-STD-883B Processing Available<br>Versatile Input/Output/Control Format<br>Short-Cycle Capability<br>Performance<br>True 12-Bit Operation: Nonlinearity $\leqslant \pm 0.012 \%$<br>Guaranteed No Missing Codes Over Temperature Range<br>High Throughput Rate: 30 kHz<br>Low Power: 1.7W<br>Value<br>Complete: No Additional Parts Required<br>Reliable: Hybrid IC Construction, Hermetically Sealed. All Inputs Fully Protected<br>Precision $+10.0 \pm 0.005$ Volt Reference for External Application<br>\section*{Fast Precision Buffer Amplifier for External Application Low Cost}

## PRODUCT DESCRIPTION

The AD363 is a complete 16 channel, 12 -bit data acquisition system in integrated circuit form. By applying large-scale linear and digital integrated circuitry, thick and thin film hybrid technology' and active laser trimming, the AD363 equals or exceeds the performance and versatility of previous modular designs.
The AD363 consists of two separate functional blocks. Each in hermetically-sealed 32 pin dual-in-line packages. The analog input section contains two eight-channel multiplexers, a differential amplifier, a sample-and-hold, a channel address register and control logic. The multiplexers may be connected to the differential amplifier in either an 8 -channel differential or 16 -channel single-ended configuration. A unique feature of the AD363 is an internal user-controllable analog switch that connects the multiplexers in either a single-ended or differential mode. This allows a single device to perform in either mode without hard-wire programming and permits a mixture of single-ended and differential sources to be interfaced to an AD363 by dynamically switching the input mode control.

[^25]The Analog-to-Digital Converter Section contains a complete 12 -bit successive approximation a nalog-to-digital converter, including internal clock, precision 10 volt reference, compara-
tor, buffer amplifier and a proprietary-design 12 -bit $\mathrm{D} / \mathrm{A}$ conincluding internal clock, precision 10 volt reference, compara-
tor, buffer amplifier and a proprietary-design 12-bit D/A converter. Active laser trimming of the reference and D/A converter results in maximum linearity errors of $\pm 0.012 \%$ while performing a 12 -bit conversion in 25 microseconds.
Analog input voltage ranges of $\pm 2.5, \pm 5.0, \pm 10,0$ to +5 and 0 to +10 volts are user-selectable. Adding flexibility and value are the precision 10 volt reference (active-trimmed to a tolerance of $\pm 5 \mathrm{mV}$ ) and the internal buffer amplifier, both of which may be used for external applications. All digital signals are
TTL/DTL compatible and output data is positive-true in para TTL/DTL compatible and output data is positive-true in parallel and serial form.

System throughput rate is as high as 30 kHz at full rated accuracy. The AD 363 K is specified for operation over a 0 to $+70^{\circ} \mathrm{C}$ temperature range while the AD 363 S operates to specification from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Processing to MIL-STD-883B is available for the AD363S. Both device grades are guaranteed to have no missing codes over their specified temperature ranges.


| MODEL | AD363K | AD363S |
| :---: | :---: | :---: |
| ANALOG INPUTS |  |  |
| Number of Inputs | 16 Single-Ended or 8 Differential (Electronically Selectable) | * |
| Input Voltage Ranges |  |  |
| Bipolar | $\pm 2.5 \mathrm{~V}, \pm 5.0 \mathrm{~V}, \pm 10.0 \mathrm{~V}$ | * |
| Unipolar | 0 to $+5 \mathrm{~V}, 0$ to +10 V | * |
| Input (Bias) Current, Per Channel | $\pm 50 \mathrm{nA}$ max | * |
| Input Impedance |  |  |
| On Channel | $10^{10} \Omega, 100 \mathrm{pF}$ | * |
| Off Channel | $10^{10} \Omega, 10 \mathrm{pF}$ | * |
| Input Fault Current (Power Off or On) | 20 mA , max, Internally Limited | * |
| Common Mode Rejection Differential Mode | 70 dB min (80dB typ) @ $1 \mathrm{kHz}, 20 \mathrm{~V}$ p-p | * |
| Mux Crosstalk (Interchannel, |  |  |
| Any Off Channel to Any On Channel) | -80dB max (-90dB typ) @ $1 \mathrm{kHz}, 20 \mathrm{~V}$ p-p | * |
| RESOLUTION | 12 BITS | * |
| ACCURACY |  |  |
| Gain Error ${ }^{1}$ | $\pm 0.05 \%$ FSR (Adj. to Zero) | * |
| Unipolar Offset Error | $\pm 10 \mathrm{mV}$ (Adj to Zero) | * |
| Bipolar Offset Error | $\pm 20 \mathrm{mV}$ (Adj to Zero) | * |
| Linearity Error | $\pm 1 / 2$ LSB max | * |
| Differential Linearity Error | $\pm 1 \mathrm{LSB} \max ( \pm 1 / 2 \mathrm{LSB}$ typ) | * |
| Relative Accuracy | $\pm 0.025 \% \mathrm{FSR}$ | * |
| Noise Error | 1 mV p-p, 0 to 1 MHz | * |
| TEMPERATURE COEFFICIENTS |  |  |
| Gain | $\pm 30 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \left( \pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right.$ typ) | $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \left( \pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right.$ typ) |
| Offset, $\pm 10 \mathrm{~V}$ Range | $\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \left( \pm 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \text { typ }\right)$ | $\pm 8 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \left( \pm 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right.$ typ $)$ |
| Differential Linearity | No Missing Codes Over Temperature Range |  |
| SIGNAL DYNAMICS |  |  |
| Conversion Time ${ }^{2}$ | $25 \mu \mathrm{~s}$ max ( $22 \mu \mathrm{styp}$ ) | * |
| Throughput Rate, Full Rated Accuracy | 25 kHz min ( 30 kHz typ) | * |
| Sample and Hold |  |  |
| Aperture Delay | 100ns max (50ns typ) | * |
| Aperture Uncertainty | 500ps max (100ps typ) | * |
| Acquisition Time |  |  |
| To $\pm 0.01 \%$ of Final Value | $18 \mu \mathrm{~s} \max (10 \mu \mathrm{~s}, \mathrm{typ})$ | * |
| for Full Scale Step |  | - |
| Feedthrough | $-70 \mathrm{~dB} \max (-80 \mathrm{~dB} \text { typ) @ } 1 \mathrm{kHz}$ | * |
| Droop Rate | $2 \mathrm{mV} / \mathrm{ms} \max$ ( $1 \mathrm{mV} / \mathrm{ms}$ typ) | * |
| DIGITAL INPUT SIGNALS ${ }^{3}$ |  |  |
| Convert Command (to ADC Section, Pin 21) | Positive Pulse, 200ns min Width. Leading Edge (" 0 " to " 1 ") Resets Register, Trailing Edge (" 1 " to " 0 ") Starts Conversion. <br> 1TTL Load | * |
| Input Channel Select (To Analog |  |  |
| Input Section, Pins 28-31) | 4 Bit Binary, Channel Address. | * |
|  | 1LS TTL Load | * |
| Channel Select Latch (To Analog Input Section, Pin 32) |  |  |
|  | "1" Latch Transparent | * |
|  | "0" Latched | * |
|  | 4LS TTL Loads | * |
| Sample-Hold Command (To Analog |  |  |
| Input Section Pin 13 Normally | "0" Sample Mode | * |
| Connected To ADC ''Status', | "1" Hold Mode | * |
| Pin 20) | 2LS TTL Loads | * * |
| Short Cycle (To ADC Section Pin 14) |  |  |
|  | Connect to Output Bit $n+1$ For $n$ Bits Resolution. | * |
|  | 1TTL Load | * |
| Single Ended/Differential Mode Select (To Analog Input Section, Pin 1) |  |  |
|  | " 0 ": Single-Ended Mode | * |
|  | "1": Differential Mode | * |
|  | 3TTL Loads | * |


| MODEL | AD363K | AD363S |
| :---: | :---: | :---: |
| DIGITAL OUTPUT SIGNALS ${ }^{3}$ <br> (All Codes Positive True) <br> Parallel Data |  |  |
|  |  |  |
|  |  |  |
| Unipolar Code | Binary | * |
| Bipolar Code | Offset Binary/Two's Complement | * |
| Output Drive | 2TTL Loads | * |
| Serial Data (NRZ Format) |  |  |
| Unipolar Code | Binary | * |
| Bipolar Code | Offset Binary | * |
| Output Drive | 2 TTL Loads | * . |
| Status ( $\overline{\text { Status }}$ ) | Logic " 1 " ("0") During Conversion | * |
| Output Drive | 2TTL Loads | * |
| Internal Clock |  |  |
| Output Drive | 2TTL Loads | * |
| Frequency | 500 kHz | * |
| INTERNAL REFERENCE VOLTAGE | $+10.00 \mathrm{~V}, \pm 10 \mathrm{mV}$ | * |
| Max External Current | $\pm 1 \mathrm{~mA}$ | * |
| Voltage Temp. Coefficient | $\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}, \max$ | * |
| POWER REQUIREMENTS |  |  |
| Supply Voltages/Currents | $+15 \mathrm{~V}, \pm 5 \%$ @ $+45 \mathrm{~mA} \max (+38 \mathrm{~mA}$ typ) | * |
|  | $-15 \mathrm{~V}, \pm 5 \%$ @ $-45 \mathrm{~mA} \max (-38 \mathrm{~mA}$ typ) | * |
|  | $+5 \mathrm{~V}, \pm 5 \%$ @ $+136 \mathrm{~mA} \mathrm{max}(+113 \mathrm{~mA}$ typ) | * |
| Total Power Dissipation | 2 watts max ( 1.7 watts typ) | * |
| TEMPERATURE RANGE |  |  |
| Specification |  | $-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}$ |
| Storage | $-55^{\circ} \mathrm{C}$ to $+85{ }^{\circ} \mathrm{C}^{4}$ | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

NOTES:
${ }^{1}$ With $500 \Omega, 1 \%$ fixed resistor in place of Gain Adjust pot.
${ }^{2}$ Conversion time of ADC Section.
${ }^{3}$ One TTL Load is defined as $\mathrm{I}_{\mathrm{IL}}=-1.6 \mathrm{~mA} \max$ @ $\mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V}, \mathrm{I}_{I \mathrm{H}}=40 \mu \mathrm{~A}$ max @ $\mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{~V}$.
${ }_{4}$ One LS TTL Load is defined as $\mathrm{I}_{\text {IL }}=-0.36 \mathrm{~mA} \max @ \mathrm{~V}_{\mathrm{IL}}=0.4 \mathrm{~V}, \mathrm{I}_{\mathrm{IH}}=20 \mu \mathrm{~A}$ max @ $\mathrm{V}_{\mathrm{IH}}=2.7 \mathrm{~V}$.
${ }^{4} \mathrm{AD} 363 \mathrm{~K}$ External Hold Capacitor is limited to $+85^{\circ} \mathrm{C}$; Analog Input Section and ADC Section may be stored at up to $+150^{\circ} \mathrm{C}$.
*Specifications same as AD363K.
Specifications subject to change without notice.


AD363 Analog Input Section Functional Block
Diagram and Pinout -


AD363 ADC Section (AD572) Functional Diagram and Pinout

| ANALOG INPUT SECTION |  | ANALOG TO DIGITAL CONVERTER SECTION |  |
| :---: | :---: | :---: | :---: |
| Pin <br> Number | Function | Pin <br> Number | Function |
| 1 | Single-End/Differential Mode Select <br> " 0 ": Single-Ended Mode <br> " 1 ": Differential Mode | $\begin{aligned} & 1 \\ & 2 \\ & 3 \end{aligned}$ | Data Bit 12 (Least Significant Bit) Out Data Bit 11 Out <br> Data Bit 10 Out |
| 2 | Digital Ground | 4 | Data Bit 9 Out |
| 3 | Positive Digital Power Supply, +5V | 5 | Data Bit 8 Out |
| 4 | "High" Analog Input, Channel 7 | 6 | Data Bit 7 Out |
| 5 | "High" Analog Input, Channel 6 | 7 | Data Bit 6 Out |
| 6 | "High" Analog Input, Channel 5 | 8 | Data Bit 5 Out |
| 7 | "High" Analog Input, Channel 4 | 9 | Data Bit 4 Out |
| 8 | "High" Analog Input, Channel 3 | 10 | Data Bit 3 Out |
| 9 | "High" Analog Input, Channel 2 | 11 | Data Bit 2 Out |
| 10 | "High" Analog Input, Channel 1 | 12 | Data Bit 1 (Most Significant Bit) Out |
| 11 | "High" Analog Input, Channel 0 | 13 | $\overline{\text { Data Bit } 1}$ ( $\overline{\mathrm{MSB}}$ ) Out |
| 12 | Hold Capacitor (Provided) | 14 | Short Cycle Control |
| 13 | Sample-Hold Command |  | Connect to +5 V for 12 Bits |
|  | "0": Sample Mode |  | Connect to Bit ( $\mathrm{n}+1$ ) Out for n Bits |
|  | " 1 ": Hold Mode | 15 | Digital Ground |
|  | Normally Connected to ADC Pin 20 | 16 | Positive Digital Power Supply, +5 V |
| 14 | Offset Adjust (See Figure 6) | 17 | $\overline{\text { Status Out }}$ |
| 15 | Offset Adjust (See Figure 6) |  | " 0 ": Conversion in Progress |
| 16 | Analog Output |  | (Parallel Data Not Valid) |
|  | Normally Connected to ADC. "Analog In" |  | 1": Conversion Complete <br> (Parallel Data Valid) |
| 17 | Analog Ground | 18 | +10Volt Reference Out |
| 18 | "High" ('LLow") Analog Input, Channel 15 (7) | 19 | Clock Out (Runs During Conversion) |
| 19 | "High" ("Low") Analog Input, Channel 14 (6) | 20 | Status Out - |
| 20 | Negative Analog Power Supply, -15 V |  | "0": Conversion Complete |
| 21 | Positive Analog Power Supply, +15V |  | (Parallel Data Valid) |
| 22 | "High" ("Low") Analog Input, Channel 13 (5) |  | " 1 ": Conversion in Progress |
| 23 | "High" ("Low") Analog Input, Channel 12 (4) |  | (Parallel Data Not Valid) |
| 24 | "High" ("Low") Analog Input, Channel 11 (3), | 21 | Convert Start In |
| 25 | "High" ("Low") Analog Input, Channel 10 (2) |  | Reset Logic : |
| 26 | "High" ("Low") Analog Input, Channel 9 (1) |  | Start Convert : $\downarrow$ |
| 27 | "High" ("Low") Analog Input, Channel 8 (0) | 22 | Comparator In |
| 28 | Input Channel Select, Address Bit AE | 23 | Bipolar Offset |
| 29 | Input Channel Select, Address Bit A0 |  | Open for Unipolar Inputs |
| 30 | Input Channel Select, Address Bit A1 |  | Connect to ADC Pin 22 for |
| 31 | Input Channel Select, Address Bit A2 |  | Bipolar Inputs |
| 32 | Input Channel Select Latch |  | (See Figure 8) |
|  | "0") Latched | 24 | 10 V Span R In (See Figure 7) |
|  | "1": Latch "Transparent" | 25 | 20V Span R In (See Figure 8) |
|  |  | 26 | Analog Ground |
|  |  | 27 | Gain Adjust (See Figures 7 and 8) |
|  |  | 28 | Positive Analog Power Supply, +15V |
|  |  | 29 | Buffer Out (For External Use) |
|  |  | 30 | Buffer In (For External Use) |
|  |  | 31 | Negative Analog Power Supply, -15V |
|  |  | 32 | Serial Data Out <br> Each Bit Valid On Trailing ( $\qquad$ <br> Edge Clock Out, ADC Pin 19 |

Fast, Complete, 16-Channel uP Compatible 12-Bit Data Acquisition System

ADVANCED TECHNICAL DATA<br>FEATURES<br>Complete Data Acquisition System in 2-Package IC Form<br>Full 8- or 16-Bit Microprocessor Bus Interface<br>16 Single-Ended or 8 Differential Channels with Switchable Mode Control<br>True 12-Bit Operation: Nonlinearity $\leqslant \pm 0.012 \%$<br>Guaranteed No Missing Codes Over Specified Temperature Range<br>High Throughput Rate: 20kHz<br>Fast Successive Approximation Conversion: 25 $\mu \mathrm{s}$<br>Buried Zener Reference for Long-Term Stability and Low Gain TC<br>Small Size: Requires Only 2.8 Square Inches<br>Short-Cycle Capability<br>Low Power: 1.4 Watts<br>Military/Aerospace Temperature Range: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ MIL-STD-883 Class B Processing Available

## PRODUCT DESCRIPTION

The AD364 is a complete 16 channel, microprocessor compatible, 12-bit data acquisition system in integrated circuit form. The AD364 design is implemented with linear compatible LSI chips, active laser trimming and hybrid technology resulting in maximum performance and flexibility.
The AD364 consists of two separate functional blocks, each in a hermetically sealed dual-in-line package. The analog input section contains two eight-channel multiplexers, a differential amplifier, a sample-and-hold, a channel address register and control logic. The multiplexers may be connected to the differential amplifier in either an 8 -channel differential or 16 channel single-ended configuration. A unique feature of the AD364 is an internal user-controllable analog switch that connects the multiplexers in either a single-ended or differential mode. This allows a single device to perform in either mode without hard-wire programming and permits a mixture of single-ended and differential sources to be interfaced to an AD364 by dynamically switching the input mode control.

The ADC section contains a complete 12 -bit successive approximation ADC, including internal clock, precision 10 volt reference, comparator and bus interface. The ADC uses the newly-developed LCI (Linear-Compatible Integrated Injection Logic) process to provide the low power logic necessary to make a high speed 12 -bit ADC and 3 -state output buffer circuitry for direct interface to an 8 -, 12 - or 16 -bit microprocessor bus.


The AD364 is available in 4 different grades. The AD364J and K grades are specified for operation over the 0 to $+70^{\circ} \mathrm{C}$ temperature range. The AD364S, T are specified for the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ range.

## PRODUCT HIGHLIGHTS

1. The precision laser-trimmed scaling and bipolar offset resistors provide three calibrated ranges; 0 to +10 volts unipolar, or -5 to +5 and -10 to +10 volts bipolar. Typical bipolar offset and full scale calibration errors of $\pm 0.05 \%$ can be trimmed to zero each with one external component.
2. The internal buried zener reference is trimmed to 10.00 volts with a $\pm 1 \%$ maximum error and $15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typical TC. The reference is available externally and can drive up to 1.5 mA beyond that required for the reference and bipolar offset resistors.
3. The AD364 interfaces to most popular microprocessors with an 8-, 12-, or 16 -bit bus without external buffers or peripheral interface controllers. Multiple-mode three-state output buffers connect directly to the data bus while the read and convert commands are taken from the control bus. The 12 bits of output data can be read either as one 12 -bit word or as two 8 -bit bytes (one with 8 data bits, the other with 4 data bits and 4 trailing zeros).
[^26]| PARAMETER | AD364J | AD364K | AD364S | AD364T | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG INPUTS |  |  |  |  |  |
| Number of Inputs | 16 Single-Ended or 8 Differential (Electronically Selectable) |  |  |  |  |
| Input Voltage Range |  |  |  |  |  |
| $\mathrm{T}_{\min }$ to $\mathrm{T}_{\text {max }}$ | $\pm 10$ | * | * | * | V |
| Input (Bias) Current per Channel | $\pm 50$ | * | * | * | $n A$ max |
| Input Impedance ON Channel | $10^{10} / 100$ | * | * | * | $\Omega / \mathrm{pF}$ |
| OFF Channel | $10^{10} / 10$ | * | * | * | $\Omega / \mathrm{pF}$ |
| Input Fault Current (Power ON or OFF) | 20 | * | * | * | mA max (Internally |
| Common Mode Rejection Differential Mode $1 \mathrm{kHz} 20 \mathrm{Vp}-\mathrm{p}$ | $70 \mathrm{~min}(80$ typ $)$ | * | * | * | Limited) $\mathrm{dB}$ |
| Mux Cross Talk (Any OFF Channel to Any ON Channel) 1 kHz |  |  |  |  |  |
| 20 V p-p | -80 max (-90 typ) | * | * | * |  |
| Offset, Channel to Channel | $\pm 5$ | * * | * | * | $m \mathrm{~V}$ max |
| ACCURACY |  |  |  |  |  |
| Gain Error ${ }^{1}$ | 0.3 | * | * | * | \% of FSR |
| Unipolar Offset Error ${ }^{2}$ | $\pm 10$ | $\pm 8$ | * | ** | mV |
| Bipolar Offset Error ${ }^{2}$ | $\pm 50$ | $\pm 20$ | * | ** | mV |
| Linearity Error | 0.024 | 0.012 | * | ** | \% of FSR max |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | 0.024 | 0.012 | * | ** | \% of FSR max |
| Differential Linearity Error | 0.024 | 0.012 | * | ** | \% of FSR max |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | 0.024 | 0.012 | * | * | \% of FSR max |
| Noise Error | 1 mV p-p 0.1 Hz to 1 MHz | * | * | * |  |
| TEMPERATURE COEFFICIENTS |  |  |  |  |  |
| Gain | 54 | 31 | * | ** | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Offset ( $\pm 10 \mathrm{~V}$ Range) |  | 7 | - | ** | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Operating Temperature Range | 0 to $+70^{\circ} \mathrm{C}$ | * | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | *** | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| SIGNAL DYNAMICS |  |  |  |  |  |
| Conversion Time | 32 max ( 25 typ) | * | * | * | $\mu \mathrm{s}$ |
| Throughput Rate, Full Accuracy | 20 min ( 25 typ ) | * | * | * | kHz |
| Sample Hold |  |  |  |  |  |
| Aperture Delay | 100 max ( 50 typ ) | * | * | * | ns |
| Aperture Uncertainty | 500 max (100 typ) | * - | * | * | ps |
|  |  |  |  |  |  |
| To $0.01 \%$ of Final Value |  |  |  |  |  |
| For Full Scale Step | 18 max (10 typ) | * | * | * | $\mu \mathrm{s}$ |
| Feedthrough at 1 kHz | -70 max (-80 typ) | * | * | * | dB |
| Droop Rate | 2 max (1 typ) | * | * . | * | $\mathrm{mV} / \mathrm{ms}$ |
| DIGITAL INPUT SIGNALS |  |  |  |  |  |
| Analog Input Section |  |  |  |  |  |
| Input Channel Select | 4 Bit Binary Address <br> 1 LS TTL Load | * | * | * |  |
| Channel Select Latch | "1" Latch Transparent | * | * | * |  |
|  | " 0 " Latched | * | * | * |  |
|  | 4 LS TTL Loads | * | * . | * | . |
| Single Ended/Differential | " 0 " Single Ended | * | * | * - |  |
| Mode Select | "1" Differential | * | * . | * |  |
|  | 3TTL Loads | * | * | * |  |
| Sample and Hold Command | " 0 " Sample Mode | * | * | * |  |
|  | "1" Hold Mode | * | * | * |  |
|  | 1TTL Load | * | * | * |  |
| ADC Section ${ }^{3} 4.5 \leqslant V_{\mathrm{L}} \leqslant 5.5$ |  |  |  |  |  |
| Logic Input Threshold |  |  |  |  |  |
|  |  |  |  |  |  |
| Logic " 1 " | 2.0 | * | * | * | V min |
| Logic " 0 " | 0.8 | * | * | * | $V$ max |
| Logic Input Current |  |  |  |  |  |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ |  |  |  |  |  |
| Logic " 1 " | $10^{\circ}$ | * | * | * | $\mu \mathrm{A}$ max |
| Logic "0" | 10 | * | * | * | $\mu \mathrm{A}$ max |


| PARAMETER | AD364J | AD364K | AD364S | AD364T | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL OUTPUT SIGNALS |  |  |  |  |  |
| Logic Outputs $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ |  |  |  |  |  |
| Sink Current $\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}$ | 1.6 | * | * | * | mA min |
| Source Current $\mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}$ | 0.5 | * | * | * | mA min |
| Output Leakage When In |  |  |  |  |  |
| Three State | $\pm 40$ | * | * | * | $\mu \mathrm{A}$ max |
| Output Coding . . . . . . |  |  |  |  |  |
| Unipolar | Positive True Binary | * | * | * |  |
| Bipolar | Positive True Offset |  |  |  |  |
|  | Binary | * | * | * |  |
| . POWER REQUIREMENTS |  |  |  |  |  |
| Supply Voltages/Currents | +15V, $\pm 5 \%$ @ 36 mA max | * | * | * |  |
|  | $-15 \mathrm{~V}, \pm 5 \%$ @ 65 mA max | * | * | * |  |
|  | +5V, $\pm 5 \%$ @ 75 mA max | * | * | * |  |

${ }^{1}$ With $50 \Omega$ resistor from REF IN to REF OUT. Adjustable to zero.
${ }^{2}$ Adjustable to zero.
${ }^{3} 12 / \overline{8}$ line must be hard wired to $V_{\text {LOGIC }}$ or digital common.
*Specifications same as AD364J.

- "Specifications same as AD364K.
***Specifications same as AD364S.
Specifications subject to change without notice.


## ABSOLUTE MAXIMUM RATINGS

 (ALL MODELS)| +V, Digital Supply | +5.5 V |
| :--- | :--- |
| +V, Analog Supply | +16 V |
| -V, Analog Supply | -16 V |
| $\mathrm{~V}_{\mathrm{IN}}$, Signal | $\pm \mathrm{V}$, A nalog Supply |
| $\mathrm{V}_{\mathrm{IN}}$, Digital | 0 to +V, Digital Supply |
| A $_{\mathrm{GND}}$ to $\mathrm{D}_{\mathrm{GND}}$ | $\pm 1 \mathrm{~V}$ |

## PROCESSING TO MIL-STD-883

All models of AD364 ordered to the requirements of MIL-STD-883B, Method 5008 are identified with a $/ 883$ B suffix and receive the following processing:

| PROCESS | CONDITIONS |
| :---: | :---: |
| 1) $\mathbf{1 0 0 \%}$ pre-cap Visual Inspection | 2017.1 |
| 2) Stabilization Bake | 1008, 24 hours @ $+150^{\circ} \mathrm{C}$ |
| 3) Temperature Cycle | 1010, Test Condition C, 10 cycles, $-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}$ |
| 4) Constant Acceleration | 2001, Y1 Plane, 1000G |
| 5) Visual Inspection | Visable Damage |
| 6) Operating Burn-In | 1015, Test Condition B 160 hours (8) $+125^{\circ} \mathrm{C}$ |
| 7) Seal Test: Fine Leak Gross Leak | 1014, Test Condition A, $5 \times 10^{-7} \mathrm{std} \mathrm{cc} / \mathrm{sec}$ 1014, Condition C |
| 8) Final Electrical Test | Per Data Sheet |
| 9) External Yisual Inspection | 2009 |



Figure 1. AD364 Analog Input Section Functional Block Diagram and Pinout


Figure 2. ADC Section Functional Block Diagram and Pinout


## FEATURES

Complete Data Acquisition System 12-Bit Digital Output
16 Single or 8 Differential Analog Inputs
High Throughput Rate
Selectable Analog Input Ranges
Versatile Input/Output/Control Format
Low 3 Watt Power Dissipation
Small $3^{\prime \prime} \times 4.6^{\prime \prime} \times 0.375^{\prime \prime}$ Module

## Low-Cost, High Speed Data Acquisition Module

## GENERAL DESCRIPTION

The DAS 1128 is a complete self-contained miniature high speed data acquisition system. The compact $3^{\prime \prime} \times 4.6^{\prime \prime} \times 0.375^{\prime \prime}$. module provides the designer with an easily implemented solution to the data acquisition problem. It contains an analog input signal multiplexer, a sample-and-hold amplifier,-a 12 -bit A/D converter, and all of the programming, timing and control circuitry needed to perform the complete data acquisition function.

The DAS1128 is a high performance device which can digitize an analog signal to an accuracy of $\pm 1 / 2$ LSB out of 12 bits, relative to full scale. It has $\pm 8 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ gain temperature coefficient, and the maximum throughput rate can be varied from 50,000 conversions/second for a 12 bit conversion from different analog input channels, to 200,000 conversions/second for a successive 4-bit conversion made on a single channel.


Figure 1. Functional Block Diagram

ANALOG INPUTS
Number of Inputs to Multiplexer

Input Voltage (Full Scale Range)

Maximum Input Voltage
Input Current (per channel)
Input Impedance
Input Capacitance
Input Fault Current (power off or MUX failure)
Direct ADC Input Impedance
ACCURACY ${ }^{1}$

## Resolution

Error Relative to F.S.
Quantization Error
Differential Nonlinearity Error (2) 33 kHz throughput rate (2) 50 kHz throughput rate

Noise Error
-FS to +FS Error Between Successive Channel Transitions
TEMP. COEFFICIENTS
Gain
Offset
Differential Nonlinearity
SIGNAL DYNAMICS
Throughput Rate ( 12 Bits)

MUX Crosstalk ("OFF" channels to "ON" channel)
Differentia! Amplifier CMRR
SHA Acquisition Time to 0.01\%
SHA Aperture Uncertainty
SHA Feedthrough
DIGITAL INPUT SIGNALS
Compatibility
MUX Address Inputs (8, 4, 2, 1; Pins 19B through 22B)

MUX ENABLE FII (Pin 18T)
mUX EnAble LO (Pin 17B)

STROBE (Pin 24T or 25 T )

LOAD ENABLE (Pin 24B)

CLEAR ENABLE (Pin 25B)

TRIGGER (Pin 26T)

TRIGGER (Pin 27T)

16 Single Ended, 8 True-Differential, 16 Pseudo-Differential.
-10 V to $+10 \mathrm{~V}, 0 \mathrm{~V}$ to $+10 \mathrm{~V},-5 \mathrm{~V}$ to
$+5 \mathrm{~V}, 0 \mathrm{~V}$ to $+5 \mathrm{~V},-10.24 \mathrm{~V}$ to
$+10.24 \mathrm{~V}, 0 \mathrm{~V}$ to $+10.24 \mathrm{~V},-5.12 \mathrm{~V}$ to +5.12 V , or 0 V to +5.12 V .
$\pm 15 \mathrm{~V}$
$5 n A$ max
$>10^{10}$ ohms
10 pF for "OFF" channel
100pF for "ON" channel
Internally limited to 20 mA $10 k \Omega$ for each input line

12 Bits
$\pm 1 / 2$ LSB
$\pm 1 / 2$ LSB
$\pm 1 / 2$ LSB, 1 LSB max
$\pm 1$ LSB
$\pm 1 / 4$ LSB
$\pm 1 \mathrm{LSB}$
$8 \mathrm{ppm} /{ }^{\circ} \mathrm{C}, 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max
$5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}, 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max
$2.5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}, 6 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max
50 kHz (max)
(includes $5 \mu \mathrm{~s}$ for MUX and SHA settling time plus $15 \mu \mathrm{~s}$ for ADC )
$>80 \mathrm{~dB}$ down@ 1 kHz
70 dB to 1 kHz
$4.5 \mu \mathrm{~s}$ max
10 ns
70dB down @ 1 kHz

Standard DTL/TTL logic levels,
1 unit load/line
Positive true natural binary coding selects channel for random addressing mode. Must be stable for 100ns after STROBE.
High (Logic " 1 ") input enables MUX "HI" output (for inputs 0 through 7) High (Logic " 1 '") input enables MUX "LO" outpur (for inputs 8 through 15)

Negative going transition (Logic " 1 " to Logic " 0 ") updates MUX address register. STROBE 1 must be a Logic " 1 " to enable STROBE 2. STROBE 2 must be at Logic " 1 " to enable STROBE 1.
High (Logic " 1 ") input allows next STROBE command to sequentially advance MUX address register. Low (Logic " 0 ") input allows next STROBE command to update MUX address register according to external address inputs.
Low (Logic " 0 ") input allows next STROBE command to reset MUX address to channel " 0 " overriding COAD ENABLE.
Positive going trans'tion (Logic " 0 " to $\operatorname{Logic}$ " 1 ") initiates A/D conversion (even during conversion); TRIGGER (Pin 27T) must be at Logic " 0 " to allow TRIGGER function.
Negative going transition (Logic " 1 " to Logic " 0 ") initiates A/D conversion; Pin 26 T (TRIGGER) must be at Logic " 1 " to allow TRIGGER function.
' Warmup time to rated accuracy is 5 minutes.
${ }^{2}$ Wpecification applies only when tracking +15 V and -15 V supplies are used, and for slowly occuring variations in power supply voltages.
Specifications subject to change without notice.

DIGITAL OUTPUT SIGNALS
Compatibility
Parallel Outputs
Coding

MUX Address Outputs
( $8,8,4,2,1$; pins 18B,
19T through 22T)
DELAY OUT (Pin 23T)

EOC (Pin 27B)

ADJUSTMENTS \& TRIMS
Offset Adjust Internal Adjustment (Externally Accessible) Remote External Adjustment (Pin 16T)
Range Adjust Internal Adjustment (Externally Accessible)
Remote External Adjustment (Pin 16B)
Clock Trim (Pin 26B)
Factory Setting (Pin 26B "OPEN')
External Adjustment Range
Delay Trim (Pin 23B)
Factory Setting (Pin 23B
"OPEN")
External Adjustment Range
CONTROLS
SHORT CYCLE (Pin 28T)

Channel Selection Mode (MUX Address Loading Mode)

A-D Conversion/Channel-Select Sequences

Range Select (Pin 12T)

BINARY SCALE (Pin 15B)
output Coding (Pin 17T)

| POWER REQUIREMENTS |  |
| :---: | :---: |
| +15V $\pm 3 \%$ | $40 \mathrm{~mA}, 50 \mathrm{~mA}$ max |
| $-15 \mathrm{~V} \pm 3 \%$ | $70 \mathrm{~mA}, 100 \mathrm{~mA}$ max |
| +5V $\pm 5 \%$ | $250 \mathrm{~mA}, 500 \mathrm{~mA}$ max |
| Power Supply Sensitivity ${ }^{2}$ : |  |
| Gain | $\pm 2.0 \mathrm{mV} / \mathrm{V}$ |
| Offset | $\pm 4.0 \mathrm{mV} / \mathrm{V}$ |
| Ref | $\pm 0.5 \mathrm{mV} / \mathrm{V}$ |
| 'ENVIRONMENT \& PHYSICAL. |  |
| Operating Temperature | 0 to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Relative Humidity | Up to 95\% noncondensing |
| Electrical Shielding | RFI \& EMI 6 sides (except connector area) |
| Packaging | Insulated steel cased module $3.00^{\prime \prime} \times 4.60^{\prime \prime} \times$ $0.375^{\prime \prime}$. |

Standard DTL/TTL logic levels; 5 unit loads/line.
B1, B1 through B12
Natural binary, two's complement, offset binary, or one's complement. Pin selectable.
Positive true natural binary coding indicates channel selected.

Negative going transition (Logic " 1 " to Logic " 0 ") occurring normally $5 \mu \mathrm{~s}$ (adjustable from $3.0 \mu \mathrm{~s}$ to
$20 \mu \mathrm{~s}$ ) after STROBE command initiates A/D conversion automatically when connected to the TRIGGER.
High (Logic " 1 ') output during A/D conversion.
$\pm 10 \mathrm{LSBs}(\mathrm{min})$
$\pm 10 \mathrm{LSBs}$ (min)
$\pm 10$ LSBs (min)
$\pm 10 \mathrm{LSBs}(\mathrm{min})$
$1.25 \mu \mathrm{~s} / \mathrm{Bit}$
$1.25 \mu \mathrm{~s} / \mathrm{Bit}$ to $2.08 \mu \mathrm{~s} / \mathrm{Bit}$
$3.0 \mu \mathrm{~s}$
$3.0 \mu \mathrm{~s}$ to $20 \mu \mathrm{~s}$

Connect to ground for full 12 bit resolution. Connect to $B_{n}$ output for resolution to $\mathrm{B}_{\mathrm{n}-1}$ bits.
Random, sequential continuous, and sequential triggered. Pin selectable.
Normal (input channel remains selected during its A/D conversion) and overlap (next channel selected during A/D conversion). Pin selectable.
Differential Amplifier gain control: connect to ANA RTN (Pin 2T) for X 1 gain; connecs to AMP OUT (Pin 13B) for X 2 gain. This control is used in FSR selection procedure. Connect to REF ADJ (Pin 16B) to set reference to 10.24 V . This control is used in FSR selection procedure, see Table II.
Ground for 1 's complement output code ; connect to -15 V dc for other available codes.
$40 \mathrm{~mA}, 50 \mathrm{~mA}$ max
$70 \mathrm{~mA}, 100 \mathrm{~mA}$ max
A, 500 mA max
. $10 \mathrm{mV} / \mathrm{V}$

0 to $+70^{\circ} \mathrm{C}$
$5^{\circ} \mathrm{C} 10+85^{\circ} \mathrm{C}$
poncond
tor area)
$0.375^{\prime \prime}$.

## Applying the DAS1128

## THEORY OF OPERATION

A block diagram of the DAS1 128 is shown in Figure 1. Analog input signals are applied to the various inputs of the 16 channel CMOS multiplexer. This multiplexer in conjunction with the differential amplifier that follows it, can be configured by the user to accept 16 single ended analog inputs, or 8 fully differential analog inputs. It can also be connected as a 16 channel "pseudo-differential" input device, which permits some of the benefits of differential operation while maintaining a 16 channel input capability.
The differential buffer amplifier is gain programmable by the user via jumpers at the module pins. This feature, along with the selectable reference voltages, permits the user to set up the DAS1128 to operate on any of 8 input voltage ranges. The differential amplifier drives a sample-and-hold amplifier, whose function it is to hold the selected analog input signal at a constant level while the A/D converter is making a conversion.
The A/D converter is a high speed 12 -bit successive approximation device that has been designed using the Analog Devices' AD562, 12-bit integrated circuit D/A. The reference voltage for the conversion is supplied by an adjustable precision reference circuit that has a temperature coefficient of $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

In addition to these basic functional blocks, the DAS1128 also contains all of the clock circuitry necessary to perform the complete data acquisition function. The internal clock can be externally adjusted to provide various throughput rates at different accuracies. Input channel addressing logic is provided, as is the capability to short cycle the A/D converter (i.e. perform conversions of less than 12 -bits resolution). It is also possible for the user to adjust the time interval between input channel selection and the commencement of a conversion. The user can thus trade off speed vs. accuracy in the settling time of the multiplexer and sample-and-hold amplifier, as well as speed versus accuracy of the A/D converter.


Figure 2. Simplified Timing Diagram, Showing Time-Interval Assignments and Constants

## INPUT CONNECTIONS

As shown in Figure 3, three input configurations can be used. 16 single-ended inputs ( 3 a ) can be connected to the multiplexer, all referenced to analog gnd. In the second configuration (3b), the inputs are connected individually as 8 true differential pairs. In this case the differential amplifier is connected "Differentially" with the output of the MUX. Finally, a "Quasi-Differential" connection (3c) can be realized under favorable ground path conditions. In this configuration the differential amplifier Lo terminal is used as the ground return
for all sensors. In each of these input schemes, it should be noted that the input multiplexer has been designed to protect itself and signal sources from both overvoltage failure and from fault currents due to power-off loading or MUX failure.


Figure 3. Signal Input Connections for Three Different Configurations

Full scale range of the DAS1128 may be set by appropriate jumper connections for 8 different ranges: 0 to $+10 \mathrm{~V} ; 0$ to $+5 \mathrm{~V} ; 0$ to $+10.24 \mathrm{~V} ; 0$ to $+5.12 \mathrm{~V} ;-10$ to $+10 \mathrm{~V} ;-5$ to +5 V ; -10.24 to $+10.24 \mathrm{~V} ;-5.12$ to +5.12 V .
Note that 10.24 and 5.12 ranges are commonly used since conversion increments become $5 \mathrm{mV} / \mathrm{bit}, 2.5 \mathrm{mV} / \mathrm{bit}$, and $1.25 \mathrm{mV} /$ bit.

## MUX AND S/H DYNAMICS - OVERLAP MODE

The overlap mode is defined as the ability of MUX to accept a new channel address thereby selecting the next channel to be sampled while the previously acquired sample is being held by the $\mathrm{S} / \mathrm{H}$ for conversion. The dynamic characteristics of the S/H circuit are shown in Figure 4. Maximum throughput rates are obtainable when a single channel is held at a single address and the channel is sampled repeatedly. In a dynamic condition,


Figure 4. Sample-Hold Parameters Defined and Specified

## SHORT CYCLE

It is possible to short cycle the DAC1128, i.e., stop the conversion after less than 12 bits. This can be done by connecting an external jumper between short cycle terminal and one of the output terminals. With shorter cycles the attainable throughput rate increases, see Figure 5. In short cycle operation the EOC will decrease proportionately to the number of bits selected. Note the short cycle terminal must be grounded for full 12 -bit operation.


Figure 5. DAS1128 Throughput Rates

## MUX ADDRESSING

External terminals have been provided for the address counter. Thus the address counter can be configured to produce the following modes: Continuous sequential scanning (free running), sequential scanning with external step command, abbreviated scan continuously, random channel selection. See Figure 6 and set up procedure for details.


Figure 6. To shorten scanning sequency of multiplexer channels, make the appropriate connections, (as shown in the chart) between an external NAND gate and MUX ADDRESS terminals $19 T$ to $21 T$

## GROUNDING CONSIDERATIONS

Attention should be given to the methods of connection for electrical returns and voltage reference points. Analog return (ANA RTN) and digital return (DIG RTN) are provided. The following rules should be applied when integrating the DAS1128 into the system.

1. If the $\pm 15 \mathrm{~V}$ power supply is floating (for optimum analog accuracy), connect its return to ANA RTN (Pin 2B or 2T). If the $\pm 15 \mathrm{~V}$ power supply is not floating, connect its return to DIG RTN (Pin 35T or 35B).
2. Connect the +5 V supply return to DIG RTN (Pin 35 T or 35B). If this supply also powers additional equipment, run separate, parallel returns to the equipment ground and to DIG RTN (Pin 35 T or 35 B ).
3. To minimize signal grounding problems, single-ended input signals should only be returned to ANA RTN (Pin 2B or 2 T ). If this is not possible, then connect the input signals in either the "true differential" or "pseudo-differential" configurations (see Figure 3).
4. Connect computer ground to DIG RTN (Pin 35 T or 35 B ). Use heavy wire or ground planes.
5. The computer chassis should be connected to the computer and power supply grounds at only one point.
6. Connect the third-wire ground from main ac power input to the computer power supply return.

## GAIN AND OFFSET ADJUSTMENTS

The DAS1128 is calibrated with external gain and offset adjustment potentiometers connected as shown in Figure 7 and 8. The offset adjustment potentiometer has an adjustment range of at least $\pm 10 \mathrm{LSBs}$, and the gain range adjustment potentiometer has an adjustment range of at least $\pm$ 10LSBs.
Offset calibration is not affected by changes in gain calibration, and should therefore be performed prior to gain calibration. Proper gain and offset calibration requires great care and the use of extremely sensitive and accurate reference instruments. The voltage standard used as a signal source must be very stable. It should be capable of being set to within $\pm 1 / 10 \mathrm{LSB}$ of the desired value at any point within its range.
These adjustments are not made with zero and full scale input signals, and it may be helpful to understand why. An A/D converter will produce a given digital word output for a small range of input signals, the nominal width of the range being one LSB. If the input test signal is set to a value which should cause the converter to be on the verge of switching between two adjacent digital outputs, the unit can be calibrated so that it does switch at just that point. With a high speed convert command rate and a visual display, these adjustments can be performed in a very accurate and sensitive way. Analog Devices Analog-Digital Conversion Notes gives more detailed information on testing and calibrating A/D converters.

## OFFSET CALIBRATION

For unipolar +10 V operation set the input voltage precisely to +0.0012 V and adjust the offset potentiometer until the converter is just on the verge of switching from 000000000000 to 000000000001.

For $\pm 5 \mathrm{~V}$ bipolar operation set the input voltage precisely to -4.9988 V ; for $\pm 10 \mathrm{~V}$ units set it to -9.9976 V . Adjust the offset
potentiometer, Figure 7, until Offset Binary coded units are just on the verge of switching from 000000000000 to 000000000001 and Two's Complement coded units are just on the verge of switching 100000000000 to 100000000001 .


Figure 7. Ext. Offset Adjustment

## GAIN CALIBRATION

Set the input voltage precisely to +9.9963 V for unipolar operation, +4.9963 V for inputs of $\pm 5 \mathrm{~V}$ or +9.9926 V for inputs of $\pm 10 \mathrm{~V}$. Note that these values are $11 / 2 \mathrm{LSBs}$ less than nominal full scale. Adjust the 20 k variable gain resistor, Figure 8, until Binary and Offset Binary coded units are just on the verge of switching from 111111111110 to 111111111111 and Two's Complement coded units are just on the verge of switching from 011111111110 to 011111111111.


## CLOCK RATE ADJUSTMENT

The clock rate may be adjusted for best conversion time/accuracy trade-off. The conversion time is varied by means of the external circuitry shown in Figure 9. An open CLK TRIM terminal (Pin 26B) results in $1.25 \mu \mathrm{~s} / \mathrm{bit}$ nominal conversion time. A grounded CLK TRIM terminal (for highest accuracy) results in $2.08 \mu \mathrm{~s} / \mathrm{bit}$ conversion.


Figure 9. Clock Trim

## DELAY TIME ADJUSTMENT

The DLY OUT signal may be adjusted to vary the A/D converter triggering time by means of the external circuitry shown in Figure 10. An open DLY TRIM terminal (Pin 23B) results in a nominal delay time of $3.0 \mu \mathrm{~s}$. A grounded DLY TRIM terminal (for highest-accuracy) results in $20 \mu$ s delay time nominal.


Figure 10. Delay Trim

Figure 8. Ext. Ref. Adjustment

TABLE I

| INPUT CONFIGURATION | ANALOG INPUT CONNECTIONS | ANALOG <br> INPUT RETURN | JUMPER CONNECTIONS |
| :---: | :---: | :---: | :---: |
| 16 Single-Ended Inputs <br> (Figure 3a) | $\begin{aligned} & 3 \mathrm{~T} \text { thru } 10 \mathrm{~T} \\ & \text { and } \\ & 3 \mathrm{~B} \text { thru } 10 \mathrm{~B} \end{aligned}$ | All input returns to 2 B or 2 T | 11B to 11 T <br> 12B to 2 B or 2 T <br> 17B to 19 T <br> 18 T to 18 B |
| 8 Differential Inputs (Figure 3b) | $3 T$ <br> thru $10 \mathrm{~T}$ |  | $\begin{aligned} & \text { 11B to } 12 \mathrm{~B} \\ & 17 \mathrm{~B} \text { to } 18 \mathrm{~T} \text { to " } 1 \text { " } \end{aligned}$ |
| 16 Pseudo-Differential Inputs (Figure 3c) | 3T thru 10T and 3B thru 10B | Common Input return to 12 B | 11B to 11 T 17B to 19 T 18 T to 18 B |

## RECOMMENDED SET-UP PROCEDURE

1. Select input configuration, see Table I.
2. Select MUX address mode.

The method of addressing the multiplexer can be selected by connecting the unit as follows:
RANDOM. Set Pin 24B (LOAD ENB) to Logic " 0 ". The next falling edge of STROBE will load the address presented to Pins 19B through 22B $(8,4,2,1)$. The code on these lines must be stable during the falling edge of STROBE plus 100 ns .
SEQUENTIAL FREE RUNNING. Set to Logic " 1 ", Pin 24B (LOAD ENB) and 25B (CLR ENB). Connect Pin 27B (EOC) to Pin 24 T (STROBE 1). Connect Pin 23T (DLY OUT) to Pin 27 T (TRIG). Use Pin 26 T (TRIG) as a run/ stop control (i.e., A/D conversion will continue while TRIG is high and will stop while TRIG is low).
SEQUENTIALTRIGGERED. Set to Logic " 1 ", Pins 24B (LOADENB) and 25B (CLR ENB). Connect Pin 24T (STROBE) to external triggering source. The multiplexer address register will automatically advance by one channel whenever a STROBE command is received. The initial channel can be selected by setting Pin 24B (LOAD ENB) to Logic " 0 " during only one STROBE command. The multiplexer address will then be determined by the logic levels on Pins 19B through 22B (the external MUX address lines). Channel " 0 " can be selected as the initial channel by setting Pin 25B (CLR ENB) to Logic " 0 " during only one STROBE command. The final channel can be selected by following the procedure presented in Figure 6.
3. Select A-D conversion/channel select sequence (see Figure 5).
(1) NORMAL (input channel remains selected during its A/D conversion). Connect Pin 23 T (DLY OUT) to Pin 27T (TRIG).
(2) OVERLAP (next channel is selected during A/D conversion). Connect Pin 27B (EOC) to TTL compatible inverter input. Connect inverter output to Pin 24 T (STROBE). Connect Pin 23T (DLY OUT) to Pin 27T (TRIG). Adjust the delay to at least $4 \mu \mathrm{~s}$ greater than $\overline{\mathrm{EOC}}, 20 \mu \mathrm{~s}$ max (see Figure 10 ). The signal on Pin 26T (TRIG) serves as RUN/ STOP control.
(3) REPETITIVE SINGLE CHANNEL. After selecting the input channel to be repetitively sampled (see MUX ADDRESS MODE, above), set Pin 27T ( $\overline{\text { TRIG }}$ ) to Logic " 0 ". Connect Pin 26T (TRIG) to a triggering source. Conversion process is initiated by positive edge of TRIG command.
4. Select output resolution.
a. Full 12-bit resolution: connect Pin 28 T (SHT CYC) to Pin 35B (DIG RTN).
b. $\mathrm{Bn}(\mathrm{Bn}<12)$ bit resolution: connect Pin 28 T to the output pin for $\mathrm{Bn}+1$.
5. Select optimum throughput rate.

The system clock frequency and the STROBE to TRIG delay (if used) can be trimmed to optimize the accuracy/ throughput rate trade-off. See Figures 9 and 10.
6. Select input voltage full scale range. See Table II.
7. Select output digital coding. See Table III.

TABLE II

| FOR FULL SCALE RANGE OF: | MAKE THE FOLLOWING CONNECTIONS |
| :---: | :---: |
| 0 to +10 V | 12T to 2T; 14T to 14B to ADC Source*. |
| 0 to +10.24V | same as 0 to +10 V , plus 15B to 16B. |
| 0 to +5 V | 12T to 13B; 14T and 14B to ADC Source* |
| 0 to +5.12 V | same as 0 to +5 V , plus 15B to 16B |
| -10 V to +10 V | 12 T to $2 \mathrm{~T} ; 14 \mathrm{~T}$ to 15 T ; and 14 B to ADC Source*. |
| -10.24 V to +10.24 V | same as -10 V to +10 V , plus 15B to 16B |
| -5 V to +5 V | 12 T to $13 \mathrm{~B} ; 14 \mathrm{~T}$ to 15 T and 14 B to ADC Source*. |
| -5.12 V to +5.12 V | same as -5 V to +5 V , plus 15B to 16B. |

*ADC Source is usually Sample and Hold Output (13T), but may be any signal source including Diff. Amp. Output (13B) if Sample and Hold is not desired.

TABLE III

| OUTPUT CODE | CONNECTIONS |
| :--- | :--- |
| Unipolar <br> Binary | Connect 17T to -15 V <br> Use 29T (B1) for MSB |
| 2's Complement | Connect 17T to -15 V <br> Use 28B (B1) for MSB |
| Offset Binary | Connect 17 T to -15 V <br> Use 29T (B1) for MSB |
| 1's Complement | Connect 17 T to 2 B <br> Use 28B (B1) for MSB |



Figure 11. Timing for Non-Overlap Operation in Both Random and Sequential Addressing Modes. For Status Keys and Signal Condition Data, Refer to Box Below.

SIGNAL CONDITIONS
AND STATUS KEYS


Figure 12. Timing Diagram for Overlap Operation in the Sequential Addressing Mode. For Status Keys and Signal Condition Data, See Box at Right.

CH. $2=-3.415 \mathrm{~V}$ CODE 010101010101
CH. $3=+10.235 \mathrm{~V}$ CODE 111111111111
CH. $0=-10,240 \mathrm{~V}$ CODE 000000000000
CH. $1=+3.410 \mathrm{~V}$ CODE 101010101010
ADC SET UP FOR $\pm 10.24 \mathrm{~V}$. INPUT, OFFSET BINARY. (FOR TWO'S COMPLEMENT, USE B1 FOR MSB.)

| KEY | INPUTS | OUTPUTS |
| :--- | :--- | :--- |
| $\overline{X X}$ | May change | Don't know |
| $\overline{Z Z}$ | May change 0 to 1 | Changes 0 to 1 |
| $\underline{S}$ | May change 1 to 0 | Changes 1 to 0 |
| $\overline{\overline{O R}}$ | Must be stable | Will be stable |

# Outline Drawings and Pin Designations 

TOP VIEW

## DAS1128 Connector Pin Diagram

| $\begin{aligned} & +15 \mathrm{~V} \\ & \text { ANA RTN } \end{aligned}$ |  |  | 17 | 1 B | -15V |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 2 T | 2B | ANA RTN |  |
| CH | 0 | IN | $3 T$ | 3B | CH 8 IN | (CHORTN) |
|  | 1 | IN | 4 T | 48 | CH 9 IN | (CH 1 RTN) |
|  | 2 | IN | $5 T$ | 58 | CH 10 IN | (CH 2 RTN) |
|  | 3 | IN | $6 T$ | 6B | CH 11 IN | (CH 3 RTN) |
|  | 4 | IN | 71 | 78 | CH 12 IN | (CH 4 RTN) |
|  | 5 | IN | 8 T | 8 B | CH 13 IN | (CH SRTN) |
|  | 6 | IN | 9 T | 9B | CH 14 IN | (CH 6 RTN) |
|  | 7 | IN | 107 | 108 | CH 15 IN | (CH 7 RTN) |
| MUX HI OUT |  |  | 117 | 118 | MUX LOO |  |
| RANGE SEL |  |  | 12T | 12B | AMP IN LO |  |
| S \& H OUT |  |  | 13 T | 13B | AMP OUT |  |
| ADC IN 1 |  |  | 14 T | 148 | ADC IN 2 |  |
| +10V REF |  |  | 15 T | 15B | BINARY S | CALE |
| EXT OFFSET |  |  | $16 T$ | 168 | REF ADJ |  |
| OUTPUT CODING |  |  | 17 T | 178 | ENABLEL |  |
| ENABLE HI |  |  | 18 T | 188 | $\overline{8}$ OUT |  |
| 8 OUT |  | mux | 19T | 198 | $8 \mathrm{~N} \mathrm{IN}^{\text {MU }}$ |  |
| 4 OUT |  | ADDRESS | 20 T | 208 | 4 IN AD | DESS |
| 2 OUT |  | LINES | $21 T$ | 218 | 2 IN LIN |  |
| 1 OUT |  |  | 227 | 22B | 1 NN |  |
| DLY OUT |  |  | 231 | 238 | DLY TRIM |  |
| STROBE 1 |  |  | 24 T | 248 | LOADENB |  |
| STROBE 2 |  |  | 25 T | 258 | CLR ENB |  |
| TRIG |  |  | $26 T$ | 268 | CLK TRIM |  |
| TRIG |  |  | 275 | 278 | $\overline{\text { EOC }}$ |  |
| SHT CYC |  |  | 28 T | 288 | $\overline{\mathrm{B1}}$ OUT |  |
| B1 OUT |  |  | 297 | 29B | B2 OUT |  |
| B3 OUT |  |  | 30 T | 308 | B4 OUT |  |
| BS OUT |  |  | 317 | 318 | B6 OUT |  |
| B7 OUT |  |  | 32T | 32B | B8 OUT |  |
| B9 OUT |  |  | 33 T | 338 | B10 OUT |  |
| B11 OUT |  |  | 34 T | 348 | B12 LSB O |  |
| DIG RTN |  |  | 35 T | 35B | DIG RTN |  |
| $+5 \mathrm{~V}$ |  |  | 36 T | 36B | $+5 \mathrm{~V}$ |  |

## Typical Applications

DAS1128 WITH INTEL 8080


NOTE:

1. 8255 USED IN MODE 1 (STROBED I/O)
2. CS TO $A_{i}$ (WHERE, $A_{i}$ IS AN ADDRESS BIT OTHER THAN $A_{0}$ OR $A_{1}$ )
3. PCG INDEXES MUX TO DESIRED CHANNEL
4. PC7 INITIATES CONVERSION
5. EOC STROBES IN DATA AND MUX INFO

## 14-Bit \& 15-Bit Sampling Analog To Digital Converter

## DAS1152/DAS1153

## FEATURES

Complete with High Accuracy Sample/Hold and A/D Converter
Differential Nonlinearity: $\pm \mathbf{0 . 0 0 2 \%}$ FSR max
(DAS1153)
Nonlinearity: DAS1152: $\pm 0.005 \%$ FSR max DAS1153: $\pm 0.003 \%$ FSR max
Low Differential Nonlinearity T.C.: $\pm 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max
High Throughput Rate: $\mathbf{2 5 k H z} \max$ (DAS1152)
High Feedthrough Rejection: -96dB
Byte-Selectable Tri-State Buffered Outputs
Internal Gain \& Offset Potentiometers
Improved Second Source to A/D/A/M 824 and A/D/A/M 825 Modules
Low Cost (100s)

## APPLICATIONS

Process Control Data Acquisition
Automated Test Equipment
Seismic Data Acquisition
Nuclear Instrumentation
Medical Instrumentation
Robotics

## GENERAL DESCRIPTION

The DAS1152/DAS1153 are 14-/15-bit sampling analog-to-digital converters having a maximum throughput rate of $25 \mathrm{kHz} / 20 \mathrm{kHz}$. They provide high accuracy, high stability, and functional completeness all in a $2^{\prime \prime} \times 4^{\prime \prime} \times 0.44^{\prime \prime}$ metal case.

Guaranteed high accuracy system performance such as nonlinearity of $\pm 0.005 \%$ FSR (DAS1152) $/ \pm 0.003 \%$ FSR (DAS1153) and differential nonlinearity of $\pm 0.003 \%$ FSR (DAS1152)/ $\pm 0.002 \%$ FSR (DAS1153) are provided. Guaranteed stability such as differential nonlinearity T.C. of $\pm 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ (DAS1153) maximum, zero T.C. of $\pm 80 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ maximum, gain T. C. of $\pm 8 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum and power supply sensitivity of $\pm 0.001 \% \mathrm{FSR} / \% \mathrm{~V}_{\mathrm{S}}$ are also provided by the DAS1152/DAS1153.
The DAS1152/DAS1153 make extensive use of both integrated circuit and thin film components to obtain their excellent performance, small size, and low cost. The devices contain a precision sample/hold amplifier, high accuracy 14-/15-bit analog-to-digital converter, tri-state output buffers, internal gain and offset trim potentiometers, and power supply bypass capacitors (as shown in Figure 1).


Figure 1. DAS1152/DASi153 Block Diagram
Four analog input voltage ranges are selectable via user pin programming: 0 to $+5 \mathrm{~V}, 0$ to $+10 \mathrm{~V}, \pm 5 \mathrm{~V}$, and $\pm 10 \mathrm{~V}$. Unipolar coding is provided in true binary format with bipolar coding displayed in offset binary and two's complement. Tri-state buffers provide easy interface to bus structured applications.


## OPERATION

The DAS1152/DAS1153 are functionally complete data acquisition subsystems being fully characterized as such. All the necessary data acquisition and microprocessor interface elements are provided internal to these devices. Accuracy and performance criteria are tested and specified for the entire system. Thus, design time and associated high accuracy probiems are minimized because layout and component optimization have already been performed.
For operation, the only connections necessary to the DAS1152/ DAS1153 are the $\pm 15 \mathrm{~V}$ and +5 V power supplies, analog input signal, trigger pulse, and the HI-ENABLE/LO-ENABLE tristate controls. Analog input and digital output programming are user selectable via external jumper connections.

## ANALOG INPUT SECTION

The analog input can be applied to just the A/D converter or to the internal sample/hold amplifier ahead of the A/D converter. When using just the A/D converter, apply the analog input per the voltage range pin programming shown in Table 1. When using the sample/hold amplifier in conjunction with A/D converter, apply the analog input to the S/H INPUT terminal and connect the S/H OUTPUT terminal to the appropriate A/D converter analog input.

| Analog Voltage Input Range | $\begin{gathered} \text { Connect } \\ \text { V IN orS/HOut } \\ \text { To } \end{gathered}$ | Connect Analog Common To | Connect Ref Out To |
| :---: | :---: | :---: | :---: |
| 0 to +5 V | ANA IN 1, ANA IN 2, ANA IN 3 | Ground | NC* |
| 0 to +10 V | ANA IN 2 ANAIN 3 | Ground ANAIN 1 | NC* |
| $\pm 5 \mathrm{~V}$ | ANAIN 1 | Ground, ANA IN 3 | ANAIN 2 |
| $\pm 10 \mathrm{~V}$ | ANA IN 3 | Ground, ANAIN 1 | ANA IN 2 |

Table 1. Analog Input Pin Programming
Errors due to source loading are eliminated since the sample/hold amplifier is a high-impedance unity-gain amplifier. High feedthrough rejection is provided for either single-channel or multichannel applications. Feedthrough rejection can be optimized, in multichannel applications, by changing channels at the rising or falling edge of the $\mathrm{S} / \mathrm{H}$ control pulse.


Figure 2. Analog Input Block Diagram

## TIMING DIAGRAM

The timing diagram for the DAS1152/DAS1153 is illustrated in Figure 3. This figure also includes the sample/hold amplifier acquisition time.
If the sample/hold amplifier is required, the TRIGGER input and S/H CONTROL terminal can be tied together providing only one conversion control signal. When the trigger pulse goes high, it places the sample/hold amplifier in the sample mode allowing it to acquire the present input signal. The trigger pulse must remain high for a minimum of $4 \mu \mathrm{~s}$ (DAS1152)/5 $\mu \mathrm{s}$ (DAS1153) to insure accuracy is attained. If the sample/hold amplifier is not used, the trigger pulse needs to be only 100 ns ( $\min$ ) in length to satisfy the A/D converter trigger requirements. At the falling edge of the trigger pulse, the sample/hold amplifier is placed in the hold mode, the A/D conversion begins, and all internal logic is reset. Once the conversion process is initiated, it cannot be retriggered until after the end of conversion.

With this negative edge of the trigger pulse the MSB is set low with the remaining digital outputs set to logic high state, and the status line is set high and remains high through the full conversion cycle. During conversion each bit, starting with the MSB, is sequentially switched low at the rising edge of the internal clock. The DAC output is then compared to the analog input and the bit decision is made. Each comparison lasts one clock cycle with the complete 14 -/15-bit conversion taking $35 \mu \mathrm{~s} /$ $44 \mu \mathrm{~s}$ maximum for the DAS1152/DAS1153 respectively. At this time, the STATUS line goes low signifying that the conversion is complete. For microprocessor bus applications, the digital output can now be applied to the data bus by enabling the tristate buffers. For maximum data throughput, the digital output data should be read while the sample/hold amplifier is acquiring the new analog input signal.


Figure 3. DAS1152/DAS1153 Timing Diagram

## GAIN AND OFFSET ADJUSTMENT

The DAS1152/DAS1153 contain internal gain and offset adjustment potentiometers. Each potentiometer has ample adjustment range so that gain and offset errors can be trimmed to zero.

Since offset calibration is not affected by changes in gain calibration, it should be performed prior to gain calibration. Proper gain and offset calibration requires great care and the use of extremely sensitive and accurate reference instruments. The voltage standard used as a signal source must be very stable and be capable of being set to within $\pm 1 / 10$ LSB of the desired value at any point within its range.

## OFFSET CALIBRATION

For a 0 to +10 V unipolar range set the input voltage precisely to $+305 \mu \mathrm{~V}$ for the DAS1152 and $+153 \mu \mathrm{~V}$ for the DAS1 153 . For a 0 to +5 V unipolar range set the input to $+153 \mu \mathrm{~V}$ for the DAS1152 and $+76 \mu \mathrm{~V}$ for the DAS1153. Then adjust the zero potentiometer until the converter is just on the verge of switching from $000 \ldots . . . .000$ to $000 \ldots . . . .001$.
For the $\pm 5 \mathrm{~V}$ bipolar range set the input voltage precisely to $+305 \mu \mathrm{~V}$ for the DAS1152 and $+153 \mu \mathrm{~V}$ for the DAS1153. For $\mathrm{a} \pm 10 \mathrm{~V}$ bipolar range set the input voltage precisely to $+610 \mu \mathrm{~V}$ for the DAS1152 and $+305 \mu$ 'V for the DAS1153. Adjust the zero potentiometer until the offset binary coded units are just on the verge of switching from $000 \ldots . . . .000$ to $000 \ldots . . . . .001$ and the two's complement coded units are just on the verge of switching from 100 . $\qquad$ .000 to 100 $\qquad$ 001.

## GAIN CALIBRATION

Set the input voltage precisely to +9.99909 V (DAS1152)/ +9.99954 V (DAS1153) for the 0 to +10 V units, +4.99954 V (DAS1152) $/+4.99977 \mathrm{~V}$ (DAS1153) for 0 to +5 V units, $+9.99817 \mathrm{~V}(\mathrm{DAS} 1152) /+9.99909 \mathrm{~V}(\mathrm{DAS} 1153)$ for $\pm 10 \mathrm{~V}$ units, or $+4.99909 \mathrm{~V}(\mathrm{DAS1} 152) /+4.99954 \mathrm{~V}$ (DAS1153) for $\pm 5 \mathrm{~V}$ units. Note that these values are $11 / 2 \mathrm{LSBs}$ less than nominal full scale. Adjust the gain potentiometer until binary and offset binary coded units are just on the verge of switching from $11 \ldots . .10$ to $11 \ldots . .11$ and two's complement coded units are just on the verge of switching from $011 \ldots . .10$ to $011 \ldots . .11$.

## DAS1152/DAS1153 INPUT/OUTPUT RELATIONSHIPS

The DAS1152/DAS1153 produces a true binary coded output when configured as a unipolar device. Configured as a bipolar device, it can produce either offset binary or two's complement output codes. The most significant bit (MSB) is used to obtain the binary and offset binary codes while ( $\overline{\mathrm{MSB}}$ ) is used to obtain two's complement coding. Table 2 shows the DAS1152/DAS1153 unipolar analog input/digital output relationships. Tables 3 and 4 show the DAS1152/DAS1153 bipolar analog input/digital output relationships.

## NOMINAL BIPOLAR INPUT-OUTPUT RELATIONSHIPS

| ANALOG INPUT |  |  |  |
| :---: | :---: | :---: | :---: |
| 0 to + 5V Range |  | 0 to + 10V Range |  |
| DAS1152 | DAS1153 | DAS1152 | DAS1153 |
| +4.99969V | $+4.99984 \mathrm{~V}$ | +9.99939V | +9.99969V |
| $+2.50000 \mathrm{~V}$ | $+2.50000 \mathrm{~V}$ | $+5.0000 \mathrm{~V}$ | $+5.00000 \mathrm{~V}$ |
| $+0.62500 \mathrm{~V}$ | $+0.62500 \mathrm{~V}$ | $+1.25000 \mathrm{~V}$ | $+1.25000 \mathrm{~V}$ |
| $+0.0003 \mathrm{~V}$ | $+0.00015 \mathrm{~V}$ | $+0.0006 \mathrm{~V}$ | $+0.0003 \mathrm{~V}$ |
| $+0.0000 \mathrm{~V}$ | $+0.0000 \mathrm{~V}$ | $+0.0000 \mathrm{~V}$ | $+0.0000 \mathrm{~V}$ |
| DIGITAL OUTPUT |  |  |  |
| DAS1152 Binar |  | ode |  |
|  |  | DAS1153 |  |
| 11111111111111 |  | 111111111111111 |  |
| 10000000000000 |  | 100000000000000 |  |
| 00100000000000 |  | 001000000000000 |  |
| 00000000000001 |  | 000000000000001 |  |
| 00000000000000 |  | 000000000000000 |  |

Table 2. Unipolar Input-Output Relationships

| Analog Input |  | Digital Output |  |
| :--- | :--- | :--- | :--- |
| $\pm 5 \mathrm{~V}$ Range | $\pm 10 \mathrm{~V}$ Range | Offset Binary Code | Two's Complement Code |
| +4.99939 V | +9.99878 V | 11111111111111 | 01111111111111 |
| +2.50000 V | +5.0000 V | 11000000000000 | 01000000000000 |
| +0.00061 V | +0.00122 V | 10000000000001 | 00000000000001 |
| +0.00000 V | +0.00000 V | 10000000000000 | 00000000000000 |
| -5.00000 V | -10.00000 V | 00000000000000 | 10000000000000 |

Table 3. DAS1152 Bipolar Input/Output Relationships

| Analog Input |  | Digital Output |  |
| :--- | :--- | :--- | :--- |
| $\pm 5 \mathrm{~V}$ Range | $\pm 10 \mathrm{~V}$ Range | Offset Binary Code | Two's Complement Code |
| +4.99969 V | +9.99939 V | 111111111111111 | 011111111111111 |
| +2.50000 V | +5.0000 V | 110000000000000 | 010000000000000 |
| +0.0003 V | +0.00061 V | 100000000000001 | 000000000000001 |
| +0.00000 V | +0.00000 V | 100000000000000 | 000000000000000 |
| -5.00000 V | -10.0000 V | 000000000000000 | 100000000000000 |

Table 4. DAS1153 Bipolar Input/Output Relationships

## TRI-STATE DIGITAL OUTPUT

The ADC digital outputs are provided in parallel format to the output tri-state buffers. The output information can be applied to a data bus in either a one-byte or a two-byte format by using the HIGH BYTE ENABLE and LOW BYTE ENABLE terminals. If the tri-state feature is not required, normal digital outputs can be obtained by connecting the enable pins to ground.

## POWER SUPPLY AND GROUNDING CONNECTIONS

Although the analog power ground and the digital ground are connected in the DAS1152/DAS1153, care must still be taken to provide proper grounding due to the high accuracy nature of these devices. Though only general guidelines can be given, grounding should be arranged in such a manner as to avoid ground loops and to minimize the coupling of voltage drops (on the high current carrying logic supply ground) to the sensitive analog circuit sections. Analog and digital grounds should remain separated on the PC board and terminated at the respective DAS1152/DAS1153 terminals.
No power supply decoupling is required since, the DAS1152/ DAS1153, contain high quality tantalum capacitors on each of the power supply inputs to ground.

14-Bit \& 15-Bit Low Level Data Acquisition Systems

## DAS1155/DAS1156

## FEATURES

## Functionally Complete:

Includes Instrumentation Amplifier, Sample/Hold

Amplifier, and Analog to Digital Converter
Differential Nonlinearity: $\pm \mathbf{0 . 0 0 2 \%}$ FSR max (DAS1156)
Guaranteed Nonlinearity: $\pm 0.005 \%$ FSR (DAS1155)

$$
\pm 0.003 \% \text { FSR (DAS1156) }
$$

High Common Mode Rejection: -80dB (up to 500 Hz )
High Feedthrough Rejection: -96dB
Resistor Programmable Gain: 1V/V to 1000V/V
Byte Selectable Tri-State Buffer Outputs
Internal Gain and Offset Potentiometers
APPLICATIONS
Low Level High Accuracy Data Acquisition Systems
Process Control
Nuclear Instrumentation
Automated Test Equipment
Medical Instrumentation

## GENERAL DESCRIPTION

The DAS1155/DAS1156 are 14-/15-bit low level data acquisition systems having a minimum throughput rate of $25 \mathrm{kHz} / 20 \mathrm{kHz}$. These data acquisition systems provide high accuracy, high stability, and functional completeness all in a $2^{\prime \prime} \times 4^{\prime \prime} \times 0.44^{\prime \prime}$ metal case.

Guaranteed high accuracy system performance such as nonlinearity of $\pm 0.005 \%$ FSR (DAS1155) $/ \pm 0.003 \%$ FSR (DAS1156) and differential nonlinearity of $\pm 0.003 \%$ FSR (DAS1155) $\pm 0.002 \%$ FSR (DAS1156) are provided. Guaranteed stability such as differential nonlinearity T.C. of $\pm 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum, offset T.C. of $\pm(1+50 / \mathrm{G}) \mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ (RTI) and gain T.C. (RTI) of $\pm 16 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ are also provided by the DAS1155/DAS1156.
Each DAS1155/DAS1156 makes extensive use of both integrated circuit and thin-film components to obtain its excellent perfor-


Figure 1. DAS1155/DAS1156 Block Diagram

mance and small size. Incorporated in these devices are a gain programmable instrumentation amplifier, precision sample/hold amplifier, high accuracy $14-/ 15$-bit analog to digital converter, tri-state output buffers, gain and offset trim potentiometers, and power supply bypass capacitors (as shown in Figure 1).
Unipolar coding is provided for true binary format with bipolar coding displayed in offset binary or two's complement. Tri-state buffers are available for easy interface to bus structured applications.

## OPERATION

The DAS1155/DAS1156 are designed, built, and tested to meet system data acquisition requirements. These units can significantly reduce design and debug time by providing, in one package, all of the circuitry necessary for low level data acquisition and microprocessor bus interface.

For operation, the only connections necessary to the DAS1155/ DAS1156 are the $\pm 15 \mathrm{~V}$ and +5 V power supplies, analog input signal, trigger pulse, and the HI-ENABLE/LÓONABLE tri-state controls. Digital output programming is user selectable via external jumper connections.

## ANALOG INPUT SECTION

The analog input section consists of a true differential instrumentation amplifier used to obtain high accuracy measurements in the presence of noise (as shown in Figure 2). It also provides input impedance of $(100 \mathrm{M} \Omega)$ and high common mode rejection of $(-80 \mathrm{~dB})$. User selectable gain of $1 \mathrm{~V} / \mathrm{V}$ to $1000 \mathrm{~V} / \mathrm{V}$ via an external resistor enables either low level or high level full scale ranges to be applied to the input ( +10 mV to +10 V unipolar, $\pm 5 \mathrm{mV}$ to $\pm 5 \mathrm{~V}$ bipolar) with gain determined by the following. formula:

$$
\mathrm{GAIN}=1+\left(\frac{20 \mathrm{k}}{\mathrm{R}_{\mathrm{G}}}\right)
$$

# SPECIFICATIONS 

| MODEL | DAS1155 | DAS1156 |
| :---: | :---: | :---: |
| RESOLUTION | 14 Bits | 15 Bits |
| DYNAMICCHARACTERISTICS |  |  |
| ADCConversion Time | $35 \mu \mathrm{~s}$ max | $44 \mu \mathrm{~s}$ max |
| IA Setting Time, (10V Output Swing) |  |  |
| to 0.003\% FSR @ G = 1 | $15 \mu \mathrm{~s}$ max | * |
| to 0.003\% FSR@ G = 10 | $15 \mu$ s max | * |
| to 0.01\% FSR@ G = 1000 | $50 \mu \mathrm{~s}$ | * |
| Throughput Rate@ G=1,10 | 25 kHz min | 20 kHz min |
| SAMPLEHOLD |  |  |
| Acquisition Time | $4 \mu \mathrm{~s}$ max | $5 \mu \mathrm{smax}$ |
| Aperature Delay Time | 50 ns |  |
| Aperture Uncertainty Time | Ins | * |
| Feedthrough Rejection ${ }^{1}$ | -96dB | * |
| Droop Rate | $0.05 \mu \mathrm{~V} / \mu \mathrm{s}$ | * |
| ACCURACY |  |  |
| Differential Nonlinearity (FSR) ${ }^{2}$ | $\pm 0.003 \%$ max | $\pm 0.002 \%$ max |
| Integral Nonlinearity (FSR) ${ }^{3}$ | $\pm 0.005 \%$ max | $\pm 0.003 \%$ max |
| No Missing Codes | Guaranteed |  |
| Offset Error | Adjustable to Zero | * |
| Gain Error | Adjustable to Zero | * |
| STABILITY |  |  |
| Offset (RTI) T.C. | $\pm\left(1+\frac{50}{\mathrm{G}}\right) \mu \mathrm{V} / \mathrm{C}$ | * |
| Gain(RTI) T.C. | $\pm 16 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | * |
| Differential Nonlinearity T.C. | $\pm 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max | * |
| Power Supply Sensitivity | $\pm 0.0015 \% \mathrm{FSR}^{2} / \% \mathrm{v}_{\text {S }}$ | * |
| ANALOG INPUTS |  |  |
| Voltage Input Range ( $\frac{\text { ADCFSR }}{\text { Gain }}$ ) | $\begin{aligned} & +10 \mathrm{mV} \text { to }+10 \mathrm{~V} \text { (Unipolar) } \\ & \pm 5 \mathrm{mV} \text { to } \pm 5 \mathrm{~V} \text { (Bipolar) } \end{aligned}$ | * |
| Instrumentation Amplifier |  |  |
| Gain | Resistor Programmable | * |
| Gain Range | 1 to 1000 | * |
| Gain Equation | $\mathrm{G}=1+\left(\frac{20 \mathrm{k} \Omega}{\mathrm{R}_{\mathrm{G}}}\right)$ | * |
| Input Impedance | $10^{8} \Omega$ | * |
| Bias Current | 50 nA | * |
| Offset Current | 2 nA | * |
| CMR (up to 500 Hz ) | -80dB | * |
| CMV | $\pm 10 \mathrm{~V}$ | * |
| DIGITALINPUTS |  |  |
| ADC Convert Command ${ }^{4}$ | 1TTL Load, Positive Pulse |  |
|  | Negative Edge Triggered |  |
| SHA Control | HOLD $=$ Logic 0 |  |
|  | SAMPLE = Logic 1 |  |
| Low Enable, High Enable | ENABLE $=$ Logic 0 |  |
| DIGITAL OUTPUTS |  |  |
| Parallel Data'Outputs | Tri-State |  |
| Unipolar | Binary |  |
| Bipolar | Offset Binary, 2's Complement |  |
| Output Drive | 2TTL Loads |  |
| Status | Logic " 1 " During Conversion |  |
| Output Drive | 2TTL Loads |  |
| INTERNAL REFERENCE VOLTAGE | +10v, $\pm 0.3 \%$ |  |
| External LoadCurrent (Rated Performance) | 2 mA (max) |  |
| Temperature Stability | $\pm 8.5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}($ max $)$ |  |
| POWER REQUIREMENTS |  |  |
| Rated Voltages | $\pm 15 \mathrm{~V} \pm 5 \%,+5 \mathrm{~V} \pm 5 \%$ |  |
| Operating Voltages ${ }^{5}$ | $\pm 12 \mathrm{~V}$ to $\pm 17 \mathrm{~V},+4.75 \mathrm{~V}$ to +5 |  |
| Supply Current Drain $\pm 15 \mathrm{~V}$ | $\pm 40 \mathrm{~mA}$ |  |
| $+5 \mathrm{~V}$ | 80 mA |  |
| TEMPEPATURERANGE |  |  |
| Specified | 0 to $+70^{\circ} \mathrm{C}$ |  |
| Operating | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| Storage | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | , |
| Relative Humidity | (Meets MIL-STD-202E, Metho |  |
| SHIELDING | Electrostatic(RFI)6sides, Electromagnet (EMI) 5 sides |  |
| SIZE | $2^{\prime \prime} \times 4^{\prime \prime} \times 0.44$ " metal package |  |
| NOTES |  |  |
| ${ }^{1}$ Measured in hold mode, input 20 V pk -pk (f ${ }^{\text {a }} 10 \mathrm{kHz}$. |  |  |
| ${ }^{2}$ FSR means Full Scale Range. |  |  |
| ${ }^{3}$ Whorst-case summation of IA, S/H and A/D nonlinearity errors. |  |  |
| ${ }^{4}$ When connecting the Convert Command the $\mathrm{S} / \mathrm{H}$ control terminals together, the pulse width must be long enough for the $\mathrm{S} / \mathrm{H}$ amplifier to acquire the input signal to the required accuracy $4 \mu \mathrm{~s}(\mathrm{~min}$, DAS1155) $5 \mu \mathrm{~s}(\mathrm{~min}$, DAS1156). |  |  |
| ${ }^{\text {S If }} \mathrm{a} \pm 12 \mathrm{~V}$ operating power supply is used, the analog input must be limited to $\pm 7 \mathrm{~V}$. ${ }^{6}$ Recommended Power Supply: Analog Devices Model 923. |  |  |
|  |  |  |
| $*$ Same specifications as for DASIIss,Specifcations subicet to change without notice. |  |  |
|  |  |  |

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


## INTERCONNECTION AND SHIELDING TECHNIQUES

To preserve the high CMR characteristics of the DAS1155/DAS1156, care must be taken to minimize noise wherever possible. For best performance use twisted shielded cable, for the sensitive input signal, to reduce inductive and capacitive pickup. The cable should be connected as close as possible to the input common mode signal source. Place the gain setting resistor as close as possible to its respective terminal connections to avoid pickup.

## Applying the DAS1155/DAS1156



Figure 2. Analog Input Block Diagram
The gain T.C., of the DAS1155/1156, will be directly affected by the resistor used for $\mathrm{R}_{\mathrm{G}}$. Using a high quality metal film resistor is recommended. Bipolar operation is obtained by connecting the REF OUT and the BIPOLAR OFFSET terminals together.
The output of the instrumentation amplifier drives the sample/hold amplifier which has a gain of IV/V. The sample/hold amplifier holds the input signal at a constant level during the A/D conversion. Acquisition times of $4 \mu \mathrm{~s}$ and $5 \mu \mathrm{~s}$ maximum are provided respectively by the DAS1155 and DAS1156. Full scale A/D converter input range is programmed for +10 V (unipolar) or $\pm 5 \mathrm{~V}$ (bipolar). Therefore, the instrumentation amplifier gain must be set accordingly to obtain maximum usable resolution.

## COMMON MODE REJECTION

CMR is dependent on source impedance imbalance, signal frequency, and amplifier gain. CMR is specified having a $\pm 10 \mathrm{~V}$ CMV and $1 \mathrm{k} \Omega$ source imbalance over a frequency range of dc to 500 Hz . Figure 3 illustrates the typical CMR vs. source impedance


Figure 3. CMR vs Gain and Source Imbalance DAS1155/ 1156


Figure 4. CMR vs Frequency DAS1155/1156
imbalance for the DAS1155/1156. Increasing the input gain of the instrumentation amplifier increases the CMR. At Gain = $1 \mathrm{~V} / \mathrm{V}, \mathrm{CMR}$ is maintained greater than 80 dB for source impedance imbalance up to $10 \mathrm{k} \Omega$. Figure 4 illustrates the CMR vs. gain and frequency.

## SETTLING TIME VS. GAIN

Illustrated in Figure 5 is the typical settling time vs. gain of the instrumentation amplifier in the DAS1155/DAS1156. Settling times are specified to $0.003 \%$ FSR for gains 1 and 10 , and to $0.01 \%$ FSR for gain to 1000 having an output step voltage of 10 volts. Settling time to $0.003 \%$ FSR for gains greater than 10 are not shown because of the effects of voltage noise at the higher gains.


Figure 5. Typical Settling Time vs Gain

## TIMING DIAGRAM

The timing diagram for the DAS1155/DAS1156 is illustrated in Figure 6. This figure includes the sample/hold amplifier characteristics and assumes that the instrumentation amplifier is allowed to settle during the previous conversion.


## NOTES

$$
\text { } / / / / / \text { 1. Output Data Valid. }
$$

- 2. This Diagram assumes that the Instrumentation Amplifier is allowed sufficient time to settle before the Sample/Hold Amplifier is placed in the Sample Mode. Instrumentation Amplifier settling can take place during the AD Conversion process for the next conversion (see throughput rate).

3. The S/H Control and Trigger are tied together, Pulse Width must be $4 \mu \mathrm{~s}(\mathrm{~min}) / 5 \mu \mathrm{~s}(\mathrm{~min})$ to allow the $\mathrm{S} / \mathrm{H}$ Amplifier to acquire the Input Signal.

Figure 6. DAS1155/DAS1156 Timing Diagram
The TRIGGER input and S/H CONTROL terminal can be tied together requiring only one conversion control signal. When the trigger pulse goes high, it places the sample/hold amplifier in the sample mode allowing it to acquire the present input signal. The trigger pulse must remain high for a minimum of $4 \mu \mathrm{~s} / 5 \mu \mathrm{~s}$, for the DASI155/DAS1156 respectively', to insure accuracy is attained. At the falling edge of the TRIGGER pulse, the sample/ hold amplifier is placed in the hold mode, the A/D conversion
begins, and all internal logic is reset. Once the conversion process is initiated, it cannot be retriggered until after the end of conversion.
With this negative edge of the trigger pulse the MSB is set low with the remaining digital outputs set to logic high state, and the status line is set high and remains high thru the full conversion cycle. During conversion each bit, starting with the MSB, is sequentially switched low at the rising edge of the internal clock. The internal DAC output is then compared to the analog input and the bit decision is made. Each comparison lasts one clock cycle with the complete 14 -/15-bit conversion taking $35 \mu \mathrm{~s} /$ $44 \mu \mathrm{~s}$ maximum respectively for the DAS1155/DAS1156.
At this time, the STATUS line goes low signifying that the conversion is complete. For bus applications, the digital output can now be applied to the selected data bus by enabling the tri-state buffers with the HI-ENABLE and LO-ENABLE terminals.

## GAIN AND OFFSET ADJUSTMENTS

The DAS1155/DAS1156 each are provided with internal gain and offset adjustment potentiometers. Each potentiometer has ample adjustment range so that gain and offset errors can be trimmed to zero.
Since offset calibration is not affected by changes in gain calibration, it should be performed first. Proper gain and offset calibration require great care and the use of extremely sensitive and accurate reference instruments. The voltage standard used as a signal source must be very stable and be capable of being set to within $\pm 1 / 10$ LSB of the desired value at any point within its range.
The analog input values given in Tables 1, 2, 3 and in the following Offset \& Gain Calibration Section, are values that should be present at the input to the internal ADC. The value of the analog input will be affected by the gain of the input instrumentation amplifier.(Example: For a full scale input of 0 to +5 V , divide the 0 to +10 V range input values by 2 and set input gain to 2.

| Analog Input 0 to +10 V Range |  | Digital Output Binary Code |  |
| :---: | :---: | :---: | :---: |
| DAS1155 | DAS1156 | DAS1155 | DAS1156 |
| +9.99939 V | +9.99969V | 1111111111111 | 111111111111111 |
| $+5.00000 \mathrm{~V}$ | $+5.00000 \mathrm{~V}$ | 10000000000000 | 100000000000000 |
| $+1.25000 \mathrm{~V}$ | $+1.25000 \mathrm{~V}$ | 00100000000000 | 001000000000000 |
| $+0.0006 \mathrm{~V}$ | $+0.0003 \mathrm{~V}$ | 00000000000001 | 000000000000001 |
| $+0.0000 \mathrm{~V}$ | $+0.0000 \mathrm{~V}$ | 00000000000000 | 000000000000000 |

Table 1. Nominal Unipolar Input/Output Relationships

| Analog Input <br> $\pm 5 V$ | Digital Output |  |
| :--- | :--- | :--- |
| +4.99939 V | Offset Binary Code | Two's Complement Code |
| +2.50000 V | 11111111111111 | 01111111111111 |
| +0.00061 V | 10000000000 | 01000000000000 |
| +0.00000 V | 10000000000001 | 00000000000001 |
| -5.00000 V | 00000000000000 | 10000000000000 |
|  |  |  |

Table 2. DAS1155 Bipolar Input/Output Relationships

| Analog Input <br> $\pm 5 \mathrm{VRange}$ | Offset Binary Code | Two's Complement Code |
| :--- | :--- | :--- |
| +4.99969 V | 111111111111111 | 011111111111111 |
| +2.50000 V | 110000000000000 | 010000000000000 |
| +0.00030 V | 100000000000001 | 000000000000001 |
| +0.00000 V | 100000000000000 | 000000000000000 |
| -5.00000 V | 000000000000000 | 100000000000000 |

Table 3. DAS1156 Bipolar Input/Output Relationships

## OFFSET CALIBRATION

For 0 to +10 V unipolar range set the input voltage precisely to $+305 \mu \mathrm{~V}$ for the DAS1155 and $+153 \mu \mathrm{~V}$ for the DAS1156.
Then adjust the zero potentiometer until the converter is just on the verge of switching from $00---00$ to $00 \cdots-1$.
For the $\pm 5 \mathrm{~V}$ bipolar range set the input voltage precisely to $+305 \mu \mathrm{~V}$ for the DAS1155 and $+153 \mu \mathrm{~V}$ for the DAS1156.
Adjust the zero potentiometer until the offset binary coded units are just on the verge of switching from $00---00$ to $00----01$ and the two's complement coded units are just on the verge of switching from $10----00$ to $10----01$.

## GAIN CALIBRATION

Set the input voltage precisely to +9.99909 (DAS1155)/
+9.99954 V (DAS1156) for the 0 to +10 V units, or +4.99909 V (DAS1155) +4.99954 V (DAS1156) for $\pm 5 \mathrm{~V}$ units. Note that these values are $11 / 2$ LSB less than nominal full scale. Adjust the gain potentiometer until binary and offset binary coded units are just on the verge of switching from $11---10$ to $11---11$ and two's complement coded units are just on the verge of switching from 011----10 to 011----11.

## THROUGHPUT RATE

Throughput rates for the DAS1155/DAS1156 can be increased by the use of the OVERLAP MODE, i.e. updating the input while the ADC is making a conversion.
The guaranteed throughput rates are $25 \mathrm{kHz} @ \mathrm{G} \doteq 1,20 \mathrm{kHz}$ $@ \mathrm{G}=1000$ for the DAS1155 and 20 kHz @ $\mathrm{G}=1$ and 1000 for the DAS1156. When the IA settling time is less than or equal to the sum of SHA acquisition time and ADC conversion time, $39 \mu \mathrm{~s}$, the DAS throughput rate equals $1 / 39 \mu$ s or 25.6 kHz . When IA settling time is greater than $39 \mu \mathrm{~s}$ (see Figure 5), the DAS throughput rate becomes dependent upon the IA settling time and equals its reciprocal.

## DAS1155/DAS1156 INPUT/OUTPUT RELATIONSHIPS

The DAS1155/DAS1156 produces a true binary coded output when configured as a unipolar device. Configured as a bipolar device, it can produce either offset binary or two's complement output codes. The most significant bit (MSB) is used to obtain the binary and offset binary code while the ( $\overline{\mathrm{MSB}}$ ) is used to obtain the two's complement code. Table 1 shows the unipolar analog input/digital output DAS1155/DAS1156 relationships. Tables 2 and 3 show the DAS1155/DAS1156 bipolar analog input/digital output relationships respectively.

## TRI-STATE DIGITAL OUTPUT

The digital outputs are provided in parallel format to the output tri-state buffers. The output information can be applied to a data buss in either a one-byte or a two-byte format by using the HI-ENABLE and LO-ENABLE terminals. If the tri-state feature is not required, normal digital outputs can be obtained by connecting the enable pins to ground.

## POWER SUPPLY AND GROUNDING CONNECTIONS

Although the analog power ground and the digital ground are connected in the DAS1155/DAS1156, care must still be taken to provide proper grounding due to the high accuracy nature of the devices. Though only general guidelines can be given, grounding should be arranged in such a manner as to avoid ground loops and to minimize the coupling of voltage drops (on the high current carrying logic supply ground) to the sensitive analog circuit sections. Analog and digital grounds should remain separated on the PC board and terminated at the respective DAS1155/ DAS1156 terminals.
No power supply decoupling is required since, both the DAS1155 and DAS1156, contain high quality tantalum capacitors on each of the power supply inputs to ground.

## Digital Panel Instruments

## Contents

Page
Selection Guides
Logic (+5V) Powered Digital Panel Meters ..... 16-2
AC-Powered Digital Panel Meters ..... 16-3
Digital Temperature Meters ..... 16-4
General Information and Definitions of Specifications ..... 16-5
DIGITAL PANEL METERS
AD2004 High Performance 4 1/2 Digit DPM for System Applications ..... 16-13
AD2006 AC Powered $31 / 2$ Digit DPM with Sperry Display ..... 16-15
AD2009 3 1/2 Digit AC Line Powered DPM ..... 16-19
AD2010 Low Cost 3 1/2 Digit DPM for OEM Applications ..... 16-23
AD2016 Low Cost, 3 1/2 Digit, Line Powered DPM with LED Display ..... 16-27
AD2021 Low Cost 3 1/2 Digit Logic Powered DPM with LED Displays ..... 16-31
AD2024/AD2027 Low Cost 4 1/2 Digit DPMs with LED Displays ..... 16-33
AD2025/AD2028 Low Cost 4 3/4 Digit DPMs with LED Displays ..... 16-37
AD2026 Low Cost 3 Digit Analog Panel Meter Replacement ..... 16-41
AD2033 True rms/dB Multirange Meter ..... 16-43
TEMPERATURE MEASUREMENT AND SIGNAL CONDITIONING COMPONENTS AD2036 6 Channel Scanning Digital Thermometer ..... 16-47
AD2037/AD2038 6 Channel Scanning Digital Voltmeter/Thermometer ..... 16-49
AD2040 Low Cost Temperature Indicator ..... 16-51
-AD2050/AD2051 Microprocessor-Based Thermocouple Meters ..... 16-55- New product since the 1980 Data-Acquisition Components and Subsystems Catalog.

## Selection Guide Digital Panel Instruments

For the purpose of selection, the instruments in this section are divided into three classes, each having its own Selection Guide:

1. 3- to 4 3/4-digit panel meters for general applications, powered by dc voltage furnished by the user's instrumentation-system +5 V logic supply
2. 3- to 4 3/4-digit panel meters for general applications, powered by ac line voltage, and including multi-channel scanning and true-rms types
3. Single- and scanning multi-channel digital temperature meters for measurements with thermocouples, RTDs, thermistors, and AD590 semiconductor temperature sensors

The Selection Guides permit all the devices in each class to be compared in terms of their salient features, to narrow the field of choice to one or two devices, for which page locations are given. The data sheets in this Volume have technical

${ }^{1}$ All logic powered DPMs use industry standard case with $3.175^{\prime \prime} \times 1.810^{\prime \prime}(80.65 \times 45.97 \mathrm{~mm})$ cutout. All ac-powered DPMs except AD2006 use industry standard case with $3.930^{\prime \prime} \times 1.682^{\prime \prime}(99.82 \times 42.72 \mathrm{~mm})$ cutout. AD2006 uses same case as logic powered DPMS.
descriptions, specifications, and in many cases, applications information. Complete data sheets for most of these instruments, with further information on application and use of the products, are available upon request. General information on digital panel instruments can be found in the pages that follow the Selection Guides.

For temperature instrumentation, there are a number of other products dedicated to temperature measurement, included in this Databook, that may be of interest. They are to be found in these sections: Transducers \& Signal Conditioners, $\mu$ MAC-4000 Intelligent Measurement-and-Control Subsystems, and MACSYM. Power supplies for excitation of systempowered panel instruments may be found in the Power Supply section.
Finally, in the Synchro \& Resolver Conversion section, there are the benchtop API1620 and API1718 Angle Position Indicators, which accept synchro or resolver input, convert to digital, and provide a 5 -digit numerical LED display of the angle, and a 5 -decade BCD or 16-bit binary data output.


[^27]

[^28]
# Orientation <br> Digital Panel Instruments 

## UNDERSTANDING DPMS

## Introduction

A DPM is basically an analog to digital converter with a visual readout. The DPM samples the input voltage periodically, converts that voltage to digital outputs, and displays the corresponding reading visually. A digital panel meter, then, consists of four basic functional sections: the input section, including signal conditioning and analog to digital conversion circuitry; the display; the data outputs; and the power supply.

## Processing The Input Signal

The primary function of the input section is to convert an analog voltage input into a digital signal for display. Besides this basic function, the input section also buffers the input to provide a high input impedance, prevent circuit damage in overvoltage conditions, reject both normal mode and common mode noise on the input signal, compensate for large variations in operating temperature, and sometimes even measure the ratio of two separate input voltages.
The analog to digital conversion scheme used on most DPMs is the dual-slope type, due to its inherent stability and normal mode noise rejection. The dual slope converter can also be used to measure the ratio of two input voltages, in some DPM designs. Lower-resolution DPMs sometimes use staircase or single slope converters, which require RC filtering of the input signal for normal mode noise rejection.
The input of the DPM may be single-ended, differential or floating. Single-ended inputs measure the input voltage with respect to input common and may require some care in application to avoid ground loop problems. To prevent ground loops, some of Analog Devices' DPMs use a 'limited differential input", where a resistor separates analog and digital grounds, allowing up to 200 mV of common mode voltage and providing up to 60 dB of common-mode rejection.
True differential input DPMs accommodate common mode voltages of up to $\pm 5 \mathrm{~V}$, adequate for most bridge transducer type applications. For very high common mode voltages, the opto-isolation technique, used in several Analog Devices DPMs, allows common mode voltages of up to $\pm 300 \mathrm{~V}$ and provides 100 to 120 dB of common mode rejection, even when BCD data outputs are being used. Any ac powered DPM can be floated on the power supply transformer to provide isolation and CMR, similarly to the opto-isolated DPM, if no BCD outputs or control signals are being used (i.e., in readout-only operation). Further information on DPM input configurations can be found in the Applications section.
Although most DPMs measure de input voltages only, and a few measure the rectified average value of ac inputs, the AD2033 measures either the true-rms value of ac+dc signals or the dB value of the ac+dc inputs. The AD2033 uses an implicit computing technique to make accurate and rapid measurements of ac inputs regardless of waveform. Five separate, calibrated inputs are provided for full scale ranges of 200 mV to 600 V rms. Even with digital and control lines connected, the floating opto-isolated analog input withstands high com-
mon mode voltages, such as those encountered when making rms current measurements.

## Displaying the Data

Once the input signal is digitized, it is decoded and displayed on a digital readout. Numerous types of displays are available today, but Analog Devices' DPMs use large LED (light emitting diode) displays on all of the latest models. Seven-segment LED displays are large as $0.56(14.3 \mathrm{~mm})$ offer the ultimate in ruggedness, reliability and aesthetic appeal, and challenge Beckman gas discharge displays for size.
Beckman displays and smaller $0.27^{\prime \prime}$ ( 6 mm ) solid state LEDs are also used by Analog Devices. The large shaped characters of the Beckman display easily read at up to 30 feet ( 9 meters) away. The neon orange digits can be filtered to provide either an amber or a red display. The smaller LEDs, packaged with counting and decoding logic circuitry, permit the extremely small packaging of the AD2010 and the AD2004. Numitron tube displays, still available in some older designs, offer easy viewing in direct sunlight and can be filtered to provide red, green or amber readouts.

## Producing Digital Outputs

Since the visual display of a DPM must be in a decimal format, the counters used in DPM conversion circuitry are always binary-coded decimal (BCD) counters. The data-output format

depends on the circuit design of the meter: most designs using TTL integrated circuits have parallel BCD data outputs, with all BCD bits available simultaneously. Parallel data is easiest to interface to, since most data peripherals, such as printers and comparators, require parallel data. Parallel data can be latched, and therefore valid, except for the period of several microseconds after each conversion, when it is updated, or unlatched, where the data is valid only between conversions. In either case, a STATUS or DATA READY signal is available to indicate when the data outputs are valid.
DPMs using MOS-LSI (metal-oxide semiconductor, large scale integrated circuits) usually have character serial outputs, where each BCD digit is gated onto a single set of parallel output lines in sequence. This technique is used to reduce the number of pins used on the LSI chip and to simplify data interfacing to the display. Although some data peripherals, such as microprocessors, require character-serial data inputs, for many applications it is necessary to use latches or shift registers to convert the data into a parallel format for interfacing. Most DPMs using LSI have an extra cost option available that provides parallel data outputs.
Digital data outputs from DPMs are generally compatible with DTL or TTL logic systems, but some of the newer DPMs using LSI are only compatible with CMOS logic. The parallel output option with these LSI DPM designs, however, is generally TTL compatible for ease in interfacing.

## Powering the DPM

Logic power or line power? The +5 V dc logic powered DPM can share the power supply designed into most instruments and systems for powering standard logic circuits. When the DPM is operated from the +5 V power supply, no ac transformer is required, and the size and weight of the DPM are greatly reduced and internal temperature rise is minimized. This reduction in size, weight and power has allowed DPMs to be used in instruments that could not accommodate bulky ac line-powered DPMs.
The logic-powered DPM has a greater isolation from line variations, noise and transients, since it is operated on regulated power and no ac power lines need to be routed to the front panel of the instrument or system. Logic powered DPMs are safer also, since no high voltages are required, making operational testing safer and UL or CSA approval simpler.
The logic power concept was originally based on the widespread usage of TTL logic circuits. However, MOS (metallicoxide semiconductor) integrated circuits that use the same power supplies but require less power have greatly increased the benefits of the logic powered DPM. Not only is MOS logic used in the DPMs themselves, to reduce power consumption and size, but its widespread usage in external circuitry to provide instrument control and signal conditioning have made the logic powered DPM concept even more valid today than when it was conceived. Using MOS circuits and logic powered DPMs, today's instruments are becoming smaller; and their
lower power consumption makes portability, even with battery power, highly feasible for many designs.
If sufficient logic power cannot be made available in the instrument or system design, or if compatibility with current designs using ac powered DPMs is desired, the line powered DPM will be a better choice. And, in those cases where line powered DPMs make available external power supplies, the DPM may be used to power the entire measurement system.
Analog Devices offers a full line of both logic powered and line powered DPMs, with choices of display types, digits of resolution and grades of performance to allow the user to select the proper DPM for a wide range of applications.

## SELECTING DPMs

Which Meter For The Application - Digital Or Analog? The decision whether to use an analog or digital meter is generally based on three considerations: performance, cost and aesthetics. The DPM offers tremendously greater performance in readability, accuracy, and the availability of special features.
Since the digital display is completely free of ambiguity or interpolation errors, it is an ideal choice for instruments that must be accurately read by relatively unskilled personnel, for example, medical instruments used in operating rooms or process control instruments used in factories. And, the large, bright displays used on DPMs allow the displays to be read from great distances in almost any lighting conditions.
DPMs are basically analog-to-digital converters with displays, and the DPM offers data outputs that can be interfaced with printers, teletypewriters or computers for data logging or processing, or to digital comparators for making go/no go decisions.
Analog meters are principally useful for those applications in which a skilled operator can derive much useful information from the acceleration and fluctuations of a moving element. For example, anticipating adjustment and control often hinges on estimating rate and acceleration, making an analog display mandatory.
The trend in today's instrumentation is toward digital readouts. This is not just because of the performance advantages of DPMs, but because of the superior appearance and customer appeal of digital readouts.
Now DPMs are easier to justify than ever before. For example, the Analog Devices AD2026 became the first real alternative to the measurement grade analog panel meter.

## The "Make or Buy" Decision

Several integrated circuit manufacturers now offer DPM LSI chips. Often it is implied that with the DPM chip(s) and a few external components, one can build his own DPM. Although this may seem attractive to some users, the manufacture of a complete DPM is not as easy as it may sound.
Considerable circuit design experience is required to design a DPM of adequate performance using a chip or chip set. Then,
printed circuit boards must be laid out, packaging hardware must be designed, and production line facilities, test equipment and burn-in racks must be designed and built. Parts must be purchased, tested and stocked for each DPM design needed.
Analog Devices, of course, goes through all these procedures and many more, for each and every DPM model we sell. We use our volume buying power to cut parts costs, and our experience in building DPMs to streamline the DPM manufacturing process while still maintaining high standards of DPM quality. And, being a large company with a large export market, we can provide our customers with worldwide sales and service backup.
For most companies that use DPMs, buying a complete DPM from an established vendor turns out to be more cost effective and less troublesome than building their own. By purchasing DPMs, one can obtain quality, reliability, service and low cost without investment of resources, risk and the problems of acquiring DPM design competence.

## Understanding Performance Specifications

Currently, there are no industry standards on DPM specifications, and comparing specifications of DPM's from different manufacturers may require some analysis. A section of DPM specification definitions has been included, but an elaboration on several of these is included below to help in understanding fully how specifications relate to performance requirements.
Resolution, Accuracy, and Stability-these three specs are very important in the selection of a DPM. Although more digits may mean more resolution, the digits themselves are useless unless the accuracy is sufficient for the digits to have real meaning. Therefore, accuracy and resolution should be comparable.

Besides temperature variations, there are three components of DPM inaccuracy: zero offset error, gain error, and quantization error. In any device using a counter and clock to determine a digital output, there is always a potential $\pm 1$ count error in the output. This is caused by the timing of the input gate of the counter; when the gate closes asynchronously with the clock, a clock pulse that occurs just as the gate closes may or may not be counted, hence the fixed $\pm 1$ digit inaccuracy.

Zero level offsets in the analog circuitry cause errors specified as a percentage of full scale reading. These errors can be corrected by a zero calibration potentiometer requiring periodic resetting, or by internal calibration circuits that set the zero level automatically between each reading, assuring no zero level contribution to the error.
Gain variations occur as a function of signal level in the analog circuitry and produce errors which are specified as a percentage of the reading. These are the hardest errors to design out of a DPM circuit, but they can be minimized by component specification and selection. A range potentiometer is used for periodic adjustment of the gain. Gain errors may also be calibrated out in "smart" instruments having an automatic internal calibration facility (e.g. AD2050).

Since all the electronic components used in the design of a

DPM have some temperature dependence, one can expect the accuracy of the DPM to be affected by changes in operating temperature. If automatic zero correction circuitry is not used, the zero level may drift with temperature. Variations in the reference voltage circuitry and its associated switches will cause changes in the gain of the DPM, but careful selection and matching of components can minimize this error.

To illustrate these specifications, consider a $3^{1 / 2}$ digit DPM ( 1999 counts full scale). The resolution of the unit is the value of one digit, 1 part in 2000 or $0.05 \%$ of full scale. If the accuracy is comparable to the resolution (exclusive of digital indecision), the DPM should have a maximum error of $\pm 0.05 \%$ $\pm 1$ digit.
Temperature coefficient specifications for a DPM should be very good to maintain the accuracy. A tempco of only $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\left(0.005 \% /{ }^{\circ} \mathrm{C}\right)$ will produce an additional error of $\pm 0.05 \%$ over a range of only $\pm 10^{\circ} \mathrm{C}$.

Since each manufacturer tends to use a different method of specifying accuracy and temperature coefficients, specifications must be expressed in common terms to be comparable. For example, one may find specifications for $31 / 2$ digit DPMs in the formats shown below (" $R$ " = "of reading"):

Unit 1: $\max$ error: $\pm 0.05 \% \mathrm{R} \pm 1$ digit, tempco: $\pm 50 \mathrm{ppm}(\mathrm{R}) /{ }^{\circ} \mathrm{C}$
Unit 2: max error: $\pm 0.02 \% \mathrm{R} \pm 0.03 \%$ F.S. $\pm 1$ digit, tempco: $\pm 0.004 \% \mathrm{R} \pm 0.001 \%$ F.S. $I^{\circ} \mathrm{C}$
Unit 3: max error: $\pm 0.05 \% \mathrm{R} \pm 0.05 \%$ F.S. $\pm 1$ digit, for temperature $+15^{\circ} \mathrm{C}$ to $+35^{\circ} \mathrm{C}$

To compare the three units, one must establish a common ground : full scale reading, temp range $+15^{\circ} \mathrm{C}$ to $+35^{\circ} \mathrm{C}$ $\left( \pm 10^{\circ} \mathrm{C}\right)$. The specification then becomes:

$$
\begin{aligned}
\text { Unit 1: } & \pm 0.05 \% \text { F.S. } \pm 1 \text { digit } \pm\left(50 \mathrm{ppm}(\mathrm{~F} . S .) /{ }^{\circ} \mathrm{C} \mathrm{x} \pm 10^{\circ} \mathrm{C}\right) \\
& = \pm 0.05 \% \text { F.S. } \pm 1 \text { digit } \pm 0.05 \% \text { F.S. } \\
& =0.1 \% \text { F.S. } \pm 1 \text { digit } \\
\text { Unit 2: } & \pm(0.02 \% \text { F.S. } \pm 0.03 \% \text { F.S. }) \pm 1 \text { digit }(0.004 \% \text { F.S. } \\
& \pm 0.001 \% \text { F.S. }))^{\circ} \mathrm{C} x \pm 10^{\circ} \mathrm{C} \\
& =0.05 \% \text { F.S. } \pm 1 \text { digit } \pm 0.05 \% \text { F.S. } \\
& =0.1 \% \text { F.S. } \pm 1 \text { digit } \\
\text { Unit 3: } & \pm 0.05 \% \text { F.S. } \pm 0.05 \% \text { F.S. } \pm 1 \text { digit } \\
& =0.1 \% \text { F.S. } \pm 1 \text { digit }
\end{aligned}
$$

Even though all units are specified differently, they have equivalent performance.

## Selecting A DPM

To select the proper DPM for an application, one must thoroughly review the design requirements. This review should include a characterization of the input signal: dc, ac or ac $+d \mathrm{~d}$, full scale range, unipolar or bipolar, whether any common mode voltage is present, or if noise pickup may be a problem. What accuracy and resolution are required? Is other than LED display required? Is viewing at large distances or
color coding the displays necessary? Will the DPM be powered by +5 V dc or ac line? Are data outputs necessary for data logging or feedback control? Are special features, like ratiometric operation, or the availability of power supply outputs from ac powered DPMs needed?
Once the application is fully characterized, a DPM must be selected with the proper specifications. The following checklist can be used as a guide to help in the selection process:

## Selection Checklist

[v) What inputs are to be measured?

```
        DC, AC or AC+DC
        Unipolar, or bipolar
        Full scale range
        Common mode voltage
    &D}\mathrm{ Performance
        Resolution: 21/2, 3, 31/2, 4, 41/2, 43/4 digits
        Accuracy
        Temperature operating range and temperature
            coefficients
        Noise rejection
    [) Display
        LED
        Gas discharge (Beckman)
        Incandescent (Numitron)
    |}\mathrm{ Power supply input
        AC line
        +5VDC
    | Interface signals
        Trigger/Hold - conversion speed
        Data outputs - parallel BCD, character serial
                        or pulse train
        Logic compatibility
    $pecial features
        Ratiometric operation
        Power supply outputs from AC powered DPMs
        Display blanking controls
```

    \(\checkmark\) Physical requirements
        Size - panel cutout and depth
        Mounting requirements
    Quality control and reliability
        Burn-in before shipment
        Warranty
    IV Environmental specifications
        Temperature range, operating and storage
        Special requirements - humidity, vibration, etc.
    
## DEFINITIONS - TERMS \& SPECIFICATIONS

Accuracy (absolute): DPMs are calibrated with respect to a reference voltage which is in turn calibrated to a recognized voltage standard. The absolute accuracy error of the DPM is the tolerance of the full-scale set point referred to the absolute voltage standard.
Accuracy (relative): Relative accuracy error is the difference between the nominal and actual ratios to full scale of the digital output corresponding to a given analog input. See also: linearity.

Automatic Zero: To achieve zero stability, a time interval during each conversion is provided to allow the circuitry to compensate for drift errors, thereby, providing virtually no zero drift error.

Bias Current: The current required from the source at zero signal input by the input circuit of the DPM. Bias current is normally specified at typical and maximum values. Analog Devices' DPMs using transistor input circuitry are bias current sinks.
Binary Coded Decimal (BCD): Data coding where each decimal digit is represented by a group of 4 binary coded digits (called "quads"). Each quad has bits corresponding to $8,4,2,1$ and 10 permissible levels with weights $0-9$. BCD is normally used where a decimal display is needed.
Bipolar: A bipolar DPM measures inputs which may be of either positive or negative polarity and automatically displays the polarity as well as the magnitude of the input voltage on the readout.

Character Serial BCD: Multiplexed BCD data outputs, where each digit is gated sequentially onto four common output lines.

Common-Mode Rejection: A differential-input DPM will reject any input signals present at both input terminals simultaneously if they are within the common mode voltage range. Common mode rejection is expressed as a ratio and usually given in dB. (CMR $=20 \log \mathrm{CMRR}) .120 \mathrm{~dB}$ of common-mode rejection ( $C M R R=10^{6}$ ) means that a 10 V common-mode voltage is processed as though it were an additive-differential input signal of $10 \mu \mathrm{~V}$ magnitude.
Common Mode Voltage: A voltage that appears in common at both input terminals of a device, with respect to its ground.
Conversion Rate: The frequency at which readings may be processed by the DPM. Specifications are typically given for internally clocked rates and maximum permissible externallytriggered rates.
Conversion Time: The maximum time required for a DPM to complete a reading cycle, specified for the full scale reading.
Dual-Slope Conversion: An integrating A/D conversion technique in which the unknown signal is converted to a proportional time interval, which is then measured digitally. This is done by integrating the unknown for a predetermined time.


Then a reference input is switched to the integrator, and integrates "down" from the level determined by the unknown, until a "zero" level is reached. The time for the second integration process is proportional to the average of the unknown signal level over the predetermined.integrating period.
Input Impedance: The complex ratio of signal voltage to signal current at the input terminals. For de measuring DPMs, the input is measured at dc. For ac measuring DPMs, it is expressed as a dc resistance shunted by a specified capacitance.
Linearity: The conventional definition for nonlinearity of a DPM is the deviation from a "best" straight line which has been fitted to a calibration curve. Analog Devices defines nonlinearity as the deviation from a straight line drawn between the zero and full scale end points. Not only is this an easier method for customer calibration, it is also a more conservative method of specifying nonlinearity.


Normal Mode Rejection: Filtering or integrating the input signal improves noise rejection of undesired signals present at the analog bigh input. Normal mode rejection is expressed as the ratio of the actual value of the undersired signal to its measured value over a specified frequency range. (NMR $(d B)=20 \mathrm{log}$ NMRR, e.g. $N M R=40 \mathrm{~dB}$ means an attenuation of $100: 1$ ).

Overload: An input voltage exceeding the full scale range of the DPM produces an overload condition. An overload condition
is usually indicated by conspicuous manipulation of the display such as all dashes, flashing zeros, etc. On a $31 / 2$ digit DPM with a range of $199.9 \mathrm{mV}, \mathrm{a} \geqslant 200 \mathrm{mV}$ signal will produce an over- . load condition.

Overrange: As input signal that exceeds all-nines on a DPM, but is less than an overload. On a $31 / 2$ digit DPM with a full scale range of 199.9 mV , the all-nines range is $0-99.9 \mathrm{mV}$, and signals from $100-199.9 \mathrm{mV}$ are said to fall in the $100 \%$ overrange region. Some DPMs have higher overrange capability. A $33 / 4$ digit DPM has a full scale range of 3.999 or $300 \%$ overrange.
Overvoltage Protection: The input section of the DPM must provide protection from large overloads. Specifications are given for sustained de voltages that can be tolerated.
Parallel BCD: A data output format where all digital outputs are present simultaneously.

Range (Temperature Operating): The range of temperatures over which the DPM will meet or exceed its performance specifications.

Range (Full Scale): The range of input signals that can be measured by a DPM before reaching an overload condition. A $31 / 2$ digit DPM's full-scale range consists of three digits (allnines range) and 100 percent overrange capability.

Ratiometric: Dual Slope DPMs compare voltage inputs to a stable internal reference voltage. In some systems, the voltage being measured is a function of another voltage, and accurate measurements should be made as the ratio of the two voltages. Some DPMs provide inputs for external reference voltages for ratiometric measurements.

Resolution: The smallest voltage increment that can be measured by a DPM. It is a function of the full scale range and number of digits of a DPM. For example, if a $31 / 2$ digit DPM has a resolution of 1 part in $2000(0.05 \%)$ over a full scale range of 199.9 mV , the DPM can resolve 0.1 mV .

| Digits | Counts (F.S.) | Resolution (\% F.S.) |
| :---: | :---: | :---: |
| $21 / 2$ | 199 | $0.5 \%$ |
| 3 | 999 | $0.1 \%$ |
| $31 / 2$ | 1999 | $0.05 \%$ |
| $33 / 4$ | 3999 | $0.025 \%$ |
| 4 | 9999 | $0.01 \%$ |
| $41 / 2$ | 19999 | $0.005 \%$ |
| $43 / 4$ | 39999 | $0.0025 \%$ |

Single Slope Conversion: In the single slope converter, a reference voltage is integrated until the output of the integrator is equal to the input voltage. The time period required for the integrator to go from zero to the level of the input is proportional to the magnitude of the input voltage and is measured by an internal clock.


Single Slope Converter
Staircase Conversion: A simple analog-to-digital conversion technique in which a clock and counter drives a digital-toanalog converter which produces an output voltage waveform resembling a staircasé. A comparator stops the counter when the voltage exceeds the input voltage; the count achieved by the counter is the digitized output.


Temperature Coefficient: The additive error term (ppm/ ${ }^{\circ} \mathrm{C}$ or $\%$ Reading $/{ }^{\circ} \mathrm{C}$ ) caused by effects of variations in operating temperature on the electronic characteristics of the DPM.
Unipolar Input DPM: A DPM designed to measure input voltages of only one polarity.

## APPLYING DPMs

The unique features of the DPM has lead to its widespread usage in many types of test and measurement instrumentation or systems. In fact, the popularity of the DPM as an instrument readout has greatly accelerated the trend to digital readouts in many other applications. Few instrument designs are now initiated without plans for a digital readout:
Some of the applications for DPMs include:
Medical Instruments: Doctors and nurses need precise information - FAST! They rely on digital readouts of blood pressure, heart rate, pulmonary functions, and blood analyses to make life or death decisions.

Analytical and Scientific Instrumentation: Scientists or researchers need accurate information in their experiments, and along with the widespread usage of computers, they interface their equipment for direct data acquisition. They measure pH , temperature, light intensity and virtually any other physical parameter, and the DPM readout gives their instruments the accuracy and interfacibility they need.

Process Control: To measure the thickness of a plastic film, the temperature of metals during processing or even the effluents in their waste water, a DPM provides the accuracy needed for cost conscious production engineers.

In-House Test Equipment: In order to test electrical and electronic components, instruments or systems, companies need accurate tests in a minimum of time. The DPM provides fast, accurate measurements, and the BCD outputs can be interfaced to digital comparators to provide GO/NO GO or GOOD/BAD decisions without relying on operator decision.

## DPM Input Types And Their Applications

The four different input configurations used on DPMs (singleended, limited differential, differential, and floating) are made available to solve various applications problems. In OEM applications where the DPM is a dedicated readout for an instrument or system, a single-ended DPM is usually desired for its low cost. But single-ended DPMs require care in application to prevent ground loops from interfering with measurements. The "limited differential" input pioneered by Analog Devices, however, uses a single resistor to isolate analog and digital (and, in logic powered DPMs, the power supply) grounds to effectively eliminate ground loops. This limited differential input allows up to approximately 200 millivolts of common mode voltage and 60 dB of common mode rejection without imposing the cost penalties of a true differential or floating input. Thus the majority of DPM applications require only a single-ended or limited differential input DPM.

But if the DPM is measuring the output of a bridge transducer, higher common mode voltages must be accommodated, and differential input DPMs which allow a CMV up to $\pm 5 \mathrm{~V}$ are usually necessary. Where extremely high common mode voltages are required, such as current measurements, a floating (usually opto-isolated) input DPM can provide for up to $\pm 300 \mathrm{~V}$ CMV. Either the differential or floating input DPM will also provide greater common mode noise rejection, if necessary. If digital control signals and BCD data outputs are not needed, any ac line powered DPM can be floated on the power supply transformer to provide high CMV and CMR. But care must be exercised when applied in this fashion at high CMV, since all connections may be floating at dangerously high voltages. All line powered DPMs have a connection for "earth ground" which may be connected to a transformer shield or guard track on the printed circuit board, but this earth ground is usually capacitively coupled to the digital ground for noise rejection. Always insure that the earth ground is not directly connected to digital ground when "floating" a line powered DPM in this manner.









Grounding Configurations of DPMs

The diagrams above indicate the internal grounding connections typically used in DPMs with these various types of input configurations. In DPM circuit applications, they can be used to help understand and trace input connections during design and troubleshooting.

## ANALOG DEVICES AS DPI SUPPLIER

In 1972, Analog Devices entered the Digital Panel Meter market with a totally new concept: a DPM that operates from the +5 V de power supply commonly used for logic circuitry. Since that time, the user and application benefits of the "logic powered" DPM have been well proven and widely copied. In addition, input circuits have been devised that sense and correct offset drifts between each reading, providing more accurate DPM performance and allowing longer periods between calibration. The "limited differential" input used in some ADI DPMs provides protection from ground loop problems in single ended DPMs at a lower cost than true differential inputs. The AD2033 combines a DPM with input conditioning circuitry to measure the true rms value of any input signal - ac, dc or ac +dc . Introducing the third generation of DPMs, the AD2026 was specifically designed to provide a digital alternative to analog panel meters. Both analog and digital circuitry are implemented on a single $I^{2}$ L LSI chip.
The products here comprise a wide choice of models with features to fit most every application. One can choose logic power or line power, $3,31 / 2,41 / 2$ or $43 / 4$ digits of resolution, with LED or Beckman displays. A wide variety of input configurations, data outputs and special features (such as ratiometric operation or the ability to measure true rms values) simplify the application of an Analog Devices' DPM in any application.
In addition to the complete line of traditional DPMs, Analog Devices offers a line of multi-channel digital scanning instruments, including the AD2036 and AD2038 6-channel digital scanning thermometers and the AD2037 6-channel digital
scanning voltmeter. They are versatile building blocks for a broad range of data acquisition, data logging, or control applications.
Complementing these products are the AD2040, the industry's lowest cost temperature indicator, and the AD2050 smart temperature indicator for thermocouples.

## INDUSTRY STANDARD CASE DESIGNS

Many manufacturers have chosen to use the Analog Devices logic powered case size for their +5 V logic powered DPMs, and Analog Devices offers ac line powered DPMs in a case size compatible with the majority of the ac line powered DPMs available. The AD2050 and AD2051 temperature meters meet DIN/NEMA dimension specifications.

## QUALITY ASSURANCE

From design to shipment, Analog Devices works hard at quality control. DPM designs are evaluated with regard to electronic and environmental criteria that insure reliable operation in actual applications. Components are bought only from qualified vendors and are pre-tested before assembly. Quality control inspections throughout the manufacturing process insure good workmanship. Extensive automatic testing allows more thorough testing with less chance for errors. Each Analog Devices' DPM receives a one week failure-free burn-in before shipment.

## FULL SUPPORT FOR THE OEM CUSTOMER

Analog Devices has anticipated the needs of the OEM user of DPMs. Besides offering attractive large quantity price discounts, Analog Devices stands behind its customers with worldwide sales and service facilities. Application assistance and technical information are available when needed to aid in the selection of the most economical DPM for each application. High Performance 4½ Digit DPM For System Applications

## FEATURES

Floating Optically Isolated Analog Section
Excellent Common Mode Rejection: 120 dB at $\pm 300 \mathrm{~V}$
High Normal Mode Rejection: 60dB
5V dc Powered
Automatic Zero with Maximum Error: 0.01\% $\pm 1$ Digit
LED Display with Latched Digital Outputs
Small Size: $1 . \mathbf{8}^{\prime \prime} \mathrm{H} \times \mathbf{3}^{\prime \prime} \mathrm{W} \times 2.5^{\prime \prime} \mathrm{D}$

APPLICATIONS<br>Industrial Weighing Systems<br>Process Control Monitoring<br>Precision Differential Measurement<br>Ground Loop Elimination<br>Off Ground Signal Measurements<br>Analytical and Scientific Instrumentation

## GENERAL DESCRIPTION

Analog Devices' model AD2004 is a 41/2 Digit, 5 V dc powered digital panel meter offering $0.01 \% \pm 1$ digit accuracy, resolution of 0.1 mV , common mode voltage (CMV) of $\pm 300 \mathrm{~V}$ with a common mode rejection ratio (CMRR) of 120 dB .
Using optically coupled isolation techniques for the signal channel, this new design is capable of performing precision measurements of floating differential voltages in noisy environments or under widely varying common mode voltage levels of up to $\pm 300 \mathrm{~V}$. The optically isolated design assures ground loop elimination and permits critical measurement of off ground signals such as those found in the nuclear and process control industries.

The AD2004 features a $41 / 2$ digit light-emitting-diode (LED) display with a full scale range of 0 to $\pm 1.9999$ volts and latched digital data outputs and control interface signals. Automatic-zero correction circuitry measures and compensates for offset and offset drift errors thereby providing virtually no zero error.

The conversion rate of the AD2004 is normally 4 readings per secend. However, an external trigger may be applied to vary the sampling rates from a maximum of 8 readings per second down to an indefinite hold rate. During conversion, the previous reading is held by the latched logic. The numeric readout is available as BCD data. Application of the metering system in a computer or data logging system is made easy with the availability of the "overrange," "polarity," "overload," and "status" signals.

The AD2004 can operate from the users 5 V dc system supply, thereby, eliminating the shielding and decoupling needed for

line powered units when the ac line must be routed near signal leads.

## TYPICAL APPLICATIONS INCLUDE:

- Ground loop elimination between input transducer and output circuit functions.
- High resolution monitoring of small signals impressed on high off-ground voltages of up to $\pm 300 \mathrm{~V}$.
- Electronic indicating weighing systems for industrial applications. Numerical output may be interfaced with a digital computer or data logging system.
- Digitally controlled industrial process where analog and digital signal isolation is required.
- Balanced strain gage bridge output measurement for industrial requirements.
- Digital indicating micrometer using a linear variable differential transformer (LVDT). Due to the high normal mode rejection ratio of the AD2004, the ac excitation of the LVDT does not induce errors into the system.
- Analytic and Scientific Instrument displays with isolated numeric readout.


## FLOATING DIFFERENTIAL INPUT OFFERS HIGH CMV AND CMR

Figure 1 illustrates the isolation technique used to achieve high CMV and CMR.


Figure 1. Simplified Block Diagram

## SPECIFICATIONS

## DISPLAY OUTPUT

- Display consists of five LEDs for data digits plus $100 \%$ overrange.
- Overload - Four data digits display zeros and flashes when reading exceeds the input range ( $>1.9999$ volts).
- Decimal Points - Selectable at input connector.


## INPUT

- Full Scale Range - 0 to $\pm 1.9999$ volts
- Automatic Zero
- Automatic Polarity
- Floating
- Bias Current $-<1$ nA max
- Impedance $->100 \mathrm{M} \Omega$
- Overvoltage Protection $- \pm 50 \mathrm{~V}$ sustained without darnage.
- Decimal Points (4) - Selectable by Logic " 1 " or by leaving open. Grounding the input turns decimal points off.

ACCURACY (30 Minute Warm-Up)

- $0.01 \%$ of Reading $\pm 1$ Digit
- Resolution-0.1mV
- Temperature Range - 0 to $+50^{\circ} \mathrm{C}$ operating
- Temperature Coefficient $- \pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max$


## NORMAL MODE REJECTION

- 60 dB without filter @ $50-60 \mathrm{~Hz}$ minimum


## COMMON MODE REJECTION

- 120 dB typical dc- 1 kHz with $1 \mathrm{k} \Omega$ unbalance

COMMON MODE VOLTAGE (with digital interface signals connected)

- $\pm 300 \mathrm{~V} \mathrm{dc}(600 \mathrm{~V}$ peak to peak)


## DATA PROCESSING SIGNALS

|  | $I N$ | OUT |
| ---: | :---: | :---: | :---: |
| - DTL/TTL Compatible Logic " 0 " | $<0.8 \mathrm{~V}$ | $<0.4 \mathrm{~V}$ |
| Logic " 1 " | $>2.0 \mathrm{~V}$ | $>2.4 \mathrm{~V}$ |

- Inputs

External Trigger - Operation in the External Trigger mode requires the External Hold input be held at Logic " 0 " or grounded. A negative going external trigger pulse (Logic " 1 " or Logic " 0 " and return) is required to start each conversion. The DPM is reset on the negative transition and a new conversion is triggered on the positive transition. The pulse width must be greater than 100ns. The STATUS signal is set at the negative transition and the actual conversion begins $0-3.3 \mu$ (maximum of 1 clock pulse) after the positive transition to allow synchronizing conversion with the internal clock.
External Hold - When this input is grounded or held at 0.8 V max, the last conversion is held and displayed. For a new conversion under internal control, this input must ' be open or at Logic " 1 ".

- Output

4BCD Digits (8421 Positive True) - Latched - 3TTL loads
Overrange - Logic " 1 " indicates an overrange - Latched -9TTL loads
Overload - Logic " 1 " indicates the input has exceeded the input range - Latched - 9TTL loads
Status Signal - Logic " 0 " indicates conversion is complete -9TTL loads

Polarity - Logic " 1 " with positive polarity input Latched - 7TTL loads

## CONVERSION TIME

- 125 ms for Full Scale Input ( 145 ms for AD2004/E)


## SPEED

- External Trigger - 8 conversions per second ( 6 conversions per second for AD2004/E)
- Internal Conversion - 4 conversions per second
- Hold and Read on Command


## SIZE AND WEIGHT

- $3^{\prime \prime} \mathrm{W} \times 1.8^{\prime \prime} \mathrm{H} \times 2.5^{\prime \prime} \mathrm{D}(7.62 \times 4.57 \times 6.35 \mathrm{~cm}$ ) (overall depth for case and connector is $\left.3.3^{\prime \prime}(8.38 \mathrm{~cm})\right)$. Weight, 8 oz . ( 227 gm ).


## POWER

- $5 \mathrm{~V} \mathrm{dc} \pm 5 \%$ @ 800 mA typ, 900 mA max


## ORDERING GUIDE

- AD2004 - Standard AD2004 as described above tuned for peak normal mode rejection at 60 Hz and its harmonics.
- AD2004/E - Standard AD2004 as described above - tuned for peak normal mode rejection at 50 Hz and its harmonics.


## CONNECTOR

- AC1600 6 feet of decade coded wire mated with " $3 \mathrm{M}^{\prime}$ " Connector (Part No. 3414)
AC1601 " 3 M " mating connector (Part No. 3414) only
Specifications subject to change without notice.


NOTE:

1. Maximum Delay of One Clock Pulse $3.3 \mu \mathrm{~s}$ to Synchronize with Clock.
2. AD2004E ( 50 Hz Model) Timing.

Ramp up 40 ms
Ramp down 80 ms
Zero correct 25 ms
$\underset{\substack{\text { Mas }}}{\substack{\text { Maximger } \\ \text { Rate }}}$
Figure 2. AD2004 Timing Diagram

## FEATURES

AC Line Powered (+5V dc Powered Optional)
0.55" Sperry Display

Differential Input
Maximum Error: $\pm 0.05 \% \pm 1$ Digit
AC Terminal Strip for Safety
Ratiometric Operation
Power Outputs for External Circuitry
APPLICATIONS
Analytical, Medical and Scientific Instrumentation
Industrial Test Equipment
Process Control Instrumentation

## GENERAL DESCRIPTION

Analog Devices' model AD2006 is an ac line-powered, $3^{1 / 2}$ digit panel meter with Sperry displays for high visibility. The design of the AD2006 includes ratiometric operation and external power outputs to increase its application versatility.
The AD2006 provides high accuracy measurements of bipolar, differential input signals over a full scale range of $\pm 1.999 \mathrm{~V}$, with a maximum error of $\pm 0.05 \%$ (reading) $\pm 1$ digit. For most applications, the differential input section provides greater than 70 dB of common mode rejection (CMRR) at common mode voltages (CMV) up to $\pm 5 \mathrm{~V}$. In addition, the AD2006 can be floated on the ac power supply in the singleended mode, allowing common mode voltages up to $\pm 300 \mathrm{~V}$ to be accommodated with common mode rejection exceeding 100 dB . To insure the safety of operational personnel and interconnected equipment, especially at high CMV, a terminal strip is provided for connection of ac power.

For best visual readout, the AD2006 is internally programmed to make 5 readings per second. For data acquisition applications, up to 90 conversions per second can be externally triggered. DTL/TTL compatible parallel BCD data outputs and control signals are provided for interfacing to other digital data systems. To extend its versatility, external power outputs suitable for powering op amps and IC circuits are available to facilitate scaling or buffering inputs and driving external logic. Standard ratiometric operation allows normalizing inputs to an external reference voltage for making compensated measurements with bridge and potentiometric transducers.


In addition to ac line powered versions, the AD2006/D is available for operation from +5 V dc power supplies commonly used for digital logic circuitry. The AD2006/D has identical performance specifications to all other AD2006 versions, except that it cannot be floated on the power supply for measurements at high common mode voltages and, of course, the +5 V de output is not available.

## LARGE CLEAR DISPLAY ENHANCES READABILITY

The AD2006 uses large ( $0.55^{\prime \prime}$ ) Sperry, seven-segment, planar gas-discharge displays which appear as continuous solid digits. The display size, brightness and contrast ratio makes the AD2006 readable at distances up to 40 feet or more and in any ambient lighting condition including bright sunlight. The display is filtered to provide bright red digits and is readable without distortion over a $130^{\circ}$ viewing angle. Overload conditions are indicated by displaying all dashes with the polarity sign remaining valid. The polarity sign can be blanked for display in engineering units where polarity indication is unnecessary.

DISPLAY OUTPUT

- Sperry Gas Discharge displays (seven segment, $0.55^{\prime \prime}(1.4 \mathrm{~cm}) \mathrm{H}$ ), for 3 data digits, $100 \%$ overrange and polarity indication.
- Overload: Center segment dashes, polarity remains valid.
- Decimal Points: Selectable at input connector (contact closure).
- Polarity Sign may be blanked for display in engineering units.

INPUT

- Full Scale Range: $0- \pm 1.999 \mathrm{~V}$
- Automatic Polarity
- Differential
- Bias Current: High Input - 3nA typ. (7nA maximum)

Low Input - 200nA typ. (500nA maximum)

- Impedance: $>100 \mathrm{M} \Omega$
- Overvoltage Protéction: Analog $\mathrm{Hi}= \pm 50 \mathrm{~V}$ sustained

Analog Low $= \pm 30 \mathrm{~V}$ sustained

## EXTERNAL REFERENCE INPUT

- Range: +5.8 to +6.8 Volts
- Input Impedance: $>0.5 \mathrm{M} \Omega$
- Not protected against overvoltage
- Absolute Value Measurements: Internal +6.4 V reference must be externally connected to the reference input.
ACCURACY
- Maximum Error: $0.05 \%$ of reading $\pm 1$ digit
- Resolution: 1 mV
- Temperature Range: 0 to $+50^{\circ} \mathrm{C}$ operating, $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ storage.
- Temperature Coefficient: Gain: $\left\langle 50 \mathrm{ppm} / /^{\circ} \mathrm{C}\right.$

Zero: $< \pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$

## COMMON MODE REJECTION

- Differential Mode: 70 dB , dc to 1 kHz , with $1 \mathrm{k} \Omega$ unbalance
- Floated on power supply transformer: $>100 \mathrm{~dB}^{1}$

COMMON MODE VOLTAGE

- Differential Mode: $\pm 5 \mathrm{~V}$
- Floating Mode: $\pm 300 \mathrm{~V}$ dc $(600 \mathrm{~V} \text { p-p ac) })^{1}$


## SPEED

- External Trigger: U'p to 90 conversions per second (without display)
- Internal Trigger: 5 conversions per second
- Hold and Read on Command


## CONVERSION TIME

- Normal Conversion: 9 ms maximum
- Overload Conversion: 11 ms maximum

INTERFACE SIGNALS

- DTL/TTL Compatible

|  | IN | OUT |
| :--- | ---: | ---: |
| logic " 0 ", | $<0.8 \mathrm{~V}$ | $<0.4 \mathrm{~V}$ |
| logic " 1 " | $>2.0 \mathrm{~V}$ | $>2.4 \mathrm{~V}$ |

- Inputs

Polarity Sign Blanking: Logic " 0 " or grounding blanks the polarity sign being displayed.
External Hold: Logic " 0 " or grounding this input disables the internal trigger, and the last conversion is held and displayed. External triggering can only be done when the AD2006 is in "HOLD".
External Trigger: A negative trigger pulse applied to the external trigger input will initiate conversion.

- Outputs

Status: All digital outputs are valid when status is low (logic " 0 "), logic " 1 " indicates conversion is in process. 3BCD Digits ( 8421 positive true), unlatched, 6TTL loads. Overrange: Logic " 1 ", unlatched, 6TTL loads, indicates overrange ( $>1.000 \mathrm{~V}$ ).

Overload: Logic " 1 " unlatched, 6 TTL loads, indicates overload ( $>1.999 \mathrm{~V}$ ), logic " 0 " indicates data is valid.
Polarity: Logic " 1 ", latched, 6TTL loads, indicates postive polarity.
Polarity: Logic " 1 ", latched, 6TTL loads indicates negative polarity. ${ }^{2}$

## POWER

- AC line power (see option table), 7 Watts at nominal line voltage.
- AD2006/D: +5 V dc @ 850 mA


## WARMUP

- 20 minutes to specified accuracy.

ADJUSTMENTS
(recommended calibration period: 6 months)

- Gain
- Zero Offset

EXTERNALLY AVAILABLE POWER OUTPUTS

- $+5 \mathrm{~V} \pm 5 \%$ @ 50 mA (continuous short circuit protection) ${ }^{1}$
- $\pm 15 \mathrm{~V} \pm 10 \%$ @ 10 mA (No short circuit protection; may require filtering for power supply-sensitive components)
SIZE
- $3^{\prime \prime} \mathrm{W} \times 1.8^{\prime \prime} \mathrm{H} \times 4$ "D ( $7.62 \times 4.57 \times 10.16 \mathrm{~cm}$ ) ( 4.95 " ( 12.57 cm )
max to rear of mating connector, $4.80(12.19 \mathrm{~cm})$ max on AD2006/C)
WEIGHT
- $19 \mathrm{oz} .(540 \mathrm{gm})$ with ac power
- 101/2 oz. ( 300 gm ) on AD2006/D


## OPTIONAL FEATURES \& ORDERING GUIDE

(All options on any AD2006 are listed on the label affixed to the bottom of the unit.)

- Power Supply Inputs (only one may be specified)
$\left.\begin{array}{ll}\text { AD2006 } & 115 \mathrm{~V} \text { ac } \pm 10 \% \\ \text { AD2006/E } & 220 \mathrm{~V} \text { ac } \pm 10 \% \\ \text { AD2006/H } & 240 \mathrm{~V} \text { ac } \pm 10 \% \\ \text { AD2006/F } & 100 \mathrm{~V} \text { ac } \pm 10 \%\end{array}\right\}(50-60 \mathrm{~Hz})$
- Card Edge Connector: AD2006/C
- Any combination of the above options - excluding power inputs -- can be specified. When ordering, specify power supply option first, then the other option desired. For example, an AD2006/E/C operates on 220 V ac , and has the connector card edge.
- Display Lenses (only one may be specified):

Lens- 5 will be supplied if none is specified)
Lens-5 Red w/ADI Logo
Lens-6 Red no ADI Logo
Lens-9 Amber w/ADI Logo
Lens-10 Amber no ADI Logo

## CONNECTOR

- 3 M connector \#3414, (optional) AC1600-34 pin connector and 6 ft . ( 1.83 m ) of color-coded, 34 way, 28 AWG flat woven cable.
- AC1601-connector only.
- AD2006/C requires 30 pin, 0.156 spacing, Viking No. 2VK 15D/1-2 or Cinch type 251 No. 5030 A 30 .
- AD2006/C optional - Order AC1501.
- AC Power Line Cords are not supplied by ADI.


## NOTES

${ }^{1}$ Not applicable to AD2006/D.
${ }^{2}$ Not applicable to AD2006/C.
Specifications subject to change without notice.

## Applying the AD2006

## RATIOMETRIC OPERATION EXTENDS APPLICATIONS

The AD2006 has provision for making measurements normalized to an external reference voltage. This feature allows compensation for transducer outputs sensitive to excitation voltage variations, by making all measurements with reference to the excitation voltage. Figure 1 shows the AD2006 used with a bridge transducer which may be measuring temperature, pressure or any other physical parameter. The excitation voltage of the transducer is used as the reference input of the DPM. When used in the ratiometric mode, reference inputs in the range of +5.8 to 6.8 volts must be presented to the REFERENCE INPUT. The reference input must be relatively stable since the

$$
\text { DPM measures } \frac{\int_{t} E_{i n} d t}{\int_{t} E_{r e f} d t} \text { not } \int_{t} \frac{E_{\text {in }}}{E_{r e f}} d t \text {, and any variations }
$$

in the reference voltage during conversion may produce erroneous readings.


Figure 1. Bridge Transducer Measurements Using the AD2006's Ratiometric Input

The REFERENCE OUTPUT can be used for driving transducers if it is properly buffered using an external op amp. Figure 2 shows a thermistor temperature measuring circuit using the AD2006 to power the entire measurement system. The REFERENCE INPUT is a high impedence input which will not load any reference source, but this input is not protected from overload damage. If normal operation of a

AD2006 is required, connection of the Reference Output to the Reference Input will allow operation using the internal +6.4 V reference source.


Figure 2. AD2006 Thermistor Temperature Measurement System

## DC OUTPUTS CAN POWER EXTERNAL CIRCUITRY

Since the circuitry of the AD2006 requires $\pm 15 \mathrm{~V}$ and +5 V to be generated internally, these voltages are made available to allow operation of external circuitry used in conjunction with the DPM. Sufficient power is available to drive op amps to scale inputs or even buffer the reference output to drive transducers such as in the thermistor application shown in Figure 2. The +5 V output (not available on AD2006/D models) can be used for external logic. In many measurement systems, these power outputs will be sufficient to power all the circuitry external to the DPM. Although the regulation and ripple are adequate for the sensitive analog and digital circuitry of the AD2006, further filtering may be necessary for components that are extremely power supply sensitive.

## AD2006 THEORY OF OPERATION

Figures 3 and 4 are the block diagram and timing diagram for the AD2006. The AD2006 uses a standard dual slope conversion technique with an absolute value voltage to current converter on the input. The absolute value of the analog input voltage produces a proportional current. When the convert command pulse initiates conversion, this current is integrated "up" for a fixed time period ( 1000 clock periods). The con-


Figure 3. AD2006 Block Diagram
verter then integrates "down" using a reference current of opposite polarity until the comparator senses that the integrator output voltage has returned to the original baseline. During the ramp-down period, the counters count clock pulses, and the number stored at the end of ramp-down is proportional to the analog input voltage.


Figure 4. AD2006 Timing Diagram

## INTERFACING THE AD2006

AC POWER CONNECTIONS: Connect ac power lines to the terminal strip on the rear of the AD2006. The ground line is internally connected to the case of the DPM. To assure safe operation, always use three-wire ac only, and cover the terminal strip with the protective cover provided. AD2006/D versions use the +5 V dc Output and the Digital Ground as power supply INPUTS.
INPUT CONNECTIONS: Differential input signals should be connected between the ANALOG HI and the ANALOG LOW. The ANALOG GROUND must be connected to the system ground. For single-ended operation, connect the ANALOG LOW to the ANALOG GROUND. To allow operation at high common mode voltage, the AD2006 may be floated on the ac power supply transformer in the single-ended mode, without the digital interface signals connected. (See note on decimal points. AD2006/D versions can only be operated in the differential mode.) For absolute value measurements, the REFERENCE OUTPUT must be connected to the REFERENCE INPUT.

DECIMAL POINTS: Grounding the appropriate pin will illuminate the desired decimal point. (Note: Decimal points can be used in the "floating" mode if and only if the appropriate pin is grounded only to the AD2006 digital ground.

DIGITAL DATA OUTPUTS: The digital data outputs are unlatched, positive true, parallel BCD, at DTL/TTL logic levels.

All data outputs are valid when the STATUS line is low (logic " 0 "). Erroneous data will be present when the conversion is in process and the STATUS line is high.

## EXTERNAL CONTROL SIGNALS:

EXTERNAL HOLD: Logic "0" or grounding the HOLD input disables the internal trigger, and the last conversion is held and displayed. If a HOLD input is applied during conversion, the conversion will be completed and displayed. No further conversions will be made unless the HOLD input is removed or an EXTERNAL TRIGGER pulse is applied.
EXTERNAL TRIGGER: Operating in the EXTERNAL TRIGGER mode requires that the HOLD line be held at logic " 0 " or grounded. A negative going trigger pulse (logic " 1 " to logic " 0 " and return) of $1 \mu \mathrm{~s}$ minimum and 1 ms maximum width applied to the trigger input will initiate a conversion. The external trigger input must be a pulse since the STATUS is set on the negative-going edge of the pulse and the conversion is initiated on the positive-going edge of the pulse. Triggering at high rates asynchronously with line frequency may cause modulation of the display brightness, since the display is blanked both during conversion and during the negative half of the line cycle. Care should be taken to insure that triggering does not occur during conversion, as this will cause an erroneous conversion.
POLARITY SIGN: A logic " 0 " or ground blanks the polarity sign being displayed.

## CALIBRATION PROCEDURES

WARNING: For the safety of personnel and interconnected equipment, all calibration should be done using a PLASTIC TRIMMING TOOL ONLY.
The accuracy of the AD2006 should be checked approximately every six months. A precision voltage reference or a calibrated DVM or DMM and a stable voltage source are required. The location of the adjustment potentiometers are shown on the mechanical layout drawings. Under most circumstances, only the gain will need adjustment. Should zero adjustment be necessary, adjust the zero before adjusting the gain.
ZERO OFFSET: Apply an input of 0 V or short the analog inputs. If the meter does not read zero, adjust the zero offset pot until the meter reads zero and the polarity sign periodically changes. (Turning the pot clockwise, viewed from the back, makes the reading more negative.)
GAIN: Set the input of the panel meter to 1.900 V . The input can be from a precision reference source, or from a stable voltage source set using a calibrated DVM or DMM. If the meter does not read 1900, adjust the gain pot to set the proper reading. (Turning the pot clockwise will increase the reading.) This is a bipolar adjustment, when correctly adjusted, the meter will read correctly for both polarities.

FEATURES

ac Line Powered<br>Bright, Seven Segment Gas Discharge Display<br>BCD Data Outputs Standard<br>Hold and Trigger Control Signals<br>Full Scale Ranges of $\pm 1.999 \mathrm{~V}$ or $\pm 199.9 \mathrm{mV}$<br>Display Blanking Control<br>Industry Standard Panel Cutout

## APPLICATIONS

General Purpose DPM Applications Requiring AC Power and a High Visibility Display
Data Logging and Digital Feedback Control Systems

## GENERAL DESCRIPTION

The AD2009 is a low cost $31 / 2$ digit, ac line powered DPM designed for general purpose DPM applications. The AD2009 measures bipolar input voltages over full scale ranges of either $\pm 1.999 \mathrm{~V}$ or $\pm 199.9 \mathrm{mV}$, with an accuracy of $\pm 0.1 \%$ reading $\pm 1$ digit and displays the readings on large, bright $0.55^{\prime \prime}$ ( 14 mm ) Beckman gas discharge displays.

## LARGE, BRIGHT DISPLAY

For display only applications, the Beckman display offers excellent appearance and visibility. The AD2009 display is easily read up to 50 feet ( 15 m ) a way and over all ambient lighting conditions. The non-glare lens allows a choice of either red or amber display colors, and is easily silk-screened with company logo or measurement units. External control of decimal points and display blanking is provided.

## SIMPLE DATA INTERFACING

Since the AD2009 is designed around TTL logic circuits, parallel BCD data, TTL/DTL compatible, is a standard feature, allowing easy interfacing to a variety of data peripherals, such as digital comparators and line printers. Under internal control, the AD2009 converts at a nominal rate of six conversions per second. Using the Hold and Trigger controls, up to 100 conversions per second can be externally triggered.

## INDUSTRY STANDARD CASE DESIGN

In response to industry's urgent need for DPM standardization, Analog Devices has adopted the most popular ac powered DPM panel cutout size for the AD2009 and all future ac line powered DPMs. Since this $3.924^{\prime \prime} \times 1.682^{\prime \prime}$ ( $99.67 \times 42.72 \mathrm{~mm}$ ) panel cutout is used by so many ac powered panel meters, the potential DPM customers can be assured that second-sources

will be available and future new products will be usable without mechanical changes to their instruments or systems.

## DESIGNED AND BUILT FOR RELIABILITY

Design and manufacturing techniques are chosen to insure reliability in the AD2009. Conservative design techniques and thorough component evaluation are only the beginning. Manufacturing processes are monitored by continuous quality assurance inspections to insure proper work manship and testing. Like every other Analog Devices' DPM, each AD2009 is fully tested for electrical specifications, calibrated, and given one full week of failure free burn-in before shipment.

## THEORY OF OPERATION

The AD2009 uses a dual slope conversion technique with an absolute value voltage to current converter input. The entire conversion cycle takes less than 10 milliseconds, allowing a complete conversion to be done during the negative half cycle of the ac line, and the resulting reading is displayed during the positive half cycle of the ac line. This scheme not only insures a flicker free display, but also allows externally triggered conversions at rates up to $100 /$ second for data interfacing applications. In order to insure a bright display even during operation at low line voltages and to help insure the reliability of the Beckman displays, a separate power supply is provided to continually illuminate two "keep-alives" in the Beckman display.

## DISPLAY OUTPUT

- Beckman Seven Segment Gas Discharge Display, 0.55 " High ( 14 mm ) for Three Data Digits, $100 \%$ Overrange and Negative Polarity Indication. Overload indicated by blanking the three data digits and displaying the " 1 " overrange. The polarity remains valid.
- Decimal Points Selectable at Input.
- Display Blanking


## ANALOG INPUT

- Configuration: Bipolar, Single Ended
- Full Scale Range: $\pm 1.999 \mathrm{~V}$ or $\pm 199.9 \mathrm{mV}$ (see S option)
- Automatic Polarity
- Input Impedance: $100 \mathrm{M} \Omega \mathrm{dc}$
- Bias Current, Both Ranges: 3nA @ 2V FS, 20nA @ 200 mV FS
- Overvoltage Protection, Both Ranges: 200V dc Sustained

ACCURACY

- $\pm 0.1 \% \pm 1$ Digit $^{1}$
- Resolution: 1 mV or $100 \mu \mathrm{~V}$ (S option)
- Temperature Range ${ }^{2}: 0$ to $+50^{\circ} \mathrm{C}$ Operating

$$
-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \text { Storage }
$$

- Temperature Coefficient:

Gain (both ranges) $\quad-+30 \pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
Zero Offset ( 2 V Input) $\quad- \pm 30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ ( 200 mV Input) $- \pm 10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$

- Warm-Up Time to Rated Accuracy: 15 minutes
- Settling Time to Rated Accuracy: 0.3 second


## NORMAL MODE REJECTION

- 18 dB @ 60 Hz

COMMON MODE REJECTION ( $1 \mathrm{k} \Omega$ source imbalance @ 5060 Hz , with standard shielded transformer)

- 2 V Input - 100 dB
- 200 mV Input -100 dB

COMMON MODE VOLTAGE

- $\pm 300 \mathrm{~V}$ dc ( 600 V ac $\mathrm{p}-\mathrm{p}$ ) (floated on power supply transformer when BCD outputs and control signals are not used)
CONVERSION TIME
- 10 ms

CONVERSION RATE

- Internal Trigger: 6 conversions per second
- External Trigger: 0-100 conversions per second

DIGITAL CONTROL SIGNALS

- DTL/TTL Compatible



## CONTROL INPUTS ${ }^{3}$

- Display Blank (1TTL Load). Logic " 0 " or grounding blanks the entire display, not including the decimal points. Logic " 1 " or open circuit for normal operation. Display blanking has no effect on output data and the display reading is valid immediately upon removal of a blanking signal.
- Hold (1TTL Load). Logic " 0 " or grounding disables either the external or internal trigger and the last conversion is held and displayed.
- External Trigger (1TTL Load). Positive pulse ( $500 \mu \mathrm{~s}$ max width) will initiate conversion.
- Decimal Points (Not TTL Compatibie). Grounding will illuminate the desired decimal point. External drive circuitry must be capable of withstanding 100 V when the decimal points are turned off.
DATA OUTPUTS ${ }^{3}$
- 3BCD Digits (Drives 6TTL Loads). Positive true, unlatched
- Overrange (Drives 6 TTL Loads). Unlatched, Logic " 0 " indicates overrange ( $\geqslant 1000$ ).
- Overload (Drives 6 TTL Loads). Unlatched, Logic " 0 " indicates overload ( $\geqslant 2000$ ).
- Polarity (Drives 6TTL Loads). Latched, Logic " 1 " indicates positive polarity.
- Status (Drives 10 TTL Loads). All digital outputs are valid when status is at Logic " 0 ". Logic " 1 " indicates conversion is in progress.
- Internal Trigger Output (Not TTL Compatible). When connected to External Trigger Input will cause the AD2009 to convert at 6 conversions per second. This output can only be used for triggering the AD2009.
POWER INPUT
- ac line, $50-60 \mathrm{~Hz}$, 4.2 Watts at $60 \mathrm{~Hz} ; 4.7$ Watts at 50 Hz (at nominal line voltages).


## CALIBRATION ADJUSTMENTS

- Gain
- Zero
- Recommended recalibration interval - 6 months

SIZE

- $4.22^{\prime \prime} \mathrm{W} \times 1.97^{\prime \prime} \mathrm{H} \times 4.15^{\prime \prime} \mathrm{L}(107 \times 50 \times 112 \mathrm{~mm})$
- $4.77^{\prime \prime} \mathrm{L}(121 \mathrm{~mm})$ to rear of card edge connector
- Panel cutout required: $1.682 \times 3.924$ " ( $42.72 \times 99.67 \mathrm{~mm}$ )

WEIGHT

- 15 ounces ( 425 grams)

OPTIONS ${ }^{4}$ - ORDERING GUIDE

- ac Power Inputs $(50-60 \mathrm{~Hz}$ )

AD2009-117V ac
AD2009/E -220 V ac AD2009/F -100 V ac
AD2009/H - 240 V ac

- Input Ranges

AD2009 - 1.999V dc Full Scale AD2009/S - 199.9mV dc Full Scale

- Display Lens Options ${ }^{5}$

Lens 7 - Red with ADI Logo
Lens 8 - Red without ADI Logo
Lens 13 - Amber with ADI Logo
Lens 14 - Amber without ADI Logo
CONNECTOR

- 30 Pin, $0.156^{\prime \prime}$ Spacing Card Edge Connector, Amphenol 225-215 24-601 (117) or Equivalent
- Optional: Order AC2611

[^29]
## Applying the AD2009

## INTERFACING THE AD2009

## Input Connections

The AD2009 has a single ended input with common analog and digital grounds. When digital control lines and BCD data outputs are not used, the entire DPM can be floated on the power supply transformer at up to 300 V de common mode voltages. If these signals are used, care should be taken to insure against ground loops within the system causing erratic and/or erroneous readings.

## Decimal Points

Grounding the proper pin will illuminate the desired decimal point. If external logic drives are used to control the decimal points, drive circuitry must be able to withstand 100 V when the decimal points are turned off.

## Display Blanking

The entire display (excluding decimal points) may be blanked by applying logic " 0 " or grounding the proper control input (pin 13). Blanking the display has no effect on the output data or the conversion process. The data remains valid during blanking and the DPM reading is correct immediately upon removal of the blanking signal.

## Interfacing Digital Data Outputs

The digital data outputs of the AD2009 are unlatched, positive true, parallel BCD, at DTL/TTL logic levels. As shown in the timing diagram (Figure 1), all data outputs are valid when the STATUS line is low. The STATUS line is high during conversion when erroneous data will be present on the outputs.

## TRIGGERING CONVERSIONS

The AD2009 may be triggered internally at six conversions per second, or externally at rates of up to 100 conversions per second. For internal triggering, the Internal Trigger Output (Pin 1) should be connected to the Trigger Input (Pin B). For external triggering, a positive trigger pulse ( $<500 \mu \mathrm{~s}$ width) should be applied to the Trigger Input (Pin B). Whether in-



Figure 2. AD2009 Mechanical Outline (Dimensions shown in inches and (mm))
ternal or external triggering is used, the last reading can be held and displayed by grounding or applying logic " 0 " to the Hold Input. At high conversion rates, the display may flicker unless synchronized to the ac line input, but data outputs will remain valid.

## CALIBRATION PROCEDURE

"WARNING: For the safety of personnel and interconnected equipment, all calibration should be done using a plastic trimming tool only."

A precision voltage reference is needed for calibration of the AD2009. The location of calibration potentiometers is shown in Figure 2. Before calibrating the AD2009, allow the unit to warmup to normal operating temperature. Always adjust the zero offset first then the gain.
Zero adjustment: Short the signal input (Pin 2) to the signal ground (Pin 10) and adjust the zero adjustment pot until the meter reads 000 .

Gain adjustment: Apply an input of $+1.900 \mathrm{~V}(+190.0 \mathrm{mV}$ on $\mathrm{AD} 2009 / \mathrm{S}$ ) and adjust the gain pot until the meter reads 1900 exactly.



MOUNTING INSTRUCTIONS:

1. SLIDE DPM THROUGH PANEL CUTOUT FROM FRONT OF PANEL.
2. SNAP MOUNTING BLOCK INTO SLOT ON DPM SIDES.
3. TIGHTEN MOUNTING BLOCK TENSION SCREWS SNUGLY TO SECURE DPM TO PANEL (DO NOT OVERTIGHTEN!)
4. SNAP LENS ONTO FRONT OF DPM.

Figure 3. AD2009 Mounting Instructions
(Dimensions shown in inches and (mm))

| PIN REF | PIN FUNCTION | PIN REF | PIN FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | INTERNAL TRIGGER OUT ${ }^{1}$ | A | NO CONNECTION |
| 2 | SIGNAL INPUT | B | EXTERNAL TRIGGER IN ${ }^{1}$ |
| 3 | STATUS (PRINT) | C | OVERLOAD |
| 4 | POLARITY | D | HOLD |
| 5 | BCD 8 | E | BCD 1 |
| 6 | BCD 2 | F | BCD 4 |
| 7 | BCD 80 | H | BCD 10 |
| 8 | BCD 20 | J | BCD 40 |
| 9 | BCD 800 | K | BCD 100 |
| 10 | SIGNAL GROUND | L | DP3/XX.X |
| 11 | BCD 400 | M | DP2/X.XX |
| 12 | BCD 200 | N | DIGITAL GROUND |
| 13 | DISPLAY BLANK | P | DP1/.XXX |
| 14 | OVERRANGE | R | SHIELD (EARTH GROUND) |
| 15 | ac LINE HI | S | ac LINE LO |

${ }^{1}$ Pin 1 and Pin B must be connected for operation with internal trigger.

Figure 4. AD2009 Signal and Pin Designations Low Cost 31⁄2 Digit DPM For OEM Applications AD2010

FEATURES<br>LED Display with Latched Digital Outputs<br>Small Size, Lightweight<br>Automatic Zero Correction; Max Error: 0.05\% $\pm 1$ Digit<br>High Normal Mode Rejection: 40dB @ 50 or 60 Hz<br>Optional Ratiometric Operation<br>Leading " 0 " Display Blanking<br>5V dc Powered

## APPLICATIONS

Medical/Scientific/Analytic Instruments
Data Acquisition Systems
Industrial Weighing Systems
Readouts in Engineering Units
Digital Thermometers

## GENERAL DESCRIPTION

Analog Devices' model AD2010 represents an advance in price/ performance capabilities of $31 / 2$ digit digital panel meters. The AD 2010 offers $0.05 \% \pm 1$ digit maximum error with bipolar, single ended input, resolution of $100 \mu \mathrm{~V}$, and a common mode rejection ratio of 60 dB (CMRR) at $\pm 200 \mathrm{mV}$ (CMV).

The AD2010 features a light-emitting-diode (LED) display with a full scale range of 0 to $\pm 199.9$ millivolts, latched digital data outputs and control interface signals, and leading zero display blanking. Automatic-zero correction circuitry measures and compensates for offset and offset drift errors, thereby providing virtually no error. Another useful feature of the AD 2010 is its 5 V dc operation. The AD2010 can operate from the users' 5 V dc system supply, thereby eliminating the shielding and decoupling needed for line powered units when the ac line must be routed near signal leads.

To satisfy most application requirements, the conversion rate of the AD2010 is normally 4 readings per second. However, an external trigger may be applied to vary the sampling rates from a maximum of 24 readings per second down to an indefinite hold time. The AD2010 can also be connected for automatic conversion at its maximum conversion rate. During conversion, the previous reading is held by the latched logic. The numeric readout is available as BCD data. Application of the metering system in a computer or data logging system is made easy with the availability of the "overrange," "polarity," "overload," and "status" signals.

The AD2010/R option for ratiometric operation allows readings to be made of the ratio of two input voltages as well as the absolute value of the input. AD2010/R operation is described in a later section.


A simplified block diagram of the AD2010, illustrating the features described above is shown in Figure 1.


Figure 1. Simplified Block Diagram

## IMPROVED NOISE IMMUNITY, ACCURACY AND ZERO STABILITY

Dual-slope integration, as used in the AD2010 and as described in the theory of operation section, offers several design benefits.

- Conversion accuracy, for example, is independent of both the timing capacitor value and the clock frequency, since they affect both the up ramp and down ramp integration in the same ratio.
- Normal mode noise at line frequencies or its harmonics is rejected since the average value of this noise is zero over the integration period.
- To achieve zero stability, a time interval during each conversion is provided to allow the automatic-zero correction circuitry to measure and compensate for offset and offset drift errors, thereby, providing virtually no zero error.


## DISPLAY OUTPUT

- Display consists of four LED's (7 segment $-0.27^{\prime \prime}$ ( 6.9 mm ) high). for data digits plus $100 \%$ overrange and polarity indication.
- Overload - three data digits display zeros and flashes.
- Decimal Points - selectable at input connector.
- Leading " 0 " Display Blanking - controlled externally.

INPUT

- Full Scale Range - 0 to $\pm 199.9$ millivolts
- Automatic Zero
- Automatic Polarity
- Bias Current - 3nA
- DC Impedance $-100 \mathrm{M} \Omega$
- Overvoltage Protection - 20 V sustained, 50 V momentary without damage.
- Decimal Points (3) - illuminate with logic " 1 ", extinguish with logic " 0 ".
ACCURACY
- Maximum Error $-0.05 \%$ of reading $\pm 1$ digit
- Resolution - 0.1 millivolt
- Temperature Range -0 to $+50^{\circ} \mathrm{C}$ operating $-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ storage
- Temperature Coefficient $- \pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$

NORMAL MODE REJECTION

- 40 dB @ 60 Hz ( 50 Hz on AD2010/E)

COMMON MODE REJECTION

- 60dB @ $\pm 200 \mathrm{mV}$

CONVERSION RATE

- External Trigger - up to 24 conversions per second
- Internal Trigger - 4 conversions per second
- Automatic - A new conversion is initiated automatically upon completion of conversion in process; conversion rate will vary from $24 / \mathrm{sec}$ to $40 / \mathrm{sec}$ depending on input magnitude.
- Hold and Read upon command.

CONVERSION TIME

- Normal Conversion $\mathbf{- 4 2 m s} \max$ (full scale input)

50ms max Model AD2010/E

- Overload Conversion - 62 ms max

INTERFACE SIGNALS
$\begin{array}{lllc}\bullet \text { DTL/TTL Compatible } & & \text { IN } & \text { OUT } \\ & \text { logic " } 0 \text { " } & <0.8 \mathrm{~V} & <0.4 \mathrm{~V} \\ & \text { logic " } 1 \text { " } & >2.0 \mathrm{~V} & >2.4 \mathrm{~V}\end{array}$

- Inputs

External Trigger - Operation in the "External Trigger" mode requires that the "External Hold" input be a logic " 0 " or ground.

Negative Trigger Pulses - Applying a logical "low" to
the "HOLD" input disables the internal trigger. A negative trigger pulse (logic " 1 " to logic " 0 ") of $1.0 \mu \mathrm{~s}$ minimum applied to the "EXT TRIGGER" input will initiate conversion in the same manner as the internal oscillator. The external trigger should not be repeated, however, until the "status" indicates completion of the conversion in process. Positive Trigger Pulses - The "HOLD" input can be used to trigger the AD2010 from a "normally low" signal with the "EXT TRIGGER" input open or logic " 1 ". Following a "hold" a new reading will be initiated on the leading edge of the "hold" signal. Thus, a momentary positive pulse on the "HOLD" input can be used to trigger the AD2010. The drift correct interval, however, begins on the trailing edge of the positive pulse, so if the pulse width exceeds 1 ms , the conversion will actually be initiated by the internal trigger.

Maximum Conversion Rate - Automatic - The AD2010
can also be connected for automatic conversion at its maximum conversion rate by connecting the "status" output back into the "hold" input. In this manner the status signal going high at the end of one conversion immediately initiates a new conversion. The pulses appearing on the status line can be used to step a multiplexer directly, since the built-in drift-correct delay of 8.33 ms will allow settling of the input prior to conversion. A logic " 0 " applied to the "EXT TRIGGER" will inhibit the automatic trigger mode.
External Hold - Logic " 0 " or ground applied to this input disables the internal trigger and the last conversion is held and displayed. For a new conversion under internal control the input must be opened or at logic " 1 ". For a new conversion under external control, a positive pulse of less than 1.0 ms can be applied (as previously explained).
OUTPUTS

- 3 BCD Digits ( 8421 Positive True) - latched - 3 TTL loads
- Overrange - logic " 1 "- latched - 6TTL loads, indicates overrange.
- Overload - logic " 0 " indicates overload ( $>199.9 \mathrm{mV}$ ) logic " 1 "- latched - 6TTL loads, indicates data valid.
- Polarity - logic " 1 " - latched - 6TTL loads, indicates positive polarity input.
- Status - logic " 0 " - conversion in process logic " 1 " - latched - 6TTL loads, indicates conversion complete.
POWER
- $+5 \mathrm{~V} \mathrm{dc} \pm 5 \%, 500 \mathrm{~mA}$

WARM UP

- Essentially none to specified accuracy


## ADJUSTMENTS

- Range potentiometer for full scale calibration. Calibration recommended every six months.
- Normal Mode Rejection potentiometer (AD2010R only)

SIZE

- $3^{\prime \prime} \mathrm{W} \times 1.8^{\prime \prime} \mathrm{H} \times 0.84^{\prime \prime} \mathrm{D}(76.2 \times 45.7 \times 21.3 \mathrm{~mm})$ (overall depth for case and printed circuit board extension is $1.40^{\prime \prime}$ ( 35.6 mm )).
ORDERINGGUIDE
- AD2010- Standard AD2010 as described above - tuned for peak normal mode rejection at 60 Hz and its harmonics.
- AD2010/E - Standard AD2010 as described above tuned for peak normal mode rejection at 50 Hz and its harmonics.
- AD2010/R - Standard AD2010 as described above with Ratiometric option.
- AD2010/E/R - Standard AD2010/E as described above with Ratiometric option.
WEIGHT
- 4 oz. ( 113.5 gm )

CONNECTOR RECOMMENDATION

- 30 Pin 0.156 spacing, Viking No. 2 Vk 15D/1-2 or Cinch type 251 No. 5030A30.
- Optional - Order AC1501.


## 5V dc OPERATION PROVIDES REDUCED NOISE PICKUP, IMPROVES RELIABILITY

A DPM designed for 5 V dc operation offers the user many advantages over ac line powered devices. These benefits include:

- REDUCED NOISE PICKUP AND SUSCEPTIBILITY. Since line voltages are not required for operation, signal leads and internal circuitry need not be exposed to this source of noise, thereby, reducing power-frequency interference. A separate 5 V dc power supply also provides additional isolation from line transients. Shielding and decoupling of the DPM circuits can also be eliminated. The DPM may be used as a component without danger of shock hazards to operational personnel or nearby circuitry.
- IMPROVED RELIABILITY. DPMs without power supplies generally require less space and generate less heat. The result is improved reliability while achieving lower cost. The smaller package size provides greater packaging flexibility and requires less ventilation behind the panel.


## LEDS GIVE LONG LIFE, SHARP DISPLAY

The numeric outputs are displayed using $0.27^{\prime \prime}$ high, 7 segment, red LEDs. The LEDs provide the physical ruggedness typical of ICs, with a life expectancy in excess of 100,000 hours. The displayed numerals are sharp and easily readable at distances of up to 8 feet. The clean uncluttered look of the lens and case design further enhance the visual attractiveness of the display.
Optical features of the display include: a minimum photometric brightness of 200 foot-lamberts, and a 6300 angstrom, wavelength at peak emission (red). Other display features include programmable decimal points, automatic zero, 4 readings per second display rate, external trigger-and-hold rate of up to 24 readings per second, flashing-zeros overload indication, and leading "zero" display blanking.

## COMPACT DESIGN FEATURES EASY SNAP-IN INSTALLATION

The AD2010 is housed in an aluminum case providing light weight, structural strength, optimum heat dissipation and shielding against external noise. With overall dimensions as shown in Figure 6, minimum space is required both on the panel and behind it. No tools are required for installation. You simply snap in the case, then snap on the filter and lens. Its light weight makes AD2010 ideal for applications in hinged panel equipment.

## THEORY OF OPERATION

The AD2010 (Timing Diagram Figure 7) uses a dual-slope integrating A/D conversion scheme. When an input signal is applied to the DPM, it is applied to an integrator at the same time a counter is activated, initiating the count of clock pulses. After a predetermined number of counts (a fixed interval of time, T ), the polarity of the input signal is strobed and a reference voltage having opposite polarity is applied to the integrator. At this instant, the accumulated charge on the integrating capacitor, C , is proportional to the average value of the input over the interval $T$. The integral of the reference is an opposite-going ramp having the fixed slop $V_{\text {REF }} / R C$. At the same time, the counter is again counting from zero. When the integrator output reaches zero, the count is stopped, and the analog circuitry is reset. Since the charge gained is pro-
portional to $\mathrm{V}_{\text {IN }} \mathrm{T}$, and the equal amount of charge lost is proportional to $\mathrm{V}_{\mathrm{REF}} / \Delta \mathrm{t}$, then the number of counts relative to the full count is proportional to $\Delta t / T$, or $V_{\mathrm{IN}} / \mathrm{V}_{\mathrm{REF}}$. The output of the counter is a BCD number, which is decoded and displayed as the digital representation of the input.

## AD2010/R OPTION EXPANDS APPLICATION

 RATIOMETRIC OPERATION WITH EXTERNAL REFER-ENCE: The ratiometric option (AD2010/R) allows readings to be normalized to an external reference. This option can be useful where the analog voltage to be measured is accurate relative to an external reference which in itself is not accurate. A ratiometric application is illustrated in Figure 2. In this example, a position readout potentiometer operates with an external excitation supply which itself may not be very accurate. However, the potentiometer output relative to the reference supply, will be accurate due to the potentiometric configuration.


$$
\begin{aligned}
& \text { DISPLAY }=2000\left(\frac{E_{I N}}{E_{\text {REF }}}\right)=2000 a \\
& \text { WHERE: } E_{\text {IN }}=a V_{\text {R }}, E_{\text {REF }}=V_{R} \text {, } \\
& \mathrm{E}_{\mathrm{IN}} \leqslant \mathrm{E}_{\mathrm{REF}} \\
& \text { LIMITS: }+100 \mathrm{mV} \leqslant \mathrm{E}_{\text {REF }} \leqslant+300 \mathrm{mV} \text { and } \\
& \pm 100 \mathrm{mV} \leqslant \mathrm{E}_{\text {IN }} \mathrm{MAX} \leqslant \pm 200 \mathrm{mV}
\end{aligned}
$$

Figure 2. Ratiometric Operation
In the AD2010 the normal reference voltage is 200 mV and is internally connected. The AD2010/R, however, has a "Reference Input" where an external reference voltage in the range of $100-300 \mathrm{mV}$ can be applied. The displayed output is given by:

$$
\text { Display }=2000\left(\frac{E_{\mathrm{IN}}}{\mathrm{E}_{\mathrm{REF}}}\right)
$$

The AD2010 also has a "Reference Output" where the normal 200 mV reference is available. Absolute measurements using the $\mathrm{AD} 2010 / \mathrm{R}$ can be made by externally connecting "Reference Output" to "Reference Input." The "Reference Output" is provided for this purpose only. It should be noted that the ratiometric option is intended only for normalization, and that the external reference must be a steady dc voltage.

## INTERFACING THE DPM

The AD2010 can also be connected for automatic conversion at its maximum conversion rate by connecting the "status" output (Pin K) back into the "hold" input (Pin D). The 70ns pulses appearing on the status output line may be used to step a multiplexer. The status pulse width may be increased (if desired) as shown in Figure 3.


Figure 3. Increasing Pulse Width for Multiplexer Control in the Automatic Mode

To maximize the common mode rejection, an external $100 \mu \mathrm{~F}$ @ 3V capacitor, C, is recommended as illustrated in Figure 4. The capacitor will reduce ground noise and ripple where the interconnection wires are 12 inches or longer. The polarization of $C$ will depend on actual configuration.


Figure 4. Insuring Maximum Common Mode Voltage Rejection

The latched digital data outputs and control interface signals are available at the rear of the AD2010. The signals may be interfaced with the system using a Cinch or Viking PC edge connector with $0.156^{\prime \prime}$ spacing or the AC1501 connector option. Signal and pin designations are shown in Figure 5.

| PIN REF | PIN FUNCTION | PIN REF | PIN FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | EXTERNAL TRIGGER | A | 1000's DIGIT (OVERRANGE) |
| 2 | 800's DIGIT | B | 100's DIGIT |
| 3 | 400's DIGIT | C | 200's DIGIT |
| 4 | DP 1xX. X | D | HOLD |
| 5 | OVERLOAD | E | POLARITY |
| 6 | 40's DIGIT | $F$ | 80's DIGIT |
| 7 | 20's DIGIT | H | 10's DIGIT |
| 8 | DIGITAL GRD | J | POWER SUPPLY GND |
| $9 *$ | REF IN (2010/R ONLY) | K | STATUS |
| 10 | REF OUT | $L$ | 8's DIGIT |
| 11 | Clock out | M | 1's DIGIT |
| 12 | 4's DIGIT | N | +5V POWER INPUT |
| 13 | ANALOG IN | P | 2's DIGIT |
| 14 | ANALOG GRD | R | LEADING ZERO SUPPRESSION |
| 15 | DP 1x. XX | S | DP 1.XXX |
| *WHEN IT IS DESIRED TO USE THE AD2010/R INTERNAL 200 mV REFERENCE, EXTERNALLY CONNECT PIN " 9 " TO PIN " 10 ". "REF IN" NOT PROTECTED AGAINST OVERLOAD. |  |  |  |

Figure 5. AD2010 Connector Pin Designations


Figure 6. Overall Dimensions
All dimensions are given in inches and (mm).


NOTES:

1. The internal trigger rate is $\mathbf{4}$ conversions/sec.
2. A logic " 0 " applied to the "HOLD" input (pin D) disables the internal trigger. A positive pulse of 1 ms max will initiate conversion. The "status" output may be used in this way for automatic triggering.
3. With the internal trigger disabled a negative pulse applied to the "external trigger" (pin 1) will initiate conversion.
4. Total ramp down time dependent on extent of overload (additional 20 ms max).

Figure 7. AD2010 Timing Diagram

# $\square$ A日2016 

## FEATURES

"Second Generation" MOS/LSI Design Large 0.5" (13mm) LED Displays
AC Line Powered, Universal Transformer $\pm 199.9 \mathrm{mV} \mathrm{dc}, \pm 1.999 \mathrm{~V}$ dc or $\pm 19.99 \mathrm{~V}$ dc Full Scale Ranges Auto-Zero Correction
Limited Differential Input
Character Serial Data Output Standard, Paraltel Data Optional Industry Standard Case Design - Second Sources Available

## APPLICATIONS

General Purpose ac Line Powered DPM Requirements

## GENERAL DESCRIPTION

The AD2016 is a low cost, $31 / 2$ digit, line powered Digital Panel Meter with large LED displays, designed for general purpose DPM applications. The AD2016 measures bipolar input voltages over full scale ranges of $\pm 199.9 \mathrm{mV} \mathrm{dc}, \pm 1.999 \mathrm{~V}$ dc or $\pm 19.99 \mathrm{~V}$ dc with an accuracy of $\pm 0.05 \%$ reading $\pm 0.025 \%$ full scale, $\pm 1$ digit. By using the "limited differential" input first used on Analog Devices' AD2010, the AD2016 input prevents ground loop problems and provides common mode noise rejection at common mode voltages up to $\pm 200 \mathrm{mV}$. Normal mode rejection is $40-45 \mathrm{~dB}$ at 50 to 60 Hz .
AD2016 models are available for operation at any line voltage and frequency required throughout the world. But, since the AD2016 uses a "universal" transformer, simple internal changes by bridging solder pads allow easy changing of the input power voltage for specific requirements. Thus, the OEM need not stock a variety of models for export requirements, but can easily change the voltage as required.

## THE BENEFITS OF SECOND GENERATION DESIGN

 The AD2016 is designed around MOS/LSI (Metal Oxide Semiconductor, Large Scale Integration) integrated circuits to reduce the number of components and power consumption, which greatly enhances reliability. However, these ICs provide the performance and features of earlier DPM design. The large 0.5 inch ( 13 mm ) LED displays provide the visual appeal of the gas discharge displays with the reliability of all solid state devices.
## VERSATILE DATA INTERFACING

Since the AD2016 is designed around MOS/LSI circuits, the BCD output data is presented in a bit parallel, character serial format compatible to CMOS logic systems. Although some

applications, such as interfacing with microprocessors are simplified with this data format, many applications involving line printers or comparators require parallel data outputs. For these applications, the AD2016/B provides parallel BCD data, TTL compatible. The conversion from a serial to a parallel format is done using shift registers, so the output data is fully latched. The AD2016/B also has two "Hold" inputs, one which stops DPM conversions and one which prevents data updating. Thus, the data outputs can be held for data transfer while the DPM continues to convert and update the display.

## STANDARD PACKAGING/SECOND SOURCES

The AD2016 is packaged in Analog Devices' ac line powered DPM case, which requires the same panel cutout as cases used by most other manufacturers of ac line powered DPMs. In addition, the pin connections are the same as several other DPMs, including the Analog Devices' AD2009. (Even the BCD outputs of the AD2016/B are the same as the AD2009). With this commonality between DPMs, the user is assured of having second sources available or can update instrument or system designs to utilize the newer technology of the AD2016 without expensive mechanical or electrical changes to current products.

## DESIGNED AND BUILT FOR RELIABILITY

Even beyond the reliability advantages of the LSI IC design and LED displays, the AD2016 has had extreme care taken in its design and manufacture to insure reliability. Manufacturing processes are monitored by continual quality assurance inspections to insure proper workmanship and testing. Automatic. test equipment is used to test each DPM at board level and final assembly to assure thorough testing without error. And, each AD2016 gets one full week of failure-free burn-in at $50^{\circ} \mathrm{C}$ and with cycled power before shipment.

## SPECIFICATIONS

## DISPLAY OUTPUT

- Light-emitting diode (LED), planar seven segment display readouts, $0.5^{\prime \prime}$ ( 13 mm ) high for 3 data digits, $100 \%$ overrange and negative polarity indication. Overload indicated by flashing display, polarity remains valid.
- Decimal points (3) selectable at input connector.
- Display Blanking

ANALOG INPUT

- Configuration: bipolar, limited differential
- Full Scale Ranges: $\pm 1.999 \mathrm{~V}$ dc (standard), $\pm 199 \mathrm{mV}$ dc ("S" option) or $\pm 19.99 \mathrm{~V}$ dc ("V" option)
- Automatic Polarity
- Auto Zero
- Input Impedance: $100 \mathrm{M} \Omega$ ( $1 \mathrm{M} \Omega$ - "V' option)
- Bias Cument: 50pA
- Overvoltage Protection: $\pm \mathbf{2 0 0 V}$ de sustained

ACCURACY

- $\pm 0.05 \%$ reading $\pm 0.025 \%$ full scale $\pm 1$ digit $^{1}$
- Resolution: 1 mV (standard), $100 \mu \mathrm{~V}$ ("S" option), 10 mV ("V' option)
- Temperature Range ${ }^{2}$ : 0 to $+50^{\circ} \mathrm{C}$ operating, $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ storage
- Temperature Coefficient: Gain: 50ppm/ ${ }^{\circ} \mathrm{C}$

Zero: Auto Zero

- Warm Up Time to Rated Accuracy: less than one minute
- Settling Time to Rated Accuracy: 0.5 seconds (-full scale to + full scale)

NORMAL MODE REJECTION

- 45 dB at $50-60 \mathrm{~Hz}$ ( 40 dB , " $V$ " option)

COMMON MODE REJECTION
Limited Differential
Input Range ( $\mathrm{dc}-10 \mathrm{kHz}$, no imbalance)

| $\pm 199.9 \mathrm{mV}$ | 50 dB | 120 dB |
| :--- | :--- | :--- |
| $\pm 1.999 \mathrm{~V}$ | 35 dB | 120 dB |
| $\pm 19.99 \mathrm{~V}$ | 15 dB | 100 dB |

COMMON MODE VOLTAGE

- Limited Differential Mode: $\pm 200 \mathrm{mV}$
- Floated On Power Supply Transformer When No BCD Outputs or Control Signals are Used: $\pm 300 \mathrm{~V}$ dc or $600 \mathrm{~V} \mathrm{ac} \mathrm{p}-\mathrm{p}$
CONVERSION RATE
- 5 conversions per second
- Hold and read on command

CONTROL INPUTS ${ }^{3}$
Display Blanking (TTL/DTL Compatible, 3 TTL Loads) Logic " 0 " or grounding blanks the entire display except for the decimal points at the tens and hundreds digits. Logic
" 1 " or open circuit for normal operation. Display blanking has no effect on the output data and the display is valid immediately upon removal of a blanking input.
Converter Hold (CMOS, TTL/DTL Compatible, 1 LPTTL Load)
Logic " 0 " or grounding causes the DPM to cease conversions and display the data from the last conversion. Logic " 1 " or open circuit for normal operation. After a "Converter Hold" is removed, one or two conversions are needed before the reading or BCD data is valid.
Decimal Points (Not TTL Compatible)
Grounding or Logic " 0 " will illuminate the desired decimal point. External drive circuitry must sink 50 mA at a $25 \%$ duty cycle when a decimal point is illuminated.
Data Hold (AD2016/B Only) (TTL/DTL Compatible, 1 TTL Load)
Logic " 0 " or grounding inhibits updating of the latched parallel output data of the AD2016/B. Logic " 1 " or open circuit allows the data to be updated after each DPM conversion. This input has no effect on the normal conversion of the DPM.

DATA OUTPUTS ${ }^{3}$ (See applications section for details on the data outputs)

Bit Parallel, Character Serial BCD Data Outputs Standard.
4 BCD data bits, positive true logic (CMOS, LPTTL or LP
Schottky compatible, 1 LP Schottky load); 4 digit strobes
(CMOS, TTL compatible, 1 TTL load); Polarity (CMOS,
TTL compatible, 1 TTL load), logic " 1 " indicates positive polarity; Clock Output (CMOS, LPTTL or LP Schottky
compatible, 1 LP Schottky Ioad); Status Output (CMOS or LPTTL, 1 LPTTL load) are available.
Parallel BCD (AD2016/B) Optional. 3 BCD digits, Overrange, Overload and Data Ready Outputs (TTL compatible, 4 TTL loads). BCD data outputs are latched, positive true logic. The Overload Output is at Logic " 0 " for inputs greater than full scale range, Logic " 1 " when other data outputs are valid. Polarity Output (TTL compatible,
4 TTL loads latched) indicates positive polarity when high
(Logic " 1 ").
POWER INPUT
AC line, $50-60 \mathrm{~Hz}$. Power Consumption: 3.3 watts at 60 Hz ;
3.8 watts at 50 Hz (Parallel BCD: 3.9 watts at $60 \mathrm{~Hz} ; 4.4$ watts at 50 Hz ).
CALIBRATION ADJUSTMENTS (See application section for calibration instructions)

- Gain
- Zero (capability for system zero adjustment, meter is auto zero)
- Recommended recalibration interval: six months

SIZE

- $4.22^{\prime \prime} \mathrm{W} \times 1.97^{\prime \prime} \mathrm{H} \times 4.15^{\prime \prime} \mathrm{L}(107 \times 50 \times 105 \mathrm{~mm}$ )
- $4.77^{\prime \prime}(121 \mathrm{~mm})$ to rear of card edge connector
- Panel Cutout Required: $1.682^{\prime \prime} \times 3.924^{\prime \prime}$ ( $42.72 \times$ 99.67 mm )

WEIGHT

- 12 ounces ( 340 grams)

ORDERING GUIDE ${ }^{4}$
AD2016 -
Power Input
117 V ac $\pm 10 \%$
220 V ac $\pm 10 \%$
100 V ac $\pm 10 \%$ 240 V ac $\pm 10 \%$
Input Range $\pm 1.999 \mathrm{~V}$ dc $\pm 1.99 .9 \mathrm{mV}$ dc $\pm 19.99 \mathrm{~V}$ dc
Data Output
Standard
Parallel BCD

$\left.\begin{array}{l}1 \\ 2 \\ 3\end{array}\right\}$ ENTER


DISPLAY LENS OPTIONS ${ }^{5}$

- Lens 7 - Red with ADI logo
- Lens 8 - Red without ADI logo

CONNECTORS
30 pin, 0.156 spacing card edge connector, Amphenol
225-21524-601 (117) or equivalent
Optional: Order AC2611
${ }^{1}$ Guaranteed at $+25^{\circ} \mathrm{C}$.
${ }^{2}$ Guaranteed
${ }^{3}$ No control inputs or data outputs can be used when the AD2016 is
floated on the power supply transformer at high common mode voltages.
"Only one AC power supply input and input range may be specified.
The " $B$ " option can be ordered with any combination of power and
range options.
${ }^{5}$ Lens 7 is supplied if no lens option is specified.
Specifications subject to change without notice.

## Wiring Connections

Figure 1 is a wiring diagram for AD2016 applications. The "limited differential" input uses a $47 \Omega$ resistor to isolate the analog input from the digital and power supply sections to prevent ground loop problems. The analog ground must be connected to Pin 10 only, since there may be up to 200 mV voltage difference between the input and digital ground.


Figure 1. AD2016 Wiring Interconnections

## Decimal Points

Grounding, or Logic " 0 ", applied to the appropriate pin will illuminate the desired decimal point. External drive circuitry, if used, must sink 50 mA at a $25 \%$ duty cycle when the decimal. point is turned on.

## Display Blanking

Grounding, or Logic " 0 ", blanks the entire AD2016 display with the exception of the decimal points on the tens and hundreds digit. The display is valid immediately upon removal of a blanking signal.

## Converter Hold

Grounding, or Logic " 0 ", causes the DPM to cease conversions and display the data from the last conversion. After a "Converter Hold" input is removed, the auto zero circuitry requires one or two conversions before the display and data outputs are again valid.

## Data Hold (AD2016/B only)

Grounding, or Logic " 0 ", on this input inhibits updating of the parallel BCD outputs of the AD2016/B. If the parallel data is interfaced to a printer, comparators, or a computer, requiring the data to be held stable for proper operation, the Data Hold input should be used to prevent data updating, but the DPM itself will continue making conversions. After a Data Hold input is removed, the BCD data will be updated at the end of the conversion cycle.

## Extended Range Measurements

Although the full scale range of the AD2016 is 2000 counts, and it flashes the display to indicate overrange beyond this point, it actually makes measurements up to approximately 3000 counts. Beyond this point, it will flash a constant number. Thus, one can use this extra measurement range as a guide
to reducing the input to the normal range. Note that the display will flash only the three full digits, since it is impossible to flash a " 2 " on the overrange readout. Thus, a reading of 2.300 V or 230.0 mV on an AD2016 will read as " 300 " and will be flashing.
BCD outputs on the standard AD2016 also will be valid up through the 3000 count range, but the BCD parallel outputs of the AD2016/B will indicate overload beyond 1999 counts.


Figure 2. AD2016 Timing Diagram

## Interfacing Data Outputs - Character Serial Data

The BCD data outputs standard on the AD2016 are in a bit parallel character serial format. There are four BCD bit outputs ( $1,2,4,8$ ) and four digit outputs $\left(10^{0}, 10^{1}, 10^{2}, 10^{3}\right)$ called D1, D2, D3 and D4 respectively. The BCD bits are gated onto the output lines sequentially in the order D1, D3, D2, D4 and the BCD bits are valid for the digit whose digit line is high. The serial output data is valid except when it is being updated, which occurs within 2 milliseconds after the Status line goes low, indicating the end of a conversion.

## Interfacing Data Outputs - Parallel Data

The AD2016/B has data outputs in a full parallel BCD format. The output data is latched and is valid except for a 2 ms period at the end of conversion when the "Data Ready" output is high (Logic "1"). As described above, the "Data Hold" input can be used to inhibit updating of the parallel data outputs without affecting the conversion of the DPM.

## Calibration Procedures

A precision voltage reference is needed for the calibration of the AD2016. The location of the calibration potentiometers is shown in Figure 5. Always adjust the zero offset before the gain if zero adjustment is necessary.

Zero Adjustment: Short the signal inputs (Pins 2 and 10) and adjust the zero offset potentiometer until the meter reads 000.

Gain Adjustment: Apply an input of $+1.800 \mathrm{~V}(+180.0 \mathrm{mV}$ on AD2016/S, or +18.00 V on $\mathrm{AD} 2016 / \mathrm{V}$ ) and adjust the gain potentiometer until the meter reads 1800 exactly.

AD2016 CHARACTER SERIAL

| PIN REF | PIN FUNCTION |
| :---: | :--- |
| 1 | NC |
| 2 | SIGNAL INPUT |
| 3 | STATUS (PRINT) |
| 4 | POLARITY |
| 5 | NC |
| 6 | D4 |
| 6 | BCD 23 |
| 7 | BCD 21 |
| 8 | CLOCK OUTPUT |
| 9 | SIGNAL GROUND |
| 10 | NC |
| 11 | D3 |
| 12 | DISPLAY BLANK |
| 13 | NC |
| 14 | AC LINE HIGH |
| 15 |  |


| PIN REF | PIN FUNCTION |
| :--- | :--- |
| A | NC |
| B | NC |
| C | NC |
| D | CONVERTER HOLD |
| E | D2 |
|  |  |
| F | NC |
| H | BCD 20 |
| J | BCD 2 |
| K | D1 |
| L | DP3 XX.X |
| M | DP2 X.XX |
| N | DIGITAL GROUND |
| P | DP1 XXX |
| R | SHIELD (EARTH GROUND) |
| S | AC LINE LOW |
|  |  |

Figure 3.


Figure 5. AD2016 Mechanical Outline (Dimensions shown in inches and ( mm ))

AD2016/B

| PIN REF | PIN FUNCTION | PIN REF | PIN FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | DATA HOLD | A | NC |
| 2 | SIGNAL INPUT | B | NC |
| 3 | DATA READY | C | OVERLOAD |
| 4 | POLARITY | D | CONVERTER HOLD |
| 5 | BCD 8 | E | BCD 1 |
| 6 | BCD 2 | F | BCD 4 |
| 7 | BCD 80 | H | BCD 10 |
| 8 | BCD 20 | $J$ | BCD 40 |
| 9 | BCD 800 | K | BCD 100 |
| 10 | SIGNAL GROUND | L | DP3 XX. $\times$ |
| 11 | BCD 400 | M | DP2 X.XX |
| 12 | BCD 200 | N | DIGITAL GROUND |
| 13 | DISPLAY BLANK | P | DP $1 . \times \times X$ |
| 14 | OVERRANGE | R | SHIELD (EARTH GROUND) |
| 15 | AC LINE HIGH | S | AC LINE LOW |

Figure 4.


Figure 6. AD2016 Mounting Instructions (Dimensions shown in inches and (mm))

## FEATURES

"Second Generation" MOS-LSI Design
Large 0.5" (13mm) LED Displays
+5VDC Logic Powered
$\pm 1.999 \mathrm{~V}, \pm 199.9 \mathrm{mV}$ or $\pm 19.99 \mathrm{~V}$ Full Scale Ranges
Limited Differential Input
Low Power Consumption: 2.0 Watts
Small Size, Industry Standard Case Design

## APPLICATIONS

General Purpose Logic Powered DPM Applications Portable Applications Requiring Low Power Consumption

## GENERAL DESCRIPTION

The AD2021 is a low cost, $3^{11 / 2}$ digit, +5 V de logic powered digital panel meter with large LED displays. While designed for general purpose DPM applications, the small size, light weight and low power consumption of the AD2021 make it an ideal digital readout for modern, compact instrument designs.

THE BENEFITS OF "SECOND GENERATION" DESIGN The AD2021 is designed around MOS-LSI (Metal-Oxide-Semiconductor, Large Scale•Integration) integrated circuits, which greatly reduce the number of components, and thereby the size, and reduce power consumption to 2.0 watts. Both the lower power consumption and fewer interconnections between components promise greatly increased reliability, and the circuit design maintains the performance and features of earlier DPMs. Large 0.5 inch ( 13 mm ) LED displays offer the visual appeal of gas discharge displays with the ruggedness and lifetime of all solid state devices.

## EXCELLENT PERFORMANCE AND EASY APPLICATION

 The AD2021 measures input voltage over a full scale range of $\pm 1.999 \mathrm{~V}$ dc or $\pm 199.9 \mathrm{mV}$ dc (" S " option) with an accuracy of $\pm 0.05 \%$ reading $\pm 0.025 \%$ full scale $\pm 1$ digit. Using the "limited differential" input first used on Analog Devices' AD2010, the AD2021 prevents ground loop problems and provides 35 to 50 dB of common mode rejection at common mode voltages up to $\pm 200 \mathrm{mV}$. Normal mode rejection is 40 dB at 50 Hz to 60 Hz .BCD data outputs are provided in a bit parallel, character serial format compatible to CMOS logic systems. For those applications requiring parallel BCD data, schemes for making the serial to parallel conversion are available. Controls to hold readings, select decimal points and blank the display are provided.

## DESIGNED AND BUILT FOR RELIABILITY

The AD2021 is packaged in Analog Devices' logic powered DPM case size, only 1.25 inches ( 32 mm ) deep. The small size of this DPM makes it easy to accommodate in any instrument design, and since several other manufacturers now use the same panel cutout for logic powered DPMs, this industry standardization allows mechanical second sourcing. In addition, the AD2021 uses the same pin connections as the AD2010 (except in BCD outputs, of course) as a convenience to allow updating

designs to take advantage of the second generation design and . larger display of the AD2021. Each AD2021 receives a full one week failure free burn-in before shipment.


Figure 1. AD2021 Bit Parallel Character Serial to Full Parallel Data Conversion. AD2021 Pin Connections are Shown in Parentheses.

## DISPLAY OUTPUT

- Light emitting diode, planar seven segment display readouts, $0.5^{\prime \prime}(13 \mathrm{~mm})$ high for three data digits, $100 \%$ overrange and negative polarity indication. Overload indicated by flashing display, polarity remains valid.
- Decimal points selectable at input connector.
- Display blanking on three data digits (does not affect overrange digit, polarity sign of decimal points).


## ANALOG INPUT

- Configuration: bipolar, limited differential
- Full Scale Range: $\pm 1.999 \mathrm{~V}$ or $\pm 199.9 \mathrm{mV}$ ("S" option) $\pm 19.99 \mathrm{~V}$ ("V" option)
- Automatic Polarity
- Auto Zero
- Input Impedance: $100 \mathrm{M} \Omega$ ( $1 \mathrm{M} \Omega$ - "V" option)
- Bias Current: 50pA
- Overvoltage Protection: $\pm 50 \mathrm{~V}$ dc, sustained

ACCURACY

- $\pm 0.05 \%$ reading $\pm 0.025 \%$ full scale $\pm 1$ digit $^{1}$
- Resolution: 1 mV or $100 \mu \mathrm{~V}$ (" $\mathrm{S}^{\prime}$ ' option)
- Temperature Range ${ }^{2}$ : 0 to $+50^{\circ} \mathrm{C}$ operating; $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ storage
- Temperature Coefficient: Gain: $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ Zero: auto zero
- Warm-Up Time to Rated Accuracy: less than one minute
- Settling Time to Rated Accuracy: 0.4 second

NORMAL MODE REJECTION

- 40 dB at $50-60 \mathrm{~Hz}$

COMMON MODE REJECTION

- AD2021: 35 dB (dc -10 kHz )
- AD2021/S: 50 dB (dc -10 kHz )
- AD2021/V: 15 dB ( $\mathrm{dc}-10 \mathrm{kHz}$ )

COMMON MODE VOLTAGE

- $\pm 200 \mathrm{mV}$


## CONVERSION RATE

- 5 conversions per second
- Hold and read on command


## CONTROL INPUTS

- Display Blanking: (TTL, DTL compatible, 2 TTL loads). Logic " 0 " or grounding blanks the three data digits only, not the decimal points, overrange digit (if on) and polarity sign. Logic " 1 " or open circuit for normal operation. Display blanking has no effect on output data and the display reading is valid immediately upon removal of a blanking signal.
- Hold: (CMOS, DTL, TTL compatible, 1LP TTL load). Logic " 0 " or grounding causes the DPM to cease conversions and display the data from the last conversion. Logic " 1 " or open circuit for normal operation. After the "Hold" input is removed, one to two conversions are needed before the reading is valid.
- Decimal Points: Grounding or Logic " 0 " will illuminate the desired decimal point. External drive circuitry must sink 35 mA peak at a $25 \%$ duty cycle when the decimal points are illuminated.

DATA OUTPUTS (See Application Section for details on data outputs)

- BCD Data Outputs: (CMOS, LP TTL or LP Schottky compatible), bit parallel, character serial format.
- Digit Strobe Outputs: (CMOS, DTL, TTL compatible, one TTL load). Logic " 1 " on any of these lines indicates the output data is valid for that digit.
- Polarity Output: (CMOS, TTL, DTL compatible, one TTL load). Logic " 1 " indicates positive polarity input, logic " 0 " indicates negative polarity.
- Status: (CMOS or LP TTL compatible). When this signal is at Logic " 1 ", the output data is valid.
- Clock: (CMOS, DTL, TTL compatible, one TTL load). The clock signal is brought out to facilitate conversion from character serial to parallel data.
- INTERFACING DATA OUTPUTS. The BCD data outputs are in a bit parallel, character serial format. There are four BCD bit outputs $(1,2,4,8)$ and four digit outputs $\left(10^{0}, 10^{1}\right.$, $10^{2}, 10^{3}$ ). The BCD digits are gated onto the output lines sequentially, and the BCD bits are valid for the digit whose digit line is high. The data is valid except when being updated which occurs within 2 milliseconds after the status line goes low.


## REFERENCE OUTPUT

- A $6.4 \mathrm{~V} \pm 5 \%$ analog reference output is made available. This reference should be buffered and filtered if use in external circuitry is desired.


## POWER INPUT

- +5 V dc $\pm 5 \%, 1.45$ watts

CALIBRATION ADJUSTMENTS (See Application Section for calibration instructions)

- Gain.
- Zero
- Recommended recalibration interval: six months

SIZE

- $3^{\prime \prime} \mathrm{W} \times 1.8^{\prime \prime} \mathrm{H} \times 1.33^{\prime \prime} \mathrm{D}(76 \times 46 \times 34 \mathrm{~mm}$ )
- $1.90^{\prime \prime}(48 \mathrm{~mm})$ overall depth to rear of card edge connector.
- Panel cutout required: $3.175^{\prime \prime} \times 1.810^{\prime \prime}$ ( $80.65 \times 45.97 \mathrm{~mm}$ ).

WEIGHT

- 4 ounces, ( 115 grams)

OPTIONS - ORDERING GUIDE

- Input Voltage Range: AD2021 - 1.999V dc Full Scale AD2021/S - 199.9mV dc Full Scale AD2021/V - 1.999V dc Full Scale
(Consult the factory or representative for other input ranges)
- Display Lens Option ${ }^{3}$ : Lens 5 - Red with ADI logo Lens 6 - Red without ADI logo


## CONNECTOR

- 30 pin, $0.156^{\prime \prime}$ spacing card edge connector, Viking 2VK15D/1-2 or equivalent
- Optional: Order AC1501

[^30] DPMs With LED Displays

AD2024/AD2027

FEATURES<br>"Second Generation" MOS-LSI Design<br>Large 0.43" (11mm) LED Displays<br>4 $1 / 2$ Digit Resolution - 20,000 Counts Full Scale<br>Limited Differential Input<br>Either Line Powered (AD2024) or Logic Powered (AD2027)<br>Industry Standard Case Designs

APPLICATIONS<br>High Resolution/High Accuracy Readout for: Test Equipment<br>Process Control Instrumentation<br>Analytical and Scientific Instruments

## GENERAL DESCRIPTION

The AD2024 and AD2027 are low cost $41 / 2$ digit DPMs with large LED displays. Both units offer the same features and identical performance, but the AD2024 is ac line powered and the AD2027 is +5 V de powered.
THE BENEFITS OF SECOND GENERATION DESIGN The AD2024 and AD2027 are designed around MOS-LSI (Metal Oxide Semiconductor, Large Scale Integration) integrated circuits which greatly reduce the number of components and interconnections required to provide the performance and features expected in a high resolution $41 / 2$ digit DPM.

This "Second Generation" design, therefore, offers greatly increased reliability and significantly lower cost at little compromise in performance. The large 0.43 inch ( 11 mm ) LED displays offer the brightness and readability previously available only with gas discharge displays with the added advantage of an all solid state component.

## HIGH RESOLUTION AND VERSATILE FEATURES

These DPMs measure dc input voltages over a full scale range of $\pm 1.9999 \mathrm{~V}$ with an accuracy of $\pm 0.005 \%$ reading $\pm 0.005 \%$ of full scale $\pm 1$ digit. Using the "limited differential" input first used by Analog Devices on the AD2010, the AD2024 and AD2027 prevent ground loop problems and provide 50 dB of common mode rejection at common mode voltages up to $\pm 200 \mathrm{mV}$. Normal mode rejection is 25 dB at $50-60 \mathrm{~Hz}$.
BCD data outputs are provided in a bit parallel, character serial format compatible with CMOS logic systems. When applications require parallel BCD data, such as interfaces to printers, comparators or slave displays, parallel BCD output options are available that are compatible to standard TTL logic systems.


External power supply outputs at +5 V and $-25 \mathrm{~V}(-25 \mathrm{~V}$ only on the AD2027) are made available for powering external circuitry. In addition, control inputs for conversion "Hold", display blanking and decimal point selection are provided.

## INDUSTRY STANDARD CASE DESIGNS

Although both the AD2024 and AD2027 have identical electrical designs, they are packaged in the case sizes that have become industry standards for ac line powered and +5 V dc logic powered DPMs respectively. The AD2024 fits the $3.924^{\prime \prime}$ x $1.682^{\prime \prime}$ ( $99.67 \times 42.74 \mathrm{~mm}$ ) panel cutout common to most ac line powered DPMs, and the AD2027 fits the $3.175^{\prime \prime} \mathrm{x}$ $1.810^{\prime \prime}$ ( $80.65 \times 45.97 \mathrm{~mm}$ ) panel cutout of the Analog Devices logic power case design, now used by several other manufacturers of logic powered DPMs. Thus, interchangeability is assured, allowing mechanical second sourcing for both these DPMs.

## DESIGNED AND BUILT FOR RELIABILITY

Even beyond the reliability advantages of the LSI-IC design and LED displays, the AD2024 and AD2027 have had extreme care taken in their design and manufacture to insure reliability. Manufacturing processes are monitored by continual quality assurance inspections to insure proper workmanship and testing. Automatic test equipment is used to test each DPM thoroughly and without error. And each AD2024 and AD2027, like every Analog Devices DPM, receives a full one week failurefree burn-in before shipment.

## SPECIFICATIONS

## DISPLAY OUTPUTS

- Seven Segment LED Display, $0.43^{\prime \prime}$ ( 11 mm ) high, for four data digits, $100 \%$ overrange and polarity indication.
- Overload indication by blanking all digits, polarity sign remains valid.
- Decimal points (4) selectable at input.
- Display Blanking

ANALOG INPUT

- Configuration: Bipolar, limited differential
- Full Scale Range: $\pm 1.9999 \mathrm{~V}$ ( $\pm 19.999 \mathrm{~V}$, " V " Option)
- Automatic Polarity
- Input Impedance: $100 \mathrm{M} \Omega$ ( $1 \mathrm{M} \Omega$, "V" Option)
- Bias Current: 30nA (3nA, "V" Option)
- Overvoltage Protection: 120 V rms sustained

ACCURACY

- $\pm 0.005 \%$ reading $\pm 0.005 \%$ full scale $\pm 1$ digit ${ }^{1}$
- Resolution: $100 \mu \mathrm{~V}$
- Temperature Range ${ }^{2}: 0$ to $+50^{\circ} \mathrm{C}$ operating. -20 to $+85^{\circ} \mathrm{C}$ storage. (AD2024/B: 0 to $+45^{\circ} \mathrm{C}$ operating)
- Temperature Coefficient: Gain: $\pm 30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. Zero Offset: $\pm 10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\left( \pm 40 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \& \pm 100 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right.$, "V"Option)
- Warmup Time: One minute to rated accuracy
- Settling Time to Rated Accuracy: 450 ms

NORMAL MODE REJECTION

- 25 dB at $50-60 \mathrm{~Hz}$

COMMON MODE REJECTION

- 50 dB , dc to $1 \mathrm{kHz}, \pm 200 \mathrm{mV}$ common mode voltage
- AD2024 (floated on power supply transformer if data outputs and control signals are not used) -110 dB at 120 V rms common mode voltage, $1 \mathrm{k} \Omega$ imbalance at input.
CONVERSION TIME
- 180 ms for full scale reading
- 210 ms for overload conversion

CONVERSION RATE

- 5 conversions per second

DIGITAL INTERFACE SIGNALS

- Inputs Display Blank - (DTL/TTL Compatible, 4 TTL Loads). Logic " 0 " or grounding blanks display, including polarity sign, but not decimal points. The display is valid immediately upon removal of the blanking signal.
Hold - (DTL/TTL Compatible, 2 TTL Loads). Logic " 0 " or grounding causes the DPM to hold and display the last conversion. Upon removal of the hold, the DPM resumes conversions.
Decimal Points - (Not TTL Compatible). Logic " 0 " or grounding turns on appropriate decimal point. External circuitry must sink 60 mA when a decimal point is illuminated.
- Outputs

DTL/TTL Compatible ${ }^{3}$ - Status. Logic " 1 " indicates conversion in process. All digital outputs are valid when status is at logic " 0 ". 5 TTL loads. - Polarity. Logic " 1 " indicates positive polarity, latched. 5 TTL loads. CMOS and LP Schottky Compatible - Overload, Logic " 1 " indicates overload ( $\geqslant 20,000$ ), latched. - BCD outputs. $41 / 2 \mathrm{BCD}$ digits, character serial, bit parallel, 1 LP Schottky Load.
Digital Strobe Outputs - (CMOS or LP Schottky Compatible) Logic " 1 " on any of these line indicates the output data is valid for that digit, 1 LP Schottky Load.
Parallel BCD Output (Option "B"). - 41/2 BCD digits, positive trué, latched. Drives 5 TTL loads. - Data Ready. Logic " 1 " indicates output data is valid. Drives 2 TTL loads.

EXTERNAL POWER SUPPLY OUTPUTS

- AD2024: +5 V at $25 \mathrm{~mA},-25 \mathrm{~V}$ at 5 mA
- AD2027: -25V at 5 mA

POWER SUPPLY INPUTS

- AD2024: ac line, $50-60 \mathrm{~Hz}, 4.2 \mathrm{~W}$
- AD2027: $+5 \mathrm{~V} \mathrm{dc}, \pm 5 \%$ at 850 mA

CALIBRATION ADJUSTMENTS

- Gain
- Zero
- Recommended recalibration interval: 6 months

SIZE

- AD2024: $3.92^{\prime \prime} \mathrm{W} \times 1.67^{\prime \prime} \mathrm{H} \times 4.48^{\prime \prime} \mathrm{D}(100 \times 42 \times 114 \mathrm{~mm})$ Panel cutout: $3.930^{\prime \prime} \times 1.682^{\prime \prime}(99.8 \times 42.7 \mathrm{~mm})$
- AD2027: $3^{\prime \prime} \mathrm{W} \times 1.8^{\prime \prime} \mathrm{H} \times 4^{\prime \prime} \mathrm{D}(76 \times 46 \times 102 \mathrm{~mm}$ ) Panel cutout: $3.175^{\prime \prime} \times 1.810^{\prime \prime}(80.65 \times 45.97 \mathrm{~mm})$


## WEIGHT

- AD2024: 14 ounces (395 grams)
- AD2027: 10 ounces (280 grams)

OPTIONS - ORDERING GUIDE

- AD2024

AC Power Inputs
AD2024-117V ac
AD2024/E -220 V ac
$\left.\begin{array}{l}\text { AD2024/F }-100 \mathrm{~V} \text { ac } \\ \text { AD2024/H }-240 \mathrm{~V} \text { ac }\end{array}\right\} \pm 10 \%$
Input Range Options
AD2024 - $\pm 1.9999 \mathrm{~V}$ Full Scale
AD2024V $- \pm 19.999 V$ Full Scale
Data Output Options (available with any power input options)
AD2024 - Character serial data outputs
AD2024/B - Parallel BCD option
Display Lens Options ${ }^{4}$
Lens 7 - Red with ADI logo
Lens 8 - Red without ADI logo
Connector -36 pin, $0.156^{\prime \prime}$ spacing, card edge connector,
Viking 2VK18D/1-2 or equivalent. - Optional: Order AC2610.
AD2024/B option also requires a 30 pin, $0.156^{\prime \prime}$ spacing,
card edge connector, Viking 2VK15D/1-2 or equivalent.

- Optional: Order AC1501.
- AD2027

Input Range Options
AD2027 - $\pm 1.9999$ Full Scale
AD2027V $- \pm 19.999$ V Full Scale
Data Output Options
AD2027 - Character serial data outputs
AD2027/B - Parallel BCD option
Display Lens Options ${ }^{4}$
Lens 5 - Red with ADI logo
Lens 6 - Red without ADI logo
Connector - AC1501 (see above) or equivalent. AD2027/B
option requires two each.
${ }^{1}$ Guaranteed at $+25^{\circ} \mathrm{C}$ and nominal power supply voltage.
${ }^{2}$ Guaranteed.
${ }^{3}$ For CMOS compatibility, 3.3 k pullup resistors to the +5 V output of the DPM are required.
${ }^{4}$ If no lens is specified, Lens 5 or 7 is supplied as appropriate.
Specifications subject to change without notice.


Figure 1. AD2024 Wiring Interconnections


Figure 2. AD2027 Wiring Interconnections

## Interfacing Data Outputs

The standard data outputs are in a bit parallel character serial format compatible to CMOS and LP Schottky logic systems. The BCD outputs are multiplexed, and a digit output is provided for each of the five digits of output. Thus, the four $B C D$ lines on the output at a given time are valid for the digit whose digit line is currently high. The bit parallel character serial data is valid when the DPM status line is low for a period of 50 ms between each conversion cycle. The overload line is latched output which is at logic " 1 ", whenever the input exceeds the full 20,000 count range.
Optional parallel BCD outputs (" $B$ " option) are available on a separate card which is internally connected to the DPM. The output data then is presented in a full parallel format and is latched. The parallel data is valid whenever the data ready output is high.
Pin connections for the "B" option are shown in the interconnection tables and a full timing diagram is shown in Figure 3.


NOTE 1. APPROX. 5 ms REQUIRED TO LOAD PARALLEL-OUT REGISTERS. NOTE 2.B OPTION.

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | Analog Ground | A | Analog High |
| 2 | $10^{1}$ Digit | B | $10^{\circ}$ Digit (LSD) |
| 3 | BCD 2 | C | $10^{2}$ Digit |
| 4 | $10^{3}$ Digit | D | BCD 4 |
| 5 | BCD 8 | E | BCD 1 |
| 6 | Mux Step 1 | F | $10^{4}$ Digit (MSD) |
| 7 | +5 Vdc (Out) | H | -25V dc (Out) |
| 8 | NC | J | NC |
| 9 | ac High | K | ac High |
| 10 | NC | L | NC |
| 11 | ac RETURN | M | ac Return |
| 12 | NC | N | NC |
| 13 | Digital Ground | P | Digital Ground |
| 14 | NC | R | Status |
| 15 | Polarity | S | Hold |
| 16 | Display Blank | T | DP1. $\mathrm{X} \times \times \mathrm{X}$ |
| 17 | DP1XXX.X | U | DP1X.XXX |
| 18 | Overload | V | DP1XX.XX |

AD2024 - Signal and Pin Connections


NOTE 1: BCD multiplexer clock pulse available for remote placement of BCD option.
AD2027 - Signal and Pin Connections

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | +5V dc (In) | A | NC (Do Not Use) |
| 2 | BCD 1 (ln) | B | BCD 8 (In) |
| $-=K E Y$ |  |  |  |
| 3 | BCD 4 ( ln ) | C | BCD 2 ( $\ln$ ) |
| 4 | BCD 2000 | D | BCD 4 |
| 5 | BCD 40 | E | BCD 80 |
| 6 | BCD 800 | F | BCD 8000 |
| 7 | BCD 100 | H | BCD 1000 |
| 8 | BCD 10,000 | J | BCD 200 |
| 9 | BCD 20 | K | BCD 2 |
| 10 | BCD 8 | L | BCD 10 |
| 11 | BCD 1 | M | BCD 4000 |
| 12 | BCD 400 | N | $10^{4}$ Digit ( In ) |
| 13 | Data Ready | P | Status ( In ) |
| 14 | Polarity (In) | R | Mux Step (In) |
| 15 | Polarity (Out) | S | Digital Ground |

NOTES: 1) Overload output is on main DPM connector. 2) Pins marked "In" are made available for remote placement of BCD option card and are not normally used since all connections are interval.


PANEL CUTOUT: $3.930 \times 1.682(99.82 \times 42.72)$


Figure 4. AD2024 Mechanical Outline (Dimensions shown in inches and ( mm ))


PANEL CUTOUT: $3.175 \times 1.180(80.65 \times 45.97)$


Figure 5. AD2027 Mechanical Outline . (Dimensions shown in inches and (mm)) AD2025/AD2028

## FEATURES

"Second Generation" MOS-LSI Design
Large 0.43" ( 11 mm ) LED Displays
43/4 Digit Resolution - 40,000 Counts Full Scale Limited Differential Input
Either Line Powered (AD2025) or Logic Powered (AD2028) Interchangeable with 4½ Digit DPMs (AD2024 or AD2027)
Industry Standard Case Designs
APPLICATIONS
High Resolution/High Accuracy Readout for:
Test Equipment
Process Control Instrumentation
Analytical and Scientific Instruments

## GENERAL DESCRIPTION

The AD2025 and AD2028 are low cost $43 / 4$ digit DPMs with large LED displays. Both units offer the same features and identical performance, but the AD2025 is ac line powered and the AD 2028 is +5 V dc powered.
The AD2025 and AD2028 are interchangeable with two $41 / 2$ digit DPMs available from Analog Devices, the AD2024 and AD2027 respectively. Thus, they can be used in applications where either a $43 / 4$ or $41 / 2$ digit display may be desirable in one basic application.

## THE BENEFITS OF SECOND GENERATION DESIGN

The AD2025 and AD2028 are designed around MOS-LSI (Metal Oxide Semiconductor, Large Scale Integration) integrated circuits which greatly reduce the number of components and interconnections required to provide the performance and features expected in a high resolution $43 / 4$ digit DPM.
This 'Second Generation"' design, therefore, offers greatly increased reliability and significantly lower cost at little compromise in performance. The large 0.43 inch ( 11 mm ) LED displays offer the brightness and readability previously available only with gas discharge displays with the added advantage of an all solid state component.

## HIGH RESOLUTION AND VERSATILE FEATURES

These DPMs measure DC input voltages over a full scale range of $\pm 3.9999 \mathrm{~V}$ or $\pm 39.999 \mathrm{~V}$ with an accuracy of $\pm 0.005 \%$ reading $\pm 0.005 \%$ of full scale $\pm 1$ digit. Using the "limited differential" input first used by Analog Devices on the AD2010, the AD2025 and AD2028 prevent ground loop problems and provide 50 dB of common mode rejection at common mode voltages up to $\pm 200 \mathrm{mV}$. Normal mode rejection is 25 dB at $50-60 \mathrm{~Hz}$.


BCD data outputs are provided in a bit parallel, character serial format compatible with CMOS logic systems. When applications require parallel BCD data, such as interfaces to printers, comparators or slave displays, parallel BCD output options are available that are compatible to standard TTL logic systems.
External power supply outputs at +5 V and $-25 \mathrm{~V}(-25 \mathrm{~V}$ only on the AD2028) are made available for powering external circuitry. In addition, control inputs for conversion "Hold", display blanking and decimal point selection are provided.

## INDUSTRY STANDARD CASE DESIGNS

Although both the AD2025 and AD2028 have identical electrical designs, they are packaged in the case sizes th at have become industry standards for ac line powered and +5 V dc logic powered DPMs respectively. The AD2025 fits the 3.924" $\times 1.682^{\prime \prime}$ ( $99.67 \times 42.74 \mathrm{~mm}$ ) panel cutout common to most ac line powered DPMs, and the AD2028 fits the $3.175^{\prime \prime} \times 1.810^{\prime \prime}$ ( $80.65 \times 45.97 \mathrm{~mm}$ ) panel cutout of the Analog Devices logic power case design, now used by several other manufacturers of logic powered DPMs. Thus, interchangeability is assured, allowing mechanical second sourcing for both these DPMs.

## DESIGNED AND BUILT FOR RELIABILITY

Even beyond the reliability advantages of the LSI-IC design and LED displays, the AD2025 and AD2028 have had extreme care taken in their design and manufacture to insure reliability. Manufacturing processes are monitored by continual quality assurance inspections to insure proper workmanship and testing. Automatic test equipment is used to test each DPM thoroughly and without error. And each AD2025 and AD2028, like every Analog Devices DPM, receives a full one week failurefree burn-in with power cycling before shipment.

DISPLAY OUTPUTS

- Seven Segment LED Display, $0.43^{\prime \prime}$ ( 11 mm ) high, for four data digits and $300 \%$ overrange.
- Overload indication by blanking all digits except overrange, which indicates " 0 ".
- Decimal points (5) selectable at input.
- Display Blanking

ANALOG INPUT

- Configuration: Bipolar, limited differential
- Full Scale Range: $\pm 3.9999 \mathrm{~V}$ ( $\pm 39.999 \mathrm{~V}$, " V " option)
- Automatic Polarity (See applications section for details on polarity display)
- Input Impedance: $100 \mathrm{M} \Omega$ ( $1 \mathrm{M} \Omega$, " $V$ " odtion)
- Bias Current: 30nA (3nA, "V" option)
- Overvoltage Protection: 120 V rms sustained

ACCURACY

- $\pm 0.005 \%$ reading $\pm 0.005 \%$ full scale $\pm 1$ digit $^{1}$.
- Resolution: $100 \mu \mathrm{~V}$ ( 1 mV , "V" option)
- Temperature Range ${ }^{2}: 0$ to $+50^{\circ} \mathrm{C}$ operating. -20 to $+85^{\circ} \mathrm{C}$ storage. (AD2025/B: 0 to $+45^{\circ} \mathrm{C}$ operating)
- Temperature Coefficient: Gain: $\pm 30 \mathrm{ppm} /{ }^{8} \mathrm{C}$. Zero Offset: $\pm 10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\left( \pm 40 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right.$ and $\pm 100 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$, " V " option $)$
- Warmup Time: One minute to rated accuracy
- Settling Time to Rated Accuracy: 450 ms

NORMAL MODE REJECTION

- 25 dB at $50-60 \mathrm{~Hz}$

COMMON MODE REJECTION

- 50 dB, DC to $1 \mathrm{kHz}, \pm 200 \mathrm{mV}$ common mode voltage
- AD2025 (floated on power supply transformer if data outputs and control signals are not used) -110 dB at 120 V rms common mode voltage, $1 \mathrm{k} \Omega$ imbalance at input.
CONVERSION TIME
- 300 ms for full scale reating
- 400 ms for overload conversion


## CONVERSION RATE

- 3 conversions per second

DIGITAL INTERFACE SIGNALS

- Inputs

Display Blank - (open collector TTL Compatible, 4 TTL Loads). Logic " 0 " or grounding blanks display, but not decimal points. The display is valid immediately upon removal of the blanking signal.
Hold - (DTL/TTL Compatible, 2 TTL Loads). Logic " 0 " or grounding causes the DPM to hold and display the last conversion. Upon removal of the hold, the DPM resumes conversions.
Decimal Points - (Not TTL Compatible). Logic " 0 " or grounding turns on appropriate decimal point. External circuitry must sink 35 mA when a decimal point is illuminated.

- Outputs

DTL/TTL Compatible ${ }^{3}$ - Status. Logic " 1 " indicates conversion in process. All digital outputs are valid when status is at logic " 0 ". 4 TTL loads. - Polarity. Logic " 1 " indicates positive polarity, unlatched. 6 TTL loads. - Overload, Logic " 1 " indicates overioad ( $\geqslant 40,000$ ), unlatched 4 TTL Loads.
CMOS and LP Schottky Compatible - BCD outputs, $4^{3 / 4}$ BCD digits, character serial, bit parallel, 1 LP Schottky load.
Parallel BCD Output (Option" $B$ "). $-4 \frac{3 / 4}{} \mathrm{BCD}$ digits, positive true, latched. Drives 5 TTL loads. - Data Ready. Logic " 1 " indicates output data is valid. Drives 2 TTL loads. - Polarity. Logic " 1 " indicates positive polarity, latched, Drives 2 TTL loads.
Digit Strobe Outputs - (CMOS or LP Schottky Compatible) Logic " 1 " on any of these lines indicates the output data is valid for that digit, 1 LP Schottky load.

EXTERNAL POWER SUPPLY OUTPUTS

- AD2025: +5 V at $25 \mathrm{~mA},-25 \mathrm{~V}$ at 5 mA
- AD2028: -25 V at 5 mA


## POWER SUPPLY INPUTS

- AD2025: ac line, $50-60 \mathrm{~Hz}, 4 \mathrm{~W}$
- AD2028: 5 V de, $\pm 5 \%$ at 800 mA

CALIBRATION ADJUSTMENTS

- Gain
- Zero
- Recommended recalibration interval: 6 months

SIZE

- AD2025: 3.92" $\mathrm{W} \times 1.67^{\prime \prime} \mathrm{H} \times 4.48^{\prime \prime} \mathrm{D}(100 \times 42 \times 114 \mathrm{~mm})$ Panel cutout: $3.930^{\prime \prime} \times 1.682^{\prime \prime}(99.8 \times 42.7 \mathrm{~mm})$
- AD2028: $3^{\prime \prime} \mathrm{W} \times 1.8^{\prime \prime} \mathrm{H} \times 4^{\prime \prime} \mathrm{D}(76 \times 46 \times 102 \mathrm{~mm})$ Panel cutout: $3.175^{\prime \prime} \times 1.810^{\prime \prime}(80.65 \times 45.97 \mathrm{~mm})$
WEIGHT
- AD2025: 14 ounces ( 395 grams)
- AD2028: 10 ounces ( 280 grams)

OPTIONS - ORDERING GUIDE ${ }^{4}$.

- AD2025

AC Power Inputs - No cost option
AD2025-117V ac
AD2025/E - 220V ac
$\mathrm{AD} 2025 / \mathrm{F}-100 \mathrm{~V}$ ac $\} \quad \pm 10 \%$
AD2025/H -240 V ac
Input Range Options - No cost option
AD2025 - $\pm 3.9999$ V Full Scale
AD2025/V - $\pm 39.999$ V Full Scale
Data Output Options - See pricing guide
AD2025 - Character serial data outputs
AD2025/B - Parallel BCD option
Display Lens Options ${ }^{5}$
Lens 7 - Red with ADI logo
Lens 8 - Red without ADI logo
Connector - -36 pin, $0.156^{\prime \prime}$ spacing, card edge connector, Viking 2VK18D/1-2 or equivalent. - Optional: Order AC2610.
AD2025/B option also requires a $30 \mathrm{pin}, 0.156^{\prime \prime}$ spacing, card edge connector, Viking 2VK15D/1-2 or equivalent. - Optional: Order AC1501.

- AD2028

Input Range Options - No cost option
AD2028 - $\pm 3.9999$ V Full Scale
AD2028/V - $\pm 39.999 V$ Full Scale
Data Output Options - See pricing guide
AD2028 - Character serial data outputs
AD2028/B - Parallel BCD option
Display Lens Options ${ }^{5}$
Lens 5 - Red with ADI logo
Lens 6 - Red without ADI logo
Connector - AC1501 (see above) or equivalent. AD2028/B option requires two each.
${ }^{\prime}$ Guaranteed at $+25^{\circ} \mathrm{C}$ and nominal power supply voltage.
${ }^{2}$ Guaranteed.
${ }^{3}$ For CMOS compatibility, 3.3 k pullup resistors to the +5 V output of the DPM are required.
${ }^{4}$ Only one AC Power Input and/or Input Range option may be specified. The " $B$ " option can be ordered with any combination of power and range options.
${ }^{5}$ If no lens is specified, Lens 5 or 7 is supplied as appropriate.
Specifications subject to change without notice.

## APPLYING THE AD2025 AND AD2028

## Wiring Connections

Figures 1 and 2 are wiring diagrams for AD2025 and AD2028 applications. The "limited differential" input uses a $100 \Omega$ resistor to isolate the analog input from the digital and power supply sections to prevent ground loop problems. The analog input must be connected between the "analog high" and "analog ground" inputs only, since in some applications there may be up to a $\pm 200 \mathrm{mV}$ CMV difference between analog and digital grounds.


Figure 1. AD2025 Wiring Interconnections


Figure 2. AD2029 Wiring Interconnections

## Polarity Indication

No direct polarity indication is provided on the AD2025 or AD2028 although both DPMs measure bipolar inputs. If indication of negative polarity is desired, the "polarity" output can be connected to the far left hand decimal point (DP . XXXXX) provided. When the polarity is negative, this decimal point will then be illuminated.

## Interfacing Data Outputs

The standard data outputs are in a bit parallel character serial format compatible to CMOS and LP Schottky logic systems. The BCD outputs are multiplexed, and a digit output is provided for each of the five digits of output. Thus, the four $B C D$ lines on the output at a given time are valid for the digit whose digit line is currently high. The bit parallel character serial data is valid when the DPM status line is low for a period of 150 ms between each conversion cycle. The overload line is latched output which is at logic " 1 ", whenever the input exceeds the full 40,000 count range. Optional parallel BCD outputs ("B" option) are available on a separate card which is internally connected to the DPM. The output data then is presented in a full parallel format and is latched. The parallel data is valid whenever the data ready output is high.
Pin connections for the " B " option are shown in the interconnection tables and a full timing diagram is shown in Figure 3.


Figure 3. AD2025/AD2028 Timing Diagram

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | Analog Ground | A | Analog High |
| 2 | $10^{1}$ Digit | B | $10^{\circ}$ Digit (LSD) |
| 3 | BCD 2 | C | $10^{2}$ Digit |
| 4 | $10^{3}$ Digit | D | BCD 4 |
| 5 | BCD 8 | E | BCD 1 |
| 6 | Mux Step ${ }^{1}$ | F | $10^{4}$ Digit (MSD) |
| 7 | +5 V dc (Out) | H | -25V dc (Out) |
| 8 | NC | J | NC |
| 9 | AC High | K | AC High |
| 10 | NC | L | NC |
| 11 | AC Return | M | AC Return |
| 12 | NC | N | NC |
| 13 | Digital Ground | P | Digital Ground |
| 14 | DP . XXXXX | R | Status |
| 15 | Polarity | S | Hold |
| 16 | Display Blank | T | DPX.XXXX |
| 17 | DPXXXX.X | U | DPXXXXXX |
| 18 | Overload | V | DPXXX.XX |

NOTE 1: BCD multiplexer clock pulse available for remote placement of BCD option.

## AD2025 - Signal and Pin Connections

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | Analog High | A | Analog Ground |
| 2 | $10^{\circ}$ Digit (LSD) | B | Mux Step ${ }^{1}$ |
| 3 | BCD 8 | C | BCD 1 |
| 4 | BCD 2 | D | BCD 4 |
| 5 | $10^{4}$ Digit (MSD) | E | $10^{1}$ Digit |
| 6 | $10^{3}$ Digit | F | $10^{2}$ Digit |
| 7 | NC | H | -25V dc (Out) |
| 8 | Power Ground | J | Digital Ground |
| 9 | +5V ( In ) | K | +5V (In) |
| 10 | NC | L | NC |
| 11 | Display Blank | M | DP. XXXXX |
| 12. | Hold | N | Polarity |
| 13 | Overload | P | Status |
| 14 | DPX.XXXX | R | DPXX.XXX |
| 15 | DPXXX.XX | S | DPXXXX.X |

## AD2028 - Signal and Pin Connections

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | +5V dc (in) | A | BCD 20,000 |
| 2 | BCD 1 (In) | B | BCD 8 ( ln ) |
| 3 | BCD 4 ( n ) | C | BCD 2 (ln) |
| 4 | BCD 2000 | D | BCD 4 |
| 5 | BCD 40 | E | BCD 80 |
| 6 | BCD 800 | F | BCD 8000 |
| 7 | BCD 100 | H | BCD 1000 |
| 8 | BCD 10,000 | J | BCD 200 |
| 9 | BCD 20 | K | BCD 2 |
| 10 | BCD 8 | L | BCD 10 |
| 11 | BCD 1 | M | BCD 4000 |
| 12 | BCD 400 | N | $10^{4}$ Digit (ln) |
| 13 | Data Ready | $\mathbf{P}$ | Status (In) |
| 14 | Polarity (In) | R | Mux Step (In) |
| 15 | Polarity (Out) | S | Digital Ground |

NOTES: 1) Overload output is on main DPM connector.
2) Pins marked "In" are made available for remote placement of BCD option card and are not normally used since all connections are internal.


PANEL CUTOUT: $3.930 \times 1.682(99.82 \times 42.72)$

Figure 4. AD2025 Mechanical Outline (Dimensions shown in inches and (mm))


PANEL CUTOUT: $3.175 \times 1.810(80.65 \times 45.97)$

Figure 5. AD2028 Mechanical Outline (Dimensions shown in inches and ( mm ))

## FEATURES

Third Generation $\mathbf{I}^{\mathbf{2}}$ L LSI Design
Either Line Powered or Logic Powered
Large $0.5 \mathbf{6}^{\prime \prime}$ Red Orange LEDs
Balanced Differential Input/Floating
1000V, CMV
Terminal Block Interface (ac Version)
High Reliability: $>\mathbf{2 5 0 , 0 0 0}$ Hour MTBF
Small Size and Weight
Low Cost

## GENERAL DESCRIPTION

The AD2026 is specifically designed to provide a digital alternative to analog panel meters. The AD2026 is available either logic powered ( +5 V dc ) or ac line powered. Most of the analog and digital circuitry is implemented on a single $I^{2} \mathrm{~L}$ LSI chip, the AD2020. Only 13 additional components are required to complete the $\mathrm{AD} 2026+5 \mathrm{~V}$ dc version. The entire dc version is mounted on a single $3^{\prime \prime} \times 15 / 8^{\prime \prime} \mathrm{PCB}$. AC line power is achieved with the addition of a second PCB containing the ac power transformer and power supply circuitry.
The AD2026, on both the ac line and logic powered versions, offers as a standard feature, $0.56^{\prime \prime}$ high LED Displays. Brightness is enhanced on both versions due to the Red Orange lens. In addition to the Red Orange lens, the AD2026 is also available with a dark red lens for applications where maximum brightness is not required and minimum backlighting is desired.
A unique patented case design utilizes molded-in fingers, both to capture the PCB in the case and to provide snap-in mounting of the DPM in a standard panel cutout. No mounting hardware of any kind is used. The de version occupies less than $1^{\prime \prime}$ of space behind the panel. The line powered version offers the same mounting features but occupies $21 / 2^{\prime \prime}$ of behind-panel space.

## EXCELLENT PERFORMANCE

The AD2026 offers the instrument designer digital accuracy, resolution and use of readout while occupying less space than its analog counterpart. Other features of analog meters such as reliability and instantaneous response are retained in the AD 2026.

The AD2026 measures and displays inputs from -99 mV to +999 mV , with an accuracy of $0.1 \%$ of reading $\pm 1$ digit. Zero shift is less than one bit over the full operating temperature range, resulting in the same performance as a DPM with auto zero. The balanced differential input of the de powered AD2026 rejects common mode voltages up to 200 mV , enough to eliminate most ground loop problems. The floating differential input inherent in the ac line powered version offers 1000 V of common mode voltage rejection.
*Covered by patent numbers: 4,092,698; 29,992; 3,872,466; and $3,887,863$.


Optional 10.0V full scale (F.S.) range is available on the ac line version that will accept inputs from -0.99 V to 9.99 V .

## WIRING CONNECTIONS

For Balanced Differential operation with the AD2026 dc version, connect input as shown in Figure 1. The common mode loop must provide a return path for the bias currents internal to the AD2026. The resistance of this path must be less than $100 \mathrm{k} \Omega$ and total common mode voltages must not exceed 200 mV .

For applications where attenuation is required, scaling resistors can be connected between pins 6 and 7 and between pins F and H. Pin 5 must be used as the High Analog Input when scaling resistors are used and pin 4 when they are not. Pin $E$ is the Analog Low Input.


Figure 1.
Connection to the ac line powered AD2026 is via the terminal strip on the rear. AC line power is connected to terminals 4 and 5 and the signal input is connected to terminal 1 (Analog HI ) and 2 (Analog Ground).

DISPLAY OUTPUT

- Light emitting diode, planar seven segment display readouts, $0.56^{\prime \prime}$ ( 14.6 mm ) high (orange)
- Overload Indication: EEE
- Negative Indication: -XX
- Negative Overload Indication: ---
- Decimal Points: three (3) selectable at input connector (dc version); internally on ac version
ANALOG INPUT
- Configuration: balanced differential input (de version) single ended isolated (ac version)
- Full Scale Range: -99 mV to +999 mV -0.99 V to $+9.99 \mathrm{~V}(10 \mathrm{~V}$ option on ac version)
- Automatic Polarity
- Input Impedance: $100 \mathrm{M} \Omega ; 100 \mathrm{k} \Omega$ ( 10 V option)
- Bias Current: 100nA
- Overvoltage Production: $\pm 15 \mathrm{~V}$ dc, sustained

ACCURACY

- $\pm 0.1 \% \pm 1$ digit $^{1}$
- Resolution: 1 mV or 10 mV
- Temperature Range ${ }^{2}$ : $-10^{\circ} \mathrm{C}$ to $+60^{\circ} \mathrm{C}$ operating; $-25^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ storage
- Temperature Coefficient: Gain: $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$

Zero: $10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ (essentially auto zero)

- Warm-Up Time to Rated Accuracy: Instantaneous
- Settling Time to Rated Accuracy: 0.3 second for full input voltage swing (dc version); 0.75 second for full input voltage swing (ac version)
COMMON MODE REJECTION ( $1 \mathrm{k} \Omega$ source imbalance, dc to 1 kHz )
- $50 \mathrm{~dB}, \pm 200 \mathrm{mV}$ common mode voltage (dc version)
- 116 dB ( 96 dB on 10 V range); 1000 V rms max CMV (ac version)

NORMAL MODE REJECTION

- 30 dB at $50-60 \mathrm{~Hz}$ (ac version)

CONVERSION RATE

- 4 conversions per second
- Hold and read on command (dc version only)

CONTROL INPUTS
Display Blanking/Display Power Input, (de version only): The display of the AD2026 can be blanked by removal of power to the display power input, with no effect on conversion circuitry. If external logic switching is used, the display requires 110 mA peak ( 85 mA average) when illuminated.
Hold (de version only): When the Hold input is at Logic " 0 ', grounded or open circuit, the AD2026 will convert at 4 conversions per second. If a voltage of 0.6 V to 2.4 V is applied to this input, the DPM will stop converting and hold the last reading. A $12 \mathrm{k} \Omega$ resistor in series with this input to +5 V will provide the proper voltage input. (Consult factory for "HOLD" on ac version.)
DECIMAL POINT

- To illuminate decimal points on de version, ground appropriate pin ( $\mathrm{A}, \mathrm{B}$ or 3 ).
- To illuminate decimal points on ac version, remove shroud and bridge appropriate solder pad (A, B or 3 ).

POWFR INPUT LOGIC POWER ${ }^{3}$

- Converter: $+5 \mathrm{~V} \pm 5 \%, 0.2$ watts typ; 0.33 watts max
- Display: $+5 \mathrm{~V} \pm 40 \%, 0.45$ watts typ; 0.75 watts max

POWER INPUT AC LINE POWER

- AC line, $50-60 \mathrm{~Hz}, 1.5$ watts

CALIBRATION ADJUSTMENTS

- Gain
- Zero
- Recommended recalibration interval: six months

SIZE ${ }^{4}$

- $3.43^{\prime \prime} \mathrm{W} \times 2.0$ " $\mathrm{H} \times 0.85^{\prime \prime} \mathrm{D}(87 \times 52 \times 22 \mathrm{~mm})$
- $0.88^{\prime \prime}(22 \mathrm{~mm})$ overall depth to rear of connector
- Panel cutout required: $3.175 \pm 0.015^{\prime \prime} \times 1.810 \pm 0.015^{\prime \prime}$ ( $80.65 \pm 0.38 \times 45.97 \pm 0.38 \mathrm{~mm}$ )


## WEIGHT

- 1.8 ounces ( 53 grams) (dc version)
- 7 ounces ( 198 grams) (ac version)

CONNECTIONS
A $10-\mathrm{pin}$ T\&B/Ansley $609-1000 \mathrm{M}$ with two feet of 10 conductor ribbon cable is available. Order AC2618 (dc version, only).
Conductor to pin A is color coded. Sequence of ribbon connections is A, 1, B, 2, C, 3, etc.

The AD2026 ac version is complete with terminal strip for easy interface.
ORDERING GUIDE

## AD2026

Power Input
$+5 \mathrm{~V} \mathrm{dc}$
90.129 V ac
198.264 V ac

Full Scale Input ${ }^{5}$
1V de Full Scale
10 V de Full Scale ${ }^{6}$
Lens ${ }^{5}$
Red Lens Red Orange Lens


NOTES:
${ }^{1}$ Guaranteed at $+25^{\circ} \mathrm{C}$ and nominal supply voltage.
${ }^{2}$ Guaranteed.
${ }^{3}$ When the same power supply is used to power both display and converter, $+5 \mathrm{~V}, \pm 5 \%$,
0.65 watts typical, 0.9 watts max is required.
"Dimensions for ac line powered version: $3.43^{\prime \prime} \mathrm{W} \times 2.0^{\prime \prime} \mathrm{H} \times 2.44^{\prime \prime} \mathrm{D}(87 \mathrm{~mm} \times 52 \mathrm{~mm} \times$ 63 mm )
${ }^{3}$ No Charge Options
${ }^{6} 10 \mathrm{~V}$ de full scale option is available on ac power only
Specifications subject to change without notice.

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


AC VERSION



PIN CONNECTIONS
AC VERSION


DC VERSION


## FEATURES

True rms Measurement dB Measurements<br>\section*{Bipolar dc Measurements}<br>High Accuracy/Wide Frequency Response<br>Full Floating Input Isolation<br>Parallel BCD Data Outputs<br>Five Input Ranges<br>31⁄2 Digits<br>Large 0.5" (13mm) LED Displays<br>Line Powered<br>Industry Standard Case Design

## APPLICATIONS

Accurate True rms Measurement of Complex ac or actdc Waveforms
Decibel Display of ac or ac +dc Inputs
For Use in Test Equipment, Power Controllers, Process Control Equipment and Analytical and Scientific Instruments

## GENERAL DESCRIPTION

The AD2033 is a $3^{1 / 2}$ digit, LED display, line-powered digital panel meter (DPM) that measures dc and ac input signals. The AD2033 measures either the true rms value of ac +dc signals or the dB value of the ac +dc inputs.
The input of the AD2033 is dc coupled and therefore accepts ac and/or dc inputs. The input can be ac coupled if it is desired to measure an ac signal riding on a constant dc voltage, as in measuring the ripple of a dc power supply.

## TRUE rms MEASUREMENTS

Unlike most ac meters which display rms but measure the rectified average of ac input signals, the AD2033 uses implicit computing techniques to derive the actual rms value of the ac signals. Thus, the accuracy of the AD2033 does not depend on input waveforms. Pulse trains, triangular pulses and SCR chopped sinewaves, even with high crest factors (ratio of peak to rms) and pure sinewaves, are all measured with high accuracy and no recalibration over a wide frequency range.

## dB MEASUREMENTS

dB measurements can be made with respect to internal or external references (including standard $1 \mathrm{~mW} / 600 \Omega$ used in audio measurements). In either case, internal or external, the measurements are made with regard to a voltage level from +5 mV to +5 V . With internal reference, the voltage can be adjusted via a built-in reference adjust pot. dB measurements can also be made against an arbitrary external

reference, either constant or slow varying. The external reference is applied to a pin on the top rear connector, and may be divided down from a higher reference voltage.

## FIVE INPUT RANGES

The AD2033 provides five separate inputs: 199.9 mV ; $1.999 \mathrm{~V} ; 19.99 \mathrm{~V} ; 199.9 \mathrm{~V}$ and 600 V rms Full Scale (FS). 1000 V rms FS input is available upon special request. When reading is dB , these input ranges are extended to $500 \mathrm{mV}, 5 \mathrm{~V}, 50 \mathrm{~V}, 500 \mathrm{~V}$ and 625 V rms.
Factory calibration provides excellent accuracies on all five ranges, but the standard unit is optimized for the 1.999 V rms FS range. Optimized calibration for the other ranges is also available. The floating opto-isolated analog input withstands common mode voltages up to 300 V rms, even with digital outputs and control lines connected. This not only facilitates making measurements in various electrical environments, but is essential in making current measurements which are rarely referenced directly to ground.

## SECOND GENERATION DPM DESIGN

The use of MOS/LSI (Metal Oxide Semiconductor/Large Scale Integration) integrated circuits in the AD2033 reduces the number of components, cuts power consumption and greatly increases reliability.

DISPLAY OUTPUT

- Light emitting diode (LED), seven segment display readouts, $0.5^{\prime \prime}$ ( 13 mm ) high for 3 data digits, $100 \%$ overrange and polarity indication. Overload indicated by flashing display.
- Decimal points (3) selectable at input connector.
- Display Blanking


## SIGNAL INPUT

- Type: Single ended, floating, de coupled
- Full Scale Ranges: MAX V rms INPUT

| Range | With rms Readout ${ }^{1}$ | With dB Readout |
| :---: | :---: | :---: |
| A | 199.9 mV | 500 mV |
| B | 1.999 V | 5 V |
| C | 19.99 V | 50 V |
| D | 199.9 V | 500 V |
| E | 600 V (See Note 2 ) | 625 V (See Note 2) |

- Voltage x Frequency Limit: $10^{7} \mathrm{~V} \mathrm{~Hz}$
- Input Impedance: $1 \mathrm{M} \Omega \| 10 \mathrm{pF}$ for all ranges except 200 mV ( $100 \mathrm{k} \Omega \|$ 10pF)
- Bias Current ${ }^{3}: \operatorname{lnA}$ on all ranges except 200 mV ( 10 nA )
- Overvoltage Protection: 625 V rms sustained on all ranges except 200 mV FS ( 120 V rms )
- Common Mode Voltage: 300 V rms max at 60 Hz
- Common Mode Rejection at 60 Hz :

| F.S. Input |  |
| :---: | :--- |
|  |  |
| B | 100 dB |
| C | 80 dB |
| D | 75 dB |
| E | 60 dB |
|  | 40 dB |

- Temperature Range: Operating 0 to $+50^{\circ} \mathrm{C}$; Storage $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Settling Time to Rated Accuracy: 2 seconds
- Provisions for external capacitor to extend low frequency response (reference applications section)
- Warm-Up Time: 20 minutes to rated accuracy


## CONVERSION RATE

- 5 conversions per second
- Hold and read on command


## CONTROL INPUTS

Display Blanking (TTL/DTL Compatible, 1 TTL Load) - Logic " 0 " or grounding blanks entire display except for decimal points; Logic " 1 " or open circuit for normal operation. Display blanking has no effect on output data. Display is valid immediately upon removal of blanking input.
Converter Hold (CMOS/TTL/DTL Compatible, 1 LPTTL Load) - Logic " 0 " or grounding causes DPM to cease conversions and display data from last conversion; Logic " 1 " or open circuit for normal operation. After "Converter Hold" is removed, one or two conversions are needed before reading and BCD data are valid.
Decimal Points (Not TTL Compatible) - Logic " 0 " or grounding illuminates desired decimal point. External drive circuitry must sink 25 mA peak at a $25 \%$ duty cycle, when decimal point is illuminated.
Data Hold (TTL/DTL Compatible, 1 TTL Load) - Logic " 0 " or grounding inhibits updating of latched parallel output data; Logic " 1 " or open circuit allows data to be updated after each DPM conversion. This input has no effect on the normal conversion of the DPM and its display.

## DATA OUTPUTS

Isolated Parallel BCD Outputs - 3 BCD digits, Overrange, Overload and Data Ready Outputs (TTL compatible, 4 TTL Loads). BCD Data Outputs are latched, positive true logic. Overload output is Logic " 0 " for inputs greater than full scale range, Logic " 1 " when other data outputs are valid. Polarity Output (TTL Compatible, 4 TTL Loads Latched) indicates positive polarity when high (Logic "1"). Digital Outputs are fully isolated from input circuitry; all logic levels are referenced to digital ground.
rms MEASUREMENTS

- Accuracy: See Table 1 (accuracy guaranteed)
- Inputs: 199 mV ; $1.999 \mathrm{~V} ; 19.99 \mathrm{~V}, 199.9 \mathrm{~V} ; 600 \mathrm{~V}$ rms FS
- Temperature Coefficient: See Table 1
- Frequency Response: See Table 1
- Resolution: $0.05 \%$ of FS ( $31 / 2$ digits)
- Crest Factor: $1 \%$ error at C.F. $=4$ at $1 / 2 \mathrm{FS}$
$4 \%$ error at C.F. $=9(\max )$ at $1 / 2 \mathrm{FS}$
$1 \%$ error at C.F. $=4$ at FS
dB MEASUREMENTS
- Accuracy: See Figure 3 (accuracy guaranteed)
- Readout Resolution: 0.1 dB
- Input: $500 \mathrm{mV} ; 5 \mathrm{~V} ; 50 \mathrm{~V} ; 500 \mathrm{~V} ; 625 \mathrm{~V}$ rms FS
- Temperature Coefficient: $\pm 0.01 \mathrm{~dB} /{ }^{\circ} \mathrm{C}$ typical
- Reference Voltage Span: +5 mV dc to +5 V de (internal adjustable or external)
- Signal Voltage Span: See Figure 3
- $\mathrm{V}_{\text {REF }}$ Input Resistance: $24.9 \mathrm{k} \Omega \pm 1 \%$
- $\mathrm{V}_{\text {REF }}$ Bias Current: 40 nA typical; $500 \mathrm{nA} \max$

BIPOLAR DC MEASUREMENTS

- Full Scale Input: $\pm 1.999 \mathrm{~V}$ dc (See AD2022 Data Sheet for complete information)


## POWER INPUT

- AC line $50-400 \mathrm{~Hz}$
- Power Consumption: 6.8 watts at 60 Hz

CALIBRATION ADJUSTMENTS

- Input Offset
- Zero Width
- Gain
- Internal (dB) Reference Adjust
- Recommended Calibration Interval: 6 months

SIZE

- $3.92^{\prime \prime} \mathrm{W} \times 1.67^{\prime \prime} \mathrm{H} \times 4.48^{\prime \prime} \mathrm{D}(100 \times 42 \times 114 \mathrm{~mm})$
- Panel Cutout: $3.924^{\prime \prime} \times 1.682^{\prime \prime}(99.8 \times 42.7 \mathrm{~mm})$

WEIGHT

- 17 ounces ( 485 grams)

OPTIONS

- AC Power Inputs (no cost option) ( $50-400 \mathrm{~Hz}$ ) $\mathrm{AD} 2033-117 \mathrm{~V}$ ac AD2033/E - 220V ac $\mathrm{AD} 2033 / \mathrm{F}-100 \mathrm{~V}$ ac ${ }^{2} \quad \pm 10 \%$ AD2033/H -240 Vac
- Display Lens Options ${ }^{4}$ Lens 7 - Red with ADI Logo Lens 8 - Red without ADI Logo
- AD2033 Converter Card Connector P1 30 pin, $0.156^{\prime \prime}$ spacing card edge connector, Viking 2VK150/1-2 Optional: Order AC1501
- AD2033 rms/dB Card Connector P2 36 pin, $0.156^{\prime \prime}$ spacing card edge connector, Viking 2VK18D/1-2 Optional: Order AC2610

[^31]| Range | 199.9 mV rms | 1.999 V rms | 19.99 V rms | 199.9 V rms | 600 V rms |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Accuracy | $\pm 1.2 \%$ RDG | $\pm 0.1 \%$ RDG | $\pm 0.3 \%$ RDG | $\pm 0.3 \%$ RDG | $\pm 1.2 \%$ RDG |
| DC or 30 Hz to | $\pm 0.05 \% \mathrm{FS}$ | $\pm 0.05 \%$ FS | $\pm 0.05 \% \mathrm{FS}$ | $\pm 0.05 \%$ FS | $\pm 0.05 \%$ FS |
| 3 kHz Sinewave | $\pm 1$ digit | $\pm 1$ digit | $\pm 1$ digit | $\pm 1$ digit' | $\pm 1$ digit |
| Temperature Coefficient: |  |  |  |  |  |
| Zero | $\pm 20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | $\pm 60 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | $\pm 0.6 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ | $\pm 6 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ | $\pm 60 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Gain | $\pm 75 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $\pm 75 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $\pm 75 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $\pm 75 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $\pm 75 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Frequency Response: (Sinewave Input) |  |  |  |  |  |
| $\pm 1 \%$ RDG $\pm 0.05 \%$ FS <br> $\pm 1$ digit (max error) | 30 Hz to 10 kHz | 30 Hz to 10 kHz | 30 Hz to 10 kHz | 30 Hz to 10 kHz | 30 Hz to 5 kHz |
| 3 dB (max error) | 30 Hz to 100 kHz | 30 Hz to 100 kHz | 30 Hz to 100 kHz | 30 Hz to 100 kHz | 30 Hz to 30 kHz |

Table 1. AD2033 rms Specifications

## APPLYING THE AD2033

## Description Of Operation

The timing and block diagrams are shown in Figures 1 and 2 respectively. The input pin for all ranges except range $A$ is Pin K. Range A input connects to Pin E. The input signal is fed into a buffer amplifier. Range selection is made by connecting the appropriate feedback resistor. The Bias Current Compensate (Pin B), for stabilization of bias current over extended temperatures, should be tied to ground on all


Figure 1. AD2033 Timing Diagram
ranges except Range $B$. The output of the buffer amplifier drives a True rms to de converter that combines logarithmic and implicit computing techniques to achieve low overall error and a wide dynamic range, as in the equation:

$$
\mathrm{V}_{\mathrm{rms}} I=\sqrt{\frac{1}{\mathrm{~T}} \int_{\mathrm{O}}^{\mathrm{T}}\left(\mathrm{~V}_{\mathrm{IN}}\right)^{2} \mathrm{dt}}
$$

For True rms readout, the above is used as the A/D input. It also drives the log ratio circuitry which develops a dB output relative to either internal or external reference voltage. For dD readout, the $\log$ ratio output feeds the $\mathrm{A} / \mathrm{D}$ input.
The A/D conversion is performed via a special technique ("Charge Balancing") that requires interaction between analog and digital processing. The analog processor provides buffering, integration, autozeroing and comparison functions. The digital processor contains control, counting, storage and data multiplexing functions. As can be seen from the block diagram, the two processors are opto and pulse transformer isolated. This isolation increases DPM tolerance to front end noise and high common mode voltage. The output of the digital processor drives the display via a seven segment decoder driver and is also available via the parallel BCD data storage.

## True rms Measurements

A typical setup for measuring 1.999 V rms FS (Range B) can be accomplished by linking Feedback Range Select (Pin A) to Feedback (Pin F). Connect 1.999V source between Input (Pin K) and Ground (Pins 1-6). Then connect rms/dc fashion in setting up for all other ranges except when using


Figure 2. AD2033 Block Diagram
the 199.9 mV rms FS range where Pin K must be grounded and the input must go to Pin E. The Bias Current Compensate (Pin B) must be connected to Ground on all ranges except the 1.999 V rms FS.

## dB Measurements

As shown in Figure 3, dB readout for a particular $\mathrm{V}_{\text {SIG }}$ can be varied by controlling $\mathrm{V}_{\text {REF }}$, either via the Internal Reference Adjust or by control of an external reference (which can can be divided down from a higher voltage).


NOTE: FIGURE 3 IS SET UP FOR ABSOLUTE VOLTAGES ON THE SV SCALE. 2OdB CORRECTION PER DECADE WOULD BE NEEDED IF VREF REMAINS ABSOLUTE ON OTHER RANGES.

CAUTION: THERE IS NO INPUT OVERLOAD INDICATION IN dB MODE.
Figure 3. dB Readout as a Function of VSIG and VREF
Adjustment of the dB range can also be accomplished by selecting the proper $\mathrm{V}_{\text {SIG }}$ input range and $\mathrm{V}_{\text {REF }}$. The 60 dB readout range can be offset anywhere within the total meter range of +60 dB to -60 dB .
Examples: 1. $\mathrm{V}_{\mathrm{SIG}}=50 \mathrm{~V} \mathrm{rms}$ on the 50 V rms range with $V_{\text {REF }}=5 \mathrm{~V} . \mathrm{dB}$ readout $=0.00 \mathrm{~dB}$ and the full dB readout range is 0.00 dB to -60 dB . 2. $\mathrm{V}_{\mathrm{SIG}}=50 \mathrm{~V}$ rms on the 500 V rms range with $\mathrm{V}_{\mathrm{REF}}=0.5 \mathrm{~V} . \mathrm{dB}$ readout $=0.00 \mathrm{~dB}$ and the full dB readout range is +20 dB to -40 dB .

To set up for a full scale of 500 mV input range, link Feedback Range Select (Pin A) to Feedback (Pin F). Connect source between 200mV Input (Pin E) and Ground (Pins 1-6). Connect dB Reference In (Pin U) to dB Reference Out (Pin 17) for use of internal reference and then link dB Output (Pin V) to A/D Input (Pin 18). To use external reference, connect source between dB Reference In (Pin U) and Analog Ground (Pins 1-6). Since the input pin for this range is Pin E, the Input Pin (Pin K) for all other ranges must be grounded and the Bias Current Compensate must be linked to Ground (Pins 1-6) on all ranges except the 1.999 V rms FS Range. Set up in similar fashion on other ranges.

## Bipolar dc Measurements

By bypassing the rms/dB front end, it is possible to use the AD2033 to measure and display a bipolar dc value on the 1.999 V FS. The input pin for this measurement would be the A/D Input Pin (Pin 18 of P 2 ). Connect low side to Ground (Pins 1-6). A shunt capacitor ( $0.047 \mu \mathrm{~F}$ ) at the $\mathrm{A} / \mathrm{D}$ Input is needed to limit input impedance.

## Ac Coupling Input of AD2033

For measurements of ac voltages superimposed upon de )C voltage, put the following dc blocking capacitors at DPM 'M input:

$$
\begin{array}{lc}
\text { Range } & \text { Capacitor (Rated Accuracy at } 45 \mathrm{~Hz} \text { ) } \\
200 \mathrm{mV} & 1 \mu \mathrm{~F} \\
\text { All Others } & 0.1 \mu \mathrm{~F}
\end{array}
$$

## Measurement of Very Low Frequencies

If the input signal to be measured has a frequency of de to about 30 Hz , the AD2033 will "track" the input signal and
the constantly changing readout may be difficult to read. To extend the low frequency response of the AD2033, two pins are provided at the connector of $\mathbf{P} 2$ to allow an external capacitor to be attached. Table 2 will aid in choosing the proper value of averaging capacitance.

| Frequency | Averaging <br> Capacitor <br> Value | Settling Time to <br> Rated Accuracy |
| :---: | :---: | :---: |
| 25 Hz | $15 \mu \mathrm{~F}$ | 6 Seconds <br> 30 Seconds |
| 10 Hz | $100 \mu \mathrm{~F}$ | 30 |

## Table 2. External Capacitor Selection

## Interfacing Data Outputs - Parallel BCD

The AD2033 has data outputs in a full parallel BCD format. The output data is latched and is valid except for a 2 ms period at the end of conversion, when the "Data Ready" output is high (See Figure 1). As described above, the "Data Hold" input can be used to inhibit updating of the parallel data outputs without affecting DPM conversions or the DPM display.

## Extended True rms ac Range Measurements

Although the full scale display range of the AD2033 is 1999 counts, and the display flashes to indicate overrange beyond this point, measurements are actually made up to approximately 3000 counts. Since it is impossible to display " 2 " in the most significant digit of the AD2033, overrange from 2000 to 2999 counts produces a flashing display of the 3 least significant digits only (a reading of 2.300 mV displays as " 300 " flashing). Overrange beyond 2999 counts is indicated by a constant number flashing. Thus, one can use the extra range measurements as a guide to reducing the input to the normal range. The parallel BCD outputs of the
AD2033 beyond 1999 counts go to Logic " 0 " on all BCD lines, as does the Overioad Output.


Figure 4. AD2033 Connector P1


Figure 5. AD2033 Connector P2

## FEATURES

Automatic/Manual Scan of 6 Thermocouples (TCs) External Channel Selection by BCD Code
$J$, K, or T Thermocouple
${ }^{\circ} \mathrm{C}$ or ${ }^{\circ} \mathrm{F}$ Readout
Self-Contained Linearization
Isolated Analog Input
Parallel BCD Output
$1^{\circ}$ Resolution, 0.1 ${ }^{\circ}$ Optional
AC Line or dc Powered
+5 V dc at 10 mA for External Logic

## APPLICATIONS

Multi-Point Temperature Measurements for Remote Data Acquisition and Data Logging
Temperature Monitoring in Design, Laboratory, Manufacturing and Quality Control

## GENERAL DESCRIPTION

The AD2036 is a low cost $31 / 2$ digit, ac line or dc powered digital readout temperature meter. Inputs for six thermocouples of identical types, either J, K, or T and calibrated temperature ranges in ${ }^{\circ} \mathrm{C}$ or ${ }^{\circ} \mathrm{F}$, make up a total of six available models. Cycling on an internal clock, the AD2036 can continually scan 6 input channels. Individual channels can be manually selected via a small switch on the front. Channel selection can also be made via an external BCD input at the rear connector. A separate channel select output identifies the selected channel independent of selection mode. The channel select output together with the BCD Output provides complete information for automatic data collection. The Isolated Parallel BCD Output provides an easy interface to conventional recording and controlling instruments. For applications where there are high common mode voltages (CMV) present, the AD2036 has as a standard feature a floating opto isolated analog front end that will withstand CMV's up to 250 V rms.
The AD2036 displays readings on large $0.5^{\prime \prime}$ ( 13 mm ) high LED displays. Both ( + ) and ( - ) polarities are indicated. Controls are provided for blanking the display.

## AUTO/SCAN

The AD2036, while in the Auto/Scan mode, will permit unattended scanning of all six input channels. The rate of the channel select is 3.2 seconds, 1.6 seconds or 0.8 seconds. The AD2036 can be used as a stand-alone instrument and with

the Scan input held high will continually scan six channels. When the Scan input is brought low the AD2036 will continue to cycle and stop at channel 0 . When used with a printer the channel select number in addition to the converted BCD value can be recorded.

## MANUAL CHANNEL SELECTION

A switch on the front enables the user to manually select an individual thermocouple. As in the Auto/Scan mode, the BCD Output of the selected channel and the channel number are available. Selection of an individual TC channel automatically disables Scan and external channel selection is overridden. The Mode Output pin indicates when the switch is in this condition. On special order, meters can be supplied with card edge control for disabling the switch.

## EXTERNAL CHANNEL SELECTION

For remote control of channel selection the AD2036 provides an input for an external BCD code selection. This feature enables external $B C D$ switch, automatic microprocessor or computer control.

## STANDARD PACKAGING

The AD2036 is packaged in Analog Devices' ac line powered DPM case which uses the same panel cutout as most other ac line powered DPM's from other manufacturers. In addition, the pin connections for the AD2036 converter board are the same as for the AD2022, AD2009, AD2016 and DPM's available from several other manufacturers.

TYPES OF THERMOCOUPLE (TCs): J, K, or T
ACCURACY ${ }^{1}$

| ${ }^{\circ} \mathrm{C}$ |  | Error <br> $\pm 1 / 2 S B$ | ${ }^{\circ} \mathrm{F}$ |  | Error <br> $\pm y / 2 L S B$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| J | -60 to 0 | $\pm 1.4$ | J | -76 to 32 | $\pm 2.5$ |
|  | 0 to 500 | $\pm 1.4$ |  | 32 to 932 | $\pm 2.5$ |
|  | 500 to 760 | $\pm 2.2$ |  | 932 to 1400 | $\pm 4.0$ |
| K | -60 to 0 | $\pm 1.4$ | K | -76 to 32 | $\pm 2.5$ |
|  | 0 to 150 | $\pm 1.4$ |  | 32 to 302 | $\pm 2.5$ |
|  | 150 to 1350 | $\pm 2.6$ |  | 302 to 2000 | $\pm 4.7$ |
|  |  |  |  |  |  |
| T | -100 to 0 | $\pm 1.3$ | T | -148 to 32 | $\pm 2.3$ |
|  | 0 to 250 | $\pm 1.5$ |  | 32 to 450 | $\pm 2.7$ |
|  | 250 to 400 | $\pm 2.0$ |  | 450 to 752 | $\pm 3.6$ |

## DISPLAY OUTPUT

- Light emirting diode (LED), seven segment display readouts, $0.5^{n}$ ( 13 mm ) high for 3 data digits, $100 \%$ overrange and polarity indication. Overload $>1999$ indicated by flashing display, polarity remains valid. There is no overload indication for out of range readings.
- Decimal points (3) selectable at input connector.
- Display Blanking


## SIGNAL INPUT

- Input Impedance: $100 \mathrm{M} \Omega$
- Bias Current: $10 n A$
- Overvoltage Protection Between Channels: $\pm 18 \mathrm{~V}$ peak max
- Common Mode Voltage: $\pm 350 \mathrm{~V}$ peak max
- CMV Between Channels: $\pm 6 \mathrm{~V}$ peak max
- Temperature Coefficient: Span: +temp, 100ppm;-temp, 120ppm Zero: 0.03 degrees/degree $C$ or $F$
- Settling Time to Rated Accuracy: 2.0 seconds (full span step input)
- Normal Mode Rejection: 60 dB at $50-400 \mathrm{~Hz}$
- Common Mode Rejection: 120 dB @ 250 V rms max CMV (Between TC's and digital gnd), $\mathrm{dv}_{\mathrm{cm}} / \mathrm{dt}<10^{6} \mathrm{~V} / \mathrm{sec}, 250 \Omega \mathrm{imb}$ alance
CONVERSION RATE
- 5 conversions per second
- Hold and read on command

CONTROL INPUTS
Display Blanking (TTL Compatible, 3 LSTTL Load) - Logic " 0 " or grounding blanks entire display except for decimal points; Logic " 1 " or open circuit for normal operation. Display blanking has no effect on output data. Display is valid immediately upon removal of blanking input.
Converter Hold (CMOS, TTL Compatible, 1 LSTTL Load) - Logic " 0 " or grounding causes DPM to cease conversions and display data from last conversion; Logic "1" or open circuit for normal operation. After "Converter Hold" is removed, one or two conversions are needed before reading and $B C D$ are valid.
Decimal Points (Not TTL Compatible) - Logic " 0 " or grounding illuminates desired decimal point. External drive circuitry must $\operatorname{sink} 35 \mathrm{~mA}$ peak at a $\mathbf{2 5 \%}$ duty cycle, when decimal point is illuminated.
Data Hold (TTL Compatible, 1 TTL Load) - Logic "0" or grounding inhibits updating of latched parallel output data of AD2036. Logic " 1 " or open circuit allows data to be updated after each DPM conversion. This input has no effect on the normal conversion of the DPM and its display.
Scanner Enable (CMOS/TTL Compatible 1 LSTTL Load) - Logic " 1 " will enable Scanner to control the channel selection. External channel input BCD lines can remain connected. A Logic " 0 " enables external channel selection.
Scan ( $\overline{\operatorname{Scan}}$ ) (CMOS/TTL Compatible, 1 LSTTLL Load) - A Logic " 1 " (" 0 ") for $<4$ seconds will initiate a scan of six channels. To use Scan input, the Scan input must be a Logic " 0 ". Both inputs have debounce circuitry. A momentary scan pulse while in the switch or external selection mode will initiate a sequence of six readings of the channel that is addressed then stop.
Channel BCD Input (CMOS/TTL Compatible 1 LSTTL Load) - Logic " 0 " on Scanner Enable will allow use of external control. All other control inputs remain the same.
Channel Increment (CMOS/TTL Compatible 1 LSTTL Load) - Positive going edge will initiate sequence to the next channel.

Spare Inverter Input (CMOS, TTL Compatible 1 LSTTL Load) - Spare inverter supplied for customer convenience.

## DATA OUTPUTS

Isolated Parallel BCD Outputs-3 BCD digits, Overrange, Overload and Data Ready Outputs (TTL Compatible, 4 TTL Loads). BCD data outputs are latched positive true logic. Overrange Output is Logic " 1 " for data display greater than 999 . Overload Output is Logic " 0 " for inputs greater than full scale range, Logic " 1 " when other data outputs are valid. Polarity Output (TTL Compatible, 4 TTL Loads latched) indicates positive polarity when high (Logic " 1 "). Digital outputs are fully isolated from input circuitry; all logic levels are referenced to digital ground.

Channel BCD Outputs (CMOS/TTL Compatible 2 TTL Loads) - BCD Channel number data outputs are positive true.
Mode Output (CMOS/TTL Compatible 2 TTL Loads) - Logic " 1 " indicates channel selection is by switch. Logic " 0 " indicates selection is by scanner or external control, useful in microcomputer interface.
Data Ready (Data Ready) (CMOS/TTL Compatible 2 TTL Loads) - Logic " 1 " (" 0 ") indicates data from Temperature Card is ready. Data remains valid until next clock pulse ( 198 ms ).
Spare Inverter Output (CMOS/TTL Compatible 2 TTL Loads) - Spare inverter supplied for customer convenience.
Clock OUT (CMOS. TTL Compatible, 2 TTL Loads) - Indicates E.O.C. When Clock pulse is high latches are being updated, data is invalid. Data is valid on negative going edge. Clock OUT pulse is disabled when DATA HOLD line is low.
Analog Output - Nonlinear Error $\pm 0.5 \% \pm 1 \mathrm{mV}$
$V_{\text {OUT }},{ }^{\circ} \mathrm{C}=\left(1.784 \mathrm{mV} /{ }^{\circ} \mathrm{C}\right)$ Temperature
$V_{\text {OUT, }}{ }^{\circ}{ }^{\circ} \mathrm{F}=\left(0.991 \mathrm{mV} /{ }^{\circ} \mathrm{F}\right)(\mathrm{T}-32)$
TEMPERATURE RANGE ${ }^{2}$

- 0 to $+50^{\circ} \mathrm{C}$ Operating
- $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Storage

POWER OUTPUT

- +5 V dc © 10 mA

POWER INPUT

- AC line $50-400 \mathrm{~Hz}$, See Voltage Options below
- Power Consumption-5.8W © $50-400 \mathrm{~Hz}$
- $12 \mathrm{~V} \mathrm{dc}+20 \%-10 \%, 4.8 \mathrm{~W}$
- $5 \mathrm{Vdc} \pm 5 \%, 4 \mathrm{~W}$

CALIBRATION ADJUSTMENTS

- Span
- Zero
- Recommended Recalibration Interval: six months

SIZE

- $3.92^{\prime \prime} \times 1.67^{\prime \prime} \mathrm{H} \times 5.80^{\prime \prime} \mathrm{D}(100 \times 42 \times 147 \mathrm{~mm}$ )
- Panel cutout $3.930^{\prime \prime} \times 1.682^{\prime \prime}(99.8 \times 42.7 \mathrm{~mm})$

WEIGHT

- 1.25 pounds ( 0.568 kg )

DISPLAY LENS ${ }^{4}$
Lens 22-1: Red, ${ }^{\circ} \mathrm{C}$ with ADI Logo
Lens 22-2: Red, ${ }^{\circ}$ F with ADI Logo
Lens 23-1: Red, ${ }^{\circ} \mathrm{C}$ without ADI Logo
Lens 23-2: Red, ${ }^{\circ} \mathrm{F}$ without ADI Logo
CONNECTORS(2)
2 each, 30 pin, 0.156 " spacing card edge connector
Viking $2 \mathrm{VK} 15 \mathrm{D} / 1-2$ or equivalent.
Optional: Order AC1501.


NOTES
NOTES
${ }^{1}$ For $0.1^{\circ}$ resolution accuracy remains the same. Range is limited to
$200.0^{\circ}$.
'Guaranteed
'Only one option may be specified.
${ }^{4}$ Lens 22 is supplied if no lens option is specified. 6 Channel Scanning Digital Voltmeter/ Thermometer

## FEATURES

Automatic Scan of 6 Channel Inputs Manual Selection of Individual Channel External Channel Selection by BCD Code $\pm 199.9 \mathrm{mV}$ or $\pm 1.999 \mathrm{~V}$ dc Full Scale Range Isolated Analog Input
Parallel BCD Output
Accessible Gain Points for Implementation of Selectable Gain, to 6V dc F.S.

## $\pm 12 \mathrm{~V}$ dc and +5 V dc for External Use

AD2038: High Accuracy Temperature Measurements Used with AD590/AC2626 Transducer/Probe $0.1^{\circ}$ Resolution; 6 Channels $-55.0^{\circ} \mathrm{C}$ to $+150.0^{\circ} \mathrm{C}\left(-67.0^{\circ} \mathrm{F}\right.$ to $\left.+199.9^{\circ} \mathrm{F}\right)$


## APPLICATIONS

AD2037: Multi-point Measurements for Data Acquisition, Logging and Control
Data Processing from: Pressure and Flow Transducers; RTD and Thermistor Transducers; AD590 Temperature Transducers; LVDT and Level Transducers; Voltage and Current Sources.
AD2038: Temperature Monitoring in Laboratory, Manufacturing, and Quality Control

## AD2037 GENERAL DESCRIPTION

The AD2037 is a low-cost $31 / 2$ digit, ac line powered, 6 channel digital scanning voltmeter designed to interface to printers, computers, serial data transmitters, telephone lines, etc., for display, control, logging or transmission of multichannel analog data. With appropriate external signal conditioning on each channel, the AD2037 becomes a versatile building block for a broad range of data acquisition, data logging, or control applications.
Channel selection is made via three methods: manual, using the switch provided on the front; Auto/Scan, where the AD2037 cycling on an internal clock can continually scan the 6 input channels; or External selection, where control inputs provided on the rear connector enables channel selection via external BCD code.
A separate channel select output identifies the selected channel independent of selection mode. The channel select output together with converted BCD output provides complete information for automatic data collection. For applications where there are high common mode voltages (CMV) present, the AD2037 has as a standard feature, a floating opto isolated analog front end that will withstand CMV's up to 250 V rms. The $\pm 199.9 \mathrm{mV}$ full scale range or $\pm 1.999 \mathrm{~V}$ dc full scale range are user selectable via a jumper on the rear connector. Other full scale ranges, to 6 V dc, are programmable, via one (1) external resistor.

## AD2038 GENERAL DESCRIPTION

The AD2038 is a dedicated 6 channel digital scanning thermometer. Based on the AD2037 and designed to be used in conjunction with Analog Devices' AD590 Temperature Transducer or Analog Devices' AC2626 Temperature Probe, the AD2038 retains all of the input/output features of the AD2037 as well-as the channel selection methods.
The AD2038 and AD590/AC2626 will measure and display temperatures to $\pm 1.3^{\circ} \mathrm{C}$ accuracy over the temperature range of $-55.0^{\circ} \mathrm{C}$ to $+150.0^{\circ} \mathrm{C}\left(-67.0^{\circ} \mathrm{F}\right.$ to $\left.200.0^{\circ} \mathrm{F}\right)$, over limited temperature ranges around a calibration point, accuracies approach a few tenths of a degree.

The AD590 is a laser trimmed, two terminal IC Temperature Sensor. Its output is a current ( $1 \mu \mathrm{~A}$ per ${ }^{\circ} \mathrm{K}$ ) linearly proportional to absolute temperature thus eliminating the need for linearization and cold junction compensation.
Due to the AD590's high impedance current output, it is insensitive to voltage drops over long lines thus enabling remote monitoring with no need for costly transmitters or special wire.
For normal applications the AD590J can be used and calibrated at a single temperature point. Where better linearity or sensor interchangeability is needed, the " $K$ " and " $L$ " versions are available. All versions are available to MIL-STD-883A Class B processing. In addition, the AC2626 (an AD590JF mounted in a $3 / 16$ inch diameter, by 6 inch long stainless steel probe) is available. The probe is supplied with 3 feet of wire for easy interface to the AD2038.

DISPLAY OUTPUT

- Light emitting diode (LED), seven segment display readouts, $0.5^{\prime \prime}(13 \mathrm{~mm})$ high for 3 data digits, $100 \%$ overrange and polarity indication. Overload indicated by flashing display, polarity remains valid. There is no indication of out of sensor range on AD2038.
- Decimal Points (3) Selectable at Input Connector
- Display Blanking
- Sensor Disconnect Indication same as overload.

ANALOG INPUT

- Opto/Transformer Isolated
- Configuration: Differential, isolated
- $\pm 1.999 \mathrm{~V}$ dc and $\pm 199.9 \mathrm{mV}$ dc Full Scale Range
- Full Scale Range Programmable to 6 V dc
- Input Impedance: $250 \mathrm{M} \Omega$
- Bias Current: 1.5 nA
- Overvoltage Prorection: (Continuous Without Damage) Normal Mode: $\pm 30 \mathrm{~V}$ pk Channel to Channel: $\pm 30 \mathrm{~V}$ pk
ACCURACY
AD2037
- $\pm 0.05 \%$ Reading $\pm 1$ digit $^{d}$
- Resolution: Programmable
- Temperature Range: 0 to $+50^{\circ} \mathrm{C}$ operating; $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ storage
- Temperature Coefficient: Gain: $50 \mathrm{ppm} f^{\circ} \mathrm{C}$
- Warm-up Time to Rated Accuracy: Less than 5 minutes
- Settling Time to Rated Accuracy: 0.6 seconds ( - full scale to + full scale)
- Max Voltage Between Channels: $\pm 199.9 \mathrm{mV}$ FS; $\pm 6.1 \mathrm{~V}$ pk
$\pm 1.999 \mathrm{VFS}_{\mathrm{i}} \pm 2.5 \mathrm{~V} \mathrm{pk}$
ACCURACY
AD2038
- Resolution $0.1^{\circ}$
- Range $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$-67^{\circ} \mathrm{F} t 0+200^{\circ} \mathrm{F}$
- Accuracy: $\left( \pm 0.1^{\circ} \text { digitizing efror }\right)^{2}$

Sensor calibrated at $+25^{\circ} \mathrm{C}$ (over range) Uncalibrated Error at $+25^{\circ} \mathrm{C}$ Uncalibrated Error (over range) Nonlinearity (over range)
Temperature Coefficient: Span: $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
Offset: 0.01 degrees/degree
NORMAL MODE REJECTION

- 50 dB at $50-60 \mathrm{~Hz}$ (Additional capacitor filtering may be added between pins $A$ and 4 with degradation of response time)
COMMON MODE REJECTION
- Floated on Power Supply: 120 dB at 250 V rms max CMV, $\mathrm{dV} \mathrm{cm}^{\mathrm{cm}} / \mathrm{dt} 10^{6} \mathrm{~V} / \mathrm{sec} \max , 1 \mathrm{k} \Omega$ Imbalance

CONVERSION RATE

- 5 Conversion/sec
- Hold and Read on Command


## POWER INPUT

- AC Line 50.400 Hz , see Voltage Options Below
- Power Consumption - 5.8 W © $\mathbf{5 0 - 4 0 0 \mathrm { Hz }}$

ANALOG OUTPUTS

- $\pm 12 \mathrm{~V}$ de $\pm 10 \%$ (8) 10 mA (Referenced to Isolation Analog Grd.)
- +5V dc $\pm 5 \%$ @ 20 mA
- Reference Voltage $+6.4 \mathrm{~V} \pm 1 \%$ (Referred to Analog Grd.) $25 \mathrm{ppm} /^{\circ} \mathrm{C}$ @ $50 \mu \mathrm{~A}$ max output

DATA OUTPUTS
Isolated Parallel BCD Outputs - 3 BCD digits, overrange, overload outputs (TTL Compatible, 4 TTL Loads). BCD data outputs are latched positive true logie. Overrange output is Logic " 1 " for data display greater than 999 . Overload output is Logic " 0 " for inputs greater than full scale range, Logic " 1 " when other datz outputs are valid. Polarity output (TTL compatible, 4 TTL Loads latched) indicates positive polarity when high (Logic " 1 "). Digital outputs are fully isolated from input circuitry; all Logic levels reference to digital ground.
Channel Address Outputs (CMOS/TTL Compatible 2 TTL Loads) - BCD Channel number data outputs are positive true.
Mode Output (CMOS/TTL Compatible 2 TTL Loads) - Logic " 1 " indicates channel selection is by switch. L.ogic " 0 " indicates selection is by scanner or external control, useful in Microcomputer Interface. Data Ready (Data Ready) CMOS/TTL Compatibie 2 TTL Loads) - Logic " 1 " (" 0 ") indicates data from Scan Card is ready. Data remains valid until next clock pulse.
Spare Inverter Output (CMOS/TTL Compatible 2 TTL Loads) - Spare inverter supplied for customer convenience.
Clock Out (CMOS/TTL Compatible, 2 TTL Loads) - Indicates EOC. When clock pulse is high, latches are being updated, data is invalid. Data is valid on negative going edge for 198 ms . Clock Out pulse is disabled when Data Hold line is low.
ANALOG OUTPUT ( $\mathbf{P} 2 \mathbf{P i n} \mathbf{A}$ ): 1 mA max output
AD2037: $\mathrm{V}_{\mathrm{O}}=K \mathrm{~V}_{\mathrm{IN}}$
Where $K$ is gain of programmable input amplifier. ( $K=1$ for 1.999 V F.S. and $K=10$ for
199.9 mV )

AD2038: $\mathrm{V}_{\mathrm{O}}=\left(18.95 \mathrm{mV} /{ }^{\circ} \mathrm{C}\right) \mathrm{T}$ for $\mathrm{T}={ }^{\circ} \mathrm{C}$
$V_{\mathrm{O}}=\left(10.53 \mathrm{mV} /^{\circ} \mathrm{F}\right)(\mathrm{T}-32)$ for $\mathrm{T}={ }^{\circ} \mathrm{F}$
error $= \pm 6 \mathrm{mV}$

## Notes:

'Guaranteed at 200 mV full scale at $+25^{\circ} \mathrm{C}$ and nominal power supply.
${ }^{2}$ Overall accuracy of meter plus sensor over entire sensor range (guaranteed mux) Meter
is factory calibrated for ideal sensor.
${ }^{3}$ Lens 22 (AD2038) Lens 28 (AD2037) supplied if no lens option is specificed.
Only one option may be specified.
Specifications subject to change without notice.

CONTROL INPUTS
Display Blanking (TTL Compatible, $\mathbf{3}$ LSTTL Load) - Logic " 0 " or grounding blanks entire display except for decimal points; Logic " 1 " or open circuit for normal operation. Display blanking has no effect on output data. Display is valid immediately upon removal of blanking input.
Converter Hold (CMOS/TTL Compatible, 1 LSTTL Load) - Logic " 0 " or grounding causes DPM to cease conversions and display data from last conversion; Logic " 1 " or open circuit for normal operation. After "Converter Hold" is removed, one or two conversions are needed before reading and BCD are valid.
Decimal Points (Not TTL Compatible) - Logic " 0 " or grounding illuminates desired decimal point. Externa! drive circuitry must sink 35 mA peak at a $25 \%$ duty cycle, when decimal point is illuminated.
Data Hold (TTL Compatible, 1 TTL Load) - Logic " 0 " inhibits updating of latched parallel output data.
Logic " 1 " or open circuit allows data to be updated after each DPM conversion. This input has no
effect on normal conversion of the DPM and its display.
Scanner Enable (CMOS/TTL Compatible 1 LSTTL Load) - Logic " 1 " will enable Scanner to control the channel selection. External channel input BCD lines can remain connected. A Logic "0" enables extermal channel selection.
Scan (Scan) (CMOS/TTL Compatible; 1 LSTTL Load) - A Logic " 1 " (" 0 ") for $<4$ seconds will initiate a scan of six channels. To use Scan input, the Scan input must be a Logic " 0 ". Both inputs have debounce circuitry. A momentary scan pulse while in the switch or external mode will initiate a sequence of six readings of the channel that is addressed then stop.
Channel Address Input (CMOS/TTL Compatible 1 LSTTL Load) - Logic " 0 " on Scanner Enable will
allow use of external control. All other control inputs remain the same.
Channel Address Increment (CMOS/TTL Compatible 1 LSTTL Load) - Positive going edge will initiate sequence to the next channel.
Spare Inverter Input (CMOS/TTL Compatible 1 LSTTL Load) - Spare inverter supplied for customer convenience.
CALIBRATION ADJUSTMENTS

- Gain
- Offset. Course
- Offset, Fine
- Span/per Channel (AD2038 only)
- Recommended Recalibration Interval: Six Months

SIZE

- $3.92^{\prime \prime} \times 1.67^{\prime \prime} \mathrm{H} \times 5.80^{\prime \prime} \mathrm{D}(100 \times 42 \times 147 \mathrm{~mm})$
- Panel Cutout $3.930^{\prime \prime} \times 1.682^{\prime \prime}(99.8 \times 42.7 \mathrm{~mm})$

WEIGHT

- 1.25 pounds ( 0.563 kg )

OPTIONS ${ }^{3}$
AD2037 Lens: 28 Red with AD1 Logo Lens: 27 Red without ADI Logo

AD2038 Lens 22-1, Red ${ }^{\circ} \mathrm{C}$ with ADI Logo Lens 22-2, Red ${ }^{\circ} \mathrm{F}$ with ADI Logo Lens 23-1, Red ${ }^{\circ} \mathrm{C}$ without ADI Logo Lens 23-2, Red ${ }^{\circ} \mathrm{F}$ without ADI Logo

CONNECTORS (2)
2 each, 30 pin, $0.156^{\prime \prime}$ Spacing Card Edge Connector
Viking 2Vk 15/1.2 or Equivalent
Optional: Order AC1 501 at $\$ 5.00$ each
ORDERING GUIDE
AD2037 or AD2038.
POWER INPUT ${ }^{4}$
117 V ac $\pm 10 \%$
220 V ac $\pm 10 \%$
100 V ac $\pm 10 \%$
240 V ac $\pm 10 \%$
SCANRATE ${ }^{4}$
3.2 sec
1.6 sec
0.8 sec

TEMPERATURE SCALE READOUT (AD2038 Only) ${ }^{4}$
${ }^{\circ} \mathrm{C}$


FEATURES<br>Low Cost<br>Direct Interface to AD590 or AC2626 Sensors<br>Large 0.56" Red Orange LED Display<br>Accuracy to $\pm 1.0^{\circ} \pm 1$ Digit<br>Either ac Line or +5 V dc Powered<br>Temperature Range: $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ $-67^{\circ} \mathrm{F}$ to $+302^{\circ} \mathrm{F}$<br>1000 V rms Isolation (ac)<br>Terminal Block Interface<br>Small Size, Panel Mount<br>\section*{APPLICATIONS}<br>Temperature Monitoring in Design, Laboratory, Manufacturing and Quality Control for Both +5 V dc or Line Powered Applications

## GENERAL DESCRIPTION

The AD2040 is a low-cost 3 digit temperature indicator. Based on the highly successful AD2026 low-cost DPM and designed to be used in conjunction with Analog Devices' AC2626 general purpose probe or the AD590 temperature transducer, the AD2040 is available in both 5 V logic-powered, or ac linepowered versions.
The 5 V powered AD2040-12 reads out directly in ${ }^{\circ} \mathrm{C},{ }^{\circ} \mathrm{F},{ }^{\circ} \mathrm{R}$ or K. A precision voltage reference, resistor network, and span and zero adjusts, needed to implement display of the different temperature scales, are all self-contained. User selectable degree readout, as well as all other connections, i.e., +5 V power and sensor or probe interface, are all made via a terminal block on the rear.

For many stand-alone temperature measurement applications, i.e., in factories, labs, ovens, inspection stations, etc., +5 V dc power is not available. For these applications, the AD2040 is available in an ac version. The ac-powered version retains all of the features of the 5 V version, with the exception of the user selectable degree readout. ${ }^{\circ} \mathrm{C}$ or ${ }^{\circ} \mathrm{F}$ must be specified when ordering (see Ordering Guide).
If required, calibration adjustments are easily accessible. No mounting hardware of any kind is used.
The AD2040 and AC2626 or AD590 will measure and display temperatures on large $0.56^{\prime \prime}$ orange LED displays from $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}\left(-67^{\circ} \mathrm{F}\right.$ to $\left.+302^{\circ} \mathrm{F}\right)$ with accuracy to $\pm 1.0^{\circ} \pm 1$ digit. Reliability is assured with the inherent simplicity and accuracy of the sensor, combined with the highly efficient design of the AD2040.

## THE SENSOR

The AD590 is a laser-calibrated, two terminal IC temperature

transducer. Its output is a current ( $1 \mu \mathrm{~A}$ per K ) linearly proportional to absolute temperature, thus eliminating the need for costly linearization and cold junction compensation.
Due to the AD590's high impedance current output, it is insensitive to voltage drops over long lines thus enabling remote monitoring with no need for costly transmitters or special wire.


## AD2040-12 (dc) Block Diagram

Above is a block diagram of the AD2040-12, showing the AD2026 DPM input, the current-to-voltage conversion resistors (R1, R2, R3), the offsetting resistance network (R4, R5, R6, R7), and the connections to the terminal strip. Attenuated voltage from the AD580, 2.5 V reference, provides the offsets for readout on the ${ }^{\circ} \mathrm{F}$ and ${ }^{\circ} \mathrm{C}$ scales. On the AD2040-12 dc version, jumpers are connected by the user at the terminal strip to select the appropriate units of temperature for display. ${ }^{\circ} \mathrm{C}$ or ${ }^{\circ} \mathrm{F}$ must be specified when ordering the ac version (see Ordering Guide).

## SPECIFICATIONS

(typical @ $+25^{\circ} \mathrm{C}$ and nominal supply unless otherwise specified)


NOTES:
${ }^{1}$ Overall accuracy of meter plus sensor over entire range.
${ }^{2}$ Leading zero cannot be blanked.
Degree Readout when ordering ac version only. ( +5 V d

For +5 V dc version enter 2, e.g., AD2040-12.)
Specifications subject to change without notice.

*TERMINAL 5 IS SENSOR INPUT ON THE +5V DC VERSION. THIS TERMINAL IS TERMINAL \#2 ON THE AC VERSION.

Figure 1. Manual Switching with Multiple Inputs

## MULTIPLE SENSOR INPUTS

Expansion to multiple sensors via manual switching is shown in Figure 1. The sensor selected will pass a signal current through the current measuring circuitry, internal to the AD2040. Similarly automatic switching, shown in Figure 2 is accomplished. A low level input on an inverter input will allow selection of the appropriate AD590.

*TERMINAL 5 IS -SENSOR INPUT ON THE +5V DC VERSION THIS TERMINAL IS TERMINAL \#2 ON THE AC VERSION.

Figure 2. Automatic Switching

| SCALE | TERMINAL <br> $\mathbf{2}$ | TERMINAL <br> $\mathbf{3}$ | TERMINAL <br> $\mathbf{4}$ | TERMINAL <br> $\mathbf{9}$ |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{\circ} \mathbf{C}$ | $\mathbf{X}$ | X | X |  |
| ${ }^{\circ} \mathrm{F}$ |  |  |  |  |
| $\mathbf{K}$ |  | X | X | x |
| ${ }^{\circ} \mathbf{R}$ |  | X |  | X |

Table 1. Temperature Scale Selection ( +5 V dc Only)

## TEMPERATURE SCALE SELECTION

As shown in Table 1 any of the standard temperature scales may be displayed using the +5 V dc AD2040-12.
The AD2040-12dc version is factory calibrated in degrees Fahrenheit. Readout in degrees Celsius, Rankine or Kelvin are achieved via simple jumper connections on the terminal block, listed in the above table. (Connect terminals marked X.)

Figure 3 shows how the AD2040, in conjunction with 4 resistors, 2 trim pots, and a dual comparator, can be used to control as well as monitor particular applications via high and low set points. When the voltage at the AD2040 sense terminal (terminal 5) goes higher than the Hi Limit Set Voltage, the

*TERMINAL 5 IS -SENSOR INPUT ON THE +5V DC VERSION. THIS TERMINAL IS TERMINAL \#2 ON THE AC VERSION.

Figure 3. Hi and Low Set Points
output of A1 goes low and D1 is illuminated. Similarly when the voltage at terminal 5 goes below the Lo Limit Set Voltage, the output of A2 goes low illuminating D2.
To set the high limit, replace the AD 590 with a variable resistor. Adjust the resistor until the desired high temperature set point is displayed on the meter. Adjust R1 until D1 is just turning on. Repeat procedure for R 2 (Lo Limit Set).

## CALIBRATION PROCEDURE

The AD2040 is factory calibrated using an ideal sensor. The dc version is calibrated in ${ }^{\circ} \mathrm{F}$ and the ac version is calibrated to order. If sensor accuracy is adequate, no calibration is required (see note). If a lower grade sensor is used (i.e., J) and calibration is required, adjust Span Adjust on the rear with sensor at a known temperature for that temperature, e.g. for ${ }^{\circ} \mathrm{F}$ place sensor in Ice Bath at $32^{\circ} \mathrm{F}$ and adjust span for reading of 32 .
Recalibration may be required after six (6) months; if so, proceed as follows:

1. With AD590 disconnected, short input of AD2040 (terminal 5 to 9 on dc version, or 2 to 3 on ac version). Remove AD2040 lens and adjust Front Panel ZERO Adjust to display 000.
2. Attach AD590 sensor and stabilize at a known Reference Temperature; e.g., Ice Bath. Connect terminal 9 to terminal 3 (on dc version) or terminal 3 to access port (on ac version) and adjust Rear SPAN Adjust for a display of 273 plus Reference Temperature for ${ }^{\circ} \mathrm{C}$ or 460 plus Reference Temperature for ${ }^{\circ} \mathrm{F}$.
3. Remove jumper between terminals 9 and 3 (dc version) or 3 and access port (ac version). Adjust the Rear OFFSET Adjust for Reference Temperature. (For K or ${ }^{\circ}$ R omit step 3.)
For optimum linearity calibration for ${ }^{\circ} \mathrm{C}$, repeat steps two (2) and three (3) with Reference Temperature at 0 . Then with sen-. sor at $100^{\circ} \mathrm{C}$ adjust Front Panel GAIN Adjust for a meter display of 100 . Other high end temperatures may be used with this procedure as long as they are known to be accurate.
For ${ }^{\circ} \mathrm{F}$ repeat steps two and three with Reference Temperature at $32^{\circ} \mathrm{F}$. Then with sensor at the high temperature, adjust Front Panel GAIN Adjust for readout equal to high temperature. The above temperature can be selected for optimum linearity over user's temperature range.
NOTE: If other than ${ }^{\circ} \mathrm{F}$ readout on the de version is desired, follow step 2 and 3 of Recalibration Procedure.

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


THE AC2626
The AC2626 is a stainless steel tubular probe measuring $3 / 16$ inch ( 4.76 mm ) in outside diameter and is available in 6 inch ( 152.4 mm ) or 4 inch ( 101.6 mm ) lengths. Based on the new AD590F, the probe is available in linearity grades of $0.4^{\circ} \mathrm{C}$, $0.8^{\circ} \mathrm{C}$ or $1.5^{\circ} \mathrm{C}$.

The probe is designed for both liquid and gaseous immersion applications as well as temperature measurements in refrigeration or any general temperature monitoring application.
For taking measurements in pipes or other closed vessels, the AD2629 compression fitting is available. The AC2629 may be applied anywhere along the probe and is supplied in two materials. The low cost AC2629B is constructed of brass and the higher priced AC2629SS is made of stainless steel.


The AD590 temperature transducer is available in two pack-ages-the " H " package (TO-52) and the " F " package (ceramic flat pack).



## FEATURES

Automatic Self-Calibration for Gain, Offset, Cold Junction Compensation and Thermocouple Linearization
J, K, T, E, R, S Thermocouple Selections (AD2050)
Universal Meter (AD2051), User Programmable
Character Serial ASCII Digital Output
Optional Linearized Analog Output: 1mV/degree
Optional Isolated 20 mA Loop Serial Output
Meets DIN/NEMA Dimension Specifications
Temperature Ranges: $-265^{\circ} \mathrm{F}$ to $+1999^{\circ} \mathrm{F}$

$$
-165^{\circ} \mathrm{C} \text { to }+1760^{\circ} \mathrm{C}
$$

Power Options: 120 V ac, 240 V ac, +7.5 V dc to +15 V dc

## APPLICATIONS

Temperature Monitoring in Laboratory, Manufacturing, and Quality Control Environments
Process Control Temperature Measurements
Remote Data Logging

## GENERAL DESCRIPTION

The AD2050 and AD2051 are high performance single channel $31 / 2$ digit thermocouple meters that can measure temperatures accurately between -265 and +1999 in degrees Celsius or Fahrenheit. The AD2050 is supplied factory programmed to interface directly with any of the following six thermocouple types: J, K, T, E, R and S. The AD2051 is a universal instrument in which the user selects one of the six thermocouple types via switch programming. Being microprocessor based, all gain and offset error correction, cold junction compensation, thermocouple linearization, and ${ }^{\circ} \mathrm{C} /{ }^{\circ} \mathrm{F}$ scaling are automatically performed in firmware.
The AD2050 and AD2051 display temperature information on large $0.56^{\prime \prime}$ ( 14.3 mm ) high LEDs. Digital information is provided in standard ASCII character serial format with rate selection for easy interface to printers, terminals, and other peripherals. For remote data acquisition applications, an optional isolated 20 mA

serial loop interface is available. Also an optional analog output linearized to $1 \mathrm{mV} /$ degree is provided for driving recorders and other analog instruments. Selection of ${ }^{\circ} \mathrm{C}$ or ${ }^{\circ} \mathrm{F}$ scaling is accessed by removing the front panel lens and connecting two terminals together with a jumper wire.
The AD2050 and AD2051 can also be ordered with any of the following power versions: $120 \mathrm{~V} \mathrm{ac}, 240 \mathrm{~V} \mathrm{ac}$, or +7.5 V dc to +15 V dc. Input over voltage protection for 300 V peak (thermocouple to ac line shorts) and common mode voltages as high as 1400 V peak (ac version) with overrange and open thermocouple detection are provided. These instruments are rated for operation over the $+10^{\circ} \mathrm{C}$ to $+40^{\circ} \mathrm{C}$ temperature range. Testing is performed per MIL-STD-202E Method 103B to insure specified operation during various relative humidity conditions. The AD2050 and AD2051 are supplied in rugged high impact plastic cases that meet DIN/NEMA standard dimensions.


Figure 1. AD2050 \& AD2051 Functional Block Diagram

THERMOCOUPLEINPUTS

- Thermocouple Types: J, K, T, E, S, R
- Input Impedance: $>100 \mathrm{M} \Omega$
- External (Lead) Resistance Effect: $<20 \mu \mathrm{~V}$ per 350 S of Lead Resistance
- Cold Junction Compensation Error: $\pm 0.5^{\circ} \mathrm{C} \max \left(10^{\circ} \mathrm{C}\right.$ to $\left.+40^{\circ} \mathrm{C}\right)$
- Open Thermocouple: + EEE Display; + EEEE ASCII Digital Output; +2.048 V Analog Output
- Thermocouple Short to ac Line: Internal Protection Provided to 300 V peak ( $200 \mathrm{~V} \mathrm{ac} \mathrm{rms} \mathrm{)}$
- Common Mode Voltage: 1400 V peak (dc or ac), between Input and Power Line Ground (ac Versions)
- Common Mode Rejection Ratio: $>130 \mathrm{~dB}$ with 250s Source Imbalance (ac Versions); (dc to 60 Hz )
- Normal Mode Rejection Ratio: $>80 \mathrm{~dB}$ (a $50 / 60 \mathrm{~Hz}$

DIGITALOUTPUTS

- Data: Character Serial ASCII

Drive Capability: 2TTL Loads, CMOS/TTL Compatible

- Strobe: Negative transition determines when character serial data is valid. CMOS/TTL compatible.
- Overrange: $\pm$ EEEE
- Character Rate: Selectable on J1 (pin 32) Grounded: 25 characters $/ \mathrm{sec}$. (slow) Open: 100 characters $/ \mathrm{sec}$. (fast)
- Minimum Time Between New Data Update: 150 ms


## DIGITAL INPUTS

- $\overline{\mathrm{REQ}}$ : Low-Level Triggered; must go low at any time other than during data transmission to be recognized. $\overline{\mathrm{REQ}}$ line taken low during data transmission will not be acknowledged and the ASCII digital output transmission will not occur. Display readings are not effected by $\overline{\text { REQ }}$.
ANALOG OUTPUT (OPTIONAL)
- Voltage: $1 \mathrm{mV} /$ degree, linearized
- Current: $\pm 2 \mathrm{~mA}$ max drive
- CMV: 1400V peak (ac or dc) Peak between Analog Output Ground \& ac Power Line Ground
- Overrange: $+2.048 \mathrm{~V},-0.512 \mathrm{~V}$

ACCURACY

- Temperature Resolution: $1^{\circ} \mathrm{C} / 1^{\circ} \mathrm{F}$
- All Ranges are Guaranteed Monotonic
- Range Temperature Coefficient: $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typ,$\pm 60 \mathrm{ppm} /$ ${ }^{\circ} \mathrm{C}$ max
- Readout Accuracy ( 1 25 ${ }^{\circ} \mathrm{C}$ : Sensor

| Type | Range | Accuracy |  |
| :---: | :---: | :---: | :---: |
| J | $-165^{\circ} \mathrm{C}$ to $760^{\circ} \mathrm{C}$ | $\pm 0.7^{\circ} \mathrm{C}$ | $\pm 1 / 2 \mathrm{LSD}$ |
| J | $-265^{\circ} \mathrm{F}$ to $1400^{\circ} \mathrm{F}$ | $\pm 1.3^{\circ} \mathrm{F}$ | $\pm 1 / 2 \mathrm{LSD}$ |
| K | $-50^{\circ} \mathrm{C}$ to $1250^{\circ} \mathrm{C}$ | $\pm 0.9^{\circ} \mathrm{C}$ | $\pm 1 / 2 \mathrm{LSD}$ |
| K | $-58^{\circ} \mathrm{F}$ to $1999^{\circ} \mathrm{F}$ | $\pm 1.6^{\circ} \mathrm{F}$ | $\pm 1 / 2 \mathrm{LSD}$ |
| T | $-150^{\circ} \mathrm{C}$ to $400^{\circ} \mathrm{C}$ | $\pm 0.8^{\circ} \mathrm{C}$ | $\pm 1 / 2 \mathrm{LSD}$ |
| T | $-238^{\circ} \mathrm{F}$ to $752^{\circ} \mathrm{F}$ | $\pm 1.4^{\circ} \mathrm{F}$ | $\pm 1 / 2 \mathrm{LSD}$ |
| E | $-100^{\circ} \mathrm{C}$ to $870^{\circ} \mathrm{C}$ | $\pm 1.0^{\circ} \mathrm{C}$ | $\pm 1 / 2 \mathrm{LSD}$ |
| E | $-148^{\circ} \mathrm{F}$ to $1598^{\circ} \mathrm{F}$ | $\pm 2.0^{\circ} \mathrm{F}$ | $\pm 1 / 2 \mathrm{LSD}$ |
| S | $+300^{\circ} \mathrm{C}$ to $1760^{\circ} \mathrm{C}$ | $\pm 1.5^{\circ} \mathrm{C}$ | $\pm 1 / 2 \mathrm{LSD}$ |
|  | $0^{\circ}$ to $299^{\circ} \mathrm{C}$ | $\pm 6.0^{\circ} \mathrm{C}$ | $\pm 1 / 2 \mathrm{LSD}$ |
| S | $+572^{\circ} \mathrm{F}$ to $1999^{\circ} \mathrm{F}$ | $\pm 3.0^{\circ} \mathrm{F}$ | $\pm 1 / 2 \mathrm{LSD}$ |
|  | $+32^{\circ} \mathrm{F}$ to $571^{\circ} \mathrm{F}$ | $\pm 12.0^{\circ} \mathrm{F}$ | $\pm 1 / 2 \mathrm{LSD}$ |

ANALOG TO DIGITAL CONVERSION

- Technique: Offset Dual Slope with Gain and Offset Error Correction
- Rate: 2.5 Conversions/Second Typical
- Input Integration Period: 100 ms for $50 / 60 \mathrm{~Hz}$ Noise Rejection
POWER REQUIREMENTS (Choice of Three Supply Ranges)
- ac: 90 V ac to 132 V ac (w $25 \mathrm{~mA}(47 \mathrm{~Hz}$ to 500 Hz )

198 V ac to 264 V ac $(\omega) 12.5 \mathrm{~mA}(47 \mathrm{~Hz}$ to 500 Hz$)$

- dc: +7.5 V to +15 V dc ( ( 1200 mA (Protected Against Supply Reversals)

DISPLAY

- Type: Seven Segment Orange LED $0.56^{\prime \prime}$ ( 14.3 mm ) high
- Polarity Indication: "+" or "-" displayed
- Overrange Indication: $\pm$ EEE
- Display Test: At Power Turn-On, 3 Second Display of " +1888 " Tests all Segments of Display
ENVIRONMENTAL
- Rated Temperature Range: $+10^{\circ} \mathrm{C}$ to $+40^{\circ} \mathrm{C}$
- Operating Temperature Range: $-10^{\circ} \mathrm{C}$ to $+50^{\circ} \mathrm{C}$
- Storage Temperature Range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Relative Humidity: Meets MIL-STD-202E, Method 103B

DIMENSIONS

- Case: $3.78^{\prime \prime} \times 1.89^{\prime \prime} \times 5.13^{\prime \prime}(96.8 \mathrm{~mm} \times 48.9 \mathrm{~mm} \times$ 131.3 mm ), high impact molded plastic case. DIN/NEMA Standard
- Weight: 15.2 oz (431 grams) max, ac powered 12.0 oz ( 341 grams ) max, dc powered.

RELIABILITY

- Burn In: 168 Hours at $+50^{\circ} \mathrm{C}$ and Power ON/OFF Cycles.
- Calibration: NBS Traceable
- Recalibration: Recommended 15-Month Intervals
- Warranty: 12 months

CONNECTOR
One 44 pin $0.1^{\prime \prime}$ ( 2.54 mm ) spacing card edge connector Viking $3 \mathrm{VH} 22 / 1$ JN5 or equivalent
Optional: Order AC2630


Figure 2. RearPanel View
ORDERING GUIDE

*Only one option cari be ordered. The thermocouple type does not need to be specified when ordering the AD2051 since it is user programmable.
Specifications subject to change without notice.

# Microcomputer Analog I/O Subsystems 

## Contents

Page
Selection Guide ..... 17-2
RTI-1200 Intel-Compatible Complete I/O Subsystem ..... 17-5
RTI-1201 Intel-Compatible Complete Output Subsystem ..... 17-7
RTI-1202 Intel-Compatible Complete Input Subsystem ..... 17-9
RTI-1225 STD Bus-Compatible Combination I/O Subsystem ..... 17-11
$\bullet$ RTI-1226 STD Bus-Compatible Analog Input Subsystem ..... 17-11
RTI-1230 Motorola-Compatible Analog Input Subsystem ..... 17-13
RTI-1231 Motorola-Compatible Analog I/O Subsystem ..... 17-13
RTI-1232 Motorola-Compatible Analog-Digital Output Subsystem ..... 17-13
RTI-1240 Texas-Instruments-Compatible Analog Input Subsystem ..... 17-15
RTI-1241 Texas-Instruments-Compatible Analog I/O Subsystem ..... 17-15
RTI-1242/3 Texas-Instruments-Compatible Output Subsystems ..... 17-15
RTI-1250 DEC LSI-11/2-Compatible Analog Input Subsystem ..... 17-17
RTI-1251 DEC LSI-11/2-Compatible Combination I/O Subsystem ..... 17-17
RTI-1252 DEC LSI-11/2-Compatible Output Subsystem ..... 17-17
$\bullet$ RTI-1260 STD Bus-Compatible Analog Input Subsystem ..... 17-19

- RTI-1262 STD Bus-Compatible Analog Output Subsystem ..... 17-19-New product since 1980 Data-Acquisition Components and Subsystems Catalog


## Selection Guide <br> Microcomputer Analog I/O Subsystems

Analog Devices Real-Time Interface (RTI) products provide a direct memory-mapped interface between popular microcomputers and analog input and output signals. Each RTI board is electrically and mechanically compatible with the bus it is designed to interface with. No additional interface logic or power are required for the board, which plugs directly into the microcomputer card cage.
As the Selection Guide indicates, there are Input-only, Output-
only, and-in most cases-Input/Output cards available for each bus type. Within each card family, there are optional features available to provide a close fit to the individual user's application.
The Selection Guide provides selection information in capsule form, permitting card types to be matched to desired features. Additional information and complete specifications are provided on the individual card or family data sheets.


MULTIBUS is a trademark of Intel Corporation.


# MULTIBUS ${ }^{\text {TM }}$ Intel Compatible Combination Analog I/O Subsystem MODEL RTI-1200 

FEATURES<br>Complete Analog I/O Subsystem<br>Intel SBC-80/10, 80/20, and MDS Compatible<br>Memory Mapped I/O Interface<br>Data Acquisition:<br>Up to 32 Input Channels<br>Sample and Hold Amplifier<br>Programmable Gain Amplifier<br>12-Bit A/D Converter<br>Input Fault Protection<br>Real-Time Pacer Clock System<br>On-Board PROM Socket<br>Two Optional 12-Bit DAC's<br>Optional 4-20mA Current Outputs<br>Optional Single +5V Power<br>Memory Overlay - RAM and ROM Inhibit



## GENERAL DESCRIPTION

The RTI-1200 is a complete analog input/output subsystem that greatly simplifies the task of interfacing analog signals to Intel SBC-80 Single Board Computers, or other 8080-based microcomputers. It is functionally, electrically, and mechanically compatible with the SBC-80, and all connections to it are made simply by plugging the RTI-1200 into a slot in a card cage that also contains an SBC-80. The RTI-1200 can also be readily interfaced to other 8080 -based microcomputers whose address, data, and control busses are accessible.
The RTI-1200 is interfaced to an SBC-80 or other 8080 based microcomputer as a block of contiguous memory locations. It combines on a single printed circuit card many features and capabilities which reduce the hardware required to interface analog signals to a microcomputer, and significantly ease the programming effort associated with inputting and outputting analog signals.

## DATA ACQUISITION

The RTI-1200's most basic function is data acquisition. This is accomplished with an analog input multiplexer, a programmable gain amplifier, a sample-and-hold amplifier, and a 12 bit A/D converter. The standard RTI-1200 offers either 16 single ended or 8 differential input channels (user selected). An optional multiplexer expander allows for up to 32 single ended or 16 differential input channels. All of the analog inputs are fully protected up to $\pm 28$ volts, and additional protection against larger, potentially destructive overloads is afforded by fusing resistors located at the inputs.
The RTI-1200's A/D Converter can be configured by the user to accept 0 to $+10 \mathrm{~V}, \pm 5 \mathrm{~V}$, or $\pm 10 \mathrm{~V}$ full scale input signals. A programmable gain amplifier preceding the A/D converter has software selectable gains of $1,2,4$ and 8 . This expands the dynamic range of the A/D converter to 15 bits,
and results in greater input sensitivity. For example, when operating on the 0 to +10 V input range with a programmable gain amplifier gain of 8 , the actual input range is 0 to +1.25 V . The programmable gain amplifier allows the user to program different gains for different input channels, or to have different gains for varying input levels on the same channel. It is even possible to write software to implement automatic gain ranging operation.
Eight of the input channels have provisions for resistors provided by the user that allow the inputs to accept $4-20 \mathrm{~mA}$ current loop signals. Output data from the A/D converter is in natural binary code for unipolar input ranges, and at the user's option can be either offset binary or two's complement coding when using bipolar input ranges. A special feature of the RTI1200 's data acquisition operation is that the controlling microcomputer's CPU (i.e., the 8080) is not tied up while a conversion is taking place. This significantly enhances system throughput capability and flexibility, as the CPU is free to pursue other tasks while an A/D conversion is in progress.

## ANALOG OUTPUTS

The RTI-1200 has provisions for two optional 12-bit D/A converters which are software driven via double buffered registers. They can be used for such functions as driving an analog recorder, or generating analog control signals. Both D/A converters can be user set to any of five voltage output ranges. The D/A input data is natural binary for unipolar output ranges, and at the user's choice can be offset binary or two's complement for bipolar output ranges. Both analog output channels can also be optionally equipped with $4-20 \mathrm{~mA}$ current loop outputs. This permits them to drive directly the $4-20 \mathrm{~mA}$ control loops often used in process and industrial controls.

| DATA ACQUISITION |  |
| :---: | :---: |
| Number of Analog Inputs |  |
| Standard | 16 Single-Ended or 8 Diff. |
| With Multiplexer Expander ${ }^{1}$ | 32 Single-Ended or 16 Diff. |
| Multiplexer Switching Characteristics | Break-Before-Make. All Switches Open When Power is Off. |
| Input Voltage Ranges ${ }^{2}$ | 0 to $+10 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}$ |
| Programmable Gains ${ }^{3}$ | 1, 2, 4, 8 Software Selectable |
| Input Impedance | $>10^{9}$ Ohms |
| Input Bias Current $\text { at }+25^{\circ} \mathrm{C}$ | $\begin{aligned} & 5 n A \\ & 50 n A \end{aligned}$ |
| Diff. Input Bias Current |  |
| at $+25^{\circ} \mathrm{C}$ | 3nA |
| over 0 to $+70^{\circ} \mathrm{C}$ | 3.5 nA |
| Input Overvoltage Protection |  |
| Continuous Overvoltage | $\pm 28$ Volts maximum |
| Overvoltage $> \pm 28 \mathrm{~V}$ | Fusing Resistors |
| Accuracy |  |
| Resolution | 12 Bits |
| Nonlinearity Error ${ }^{4}$ | $\pm 1 / 2$ LSB typ, $\pm 1$ LSB max |
| Diff. Nonlinearity Error | $\pm 1 / 2$ LSB typ, $\pm 1$ LSB max |
| Quantization Error | $\pm 1 / 2 \mathrm{LSB}$ max |
| Input Offset Voltages | Adjustable to Zero |
| Gain Error ${ }^{5}$ | Adjustable to Zero |
| CMRR | 75 dB min |
| CMV | $\pm 10 \mathrm{~V}$ |
| Noise Error ${ }^{6}$ | $\pm 1 / 2$ LSB max |
| Temperature Coefficients |  |
| Gain | $\pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typ,$\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max |
| Offset | $\pm 25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ Referred to Input |
| Diff. Nonlinearity | $\pm 3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max |
| Settling Time to $\pm 0.01 \%^{7}$ | $10 \mu \mathrm{~s}$ max at any Gain |
| SHA Aperture Time | 90 ns |
| SHA Aperture Width | 20 ns |
| SHA Aperture Uncertainty | $\pm 5 \mathrm{~ns}$ |
| Conversion Time | $25 \mu \mathrm{~s}$ max |
| Maximum Throughput Rate ${ }^{8}$ | 28 kHz |
| ANALOG OUTPUTS |  |
| Number of DAC Channels ${ }^{9}$ | 2 |
| Accuracy |  |
| Resolution | 12 Bits |
| Nonlinearity Error ${ }^{4}$ | $\pm 1 / 2 \mathrm{LSB}$ |
| Diff. Nonlinearity Error | $\pm 1 / 2$ LSB |
| Voltage Output Characteristics |  |
| Voltage Output Ranges ${ }^{2}$ | $\pm 2.5 \mathrm{~V}, 0$ to $+5 \mathrm{~V}, \pm 5 \mathrm{~V}, 0$ to $+10 \mathrm{~V}, \pm 10 \mathrm{~V}$ |
| Output Current | 5 mA min @ $\pm 10 \mathrm{~V}$ |
| Settling Time ${ }^{10}$ | $10 \mu \mathrm{~s}$ max |
| Gain TC | $\pm 8 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typ, $\pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max |
| Offset TC | $\pm 5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ typ, $\pm 20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max |
| Current Loop Characteristics ${ }^{11}$ |  |
| Current Output Range | 4 to 20 mA |
| Load Resistance Range | 0 to $500 \Omega$ |
| Loop Supply Voltage | +15 V to +30 V |
| Setting Time ${ }^{12}$ | $50 \mu \mathrm{~s}$ max |
| Gain TC | $\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typ, $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max |
| Offset TC | $\pm 0.4 \mu \mathrm{~A} /{ }^{\circ} \mathrm{C}$ |
| Reference Voltage Output | $+5.00 \mathrm{~V} \pm 0.02 \%$ @ 5 mA max |
| NOTES |  |
| ${ }^{1}$ The multiplexer expander is an option, and is shown in the ordering guide as MUX EXP. |  |
| ${ }^{2}$ The desired range is user selectable with straps. |  |
| ${ }^{3}$ The input gain of a channel is multiplied by the gain setting of the programmable gain amplifier (e.g., the input range of the 0 to +10 V range when using a gain of 8 is 0 to +1.25 V ). |  |
| ${ }^{4}$ Defined as deviation from a straight line passing through the end points of the range. |  |
| ${ }^{s}$ For any one software programmable gain setting. Maximum offset shift of $\pm 1$ LSB or gain shift of $\mathbf{~} 0.02 \%$ when using a programmable gain setting other than the one used during calibration. |  |
| - When using a programmable gain setting of 1 . It is $\pm 1.5$ LSB $\max$ when using a programmable gain setting of 8 . |  |
| ${ }^{7}$ For a 20 V step. This specification is valid for a step change on one input, or following a channel change, or following a programmable gain change, or simultaneous changes involving any combination of these changes. |  |
| ${ }^{8}$ Based on a $10 \mu$ s settling time, followed by a $25 \mu \mathrm{~s}$ A/D conversion time. Overall system throughput rate is enhanced because the CPU is not held up during conversions. |  |
| ${ }^{9}$ Two channels of $D / A$ converters and two channels of current loops are available on an option basis. See Ordering Guide. |  |
| ${ }^{10}$ To $\pm 0.01 \%$ of full scale range following a 20 V step. <br> ${ }^{11}$ The current loop characteristics include the effects of the driving $D / A$ converter. <br> ${ }^{12}$ To $\pm 0.02 \%$ of full scale current following a full scale step. |  |
|  |  |
|  |  |
| ${ }^{13}$ Space provided for HC-18/U crystal cut for a frequency of up to 50 MHz . User can select to divide crystal frequency by $10^{3}$ or $10^{4}$ on-board the RTI-1200. |  |
| ${ }^{14}$ Power requirements shown are for an RTI-1200 with no DAC or current loop options. <br> ${ }^{15}$ The DC/DC power converter is an option that converts +5 VDC power to $\pm 15 \mathrm{~V}$. It is shown in the ordering guide as DC/DC. <br> ${ }^{16}+12 \mathrm{~V}$ and -5 V power is required only if optional PROM is used. This power is supplied by the SBC bus. <br> Specificatons subject to change without notice. |  |
|  |  |
|  |  |
|  |  |

ATA ACQUISITION

Standard
Multiplexer Switching Characteristics
Input Voltage Ranges ${ }^{2}$
ogrammable Gains
Input Bias Current
at $+25^{\circ} \mathrm{C}$
over 0 to $+70^{\circ} \mathrm{C}$
iff. Input Bias Current over 0 to $+70^{\circ} \mathrm{C}$
put Overvoltage Protection Overvoltage $> \pm 28 \mathrm{~V}$ curacy
Resolution
Nonlinearity Error ${ }^{4}$
Diff. Nonlinearity Error
Input Offset Voltages
Gain Error ${ }^{5}$
CMRR
Noise Error ${ }^{6}$
emperature Coefficients Gain

Ofst

SHA Aperture Time
SHA Aperture Width
SHA Aperture Uncertainty
Maximum Throughput Rate ${ }^{8}$
ANALOG OUTPUTS
Number of DAC Channels ${ }^{9}$
ara
Nonlinearity Error ${ }^{4}$ Diff. Nonlinearity Error
age Output Characteristics
Output Current
Settling Time ${ }^{10}$
Gain TC
Offer
Current Loop Characteristics
Load Resistance Range
Loop Supply Voltage
Setting Time ${ }^{12}$
Gain
Reference Voltage Output

16 Single-Ended or 8 Diff.
32 Single-Ended or 16 Diff.
When Power is Off.
0 to $+10 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}$
$>10^{9}$ Ohms
$5 n A$
50nA
3.5 nA
$\pm 28$ Volts maximum
Fusing Resistors
12 Bits
1/2LSB typ, $\pm 1$ LSB max
typ, $\pm 1$ LSB $\max$
Adjustable to Zero
Adjustable to Zero
75 dB min
$\pm 1 / 2$ LSB $\max$
$\pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typ,$\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max $\pm 25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ Referred to Input
$10 \mu \mathrm{~s}$ max at any Gain
90 ns
$\pm 5 \mathrm{~ns}$
$25 \mu \mathrm{~s}$ max
28 kHz
2
12 Bits
$\pm 1 / 2$ LSB
$\pm 2.5 \mathrm{~V}, 0$ to $+5 \mathrm{~V}, \pm 5 \mathrm{~V}, 0$ to $+10 \mathrm{~V}, \pm 10 \mathrm{~V}$
$5 \mathrm{~mA} \min$ @ $\pm 10 \mathrm{~V}$
$10 \mu \mathrm{~s}$ max
$\pm 8 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typ,$\pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max

4 to 20 mA
0 to $500 \Omega$
+15 V to +30 V
$50 \mu \mathrm{~s}$ max
$\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typ, $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max
$\pm 0.4 \mu \mathrm{~A} /{ }^{\circ} \mathrm{C}$
$+5.00 \mathrm{~V} \pm 0.02 \%$ @ 5 mA max
${ }^{1}$ The multiplexer expander is an option, and is shown in the ordering guide as MUX EXP.
${ }^{2}$ The desired range is user selectable with straps.
The input gain of a channel is multiplied by the gain setting of the programmable gain am-
${ }^{4}$ Defined as deviation from a straight line passing through the end points of the range.
${ }^{5}$ For any one software programmable gain setting. Maximum offset shift of $\pm 1$ LSB or gain shift of $\mathbf{~} 0.02 \%$ when using a programmable gain setting other than the one
used during calibration.
${ }^{0}$ When using a programmable gain setting of 1 . It is $\pm 1.5$ LSB max when using a programmable gain setting of 8 .
For a 20 V step. This specification is valid for a step change on one input, or following a hannel change, or following a programmable gain change, or simultaneous changes involving any combination of these changes.

Based on a $10 \mu \mathrm{~s}$ settling time, followed by a $25 \mu \mathrm{~s}$ A/D conversion time. Overall system
throughput rate is enhanced because the CPU is not held up during conversions.
available on an option basis. See Ordering Guide.
${ }^{10}$ To $\pm 0.01 \%$ of full scale range following a 20 V step.
${ }^{11}$ The current loop characteristics include the effects of the driving $D / A$ converter.
${ }^{12}$ To $\pm 0.02 \%$ of full scale current following a full scale step.
ppap en to
${ }^{14}$ Power requirements shown are for an RTI-1200 with no DAC or current loop options.
The DC/DC power converter is an option that converts +5 VDC power to $\pm 15 \mathrm{~V}$. It is
shown in the ordering guide as DC/DC.
by the SBC bus
Specificatons subject to change without notice.

REAL-TIME PACER CLOCK SYSTEM

Modes of Operation
Types of Clocks
Crystal Clock Freq. ${ }^{13}$
Variable Freq. Clock Range
LOGIC DRIVER OUTPUTS
Number Available
Characteristics

MICROCOMPUTER INTERFACE
Compatibility
Type of Interface

Position in Memory.
On-Board PROM

Memory Overlay (Inhibit)
POWER REQUIREMENTS ${ }^{14,16}$
Without DC/DC Option ${ }^{15}$

With DC/DC Option
TEMPERATURE RANGE Operating
Storage
MECHANICAL

Pacer-Timed Conversion Trigger, PacerTimed Interrupt, Pacer Off
Variable Frequency R-C, Fixed Frequency Crystal, External
Determined by User Supplied Crystal 30 Hz to 30 kHz , User Adjustable

2
Open Collector, 30 V max, 300 mA max Continuous Sink Current per Output

Completely Compatible with Intel SBC80/10, SBC-80/20, and MDS Bus System Interfaces as a Block of Memory Locations, Using Address, Data and Control Busses.
User Selectable Among any of 14 Possible Locations.
Socket for Intel 2708 or Equivalent 1024 Byte $x 8$ Bit PROM, of which 1008 Bytes are Usable.
RAM or ROM
$+15 \mathrm{~V} \pm 3 \%$ @ 40 mA
$-15 \mathrm{~V} \pm 3 \%$ @ 40 mA
$+5 \mathrm{~V} \pm 5 \%$ (8) 1.2 A
$+5 \mathrm{~V} \pm 5 \%$ @ 1.7 A

0 to $+70^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$6.75^{\prime \prime} \times 12.00^{\prime \prime}$ with $0.6^{\prime \prime}$ Board-to-Board Spacing ( $171.5 \times 304.8 \times 15.24 \mathrm{~mm}$ )

## RTI-1200 ORDERING GUIDE



X DENOTES OPTIONS INCLUDED WITH THE CORRESPONDING MODEL NUMBER. THE AND 15.

## RTI-1200 MECHANICAL OUTLINE



## MATING CONNECTORS FOR RTI-1200

| PART NO. | MATES TO | DESCRIPTION |
| :---: | :---: | :---: |
| AC1551 | P3 or P5 | Flat Cabia Connector 20 Pin, $0.1^{\prime \prime}$ Center |
| AC1552 | P4 | Flat Cable Connector 50 Pin, $0.1^{\prime \prime}$ Center |
| AC1553 | P4 | Flat Cabla Connector 50 Pin, $0.1^{\prime \prime}$ Center with 2' Color Coded Assembly Attached |

## FEATURES

Low Cost<br>Complete Output Subsystem<br>SBC-80, SYSTEM-80, MDS, BLC-80 Compatible<br>Memory Mapped I/O Interface<br>Wire Wrap Feature Selection<br>Four Software Controlled Logic Driver Outputs<br>Four Channels of 12-Bit Analog Output<br>DAC Reset Function<br>Optional 4-20mA Current Loop Outputs<br>Precision +10V Reference<br>Optional Single +5 V Power<br>Memory Overlay - RAM and ROM Inhibit<br>Multiple Card Select Function<br>On-Board PROM Socket



## GENERAL DESCRIPTION

The RTI-1201 is a complete 8 channel output subsystem comprised of 4 digital and 4 analog channels. This subsystem is electrically and mechanically compatible with the Intel SBC-80 series of single board computers. It is also compatible with the Analog Devices RTI-1200 Analog I/O Interface board, the Intel System-80 microcomputer series, the MDS-800 microcomputer development system and the National Semiconductor BLC-80/10 board level computer.
The RTI-1201 combines on a single printed circuit board many features and capabilities which reduce both the hardware and software effort required to interface a microcomputer to the real world. The RTI-1201 was designed to be extremely versatile, efficient and easy to use in the end user's application. All connections to the microcomputer are made by simply plugging the RTI-1201 into the digital bus connector in the user's card cage. The analog interface is made through a high quality pin connector mounted at the opposite board edge from the digital bus connection. Digital outputs are made at a card edge connector.

## DIGITAL OUTPUTS

The RTI-1201 contains four digital output channel's. These digital outputs are comprised of high-current logic drivers which can be used for simple "on/off" control of various system functions. These open collector driver outputs are software controlled and have a $30 \mathrm{~V}, 300 \mathrm{~mA}$ capability.

## ANALOG OUTPUTS

The RTI-1201 is configured with four 12 -bit D/A converters which are software driven via double buffered registers. They can be used for such functions as driving an analog recorder or generating. analog control signals. By using the +10 V onboard reference, each of the D/A converters can be individu-
ally set by the user to any of five output ranges. The D/A input code for each channel can also be individually set for natural binary, offset binary, or two's complement. The desired configuration is user selectable at convenient wire wrap posts.

## REFERENCE

The RTI-1201 inherently guarantees superb tracking capability of all analog output channels since they all share a single onboard reference. This reference is also buffered and brought out for user convenience. The user may also choose to disconnect the internal reference and use the provision for an external reference.

## REMOTE SENSING

Sense inputs of the D/A converter are present at the output connector for applications where the load is to be located a considerable distance from the RTI-1201. Without this feature, IR drops in the output line could rapidly degrade overall accuracy. The board is shipped with jumpers connecting the D/A converter sense inputs to local sense points.

## DAC DATA REGISTERS

The D/A converters are software driven via double buffered registers. The buffers allow two data bytes to be loaded simultaneously into the D/A converter so that the output changes directly from one 12-bit value to another. The RTI-1201 also has a provision for writing the 8 MSBs in a single byte word to each D/A converter. This allows fast, highly accurate, eightbit operation.

| RTI-1201 ANALOG/DIGITAL OUTPUT BOARD |  |
| :---: | :---: |
| ANALOG OUTPUTS |  |
| Number Available | 4 DACs |
| Accuracy ${ }^{2}$ |  |
| Resolution | 12 Bits |
| Overall Error | $\pm 1 / 2 \mathrm{LSB}(0.0125 \% \mathrm{FSR})$ |
| Voltage Output Characteristics |  |
| Ranges ${ }^{3}$ | 0 to $5 \mathrm{~V}, 0$ to $10 \mathrm{~V}, \pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}$ |
| Output Current | 5 mA min @ $\pm 10 \mathrm{~V}$ |
| Settling Time (to 0.02\% FS for 10 V Step) | $5 \mu \mathrm{~s}$ |
| Offset T.C. | $\pm 10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
| Gain T.C. | $\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Current Loop Characteristics ${ }^{1,4}$ |  |
| Number | 0 to 4 |
| Range | 4.20 mA Nonisolated |
| Compliance Voltages | 10 V @ 20 mA with 18 V to 30 V Supply |
| Loop Supply Voltage Range | +15 V to +30 V |
| Settling Time (to $\pm 0.01 \%$ for |  |
| Offset T.C. | $\pm 0.4 \mu \mathrm{~A} /{ }^{\circ} \mathrm{C}$ |
| Gain T.C. | $\pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Load Resistance Range | 0 to 500 ohms |
| Digital Input Coding ${ }^{3}$ | BIN, OBN, 2SC |
| DAC Load Sense | Provision is made for Local (on-board) or External Load Sensing for each DAC. |
| Reser ${ }^{3}$ | All DACs can be Reset to 0V Output with a Single Write Instruction or upon System Reset. All logic drivers can be turned "off" upon system reset. |
| On-Board Reference ${ }^{6}$ |  |
| Voltage Output | $\checkmark+10.00 \mathrm{~V} \pm 0.02 \%$ @ 2 mA |
| T.C. | $\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| External Reference Input ${ }^{6}$ |  |
| Range | 1 V to +10 V |
| Input Impedance | $20 \mathrm{k} \Omega \pm 15 \%$ |
| LOGIC DRIVER OUTPUTS |  |
| Number | 4 |
| Characteristics | Open Collector, 30 V max, 300 mA max |
|  | Continuous Sink Current per Output |
| MICROCOMPUTER INTERFACE |  |
| Compatibility | Completely Compatible with Intel SBC80/10, SBC-80/20, and MDS Bus System; |
|  | RTI-1200; BLC-80/10 |
| Type of Interface | Interfaces as a Block of Memory Locations, Using Address, Data and Control Busses. |
| Position in Memory ${ }^{7}$ | User Selectable Among any of 16 Possible Locations. |
| Card Select Feature ${ }^{7}$ | 16 Cards per 1K Memory Position |
| On-Board PROM Socket | Socket for Intel 2708 or Equivalent |
|  | 1024 Byte $\times 8$-Bit PROM, of which 1008 |
|  | Bytes are Usable. +12 V and -5 V are |
| Memory Overlay (Inhibit) ${ }^{3}$ | supplied from the Digital Bus. <br> RAM or ROM |
| POWER REQUIREMENTS ${ }^{8}$ |  |
| Without DC/DC Options |  |
| RTI-1201-040 | +15V $\pm 3 \%$ @ 45 mA |
|  | $-15 \mathrm{~V} \pm 3 \%$ @ 95 mA |
|  | $+5 \mathrm{~V} \pm 5 \%$ @ 800 mA |
| Per V/I (0A08) | $+15 \mathrm{~V} \pm 3 \%$ @ 5 mA |
|  | $-15 \mathrm{~V} \pm 3 \%$ @ 1 mA |
| With DC/DC (0A09) Option ${ }^{9}$ |  |
| RTI-1201-040, 0A09 and |  |
| 4, 0A08's | $+5 \mathrm{~V} \pm 5 \%$ @ 1700 mA max |
| TEMPERATURE RANGE |  |
| Operations | 0 to $+70^{\circ} \mathrm{C}$ |
| Storage | $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MECHANICAL |  |
| Size | $6.75^{\prime \prime} \times 12.00^{\prime \prime}$ with $0.6^{\prime \prime} \mathrm{min}$ Board |
|  | Spacing (171.5 $\times 304.8 \times 15.2 \mathrm{~mm}$ ) |
| Connectors | See Ordering Guide |

NOTES
${ }^{1}$ See ordering guide for information.
${ }^{2}$ Overall error is specified with gain and offset trimmed and is defined as the deviation from a straight line passing through the end points of the range. It is expressed in terms of bits and in terms of the deviation as a percent of the full scale range, (i.e., 2.5 mV is $0.0125 \%$ FSR of a -10 V to +10 V range).
${ }^{3}$ User selectable with wire-wrap jumpers.
${ }^{4}$ The current loop specifications include the effects of the driving D/A converter.
${ }^{5} U_{p}$ to 11 V compliance is possible © 20 mA with $\mathrm{a}+18 \mathrm{~V}$ minimum loop supply.
${ }^{6}$ The reference is trimmed to within $0.02 \%$ accuracy at no load. Long term drift is less than 1/2LSB/1000 Hours operation. DAC accuracy is reduced with lower reference levels. Overall error is $0.1 \%$ with a 1 V external reference input.
${ }^{7}$ The memory map shows in detail where the data and control functions appear in memory.
${ }^{8}$ Power requirements shown are for RTI-1201-040 with 4 DACs and no Current Loop options. Power requirements for each additional pair of $V / I$ converters are also shown.
${ }^{9}$ The DC/DC converter option provides $\pm 15 \mathrm{~V}$ for the analog circuits from the SBC system's +5 V bus.
Specifications subject to change without notice.

## RTI-1201 ORDERING GUIDE

| MODEL <br> NUMBER | DESCRIPTION |
| :---: | :--- |
| RTI-1201-040 | Output Subsystem <br> With 4 DAC's |
| ACCESSORIES <br> OA08 | 4-20mA V/I Converter <br> (order 0,2 or 4) <br> DC/DC Converter ( $1+5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ ) |
| OA09 |  |

## MECHANICAL OUTLINE



MATING CONNECTIONS

|  | Mates to | Description |
| :--- | :--- | :--- |
| AC1551 | P3 or P5 <br> (Card Edge <br> Connector) | Solder Tail Connector <br> 20 pin, 0.1' centers <br> w/o connecting cable |
| AC1555 | P4 (Analog <br> Pin Connector) | Flat Cable Connector <br> 20 pin, 0.1" centers <br> with 2' color coded <br> cable attached ' |
| AC1556 | P3 or P5 <br> (Card Edge <br> Connector) | Flat Cable Connector <br> 20 pin, 0.1" centers <br> with $3^{\prime}$ color coded <br> cable attached |
|  |  |  | MULTIBUS ${ }^{T M}$ Intel Compatible Analog Input Subsystems MODEL RTT-1202

FEATURES<br>Complete Analog Input Subsystems for OEM Applications SBC-80, System-80, MDS, BLC-80 Compatible<br>Memory Mapped I/O Interface<br>Wire-Wrap Feature Selection<br>Data Acquisition:<br>Up to 32 Input Channels On-Board<br>Auto Scan Operation Mode<br>Input Fault Protection<br>Instrumentation Amplifier<br>Sample and Hold Amplifier<br>4-20mA Current Loop Inputs<br>12-Bit ADC (RTI-1202-R)<br>Interrupt Operation Mode<br>Memory Overlay - RAM and ROM Inhibit<br>Optional Single +5V Power

## GENERAL DESCRIPTION

The RTI-1202-R represents a complete cost-effective solution to $O E M$ applications. This analog input system is electrically and mechanically compatible with the Intel SBC-80 series of single board microcomputers. In addition, the RTI-1202 is compatible with the Intel MDS microcomputer development system, the National Semiconductor BLC-80 microcomputer board and many other MULTIBUS ${ }^{\text {TM }}$ compatible microcomputers.

The RTI-1202 offers on a single printed circuit board many features that significantly simplify interfacing microcomputers to real world analog signals. These analog input subsystems are versatile, easy to use and cost effective. All connections to the microcomputer are made by simply plugging the subsystem into the digital bus connector in the user's card cage. The analog signals are connected to the system via a printed circuit board connector.
The RTI-1202 analog input subsystem offers up to $\mathbf{3 2}$ channels of protected multiplexer input, a selectable gain instrumentation amplifier, a sample and hold amplifier, and a 12-bit A/D converter.

## INPUTS

The basic RTI-1 202-R offers 16 single-ended, 16 pseudo-differential, or 8 differential input channels (jumper selectable). Each input channel is fully protected to 20 volts beyond the supply voltages ( $\pm \mathrm{V}_{\mathrm{CC}} \pm 20 \mathrm{~V}$ ). The number of input channels can be expanded on board to 32 channels and off board to 256 channels.

The multiplexer outputs are connected to the inputs of a resistor programmable instrumentation amplifier. A single metal film or wire-wound resistor can be used to set the amplifier gain to any value between 1 and 1000. The instrumentation amplifier provides low level signal acquisition with a system CMRR (Common Mode Rejection Ratio) consistent with 12-bit resolution.


## A/D CONVERSION

The RTI-1202 comes with a high resolution 12-bit ADC ( $25 \mu \mathrm{~s}$ ). Data is made available to the microcomputer in a two byte format ( 8 LSB and 4MSB). For synchronization with external events, a TTL level sync signal can be hardwired to the P-3 edge connector to create an external convert command. A wire-wrap jumper offers the user a choice between autoscan operation and random channel addressing. In the autoscan mode each convert command automatically increments the multiplexer register to the next channel. After a channel is addressed, a built-in convert command delay provides ample time for the input signal to fully settle, before the A/D conversion.
In the memory mapped mode of operation, the user may opt to have the processor continue operation during each conversion, or halt the processor completely during the A/D conversion. The halt mode allows the operator to avoid jumping to an interrupt service routine to read the converted data. By simply addressing the selected channel as a location in memory, the data is automatically transferred to the processor at the completion of the A/D conversion. In the interrupt mode, the optional end of conversion signal sets the EOC bit in the status word, activating any one of eight jumper selectable interrupts. Upon recognition of the interrupt, the microcomputer branches to a service routine to read the converted data. At the end of the service routine the microcomputer continues with the mainline program operation. In addition to end of conversion interrupt and CPU hold, the user can simply loop to check the EOC status bit or wait a sufficient amount of time for the A/D conversion to take place. All four methods are available on this subsystem for maximum user flexibility. The converted data is available in either natural binary, offset binary, or two's complement code.

Standard
With Multiplexer Expander Option
Total Channel Addressing Capability Using On Board Logic
Multiplexer Switching Characteristics
Input Overvoltage Protection
Input Full Scale Range at Connector ${ }^{2}$
Current Loop Inputs
INSTRUMENTATION AMPLIFIER
Gain Range
Gain Equation
CMV Range
CMRR (dc to 100 Hz )
Input Impedance
Input Bias Current 0 to $+70^{\circ} \mathrm{C}$
Input Offset Current
0 to $+70^{\circ} \mathrm{C}$
Offset Error
Gain Error
Offset T.C.
Gain T.C.
Settling Time ${ }^{3}$
SAMPLE/HOLD AMPLIFIER
Aperture Delay
Aperture Width
Aperture Uncertainty
CONVERSION CHARACTERISTICS
Resolution
Conversion Time
Throughput Rate ${ }^{4}$
Nonlinearity Error
Nonlinearity T.C.
Noise Error
Overall Error
Output Codes ${ }^{1}$
THE FOLLOWING SPECIFICATIONS APPLY TO ALL BOARDS
POWER REQUIREMENTS
Without dc-de Converter
$+5 \mathrm{~V}, \pm 5 \%$
$+15 \mathrm{~V}, \pm 3 \%$
$-15 \mathrm{~V}, \pm 3 \%$
With de-dc Converter
$+5 \mathrm{~V} \pm 5 \% \quad 1100 \mathrm{~mA}$
MICROCOMPUTER INTERFACE
Digital Bus Connections
Type of Interface
Position in Memory
Memory Overlay (Inhibit)
TEMPERATURE RANGE
Operating $\quad 0$ to $+70^{\circ} \mathrm{C}$
Storage
MECHANICAL
Size
Board-Board Spacing
max Weight

16 Single Ended, 16 Pseudo-Differential, or 8 Differential ${ }^{1}$
32 SE, 32 PD or 16 Diff. ${ }^{1}$
256 Total
Break-Before-Make. All Channels Off When No Power Applied
$\pm\left(\mathrm{V}_{\mathrm{CC}}+20 \mathrm{~V}\right)$
10 mV FS to $\pm 10 \mathrm{~V}$ FS
16 Locations For User Installed Conversion Resistors
$1 \mathrm{~V} / \mathrm{V}$ to $1000 \mathrm{~V} / \mathrm{V}$
$\mathrm{G}=\left(1+\frac{20 \mathrm{k} \Omega}{\mathrm{R}_{\mathrm{G}}}\right)$
$\pm 10 \mathrm{~V}$ min
74 dB min
$>10^{8} \Omega$
$\pm 50 \mathrm{nA}$ max
$\pm 70 \mathrm{nA}$
$\pm 5$ nA max
$\pm 7 \mathrm{nA}$
Adjustable to Zero
Adjustable to Zero
$\pm\left(1+\frac{35}{\mathrm{G}}\right) \mu \mathrm{V} /{ }^{\circ} \mathrm{C}(\mathrm{RTI})$
$\pm 25 \mathrm{ppm}$ of $\mathrm{rdg} . /^{\circ} \mathrm{C}$ (RTI)
$15 \mu \mathrm{~s}$ max to $0.01 \%$

90 ns
20ns
5 ns

12 Bits
$25 \mu \mathrm{~s}$ max
40,000 Channels/sec
$\pm 1 / 2$ LSB typ, $\pm 1$ LSB $\max$
$\pm 3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
$\pm 1 / 4 \mathrm{LSB} \max (\mathrm{G}=1)$
$\pm 1$ LSB $\max (\mathrm{G}=100)$
$\pm 1$ LSB $\max (G=1) \pm 2 L S B \max (G=200)$
Bin, OBN, 2SC

## NOTES

'Selectable with wire wrap jumpers.
${ }^{2}$ The input range at the connector is the $A / D$ converter full scale input range divided by the gain of the instrumentation amplifier
${ }^{3}$ Settling time is for a 20 V step or any channel change at $\mathrm{G}=1$. Settling time will increase to $55 \mu \mathrm{~s}$ at $\mathrm{G}=1000$.
${ }^{4}$ The effective throughput rate is determined by the user's software data handling capability. The maximum throughput rate listed is exclusive
of the CPU interface operations which may or may not be completed during the subsystem's conversion time. In the CPU hold mode, the
user's software and interface time must be added to the conversion time to determine the maximum effective throughput rate.
Specifications subject to change without notice.


## FEATURES

RTI-1225 ANALOG INPUT/OUTPUT CARD<br>16 Single-Ended/8 Differential Input Channels 2 Output Channels<br>10-Bit A/D and 8-Bit D/A Resolution<br>RTI-1226 ANALOG INPUT CARD<br>16 Single-Ended/8 Differential Input Channels<br>10-Bit A/D Resolution<br>GENERAL<br>Low Cost<br>Single +5 V Power Requirement<br>Memory Mapped I/O<br>Compatible with All STD CPU Cards

## SERIES DESCRIPTION

Analog Devices' RTI-1225 series products handle analog inputs and outputs for STD Bus microcomputer systems. These subsystems provide a cost effective solution to interfacing with the analog world by minimizing the development time and providing low function cost.

The RTI-1225 combines both analog input and output functions on a single card, thus reducing components count. This design provides data acquisition of analog signals from 8 differential or 16 single-ended, jumper-selectable voltage inputs and 2 independent voltage outputs. Also included is a differential amplifier, a sample and hold circuit and a 10 -bit A/D converter (AD571). Throughputs of 25,000 channels per second is achievable. The analog output section consists of two 8-bit D/A converters. Each channel has a user selectable output range of 0 to $+10 \mathrm{~V}, \pm 5 \mathrm{~V}$ and $\pm 10 \mathrm{~V}$.


The RTI-1226 Analog Input Card provides the same analog functions as the RTI-1225, but does not include the two channels of 8 -bit analog output. An ideal choice when only analog inputs are required, this card can be configured for 0 to +10 V , $\pm 5 \mathrm{~V}$ and $\pm 10 \mathrm{~V}$ input ranges.
The RTI- 1225 series cards come complete with their own $\mathrm{dc} / \mathrm{dc}$ converters, allowing the cards to operate directly from the microcomputer's +5 V supply. Configured as a block of contiguous memory locations (memory mapped interface), these products simplify the task of interfacing STD Bus microcomputers to the real world.

For higher performance 12-bit resolution, please reference our RTI-1260 series products.

|  |  | INPUT |  | OUTPUT |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Card Type | Model No. | Channel <br> Capacity | A/D <br> Resolution | Channel <br> Capacity | D/A <br> Resolution |
| Analog Input/ <br> Output <br> Analog Input | RTI-1225 | 16SE/8D | 10 Bits | 2 | 8 Bits |

RTI-1225/1226 Function Chart

## SPECIFICATIONS

INPUT
Number of Input Channels 16 Single-Ended or 8 Differential (Jumper Selectable)
Input Overvoltage Protection ${ }^{1}$
Input Impedance
Input Current
Input Voltage Ranges ${ }^{2}$
Input/Output Connector
A/D Resolution
A/D Output Codes ${ }^{2}$
Instrumentation Amplifier Gain Range
A/D Conversion Time
System Throughput
Common Mode Voltage (CMV)
Common Mode Rejection (CMR)
Linearity
Differential Nonlinearity
Total System Error (Adjustable to Zero)
Temperature Coefficient
Gain
Offset
$\pm 35 \mathrm{~V}$ (Dielectrically Isolated)
$>10^{8} \Omega$
$\pm 50 \mathrm{nA}$
0 V to $+10 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}$
3M \#3493, 34 pin
10 Bits ( 1024 Counts)
Binary, Offset Binary, Two's Complement
1V/V
$25 \mu \mathrm{~s}$
25,000 channels/sec
$\pm 10 \mathrm{~V}$ min
60 dB
$\pm 1 / 2 \mathrm{LSB}$
$\pm 1 / 2$ LSB
$\pm 0.1 \%$ of FSR
$\pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ of FSR (Full Scale Range)
$\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ of FSR
OUTPUT (RTI-1225 Only)
Number of Output Channels
D/A Resolution
D/A Input Codes ${ }^{2}$
Output Voltage Ranges ${ }^{2}$
Output Settling Time
Nonlinearity
Differential Nonlinearity
Total Error (Adjustable To Zero)
Temperature Coefficient

## Gain

2

Offset $\quad \pm 30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
INTERFACE PARAMETERS
Compatibility Meets all electrical and mechanical
STD bus specifications
Implementation Memory mapped I/O, compatible
Address Selection
with all CPU types
5 contiguous bytes in a 16 byte block
jumper selectable in any one of 256
locations in 64 k of memory space

| POWER REQUIREMENT | $+5 \mathrm{~V} \pm 5 \%$ @ 750 mA (on-board dc/dc <br> converter generates an isolated $\pm 15 \mathrm{~V}$ <br> to power the data acquisition components) |
| :--- | :--- |
| TEMPERATURE 0 to $+70^{\circ} \mathrm{C}$ <br> Operation  <br> Storage  | $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| RELATIVE HUMIDITY | Meets or exceeds MIL-STD 202 Method 103 |

${ }^{1}$ Specification with power applied, $\pm 20 \mathrm{~V}$ with power off
${ }^{2}$ User selectable with wire-wrap jumpers.
Specifications subject to change without notice.

## ORDERING GUIDE

| ADI Model No. | Description | Used On |
| :--- | :--- | :--- |
| Cards | Analog Input/Output Card | - |
| RTI-1225 | Analog Input Card | - |
| RTI-1226 |  |  |
| Mating Connectors | 34 pin flat cable connector <br> AC1562 |  |
|  | Analog Input/Output | RTI-1225 |
|  | Analog Input | RTI-1226 |
| User's Manual** | User's Manual for |  |
| AC1564 | RTI-1225/1226 | - |

[^32] are available under this part number.

## FEATURES

Complete Analog I/O Systems for OEM Applications Motorola Micromodule and EXORcisor Compatible Memory Mapped I/O Interface
Convenient Address and Features Selection
12-Bit ADC
Direct Operation from $\pm 12 \mathrm{~V},+5 \mathrm{~V}$ Bus Power
Analog Input Subsystem RTI-1230
Up to 32 Input Channels
Each Input Channel Protected to $V_{c c}+20$ Volts
Software or Resistor Programmable Gain
Software Controlled EOC Interrupt
Auto Scan Capability
0-20mA Current Loop Input
Analog Combination I/O Subsystem RTI-1231
Same Analog Input Features Plus:
Two 12-Bit D/A Converters
4 Quadrant Multiplication
On-Board or External Reference Capability
Analog Output Subsystem RTI-1232
Four Independent 12-Bit Analog Outputs
Four Software Controlled, High Current Logic Driver Outputs
Optional 4-20mA Current Loop Converter Outputs
DAC and Logic Driver Reset
Remote Load Sensing

## SERIES DESCRIPTION

The RTI- 1230 series are complete 12 -bit analog I/O subsystems which are electrically and mechanically compatible with the Motorola EXORcisor Development System and Micromodule single board microcomputer. The series is comprised of an input only board (RTI-1230), an output only board (RTI-1232), and a combination I/O board (RTI-1231); each of which interfaces to the microcomputer as a block of 16 address locations (memory mapped interface). All data bus, control bus and address bus connections to the microcomputer are made by simply plugging the board into the computer card cage. The analog signals connect at the opposite board edge from the digital bus connector.
Many additional features and options reduce both the hardware and the software effort required to interface analog signals to the microcomputer, freeing the designer to spend more time and effort on his particular application.

## RTI-1230 ANALOG INPUT SUBSYSTEM

The basic function of the RTI-1230 input subsystem is to digitize analog signals and transfer the converted digital data to the microcomputer. The design includes protected input multiplexers, either a resistor-programmable-gain or a software programmable-gain instrumentation amplifier, a sample and hold amplifier, a 12 -bit analog to digital (A/D) converter (RTI-1230-R and RTI-1230-S) and the associated digital interface logic.


## RTI-1231 COMBINATION ANALOG I/O SUBSYSTEM

The RTI-1231 provides the same analog input functions as the RTI-1230 plus two channels of high resolution, 12-bit analog voltage output. The 12 -bit digital to analog converters are capable of full 4 quadrant multiplication. Four output voltage ranges can be jumper selected independently for each output channel, by using the on-board references.

## RTI-1232 ANALOG OUTPUT SUBSYSTEM

The RTI-1232 output subsystem provides 4 channels of 12-bit analog output and 4 high current, digital logic driver outputs. The four digital outputs are software controlled, open collector drivers capable of sinking 300 mA and sustaining voltages up to +30 V . They can be used to provide "ON/OFF" system functions for driving relays, solenoids, and valve control.
The DAG's used are 4 quadrant multiplying 12-bit DAC's. Each DAC input code and output range are jumper selectable.
The analog output channels can also be ordered with optional $4-20 \mathrm{~mA}$ current loop outputs ideal for use in process and industrial control applications. These high compliance voltage to current (V/I) converter modules (P/N 0A08) meet all the requirements of ISA-S50.1 compatibility of signal for Type 3, Class L, nonisolated $4-20 \mathrm{~mA}$ current loop transmitters.

ANALOG INPUT
Model Numbers - Input Boards: Combo I/O Boards:
Input Channels: Basic Board with On-Board Expansion with Off-Board Expansion
Input Range at Card Edge
Current Loop Inputs
Input Protection
Switching Characteristics
Instrumentation Amplifier Gain
Gain Range
CMV Range
CMRR (de to 500 Hz )
Input Settling Time $(G=1)$
Input Impedance
Input Bias Current
0 to $+70^{\circ} \mathrm{C}$
ADC Resolution
Conversion Time
Throughput Rate
ADC Input Ranges
ADC Output Codes
Nonlinearity Error
Offset Error
Offset TC (RTI)
Gain Error
Gain TC (RTI)
Noise Error ( $\mathrm{G}=1$ )
Overall Error ( $\mathrm{G}=1$ )
Overall Error
ANALOG OUTPUT
Modet Numbers -

-Same specifications as for RTI-1231-R.
Specifications subject to change without notice.

ANALOG TM-990/100M Texas Instruments
ompatible Analog I/O Subsystems MODELS RTI-1240, 1241, 1242, 1243

## FEATURES

Complete Analog I/O Subsystems T.I. 16-Bit TM-990/100M Compatibility Memory Mapped I/O Interface
12-Bit Resolution and Accuracy
Optional Single +5V Power
Wire Wrap Feature Selection
INPUT SUBSYSTEMS
256 Channel Expansion Capability
Input Overvoltage Protection
Software or Resistor Programmable Gain
Interrupt Operation Capability
Optional Analog Output Channels
Multiplexer Auto Increment
OUTPUT SUBSYSTEMS
8 High Current Logic Driver Outputs
4 or 8 Analog Output Channels
Detailed User's Guide

## SERIES DESCRIPTION

The RTI-1240 Series are complete, 12-bit resolution, analog I/O subsystems which are electrically and mechanically compatible with the Texas Instruments 16 -bit TM-990/100M single board microcomputer. The series is comprised of an input board, two output boards, and a combination I/O board; each of which interfaces to the microcomputer as a block of 8 or 16 address locations (memory mapped interface). All data bus, control bus and address bus connections to the microcomputer are made by simply plugging the board into the computer card cage. The analog signals connect at the opposite board edge from the digital bus connector.
Many additional capabilities, features and options are included to reduce both the hardware and the software effort required in interfacing analog signals to the microcomputer. The designer is then free to spend more time and effort on the particular application instead of on designing basic building block functions.

## RTI-1240 ANALOG INPUT SUBSYSTEM

The basic function of the RTI-1240 is to acquire signals and present them to the microcomputer in digital form. The design is comprised of a protected input multiplexer, either a resistor or a software programmable gain instrumentation amplifier, a sample and hold amplifier, a 12-bit A/D converter and the associated digital interface logic.

## INPUT MULTIPLEXER

The RTI-1240 is available with up to 32 single-ended/16 differential protected input channels on-board, and has the capability of off-board expansion to 256 channels using on-

board control logic. The multiplexer (MUX) channel can be randomly selected at the MUX word in the memory map. The MUX can also be incremented to the next channel upon receipt of a convert command. This auto increment feature is enabled by a software command to the setup word which allows scanning and random channel addressing to be mixed under software control.

## INSTRUMENTATION AMPLIFIER/SAMPLE AND HOLD AMPLIFIER

The RTI-1240 is available with two types of instrumentation amplifiers (IA) which provide 12-bit compatible CMRR and CMV specifications. The software-programmable-gain (1-2-4-8) IA provides dynamic range expansion through subranging as well as the flexibility of using different gain settings for each input channel to accommodate different signal levels. The resistor-programmable-gain IA may be used for input ranges from 10 mV F.S. to $\pm 10 \mathrm{~V}$ F.S. There is very little loss of speed and no degradation of linearity at high gains.
The sample and hold amplifier (SHA) allows sampling of high slew rate signals and is automatically switched to the hold mode upon receipt of a convert command. The RTI-1240 also has a built-in provision which delays the convert command to allow for input section settling following a gain change or channel change. For very high gain applications, the convert command delay can be increased either through software or by addition of a single resistor.
analog input
Model Numbers
Input Channels
Basic Board
Expansion: On-Board Off-Board
Input Range at Card Edge ${ }^{2}$
Current Loop Inputs ${ }^{3}$
Input Protection
Switching
Input Impedance
Input Bias Current
0 to $+70^{\circ} \mathrm{C}$
Instrumentation Amplifier
Gain Range
CMV
CMRR (dc- 500 Hz )
Input Settling Time ${ }^{4}$
ADC Input Ranges ${ }^{1}$

## Resolution

Conversion Time
Throughput Rate ${ }^{5}$
Output Codes ${ }^{1}$
Nonlinearity Error
Offset Error ${ }^{6}$
Gain Error ${ }^{6}$
Offset TC
Gain TC
Noise Error ${ }^{7}$
Overall Error @ G = $1^{8}$
SHA Aperture Delay
SHA Aperture Width
SHA Aperture Uncertainty

## ANALOG OUTPUT

Model Number
Output Channels
Resolution
Output Ranges ${ }^{1}$ (with on board Ref)
Output Current
Nonlinearity Error @ +10V Ref
Offset Error
Gain Error
Offset TC
Gain TC
Sertling Time ${ }^{8}$ (for 20 V step
Reference Range External ${ }^{4}$
Input Codes
Input Codes

## OTHER OUTPUTS

Type
Output Current Range ${ }^{10}$
Supply Voltage Range
Input Voltage Range
Offset Error
Gain Error
Offset TC
Gain TC
Nonlinearity Error
Settling Time
POWER REQUIREMENTS
Model Number
Without Optional dc-dc
$+15 \mathrm{~V} \pm 3 \%$
$-15 \mathrm{~V} \pm 3 \%$
$+5 \mathrm{~V} \pm 5 \%$
With de-dc Option $+5 \mathrm{~V} \pm 5 \%$
MECHANICAL (All Models) Size
Card Outline
Card Spacing
Operating Temperature
Storage Temperature

RTI-1241-R

16 SE, 16 PD, 8 Diff. ${ }^{1}$
32 SE, 32 PD, 16 Diff. ${ }^{*}$
256 Total
10 mVFS to $\pm 10 \mathrm{VFS}$
0 to $50 \mathrm{~mA}, 0$ to 20 mA , etc.
$\pm\left(\mathrm{V}_{\mathrm{CC}}+20 \mathrm{~V}\right)$
Break-Before-Make
$>10^{8} \Omega$
$\pm 50 \mathrm{nA}$ max
$\pm 70 \mathrm{nA}$
Resistor Programmable Gain

1. to $1000 \mathrm{~V} / \mathrm{V}$
$\pm 10 \mathrm{~V} \min$$\quad\left[\mathrm{G}=1+\frac{20 \mathrm{k}}{\mathrm{R}}\right]$

76 dB min
$15 \mu \mathrm{~s}$ max $(\mathrm{G}=1)$
$\pm 5 \mathrm{~V}, \pm 5.12 \mathrm{~V}, \pm 10 \mathrm{~V}, \pm 10.24 \mathrm{~V},+10 \mathrm{~V}$, $+10.24 \mathrm{~V}$
12 Bits
$25 \mu \mathrm{~s}$ max
40,000 Channels/sec
Binary, Offset Binary, Two's Complement
$\pm 1 / 2$ LSB typ ( $\pm 1$ LSB max)
Adj. to Zero
Adj. to Zero
$\pm(1+\underline{50}) \mu \mathrm{V} /{ }^{\circ} \mathrm{C}(\mathrm{RTI})$
$\pm 20 \mathrm{ppm}$ of $\mathrm{rdg} /{ }^{\circ} \mathrm{C}$ (RTI)
$\pm 1 / 4$ LSB max
$\pm 1$ LSB $\max$
90 ns
20ns
5ns

INPUT ONLY BOARDS
RTI-1240-R RTI-1240-S

| $*$ |  |
| :--- | :--- |
| $*$ | $*$ |
| $*$ |  |













*     * 
*     * 
* **


* **
*     * 
*     *         * 
*     * 


## OUTPUT ONLY BOARDS

| RTI-1242 | RTI-1243 |
| :--- | :--- |
| 4 | 8 |
| $*$ | $*$ |
| $*$ | $*$ |
| $*$ | $*$ |
| $*$ | $*$ |
| $*$ | $*$ |
| $*$ | $*$ |
| $*$ | $*$ |
| $*$ | $*$ |
| $*$ | $* * *$ |
| 8 Logic Drivers | $* * *$ |
| Open Collector | $*$ |
| 300mA sink @ 0.7 V | $* * *$ |
| +30 V max | $* * *$ |

NOTES
${ }^{1}$ User selectable by wire wrap jumpers.
${ }^{2}$ The full scale input signal range is the $\mathrm{A} / \mathrm{D}$ converter range divided by the gain of the instrumentation amplifier.
${ }^{3}$ The user may install one resistor per channel (SE or Diff) to convert the input current to the proper voltage range. Any input current span can therefore be accommodated.
${ }^{4}$ Input settling time applies to either a multiplexer channel change or a software controlled gain change. The settling time increases to $50 \mu \mathrm{~s}$ @ $\mathrm{G}=1000$.
${ }^{5}$ The effective throughput rate is determined by the user's software data handling capability. The max throughput rate listed is exclusive of the CPU interface operations which may or may not be completed during the subsystem's conversion time. In CPU hold mode, the user's sof tware and interface time obviously must be added to the conversion time to determine the maximum effective throughput rate.

- For any one programmable gain setting. Maximum offset shift of $\pm 1$ LSB or gain shift of $\pm 0.02 \%$ when using a programmable gain setting other than the one used during calibration.
' Noise error increases to $\pm 1 / 2 \mathrm{LSB} \max$ (@) $\mathrm{G}=8$ for the SPG models and to $\pm 1 \mathrm{LSB}$ (3) $\mathrm{G}=100$ for the RPG models.
${ }^{8}$ Overall error increased to $\pm 2 \mathrm{LSB}$ max $@ \mathrm{G}=8$ for the SPG models and $\pm 2$ LSB max e $\mathrm{G}=1000$ for the RPG models.
'Overall error increases to $0.1 \%$ @ $1 V$ external reference.
${ }^{10}$ The current loop load resistance range is $0 \Omega$ to $450 \Omega$ with a +15 V supply. A load resistance of $500 \Omega$ may be used with a +18 V supply.
*Same as for RTI-1241-R
**Same as for RTI-1241-S
***Same as for RTI-1 242
Specifications subject to change without notice.


## FEATURES

## Complete Analog I/O Subsystems

Digital Equip. Corp. 16-Bit LSI-11/2 and 11/23 Compatibility Memory Mapped I/O Interface
12-Bit Resolution and Accuracy
Single +5V Power Requirement
4.20 mA Current Loop I/O Capability

Convenient Wire Wrap Feature Selection
RTI-1250 Analog Input Subsystem
16 Input Channels - Expandable On-Board to 32 Channels
Input Overvoltage Protection to $\pm 35$ Volts
Resistor or Software Programmable Gain Amplifier
Software Control of Interrupt, Channel Scanning and External Trigger
RTI-1251 Analog I/O Subsystem
16 Input Channels and 2 12-Bit Analog Output Channels
Four Quadrant Multiplying DAC's
On-Board Reference
RTI-1252 Analog Output Subsystem
2- or 4-, 12-Bit Analog Output Channels
Field Expandable from 2 to 4 DAC Outputs
4 High Current Digital Logic Drivers
Optional 4 -20mA Current Loop Outputs
Selectable DAC and Logic Driver Reset

## SERIES DESCRIPTION

The RTI-1250 Series products are complete, 12-bit resolution, analog I/O subsystems which are electrically and mechanically compatible with the Digital Equipment Corp. LSI-11, LSI-11/2, and LSI-11/23 single board microcomputers. The series is comprised of an input only board, an output only board, and a combination I/O board; each of which interfaces to the microcomputer as a block of 4 address locations (memory mapped interface). All bus connections to the microcomputer are made by simply plugging the board into the computer card cage. The analog signals connect at the opposite board edge from the digital bus connector.
Many additional capabilities, features and options are included to reduce both the hardware and software effort required to interface. analog signals to the microcomputer.

## RTI-1250 ANALOG INPUT SUBSYSTEM

The basic function of the RTI-1250 is to convert analog signals into a digital format and to present this digital data to the microcomputer. The design includes a protected input multiplexer for switching up to 32 single-ended inputs, either a software or resistor programmable gain instrumentation amplifier, a sample and hold amplifier, a 12-bit A/D converter and the associated digital interface logic.


## INPUT MULTIPLEXER

The RTI-1250 is available with up to 32 single-ended/16 differential protected input channels on board. The multiplexer (MUX) channel can be randomly selected by writing to the MUX ADDRESS BYTE in the memory map. Also, in the AUTO MUX INC mode the MUX can be automatically incremented to the next channel following the receipt of a convert command. This auto increment feature is enabled by a software command which allows sequential scanning and random channel addressing to be mixed under software control.

## INSTRUMENTATION AMPLIFIER/SAMPLE AND HOLD AMPLIFIER

The RTI-1250 is available with two types of instrumentation amplifiers (IA) which provide 12-bit compatible CMRR and CMV specifications. The software-programmable-gain (1-2-48) IA provides dynamic range expansion through subranging as well as the flexibility of using different gains for each input channel to accommodate different signal levels. The resistorprogrammable gain IA may be used for input ranges from 10 mV F.S. to $\pm 10 \mathrm{~V}$ F.S.
The sample and hold amplifier (SHA) allows sampling of high slew rate signals and is automatically switched to the hold mode upon receipt of a convert command. The RTI-1250 also has a built-in provision which delays the convert command to allow the input section to fully settle following a gain change or channel change. For very high gain applications, the convert command delay can be increased either through software or by addition of a single resistor.


## NOTES:

- User selectable by wire-wrap jumpers.
${ }^{2}$ The full scale input signal range is the A/D converter range divided by the gain of the instrumentation amplifier.
${ }^{3}$ The user may instal! one resistor per channel ( 4 max with RTI-1251, 8 max with RTI-1250) to convert the
input current to the proper voltage range. Any input current span can therefore be accommodated.
- This time can overlap A/D conversion period. The settling time increases to $50 \mu \mathrm{~s} @ \mathrm{G}=1000$.
'The effective throughput rate is deternined by the user's software data handling capability. The max throughput rate listed is exclusive of the CPU interface operations which may or may not be completed during the subsystem's conversion time. The user's software and interface time must be added to the conversion time to determine the maximum effective throughput rate.
- For any one programmable gain setting, maximum offset shift of $t 1$ LSB or gain shift of $\mathbf{~} 0.02 \%$ when using a programmable gain setting other than the one used during calibration.
${ }^{\prime}$ Noise error increased to $\pm 1 / 2 \mathrm{LSB} \max @ \mathrm{G}=8$ for the SPG models and to $\pm 1 \mathrm{LSB} @ \mathrm{G}=\mathbf{1 0 0}$ for the RPG modeis. ${ }^{\circ}$ Overall error increases to $\pm 21 \mathrm{SB}$ max © $\mathrm{G}=8$ for the SPG models and $3 L S B$ max $Q \mathrm{G}=500$ for the PPG models.
'The current loop load resistance range is $0 \Omega$ to $450 \Omega$ with a +15 V supply. A load resistance of $500 \Omega$ may be used with $>+18 \mathrm{~V}$ supply.
${ }^{0}$ Temperature coefficients are specified for the $\pm 10 \mathrm{~V}$ full scale range
The on board references are also available at the card edge. Users must limit any current load to less than 2 mA .
External reference inputs have an input impedance of greater than $5 \mathrm{k} \Omega$.
${ }^{12}$ Specified for $\mathrm{V} / \mathrm{I}$ module only ( $\mathrm{P} / \mathrm{N}$ OA08)

FEATURES
RTI-1260 ANALOG INPUT CARD
32 Single-Ended/16 Differential Channels
User Configurable Gains of 1 to 1000
12-Bit Resolution
RTI-1262 ANALOG OUTPUT CARD
4 Analog Output Channels
12-Bit Resolution
Optional $\mathbf{4 - 2 0 m A}$ Current Loop Outputs
GENERAL
Low Cost
Single +5 V Power Requirement
Memory Mapped I/O
Compatible with All STD CPU Cards

## SERIES DESCRIPTION

Analog Devices RTI-1260 series products handle analog inputs and outputs for STD Bus microcomputer systems. These subsystems provide a cost effective solution to interfacing with the analog world by minimizing the development time, providing high performance specifications and predictable results.

The RTI-1260 Analog Input Card provides data acquisition of analog signals from 32 single-ended or 16 differential voltage inputs. User configured gains of 1 to 1000 allow effective input ranges from 10 millivolts to 10 volts. The ability to sample millivolt level signals allows the RTI-1260 to be used for reading strain gages and thermocouples. The 12 bits of resolution is provided using our own A/D converter (AD574). Throughputs of 25,000 channels per second are achievable at a gain of 1 .


The RTI-1262 Analog Output Card provides four independent output channels of analog voltage. In addition, two channels can be configured for $4-20 \mathrm{~mA}$ outputs by adding two voltage to current converters. This product is ideal for process control applications.
The RTI-1260 series boards come complete with their own $\mathrm{dc} / \mathrm{dc}$ converter, allowing the boards to operate directly from the microcomputer +5 V supply. Configured as a block of contiguous memory locations (memory mapped interface), the products simplify the task of interfacing STD Bus microcomputers to the real world.
For low cost, 10-bit resolution, please reference our RTI1225 series products.


RTI-1260/1262 Function Chart

ORDERING GUIDE

| ADI Model No. | Description | Used On |
| :--- | :--- | :--- |
| Cards <br> RTI-1260 <br> RTI-1262 | Analog Input Card <br> Analog Output Card | - |
| Accessories <br> OA08 | V/I converter provides 4-20mA output <br> from D/A. One required per channel. <br> Multiplexer Expansion Kit expands <br> channel capacity from 16SE/8D to | RTI-1262 (2 max) |
| OA10 | 32SE/16D. One required per board. | RTI-1260 |
| Mating <br> Connectors <br> AC1553 | 50 pin flat cable connector with 3' <br> color coded cable. | Analog Input |
| AC1554 | 26 pin flat cable connector with 3' <br> color coded cable | Analog Output |
| AC1563 Manual* |  |  | | User's Manual for RT1-1260/1262 |
| :--- |

[^33]
## RTI-1260 ANALOG INPUT CARD



RTI-1262 ANALOG OUTPUT CARD

${ }^{1}$ User selectable with wire-wrap jumpers.
${ }^{2}$ Solder in option, +16 V to +30 V loop power required.
Specifications subject to change without notice.

# Measurement-and-Control Subsystems 

FEATURES<br>\section*{Analog Inputs}<br>Thermocouples, RTDs, Strain Gages, AD590s<br>High and Low Level Voltages, Current Loops $\pm 1000 \mathrm{~V}$ Isolated and Nonisolated<br>Analog Outputs<br>Voltage and Current $\pm 1000 \mathrm{~V}$ Isolated and Nonisolated<br>Digital Inputs/Outputs Contact Closures<br>ac and dc Signals (High and Low Level)<br>Microcomputer Based<br>Linearization, Unit Conversion, Limit Checking Powerful Command Set<br>Serial Communications<br>20 mA or RS-232C<br>Integral Power Supply<br>ac or +24 V dc

## GENERAL DESCRIPTION

The $\mu$ MAC- 4000 Measurement and Control System is a complete, low cost solution designed to simplify process to computer interface in a wide range of industrial automation applications.
The $\mu$ MAC- 4000 offers an unprecedented set of hardware and software capabilities that can be easily tailored to virtually any automation application. Modular design permits expansion within the system and the flexibility to accept a variety of analog and digital input and output functions.
The $\mu$ MAC- 4000 is optimized for high performance measurement and control. Analog inputs handling capability offers reliable operation in harsh, electrically noisy, industrial environments. The high performance is assured by high quality signal conditioning featuring input protection, $\pm 1000 \mathrm{~V}$ channel-to-channel and input-to-output isolation, high common mode rejection, filtering, low drift amplification and 13 -bit $A / D$ conversion. A unique plug-in module approach allows the selection of standard signal conditioning modules for direct connection to a wide range of sensors. The $\mu \mathrm{MAC}-4000$ scales, linearizes and converts the input data to engineering units.
Both analog and digital control capability is provided by the $\mu$ MAC-4000 system. Analog outputs feature 12-bit resolution, voltage and $4-20 \mathrm{~mA} / 0-20 \mathrm{~mA}$ current outputs with $\pm 1000 \mathrm{~V}$ isolation, as well as increment/decrement and bumpless transfer for precise control in either manual or computer mode. Digital I/O offers direct interface to contact closures, TTL levels or high level ac and dc voltages.
The $\mu \mathrm{MAC}-4000$ system is designed to operate with any host computer which has a 20 mA or RS- 232 C serial port. The $\mu$ MAC4000 can be either used as a local front end or located up to 10,000 feet from the host. A powerful command set is included in the $\mu$ MAC's firmware which allows control via the serial interface bus. Once the command is executed, the results are transmitted back to the host in an ASCII format-at speeds up to 9600 baud.

The $\mu \mathrm{MAC}-4000$ system requires either ac line power or +24 V dc. Circuitry is provided to detect intermittent ac power losses

and switch automatically to an external battery backup mode.
A wide variety of packaging options are available to match user requirements. These options include single board enclosures, card cage/rack mounting or NEMA enclosures.

## APPLICATIONS

The $\mu$ MAC- 4000 is a versatile, self-contained measurement and control system designed for a broad range of industrial and laboratory applications. It is extremely useful in both control room and remote locations where monitoring and control of temperature, pressure, flow, analog and digital signals are required.

## DESIGN FEATURES AND USER BENEFITS

Ease of Use: Direct sensor interface via screw terminal connectors, output in engineering units, powerful command set, make the $\mu M A C-4000$ extremely easy to use.
Integral Signal Conditioning: High quality signal conditioning provides input protection and isolation, cold junction compensation for thermocouples, RTD excitation, and sensor linearization and scaling, eliminating the need for expensive external signal conditioning.
High Noise Rejection: The $\mu$ MAC- 4000 preserves high system accuracy in electrically noisy environments, providing excellent common mode and normal mode noise rejections and RFI/EMI immunity.

Control Capability: Analog and digital outputs are provided to control motor speeds, dictate valve positions and drive actuators.
Features such as isolation, bumpless transfer and DAC readback are included in the design.
Expandability: Expansion capability to 384 analog input channels, 256 analog output channels, 1088 digital inputs and 1088 digital outputs on one 20 mA serial line using the $\mu \mathrm{MAC}-4000$ with expander boards.


Figure 1. Measurement and Control Concept
The $\mu M A C-4000$ system consists of a family of cards providing the measurement and control functions through interfaces to analog and digital inputs and outputs and the host computer.

## $\mu$ MAC-4000 SERIES

The $\mu$ MAC -4000 series consists of: the $\mu$ MAC- 4000 Master Board, the $\mu$ MAC-4010 Analog Input Expander, the $\mu$ MAC-4030 Analog Output Expander, the $\mu$ MAC-4040 Digital I/O Expander, and the $\mu \mathrm{MAC}-4020$ High Level Digital I/O Subsystem. Designed to provide maximum flexibility, it allows you to select only the functions which are required.

## SYSTEM CONFIGURATION

A typical configuration can consist of a single $\mu$ MAC-4000 Master Board which accepts 4,8 , or 12 analog inputs and includes 8 digital inputs and 8 digital outputs. A multiple board configuration (cluster) consists of one $\mu \mathrm{MAC}-4000$ Master Board and up to six Expander Boards. A $\mu \mathrm{MAC}-4000$ Master Board must reside in each cluster since it contains the communications and intelligence.

|  | Number of Channels |  |
| :--- | :---: | :---: |
|  | Single $\mu$ MAC-4000 <br> Master Board | Maximum <br> per <br> Cluster |
| Analog Input | 4,8, or 12 | 48 |
| Analog Output | 0 | 32 |
| Digital Input | 8 | 136 |
| Digital Output | 8 | 136 |

## - Table 1. I/O Capability

A network using up to 8 clusters in a multidrop configuration allows your computer to monitor and control 640 analog and 2176 digital points or varying combination of both types.

## COMMUNICATIONS

The $\mu \mathrm{MAC}-4000$ system is designed to operate with any host computer or terminal which has a 20 mA or RS-232C port. A


Party Line Connection (Multidrop)


Figure 2. $\mu M A C$ System Configuration
full duplex UART is used to receive and transmit data of selectable baud rates from 110 to 9600 and distances up to 10,000 feet ( 3048 M ). The $\mu$ MAC's serial link allows use of either the party line (multidrop) or radial (point-to-point) system configuration as shown in Figure 2. The party line connections consist of two twisted pairs of wires and provides substantial cost reductions in wiring and cabling. The RS-232C port includes the control lines (RTS, DTR and CTS) which allow connection to a modem for long distance communication.

## POWER

Each $\mu$ MAC- 4000 series board can be powered from either ac line or +24 V dc power or both. On-board circuitry detects intermittent ac power losses and automatically switches to an external battery backup mode.

## PACKAGING

To facilitate easy installation, single board enclosures, card cages and $19^{\prime \prime}$ rack mounts are available. These $91 / 2^{\prime \prime} \times 13^{\prime \prime}$ boards can also be installed in sealed industrial cabinets (NEMA enclosures) if the environmental conditions require this type of packaging. (Contact factory for installation guidelines.)

## $\mu M A C-4000$ MASTER BOARD

## FEATURES

4, 8 or 12 Analog Input Channels
Mix and Match Capability
Integral Signal Conditioning: $\pm 1000 \mathrm{~V}$ CMV, 160 dB CMR
13-Bit A/D Converter
8 Digital Inputs/8 Digital Outputs

## GENERAL DESCRIPTION

A basic building block in the $\mu \mathrm{MAC}-4000$ system, the $\mu \mathrm{MAC}-4000$ contains the unique combination of sensor signal conditioning, analog multiplexing, analog to digital conversion, digital I/O and serial communication all on a single circuit board. A plug-in module approach allows selection of standard signal conditioning modules for direct connection to a wide range of analog inputs (see Table 2).

## $\mu M A C-4010$ ANALOG INPUT EXPANSION

The $\mu$ MAC-4010 Analog Input Expander Board offers low cost channel expansion capability by operating as a slave to the $\mu \mathrm{MAC}$ 4000 Master Board. The same input modules are used to provide mix and match capability along with 4,8 or 12 analog input channels per board.

| Input | Resolution | Accuracy |
| :--- | :--- | :--- |
| Thermocouples Type J, K, T,S | $0.1^{\circ} \mathrm{C}$ | $\pm 1.3^{\circ} \mathrm{C}$ |
| RTDs $100 \Omega$ Platinum | $0.05^{\circ} \mathrm{C}$ | $\pm 0.3^{\circ} \mathrm{C}$ |
| Solid State Temperature Sensors <br> AD 590 or AC2626 | $0.1^{\circ} \mathrm{C}$ | $\pm 0.2^{\circ} \mathrm{C}$ |
| Strain Gage Transducers <br> $\pm 30 \mathrm{mV}, \pm 100 \mathrm{mV} \mathrm{Spans}$ | $0.025 \%$ of Span | $\pm 0.01 \%$ of Span |
| Low Level dc Voltages <br> $\pm 25 \mathrm{mV}, \pm 50 \mathrm{mV}, \pm 100 \mathrm{mV}$ | $6 \mu \mathrm{~V}$ | $\pm 0.005 \%$ of FS |
| High Level dc Voltages <br> $\pm 1 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}$ | $250 \mu \mathrm{~V}$ | $\pm 0.1 \%$ of FS |
| DCurrents <br> 0 to $\pm 1 \mathrm{~mA}, 0$ to <br> $\pm 20 \mathrm{~mA}, 4-20 \mathrm{~mA}$ |  |  |

Table 2. $\mu$ MAC-4000, $\mu$ MAC-4010 Input Type, Resolution and System Accuracy

## SPECIFICATIONS ( $\mu$ MAC-4000, $\mu$ MAC-4010)

| ANALOG INPUTS |  |
| :--- | :--- |
| Channel Capacity |  |
| up to 12 channels (differential) per board |  |
| Common Mode Voltage | $\pm 1000 \mathrm{~V}$ |
| Common Mode Rejection | 160 dB |
| Normal Mode Rejection | 86 dB |
| A/D Converter | 13 -Bit Dual Slope (12 Bits plus Sign) |
| Conversion Rate | 15 or 30 Conversions per second |
| DIGITAL INPUTS |  |
| Number <br> Isolation | 8 channels per board |
| Compatiblity | $\pm 300 \mathrm{~V}$ pk |
| DIGITAL OUTPUTS | TTL signals or contact closures |
| $\quad$ |  |
| Number |  |
| Compatibility | 8 channels per board |
|  | TTL signals |

## $\mu$ MAC-4030 8-CHANNEL, ANALOG OUTPUT EXPANDER BOARD <br> FEATURES <br> 12-Bit Resolution <br> Voltage or Current Output ( $\pm 1000 \mathrm{~V}$ Isolation) <br> Bumpless Transfer <br> Increment/Decrement for Back-Up Control <br> Programmable Slew Rate

## GENERAL DESCRIPTION

The $\mu$ MAC-4030 is an eight channel analog output expander which provides the $\mu \mathrm{MAC}-4000$ system with digital to analog capability. It contains eight independent 12 -bit $\mathrm{D} / \mathrm{A}$ converters with optional $4-20 \mathrm{~mA} / 0-20 \mathrm{~mA}$ isolated current loop outputs for proportional controllers, valves, actuators, or strip chart recorders. The analog outputs are programmed in engineering units using the $\mu \mathrm{MAC}-4000$ command set and include features such as increment/decrement for back-up control and programmable slew rates.
This expander board is designed for applications requiring analog output control or display purposes such as indicators, recorders, valve positioners, servo mechanisms and motors.

## SPECIFICATIONS ( $\mu$ MAC-4030)

| Output Voltage Range | Resolution | Accuracy |
| :--- | :--- | :--- |
| 0 to +5 V | 1.22 mV | $\pm 0.1 \%$ |
| 0 to +10 V | 2.44 mV | $\pm 0.1 \%$ |
| $\pm 5 \mathrm{~V}$ | 2.44 mV | $\pm 0.1 \%$ |
| $\pm 10 \mathrm{~V}$ | 4.88 mV | $\pm 0.1 \%$ |
| Output Current Range | Resolution | Accuracy |
| 0 to 20 mA | $5.3 \mu \mathrm{~A}(0.026 \%)$ | $\pm 0.1 \%$ |
| 4 to 20 mA | $5.3 \mu \mathrm{~A}(0.033 \%)$ | $\pm 0.1 \%$ |
|  |  |  |
| Output Protection | 130 V rms |  |
| Isolation (Input to Output) | $\pm 1000 \mathrm{~V}$ rms |  |

## $\mu M A C-4040$ 64-CHANNEL, DIGITAL I/O EXPANDER BOARD <br> FEATURES <br> 32 Digital Inputs <br> 32 Digital Outputs <br> $\pm 300 \mathrm{~V}$ Peak Optical Isolation on Digital Inputs

## GENERAL DESCRIPTION

The $\mu$ MAC-4040 is a 64 -channel, Digital I/O Expander which provides reliable, solid state digital I/O expansion to $\mu$ MAC-4000. Each board can accommodate 32 digital inputs and 32 digital outputs.

## SPECIFICATIONS ( $\mu$ MAC-4040)

| Digital Inputs |  | Digital Outputs |  |
| :--- | :--- | :--- | :--- |
| Number | 32 Channels | Number | 32 Channels |
| Isolation | $\pm 300 \mathrm{Vpk}$ | Compatibility | TTL Signals |
| Compatibility | TTLSignals or |  |  |

## $\mu$ MAC-4020 16-CHANNEL, SOLID STATE DIGITAL I/O SUBSYSTEM <br> FEATURES <br> Interface to High Level Signals (ac or dc) <br> 2500V ac Optical Isolation <br> Industrial Type Barrier Strip Connections <br> GENERAL DESCRIPTION

The $\mu$ MAC-4020 is a 16 -channel, digital I/O subsystem which provides a reliable solid state opto-isolated interface between the $\mu$ MAC-4000, $\mu$ MAC-4010 or $\mu$ MAC-4040 and process I/O. This subsystem increases the $\mu$ MAC-4000's capability to monitor ac or dc voltages and controls ac and dc loads.

|  | Type | Voltage Range |
| :--- | :--- | :--- |
| AC | Input Voltage | $90 \mathrm{~V}-140 \mathrm{~V}$ <br> $180 \mathrm{~V}-280 \mathrm{~V}$ <br>  <br>  <br>  <br> Output Voltage <br>   <br>  <br>  <br> $24 \mathrm{~V}-280 \mathrm{~V}$ <br> DC |
|  | Input Voltage | $10 \mathrm{~V}-32 \mathrm{~V}$ <br>  |

Table 3. Digital I/O Module Selection ( $\mu$ MAC-4020) SYSTEM CONTROL

## Command Set

It is extremely easy for any host computer or terminal to communicate with the $\mu \mathrm{MAC}-4000$ using a simple, yet powerful command set resident in the $\mu \mathrm{MAC}-4000$ firmware. The host can delegate measurement and control operations to the $\mu$ MAC by sending a command on the serial interface line. The $\mu$ MAC accepts protocol commands for gathering analog and digital data, setting analog outputs and digital bits, activating channels and setting analog input limits. Examples of these commands are listed below.

| Command | Function |
| :---: | :---: |
| CHANNELn | Transmit channel $n$ data. |
| SCAN $n$,m | Transmit channel $n$ through channel mdata. |
| SETp,b | Set digital output bit b of port p . |
| LIMIT n , LL, HL | Sets "HI" and "LOW" limits of channeln. |
| SDAC n,v | Set channel $n$ to analog value $v$. |

## Protocols

Two serial protocols can be used with the $\mu$ MAC- 4000 . The "T" protocol is designed for use with CRT and TTY terminals where familiarization, debugging, system calibration and manual control is required. Simple "English-like" commands are used with this protocol. The "C" protocol is designed for use with computers and controllers where communication efficiency, reliability and adaptability to a wide variety of hosts is required.

## "T" Protocol Command

SCAN 0,2
This command requests the $\mu \mathrm{MAC}$ to transmit the latest data for channel 0 through 2.

```
"T" Protocol Reply
    CH0 = +0025.4 CH1 = +0653.5 CH2 = +0085.2
```

If thermocouples were connected to these channels, the data is in terms of ${ }^{\circ} \mathrm{C}$ or ${ }^{\circ} \mathrm{F}$.
"C" Protocol Command

"C" Protocol Reply


This reply message contains a $\mu \mathrm{MAC}-4000$ status and data from the three input channels selected. The $\mu \mathrm{MAC}-4000$ has scaled, linearized and converted the input data to engineering units.

## HOST COMPATIBILITY

The $\mu$ MAC's simplified ASCII-based protocol can be easily accommodated by a wide range of host computers. As long as RS-232C or 20 mA communication ports are available, the $\mu \mathrm{MAC}$ 4000 system can be used as a local front end or remote measurement and control peripheral. The $\mu \mathrm{MAC}$ command set and protocol are easy-to-use, whether you're programming in a high level, assembly or machine language. Typical examples of host computers are listed below:

| Microcomputers from- | Intel, DEC, National, Motorola, Mostek, <br> TI, Pro-Log, etc. |
| :--- | :--- |
| Minicomputers from- | DEC, Data General, HP Modcomp, <br> IBM, ADI, etc. |
| Personal/Professional <br> Computers from- | HP, Apple, IBM, Cromemco, <br> Radio Shack, etc. |

## DEVELOPED SOFTWARE PACKAGES

## RSX-11 Based Systems <br> HP-85 <br> APPLE II

FEATURES

## Reduce Software Development Time High Level Subroutines <br> Assume all Communication Responsibility (Checksum Generation and Checking, Timeouts, Status Checking) <br> Commented Source Code to Allow Modifications Include Application Programs

## GENERAL DESCRIPTION

To minimize software development efforts, Analog Devices offers several software packages designed specifically for popular mini and microcomputers. These software packages convert all $\mu \mathrm{MAC}-4000$ commands to high level callable subroutines and unburden the user from having to write communication software.

## LICENSING AGREEMENT

Analog Devices offers a liberal licensing agreement giving unlimited use of software support packages in development of programs for the $\mu \mathrm{MAC}-4000$. Analog Devices' only restriction limits the distribution of source codes to a third party.

## MACSYM Measurement \& Control Systems

## MACSYM 2 - MINICOMPUTER CONTROL SYSTEM



MACSYM 2 is a fully integrated Measurement And Control SYsteM developed specifically to acquire, reduce, store, present, and output real-time information in laboratory, process control, and discrete manufacturing applications. From architecture and packaging, to software and documentation, the system is human engineered to minimize the time and experience required to configure, hook-up, program, and operate in your environment.
The complete MACSYM 2 system with integral signal conditioning is packaged in a compact desktop unit - rack mount optional. The basic system includes a high speed 16 -bit processor, keyboard, display, tape cartridge storage, and data acquisition subsystem. Our large library of Analog/Digital Input/Output (ADIO^) cards let you configure a system to your exact requirements.

Anyone can configure a MACSYM 2 for a particular application. Just plug the appropriate ADIO cards into any of the 16 card slots provided in MACSYM 2's chassis. Then, connect your external signals directly to the cards, or to screw type terminal boards. System operation is equally simple. There is no need for prior software experience or a separate development system. Write your own application programs immediately in MACBASIC, a multitasking real-time BASIC optimized specifically for measurement and control.

The Central Processor Unit is a 16 -bit, general purpose, digital minicomputer, built on Schottky TTL and integrated injection logic, bit-slice technology for optimum speed and low power consumption. The processor's instruction set is near-ideal for measurement and control applications. Special features include byte manipulation instructions and floating point mathematics.
MACSYM 2's fully buffered RAM memory is expandable to 128 K bytes. Memory backup power is provided in the event of a power failure.
The ADIO Controller serves as the MACSYM 2's data acquisition subsystem. It interfaces the ADIO cards and the CPU. It shares its central analog to digital conversion system with all ADIO cards to reduce overall system size, complexity, and cost.
This unique dual bus architecture provides a conventional computer bus for communication between the CPU, memory and high speed peripherals, and an ADIO Bus for interfacing the ADIO cards to the ADIO Controller. The ADIO Bus is isolated from the noisy, high speed processor bus for high quality analog measurements.
The MACSYM 2 serves as its own stand-alone terminal. It features a full ASCII keyboard and a CRT display. Display format ( 16 lines of 32 characters, or 16 lines of 64 characters) is a keyboard selectable option.
System options include:

- Intelligent CRT Terminal
- Remote CRT Monitor
- Printers
- Single and Dual 8" Floppy Disk Drives
- 9-Track Tape Unit
- Graphics Terminal
- Plotter
- Expansion Chassis
- Nema 12 Cabinet
- IEEE-488, RS-232, 20mA Current Loop Interfaces

| SPECIFICATIONS |  | Display |  |
| :---: | :---: | :---: | :---: |
| Central Processor Unit |  | Integral CRT | $5^{\prime \prime}(12.7 \mathrm{~cm})$ diagonal |
| Architecture | 16-Bit CPU with hardware | Format | 16 lines of 32 or 64 characters |
|  | floating point | Remote CRT | (Optional) one RS-17075 $\Omega$ |
| Memory | Up to 128 K bytes RAM |  | connector provided |
| System Control Card |  | Keyboard | Full ASCII keyboard (Upper Case) |
| Real-Time Clock | 24 Hr . with 10 ms resolution | Cartridge Drive Unit |  |
| Power Monitor |  | Cartridge | $3 \mathrm{M} \mathrm{DC} \mathrm{100A} \mathrm{data} \mathrm{cartridge}$ |
| Console Serial Interface | RS-232 or 20 mA current loop,110-9600 Baud | Capacity | 60 k bytes |
|  |  | System Console |  |
| ADIO Controller |  | I/O Card Slots | 16 cards per chassis |
| Resolution | 12 Bit | Overall Size (with Keyboard) | $9.5{ }^{\prime \prime} \mathrm{H} \times 17.5^{\prime \prime} \mathrm{W} \times 32.5$ " D |
| Conversion Time | $25 \mu \mathrm{~s}$ |  | $(24.13 \mathrm{~cm} \times 44.5 \mathrm{~cm} \times 82.55 \mathrm{~cm})$ |
| Input Range | $\pm 10 \mathrm{~V}$ | Weight | $85 \mathrm{lbs}(38.25 \mathrm{~kg})$ with 16 |
| Software Programmable |  | Weight | ADIO cards |
| Gain | $1,2,4,8$ (more gain available on ADIO cards) | Operating Temperature | $41^{\circ} \mathrm{F}-104{ }^{\circ} \mathrm{F}\left(5^{\circ} \mathrm{C}-41^{\circ} \mathrm{C}\right)$ |
|  |  | Relative Humidity | Up to $90 \%$ noncondensing |
| Sample and Hold | 90 ns max aperture time | Input Power | 115 V ac, $230 \mathrm{Vac} \pm 10 \%, 50 / 60 \mathrm{~Hz}$ |
| *A complete selection of ADIO | ds appears on page II-19-4. |  | 575 Watts max |

Display
Integral CRT
Format
Remote CRT
Keyboard
Cartridge Drive Unit
Cartridge
Capacity
System Console
I/O Card Slots
Overall Size (with Keyboard) $9.5^{\prime \prime} \mathrm{H} \times 17.5^{\prime \prime} \mathrm{W} \times 32.5^{\prime \prime} \mathrm{D}$
$(24.13 \mathrm{~cm} \times 44.5 \mathrm{~cm} \times 82.55 \mathrm{~cm})$
$85 \mathrm{lbs}(38.25 \mathrm{~kg})$ with 16
ADIO cards
$41^{\circ} \mathrm{F}-104^{\circ} \mathrm{F}\left(5^{\circ} \mathrm{C}-41^{\circ} \mathrm{C}\right)$
Up to $90 \%$ noncondensing
115 V ac, 230 V ac $\pm 10 \%, 50 / 60 \mathrm{~Hz}$ 575 Watts max

## MACSYM 10 - COMPUTER CONTROL FOR INDUSTRY



MACSYM 10 is a stand-alone real-time computer control system developed specifically for industrial applications requiring signal conditioning, data collection, computation and control.
Ruggedized packaging and PROM base system and user software ensure reliability in a factory floor environment.
You can incorporate complicated control equations into your application using the MACSYM 10 . It combines a 16 -bit minicomputer with hardware floating point and a multitasking operating system. Write your application programs in MACBASIC, a multitasking real-time BASIC expanded and optimized specifically for measurement and control. The MACSYM 10 can also run previously developed MACSYM 2 software.
The MACSYM 10 uses the same dual bus structure, CPU, and ADIO controller as the MACSYM 2. This architecture minimizes overall system size, complexity and cost while ensuring high quality analog measurements.

Configuring the MACSYM 10 for specific applications is easy. Select the measurement and control functions you need from our extensive family of Analog/Digital Input/Output (ADIO*) cards, plug them into the MACSYM 10, connect your sensors and actuators to convenient screw terminals, and the system is ready to go.
All system software can be stored in PROM. There is space for up to 40 K bytes of user PROMs (type 2732). Software is loaded from PROM into RAM and executed out of RAM. Battery backup protection is provided for the RAM memory.
The MACSYM 10 is industrial rugged, capable of operating in temperatures up to $122^{\circ} \mathrm{F}\left(50^{\circ} \mathrm{C}\right)$. Since all software can be stored in PROM, there is no need to worry about the bearing failures or head crashes associated with tape and disk drives. A key lockable door prevents unauthorized access to the system control switches.
The MACSYM 10 , combined with a floppy disk drive, CRT terminal, and PROM programmer serves as its own development system. When the application program is complete, it is burned into PROM and loaded into the MACSYM 10. The peripherals can then be removed and the MACSYM 10 placed on the plant floor and put on-line.

System options include:

- Intelligent CRT Terminal
- Printers
- Single and Dual $8^{\prime \prime}$ Floppy Disk Drives
- Expansion Chassis
- RS-232, 20mA Current Loop Interfaces
- PROM Programmer
- EPROM Eraser
- Nema 12 Cabinet


## SPECIFICATIONS

| Central Processor Unit |  |
| :---: | :---: |
| Architecture | 16-Bit CPU with hardware floating point |
| Memory | Up to 128 K bytes RAM |
| System Control Card |  |
| Real-Time Clock | 24 Hr . with 10 ms resolution |
| Power Monitor | - |
| Console Serial Interface | $\begin{aligned} & \text { RS- } 232 \text { or } 20 \mathrm{~mA} \text { current loop, } \\ & 110-9600 \text { Baud } \end{aligned}$ |
| PROM Card |  |
| The PROM card contains the entire operating system and has space for 40 k bytes of user 2732 PROMs. |  |
| ADIO Controller |  |
| Resolution | 12 Bit |
| Conversion Time | $25 \mu \mathrm{~s}$ |

Input Range
Software Programmabl
Gain
Sample and Hold
System Unit
I/O Card Slots
Overall Size

## Weight

Operating Temperature Relative Humidity Input Power
$\pm 10 \mathrm{~V}$
1, $2,4,8$ (more gain available on ADIO cards)
90 ns max aperture time

16 cards per chassis
$8.72^{\prime \prime} \mathrm{H} \times 19.0^{\prime \prime} \mathrm{W} \times 24.25^{\prime \prime} \mathrm{D}$
$(22.1 \mathrm{~cm} \times 48.2 \mathrm{~cm} \times 61.6 \mathrm{~cm})$
$85 \mathrm{lbs}(38.25 \mathrm{~kg})$ with 16
ADIO cards
$41^{\circ} \mathrm{F}-122^{\circ} \mathrm{F}\left(5^{\circ} \mathrm{C}-50^{\circ} \mathrm{C}\right)$
Up to $95 \%$ noncondensing
$115 \mathrm{~V} \mathrm{ac}, 230 \mathrm{~V} \mathrm{ac} \pm 10 \%, 50 / 60 \mathrm{~Hz}$ 575 Watts max

[^34]
## MACSYM 20 - INTELLIGENT FRONT-END



The MACSYM 20 is a low cost intelligent front-end which adds multichannel measurement and control capability to your existing computer systems. It can accept up to 16 Analog/Digital Input/Output (ADIO*) cards in any combination. Interfacing to real world signals can be made via screw termination panels.
Because MACSYM 20 incorporates a powerful microcomputer architecture, control of all signal timing, scanning and buffering is handled independently of the host computer. This independent control is supported by MACSYM 20's Z80A CPU and 48K byte internal RAM capacity for program storage and input data buffering.

The MACSYM 20 is programmed using a powerful command set, which permits users to define application tasks using English-
like command statements communicated in ASCII. These commands can be PROM resident or downloaded from the host computer. The system software significantly reduces the communications load between the host computer and the MACSYM 20. Once the MACSYM 20 is programmed, it can function on its own should the host computer go down.
Standard communications features include RS-232, RS-422, and 20 mA current loop. This flexibility enables the MACSYM 20 to be used in local or remote environments. A $122^{\circ} \mathrm{F}\left(50^{\circ} \mathrm{C}\right)$ temperature specification lets you put the MACSYM 20 on the plant floor, right next to the process under control. Since all data acquisition, signal conditioning, and control outputs are carried out locally, signal wire runs are minimized while overall system accuracy is improved.
MACSYM 20 is ideally suited for OEM applications. Its modular design allows unbundling down to and including the card level.
The low cost and flexibility of the MACSYM 20 make it an attractive replacment for data loggers and microcomputer board level systems.

System options include:

- Up to 48 K Byte RAM Memory
- Dual RS-170 Video Outputs
- PROM Programmer
- EPROM Eraser
- Intelligent CRT Terminal
- Remote CRT Monitor
- Nema 12 Cabinet


## SPECIFICATIONS

Central Processor Unit

Architecture
Clock Speed
Memory

System Control Card
Real-Time Clock
Power Monitor
Serial Interface

Z80A microprocessor 2.5 MHz

Up to 48 K bytes RAM, 16 K bytes PROM

24 Hr . with 10 ms resolution
Port A: RS-232C, RS-422 or isolated 20 mA
Port B: RS-232C or nonisolated 20 mA
Both ports 110 to 9600 Baud

| ADIO Controller |  |
| :---: | :---: |
| Resolution | 12 Bit |
| Conversion Time | $25 \mu \mathrm{~s}$ |
| Input Range | $\pm 10 \mathrm{~V}$ |
| Software Programmable |  |
| Gain | $\begin{aligned} & \text { 1, } 2,4,8 \text { (more gain available } \\ & \text { on ADIO cards) } \end{aligned}$ |
| Sample and Hold | 90 ns max aperture time |
| System Unit |  |
| I/O Card Slots | 16 cards per chassis |
| Overall Size | $\begin{aligned} & 8.75^{\prime \prime} \mathrm{H} \times 19^{\prime \prime} \mathrm{W} \times 20.75^{\prime \prime} \mathrm{D} \\ & (22.2 \mathrm{~cm} \times 48.2 \mathrm{~cm} \times 55.25 \mathrm{~cm}) \end{aligned}$ |
| Weight | 34 lbs ( 14.4 kg ) |
| Operating Temperature | $32^{\circ} \mathrm{F}-122^{\circ} \mathrm{F}\left(0^{\circ}-50^{\circ} \mathrm{C}\right)$ |
| Relative Humidity | Up to $95 \%$ noncondensing |

[^35]

The processing capability of the MACSYM family of computer systems (MACSYM 2, 10, 20) is interfaced to real-world signals through our extensive library of Analog/Digital Input/Output (ADIO) function cards. These ADIO cards provide all of the signal conditioning necessary for connecting directly to thermocouples, strain gages, flow meters, relays, tachometers, valves, alarms, controllers, etc. You merely select the cards you need, connect your sensors and actuators to them using convenient screw terminals, and your system is ready to go. Changing applications is as simple as changing cards.

| AIM03 Wide Range Solid State Analog Input |  |
| :---: | :---: |
| Number of Channels | 16 Differential or 32 Single Ended |
| Resolution | 12 Bits |
| Input Range | $\pm 5 \mathrm{mV}$ to $\pm 10 \mathrm{~V}$ (Voltage) |
|  | $0-20 \mathrm{~mA}$ (Current) |
| Speed | Up to 4000 Samples/Sec |
| AIM05 Strain Gage Input |  |
| Number of Channels | 4 |
| Bridge Configuration | 1,2 or 4 Arm Bridge Mix or Match |
| Strain Gage Excitation Voltage | +10 V or +5 V Switch Selectable |
| AIM06 RTD Input |  |
| Number of Channels | 4 |
| RTD Configuration | 3 or 4 Wire Mix or Match |
| AIM09 Isolated Analog Input |  |
| Number of Channels | 16 Differential |
| Resolution | 12 Bits |
| Input Voltage Range | $\pm 5 \mathrm{mV}$ to $\pm 10 \mathrm{~V}$ |
| TIC03/TIC04 Isolated/Nonisolated Thermocouple Input |  |
| Number of Channels | 4 |
| Thermocouple Types | J, K, T, E, R \& S |
| Isolation TIC03 | 1000 V at 60 Hz |
| TIC05 AD590 Temperature Transducer Input |  |
| Number of Channels | 16 |
| Transducers | AD590 |
| Temperature Range | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Resolution | $0.1{ }^{\circ} \mathrm{C}$ |
| STB02/STB03 Isothermal Thermocouple Panel |  |
| For use with AIM03 (STB03) or AIM09 (STB02) |  |
| Number of Thermocouple |  |
| Inputs | 14 or 28 |
| Thermocouple Type | J, K, T, E, R \& S or Any Other |


| AOC01 High Resolution Analog Output |  |
| :--- | :--- |
| Number of Channels | 4 |
| Output Range Unipolar | $0-10 \mathrm{~V}$ dcat 10 mA max |
| Bipolar | -10 V dcto +10 V dc at 10 mA max |
| Resolution | 12 Bits |
| Settling Time | $15 \mu \mathrm{~s}$ max |

AOC02 High Resolution Current Output
Number of Channels 4

| Output Range | $4-20 \mathrm{~mA}$ at 10.5 V max or |
| :--- | ---: |
|  | $0-20 \mathrm{~mA}$ at 10.5 V max |
| Resolution | 12 Bits |

AOC04/05/06 Analog Output
Number of Channels 4
Output Range AOC04: $0-10 \mathrm{~V}$ dc at 10 mA max $\mathrm{AOC} 05:-10 \mathrm{~V}$ dc to +10 V dc at 10 mA max AOC06: 4-20mA ©9.5V dc max
Resolution 10 Bits
DIN01 Isolated AC Input
Number of Channels 16
Logic Levels "ON" $\quad>2.53 \mathrm{~V}$ ac rmsat 2 mA max
"OFF" $\leq 1.0 \mathrm{~V}$ acrms at 0.3 mA max
Isolation Voltage $\quad \pm 500 \mathrm{~V} \mathrm{dc}$ min
DIN02 Isolated DC Input
Number of Channels 16
Logic Levels " ON " $\quad>3.8 \mathrm{~V}$ dc rms at 2 mA max "OFF" $\quad \leq 0.8 \mathrm{~V}$ dc rmsat $0.1 \mathrm{~mA} \max$
Isolation Voltage $\quad \pm 500 \mathrm{~V} \mathrm{dcmin}$
DIOO1 Solid State Isolated Digital I/O Interface

| Number of Channels | 16 dc or ac, Input or Output |
| :--- | :--- |
| Isolation | 2500 V ac max |
| Inputs | Up to 32 V dc and 280 V ac |
| Outs | Up to 200 V dc |

POC01 Pulse Output/Stepper Motor Output
Number of Channels 2
Output Pulse C
DOT01 Digital DC Output
$\begin{array}{ll}\text { Number of Channels } & 16 \\ \text { Output Current } & 100 \mathrm{~mA} \text { max } \\ \text { Output Voltage } & 30 \mathrm{~V} \text { max }\end{array}$
Isolation $\quad \pm 500 \mathrm{~V}$ dc
INT01/INT02 Isolated/Nonisolated Interrupt Priority Encoder
Number of Channels 8
Isolation(INT01) $\quad 500 \mathrm{~V}$ dcmin
FIN01/02 Frequency Input

| Number of Channels | 8(FIN01), 16(FIN02) |
| :---: | :---: |
| Input Signal Range | 1.6 Hz to 500 kHz |
| EVC01 Event Counter |  |
| Number of Channels | 2 |
| Range | 16 Bits (65,535) |
| Isolation | 500 V dc |
| CLK01 Pacer Clock |  |
| Used for High Speed Data Acquisition |  |
| Time Interval | $20 \mu \mathrm{~s}$ to 42905 sec |
| CLK03 Battery Backed Calendar Clock |  |
| Battery Life | 20 Days |
| Clock Accuracy | $1 \mathrm{Min} / \mathrm{Month}$ |

## Linear IC Test Systems

## TEST OP AMPS, DACs \& ADCs WITH 16-BIT ACCURACY

Large easy-to-read programmable display for pass/fail information, messages, binning, grading, etc.

Large easy-to-read prog
display for pass/fail inf
messages, binning, grad
Function switches can be programmed to select category from prompt on display.

Go button-Operator installs device in the socket and merely pushes the button. The LTS-2010 does the rest.

Plug-in socket assembly.

Sockets for specific device mounted on plug-in P.C. socket board.

Socket P.C. board for specific device.

Keyboard for entering data to fill-in-the-blanks on ADI supplied device programs.

## THE LTS SYSTEM CONCEPT

The LTS systems are easy-to-use, flexible component test systems that allow you to test any component to the manufacturer's own specifications, ADCs, DACs, op amps, regulators, comparators and other linear devices. The system also offers such features as datalogging, statistical analysis, yield analysis and two RS-232 interfaces, IEEE interface and a handler interface.
The computing power of the LTS-systems lies in their 16-bit central processing unit. The microprocessor incorporates a minicomputer instruction set which includes hardware multiply and divide as well as 15 prioritized interrupts for the system keypad, function switches, floppy disk drive, and the IEEE 488 interface.
A real time, 3 MHz , four-phase crystal stabilized system clock generates system timing, allowing the implementation of a real time clock. The system memory includes 60 K bytes of dynamic RAM, of which 32 K bytes are available for program generation by the user.

The LTS-systems not only provide for several data output formats-data log, yield analysis or statistical analysis-they also provide a choice of data display. If desired, the data may be presented via the single line LED display, the integral 20 column thermal printer, through either of the RS-232 ports or the IEEE port. (All data outputs are standard features on both the LTS-2000 and the LTS-2010.)

## LTS-2000

The LTS-2000 is far more than a simple tester; it is an optimal low cost solution for incoming inspection. It can be used for basic GO/NO-GO testing, for component selection, for qualification testing, or as a diagnostic tool for component evaluation.
The LTS-2000 can be set up in minutes by using either a program from the device library, or the complete test menu of "Fill-in-the-Blanks" software. Prompts for each step of the "Fill-in-the-Blanks" test programs are conveniently displayed directly over the associated function switches. Standard test programs can be easily altered to suit your needs. Select your test, and arrange them in the order you prefer. The full edit
capability enables you to change test parameters quickly and simply.

## LTS-2010

The LTS-2010 is the first benchtop tester that's programmable in BASIC, as well as "Fill-in-the-Blanks" programming, and its 16 -bit CPU and 64 K bytes of memory offer a new level of programmable sophistication.
Far more than just a comprehensive production tester, it can handle complex engineering analysis, and even incoming
inspection. It is the first system that can provide all the capabilities of today's large, centralized test systems at a cost that is approximately one-third the "big system" price.
The LTS-2010 not only provides the flexibility of distributed or decentralized testing, it allows for cost-effective multiple system purchases. And it increases overall test reliability, since the threat of a single big system failure is eliminated in a distributed testing environment.

## LTS SPECIFICATIONS

| MEASUREMENT ACCURACY |  |
| :--- | :--- |
| High Accuracy | $\pm(0.0015 \%$ of Reading $+0.025 \%$ of Range $+100 \mu \mathrm{~V})$ |
| Direct | $\pm(0.025 \%$ of Reading $+0.025 \%$ of Range $+100 \mu \mathrm{~V})$ |
| Null and Difference | $\pm(0.025 \%$ of Reading $+0.025 \%$ of [Diff Range + Null Range] $+100 \mu \mathrm{~V})$ |
| Input Voltage Range | $\pm 10 \mathrm{~V}$ (64 Different Ranges) |

## REFERENCE DAC

| Range | Resolution | Software Corrected Accuracy |
| :--- | :--- | :--- |
| 0 to 10 V | 2.5 mV | RDVO $\pm 150 \mu \mathrm{~V}$ |
| -5 V to 5 V | 2.5 mV | RDVO $\pm 150 \mu \mathrm{~V}$ |
| -10 V to 10 V | 5 mV | RDVO $\pm 300 \mu \mathrm{~V}$ |

## SYSTEM REFERENCE

Short Term 10V Adjustable in hardware or software
Long Term $\quad 10 \mathrm{~V} \pm 50 \mathrm{ppm} / 1000 \mathrm{hrs}$, noncumulative
SOURCES
Source Voltage Range Resolution Software Corrected Accuracy

| SA | 0 to 20 V | $\pm 0.1 \mathrm{~V}$ | SAVO $\pm 0.05 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- |
| SB | 0 to 20 V | $\pm 0.1 \mathrm{~V}$ | SBVO $\pm 0.05 \mathrm{~V}$ |
| SC | 0 to -20 V | $\pm 0.1 \mathrm{~V}$ | SCVO $\pm 0.05 \mathrm{~V}$ |
| SD | 0 to -20 V | $\pm 0.1 \mathrm{~V}$ | SDVO $\pm 0.05 \mathrm{~V}$ |
| TH | 0 to 10 V | $\pm 0.05 \mathrm{~V}$ | THVO $\pm 0.025 \mathrm{~V}$ |
| SR | -10 V to 10 V | $\pm 0.001 \mathrm{~V}$ | SRVO $\pm 0.0005 \mathrm{~V}$ |

## Source Current Range

SA $\quad-10 \mathrm{~mA}$ to 150 mA
SB $\quad-10 \mathrm{~mA}$ to 150 mA
Accuracy of Measurement
$\pm(2.5 \%$ of Reading $+10 \mu \mathrm{~A} / \mathrm{V}+15 \mu \mathrm{~A})$
SC $\quad 10 \mathrm{~mA}$ to $-150 \mathrm{~mA} \quad \pm(2.5 \%$ of Reading $+10 \mu \mathrm{~A} / \mathrm{V}+15 \mu \mathrm{~A})$
SD $\quad 10 \mathrm{~mA}$ to $-150 \mathrm{~mA} \quad \pm(2.5 \%$ of Reading $+10 \mu \mathrm{~A} / \mathrm{V}+15 \mu \mathrm{~A})$
TH $\quad-10 \mathrm{~mA}$ to $+10 \mathrm{~mA} \quad \pm(0.5 \%$ of Reading $+10 \mu \mathrm{~A})$
SR $\quad-10 \mathrm{~mA}$ to $+10 \mathrm{~mA} \quad \pm(0.5 \%$ of Reading $+10 \mu \mathrm{~A})$

## OPERATING TEMPERATURE

At Rated Accuracy after 1 hr warm-up
0 to $40^{\circ} \mathrm{C}$
$32^{\circ} \mathrm{F}$ to $104^{\circ} \mathrm{F}$

## OPERATING VOLTAGE

105 V ac to 125 V ac @ 50 Hz to 60 Hz
210 V ac to 250 V ac @ 50 Hz to 60 Hz

# AC/DC and DC/DC Power Supplies 

## Modular AC/DC Power Supplies

Analog Devices ac/dc Power Supplies are designed to provide OEM's and circuit designers with a broad line of high reliability, regulated and short circuit protected power supplies at low overall cost. These modules are available with 5 volt to 15 volt outputs (single, dual and triple) and current ratings from 25 mA to 2 amps . Most Analog Devices' Power Supplies are available from stock in both large and small quantities. Substantial discounts apply on quantity orders.

## ADVANTAGES

Packaged circuit modules have found wide acceptance. Engineers have discovered the convenience and economy of plugin building blocks . . . op amps, logic cards, miniature A/D and D/A converters are now available in wide varieties. Now a complete line of modular power supplies is available from Analog Devices. These encapsulated units are shipped ready to use, at prices below the internal manufacturing cost of most OEM users.

## TRIPLE OUTPUT SUPPLIES - NEW

Analog Devices offers four new triple output ac/dc designs which are particularly useful in A/D, D/A and signal conditioning applications. Using a triple output supply is often less expensive than purchasing two separate supplies and also saves on space.
Models 972 and 926 provide $\pm 15 \mathrm{~V}$ (8) $\pm 150 \mathrm{~mA}$ and +5 V @ 300 mA . Models 974 and 927 provide $\pm 15 \mathrm{~V} @ \pm 150 \mathrm{~mA}$ and +5 V @ 1000 mA . Models 972 and 974 are printed-circuit mountable while models 926 and 927 are chassis-mountable.

## 5 VOLT 3 AMP SUPPLY - NEW

Models 976 and 928 supplies combine the primary advantages of switching linear regulated supplies in a single, compact package. This +5 V 3 amp supply is available in PC-mountable (928) and chassis-mountable models (976).

## AC/DC POWER SÜPPLIES FEATURES

- Current limited short circuit protection
- PC mounted and chassis mount designs
- Single, dual and triple output designs
- Current outputs of 25 mA to 500 mA for dual output supplies, 250 mA to 3 A for single output supplies
- Free-air convection cooling-no external heat sink required

GENERAL SPECIFICATIONS FOR ALL MODELS
Input Voltage: 105 V ac to 125 V ac, 50 to 400 Hz
Temperature Coefficient: $0.02 \% /{ }^{\circ} \mathrm{C}$
Input Isolation: 50 megohms
Breakdown Voltage: 500 V rms, minimum
Operating Temperature: $-25^{\circ} \mathrm{C}$ to $+71^{\circ} \mathrm{C}$
Operating at elevated temperatures may require derating. Consult factory.
Storage Temperature: $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Short Circuit Protection: All of the ac/dc Power Supplies employ current limiting. They can withstand substantial overload including direct shorts. Prolonged operation should be avoided since excessive temperature rises will occur.

## Modular DC/DC Converters

Analog Devices' compact dc-dc converters satisfy a wide variety of floating power requirements in analog (Computational Circuits, Op Amps, Instrumentation Amps) and digital (a-d/d-a) applications. Available in five power levels of 1 watt, 1.8 watt , 4.5 watt, 6 watt and 12 watt, these designs offer accurate ( $\pm 0.05 \%$ max error), regulated outputs with very low noise. Most models are high efficiency (typically over 60\% at full load) that feature complete 6 -sided continuous shielding for EMI/RFI protection.

## DUAL OUTPUT MODELS

Logic to analog power conversion is available with several models delivering floating power ( $\pm 12 \mathrm{~V}$ and $\pm 15 \mathrm{~V}$ ) from logic power sources ( +5 V ). This permits analog networks to be separated from digital systems in order to avoid intersystem grounding problems. Model 945 derives regulated $\pm 15 \mathrm{~V}$ outputs from any combination of inputs between 23 and 31 volts. The 945 can be powered from dual 12 volt, dual 15 volt, +24 volt or +28 volt power supplies.
DC/DC CONVERTERS FEATURES

- Inaudible ( $>20 \mathrm{kHz}$ ) converter switching frequency
- Continuous, six-sided EMI/RFI shielding except on 1 watt and 1.8 watt models
- Free air convection cooling-no external heat sink or specification derating is required over operating temperature range
- Output short circuit protection (either output to common) for at least 8 hrs . at $\mathrm{T}_{\mathrm{A}}=+71^{\circ} \mathrm{C}$
- Automatic restart after short condition removed
- Automatic starting with reverse current injected into outputs
GENERAL SPECIFICATIONS FOR 4.5W, 6W, 12W MODELS
Line Regulation-full range: $\pm 0.05 \% \max ( \pm 0.02 \%$ max, 960 series)
Load Regulation - no load to full load: $\pm 0.05 \%$ max ( $\pm 0.02 \%$ max, 960 series)
Output Noise and Ripple: 1 mV rms max
Breakdown Voltage: 500 V dc minimum Input Filter Type: $\pi$
Operating Temperature Range: $-25^{\circ} \mathrm{C}$ to $+71^{\circ} \mathrm{C}$
Storage Temperature Range: $-40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$
GENERAL SPECIFICATIONS FOR 1W AND 1.8W MODELS
Line Regulation-full range: $\pm 0.3 \%$ ( $\pm 1 \%$ max, 949 )
Load Regulation-no load to full load: $30 \%( \pm 0.5 \%$ max, 949$)$
Output Noise and Ripple: 20 mV p-p (with $15 \mu \mathrm{~F}$ tantalum
capacitor across each output), ( 1 mV . rms max, 949)
Breakdown Voltage: 300 V dc ( 500 V dc min, 949)
Input Filter Type: $\pi$ (models $958,960,962,964$ )
Operating Temperature Range: $-25^{\circ} \mathrm{C}$ to $+71^{\circ} \mathrm{C}$
Storage Temperature Range: $-40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$

MODULAR AC/DC POWER SUPPLIES
SPECIFICATIONS (typical @ $+25^{\circ} \mathrm{C}$ and 115 V ac 60 Hz unless otherwise noted)

|  | Type | Model | Output <br> Voltage <br> Volts | Output Current mA | $\begin{aligned} & \text { Line Reg. } \\ & \text { Max } \\ & \% \\ & \hline \end{aligned}$ | Load Reg. <br> Max <br> \% | Output <br> Voltage <br> Error Max | Ripple \& Noise mV rms Max | Dimensions Inches |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dual Output |  | 915 | $\pm 15$ | $\pm 25$ | 0.2 | 0.2 | $\pm 1 \%$ | 1 | $3.5 \times 2.5 \times 0.875$ |
|  |  | 904 | $\pm 15$ | $\pm 50$ | 0.02 | 0.02 | $\pm 200 \mathrm{mV}$ | 0.5 | $3.5 \times 2.5 \times 0.875$ |
|  |  |  |  |  |  |  | -0mV |  |  |
|  |  | 902 | $\pm 15$ | $\pm 100$ | 0.02 | 0.02 | $+300 \mathrm{mV}$ | 0.5 | $3.5 \times 2.5 \times 1.25$ |
|  |  |  |  |  |  |  | -0mV |  |  |
|  |  | 902-2 | $\pm 15$ | $\pm 100$ | 0.02 | 0.02 | $\begin{aligned} & +300 \mathrm{mV} \\ & -0 \mathrm{mV} \end{aligned}$ | 0.5 | $3.5 \times 2.5 \times 0.875$ |
|  |  | 920 | $\pm 15$ | $\pm 200$ | 0.02 | 0.02 | $\begin{aligned} & +300 \mathrm{mV} \\ & -0 \mathrm{mV} \end{aligned}$ | 0.5 | $3.5 \times 2.5 \times 1.25$ |
|  |  | 925 | $\pm 15$ | $\pm 350$ | 0.02 | 0.02 | $\pm 1 \%$ | 0.5 | $3.5 \times 2.5 \times 1.62$ |
|  |  | 921 | $\pm 12$ | $\pm 240$ | 0.02 | 0.02 | $+300 \mathrm{mV}$ | 0.5 | $3.5 \times 2.5 \times 1.25$ |
|  |  |  |  |  |  |  | -0mV |  |  |
| PC Board Mou | Single <br> Output | 906 | 5 | 250 | 0.02 | 0.04 | $\pm 1$ | 1 | $3.5 \times 2.5 \times 0.875$ |
|  |  | 903 | 5 | 500 | 0.02 | 0.04 | $\pm 1$ | 1 | $3.5 \times 2.5 \times 1.25$ |
|  |  | 905 | 5 | 1000 | 0.02 | 0.05 | $\pm 1$ | 1 | $3.5 \times 2.5 \times 1.25$ |
|  |  | 922 | 5 | 2000 | 0.02 | 0.05 | $\pm 1$ | 1 | $3.5 \times 2.5 \times 1.62$ |
|  |  | $\bigcirc 928$ | 5 | 3000 | 0.05 | 0.10 | $\pm 2$ | 5 (typ) | $3.5 \times 2.5 \times 1.25$ |
|  | Triple Output | 923 | $\pm 15$ | $\pm 100$ | 0.02 | 0.02 | $\pm 1$ | 0.5 | $3.5 \times 2.5 \times 1.25$ |
|  |  |  | +5 | 500 | 0.02 | 0.05 | $\pm 1$ | 0.5 |  |
|  |  | $\bullet 926$ | $\pm 15$ | $\pm 150$ | 0.02 | 0.02 | $\pm 2$ | 0.5 (typ) | $3.5 \times 2.5 \times 1.62$ |
|  |  |  | +5 | 300 | 0.02 | 0.10 | $\pm 2$ | 1.0 (typ) |  |
|  |  | $\bullet 927$ | $\pm 15$ | $\pm 150$ | 0.02 | 0.02 | $\pm 2$ | 0.5 (typ) | $3.5 \times 2.5 \times 1.62$ |
|  |  |  | +5 | 1000 | 0.02 | 0.10 | $\pm 2$ | 1.0 (typ) |  |
|  |  | 2B35J | $\pm 15$ | $\pm 65$ | 0.08 | 0.1 | $(-0,+300 \mathrm{mV})$ | 0.5 | $3.5 \times 2.5 \times 1.25$ |
|  |  |  | +1 to +15* | 125 | 0.08 | 0.1 |  | $0.25$ |  |
|  |  | 2B35K | $\pm 15$ | $\pm 65$ | 0.01 | $0.02$ | $(-0,+300 \mathrm{mV})$ | $0.5$ | $3.5 \times 2.5 \times 1.25$ |
|  |  |  | +1 to +15* | 125 | 0.01 | 0.02 |  | 0.25 |  |
|  | Dual <br> Output | 952 | $\pm 15$ | $\pm 100$ | 0.05 | 0.05 | $\pm 2$ | 1 | $4.4 \times 2.7 \times 1.44$ |
|  |  | 970 | $\pm 15$ | $\pm 200$ | 0.05 | 0.05 | $\pm 2$ | 1 | $4.4 \times 2.7 \times 1.44$ |
|  |  | $973$ | $\pm 15$ | $\pm 350$ | 0.05 | $0.05$ | $\pm 2$ | $1$ | $4.4 \times 2.7 \times 2.00$ |
|  |  | 975 | $\pm 15$ | $\pm 500$ | 0.05 | 0.05 | $\pm 2$ | 1 | $4.4 \times 2.7 \times 2.00$ |
|  | Single | $955$ | 5 | $1000$ | $0.05$ | $0.15$ | $\pm 2$ |  | $4.4 \times 2.7 \times 1.44$ |
|  | Output | $\bullet 976$ | 5 | 3000 | $0.05$ | $0.10$ | $\pm 2$ | $5 \text { (typ) }$ | $4.75 \times 2.7 \times 2.00$ |
|  | Triple Output | -972 | $\pm 15$ | $\pm 150$ | 0.02 | 0.02 | $\pm 2$ | 0.5 (typ) | $4.75 \times 2.7 \times 1.45$ |
|  |  |  | $+5$ | 300 | 0.02 | 0.10 | $\pm 2$ | 1.0 (typ) |  |
|  |  | $\bullet 974$ | $\pm 15$ | $\pm 150$ | 0.02 | 0.02 | $\pm 2$ | 0.5 (typ) | $4.75 \times 2.7 \times 1.45$ |
|  |  |  | $+5$ | 1000 | 0.02 | 0.10 | $\pm 2$ | 1.0 (typ) |  |

*Resistor Programmable

- New product since 1980 Data-Acquisition Components and Subsystems Catalog


## MODULAR DC/DC CONVERTERS

SPECIFICATIONS (typical @ $+25^{\circ} \mathrm{C}$ over the full range of input voltages unless otherwise noted)

| Model | Output Voltage Volts | Output Current mA | Input <br> Voltage <br> Volts | Input <br> Voltage <br> Range <br> Volts | Input <br> Current <br> Full Load | Output <br> Voltage <br> Error Max | Temperature Coefficient ${ }^{\circ} \mathrm{C}$ Max | Efficiency <br> Full Load <br> Min | Dimensions Inches |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 943 | 5 | 1000 | 5 | 4.65/5.5 | 1.52A | $\pm 1 \%$ | $\pm 0.02 \%$ | 62\% | $2.0 \times 2.0 \times 0.375$ |
| -957* | 5 | 100 | 5 | 4.5/5.5 | 200 mA | $\pm 5 \%$ | $\pm 0.01 \%$ (typ) | 50\% | $1.25 \times 0.8 \times 0.4$ |
| -958 | 5 | 100 | 5 | 4.5/5.5 | 200 mA | $\pm 5 \%$ | $\pm 0.01 \%$ (typ) | 50\% | $1.25 \times 0.8 \times 0.4$ |
| 941 | $\pm 12$ | $\pm 150$ | 5 | 4.65/5.5 | 1.17A | $\pm 0.5 \%$ | $\pm 0.01 \%$ | 58\% | $2.0 \times 2.0 \times 0.375$ |
| -959* | $\pm 12$ | $\pm 40$ | 5 | 4.5/5.5 | 384 mA | $\pm 5 \%$ | $\pm 0.01 \%$ (typ) | 50\% | $1.25 \times 0.8 \times 0.4$ |
| -960 | $\pm 12$ | $\pm 40$ | 5 | 4.5/5.5 | 384 mA | $\pm 5 \%$ | $\pm 0.01 \%$ (typ) | 50\% | $1.25 \times 0.8 \times 0.4$ |
| -961* | $\pm 15$ | $\pm 33$ | 5 | 4.5/5.5 | 396 mA | $\pm 5 \%$, | $\pm 0.01 \%$ (typ) | 50\% | $1.25 \times 0.8 \times 0.4$ |
| -962 | $\pm 15$ | $\pm 33$ | 5 | 4.5/5.5 | 396 mA | $\pm 5 \%$ | $\pm 0.01 \%$ (typ) | 50\% | $1.25 \times 0.8 \times 0.4$ |
| -963* | $\pm 15$ | $\pm 33$ | 12V | 10.8/13.2 | 165 mA | $\pm 5 \%$ | $\pm 0.01 \%$ (typ) | 50\% | $1.25 \times 0.8 \times 0.4$ |
| -964 | $\pm 15$ | $\pm 33$ | 12V | 10.8/13.2 | 165 mA | $\pm 5 \%$ | $\pm 0.01 \%$ (typ) | 50\% | $1.25 \times 0.8 \times 0.4$ |
| -965 | $\pm 15$ | $\pm 190$ | 5 V | 4.65/5.5 | 1.7A | $\pm 1 \%$ | $\pm 0.005 \%$ (typ) | 62\% (typ) | $2.0 \times 2.0 \times 0.38$ |
| -966 | $\pm 15$ | $\pm 190$ | 12V | 11.2/13.2 | 710 mA | $\pm 1 \%$ | $\pm 0.005 \%$ (typ) | 62\% (typ) | $2.0 \times 2.0 \times 0.38$ |
| -967 | $\pm 15$ | $\pm 190$ | 24 V | 22.3/26.4 | 350 mA | $\pm 1 \%$ | $\pm 0.005 \%$ (typ) | 62\% (typ) | $2.0 \times 2.0 \times 0.38$ |
| -968 | $\pm 15$ | $\pm 190$ | 28 V | 26/30.8 | 300 mA | $\pm 1 \%$ | $\pm 0.005 \%$ (typ) | 62\% (typ) | $2.0 \times 2.0 \times 0.38$ |
| 949 | $\pm 15$ | $\pm 60$ ** | 5 | 4.65/5.5 | 0.6A | $\pm 2 \%$ | $\pm 0.03 \%$ | 58\% | $2.0 \times 1.0 \times 0.375$ |
| 940 | $\pm 15$ | $\pm 150$ | 5 | 4.65/5.5 | 1.35A | $\pm 0.5 \%$ | $\pm 0.01 \%$ | 62\% | $2.0 \times 2.0 \times 0.375$ |
| 953 | $\pm 15$ | $\pm 150$ | 12 | 11/13 | 0.6A | $\pm 0.5 \%$ | $\pm 0.01 \%$ | 62\% | $2.0 \times 2.0 \times 0.375$ |
| 945 | $\pm 15$ | $\pm 150$ | 28 | 23/31 | 250 mA | $\pm 0.5 \%$ | $\pm 0.01 \%$ | 61\% | $2.0 \times 2.0 \times 0.375$ |
| 951 | $\pm 15$ | $\pm 410$ | 5 | 4.65/5.5 | 3.7A | $\pm 0.5 \%$ | $\pm 0.01 \%$ | 62\% | $3.5 \times 2.5 \times 0.88$ |

*Unfilltered Models
**Single-ended or unbalanced operation is permissible such that total output current load does not exceed a total of 120 mA .
$\bullet$ New product since 1980 Data-Acquisition Components and Subsystems Catalog
SECTION
General Information ..... 1
Comprehensive Index to Both Volumes ..... 2
Ordering Guide ..... 3
Operational Amplifiers ..... 4
Instrumentation \& Isolation Amplifiers ..... 5
Analog Computational Circuits ..... 6
RMS-to-DCConverters ..... 7
Voltage References ..... 8
Transducers ..... 9
Digital-to-Analog Converters ..... 10
Analog-to-Digital Converters ..... 11
Voltage-Frequency Converters ..... 12
Synchro \& Resolver Converters ..... 13
Sample/Track-Hold Amplifiers ..... 14
Data-Acquisition Subsystems ..... 15
CMOS Switches \& Multiplexers ..... 16
Monolithic Chips ..... 17
Linear IC Test Systems ..... 18
Quality Assurance Program ..... 19
Package Information ..... 20
Application Notes ..... 21

## Selection Guides for Product Categories Not Included in This Volume

## INSTRUMENTATION AMPLIFIERS

The abbreviated specifications listed here permit a choice on the basis of the key parameters of instrumentation amplifiers, depending on which parameters are critical for the application. Complete and detailed specifications can be found in the data-sheet section.

Descriptive information on instrumentation and isolation amplifiers and a guide to specifications are provided beginning on page 5-4 in Vol. I. Devices that perform instrumentation-amplifier functions can also be found in section 15 (Data Acquisition Subsystems).
All specifications are typical at rated supply voltage and load, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
SELECTION GUIDE - INSTRUMENTATION AMPLIFIERS

|  | Monolithic IC AD521J(K)(L)(S) ${ }^{1}$ | Hybrid IC AD522A(B)(S) ${ }^{1}$ | Monolithic AD524J(K)(L)(S) | Hybrid IC AD612A(B)(C) | Hybrid IC AD614A(B) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GAIN <br> Range V/V <br> Nonlinearity $(G=100)-\% \max$ | $\begin{aligned} & 0.1 \text { to } 1000 \\ & 0.2(0.2)(0.1)(0.2) \end{aligned}$ | $\begin{aligned} & 1 \text { to } 1000 \\ & 0.01(0.005)(0.005) \end{aligned}$ | $\begin{aligned} & 1 \text { to } 1000 \\ & 0.02(0.01)(0.005)(0.02) \end{aligned}$ | $\begin{aligned} & 1 \text { to } 1024 \\ & 0.001 \end{aligned}$ | $\begin{aligned} & 1 \text { to } 1024 \\ & 0.001 \end{aligned}$ |
| RATED OUTPUT - V dc/mA | $\pm 10 / \pm 10$ | $\pm 10 / \pm 5$ | $\pm 10 / \pm 5$ | $\pm 10 / \pm 5$ | $\pm 10 / \pm 5$ |
| DYNAMIC RESPONSE <br> Small Signal ( -3 dB ) $G=1000$ <br> Full Power Frequency <br> Slew Rate - $\mathrm{V} / \mu \mathrm{s}$ | 40 kHz 100 kHz <br> 10 | $\begin{aligned} & 300 \mathrm{~Hz} \\ & 1.5 \mathrm{kHz} \end{aligned}$ $0.1$ | $\begin{aligned} & 25 \mathrm{kHz} \\ & - \\ & 5 \end{aligned}$ | $\begin{aligned} & 10 \mathrm{kHz} \\ & - \\ & \hline \end{aligned}$ |  |
| OFFSET VOLTAGE Input Offset Voltage vs. Temperature Outpur Offset Voltage vs. Temperature | $\begin{aligned} & 3(1.5)(1)(1.5) \mu \mathrm{V} \max \\ & 15(15)(2)(5) \mu \mathrm{V} /^{\circ} \mathrm{C} \cdot \\ & 400(1200)(100)(200) \mu \mathrm{V} \max \\ & 400(150)(75)(150) \mu \mathrm{V} /^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & \pm 400(200)(200) \mu \mathrm{V} \text { max } \\ & \pm 6(2)(6) \mu \mathrm{V} /{ }^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 250(100)(25)(100) \mu \mathrm{V} \\ & 3(1.5)(0.5)(1.5) \mu \mathrm{V} \rho^{\circ} \mathrm{C} \\ & 1 \mathrm{mV}(500 \mu \mathrm{~V})(250 \mu \mathrm{~V})(500 \mu \mathrm{~V}) \\ & 50(20)(10)(20) \mu \mathrm{V} /{ }^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & \pm 200 \mu \mathrm{~V} \\ & \pm 5(2)(1) \mu \mathrm{V} /{ }^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & \pm 200 \mu \mathrm{~V} \\ & \pm 5(2) \mu \mathrm{V} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| INPUT BIAS CURRENT - nA max | $\pm 80(40)(40)(40)$ | $\pm 25(15)(25)$ | $50(70)(10)(50) \mu \mathrm{A}$ | +100 | +100 |
| INPUT IMPEDANCE Common Mode - $\Omega$ | $6 \times 10^{10}$ | $10^{9}$ | $10^{9}$ | $10^{9}$ | $10^{9}$ |
| $\begin{aligned} & \text { COMMON MODE } \\ & \text { REJECTION RATIO } \\ & \text { min @ } 1 \mathrm{k} \Omega \text { Source Unbalance, } \\ & \text { CMV }= \pm 10 \mathrm{~V} \\ & \quad \mathrm{G}=1-\mathrm{dB} \\ & \mathrm{G}=10-\mathrm{dB} \\ & \mathrm{G}=1000-\mathrm{dB} \end{aligned}$ | $\begin{aligned} & 70(74)(74)(74)^{2} \\ & 90(94)(94)(94)^{2} \\ & 100(110)(110)(110)^{2} \end{aligned}$ | 75(80)(85) de to 30 Hz 90(95)(90) de to 10 Hz $100(110)(100)$ de to 1 Hz | $\begin{aligned} & 70(75)(80)(70) \\ & 90(95)(100)(90) \\ & 115(125)(130)(190) \end{aligned}$ | $\begin{aligned} & 74 \\ & 80 \\ & 94 \end{aligned}$ | $\begin{aligned} & 74 \\ & 80 \\ & 94 \end{aligned}$ |
| Volume I Page | 5-9 | 5-15 | 5-19 | 5-23 | 5-23 |

${ }^{1}$ Processing to MIL-STD-883B available.
${ }^{2} \mathrm{DC}$ to 60 Hz .

## VOLTAGE REFERENCES



## CMOS SWITCHES AND MULTIPLEXERS

The devices catalogued in this section are grouped into two classes: Switches and Multiplexers. Descriptions, specifications, and application information can be found in the data sheets; definitions of the terminology can be found on page 16-4 in Vol. I.

## CMOS IC SWITCHES

Vol I
Type Characteristics ..... Page
AD7510DI Dielectrically isolated Quad SPST; Address High closes switch ..... 16-13
AD7511DI Dielectrically isolated Quad SPST; Address Low closes switch ..... 16-13
ADG201 Dielectrically isolated Quad SPST, replace DG201 ..... 16-33
ADG200 Dielectrically isolated Dual SPST, replace DG200 ..... 16-29
AD7512DI Dielectrically isolated Quad SPDT ..... 16-13
-AD7590DI Dielectrically Isolated Quad SPST; Data Latches ..... 16-21
-AD7591DI Dielectrically Isolated Quad SPST; Data Latches ..... 16-21
-AD7592DI Dielectrically Isolated Dual SPST; Data Latches ..... 16-21
CMOS IC MULTIPLEXERS ..... Vol I
Type Characteristics ..... Page
AD7501 8-channel multiplexer, High enables ..... 16-5
AD7503 8-channel multiplexer, Low enables ..... 16-5
AD7502 4-channel differential multiplexer ..... 16-5
AD7506 16-channel multiplexer ..... 16-9
AD7507 8-channel differential multiplexer ..... 16-9$\bullet$ New product since the 1980 Data-Acquisition Components and Subsystems Catalog.

# Product Families Not in this Databook 1 (But Still Available) 

The information published in this Databook is intended to assist the user in choosing components for the design of new equipment, using the most cost-effective products available from Analog Devices. The popular product types listed below may have been designed into your circuits in the past, but they are no longer likely to be the most economic choice for your new designs. Nevertheless, we recognize that it is often a wise choice to refrain from redesigning proven equipment, and we are continuing to make these products available for use in existing designs or in designs for which they are uniquely suitable. Data sheets on these products are available upon request.

AD108/208/308
AD108A/208A/308A
AD111/211/311
AD351
AD502
AD511
AD512
AD514
AD520
AD523
AD528
AD530
AD531
AD559
AD801
AD2003
AD2008
AD2020
AD2022
AD2023
AD3900 Series
AD7513
AD7519
AD7570
AD7583
ADC-QM
ADC-QU
ADC-8S

| ADC-10Z | RTI-1220 | 148 | 752 |
| :---: | :---: | :---: | :---: |
| ADC-12QZ | RTI-1221 | 165 | 756 |
| ADC-14I/17I | SCDX1623 | 180 | 934 |
| ADC-16Q | SCM1677 | 183 | 942 |
| ADC1100 | SDC1604 | 184 | 944 |
| ADC1102 | SHA-1A | 230 | 946 |
| ADC1103 | SHA-2A | 232 | 947 |
| ADC1105 | SHA-3 | 233 | 956 |
| ADC1109 | SHA-4 | 260 |  |
| ADC1111 | SHA-5 | 272 |  |
| ADC1133 | SHA-1114 | 273 |  |
| B100 | - SHA-1134 | 275 |  |
| BDM1615/1616/1617 | SMC1007 | 276 |  |
| DAC-M | SMX1004 | 285 |  |
| DAC-QG | SMX2607 | 288 |  |
| DAC-QM | SRX1005 | 310 |  |
| DAC-QS | SRX2605 | 311 |  |
| DAC-QZ | STX1003 | 424 |  |
| DAC-10DF | STX2603 | 426 |  |
| DAC-10Z | 40 | 428 |  |
| DAC1009 | 42 | 432 |  |
| DAC1118 | 43 | 434 |  |
| DAC1125 | 44 | 435 |  |
| DAC1132 | 45 | 440 |  |
| DAC1137 | 46 | 441 |  |
| DAS1150 | 105 | 452 |  |
| DAS1151 | 118 | 605 |  |
| DGM1040 | 119 | 606 |  |
| MDA-F | 141 | 610 |  |
| MDA-10Z | 146 | 751 |  |

## Substitution Guide for Product Families No Longer Available

The products listed in the left-hand column are no longer available from Analog Devices. In many cases, comparable functions and performance may be obtained with newer models, but-as a rule-they are not directly interchangeable. The closest recommended Analog Devices equivalent, physically and electrically, is listed in the right-hand column. If no equivalent is listed, or for further information, get in touch with Analog Devices.


## Technical Publications

Analog Devices provides a wide array of FREE technical publications. These include data sheets for all products, catalogs, Application Notes and Guides, and two serial publications: Analog Productlog, a digest of new-product information, and Analog Dialogue, our technical journal, with in-depth discussions of products, technologies, and applications.

In addition to the free publications, three technical handbooks, a set of Analog-Digital Conversion Notes, and Synchro and Resolver Conversion, published at the end of 1980 , are available at reasonable cost.

A brief description of this literature appears below. If you would like copies, or if you want to receive Analog Productlog and Analog Dialogue, please get in touch with Analog Devices or your nearby sales office.

## CATALOGS

DATA ACQUISITION PRODUCTS DATABOOK (this book) Two volumes of data sheets for all Analog Devices ICs, hybrids, modules, and subsystems recommended for new designs.

1981-1982 SHORT-FORM GUIDE to Electronic Products for Precision Measurement © Control
A 48-page catalog of all ADI Products.

## APPLICATION NOTES AND GUIDES

ISOLATION AND INSTRUMENTATION AMPLIFIER DESIGNERS GUIDE
This guide explains, in detail, the differences between isolation and instrumentation amplifiers, and the applications for which each type is optimized (24 pages).

## MULTIPLIER (Analog) APPLICATION GUIDE

Over 30 workable applications for the ubiquitous multiplier. Circuits, specifications and theory ( 50 pages).

## APPLICATION GUIDE TO CMOS MULTIPLYING D TO A CONVERTERS <br> This 44-page guide includes detailed information on the internal design and successful application of CMOS MDACs. Typical circuits discussed include measurement, function generation, programmable filters, and audio control.

## IC VOLTAGE TO FREQUENCY CONVERTER APPLICATION NOTES <br> Twenty-four pages of V to F converter applications.

## A USER'S GUIDE TO IC INSTRUMENTATION AMPLIFIERS

Application note tells how they work, explains their specifications and provides an example of error budget computation (12 pages).

AN IC AMPLIFIER USER'S GUIDE TO DECOUPLING, GROUNDING, AND MAKING THINGS GO RIGHT FOR A CHANGE (8 pages)
A down-to-earth application note on the often ignored topic of ground management in combined analog and digital systems.


UNDERSTANDING HIGH SPEED (Video) A/D CONVERTER SPECIFICATIONS
A sixteen-page profusely illustrated application note.
DESIGNER'S GUIDE TO HIGH-RESOLUTION PRODUCTS
20-page brochure describes how to use 14-, 16-, and 18-bit Data Converters and where to apply them.
MACSYM SYSTEM NOTES:
Multitasking, RS-232 Interface, and P-I-D Control Loops

## BOOKS

SYNCHRO E RESOLVER CONVERSION (1980)
Edited by Geoffrey Boyes
Everything you need to know about interfacing synchros, resolvers, and Inductosyns ${ }^{\text {TM }}$ to digital and analog circuitry. $\quad \$ 11.50$

## TRANSDUCER INTERFACING HANDBOOK (1980) <br> A Guide to Analog Signal Conditioning <br> Edited by D.H. Sheingold

A book for the electronic engineer who must interface temperature, pressure, force, level or flow transducers to electronics, these 260 pages tell how transducers work-as circuit elements-and how to connect them to electronic circuits for effective processing of their signals.

Hardcover \$14.50

## MICROPROCESSOR SYSTEMS HANDBOOK (1977)

by Dr. D. Philip Burton and Dr. A. L. Dexter
Two hundred pages of concise explanation of microprocessor hardware and software, and how to interface to A/D and D/A converters.

Hardcover \$9.50

## ANALOG-DIGITAL CONVERSION NOTES (1977) <br> Edited by D.H. Sheingold

A 250-page guide to A/D and D/A converters and their applications, illustrated by more than 275 diagrams and tables.
$\$ 5.95$

## NONLINEAR CIRCUITS HANDBOOK (1974)

Edited by D. H. Sheingold
A 540-page guide to multiplying and dividing, squaring and rooting, rms-to-dc conversion, and multifunction modules with 325 illustrations. Principles, circuitry, performance, specifications, testing, and application of these devices.
$\$ 5.95$

## Worldwide Service Directory

## North America

| Alabama (205) 536-1506 | (B) | Kansas <br> *(312) 653-5000 | (B) | New Hampshire <br> *(617) 329-4700 | (B) | South Dakota <br> *(312) 653-5000 | (B) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Alaska |  | (913) 888-3330 | (C) | New Jersey |  | (612) 835-2414 | (C) |
| *(617) 329-4700 | (B) | (913) 649-6996 | (S) | *(617) 329-4700 | (B) | Tennessee |  |
| *(714) 842-1717 | (B) | Kentucky |  | *(215) 643-7790 | (B) | (205) 536-1506 | (B) |
| Arizona |  | *(312) 653-5000 | (B) | *(201) 967-1126 | (S) |  |  |
| *(714) 842-1717 | (B) | (317) 244-7867 | (C) | (516) 673-1900 | (C) | Texas <br> *(214) 231-5094 | (B) |
| (602) 949-0048 | (C) | (513) 426-5551 | (C) | New Mexico |  | * (713) 664-6704 | (C) |
| Arkansas |  | Louisiana |  | (505) 262-1416 | (B) | * (713) 664-5866 | (S) |
| *(214) 231-5094 | (B) | ${ }^{*}$ (713) 664-6704 | (C) | New York |  | Utah |  |
| *(713) 664-6704 | (C) | *(713) 664-5866 | (S) | * (617) 329-4700 | (B) | *(714) 842-1717 | (B) |
| *(713) 664-5866 | (S) | Maine <br> *(617) 329-4700 | (B) | $\begin{aligned} & \text { *(201) 967-1126 } \\ & (516) 673-1900 \end{aligned}$ | (S) (C) | (801) 268-8707 | (C) |
| California |  |  |  | (315) 454-9314 | (C) | Vermont |  |
| *(714) 842-1717 | (B) | Maryland | (B) | (800) 962-5701 | (C) | (617) 329-4700 | (B) |
| *(408) 947-0633 | (B) | (301) 799-7490 | (C) | North Carolina |  | Virginia |  |
| Colorado |  | (301) 788-2380 | (S) | (919) 273-3040 | (C) | (301) 799-7490 | (C) |
| *(714) 842-1717 | (B) |  |  | (919) 373-0380 | (S) | (804) 276-3979 | (S) |
| (303) 443-5337 | (C) | *(617) 329-4700 | (B) | North Dakota *(312)653-5000 |  | Washington *(206) 251-9550 | (C) |
| Connecticut *(617) 329-4700 | (B) | Michigan |  | *(312) 653-5000 | (C) | (206) 451-8223 | (S) |
| (516) 673-1900 | (C) | $\begin{aligned} & \text { *(312) 653-5000 } \\ & \text { *(313) 644-1866 } \end{aligned}$ | (B) | Ohio |  | West Virginia |  |
| Delaware |  | (313) 882-1717 | (C) | *(614) 764-8795 | (C) | *(614) 764-8795 | (C) |
| *(215) 643-7790 | (B) | Minnesota |  | *(216) 531-9455 | (S) | (412) 487-3801 | (C) |
| Florida (305) 855-0843 | (B) | $\begin{gathered} \text { *(312) 653-5000 } \\ \text { (612) 835-2414 } \end{gathered}$ | $\begin{aligned} & \text { (B) } \\ & \text { (C) } \end{aligned}$ | (216) 321-3328 <br> (513) 426-5551 | (C) (C) | Wisconsin *(312) 653-5000 | (B) |
| Georgia (404) 476-3107 | (B) | Mississippi (205) 536-1506 | (B) | Oklahoma *(214) 231-5094 | (B) | (414) 784-7736 Wyoming | (C) |
| Hawaii |  | Missouri |  | *(713) 664-6704 | (C) | *(714) 842-1717 | (B) |
| *(714) 842-1717 | (B) | *(312) 653-5000 | (B) | Oregon |  | (303) 443-5337 | (C) |
| Idaho |  | (314) 725-5361 | (C) | *(206) 251-9550 | (C) | Puerto Rico |  |
| *(206) 251-9950 | (C) | (314) 878-5042 | (S) | (503) 641-4463 | (S) | *(617) 329-4700 | (B) |
| (303) 443-5337 | (C) | Montana |  | Pennsylvania |  | (305) 855-0843 | (S) |
| (206) 451-8223 | (S) | *(714) 842-1717 | (B) | * (215) 643-7790 | (B) | Canada |  |
| Illinois |  | (303) 443-5337 | (C) | * (614) 764-8795 | (C) | (416) 625-7752 | (B) |
| *(312) 653-5000 | (B) | Nebraska |  | *(216) 531-9455 | (S) | (613) 722-7667 | (B) |
| (312) 446-9085 | (C) | *(312) 653-5000 | (B) | (412) 487-3801 | (C) | (514) 694-5343 | (B) |
| Indiana |  | (913) 888-3330 | (C) | Rhode Island |  | (604) 984-4141 | (B) |
| *(312) 653-5000 | (B) | Nevada |  | *(617) 329-4700 | (B) | Mexico |  |
| (317) 244-7867 | (C) | * (408) 947-0633 | (B) | South Carolina |  | *(617) 329-4700 | (B) |
| lowa |  | *(714) 842-1717 | (B) | (919) 273-3040 | (C) |  |  |
| *(312) 653-5000 | (B) | (505) 262-1416 | (B) | (803) 254-1971 | (S) |  |  |
| (312) 446-9085 | (C) |  |  |  |  |  |  |

# International 

| $\begin{gathered} \text { Argentina } \\ 37-9890 \end{gathered}$ | (C) | Hong Kong *(617) 329-4700 | (B) | New Zealand 595-525 | (B) | Switzerland $\text { *022/31 } 5760$ | (B) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Australia |  | (U.S.A.) |  | 598-202 | (B) |  |  |
| - 02/4393288 | (B) | India . |  | 850-243 | (B) | Taiwan $027710940$ | (C) |
| 5807444 | (B) | 664850 | (B) | 67-692 | (B) | $027016462$ | (S) |
| Austria $235-5550$ | (B) |  | (B) | Norway $\text { (02) } 604697$ | (B) | United Kingdom *019410466 | (B) |
| $\begin{aligned} & \text { Belgium } \\ & * 031 / 374803 \end{aligned}$ | (B) | $\begin{aligned} & \text { Israel } \\ & { }^{*} 052-28995 \end{aligned}$ | (B) | People's Republic of China |  | West Germany *089/514010 | (B) |
| $\begin{aligned} & \text { Brazil } \\ & 230-0277 \end{aligned}$ | (C) | $\begin{aligned} & \text { Italy } \\ & \text { *02/6898045 } \end{aligned}$ | (B) | (U.S.A.) <br> Romania | (B) | $* 04187381$ $* 0721616075$ *030316441 | (B) (B) (B) |
| CMEA COUNTRIES |  | *6894924 | (B) | *022/315760 | (B) | $\begin{aligned} & \text { *030316441 } \\ & \text { *0221686006 } \end{aligned}$ | (B) |
| $\begin{aligned} & \text { *022/315760 } \\ & \text { (Switzerland) } \end{aligned}$ | (B) | $\begin{aligned} & 02 / 9520551 \\ & 051 / 555614 \end{aligned}$ | (C) <br> (C) | (Switzerland) <br> Singapore |  | Yugoslavia | (B) |
| $\begin{aligned} & \text { 0222/859304 } \\ & \text { (Austria) } \end{aligned}$ | (C) | 049/652909 | (C) | 2723023 | (B) | $\begin{aligned} & \text { *022/31 } 5760 \\ & \text { (Switzerland) } \end{aligned}$ | (B) |
| $\begin{aligned} & \text { Denmark } \\ & { }^{*} 02 / 845800 \end{aligned}$ | (B) | $55 / 894115$ $011 / 6503271$ | (C) | $\begin{aligned} & 786-5150 \\ & 37-9224 \end{aligned}$ | (B) (B) |  |  |
| Finland $90-738265$ | (B) | Japan <br> *032636826 <br> *063721814 | (B) | Spain $93 / 3017851$ | (B) |  |  |
| France |  | *063721814 | (B) | 91/4563151 | (B) |  |  |
| *01-687-3411 | (B) | Korea |  | 94/4150893 | (B) |  |  |
| *76222190 | (B) | 423-3101/5 | (B) |  |  |  |  |
| *61408562 | (B) | Malaysia |  | *08-282740 | (B) |  |  |
| Holland *016/20-51080 | (B) | (Singapore) |  |  |  |  |  |

*ANALOG DEVICES, INC. DIRECT SALES OFFICES
B-ALLPRODUCTLINES
C-COMPONENT \& COMPONENT TESTSYSTEMS
S-SYSTEMS

WORLDWIDE HEADQUARTERS
ONE TECHNOLOGY WAY • P.O. BOX 280 • NORWOOD, MASSACHUSETTS 02062 U.S.A.
Tel: (617) 329-4700, FAX: (617) 326-8703, Twx: (710) 394-6577, Telex: 924491
Cable: ANALOG NORWOODMASS

## Dear Customer

Here is your copy of the world's most comprehensive collection of technical information on dataacquisition components and subsystems for precision measurement and control, the Analog Devices 1982 Databook.

With the introduction of more than 60 new products since our last catalog, Analog Devices continues to offer you the broadest selection of data acquisition solutions. So many, in fact, two volumes are now required to describe them. Our broad and rapidly growing line of integrated-circuit products is described in Volume I, solid evidence of our position as the world leader in precision data acquisition ICs and one of the world's largest Linear IC manufacturers. Volume II includes our wide range of modules and subsystems, from signal-conditioning components to complete intelligent data-acquisition systems.

The volumes are organized functionally and fully cross-indexed, so that you can easily find the solution you're looking for, no matter which Volume you hold in your hand. The identical Index in each volume and the Selection Guides provide page locations of all products. Even if data sheets for a category are found in only one Volume, the Selection Guide can still be found in the other - saving you time. A "How to Find It" guide is located at the inside front cover of each volume.

Whether you're a long-time user of our products or encountering them here for the first time, we're convinced that you'll find this Databook a big help. If you have any suggestions for how we can improve future editions, please let us know.

Sincerely,

George Adams
Corporate Director of Marketing
P.S. While you have this price list in your hand, why not strip the protective tape off its spine, and tip it into the back of the Volume you expect to use most frequently?

## PRICE LIST

## BUSINESS GUIDE

## PLACING AN ORDER

When placing an order please provide specific information regarding model type, number, option designations, quantity, ship-to and bill-to address. Prices quoted are list and do not include applicable taxes, customs or shipping charges. Unless otherwise requested, all shipments are FOB, factory.
Orders should be placed with our local sales office or representative, or may be placed directly with Norwood. Orders may be telephoned, sent via TELEX or TWX or mailed. Orders are acknowledged upon receipt; billing and delivery information is included.
On all orders under fifty dollars (\$50.00), a five dollar ( $\$ 5.00$ ) processing charge will be added. Terms of sale for new accounts will be C.O.D. or prepaid. Prepaid orders must include an additional $\$ 2.50$ to cover packaging and postage charges.

## RETURNS AND WARRANTY SERVICE

Product warranties are uniform worldwide. Defective units being returned for servicing should be accompanied by a statement outlining the nature of the failure and the application in which the failure
occurred. Upon receipt of the defective unit, notices will be issued, when applicable, regarding warranty status, cost for repair, or nonrepairability. Applicable credits are issued immediately, and replacement units scheduled. Repairable units out of warranty will be serviced, upon customer authorization, on a quoted time/material charge basis. Where practical, we request that all defective units, serviceable or not, be returned so we may include them in our ongoing product reliability program.
All defective units should be sent to our Norwood location to the attention of our "Returns Department. Prior to any return, the local sales office or representative must be contacted to obtain a Materials Return Authorization (MRA) number. This will provide expedient handling and control of your return.

## EVALUATION SAMPLES

To assist you in final product selection, we can make available, through our local representatives, evaluation samples of most of our products.

## HOW TO USE THIS PRICE LIST

This price list contains two sections.
Section I contains the pricing structure for all ADI products. Arrangement is alphanumeric by model number. The numeric arrangement is left-justifed and blank filled. Thus the model 436 appears before model 44 and numbers with alphabetic prefixes appear before those with none.
Section II is a cross reference to sockets and mount-
ing boards, listed in alphanumeric order by model number of products accommodated.
To obtain prices on any products not listed, or for up-to-date price information after the effective period of this price list, please call your local Analog Devices' Sales Office, or the Sales Department at Corporate Headquarters.

## WARRANTY

STANDARD TERMS: All Analog Devices, Inc., products are warranted against defects in workmanship and materials under normal use and service for one year from the date of their shipment by Analog Devices, Inc., except that components obtained from others are warranted only to the extent of the original manufacturers' warranties, if any, except for component test systems, which have a 180 -day warranty, and $\mu$ MAC and MACSYM systems, which have 90 -day warranty. This warranty does not extend to any products which have been subjected to misuse, neglect, accident, or improper installation or application, or which have been repaired or altered by others. Analog Devices' sole liability and the Purchaser's sole remedy under this warranty is limited to repairing or replacing defective products. (The repair or replacement of defective products does not extend the warranty period. This warranty does not apply to components which are normally consumed in operation or which have a normal life inherently
shorter than one year.) Analog Devices, Inc., shall not be liable for consequential damages under any circumstances.

WARRANTY SERVICE: For service under this warranty, please advise promptly the factory, or representative if outside the United States, of all pertinent details. A Material Return Authorization number and shipping document will be supplied, and must accompany all returns. Transportation charges covering return of defective products to our factory shall be at our expense if such products are determined to be defective within the limits of this warranty.
Analog Devices, Inc. requests immediate notification for any claims arising from damage in transit in order to to determine if carrier responsibility exists.

Prices and specifications are subject to change without notice.

## SECTION I




| AC1003 | 10.00 | AC1553 | 24.00 |
| :---: | :---: | :---: | :---: |
| AC1005 | 10.00 | AC1554 | 19.00 |
| AC1007 | 23.00 | AC1555 | 19.00 |
| AC1008 | 10.00 | AC1556 | 19.50 |
| AC1010 | 10.00 | AC1557 | 24.00 |
| AC1013 | 10.00 | AC1559 | 19.00 |
| AC1016 | 10.00 | AC1560 | 14.00 |
| AC1017 | 19.00 | AC1562 | 19.00 |
| AC1022 | 10.00 | AC1563 | 25.00 |
| AC1023 | 10.00 | AC1564 | 25.00 |
| AC1024 | 11.00 | AC1577 | 5.00 |
| AC1028 | 12.00 | AC1578 | 117.00 |
| AC1033 | 34.00 | AC1579 | 12.00 |
| AC1034 | 10.00 | $A C_{1580}$ | 117.00 |
| AC1035 | 12.00 | AC1581 | 10.00 |
| AC1037 | 10.00 | AC1582 | 88.00 |
| AC1038 | 11.00 | AC1583 | 20.00 |
| AC1039 | 10.00 | AC1585-1 | 120.00 |
| AC1040 | 12.00 | AC1585-2 | 120.00 |
| AC1041 | 10.00 | AC1585-3 | 120.00 |
| AC1045 | 24.00 | AC1600 | 35.00 |
| AC1047 | 10.00 | AC1601 | 19.00 |
| AC1048 | 10.00 | AC1637 | 30.00 |
| AC1049 | 20.00 | AC1638 | 30.00 |
| AC1050 | 10.00 | AC1642 | 50.00 |
| AC1051 | 10.00 | AC1643 | 30.00 |
| AC1052 | 10.00 | AC 1644 | 30.00 |
| AC1053 | 17.00 | AC1755 | 70.00 |
| AC1054 | 21.00 | AC1800 | 28.00 |
| AC1055 | 20.00 |  | 1-4 |
| AC1056 | 24.00 | AC1800Y-1 | 990.00 |
| AC1057 | 21.00 |  | 1-9 |
| AC1211 | 36.00 | AC1801 | 7.00 |
| AC1212 | 10.00 | $A C 1802$ | 6.00 |
| AC1213 | 51.00 | AC1803 | 7.00 |
|  |  | AC1804 | 15.00 |
| AC1214 | 17.00 | AC1805 | 34.00 |
| AC1215 | 98.00 |  |  |
| AC1216 | 87.00 | AC1806 | 36.00 |
| AC1217 | 18.00 | AC1807 | 7.00 |
| AC1218 | 18.00 | AC1808 | 7.00 |
|  |  | AC1809 | 7.00 |
| AC1500 | 122.00 | AC1810 | 98.00 |
| AC1501 | 6.50 |  |  |
| AC1545 | 25.00 | AC1811 | 249.00 |
| AC1551 | 14.00 | $A C 1812$ | 29.00 |
| AC1552 | 19.00 | $A C 1813$ | 25.01) |
|  |  | $A C 1815 Y-1$ | 990.100 |
|  |  | AC2610 | 7.50) |




| AC2611 | 8.00 |  | ADADC 352-10/883B | 179.00 | 115.00 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AC2615 | 21.00 |  | ADADC 85Z-12 | 179.00 | 115.00 |
| AC2618 | 5.00 |  | ADADC 85Z-12/883B | 214.00 | 140.00 |
| AC2623 | 49.00 |  | ADC10QM8IN | 445.00 |  |
| AC2625 | 57.00 |  | ADCIOQMBINET | 668.00 |  |
| AC2626J4 | 31.00 |  | ADC10GUBIN | 484.00 |  |
| AC2626J6 | 33.00 |  | ADC102CO2 | 156.00 |  |
| AC2626K4 | 37.00 |  | ADC102C22 | 190.00 |  |
| AC2626K6 | 38.00 |  | ADC11COBCD | 183.00 |  |
| AC2626L4 | 56.00 |  | ADCILCCEIN | 183.00 |  |
| AC2626L6 | 59.00 |  | ADC1102 | 311.00 |  |
| AC2626M4 | 86.00 |  | AOC1103C.)1 | 591.00 |  |
| AC2626M6 | 89.00 |  | ADC11030)2 | 634.00 |  |
| AC2629B | 5.00 |  | ADC1103003 | 618.00 |  |
| AC2629SS | 11.00 |  | ADC1105K | 332.00 |  |
| AC4102 | 36.00 |  | ADC11し9 | 271.00 |  |
| AC4494 | 88.0) |  | ADC1111 | 1252.00 |  |
| AC4516 | 88.00 |  | $A D C 1130$ | 276.00 |  |
| AC4751 | 94.00 |  | ADC1131J | 322.00 |  |
| AC5003 | 18.00 |  | ADC1131K | 426.00 |  |
| ADADC80-10 | 93.75 | 51.00 | ADC1133 | 264.00 |  |
| ADADC 80-12. | 98.00 | 53.09 | ADC1140 | 199.00 |  |
| ADAOC 802-10 | 95.75 | 55.25 | $\triangle$ DC12GMBCD | 546.00 |  |
| ADADC8CZ-12 | 101.25 | 57.75 | ADC12GMBIN | 496.00 |  |
| ADADC84-10 | 113.00 | 73.00 | ADC12GMBINET | 731.00 |  |
| ADADC84-12 | 119.00 | 78.00 | ADC120UBIN | 526.00 |  |
| AOADC842-10 | 116.00 | 82.015 | ADC12Q2003 | 177.00 |  |
| ADADC842-12 | 123.00 | 94.00 | ADC12QZO23 | 206.00 |  |
| ADADC85-10 | 154.00 | 105.00 | ADC14I | 393.00 |  |
| ADADC85-10/883B | 174.00 | 110.00 | ADC16C | 2290.00 |  |
| ADADC85-12 | 174.00 | 110.00 | $\triangle$ Cli I | 393.00 |  |
| ADADC 85-12/883B | 208.00) | 135.00 | $\triangle D C B G M B I N E T$ | 66\%.00 |  |
| ADADC $85 \mathrm{C}-16$ | 131.00 | 85.00 | $\triangle$ CC8SEIV | 163.00 |  |
| ADADC85C-12 | 134.00 | 88.01 | ADDACC8ACHIPS | N/A | 4.40 |
| ADADC85CZ-10 | 135.00 | 88.00 | ADCACC8AD | 9.50 | 6.25 |
| ADADC85Cz-12 | 138.00 | 91.00 | ADCACC8AD/ER3R | 14.50 | 9.40 |
| ADAOCE5S-10 | 208.00 | 150.00 | AOCACCBCCHIPS | N/A | 1.45 |
| ADADC85S-10/383 | 220.00 | 155.00 | $\triangle D O A C C 8 C O$ | 3.10 | 2.05 |
| ADADC 85s-12 | 220.00 | 155.00 | $\triangle$ DCACC8O | 7.50 | 4.95 |
| ADADC855-12/883 | 235.00 | 185.05 | ADDACCED/8E38 | 11.25 | 7.50 |
| ADADCESS2-1C | 214.00 | 157.00 | AOCACOBED | 3.60 | 2.40 |
| ADADCE5SZ-10/883A | 226.00 | 152.00 | ADDACOEHD | 5.95 | 3.95 |
| ADADCE5S2-12 | 226.00 | 152.00 | ADCACAC-CRI-I | 34.25 | 22.00 |
| ADADC8552-12/833日 | 242.00 | $187 .(1)^{\prime}$ | 1JDACEC-CPI-V | 36.50 | 22.95 |
| ADADC85,2-1\% | 159.00 | 110.00 | $\triangle$ DOACEC-CCO-I | 34.25 | 22.00 |




| ADDAC80-CCD-V | 36.50 | 22.95 | ADLHOC33G | 39.00 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADDAC80Z-CBI-I | 35.25 | 22.95 | ADLHOO33F/8R3 | 54.00 |  |
| ADDAC80Z-C8I-V | 37.50 | 23.95 | ADOPO 7 AH | 68.00 | 45.00 |
| ADDAC8Cz-CCD-I | 35.25 | 22.95 | ADOP $07 A H / 883 B$ | 73.00 | 49.00 |
| ADCAC80Z-CCD-V | 37.50 | 23.95 | ADOPO7CCHIPS | N/A | 4.55 |
| ADDACE5-CRI-I | 49.00 | 36.00 | ADOPOTCH | 10.15 | 6.50 |
| ADDACE5-CBI-I/883B | 98.75 | 81.25 | ADOPC70CHIPS | N/A | 3.20 |
| ADDAC85-CBI-V | 49.00 | 36.00 | ADDPO7DH | 7.35 | 4.55 |
| ADDAC85-CBI-V/8838 | 102.00 | 93.75 | ADOPO7[H | 14.65 | 9.75 |
| ADDAC85-CCD-I | 49.00 | 36.00 | ADOPO 7 H | 29.75 | 19.50 |
| ADDAC85-CCD-I/883B | 98.75 | 31.25 | ADOPO7H/883P | 34.75 | 23.50 |
| ADCAC85-CCE-V | 49.00 | 36.00 | ADP511A | 26.50 | 13.50 |
| ADDAC 85-CCD-V/9838 | 102.00 | 83.75 | ADP5118 | 31.70 | 22.50 |
| ADCAC85C-CAI-I | 40.00 | 27.00 | ADP511C | $38.41)$ | 27.80 |
| ADDAC85C-CEI-V | 40.00 | 27.00 | ADSHC-85 | 95.00 |  |
| ADDAC35C-CCD-I | 40.00 | 27.00 | ADSHC-85ET | 129.00 |  |
| ADCACE5C-CCI-V | 41.000 | 27.00 | ADSHC-85ET/883 | 179.00 |  |
| adoacesloccri-I | 144.000 | 99.00 | ADSHM-5 | 179.00 |  |
| ADCACE5LD-CBI-V | 144.00 | 99.00 | ADSHM-5K | 199.00 |  |
| ADCAC35MIL-C3I-I | 139.00 | 95.00 | ADX118 | 30.90 | 20.60 |
| ADDAC85MIL-CBI-I/ |  |  | AD×218 | 18.90 | 12.60 |
| 983 | 155.c0 | 107.00 | ADX318 | 3.40 | 2.20 |
| ADDAC85MIL-CBI-V | 139.00 | 95.00 | ADOO42C | 6.70 | 5.10 |
| ADCAC85MIL-CBI-V/ |  |  | AD101ACHIPS | N/A | 1.80 |
| 883 | 155.00 | 107.00 | AD101AH | 5.20 | 2.80 |
| ADCACB7-CPI-I | 139.00 | 95.00 |  |  |  |
| ADDAC87-CRI-1/8838 | 155.00 | 137.00 | ADIOBAH | 30.50 | 20.10 |
|  |  |  | ADIORH | 21.60 | 14.43 |
| ADOAC87-CRI-V | 139.00 | 75.00 | AD111H | 25.30 | 17.30 |
| ADDAC87-CRI-V/8838 | 155.00 | 127.00 | AD1408-70 | 3.50 | 2.10 |
| ADG200/COM/CHIPS | N/A | 2.25 | AD1408-80 | 4.30) | 2.70 |
| ADG200/MIL/CHIPS | N/A | 7.25 |  |  |  |
| ADG200A4 | 11.25 | 8.00 | AD1408-90 | 9.50 |  |
|  |  |  | AD1508-80 | 14.60 | 9.20 14.70 |
| ADG20CAA $/ 883 \mathrm{~B}$ | 15.25 | 11.50 | AD1508-80/883A | $23.31)$ | 14.70 |
| ADG2CCAP | 14.00 | 9.50 | AD1508-9\% | 21.30 | 13.51 |
| $A D G 20 C B A$ | 3.75 | 2.75 | AD1508-90/8R3R | 31.10 | 19.60 |
| ADG200BP | 12.00 | 8.00 |  |  |  |
| ADG200CJ | 3.50 | 2.50 | AD2002 | 257.00 |  |
|  |  |  | AD2002/DP | 274.00 |  |
| ADG2CI/COM/CHIPS | $N / 4$ | 5.00 | AD2003 | 364.00 |  |
| ADC,201/MIL/CHIPS | N/A | 10.00 | AD2003/C | 364.00 |  |
| ADG2C1AP | 18.00 | 12.50 | AD2003/E | 364.100 |  |
| ADG201AP/983日 | 22.00 | 16.25 |  |  |  |
| AOG2G1FPP | 14.00 | 13.05 | AD2003/E/C | 364.001 |  |
|  |  |  | AD20®4 | 547.00 |  |
| ADG2CICJ | 6.50 | 4.50 | AD2904/E | 547.00 |  |
| ADLHCC32CG | 29.00 |  | AD2006 | 335.90 |  |
| ADLHOO32G | 59.00 |  | AD200e/C | 335.111 |  |
| ADLHCOC32G/833 | 69.00 |  |  |  |  |
| ADLHVO33CG | 24.00 |  |  |  |  |




| AD2006/D | 399.00 |  |
| :---: | :---: | :---: |
| AD2006/D/C | 399.00 |  |
| AD2006/E | 365.00 |  |
| AD2006/E/C | 347.00 |  |
| AD2006/F | 426.00 |  |
| AD2006/F/C | 381.00 |  |
| AD2006/H | 365.00 |  |
| AD2006/H/C | 381.00 |  |
| AD2008 | 534.00 |  |
| AD2008/E | 616.00 |  |
| AD2008/E | 6) 4.00 |  |
| AD2008/E/B | 668.00 |  |
| AD2009 | 196.00 |  |
| AD2009/E | 217.00 |  |
| AD2009/E/S | 251.00 |  |
| AD2009/E/V | 217.00 |  |
| AD2009/F | 217.00 |  |
| AD2009/F/S | 251.00 |  |
| AD2009/F/V | 217.00 |  |
| AD2009/H | 217.00 |  |
| AD2009/H/S | 251.00 |  |
| AD2009/H/V | 217.00 |  |
| AD2009/S | 227.00 |  |
| AD2009/V | 196.00 |  |
| AD201AH | 3.00 | 1.75 |
| AD201AN | 3.00 | 1.75 |
| AD2010 | 238.00 |  |
| AD2010/E | 245.00 |  |
| AD2010/E/P | 283.00 |  |
| AD2010/R | 283.00 |  |
| AD2016-111 | 185.00 |  |
| AD2016-112 | 195.00 |  |
| AD2016-121 | 185.00 |  |
| AD2016-122. | 195.00 |  |
| AD2016-131 | 185.00 |  |
| AD2016-132 | 195.00 |  |
| AD2016-211 | 203.00 |  |
| AD2016-212 | 213.00 |  |
| AD2016-221 | 203.00 |  |
| AD2016-222 | 213.00 |  |
| AD2016-231 | 203.00 |  |
| AD2016-232 | 213.00 |  |
| AD2016-311 | 203.00 |  |
| AD2016-312 | 213.00 |  |


| AD2016-322 | 213.00 |
| :---: | :---: |
| AD2016-331 | 203.00 |
| AD2016-332 | 213.00 |
| AD2016-411 | 203.00 |
| AD2016-412 | 213.00 |
| AD2016-421 | 203.001 |
| AD2016-422 | 213.00 |
| AD2016-431 | 203.00 |
| AD2016-432 | 213.00 |
| AD2020 | 15.00 |
| AD2021 | 159.00 |
| A02021/S | 159.00 |
| AD2021/V | 159.00 |
| AD2022 | 225.00 |
| AD2022/E | 232.00 |
| AD2022/E/I | 298.00 |
| AD2022/F | 243.00 |
| AD2022/F/I | 298.00 |
| AD2022/H | 232.00 |
| AD2022/H/I | 298.00 |
| AD2022/I | 288.00 |
| AD2023 | 61.00 |
| AD2023/B | 58.00 |
| AD2024 | 293.00 |
| AD2024/B | 348.00 |
| AD2024/E | 305.00 |
| AD2024/E/R | 361.00 |
| AD2024/E/V | 305.00 |
| AD2024/E/V/B | 361.00 |
| A02024/F | 305.00 |
| AD2024/F/R | 361.00 |
| AD2024/F/V | 305.00 |
| AD2024/F/V/B | 361.00 |
| AD2024/H | 318.00 |
| AD2024/H/B | 377.00 |
| AD2024/H/V | 318.00 |
| AD2024/H/V/B | 377.00 |
| AD2024/V | 293.00 |
| AD2024/V/B | 361.00 |
| AD2025 | 351.00 |
| AD2025/B | 414.00 |
| AD2025/E | 351.00 |
| AD2025/E/B | 414.100 |
| AD2025/E/V | 351.90 |
| AD2025/E/V/B | 414.011 |




| AD2025/F | 351.00 |
| :---: | :---: |
| AD2025/F/R | 414.00 |
| AD2025/F/V | 351.00 |
| AD2025/F/V/B | 414.00 |
| AD2O25/H | 351.00 |
| AD2025/H/R | 414.00 |
| AD2025/H/V | 351.00 |
| AD2025/HI/V/8 | 414.00 |
| AD2025/V | 351.00 |
| AD2025/V/R | 414.00 |
| AD2026-111 | 56.00 |
| A02020-112 | 56.00 |
| A02026-211 | 100.00 |
| AD2026-212 | 100.00 |
| A02026-221 | 100.00 |
| AO2026-222 | 100.00 |
| AD2026-311 | 100.00 |
| AD2026-312 | 100.00 |
| AD2026-321 | 100.00 |
| AD2026-322 | 100.00 |
| A02027 | 279.00 |
| A02027/B | 332.00 |
| AD2027/V | 279.00 |
| AD2027/V/R | 332.00 |
| AD2028 | 330.00 |
| A02028/B | 356.00 |
| AD2028/V | 330.00 |
| AD2028/V/B | 356.00 |
| AD2033 | 442.00 |
| AD2033/E | 487.00 |
| AD2033/F | 487.00 |
| AD2033/H | 487.00 |
| AD2036W-XYZ1 | 436.00 |
| AD2036W-XYZ2 | 478.00 |
| AD2036W-X121 | 423.00 |
| AD2036W-X122. | 465.00 |
| A02036W-5YZ1 | 454.00 |
| A02036W-5Y72 | 496.00 |
| AD2036W-5121 | 441.00 |
| AD2036W-5122 | 484.00 |
| AD2036W-6YZ1 | 471.00 |
| AD2036W-6Y72 | 515.00 |
| AD2036W-6121 | 460.00 |
| AD2036W-6122 | 503.00 |
| AD2037-XY | 418.00 |


| A02037-X1 | 405.00 |  |
| :---: | :---: | :---: |
| AD2038-XYZ | 436.100 |  |
| AD2030-X12 | 423.10 |  |
| AD2040-12 | 95.00 |  |
| AD2040-21 | 121.00 |  |
| AD2040-22 | 121.00 |  |
| AD2040-31 | 121.00 |  |
| AD2040-32 | 121.00 |  |
| AD208AH | 21.00 | 14.00 |
| AD208AN | 21.00 | 14.00 |
| AD208H | 10.50 | 4.75 |
| AD208N | 5.25 | 3.50 |
| AD211H | 11.75 | 7.50 |
| AD2700JD | 37.30 | 19.50 |
| AD2700LD | 62.00 | 30.50 |
| AD2700SD | 44.25 | 27.50 |
| AD2700SD / 883B | 62.00 | 41.25 |
| AD2700UD | 73.00 | 42.00 |
| AD2700UD /883B | 91.00 | 56.50 |
| AD2701JD | 39.30 | 21.50 |
| AD2701LD | 64.00 | 32.50 |
| AD2701S0 | 46.25 | 29.50 |
| A02701S0/883B | 66.00 | 45.25 |
| AD27C1U0 | 75.00 | 44.00 |
| AD2701UD/883日 | 95.00 | 60.50 |
| A02702JD | 41.30 | 23.50 |
| A02702LD | 66.00 | 34.50 |
| AD2702SD | 48.25 | 31.50 |
| AD270250/8R3日 | 70.00 | 49.25 |
| A02702U0 | 77.00 | 46.00 |
| A02702U0/8838 | 99.00 | 54.50 |
| AD2710KN | 34.00 | 26.00 |
| AD2710LN | 43.00 | 34.00 |
| AD2712KN | 39.00 | 32.00 |
| AD2712LN | 46.00 | 37.00 |
| AD293A | 69.00 | 55.00 |
| AD293B | 79.00 | 65.00 |
| A0294A | 79.00 | 65.00 |
| A0301ACHIPS | N/A | . 70 |
| AD301 ADCiN | 1.50 | 1.00 |
| AD301 AH | 1.50 | 1.00 |
| AD301 ALDN | 9.00 | 6.00 |
| AD301ALH | 9.80 | 6.50 |
| AD301 ALN | 9.80 | 6.50 |
| AD3014N | 1.50 | 1.00 |




| AD308AH | 10.50 | 7.00 | ADSC4 JCHIPS | N/A | 7.07 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AD308H | 3.00 | 1.75 | AD504 JH | 13.80 | 10.10 |
| AD30RH | 3.00 | 1.75 | AD 504 KCHIPS | N/A | 12.90 |
| AD311H | 4.85 | 2.00 | A 0504 KH | 24.40 | 18.40 |
| A0311N | 3.50 | 2.00 | A0504LH | 41.80 | 29.60 |
| A0318H | 3.00 | 1.95 | A0504MH | 48.80 | 34.80 |
| AD351 JH | 20.90 | 14.00 | AD5C4SCHITS | N/A | 20.70 |
| AD351KH | 30.90 | 21.60 | AD504 SH | 39.40 | 29.60 |
| AD351 SH | 42.70 | 28.60 | AD504 SH/8833 | 46.20 | 33.20 |
| A03542J | 6.45 | 4.25 | AD506 JH | 17.60 | 12.50 |
| AD362KD | 175.00 | 125.00 | A0506KH | 21.00 | 14.50 |
| A0362 SD | 325.00 | 230.00 | AD506LH | 32.50 | 21.10 |
| AD362SD/8R3B | 395.00 | 290.00 | AD506SH | $36.01)$ | 23.90 |
| AD 363 KD | 279.25 | 206.00 | AD506SH/8838 | 42.70 | 28.60 |
| AD363SD | 470.00 | 336.00 | AD507 JH | 10.40 | 6.95 |
| AD363 S0/883R | 605.00 | 439.00 | AD507KH | 16.35 | 10.00 |
| AD364 JD | 198.00 | 139.50 | A 0507 SH | 25.20 | 16.80 |
| AD364K0 | 230.00 | 160.00 | AD507SH/8838 | 33.20 | 22.10 |
| AD364 SD | 375.100 | 255.00 | AD509 JH | 12.55 | 8.50 |
| A0364 SD/8838 | 495.00 | 330.00 | AD509KH | 20.45 | 12.50 |
| AD364 TD | 460.00 | 315.00 | AD507SH | 29.15 | 20.70 |
| AD364TD/B83 | 577.50 | 407.00 | AD509 SH/8838 | 34.75 | 24.55 |
| AD370JD | 69.25 | 46.25 | AD510JCHIPS | N/A | 4.76 |
| AD370JN | 54.50 | 38.00 | AD510 JH | 10.70 | 7.10 |
| AD370KD | 76.50 | 52.25 | A 510 KCHIPS | N/A | 8.00 |
| AD370KN | 65.25 | 43.59 | AD510KH | 18.00 | 12.00 |
| AD370SD | 94.75 | 53.25 | AD51 OLH | 24.80 | 18.00 |
| AD370SD/8838 | 109.50 | 76.50 | AD510SCHIPS | N/A | 20.10 |
| A0371J0 | 69.25 | 46.25 | AD510SH | 45.50 | 30.20 |
| AD371 JN | 54.50 | 38.00 | AD510 SH/8838 | 51.60 | 34.70 |
| AD371KD | 76.50 | 52.25 | AD511A | 46.50 | 32.40 |
| AD371KN | 65.25 | 43.50 | AD511B | 55.70 | 39.50 |
| AD37150 | 94.75 | 63.25 | AD511C | 67.20 | 48.70 |
| AD371 SD/983B | 109.50 | 76.51 | AD512KH | 14.80 | 9.10 |
| AD501/506A | 90.00) | 73.60 | AD512 SH | 22.10 | 13.60 |
| $A D 501 / 506 B$ | 106.80 | 97.10 | AD514 JH | 15.60 | 10.40 |
| AD501/506C. | 122.10 | 98.00 | A0514 KH | 20.60 | 13.90 |
| AD502 JH | 11.20 | 6.90 | AD514 LH | 25.90 | 17.40 |
| AD502KH | 21.90 | 13.90 | AD514 SH | 31.10 | 20.80 |
| $A$ [502 LH | 47.130 | 34.60 | AD515 JH | 20.10 | 11.40 |
| AD502 SH | 37.70 | 22.91 | AD515KH | 29.00 | 17.80 |
| AD503 JH | 17.10 | 12.19 | AD515LH | 34.70 | 21.20 |
| AD503 KH | 20.20 | 14.00 | AD517JCHIPS | N/A | 2.73 |
| AD503 SH | 34.70 | 23.09 | A0517 JH | 5.80 | 3.97 |
| A0503SH/3R3? | 41.111 | 27.60 | AD517KCHIFS | N/4 | 3.85 |



| A0517KH |
| :---: |
| AD517LH |
| A0517SCHIFS |
| A0517SH1 |
| A0517SH/983B |
| ADS1BJCHIPS |
| AD518JH |
| AD518KCHIPS |
| AD518KH |
| ADS18SCHIPS |
| AD518SH |
| AD518SH/883B |
| AD520 J ${ }^{\text {d }}$ |
| AD520KD |
| AD520S0 |
| A052018D |
| AD52018D/883B |
| A05201TD |
| AD5201TD/883日 |
| A0520280 |

AD5202BD/883B
AD5202TD
AD5202TD/8B3B
AD5204BD
AD5204RD/8R3B
AD5204TD
AD5204TD/883B AD5205BD
AD5205PD/483B
AD5205TD
AD5205TD/R83B
AD521JCHIIFS
AD521JD
AD521KCHIPS
AD521KD

| 8.30 | 5.51 |
| ---: | ---: |
| 14.911 | 11.31 |
| $N / A$ | 14.56 |
| 31.10 | 20.81 |
| 36.90 | $24.8 J$ |


| N/A | 1.40 | AD5214TD/RB3B |
| :--- | :--- | :--- |
| 2.75 | 1.90 | AD5215PD |
| N/A | 3.50 | AD52158D/8B3B |
| 10.65 | 7.10 | AD52155D |
| N/A | 9.59 | AD5215TD/R83B |


|  |  |
| :---: | :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

$A D 522 A D$
$A D 522 E D$
$A D 522$ SD
AD522SD/883B

AD52402K 0
$200.00 \quad 160.00$ AD5240ZSD
AD52407SD/883B
AD528 JH
AD528KH
AD528SH
$\begin{array}{ll}200.00 & 163.00 \\ 245.00 & 200.00\end{array}$
AD528SH/B83B
AD530 JCHIPS
AD530 Jo
A0530.JH
AD530KCHIPS

| 245.00 | 200.00 |
| :--- | ---: |
| $\mathrm{~N} / \mathrm{A}$ | 6.72 |
| 14.90 | 9.60 |
| $\mathrm{~N} / \mathrm{A}$ | 9.45 |

AD530KD
ADE3OKH
AD530LD
AD530LH
$A D 530 S 0$
$A 0530 S H$
$\begin{array}{rr}33.00 & 21.70 \\ N / A & 16.80 \\ 36.00 & 24.00 \\ 41.70 & 28.1 .3 \\ 200.00 & 158.00\end{array}$
$345.00 \quad 273.00$
$330.00 \quad 257.00$
AD531KD
495.00 385.50
200.00 158.0J
$345.00 \quad 273.09$

| 11.70 | 8.90 |
| ---: | ---: |
| 28.35 | 8.60 |
| 38.50 | 25.30 |
| 52.80 | 35.20 |

$\begin{array}{lll}175.00 & 145.00 & \text { AD523KH } \\ 210.00 & 175.00 & \text { AD523LH } \\ 200.00 & 160.00 & \text { AD5240KD } \\ 245.00 & 290.00 & \text { AD5240SD } \\ 175.00 & 145.00 & \text { AD5240SD } 18838\end{array}$ $175.00 \quad 145.01$ $210.00 \quad 175.00$ $200.00 \quad 160.00$
$23.10 \quad 14.90$

AD530SH/393B
AD531 JCHITS
AD531 JD

AD531LD
AD531S0
AD531 S0/R43B
AD532JC.HIFS

| 330.00 | 257.00 |
| :--- | :--- |
| 495.00 | 385.50 |
| 200.00 | 158.00 |
| 345.00 | 273.00 |
| 330.00 | 257.00 |
| 495.00 | 385.50 |
| 200.00 | 158.00 |
| 345.00 | 273.00 |
| 330.00 | 257.00 |
| 495.00 | 385.50 |


| 37.00 | 24.25 |
| ---: | ---: |
| 45.75 | 30.00 |
| 61.50 | 42.75 |
| 68.25 | 50.50 |
| 38.30 | 25.60 |
| 46.00 | 33.70 |
| 51.50 | 37.70 |
| 193.00 | 151.00 |
| 254.00 | 207.00 |
| 381.00 | 310.50 |
| 199.70 | 156.00 |
| 261.00 | 212.00 |
| 388.00 | 315.50 |
| 33.00 | 21.90 |
| 44.10 | 29.50 |
| 77.10 | 51.50 |
| 85.50 | 57.20 |
| $N / A$ | 11.54 |
| 25.70 | 16.48 |
| 25.70 | 16.48 |
| $N / A$ | 17.99 |
| 39.40 | 26.50 |
| 38.30 | 25.70 |
| 53.90 | 33.84 |
| 51.60 | 33.00 |
| 61.70 | 39.68 |
| 60.00 | 40.00 |
| 74.10 | 50.00 |
| 26.80 | 11.48 |
| 16.40 |  |
| 40.40 | 24.60 |
| 101.20 | 55.80 |
| 109.90 | 55.90 |
| 122.20 | 70.60 |
| $N / A$ | 11.70 |
|  |  |

$381.00 \quad 310.50$




| AD532 J0 | 32.75 | 21.25 | AD536AKD | 31.20 | 21.80 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AD532 JH | 28.55 | 17.00 | A0536AKH | 20.60 | 12.50 |
| AD532KCHIPS | N/A | 17.64 | AD536ASCHIPS | N/A | 18.90 |
| AD532KD | 45.20 | 30.95 | AD536ASD | 53.90 | 35.80 |
| AD532KH | 39.65 | 25.60 | AD536ASD/883B | 62.30 | 41.90 |
| AD532SCHIPS | $N / A$ | 27.23 | AD536ASH | 40.40 | 27.00 |
| AD532 S0 | 69.05 | 48.65 | AD536ASH/883B | 46.40 | 33.00 |
| AD532SD/3838 | 84.60 | 50.60 | AD537JCHIPS | N/A | 3.70 |
| A0532 SH | 59.30 | 39.50 | A0537J0 | 20.70 | 14.40 |
| AD532 SH/883P | 72.65 | 48.65 | AD537 JH | 8.10 | 5.30 |
| AD533 JCHIPS | N/A | 4.55 | A0537kD | 35.10 | 22.60 |
| AD533JD | 13.00 | 8.70 | AD537KH | 12.50 | 8.00 |
| AD533 JH | 9.70 | 6.50 | AD537SD | 53.10 | 33.10 |
| AD533KD | 19.60 | 13.00 | AD537SD/883B | 66.30 | 42.00 |
| AD53 3KH | 16.20 | 10.80 | AD537SH | 24.60 | 15.90 |
| AD533LD | 50.90 | 30.90 | AD537 SH/8838 | 33.60 | 23.10 |
| AD533LH | 48.60 | 28.70 | AD540JCHIPS |  | 3.29 |
| AD533 SD | 57.00 | 37.60 | AD540 JH | 7.00 | 4.70 |
| AD533SD/883B | 62.90 | 41.80 | AD540KCHIPS | $N / \mathrm{A}$ | 4.62 |
| AD533 SH | 54.70 | 35.30 | AD540KH | 10.30 | 6.60 |
| AD533 SH/8838 | 60.60 | 39.40 | AD540SCHIPS | $N / A$ | 8.54 |
| AD534JCHIPS | N/A | 11.75 | AD540 SH | 18.40 | 12.20 |
| AD534J0 | 35.50 | 21.80 | AD542 JCHIPS | N/A | 1.75 |
| AD534 JH | 29.95 | 16.95 | AD542 ${ }^{\text {JH }}$ | 4.60 | 2.70 |
| AD534KCHIPS | N/A | 17.64 | AD54 2K.CHIPS | N/A | 2.45 |
| AD534Kn | 47.20 | 30.80 | AD542kH | 6.60 | 3.90 |
| AD534KH | 41.40 | 25.40 | AD542LH | 12.90 | 7.60 |
| AD534LD | 76.10 | 47.80 | AD542 SCHIPS | N/A | 9.94 |
| AD534LH | 66.30 | 40.00 | A0542 SH | 22.20 | 14.20 |
| AD534 SCHIPS | N/A | 38.78 | AD542SH/AR3P | 29.70 | 19.30 |
| AD534SD | 93.100 | 63.40 | AD544JCHIPS | N/A | 1.75 |
| AD534S0/883? | 111.40 | 75.60 | AD544 JH | 4.30 | 2.70 |
| AD534 SH | 84.50 | 56.10 | AD544KCHIPS | N/A | 2.45 |
| AD534 SH/8830 | 96.70 | 67.20 | AD544KH | 6.30 | 3.90 |
| AD534T0 | 121.50 | 84.50 | AD544LII | 12.90 | 7.60 |
| AD534TD/8838 | 140.05 | 96.85 | AD544SCHIPS | N/A | 9.94 |
| AD534 TH | 111.80 | 74.80 | ADS44 SH | 22.20 | 14.20 |
| AD534TH/883B | 123.90 | 84.50 | AD545 JH | 11.00 | 7.100 |
| AD535J0 | 36.00 | 23.10 | AO545KH | 14.901 | 9.00 |
| AD535 JH | 31.20 | 18.50 | AD545LH | 29.011 | 12.100 |
| AD535KD | 49.211 | 33.50 | AD545 MH | 32.00 | 20.00 |
| ADS 35 KH | 43.20 | 27.70 | AD547JCHIPS | N/A | 3.15 |
| AD536AJCHIES | N/A | 5.00 | AD547 JH | 7.75 | 4.50 |
| AD536AJD | 17.70 | 11.70 | AD547KH | 13.50 | 7.95 |
| AD536AJH | 11.90 | 7.21 | AD547LH | 25.50 | 15.00 |


|  | $\begin{gathered} \text { A N A LOG DEEVICRES I NC. } \\ \text { CUSTOMER PRICE LIST } \end{gathered}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MODEL | $1-$ | 100+ | MODEL | $1-$ | $100+$ |
|  | 9 |  |  | 9 |  |
|  |  |  |  |  |  |
| AD547SH | 27.35 | 17.50 | AD565ASCHIPS | N/ A | 25.50 |
| AD547SH/8838AD550T0 | 32.50 | 22.00 | AD565ASD | 97.00 | 65.00 |
|  | 113.50 | 71.10 | AD565ASD/8938 | 112.00 | 75.00 |
| $\begin{aligned} & \text { AD550TO } \\ & \text { AD558 JCHIPS } \end{aligned}$ | N/A | 6.30 | AD565ATD | 142.150 | 75.00 |
| AD558J0 | 10.95 | 7.50 | AD565ATD/A83B | 172.00 | 115.00 |
| AD558KD | 14.75 | 10.50 | A0565 JD | 31.60 | 20.30 |
| A0558SD | 19.50 | 12.95 | A0565KD | 45.80 | 31.30 |
| A055 SD/8838 | 25.50 | 16.95 | AD565SD | 101.90 | 64.10 |
| A0558TCHIPS | N/A | 12.60 | AD565SD/8830 | 117.50 | 75.80 |
| AD558T0 | 26.95 | 17.95 | AD565 T0 | 149.90 | 99.10 |
| AD558T0/8E3B | 32.95 | 21.95 | A0565TD/R838 | 179.90 | 116.60 |
| AD559KD | 18.00 | 11.40 | A056万AJCHIPS | N/A | 11.75 |
| AD559 SD | 26.10 | 16.90 | AD566AJD | 19.95 | 12.95 |
| A0559SD/8R3B | 34.00 | 23.00 | AD566AKD | 29.95 | 19.95 |
| AD561 JCHIPS | N/A | 8.90 | AD566ASCHIPS | N/A | 23.50 |
| A0561J0 | 19.20 | 12.10 | A0566ASD | 82.00 | 55.00 |
| AD561kD | 30.80 | 19.40 | AD566ASD/883B | 97.00 | 65.00 |
| A0561 SD | 37.90 | 24.00 | AD566ATD | 129.00 | 85.00 |
| AD561 SD/883B | 49.10 | 32.00 | AD566ATO/883B | 149.00 | 39.00 |
| AD561 ${ }^{\text {TCHIPS }}$ | N/A | 34.20 | A0566J0 | 28.10 | 19.20 |
| AD561T0 | 77.60 | 49.00 | $\triangle$ D566KD | 44.10 | 29.10 |
| A0561T0/8R30 | 96.80 | 61.40 | AD566SD | 93.100 | 58.30 |
| $\triangle 0562 \mathrm{AD} / \mathrm{BCD}$ | 96.40 | 60.50 | A $55665 \mathrm{SN} / 8838$ | 107.70 | 70.00 |
| AD562AD/BIN | 96.40 | 60.50 | AD56GTD | 125.90 | 90.40 |
| AD562KD/RCD | 73.50 | 46.90 | AD566T0/8838 | 155.90 | 107.90 |
| AD562KD/BIN | 73.50 | 46.90 | AD567J0 | 22.50 | 14.95 |
| A0562 SD/3CD | 209.70 | 132.70 | AD567KD | 34.50 | 22.95 |
| AD562SD/BCD/8838 | 251.60 | 165.80 | AD570JCHIPS | N/A | 12.60 |
| AD562S0/BIN | 209.70 | 132.70 | AD570J | 28.60 | 18.00 |
| AD562S0/31N/883B | 251.50 | 165.80 | AD57CSCHIPS | N/A | 26.75 |
| AD563 JD/BCD | 53.30 | 32.40 | AD570S0 | 61.30 | 39.20 |
| AD563JD/RIN | 53.30 | 32.40 | AD57CSD/Re30 | 70.90 | 44.60 |
| AD563K0/RCD | 82.10 | 51.90 | A0571JCHIPS | N/A | 20.80 |
| AD563 KD/BIN | 82.10 | 51.90 | AD571 Jn | 45.30 | 29.80 |
| AD563SD/ACD | 231.60 | 146.00 | A0571k0 | $52.21)$ | 34.70 |
| A0563S0/BCO/8B3P, | 272.50 | 179.10 | AD571 SCHIPS | N/A | 47.50 |
| A0563SD/RIN | 230.10 | 146.00 | A0571 S0 | 103.40 | 67.80 |
| AD563SD/RIN/8B3P | 272.50 | 179.10 | ADS71 SD/8A3E | 123.30 | 77.00 |
| A0563TD/RCD | 293.60 | 185.70 | A55 572 An | 139.75 | 92.50 |
| AD563TD/ACD/8B3R | 335.51 | 213.910 | ADS720n | 167.9 | 133.00 |
| A0563T0/BIN | 293.00 | 185.70 | A0572PD/883n | 270.00 | 229.50 |
| A0563TM/RIN/RA3B | 335.50 | 218.90 | AD572 SD | 334.50 | 246.25 |
| AD565AJCHIPS | N/A | 12.75 | AD572S0/8835: | 495.111 | 318.00 |
| AD565 AJC | 23.95 | 15.95 | A0574 J0 | 49.511 | 34.50 |
| AD5 65 AK0 | 37.50 | 24.95 | ADS74kn | 65.9い | 44.50 |




| AD574LD | 95.00 | 65.00 | AD580TCHIPS | N/A | 10.90 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AT) 54 SD | 145.1) | 35.00 | A0580TH | 25.10 | 16.40 |
| AD574SD/8830 | 175.00 | 115.00 | AD580TH/9R3日 | 32.60 | 21.20 |
| AD574 T0 | 195.00 | 130.00 | AD580UH | 53.80 | 34.00 |
| AD574TD/8830 | 235.00 | 160.00 | AD58OUH/2830 | 60.30 | 38.90 |
| AD574UD | 285.00 | 190.00 | A058 1 JH | 5.60 | 3.50 |
| AD574 UD/8830 | 335.00 | 230.00 | A 0581 KH | 9.20 | 6.40 |
| AD5742JD | 49.50 | 34.50 | A0581LH | 21.80 | 12.40 |
| AD5742KD | 65.00 | 44.50 | A0581 SH | 17.20 | 9.50 |
| AD5742LD | 95.150 | 65.01 | AD581 SH/883? | 23.00 | 13.00 |
| A 0574250 | 145.00 | 95.00 | AD581 TH | 26.00 | 14.90 |
| AD5742SD/883B | 175.00 | 115.00 | AD581TH/883B | 31.70 | 18.50 |
| AD574 7.TD | 195.00 | 130.00 | AD581UH | 44.80 | 24.50 |
| AD5742TD/R83B | 235.00 | 16'.00 | AD581UH/383B | 54.80 | 29.09 |
| AD5742UD | 285.00 | 190.00 | AD582KCHIPS | N/A | 5.40 |
| AD574 ZUD / 883B | 285.00 | 190.00 | AD582KD | 17.60 | 10.90 |
| A0578JD | 153.00 | 107.40 | AD582 KH | 12.50 | 7.80 |
| AU578 JN | 127.50 | 89.50 | AD582 SCHIPS | N/A | 15.60 |
| AD578KD | 179.50 | 119.50 | A0582 S0 | 41.80 | 27.10 |
| AD578KN | 149.50 | 99.50 | AD582 SD/8830 | 48.00 | 32.10 |
| AD578LD | 224.00 | 155.50 | A0582 SH | 34.80 | 22.20 |
| AD578LN | 186.50 | 124.50 | AD582 SH/883B | 40.20 | 26.60 |
| AD5782JD | 163.00 | 112.40 | A0583KD | 23.90 | 16.35 |
| AD5782 JN | 137.00 | 93.50 | AD584 JCHIPS | N/A | 2.70 |
| AD5782KD | 189.51 | 124.50 | AD584 JH | 5.70 | 3.90 |
| AD5782KN | 159.00 | 105.00 | AD584 KH | 12.20 | 7.70 |
| AD578ZLD | 234.00 | 150.50 | AD584 LH | 21.80 | 13.00 |
| AD5782LN | 196.50 | 130.00 | AD584 SH | 17.10 | 9.80 |
| A0579RD | 199.50 | 149.50 | AD584 SH/8838 | 22.20 | 13.00 |
| AD579JN | 138.50 | 103.50 | A0584 TCHIPS | N/A | 11.30 |
| AD579KN | 168.50 | 126.50 | AD584 TH | 25.30 | 16.00 |
| AD579TD | 241.50 | 178.75 | AD584 4 H/8830 | 30.40 | 19.20 |
| AD579T0/883B | 266.50 | 178.75 | AD589 JCHIPS | N/A | 1.00 |
| AD57928D | 210.00 | 154.50 | AD589 JH | 2.20 | 1.40 |
| AD5792JN | 148.100 | 108.50 | AD589KH | 2. 30 | 2.00 |
| AD5792KN | 178.100 | 131.50 | AD589LH | 8. 10 | 5.50 |
| AD5792T0 | 251.100 | 193.75 | AD589MH | 18.10 | 12.00 |
| AD5792T0/883 | 276.00 | 233.75 | A0589 SH | 4.40 | 2.90 |
| AD580JCHIPS | N/A | 1.60 | AD589 SH/8R30 | 7.40 | 5.50 |
| AD580 JH | 3.90 | 2.50 | AD589TCHIPS | N/A | 3.10 |
| AD5BOKH | 8.00 | 5.00 | AD589 TH | 6.50 | 4.30 |
| AD580LH | 11.00 | 7.60 | AD589 TH/8838 | 10.10 | 7.40 |
| AD580P:H | 17.00 | 10.80 | AU58 2 UH | 18.411 | 12.30 |
| AD580.SH | 16.00 | 10.20 | AD589UH/8838 | 23.20 | 15.9 |
| AD580 SH/883B | 23.00 | 15.00 | AD5901F | 4.40 | 2.80 |




| A05901H | 2.66 | 1.54 | AD7110KN | 15.00 | 10.00 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AD590JCHIPS | N/A | 1.40 | AD7111B0 | 33.00 | 19.95 |
| A0590JF | 8.80 | 5.30 | AD71118Q/8838 | 40.00 | 24.95 |
| AD590 JF/883R | 11.20 | 7.40 | AD7111CO | 41.25 | 25.00 |
| AD590 JH | 4.30 | 2.50 | AD7111CQ/A83B | 48.25 | 30.00 |
| AD590 JH/883n | 11.20 | 6.70 | AD7111KN | 26.40 | 16.00 |
| A0590kF | 14.40 | 8.50 | A07111LN | 34.65 | 21.00 |
| AU590KF/88.38 | 23.90 | 14.40 | AD7111TD | 99:00 | 60.00 |
| AD590KH | 8.60 | 5.10 | AD7111TD/8838 | 106.00 | 65.00 |
| AD590KH/883B | 16.50 | 9.50 | AD7111UD | 123.75 | 75.00 |
| AD590LF | 30.50 | 20.20 | AD7111UD/RR3B | 130.75 | 80.00 |
| A0590LF/8830 | 44.80 | 27.60 | AD7118BD | 16.50 | 10.00 |
| A059 LH | 18.10 | 10.80 | AD7118BD/883B | 23.50 | 15.00 |
| A0590LH/8830 | 27.00 | 15.80 | AD7118CD | 21.45 | 13.00 |
| AD590MF | 60.60 | 37.10 | AD7118CD/8838 | 28.45 | 18.00 |
| AD590MF/883B | 75.80 | 47.50 | AD7118KN | 12.40 | 7.50 |
| AD590MH | 42.40 | 25.70 | AD7118LN | 17.30 | 10.50 |
| AD59 CMH/R830 | 53.40 | 32.90 | AD7118TD | 41.25 | 25.00 |
| AD612A | 49.00 | 36.00 | AD7118TD/883B | 48.25 | 30.00 |
| AD612E | 55.00 | 40.00 | AD7118UD | 53.60 | 32.50 |
| A0612C | 62.00 | 45.00 | AD7118UD/8838 | 60.60 | 37.50 |
| A0614A | 59.00 | 43.00 | AD741CH | 1.50 | 1.00 |
| AD6148 | 74.00 | 54.00 | AD741CN | 1.50 | 1.00 |
| A0636J0 | 14.65 | 9.75 | AD741H | 3.00 | 2.00 |
| AD636 JH | 8.95 | 5.95 | AD741JCHIPS | N/A | . 98 |
| AD636K0 | 24.40 | 16.25 | AD741 JH | 2.00 | 1.40 |
| AD636KH | 14.75 | 9.95 | AD741 JN | 2.00 | 1.40 |
| AD642 JCHIPS | N/A | 3.15 | AD741KCHIPS | N/A | 1.75 |
| AD642 ${ }^{\text {JH }}$ | 6.70 | 4.50 | AD741KH | 3.80 | 2.50 |
| AD642KH | 10.70 | 6.75 | AD741KN | 3.80 | 2.50 |
| AD642LH | 14.56 | 9.50 | AD741 LH | 10.80 | 7.20 |
| ADE4 2 SH | 30.00 | 18.95 | A0741LN | 10.80 | 7.20 |
| AJ)642SH/883B | 35.40 | 24.95 | AD74 1 SCHIPS | N/A | 2.80 |
| A0644 JCHIPS | N/A | 3.15 | AD741 SH | 5.90 | 4.00 |
| AD644 JH | 6.90 | 4.50 | AD741SH/8830 | 9.60 | 6.40 |
| AD644 KH | 10.40 | 6.75 | AD7501/COM/CHIPS | $N / A$ | 5.25 |
| A0644 LH | 14.56 | 9.50 | A07501/MIL/CHIPS | N/A | 10.25 |
| ADE44 SH | 30.100 | 19.95 | AD7501JD | 16.50 | 11.00 |
| AD644 SH/983? | 38.40 | 24.95 | A07501JD / 8B3B | 23.50 | 16.00 |
| AD647 JCHIPS | N/A | 3.85 | A07501JN | 9.75 | 6.25 |
| AD647 JH | 8.25 | 5.50 | AD7501KD | 17.00 | 11.25 |
| AD647K.H | 13.50 | 8.95 | AD7501K0/883B | 24.00 | 16.25 |
| AD647LH | 26. 25 | 17.50 | $\triangle D 7501 \mathrm{KN}$ | 10.10 | 6.55 |
| A0647 SH | 35.75 | 23.95 | A07501SD | 23.00 | 14.75 |
| AD647SH/883B | 44.95 | 27.95 | AD7501SD/H83B | 30.00 | 19.75 |

## ANALOG DEVICESINC. CUSTOMER PRICE LIST

MODEL | $1-9$ | $100+$ | $100+$ |
| :---: | :---: | :---: | :---: |
| 9 | MODEL |  |



| AD7502/COM/CHIPS | N/A | 5.25 | AD75100I/MIL/CHIPS | N/A | 10.00 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AD7502/MIL/CHIPS | N/A | 10.25 | AD75100IJ0 | 14.00 | 11.00 |
| AD7502JD | 16.50 | 11.00 | AD75100IJD/883日 | 21.00 | 16.00 |
| AD7502 JD/883B | 23.50 | 16.00 | AD75100IJN | 8.00 | 5.80 |
| A07502JN | 9.75 | 6.25 | A07510DIK0 | 16.00 | 12.00 |
| AD7502KD | 17.00 | 11.25 | AD751 CDIKD/8338 | 23.00 | 17.00 |
| AD7502KD/843B | 24.00 | 16.25 | AD75100IKN | 9.00 | 6.40 |
| A07502KN | 10.10 | 6.55 | AD751udis | 25.00 | 19.00 |
| A07502SD | 23.00 | 14.75 | AD75100I S0/883n | 31.00 | 23.00 |
| AD7502SD/8838 | 30.50 | 17.75 | AD75110I/CDM/CHIPS | N/A | 5.00 |
| AD7503/CDM/CHIPS | N/A | 5.25 | AD7511CI/MIL/CHIPS | N/A | 10.00 |
| AD7503/MIL/CHIPS | N/A | 10.25 | AD751101JD | 14.00 | 11.00 |
| AD7503JD | 16.50 | 11.00 | AD751101JD/883日 | 21.000 | 16.00 |
| AD7503JD/883B | 23.50 | 16.00 | AD75110IJN | 8.00 | 5.80 |
| AD7503JN | 9.75 | 6.25 | AD751101K0 | 16.00 | 12.00 |
| AD7503KD | 17.00 | 11.25 | AD75110IKD/883B | 23.00 | 17.00 |
| AD7503KD/883B | 24.00 | 16.25 | AD75110IKN | 9.00 | 6.40 |
| AD7503KN | 10.10 | 6.55 | AD7511DISO | 23.00 | 17.00 |
| AD7503SD | 23.00 | 14.75 | AD75110150/883B | 30.00 | 22.00 |
| AD7503SD/883B | 30.00 | 19.75 | AD751101TD | 25.00 | 19.00 |
| AD7506/COM/CHIPS | N/A | 9.60 | AD751101TD/883B | 32.00 | 24.00 |
| AD7506/MIL/CHIPS | N/A | 14.60 | AD75120I/COM/CHIPS | N/A | 5.00 |
| AD7506J0 | 32.50 | 21.50 | AD75120I/MIL/CHIPS | N/A | 10.00 |
| AD7506JD/893B | 39.50 | 26.50 | AD751201JD | 14.00 | 11.00 |
| AD7506JN | 14.00 | 11.50 | AD751201JD/8838 | 21.00 | 16.00 |
| A07506KD | 33.50 | 22.50 | A0751201JN | 8.00 | 5.80 |
| AD7506KD/8A3B | 40.50 | 27.50 | AD75120IKD | 16.00 | 12.00 |
| AD7506K | 15.00 | 12.00 | AD751201K0/883B | 23.00 | 17.00 |
| AD7506SD | 55.50 | 37.50 | AD75120IKN | 9.00 | 6.40 |
| AD75C6SD/883B | 62.50 | 42.50 | AD75120IS0 | 23.00 | 17.00 |
| A07506TD | 57.50 | 39.00 | AD751201S0/883R | 30.00 | 22.00 |
| AD7506T0/883 | 64.50 | 44.0 ! | AD751201T0 | 25.00 | 19.00 |
| AD7507/COM/CHIRS | N/A | 9.60 | AD751201TC/3838 | 32.00 | 24.00 |
| AD7507/MIL/CHIPS | N/A | 14.60 | AD7513/COM/CHIPS | N/A | 2.25 |
| AD7507JD | 32.50 | 21.50 | A07513/MIL/CHIPS | N/A | 7.25 |
| A07507Jd/883B | 39.50 | 26.50 | AD7513 JH | 3.65 | 2.65 |
| A07507JN | 14.00 | 11.50 | AD7513JH/R83B | 10.65 | 7.65 |
| AD7507KD | 33.50 | 22.50 | AD7513 JN | 3.40 | 2.40 |
| AD7507K0/883B | 40.50 | 27.51 | AD7513KH | 3.75 | 2.75 |
| AD7507kN | 15.100 | 12.00 | AD7513KH/8838 | 10.75 | 7.75 |
| AD7507SD | 55.50 | 37.50 | A07513kN | 3.50 | 2.50 |
| AD7507S0/883B | 62.50 | 42.50 | AD7513SH | 12.55 | 8.85 |
| A07507TD | 57.50 | 39.09 | A07513SH/R83 ${ }^{5}$ | 19.55 | 13.85 |
| A07507TD/883B | 64.50 | +4.01) | AD75, 13 TH | 12.75 | 9.00 |
| AD751CDI/CTM/ |  |  | AD7513TH/8838 | 19.75 | 14.09 |
| CHIPS | N/A | 5.09 |  |  |  |




| AD7516/COM/CHIPS | N/A | 1.80 | AD7522JN | 15.00 | 9.00 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AD7516JN | 2.85 | $1.81)$ | AD7522KD | 29.00 | 18.00 |
| AD7516KN | 3.75 | 2.55 | AD7522KD/863B | 36.00 | 23.00 |
| AD7516SD | 16.50 | 11.30 | AD75 22 KN | 17.50 | 10.50 |
| AD7516TD | 18.06 | 12.34 | AD7522LD | 31.50 | 19.50 |
| AD7519/COM/CHIPS | N/A | 3.50 | AD7522LD/883B | 38.50 | 24.50 |
| AD7519JN | 5.00 | 4.00 | AD7522LN | 20.100 | 12.00 |
| AD7520/COM/CHIPS | N/A | 8.40 | AD7522SD | 64.001 | 39.00 |
| AD7520/MIL/CHIPS | N/A | 13.4!) | AD7522SD/8R3B | 71.00 | 44.00 |
| AD7520J0 | 20.75 | 17.00 | AD7522TD | 70.25 | 42.75 |
| AD7520JD/883B | 27.75 | 22.00 | AD7522TD/8838 | 77.25 | 47.75 |
| AD7520JN | 15.75 | 12.00 | AD7522UD | 76.50 | 46.50 |
| AD7520KD | 29.50 | 25.00 | A07522UD/8838 | 83.50 | 51.50 |
| AD752CKD/883B | 36.50 | 30.00 | AD7523/CDM/CHIPS | N/A | 2.00 |
| AD7520KN | 20.50 | 16.25 | AD7523JN | 4.00 | 2.50 |
| A07520LD | 39.50 | 33.00 | AD7523kN | 6.00 | 3.75 |
| AD752CLD/883B | 46.50 | 38.00 | AD7523LN | 8.100 | 5.00 |
| AD75 2CLN | 27.00 | 22.00 | AD7524/COM/CHIPS | N/A | 4.80 |
| AD7520SD | 42.00 | 33.00 | A07524/MIL/CHIPS | N/A | 9.80 |
| A07520S0/983B | 49.00 | 38.00 | AD7524AD | 13.50 | 8.50 |
| AD7520T0 | 70.00 | 49.00 | AD7524AD/883B | 20.50 | 13.50 |
| AD7520TD/883B | 77.00 | 54.00 | A0752400 | 16.00 | 10.00 |
| AD7520UD | 97.00 | 69.00 | AD752480/883B | 23.00 | 15.00 |
| AD752CUD/883B | 104.00 | 74.00 | AD7524CD | 18.50 | 11.50 |
| AD7521/CMM/CHIPS | N/A | 8.90 | AD7524CD/883B | 25.50 | 16.50 |
| AD7521/MIL/CHIPS | $N / 4$ | 13.90 | AD7524JN | 7.50 | 4.50 |
| AD7521JD | 25.75 | 20.00 | AD7524KN | 10.00 | 6.00 |
| AD7521J0/R83B | 32.75 | 25.00 | AD7524LN | 12.50 | 7.50 |
| AD7521JN | 20.75 | 15.00 | AD7524SD | 32.25 | 19.75 |
| AD7521KD | 34.50 | 28.00 | AD7524SD/8838 | 39.25 | 24.75 |
| AD7521KD/A83B | 41.50 | 33.00 | AD7524T0 | 38.50 | 23.50 |
| AD7521kN | 25.50 | 19.25 | AD7524T0/883B | 45.50 | 28.50 |
| AD7521L0 | 44.50 | 36.00 | AD7524U0 | 44.75 | 27.25 |
| AD7521LD/883B | 51.50 | 41.00 | AD7524UD/RA3B | 51.75 | 32.25 |
| AD7521LN | 32.00 | 25.00 | AD75 25/COM/CHIPS | N/A | 9.60 |
| AD7521SD | 47.00 | 37.00 | AD7525/MIL/CHIPS | N/A | 14.60 |
| A07521 SD/R83A | 54.00 | 42.00 | A0752580 | 32.25 | 19.75 |
| AD7521TO | 75.00 | 53.00 | A07525BD/883B | 39.25 | 24.75 |
| AD7521TD/483B | 82.00 | 58.00 | AD7525CD | 35.25 | 21.75 |
| AD7521UD | 102.00 | 73.00 | AD7525CD/4R3B | 42.25 | 26.75 |
| AD7521UD/883B | 109.00 | 78.00 | A07525kV | 20.011 | 12.00 |
| AD7522/COM/CHIPS | N/A | 9.40 | AD7525LN | 23.10 | 14.00 |
| AD7522/MIL/CHIPS | N/A | 13.40 | A075 25 TD | 79.011 | 47.97 |
| AD752こJD | 26.50 | 16.5 .1 | A07525TD/8B3B | 86.011 | 52.90 |
| AD7522JD/RE3B | 33.50 | 21.59 | - 9752500 | 82.00 | 49.90 |



| AD7525UD/883B | 89.00 | 54.90 | A07531kN | 13.50 | 10.50 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AD75278D | 30.50 | 18.50 | AD7531L0 | 39.50 | 33.00 |
| AD7527BD/883B | 37.50 | 23.51 | AD7531LD/883B | 46.50 | 38.00 |
| AD7527CD | 35.50 | 21.50 | AD7531LN | 29.00 | 23.50 |
| A07527CD/883B | 42.50 | 26.50 | AD7533/COM/CHIPS | N/A | 4.35 |
| AD75276CD | 42.05 | 25.50 | AD7533/MIL/CHIPS | N/A | 9.35 |
| AD7527GCD/PR3B | 49.105 | 30.50 | AD7533AD | 9.00 | 7.00 |
| AD7527GLN | 33.00 | 20.00 | AD7533AD/8R3B | 14.00 | 10.00 |
| AD7527GUD | 105.20 | 63.75 | AD7533RD | 10.25 | 8.00 |
| AD7527GUD/883B | 112.20 | 68.75 | AD7533BD/883B | 15.25 | 11.00 |
| A07527KN | 21.45 | 13.00 | AD7533CD | 12.55 | 9.00 |
| A07527LN | 26.40 | 16.00 | A07533CD/883B | 17.55 | 12.00 |
| AD7527TD | 76.30 | 46.25 | A07533 JN | 5.90 | 4.00 |
| AD7527TD/883B | 83.30 | 51.25 | AD7533KN | 7.35 | 5.45 |
| AD7527UD | 88.70 | 53.75 | AD7533LN | 8.85 | 6.55 |
| AD7527UD/8838 | 95.70 | 58.75 | AD7533SD | 23.55 | 16.75 |
| AD7528AQ | 16.95 | 9.95 | AD7533SD/8838 | 26.00 | 18.75 |
| AD752EAQ/883B | 23.95 | 16.95 | AD7533TD | 28.15 | 19.85 |
| AD7528BQ | 19.80 | 12.00 | AD7533TD/883B | 30.50 | 21.85 |
| AD7528BQ/883B | 26.80 | 19.00 | AD7533UD | 32.05 | 22.55 |
| AD7528CG | 23.10 | 14.00 | AD7533UD/883B | 37.98 | 25.65 |
| AD7528CQ/883B | 30.10 | 21.00 | AD7541/COM/CHIPS | N/A | 14.40 |
| AD752eJN | 9.B0 | 5.95 | AD7541/MIL/CHIPS | N/A | 19.40 |
| AD752 EKN | 13.05 | 7.90 | AD7541AD | 37.50 | 22.50 |
| AD7528LN | 16.40 | 9.95 | AD754 1AD/883B | 44.50 | 27.50 |
| AD7528SD | 32.90 | 19.95 | AD754180 | 40.00 | 24.00 |
| AD7528SD/8830 | 39.90 | 24.95 | AD75418D/883B | 47.00 | 29.00 |
| AD7528TD | 35.90 | 21.75 | AD7541 JN | 27.50 | 16.50 |
| AD7528TD/883B | 42.90 | 26.75 | AD754 1 KN | 30.00 | 18.00 |
| AD7528UD | 41.90 | 25.40 | AD754150 | 88.00 | 64.00 |
| AD7528UD/883B | 48.90 | 41.05 | AD7541SD/883B | 95.00 | 69.00 |
| AD7530JD | 15.00 | 12.00 | AD7541TD | 98.00 | 69.00 |
| AD7530JD/883R | 22.00 | 17.00 | AD7541TD/883B | 105.01 | 74.00 |
| AD7530JN | 9.75 | 8.00 | AD7542AD | 24.40 | 17.25 |
| AD7530KD | 18.50 | 15.00 | AD7542AD/883B | 37.15 | 22.25 |
| AD7530KD/883A | 25.50 | 20.00 | AD7542R0 | 26.60 | 18.75 |
| A07530kN | 13.50 | 10.50 | AD7542ED/8838 | 39.65 | 23.75 |
| A07530LD | 28.50 | 23.00 | AD7542 J | 21.40 | 14.25 |
| AD7530LD/88,3B | 35.50 | 28.00 | AD7542KN | 23.60 | 15.75 |
| AD753CLV | 18.50 | 15.03 | AD7542SD | 63.20 | 37.85 |
| AD7531JD | 15.00 | 12.00 | A07542SD/883B | 71.55 | 42.85 |
| A07531JD/883B | 22.00 | 17.00 | A07542TD | 71.30 | 43.00 |
| A07531JN | 9.75 | 8.00 | A07542TD/883R | 80.15 | 48.00 |
| AD7531kD | 18.50 | 15.00 | AD7543AD | 24.911 | 17.25 |
| AD7531KD/8F3日 | 25.50 | 23.00 | AD7543AD/883B | 37.15 | 22.25 |




AD7543RD
AD7543BD/AE3B AD7543JN AD7543KN AD7543SD

AD7543SD/RR3B AD7543TD
AD7543TD/8B3B AD7544AD AD7544AD/883B

AD7544BD AD7544ED/883B AD7544GBD AD7544GBD/883B AD7544GKN

AD7544GTD
AD7544GTD/883B AD7544JN
AD7544KN
AD7544SD
AD7544SD/R83B
AD7544TD
AD7544TD/883B AD7545AQ AD7545AQ/883B

AD7545FS AD754EFQ/883B AD7545CQ AD7545C日/R83B AD7545GCQ

AD7545GCO/883B
AD7545GLI
AD7545GUD
AD7545CUD/8183B AD7545JN

AD7545KN
AD7545LN
AD7545SD
AD7545SD/883B
AD7545TD
AD7545Tb/883B
AD7545UD AD75451J0/983R A07546AD $A D 7546 B D$

| 26.60 | 18.75 |
| :--- | :--- |
| 39.65 | 23.75 |
| 21.40 | 14.25 |
| 23.60 | 15.75 |
| 63.20 | 37.85 |
| 71.55 | 42.85 |
| 71.80 | 43.00 |
| 80.15 | 48.00 |
| 41.25 | 25.00 |
| 48.25 | 30.00 |
| 43.70 | 26.50 |
| 50.70 | 31.50 |
| 52.00 | 31.50 |
| 59.00 | 36.50 |
| 42.90 | 26.00 |


| 129.75 | 78.75 |
| ---: | ---: |
| 136.95 | 83.75 |
| 32.20 | 19.50 |
| 34.65 | 21.00 |
| 103.10 | 62.50 |


| 110.10 | 67.50 |
| ---: | ---: |
| 109.30 | 66.25 |
| 116.30 | 71.25 |
| 15.70 | 9.50 |
| 23.70 | 14.50 |

A07574TD
AD7574TD/R83B
AD75 1 AD
AD7581BD
AD7581CD
AD75B1JN
AD7581kN
AD7581LN
AD75 3KKN AD759001BD

AD7590DIKH
AD75910IRC
AD75910IKN
AD7592018
AD75920IKN
ADEOOTC
AD801 AH
ADRO1DH
ADCO 1 SH
API1620BCD
API162CBIN
RDM1615500
BOM 1615600
BDM 1616.500
BDM1616600

| 28.90 | 19.25 |
| ---: | ---: |
| 44.60 | 29.75 |
| $N / A$ | 20.00 |
| 36.00 | 26.00 |
| 16.10 | 9.95 |
| 57.00 | 34.20 |
| 33.00 | 19.75 |
| $N / A$ | 20.00 |
| 36.50 | 25.50 |
| 70.50 | 50.50 |


| $N / A$ | 6.00 |
| :---: | ---: |
| $N / A$ | 11.00 |
| 15.50 | 10.50 |
| 22.50 | 15.50 |
| 18.00 | 12.00 |


| 25.00 | 17.00 |
| ---: | ---: |
| 12.50 | 7.50 |
| 15.00 | 9.00 |
| 30.00 | 20.00 |
| 37.00 | 25.00 |
| 35.00 | 23.00 |
| 42.00 | 28.00 |
| 35.65 | 24.60 |
| 42.90 | 29.60 |
| 48.60 | 33.50 |
| 22.25 | 13.90 |
| 30.30 | 18.95 |
| 35.20 | 22.00 |
| 26.50 | 17.50 |
| 12.10 | 8.95 |
| 6.70 | 4.95 |
| 12.10 | 8.95 |
| 6.70 | 4.95 |
| 12.10 | 8.95 |
| 6.70 | 4.95 |
| 7.50 | 5.00 |
| 24.90 | 17.30 |
| 33.80 | 24.90 |
| 40.80 | 26.60 |

2200.00
165.00
335.100
165.01
335.100

MODEL $1-900+\quad$ MODEL $1-90010$


| BDM1617590 | 210.00 |
| :---: | :---: |
| ROM1617600 | 485.100 |
| B100 | 85.00 |
| CL-3808 | 3884.00 |
| CL-3811 | 4050.00 |
| CL-3815 | 4699.00 |
| CL-3818 | 5129.00 |
| CL-4120 | 2671.011 |
| CL-412CE | 3213.00 |
| CL-4820 | 2629.00) |
| CL-51C3 | 6745.00 |
| CL-5605 | 3918.00 |
| CL-5610 | 4142.010 |
| CL-5705 | 4012.00 |
| CL-5710 | 4254.00 |
| CL-5805 | 4152.00 |
| CL-581v | 4357.00 |
| CL-5905 | 5299.00 |
| CL-7105 | 9437.00 |
| CL-7110 | 12415.00 |
| CL-7120 | 12823.00 |
| CL-7910 | 9928.00 |
| CLP-0605 | 2911.00 |
| CLR-0610 | 3154.00 |
| CLB-0705 | $3014.00)$ |
| CLR-C710 | 3266.00 |
| CLB-0805 | 3116.00 |
| CLB-0810 | 3368.00 |
| CLR-09C5 | 4217.00 |
| CLR-091) | 7770.00 |
| CLB-1003 | 5504.00 |
| CLB-1005 | 8200.00 |
| CLB-1005-4 |  |
| CLB-1C10 | 10799.00 |
| CLR-1010-4 |  |
| CLB-1105 | 9147.00 |
| CLB-1110 | 12047.00 |
| CLB-1205 | 10508.00 |
| CLR-1210 | 13832.00 |
| CLA-1305 | 11858.00 |
| CLB-1310 | 15595.00 |
| CLR-905-2M |  |
| DAC-QG CHOP AMP | 134.00 |
| DAC-QG DFGLITCHER | 2252.00 |
| DAC-QG FAST AMD | 73.00 |


| $\begin{aligned} & \text { DAC-QG MANIFOLD } \\ & \text { CAPD } \end{aligned}$ | 126.00 |
| :---: | :---: |
| DAC-QG REGISTER | 202.00 |
| DAC1COF/10/48K | 926.00 |
| DAC10[F/10/50K | 926.00 |
| DAC10UF/2.5/4BK | 973.00 |
| DAC10DF/2.5/50K | 926.00 |
| DAC10DF/5/48K | 882.00 |
| DAC10CF/5/50K | 926.00 |
| DACIOQMBIN | 402.00 |
| OAC1021 | 83.00 |
| DAC1023 | 75.00 |
| DAC1009/RCD | 135.00 |
| DAC1009/BIN | 135.00 |
| OAC1106001 | 166.00 |
| DAC1106002 | 195.00 |
| DAC1108 | 155.00 |
| DAC1118-023 | 190.00 |
| DAC1118-044 | 198.00 |
| DAC1125 | 435.00 |
| DAC1132 | 259.00 |
| DAC1136J | 260.00 |
| DAC1136J1 | 379.00 |
| DAC1136J2 | 446.00 |
| DAC1136J3 | 486.00 |
| DAC1136J4 | 492.00 |
| DAC1136J5 | 559.00 |
| DAC1136J6 | 599.00 |
| DAC 1136 K | 294.00 |
| OAC1136K1 | 407.00 |
| DAC1136K2 | 471.00 |
| DAC1136K3 | 508.00 |
| DAC1136K4 | 514.00 |
| DAC1136K5 | 578.00 |
| DAC1136K 6 | 615.00 |
| DAC1136L | 320.00 |
| DAC1136L1 | 425.00 |
| DAC1136L 3 | 520.00 |
| DAC1136L4 | 525.00 |
| DAC1136L6 | 620.00 |
| DAC1137 | 469.00 |
| DAC1137-1 | 565.00 |
| DAC1137-3 | 66, 1.00 |
| DAC1137-4 | 665.00 |
| DAC1137-6, | 760.00 |
| DAC1138J | 869.00 |




| DAC1138JI | 985.100 | DSC1605512 | 4310.00 |
| :---: | :---: | :---: | :---: |
| DAC1138J3 | 1089.00 | DSC1605607 | 521.00 |
| DAC1138J4 | 1095.00 | DSC1605612 | 530.011 |
| DAC1138J6 | 1199.00 | DSC1606507 | 360.00 |
| DAC1138K | 1095.00 | DSC1606512 | 375.00 |
| DAC1138K 1 | 1210.00 | DSC1606607 | 415.00 |
| DAC1138K 3 | 1315.00 | DSC1606612 | 445.00 |
| DAC1138K 4 | 1320.00 | DSC1705507 | 375.001 |
| DAC1138K 6 | 1425.00 | DSC1705512 | 385.00 |
| DAC120MBIN | 394.00 | DSC1705607 | 460.00 |
| DAC12QSC | 263.00 | DSC1705612 | 470.00 |
| DAC12QSCR | 287.00 | OSC1706507 | 298.00 |
| DAC12QSCAFT | 431.00 | DSC1706512 | 308.001 |
| DAC120ZCB | 99.00 | OSC1706607 | 343.00 |
| DAC120ZCAD | 109.00 | DSC1706612 | 353.00 |
| DAC140MCE | 545.00 | DSC1734512 | 650.00 |
| DAC1420 | 89.00 | DSC1734522 | 695.00 |
| DAC1422 | 99.00 | DSC1734612 | 750.00 |
| DAC1423 | 149.00 | DSC1734622 | 795.00 |
| DAC160MC? | 1077.00 | DSC1735512 | 600.00 |
| DAC16OMCRD | 596.00 | DSC1735522 | 642.00 |
| DACBOMBIN | 324.00 | DSC1735612 | 693.00 |
| DACBQSCB | 223.00 | DSC1735622 | 735.00 |
| DACAQSCRFT | 350.00 | DTM1716500 | 299.01 |
| DAS1128 | 357.00 | DTM1716600 | 349.00 |
| DAS1150 | 209.00 | DTM 1717500 | 275.00 |
| DAS1151 | 261.00 | DTM1717600 | 325.001 |
| DAS 1152 | 299.00 | FS-125 | 54.00 |
| DAS1153 | 349.00 | HAS-0802 | 184.00 |
| DAS1155 | 349.10 | HAS-1)802M | 279.00 |
| DAS 1150 | 399.00 | HAS-O8O2MA | 359.00 |
| DOU1714 |  | HAS-1002 | 207.00 |
| OGM-1040ECL | 215.00 | HAS-1002M | 314.00 |
| DGM-1040TTL | 215.00 | HAS-1002MA | 406.00 |
| DGM-1 1 OCECL | 215.00 | HAS-1202 | 240.00 |
| DGM-108GTTL | 215.00 | HAS-1202M | 359.00 |
| ORC16055 12 | 439.00 | HAS-1202MA | 463.00 |
| DRC1605612 | 530.00 | HDD-Ce10 | 159.00 |
| DRC16065 12 | 375.00 | HDD-9E10C | 169.00 |
| DRC16C6E12 | 445.00 | HDO-O810CM | 239.00 |
| DRC1705512 | 385.00 | HON-CEIOCMR | 279.00 |
| DRC 1705612 | 470.00 | HOD-0310M | 229.00 |
| DRC1716512 | 308.00 | HOD-0810MB | 269.00 |
| DRC1706012 | 353.00 | HOD-1015 | 179.00 |
| DSC16,05507 | 42.100 | HOO-1015 | 159.00 |




| $H O D-1015 \mathrm{CM}$ | 269.00 |
| :--- | ---: |
| $H O D-1015 \mathrm{CMB}$ | 309.00 |
| $H O D-1015 \mathrm{M}$ | 259.00 |
| $H O D-1015 \mathrm{MR}$ | 299.00 |
| $H D G-0405$ | 58.00 |


| $H D G-0605$ | 72.00 |
| :--- | ---: |
| $H D G-0805$ | 78.50 |
| $H D H-0802$ | 143.00 |
| $H D H-0802 M$ | 194.00 |
| $H D H-0802 M A$ | 258.00 |


| $H O H-1003$ | 151.00 |
| :--- | :--- |
| $H O H-1003 M$ | 212.00 |
| $H D H-1003 M A$ | 286.00 |
| $H O H-1205$ | 157.00 |
| $H D H-1205 M$ | 209.00 |


| $H O H-1205 M A$ | 311.00 |
| :--- | :--- |
| HOS-0810E | 138.00 |
| HDS-0810EM | 212.00 |
| HDS-0810EMB | 334.00 |
| $H D S-0820$ | 117.00 |

HOS-0820M 187.00
HOS-0820MB
HDS-1015E HDS-1015EM HDS $-1015 E M R$

| HDS-1025 | 127.00 |
| :--- | :--- |
| HDS-1025M | 211.00 |
| HOS-1025MB | 309.00 |
| HDS-1240E | 147.00 |
| $H D S-1240 E M$ | 245.00 |


| HOS-1240EMP | 299.00 |
| :--- | :--- |
| HDS-1250 | 157.00 |
| HDS-1250M | 260.00 |
| HOS-1250MP | 371.00 |
| HOS-050 | 104.00 |


| HOS-050A | 131.00 |
| :--- | ---: |
| HOS-050AB | 217.00 |
| HOS-O5OB | 189.00 |
| HOS-100AH | 19.00 |
| HOS-1OCSH | 30.50 |


| HOS-100SH/E83 | 41.00 |
| :--- | ---: |
| HSA-1 | 2.50 |
| HSA-2 | 7.50 |
| HSA-3 | 6.150 |
| HTC-0300 | 218.00 |


| HTC-03COM | 309.00 |
| :---: | :---: |
| HTC-0300MA | 398.00 |
| HTS-0025 | 256.00 |
| HTS-D025M | 341.00 |
| HTS-0025MA | 468.00 |
| 14140-01 | 22.00 |
| 14280-01 | 24.00 |
| 10032-01 | 22.00 |
| IRDC 1730510 | 255.00 |
| IRDC 1730540 | 255.00 |
| IROC 1730550 | 255.00 |
| IROC 1730560 | 255.00 |
| IRDC 1730610 | 285.00 |
| IROC 1730640 | 285.00 |
| IRDC 1730650 | 285.00 |
| IRDC 1730660 | 285.00 |
| 1ROC1731550 | 255.00 |
| IROC 1731650 | 285.00 |
| LENS-1 | 5.00 |
| LENS-10 | 5.00 |
| LENS-13 | 5.00 |
| LENS-14 | 5.00 |
| LENS-15 | 5.00 |
| LENS-17 | 5.00 |
| LENS-18 | 5.00 |
| LENS-19 | 5.00 |
| LENS-2 | 5.00 |
| LENS-20 | 5.00 |
| LENS-21 | 5.00 |
| LENS-22/1 | 5.00 |
| LENS-22/2 | 5.00 |
| LENS-23/1 | 5.00 |
| LENS-23/2 | 5.00 |
| LENS-26 | 5.00 |
| LENS-27 | 5.00 |
| LENS-28 | 5.00 |
| LENS-3 | 5.00 |
| LENS-30 | 5.00 |
| LENS-31 | 5.00 |
| LENS-5 | 5.00 |
| LENS-6 | 5.00 |
| LENS-7 | 5.00 |
| LENS-8 | 5.00 |
| LENS-9 | 5.00 |
|  | 1- |
|  | 4 |
| LRA-1501 | 350.00 |




LTS-C001
LTS-CUO2
LTS-0003
LTS-0004
LTS-0005
LTS-0050
LTS-C051
LTS-0052
LTS-0053
LTS-0.054
LTS-0055
LTS-0.56
LTS-0C59
LTS-0300
LTS-0301
LTS-0302
LTS-0304
LTS-0325
LTS-0327
LTS-0328
LTS-0329
LTS-0330
LTS-0331
LTS-C332
LTS-0333
LTS-0335
LTS-0340
LTS-0341
LTS-0600
LTS-0602
LTS-C6C5
LTS-0606
LTS-060.7
LTS-0608
LTS-0900
LTS-0901
LTS-090.2
LTS-0903
LTS-0904
LTS-0905
LTS-1000
LTS-1CC6
LTS-1007
LTS-1206,
LTS-126,
15.00
10.09
10.00
10.09
10.00
20.00
20.00
20.10
20.00
20.00
25.00
25.03
30.00
125.00
95.00
95.00
95.00
50.00
75.00
75.00
75.00
75.00
75.00
75.00
75.00
75.00
200.00
200.00
400.00
400.00
400.00
400.00
900.00
400.05
125.00
25.09
95.10
150.10
150.00
4.00
1200.00
950.10
1200.09
1000.00
2706.00

| LTS-1209 | 875.00 |
| :---: | :---: |
| LTS-1210 | 750.00 |
| LTS-1211 | 400.00 |
| LTS-1212 | 50.00 |
| LTS-12.13 | 50.100 |
| LTS-1214 | 525.00 |
| LTS-1215 | 550.10 |
| LTS-1216 | 450.00 |
| LTS-1217 | 400.00 |
| LTS-1218 | 400.00 |
| LTS-1219 | 400.00 |
| LTS-1220 | 400.100 |
| LTS-1250 | 3800.00 |
| LTS-1251 | 6000.00 |
| LTS-1252 | 9700.00 |
| LTS-1500 | 1500.00 |
| LTS-1501 | 350.00 |
| LTS-1503 | 350.00 |
| LTS-1504 | 150.00 |
| LTS-1505 | 4400.00 |
| LTS-1510 | 6000.00 |
| LTS-20CO | 24600.00 |
| LTS-2010 | 29900.00 |
| LTS-21C0 | 3000.00 |
| LTS-2300 | 3000.00 |
| LTS-2400 | 900.00 |
|  | $1 \cdot$ |
|  | 9 |
| MAH-C8O1-1 | 195.00 |
| MAH-O8O1-2 | 195.00 |
| MAH-O8C1-3 | 195.00 |
| MAH-O8O1-4 | 195.00 |
| MAH-0801-5 | 195.00 |
| MAH-1001-1 | 219.00 |
| MAH-1 CO1-2 | 219.00 |
| MAH-1 $\mathrm{COL}^{\text {- }} 3$ | 219.00 |
| MAH-10C1-4 | 219.00 |
| MAH-1001-5 | 219.00 |
| MAS-0801-1-CON | 194.19 |
| MA S-0801-2-CAN | 194.00 |
| MAS-0801-3-COB | 194.09 |
| MAS-0801-3-C2SC | 194.00 |
| MAS-0801-4-COR | 194.00 |
| MAS-CECl-4-C2SC | $194.0 \%$ |
| MAS-08C1-5-C2SC | 194.00 |
| MAS-C8C1P-1-CBN | 215.09 |
| MAS-Car 1P-2-C! ${ }^{\text {N }}$ | 215.00 |




| MAS-0801P-3-CDB | 215.00 |
| :--- | :--- |
| MAS-0801P-3-C2SC | 215.00 |
| MAS-0801P-4-CDB | 215.00 |
| MAS-0801P-4-C2SC | 215.00 |
| MAS-0801P-5-C2SC | 194.00 |
| MAS-1001-1-CBN | 202.00 |
| MAS-1001-2-CBN | 202.00 |
| MAS-1001-3-CDB | 202.00 |
| MAS-1CO1-3-C2SC | 202.00 |
| MAS-1001-4-CDB | 202.00 |
|  |  |
| MAS-1001-4-C2SC | 202.00 |
| MAS-1001-5-C2SC | 202.00 |
| MAS-1001P-1-CBN | 224.00 |
| MAS-1001P-2-CBN | 224.00 |
| MAS-1001P-3-COB | 224.00 |
|  |  |
| MAS-1001P-3-C2SC | 224.00 |
| MAS-1001P-4-COB | 224.00 |
| MAS-1001P-4-C2SC | 224.00 |
| MAS-1001P-5-C2SC | 224.00 |
| MAS-1202 | 262.00 |
| MATV-0811 | 727.00 |
| MATV-0816 | 744.00 |
| MATV-082O | 1161.00 |
| MDA10211O | 90.00 |
| MDA10225 | 96.00 |


| MDA12LE | 417.00 |
| :--- | :--- |
| MDD-0820 | 340.00 |
| MDD-0820A | 369.00 |
| MDD-1020 | 350.00 |
| $M D D-1020 A$ | 384.00 |

$M D H=0870$
MDH-1 CO1
MDH-1202
MDHL-1204
MDMS-C8O1
MOMS-1001
MDMS-11C1
MDP-0815
MDP-0815E
MOP-1 120
MDP-1020E
MOS-0815
MDS-1)815E
MDS-1020
MDS-1020E

| MDS-1240 | 150.00 |
| :---: | :---: |
| MOSL-0802 | 39.00 |
| MOSL-0825 | 120.00 |
| MDSL-1002 | 49.00 |
| MDSL-1035 | 127.00 |
| MOSL-1201 | 59.00 |
| MOSL-1250 | 138.00 |
| MDV-0820 | 188.00 |
| MDV-1025 | 197.00 |
| MDV-1240 | 207.00 |
| MDVL-0850 | 122.00 |
| MOVL-1060 | 131.00 |
| MDVL-128 | 141.00 |
| MIL-1005 |  |
| MOD-1005 | 2773.00 |
| MOD-1020 | 2941.00 |
| MOD-1205 | 2941.00 |
| MOD-1205MR | 4995.00 |
| MDD-1310 |  |
| MOD-4100 | 2275.00 |
| MOD-810-2M |  |
| MOD-815-1 | 2610.00 |
| MOD-815-2 | 2250.00 |
| MOD-818-1 | 2970.00 |
| MOD-818-2 | 2610.00 |


| $M P X 8 A$ | 336.00 |
| :--- | ---: |
| $M S A-1$ | 5.00 |
| $M S A-2$ | 6.00 |
| $M S A-3$ | .20 |
| $M S A-4$ | .30 |
| $M S B-1$ | 25.00 |
| $M S B-2$ | .30 |
| $M S B-3$ | .30 |
| $M S C-1$ | 40.00 |
| $M S D-1$ | 35.00 |

5626.00

| $M U X-220-10$ | 5626.00 |
| :--- | :--- |
| $M U X-220-12$ | 6111.00 |
| $M U X-220-14$ | 6596.00 |
| $M U X-220-16$ | 7081.00 |
| $M U X-220-18$ | 7566.00 |
|  |  |
| $M U X-220-2$ | 3686.00 |
| $M U X-220-20$ | 8051.00 |
| $M U X-226-4$ | 4171.00 |
| $M U X-220-6$ | 4656.00 |
| $M U X-220-3$ | 5141.00 |


| ANALOG DEVICESINC. CUSTOMER PRICE LIST |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MODEL | $1-$ | $100+$ | MODEL | $1-$ | $100+$ |
|  | 9 |  |  | 9 |  |
|  |  |  |  |  |  |
| OA-125 | 63.00 |  | RDC1726522 | 325.00 |  |
| OA140-01 | 22.10 |  | RDC1726612 | 325.00 |  |
| 04280-01 | 24.00 |  | RDC1726G22 | 355.00 |  |
| O0060-01 | 22.00 |  | ROC1727512 | 1995.00 |  |
| QMXO1 | 170.00 |  | RDC1727612 | 2295.00 |  |
| QMXO2 | 170.00 |  | RDC1741417. | 480.00 |  |
| QMXO3 | 260.00 |  | RDC1742412 | 510.00 |  |
| QMXO4 | 260.00 |  | RDC1786517 | 199.00 |  |
| RAC1763512 | 465.00 |  | ROC1786612 | 299.00 |  |
| RAC1763522 | 465.00 |  | RSCT1621512 | 430.00 |  |
| RAC1763542 | 465.00 |  | R SCT 1621612 | 530.00 |  |
| RAC1763612 | 520.00 |  | RTI-1200-001 | 749.00 |  |
| RAC1763622 | 520.00 |  | RTI-1200-004 | 928.00 |  |
| RAC1763642 | 520.00 |  | RTI-1200-011 | 813.00 |  |
| RCDX 1623512 | 685.00 |  | RTI-1200-014 | 969.00 |  |
| RCDX1623612 | 785.00 |  | RTI-1201-040 | 448.00 |  |
| RDC1602512 | 445.00 |  | RTI-1202-R | 466.00 |  |
| RDC1602612 | 525.00 |  | RTI-1220-12 | 512.00 |  |
| RDC1603512 | 225.00 |  | RTI-1221-10 | 371.00 |  |
| RDC1603612 | 330.00 |  | RTI-1225 | 417.00 |  |
| RDC1700512 | 255.00 |  | RTI-1226 | 339.00 |  |
| RDC1700522 | 285.00 |  | RTI-1230-R | 471.00 |  |
| RDC 1700542 | 255.00 |  | RTI-1230-S | 542.00 |  |
| RDC 1700612 | 285.00 |  | RTI-1231-R | 596.00 |  |
| ROC1700622 | 315.00 |  | RTI-1231-S | 666.00 |  |
| RDC1700642 | 285.00 |  | RTI-1232 | 443.00 |  |
| RDC1702512 | 215.00 |  | RTI-1240-P | 515.00 |  |
| ROC1702522 | 242.00 |  | RTI-1240-S | 546.00 |  |
| RDC1702542 | 215.00 |  | RTI-1241-? | 648.00 |  |
| RDC1702612 | 245.00 |  | RTI-1241-S | 707.00 |  |
| RDC1702622 | 274.00 |  | RTI-1242 | 458.00 |  |
| ROC1702642 | 245.00 |  | RTI-1243 | 781.00 |  |
| RDC1704512 | 385.00 |  | RTI-1250-P. | 642.00 |  |
| RDC1704522 | 425.00 |  | RTI-1250-S | 740.00 |  |
| RDC1704542 | 385.00 |  | RTI-1251 | 797.00 |  |
| RDC1704612 | 425.00 |  | RTI-1252-2 | 527.100 |  |
| ROC1704622 | 465.00 |  | RTI-1252-4 | 6.31 .00 |  |
| RDC1704642 | 425.00 |  | RTI-1260 | 522.00 |  |
| RDC1721512 | 740.00 |  | RTI-1262 | 329.00 |  |
| RDC1721612 | 815.00 |  | RTM1630.27 | 50.00 |  |
| RDC1725512 | 355.00 |  | RTM16.30627 | 70.00 |  |
| RDC1725522 | 385.00 |  | RTM1631527 | 70.00 |  |
| RDC 1725612 | 300.00 |  | RTM163162.7 | 90.00 |  |
| ROC 1725622 | 421.00 |  | RTM1632512 | 135.196 |  |
| ROC1726.512 | 295.00 |  | RTM1632717 | 175.10) |  |




RTM1633522
RTM1633722 RTM1634522 RTM1634722
RTM1636522
RTM1636622
RTM1671522
RTM1671622
RTM1672522
RTM1672722
RTM1686612 SAC1763512 SAC1763522
SAC1763542
SAC1763612
SAC1763622 SAC1763642 SBCD1752512 SBCD1752522 SBCD 1752542

SBCD 1752612 SBCD 1752622 SBCD1752642 SBCD1753512 SBCD 1753522

SBCD1753542 SBCD 1753612 SBCD 1753622 S8CD1753642 SBCD 1756512

SBCD1756522
SBCD1756542
SBCD 1756612
SBCD1756622
SBCD1756642
SBCD 1757512
SBCD1757522 SBCD 1757542 SBCD1757612
SBCO1757622
SBCD 1757642 SCOX 1623507 SCDX1623512 SCDX 1623607 SCDX1623612

116.00
75.00
95.00
135.00
175.00
70.00
465.00
465.00
465.00
520.100
520.00
520.00
415.00
415.00
415.00
480.00
480.00
480.00
415.00
415.00
415.00
480.00
480.00
480.00
430.00
430.00
430.00
495.00
495.00
$495.01)$
430.00
430.00
430.00
495.00
495.00
495.00
655.00
685.00
$755.1,0$
785.i(

| SCL1006 | 124.00 |
| :---: | :---: |
| SCM1677500 | 350.00 |
| SCM1677600 | 450.00 |
| SDC1602507 | 435.00 |
| SDC1602517 | 445.00 |
| SDC1602607 | 490.00 |
| SOC1602612 | 525.00 |
| SOC1603507 | 220.00 |
| SDC1603512 | 225.00 |
| SDC1603607 | 325.00 |
| SDC1603612 | 330.00 |
| SDC1604507 | 820.00 |
| SDC1604707 | 960.00 |
| SOC1700512 | 255.00 |
| SDC1700522 | 285.00 |
| SDC1700542 | 255.00 |
| SOC1700612 | 285.00 |
| SDC1700622 | 315.00 |
| SOC1700642 | 285.00 |
| SDC1702512 | 215.00 |
| SOC1702522 | 242.00 |
| SDC1702542 | 215.00 |
| SOC1702617 | 245.00 |
| SOC1702622 | 274.00 |
| SOC1702642. | 245.00 |
| SOC1704512 | 385.00 |
| SOC1704522 | 425.00 |
| SDC1704542. | 385.00 |
| SDC1704612 | 425.00 |
| SDC1704622 | 465.00 |
| SDC1704642 | 425.00 |
| SDC1721511 | 740.00 |
| SDC1721522 | 740.00 |
| SOC1721611 | 815.00 |
| SDC1721622. | 815.00 |
| SDC1727511 | 1995.00 |
| SOC1727522 | 1995.00 |
| SDC1727611 | 2295.00 |
| SDC1727622 | 2295.00 |
| SDC1741417 | 480.00 |
| SDC1742412 | 510.00 |
| SDC1786.507 | 192.10 |
| SDC1786.517. | 199.00 |
| SDC17866017 | 292.00 |
| SDC 1786617 | 299.01 |


|  | A N | 0 G CUSTO | $\begin{array}{lll} V I C & E \\ \text { ORICE } & \end{array}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MODEL | 1- | $100+$ | MODEL | 1 | $100+$ |
|  | 9 |  |  |  |  |



| SHA1A | 238.00 | STM1736612 | 70.00 |
| :---: | :---: | :---: | :---: |
| SHA1134 | 147.100 | STM1737622 | 70.00 |
| SHA1144 | 135.00 | STX1003 | 338.00 |
| SHA2A | 310.00 | STX2603 | 656.00 |
| SHA3 | 205.00 | TEST-11/82 | N/A |
| SHA4 | 280.00 | THC-0300 | 202.00 |
| SHA5 | 106.00 | THC-0750 | 181.00 |
| SMC1007 | 275.00 | THC-1500 | 162.00 |
| SMX1004 | 143.00 | THS-0025ECL | 220.00 |
| SMX2607 | 680.00 | THS-0025TTL | 220.00 |
| SPA1695 | 263.00 | THS-0060ECL | 211.00 |
| SR×1005 | 322.00 | THS -0060TTL | 211.00 |
| SRX2605, | 626.00 | THS-0225ECL | 202.00 |
| SSC1625500 | 625.00 | THS-C225TTL | 202.00 |
| SS01625600 | 875.00 | TRDC1608512 | 315.00 |
| SSD1626512 | 200.00 | TRDC1608612 | 470.00 |
| SSO1626522 | 250.00 | TRDC1669512 | 315.00 |
| SSD1626,617. | 275.00 | TRDC1609612 | 470.00 |
| SSD1626622 | 325.00 | TRDC1610512 | 315.00 |
| SSD1627512 | 200.00 | TRDC1610612 | 470.00 |
| SSD1627527. | 250.00 | TROC 1611512 | 315.00 |
| SSO1627612 | 275.00) | TRDC1611612. | 470.00 |
| SSD1627622 | 325.00 | TSL1612500 | 265.00 |
| STM1630522 | 50.00 | TSL16120)0 | 295.00 |
| STM163C622 | 70.00 | TVDA-0815 | 653.00 |
| STM1631527 | 70.00 | TVDA-0815A | 714.00 |
| STM1631622 | 90.00 | TVDA-0815A-P | 2174.00 |
| STM1632512 | 135.00 | TVDA-CR2O | 698.00 |
| STM1632712 | 175.00 | TVDA-1015 | 695.00 |
| STM1633527 | 65.00 | TVOA-1015A | 756.00 |
| STM1633722 | 85.00 | TVDA-1015A-P | 2211.00 |
| STM1634522 | 70.00 | TVDA-1020 | 742.00 |
| STM1634722. | 90.00 | UMAC4COO-1000 | 1199.70 |
| STM1636522 | 75.00 | UMAC 4 (100-1100 | 1357.80 |
| STM1636627 | 115.00 | UMAC4000-1110 | 1515.90 |
| STM1671522 | 75.00 | UMAC $4000-1111$ | 1674.00 |
| STM1671622 | 95.00 | UMAC $4000-1112$ | 1674.00 |
| STM1672527 | 135.00 | UMAC4COC-1113 | 1757.70 |
| STM1672727. | 175.00 | UMAC4000-1114 | 1757.70 |
| STM1679522 | 70.00 | UMAC 4 COC-1120 | 1515.90 |
| STM1679627 | 90.00 | UMAC400C-1122 | 1674.00 |
| STH1686S12 | 70.00 | UMAC 4 (00-1123 | 1757.70 |
| STM1687627 | 70.00 | UMAC 4 COO-1124 | 1757.70 |
| STM1696U12 | 70.00 | UMAC 4 (100-1130 | 1599.60 |
| STM169752? | 70.00 | UMAC4 $060-1133$ | 1841.411 |




UMAC $4000-1134$ UMAC4000-1140 UMAC $4000-1144$ UMAC $4000-1200$ UMAC $4000-1220$

UMAC4000-1222 UMAC $4000-1223$ UMAC4000-1224 UMAC $400 \mathrm{C}-1230$ UMAC4000-1233

UMAC4000-1234 UMAC4000-1240 UMAC 4 UOO-1244 UMAC $4000-1300$ UMAC4000-1330

UMAC 4000-1333 UMAC4 000-1334 UMAC4000-1340 UMAC $4000-1344$ UMAC4000-1400

UMAC $4000-1440$ UMAC 4000-1444 UMAC4000-2000 UMAC4000-2111 UMAC4 000 -22.22

UMAC4000-2333
UMAC $4000-2334$ UMAC $4000-2444$ UMAC4000-3000 UMAC4000-3111

UMAC4000-3222 UMAC $4000-3333$ UMAC4 OCO-3334 UMAC4000-3444 UMAC4000-4010)

UMAC400C-4111 UMAC4000-4222 UMAC $4000-4333$ UMAC 4 COO-4334 UMAC4000-4444

UMAC4C10-1000 UMAC4 (110-1100 UMAC4 (110-1110 UMAC4C10-1111 UMAC4C10-1112
1841.40 1599.60
1841.40
1357.00
1515.90
1674.00
1757.70
1757.70
1599.60
1841.40
1841.40
1599.60
1841.40
1441.50
1683.30
1925.10
1925.10
1683.30
1925.10
1441.50
1683.30
1925.10
1199.70
1674.00
1674.00
1925.10
1925.10
1925.10
1199.70
1674.00
1674.00
1925.10
1925.10
1925.10
1199.70
1674.00
1674.00
1925.10
1925.10
1925.00
920.71
1078.80
1236.70
1305.00
1395.00

| UMAC4010-1113 | 1478.70 |
| :--- | :--- |
| UMAC4C10-1114 | 1478.70 |
| UMAC4010-1120 | 1236.90 |
| UMAC4010-1122 | 1395.00 |
| UMAC4010-1123 | 1478.70 |
| UMAC4010-1124 | 1478.70 |
| UMAC4010-1130 | 1320.60 |
| UMAC4C10-1133 | 1562.40 |
| UMAC4C10-1134 | 1562.40 |
| UMAC4010-1140 | 1320.60 |
|  |  |
| UMAC4010-1144 | 1562.40 |
| UMAC4C10-1200 | 1078.80 |
| UMAC4010-1220 | 1236.90 |
| UMAC4010-1222 | 1395.00 |
| UMAC4010-1223 | 1478.70 |
|  |  |
| UMAC4010-1224 | 1478.70 |
| UMAC4010-1230 | 1320.60 |
| UMAC4010-1233 | 1562.40 |
| UMAC4010-1234 | 1562.40 |
| UMAC401C-1240 | 1320.60 |

UMAC4010-1244 1562.40
UMAC4010-1300 1162.50
UMAC4C10-1.330 1404.30
UMAC4010-1333 1646.10
UMAC4010-1334 1646.10
UMAC4010-1340 1404.30
UMAC4C10-1344 1646.10
UMAC4010-1400 1162.50
UMAC4C10-1440 1404.30
UMAC4010-1444 1646.10
UMAC4010-20(0)
UMAC4C10-2111
UMAC4010-2222
UMAC4010-2333
UMAC4010-2334
UMAC4C10-2444
UMAC4010-3000
UMAC4010-3111
UMAC4010-3222
UMAC4010-33.33
UMAC4010-3334
UMAC4C10-3444
UMAC4C10-41.0)
UMAC4ご10-4111
UMAC4©:11-4222
1478.70
1478.70
1236.90

0
1478.70
1320.60
1562.40
1562.40
1320.60
1562.40
1078.80
1236.90
1395.00
1478.70
1478.70
1562.40
1562.40
1320.60
1646.10
1646.10
920.70
1395.00
1395.00
1646.10
1646.10
1646.10
920.70
1395.00
1395.00
1646.10
1646.10
1646.10
921.70
1375.100
1395.00



| UMAC4010-4.333 | 1646.10 |  | $2 \mathrm{B3OJ}$ | 57.00 | 40.00 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| UMAC4C10-4334 | 1646.10 |  | 2B30K | 73.00 | 51.00 |
| UMAC4010-4444 | 1646.10 |  | 2B30L | 88.00 | 62.00 |
| UMAC402C | 139.00 |  | 2B31J | 74.00 | 50.00 |
| VHS-675 | 13580.00 |  | 2B31K | 92.00 | 64.00 |
| OAOB | 55.00 |  | 2B31L | 110.00 | 30.00 |
| OA09 | 93.100 |  | 2B34 J | 170.00 | 128.00 |
| OA10 | 55.00 |  | 2835J | 81.00 | $64.01)$ |
| OA12 | 35.00 |  | 2B35J | 81.00 | 64.00 |
| 1MAC4000-4444 | 1925.10 |  | 2835 JF | 81.00 | 64.00 |
| 105A | 75.00 |  | 2 B 35 JH | 81.00 | 64.00 |
| 105B | 88.00 |  | 2B35K | 105.00 | 75.00 |
| 105C | 103.00 |  | 2B35KE | 105.00 | 75.00 |
| 111 | 64.00 |  | 2B35K F | 105.00 | 75.00 |
| 118 A | 20.00 |  | 2B35KH | 105.00 | 75.00 |
| 118 K | 28.00 |  | 2850A | 125.00 | 96.00 |
| 119A | 48.00 |  | 2B50A | 150.00 | 103.00 |
| 119 K | 67.00 |  | 2B52A-1-W-XX | 225.00 | 150.00 |
| 141 A | 100.00 |  | 2B53A-1-W-XX | 160.00 | 114.00 |
| 141 C | 151.00 |  | 2B54A | 232.00 | 160.00 |
| 146 J | 154.00 |  | 2 S 48 B | 280.00 | 192.00 |
| 146 K | 200.00 |  | 2B55A | 228.00 | 156.00 |
| 148 A | 100.00 |  | 2B56A | 78.00 | 54.00 |
| $148 B$ | 110.00 |  | 2B57A | 62.00 | 41.00 |
| $148 C$ | 125.00 |  | 2857A-1 | 105.00 | 75.00 |
| 165A | 58.00 |  | 2B58A-1-1-XX | 175.00 | 125.00 |
| 171 J | 119.00 |  | 2B59A-0-W-XX | 69.00 | 45.00 |
| 171 K | 144.00 |  | 230 J | 204.00 |  |
| $180 J$ | 172.00 |  | 232 J | 134.00 |  |
| 180 K | 218.00 |  | 232K | 211.00 |  |
| 183A | 109.00 |  | 233 J | 65.00 |  |
| 183J | 79.00 |  | 233k | 79.00 |  |
| 183K | 112.00 |  | 233 L | 107.00 |  |
| 183 L | 151.00 |  | 234 J | 81.00 |  |
| 184 B | 132.00 |  | 234K | 93.00 |  |
| 184 J | 78.00 |  | 234 L | 128.00 |  |
| 184 K | 111.00 |  | 235J | 64.00 |  |
| 184 L | 131.00 |  | 235k | 71.00 |  |
| 2B20A | 43.00 | 30.00 | 235L | 96.00 |  |
| 2B2OB | 56.00 | 37.00 | $260 J$ | 68.00 |  |
| 2B22J | 101.00 | 72.00 | 2hCK | 95.00 |  |
| 2B22K | 117.00 | 87.00 | 261 J | 75.00 |  |
| 2B22L | 149.00 | 136.00 | 261K | 101.0い |  |
| 2824 A | 135.00 | 91.00 | 272J | 256.00 |  |
| 2B24? | 165.00 | 112.00 | 273J | 225.00 |  |





| 518 | 223.00 | 905F | 99.00 |
| :---: | :---: | :---: | :---: |
| 52 J | 67.00 | 905H | 99.00 |
| 52 K | 89.00 | 906 | 67.00 |
| 605J | 143.00 | 907 | 50.00 |
| 605K | 168.00 | 908 | 82.00 |
| 605L | 195.00 | 915 | 44.00 |
| 606 J | 118.00 | 915 E | 44.00 |
| 606K | 137.00 | 915 F | 44.00 |
| 606 L | 158.00 | 915 H | 44.00 |
| 606 M | 229.00 | 920 | 99.00 |
| 610 J | 61.00 | 9205 | 99.00 |
| 610K | 77.00 | 920 F | 99.00 |
| 610 L | 93.00 | 920 H | 99.00 |
| 751 N | 73.00 | 921 | 102.00 |
| 751 P | 73.00 | 921 E | 102.00 |
| 752 N | 65.00 | $921 F$ | 102.00 |
| 752P | 65.00 | 921H | 102.00 |
| 755 N | 76.00 | 922 | 120.00 |
| 755 P | 76.00 | 922 E | 120.00 |
| 756 N | 128.00 | 922 F | 120.00 |
| 756P | 128.00 | 922 H | 120.00 |
| 757N | 101.00 | 923 | 105.00 |
| 757P | 101.00 | 923 E | 105.00 |
| 759 N | 45.00 | 925 | 134.00 |
| 759P | 45.00 | 925 E | 134.00 |
| 901 | 85.00 | 925F | 134.00 |
| 9102 | 74.00 | 925H | 134.00 |
| 902-2 | 69.00 | 926 | 99.00 |
| 902-2E | 69.00 | 927 | 135.00 |
| 902-2F | 69.00 | 928 | 139.00 |
| 902-2H | 69.00 | 934 | 134.00 |
| 902E | 69.00 | 940 | 99.00 |
| 902F | 69.00 | 941 | 99.00 |
| 902H | 69.00 | 942 | 106.00 |
| 902 I | 86.00 | 943 | 116.00 |
| 903 | 69.00 | 944 | 99.00 |
| 903E | 69.00 | 945 | 99.00 |
| 903F | 69.015 | 946 | 98.00 |
| 903 H | 69.00 | 947 | 47.00 |
| 904 | 57.00 | 948 | 34.100 |
| 904 E | 57.00 | 949 | 60.00 |
| 904F | 57.00 | 950 | 54.00 |
| 904 H | 57.00 | 951 | 117.00 |
| 905 | 99.00 | 952 | 79.00) |
| 905E | 99.00 | 952E | 79.00 |



## SECTION II CROSS-REFERENCE OF SOCKETS AND MOUNTING BOARDS BY PRODUCT MODEL NUMBER.

NOTE: Integrated circuit products are not shown, since sockets appropriate for all packages used are available from standard industry sources.

| PRODUCT MODEL | $\begin{aligned} & \text { RECEPTACLE } \\ & \text { MODEL } \end{aligned}$ | PRODUCT MODEL |  | RECEPTACLE <br> MÓDEL |
| :---: | :---: | :---: | :---: | :---: |
| AD2001 | AC1501 | ADC-171 |  | AC1500 |
| AD2002 | NA | B100 |  | AC1003 |
| AD2002/DP | AC5003 | BDM 1615 |  | AC1638 |
| AD2003 | AC1600 or 1601 | BDM1616 |  | AC1638 |
| AD2003/C | AC1501 | DAC-QG | All | NA |
| AD2003/E | AC1600 or 1601 | DAC-8M |  | AC4102 |
| AD2003/E/C | AC1501 | DAC-80M | All | AC4494 |
| AD2004 | AC1600 or 1601 | DAC-80S | All | AC4516 |
| AD2004/E | AC1600 or 1601 | DAC-10DF | All | NA |
| AD2006 | AC1600 or 1601 | DAC-100M | All | AC4494 |
| AD2006/C | AC1501 | DAC-100S | All | AC4516 |
| AD2006/D | AC1600 or 1601 | DAC. 102 | All | AC4102 |
| AD2006/D/C | AC1501 | DAC-12M |  | AC4 102 |
| AD2006/D/N | AC1600 or 1601 | DAC-120M | All | AC4494 |
| AD2006/D/P | AC1600 or 1601 | DAC-120S | All | AC4516 |
| AD2006/E | AC1600 or 1601 | DAC. 1202 | All | AC4516 |
| AD2006/F | AC1600 or 1601 | DAC-140M |  | See Note 1 |
| AD2006/H | AC1600 or 1601 | DAC-160M | All | See Note 1 |
| AD2006/N | AC1600 or 1601 | DAC1106 | All | AC4 102 |
| AD2006/P | AC1600 or 1601 | DAC1108 |  | AC4102 |
| AD2008 All | AC15C1 and 2610 | DAC1112 |  | AC4516 |
| AD2009 All | AC2611 | DAC1118 | All | AC4494 |
| AD2010 All | AC1501 | DAC1125 |  | AC4102 |
| AD2016 | AC2611 | DAC1136 |  | See Note 1 |
| AD2021 | AC1501 | DAC1137 |  | See Note 1 |
| AD2022 | AC1501 | DAC1138 |  | See Note 1 |
| AD2023 | AC2625 or AC2623 | DAC1420 |  | AC1577 (2) |
| AD2023B | AC2623 | DAC1422 |  | AC1577 (2) |
| AD2024 | AC2610 | DAC1423 |  | AC1582 |
| AD2025 | AC1501 | DAS1128 |  | AC1545 |
| AD2026 | AC2618 | DAS1150 |  | AC1577 (4) |
| AD2027 | AC2610 | DAS1151 |  | AC1577 (4) |
| AD2028 | AC1501 | DGM Series |  | MSP-1 |
| ADC-8S All | AC4751 | DRC |  | AC 1637 |
| ADC1100 All | AC1577 (4) | DSC |  | AC1637 |
| ADC1102 | AC1578 and AC1577 (4) | DTM1716 |  | AC1637 |
| ADC1105 All | NA | DTM1717 |  | AC 1637 |
| ADC1130 | AC1578 or AC1577 (4) | HAS Series |  | HSA-2 |
| ADC1131 | AC1578 or AC1577 (4) | HDH Series |  | HSA-1 |
| ADC-141 | AC1500 | HDS Series |  | HSA-1 |
| ADC-160 | NA | HOS. 050 |  | HSA 3 |

Note 1: Available with multiple mounted on adapter card. See data sheet for ordering information.

| PRODUCT MODEL | RECEPTACLE MODEL | PRODUCT MODEL | RECEPTACLE MODEL |
| :---: | :---: | :---: | :---: |
| HTC-0300 | HSA. 1 | SHA2A | AC1035 |
| HTS-0025 | HSA. 1 | SHA3 | AC4102 |
| IDC | AC 1644 | SHA4 | AC4102 |
| MAS Series | MSA-1 | SHA5 | AC4102 |
| MATV Series | MSC-1 | SHA1114 | AC1035 |
| MDA-102 All | AC4102 | SHA1134 | AC4102 |
| MDD Series | MSD-1 | SHA1144 | AC1580 |
| MDH Series | MSA-1 | SMC1007 | NA |
| MDHL Series | MSA-1 | SMX 1004 | NA |
| MDMS Series | MSA-1 | SMX2607 | Supplied |
| MDS/MDP Series | MSB-1 | SRX1005 | NA |
| MDS 1240 | MSA-1 | SRX2605 | Supplied |
| MDSL Series | MSA-1 | SSCT | AC1637 |
| MDV/MDVL Series | MSA-1 | SSD 1625 plus SSD 1627 | AC1744 |
| MPD15.100A | AC2714A | SSD1626 (4 pieces) | AC1745 |
| MPD 15-300A | AC4482 | STM plus SDC | AC1643 |
| RCDX | AC1637 | STX1003 | NA |
| RDC1600 | AC1637 | STX2603 | Supplied |
| RDC1700 | AC1755 or AC1644 | THC Series | MSA. 1 |
| RTI-1200 |  | THS Series | MSB-1 |
| P3 or P5 | AC1551 or AC1556* | TRDC | AC1637 |
| P4 | AC1552 or AC1553* | TSDC | AC1637 |
| RTI. 1201 |  | TSL | AC1644 |
| P3 or P5 | AC1551 or AC1556* | 105 All | AC1003 |
| P4 | AC1555* | 111 | AC1003 |
| RTI. 1202 |  | 118 All | AC1003 |
| P3 or P6 | AC1551 or AC1556* | 119 All | AC1010 |
| P4 | AC1557* | 141 All | AC1003 |
| RTI. 1220 | AC1554* | 142 All | AC1003 |
| RTI. 1221 | AC1555* | 144 All | AC1003 |
| RTI-1230 and RTI-1231 |  | 146 All | AC1010 |
| P2 | AC1557* | 148 All | AC1003 |
| P3 or P4 | AC1551 or AC1556* | 153 All | AC1010 |
| RTI-1232 |  | 163 All | AC1010 |
| P2 or P4 | AC1551 or AC1556* | 165 All | AC1010 |
| P3 | AC1559* | 170 | AC1005 |
| RTI-1240 and RTI-1241 |  | 171 All | AC1037 |
| P2 or P5 | AC1551 or AC1556* | 180 All | AC1003 |
| P3 | AC1557* | 183 All | AC1010 |
| RTI-1242 and RTI-1243 |  | 184 All | AC1010 |
| P2 or P4 | AC1551 or AC1556* | 2B20 | AC1016 |
| P3 | AC 1559* | 2 B 22 | AC1579 |
| RSCT | AC1637 | 2B30/2B31 | AC1211, AC1213 |
| RTM plus SDC | AC 1643 | 2B35 | AC1212 |
| SAC | AC1644 | 2850 | AC1218 |
| SBCD | AC1637 | 2B54/2855 | AC1215, AC1216 |
| SCDX | AC1637 | 2B56 | AC1217 ${ }^{\text {AC }}$ |
| SCL1006 | NA | 2B57 | AC1583 |
| SCM | AC1644 | 230 All | AC 1010 |
| SDC1600 | AC1637 | 233 All | AC1010 |
| SDC1700 | AC1755 or AC1644 | 234 All | AC 1010 |
| SDC 10 bit plus SDC14 bit plus TSL | AC1642 | 235 All | AC1010 |
| SHA1A | AC4 102 | 261 All | AC1022 |
| *Connector with attached cab |  | 272J | AC1033 |


| 'RODUCT MODEL |  | RECEPTACLE MODEL | PRODUCT MODEL |  | RECEPTACLE MODEL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 273 | All | AC1033 | 756 | All | AC1039 |
| 274J |  | AC1007 | 757 | All | AC1048 |
| 275 | All | AC1007 | 759 | All | AC1016 |
| 76J |  | AC1033 | 901 | All | AC1013 |
| 77 | All | AC1053 | 902 |  | AC1013 |
| 280 |  | AC1016 | $902 \cdot 2$ |  | AC1013 |
| 280.1 |  | AC1016 | 902-2E |  | AC1013 |
| 281 |  | NA | 902.2F |  | AC1013 |
| 284J |  | AC1049 | 902.2H |  | AC1013 |
| 285 | All | AC1045 | 902 E |  | AC1013 |
| 286J |  | AC1054 | 902F |  | AC1013 |
| !88 | All | AC1055 | 902H |  | AC1013 |
| 289 | All | AC1214 | 9021 |  | AC1028 |
| 90A |  | AC1054 | 903 | All | AC1013 |
| 92A |  | AC1054 | 904 | All | AC1013 |
| 310 | All | AC1017 | 905 | All | AC1013 |
| 311 | All | AC1017 | 906 |  | AC1013 |
| 350 | All | AC1010 | 907 |  | AC1013 |
| 0 | All | AC1003 | 908 |  | AC1013 |
| 2 | All | AC1010 | 915 | All | AC1013 |
| 126 | All | AC1023 | 920 | All | AC1013 |
| 127 | All | AC1023 | 921 | All | AC 1013 |
| 128 | All | AC1023 | 922 | All | AC1013 |
| 429 | All | AC1023 | 923 |  | AC1581 |
| 43 | All | AC1010 | 925 | All | AC1013 |
| 33 | All | AC1038 | 934 |  | AC1013 |
| 34 | All | AC1038 | 940 |  | AC1051 |
| 35 | All | AC1023 | 941 |  | AC1051 |
| 36 | All | AC1041 | 942 |  | AC1051 |
| 1 | All | AC1010 | 943 |  | AC1051 |
| 10 | All | AC1016 | 944 |  | AC 1052 |
| 1 | All | AC1016 | 945 |  | AC1C51 |
| 2 | All | AC1016 | 946 |  | AC 1052 |
|  | All | AC1003 | 947 |  | AC 1056 |
| 0 | Al! | AC1047 | 948 |  | AC1057 |
| 1 | All | AC1050 | 950 |  | NA |
| 2 | All | AC1047 | 952 | All | NA |
| 3 | All | AC1050 | 955 | All | NA |
| 4 | All | AC1047 | 956 | All | NA |
| ; 6 | All | AC1047 | 970 | All | NA |
| i8 | All | AC1016 | 973 | All | NA |
| 0 | All | AC1016 | 975 | All | NA |
|  | All | AC1034 |  |  |  |
|  | All | AC1003 |  |  |  |
|  | All | AC1003 |  |  |  |
|  | All | AC1034 |  |  |  |
|  | All | AC1034 |  |  |  |
|  | All | AC1008 |  |  |  |
|  | All | AC1024 |  |  |  |
|  | All | AC1024 |  |  |  |
| טò | All | AC1040 |  |  |  |
| 610 | All | AC1040 |  |  |  |
| 751 | All | AC1016 |  |  |  |
| 752 | All | AC1016 |  |  |  |
| 755 | All | AC1016 |  |  |  |

## COMPLETE DATABOOK IN TWO VOLUMES:

Volume I: Integrated Circuits Volume II: Modules-Subsystems

See Section 2 of either Volume for Complete Index to all Analog Devices Data-Acquisition Products.

WORLDWIDE HEADQUARTERS


[^0]:    *In addition to the products listed in the Selection Guide, which are recommended for new designs, a number of older products are still available; data sheets are available upon request.

[^1]:    ${ }^{1}$ Short circuit protected to ground.
    ${ }^{2}$ Recommend ADI model 904, $\pm 15 \mathrm{~V}$ © 50 mA .
    Specifications subject to change without notice.

[^2]:    ${ }^{1}$ See applications information.
    ${ }^{2}$ Ground trim terminal if trim potentiometer is not used.
    ${ }^{3}$ Recommended power supply, ADI model $904, \pm 15 \mathrm{~V}$ @ 50 mA output.
    *Specifications same as for model 261 J .
    Specifications subject to change without notice.

[^3]:    See Signal Conditioners for other analog/analog products with input/output isolation-including current-output devices.

[^4]:    *Examples of such requirements may be found in UL STD 544 and SWC (Surge Withstand Capability) in IEEE Standard for Transient Voltage Protection 472-1974.
    ${ }^{1}$ Analog Devices Isolation and Instrumentation Amplifiers Designer's Guide" (1980)
    ${ }^{2}$ Sheingold, D. H., ed. Transducer Interfacing Handbook-A guide to analog signal conditioning. Norwood MA 02062 (P.O. Box 796): Analog Devices, Inc., 1980, $\$ 14.50$

[^5]:    Figure 1. Transducer, Power, Gain Resistors, and Shielding Interconnection

[^6]:    $\dagger$ Letter suffixes denote temperature range and performance grade. J/K/L are specified for 0 to $+70^{\circ} \mathrm{C} ; \mathrm{A} / \mathrm{B}$ are specified for $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C} ; \mathrm{S} / \mathrm{T}$ are specified for $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

[^7]:    ${ }^{1}$ Multiplier Application Guide, available upon request
    ${ }^{2}$ Nonlinear Circuits Handbook, D. H. Sheingold, ed., 1976, 536pp., \$5.95, P.O. Box 796, Norwood MA 02062

[^8]:    *These are general definitions. Further definitions are provided as footnotes to the specification tables; they should be read carefully.

[^9]:    ${ }^{1}$ Nonlinear Circuits Handbook, Analog Devices, Inc., 1974, 1976, $536 p p$, edited by D. H. Sheingold, $\$ 5.95$; send check or complete MasterCard data to P.O. Box 796, Norwood, MA 02062
    ${ }^{2}$ ANALOG DIALOGUE 9-3, 1975, pp 21-22

[^10]:    *A decade is a $10: 1$ ratio, two decades is $100: 1$, etc. For example, if $K=2$, and the ratio is 10 , the magnitude of the output would be 2 V , and its polarity would depend on whether the ratio were greater or less than unity. If the input signal then changed by a factor of 1000 ( 3 decades), the output would change by 6 V .

[^11]:    ${ }^{1}$ Nonlinear Circuits Handbook, Analog Devices, Inc., 1974, 1976, 536 pp , edited by D. H. Sheingold, $\$ 5.95$; send check or complete MasterCard data to P.O. Box 796, Norwood MA 02062

[^12]:    ${ }^{1}$ Resistance Temperature Detector.

[^13]:    ${ }^{1}$ Many of these issues are discussed in Transducer Interfacing Handbook, a guide to analog signal conditioning, published by Analog Devices, Inc., 1980, \$14.50, available from P.O. Box 796, Norwood MA 02062.

[^14]:    ${ }^{\bullet}$ Covered by Patent No. 4,123,698

[^15]:    Specifications subject to change without notice.

[^16]:    (Consult factory for additional ranges.)

[^17]:    *Tri-State is a trademark of National Semiconductor Corporation. ISO-DAC is a trademark of Analog Devices, Inc.

[^18]:    ${ }^{4} 0$ to +5 V Out
    ${ }^{5} 0$ to +10 V Out
    ${ }^{6} \pm 5 \mathrm{~V}$ Out

[^19]:    ${ }_{2}^{1}$ Second Source
    ${ }^{2}$ Complete with Track and Hold.

[^20]:    *A considerable amount of useful information about video conversion can be found in "Understanding High-Speed (Video) A/D Converter Specifications', available upon request.

[^21]:    ${ }^{1}$ The converters can be used over the following reference frequency ranges with no loss of accuracy. They will, however, retain the dynamic characteristics (input rate and acceleration) quoted for the particular option.

[^22]:    NOTES:
    ${ }^{1}$ Sample rates shown are a guide only and are based on system acquisition times-not logic speed. These rates
    can be exceeded with acquisition time trade-offs.
    ${ }^{2}$ These inputs are unterminated. An external pull down resistor should be used when driven by ECL 10k logic
    source.
    ${ }^{3}$ These inputs are each terminated with a $330 \Omega$ pull down resistor to -5.2V.

    - Specifications same as THC-0300.
    *     - Specifications same as THS-0025.

    Specifications subject to change without notice.

[^23]:    ${ }^{1} 8$ channels differential input, 16 channels single ended.
    ${ }^{2}$ Two DIP packages.
    ${ }^{3}$ DAS Analog Input Section.

[^24]:    This four-page data summary contains key specifications to speed your selection of the proper solution for your application. Additional information on this product can be found in Volume I, page 15-5.

[^25]:    This four-page data summary contains key specifications to speed your selection of the proper solution for your application. Additional information on this product can be found in Volume I, page 15-13.

[^26]:    This four-page data summary contains key specifications to speed your selection of the proper solution for your application. Additional information on this product can be found in Volume I, page 15-25.

[^27]:    ${ }^{1}$ Full scale inputs when reading out in dB are $500 \mathrm{mV}, 5 \mathrm{~V}, 50 \mathrm{~V}, 500 \mathrm{~V}$ and 625 V rms.
    ${ }^{2}$ All logic powered DPMs use industry standard case with $3.175^{\prime \prime} \times 1.810^{\prime \prime}$ ( $80.65 \times 45.97 \mathrm{~mm}$ ) cutout. All ac-powered DPMs except AD2006 use industry standard case with $3.930^{\prime \prime} \times 1.682^{\prime \prime}(99.82 \times 42.72 \mathrm{~mm})$ cutout. AD2006 uses same case as logic powered DPMs.

[^28]:    ${ }^{1} \mathrm{AC}$ line-operated versions.

[^29]:    ${ }^{1}$ Guaranteed @ $+25^{\circ} \mathrm{C}$.
    ${ }^{2}$ Guaranteed.
    ${ }^{3}$ Not to be used when the AD2009 is floating on common mode voitages.
    ${ }_{5}^{4}$ Only one input range and ac power input may be specified.
    ${ }^{5}$ Lens 7 is supplied if no lens option is specified.
    Specifications subject to change without notice.

[^30]:    ${ }^{1}$ Guaranteed at $25^{\circ} \mathrm{C}$ and nominal supply voltage
    ${ }^{2}$ Guaranteed
    ${ }^{3}$ If no lens is specified, Lens 5 will be supplied.
    Specifications subject to change without notice.

[^31]:    'Overrange of $\mathbf{2 5 0 \%}$ of full scale is available for analog only output
    ( pin $\mathbf{R}$ ) on all ranges except $E$. For E overrange capability is $4 \%$.
    ${ }^{2}{ }^{2} 1000 \mathrm{~V}$ is optional, contact factory.
    ${ }^{3}$ Bias Current approximately doubles for each change in ambient temperature of $+10^{\circ} \mathrm{C}$.
    ${ }^{4}$ Lens 7 is supplied if no lens option is specified.
    Specifications subject to change without notice.

[^32]:    -A user's manual is furnished with each shipment. Additional copies

[^33]:    *A user manual is furnished with each shipment. Additional copies
    are available under this part number.

[^34]:    *A complete selection of ADIO cards appears on page II-19-4.

[^35]:    *A complete selection of ADIO cards appears on page II-19-4.

