# "HANDBOOK OF SOLID-STATE LOGIC" 

## By Members of the Training Department AMPEX CORPORATION

# TRAINING USE ONLY 

1. Any discussion of so-called "digital", "binary", "logic", or "computer" techniques usually starts off with a discussion of numbering systems.
1.1 Electronic devices, particularly relays and solid-state (transistor) devices can be very efficiently and accurately operated $O N$ or $0 F F$. It is usually called switching mode of operation.
1.2 A system was developed during the 19 th century, called Boolean Algebra, after its inventor, an Englishman named George Boole. It defined rules for a system containing only two conditions - George did it or George did not do it. Statements were either TRUE or FALSE. It was an attempt to logically attack non-mathematical problems with the preciseness of classical algebra.
1.3 What was a rather obscure theory gathering dust in a small volume on library shelves became a factor in modern electronics when telephone companies expanding their dial switching systems, needed something to rapidly evaluate the action of many two condition devices - relays.
1.4 They discovered that the rules of Boolean Algebra could be used to simplify complex relay paths and minimize redundancy.
2. Our daily life is tied to a system based on ten discrete levels frequently attributed to the fact that we have ten fingers.
2.1 Since, at the time that man began to require numbers to express quantities, feet were bare, a system based on 20 seems more logical - and at least one historical civilization used such a system.
2.2 Even using only ten fingers, eleven events can be expressed, if the absence of any events (zero) is considered a valid happening.
2.2-1 The ROMAN numbering system - I, II, III, etc. had no discrete symbol for zero events. The idea of zero came into "Western" (European) civilization from Asia through the Islamic civilization. At least one American Indian civilization understood the concept.
3. One man can then express, using his fingers, an amount of oranges, apples, or events.


0 1


1


2

2 2


3

4


4

5


5

6


6

7


7

8


8

9


9

10


11
3.1 If it is necessary to count more than the number of events, a second man will be required who uses a finger to indicate that the first man has gone back to the the closed fist - the fact that he had used all his fingers (digits) was remembered, or CARRIED to the second man.
3.1-1 Some primitive tribes have considered anything over ten events as "many".
3.2 Two men can express 20 events, and three men 30 events, in our system. Each additional man becomes more significant as he represents a greater number of hands, hence the least and most significant character, or bit.

5


Least Significant

- counted sevenths since the last (LS ) time fists closed.


2nd Least Significant( 2 LS ) LS has reached maximum finger count seven times

0


3rd Least Significant(3 LS )

2LS has not reached maximum finger count, or has reached it one time or more.

1


- 3LS has been through maximum count ten times and LS 1000 times.
3.3 The BASE or RADIX of our numbering system is TEN (10). The more significant position a digit occupies the larger the power of ten it represents. The number 1075 can be expressed as:
$5 \times 10^{0}=5 \times 1=5$
$7 \times 10=7 \times 10=70$
$0 \times 10^{2}=0 \times 100=000$
$1 \times 10^{3}=1 \times 1000=\frac{1000}{1075}$
3.4 Note that the base ten system has ten digits, or discrete bits, 0-9, none of which represent 10 .
3.4-1 Any system will utilize base ten digits to a value of RADIX less one.

4. With only eight fingers we could have developed a system based on a RADIX of 8 (octal). With 12 fingers -

| $\operatorname{RADIX} 10$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 | 1 | 2 | 3 |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\operatorname{RADIX}$ | 8 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 | 5 |
| $\operatorname{RADIX} 12$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | $A$ | B | 0 | 1 |  |
| $\operatorname{RADIX} 2$ | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |  |

4.1 Only the least significant digits are shown in the table above. Note that a system based on eight used the digits 0 through 7; the system based on two used zero and one; whereas for a system based on twelve it was necessary to provide two additional symbols.
4.2 Numbers in the base 10 system can be rapidly converted to numbers expressed to another RADIX.
a. Base 10 to base 10.

| 10 | 1075 | Remainder |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 10 | 107 | 5 | LSD |  |
| 10 | 10 | 7 |  | -1075 (10) |
| 10 | 1 | 0 |  |  |
|  | 0 | 1 | MSD |  |

b. Base 10 to base 12 .

| 12 | 1075 |  |  |
| :---: | ---: | :---: | :---: |
| 12 | 89 | 7 | LSD |
| 12 | 7 | 5 |  |
|  | 0 | 7 | MSD |

c. Base 10 to base 8 .

| 8 | 1075 |  |  |
| :---: | :---: | :---: | :---: |
| 8 | 134 | 3 | LSD |
| 8 | 16 | 6 |  |
|  | 82 | 0 |  |
|  | 0 | 2 | MSD |

d. Base 10 to base 2.

4.3 To convert back to RADIX 10 a base 10 to base 10 (107510).

$$
\begin{aligned}
& 5 \times 10^{0}=5 \times 1=5 \\
& 7 \times 10^{1}=7 \times 10=70 \\
& 0 \times 10^{2}=0 \times 100=000 \\
& 1 \times 10^{3}=1 \times 1000=\frac{1000}{1075}
\end{aligned}
$$

b. Base 12 to base $10(75712)$.

$$
\begin{array}{rl}
7 \times 120=7 \times r & 7 \\
5 \times 121=5 \times 12= & 60 \\
7 \times 12^{2}=7 \times 144=\frac{1008}{1075} 10
\end{array}
$$

c. Base 8 to base $10\left(2063_{8}\right)$.
$3 \times 80=3 \times r=$
$6 \times 81=6 \times 8=$
$0 \times 82=0 \times 64=$
$2 \times 8=2 \times 512=\frac{1024}{1075} 10$
d. Base 2 to base 10 (100001100112).

4.4 RADIX 8 and RADIX 2 enjoy a peculiar relationship because 8 is the cube of 2 .
a. Divide the binary version of 1075 into groups of 3 , starting from LSD, and convert each of these groups into an equivalent base 10 digit.
b. $010 \quad 000 \quad 110 \quad 011_{2}=107510$
$20 \begin{array}{llll}2 & 0 & 3_{8} & =1075_{10}\end{array}$
c. This ease of conversion is sometimes utilized in economically priced computers to convert the machine binary computations to a numbering system requiring less discrete digits, making it easier to interface with the human machine.
5. Can $1075=5701 ?$ It can if the least significant digit is clearly defined.

5.1 In binary counters, the schematic is usually drawn in such a way that the least significant digit is on the left.
6. Operations in Numbering Systems
6.1 Table 6.1 gives the values from one to 40 , of digits to bases $10,12,8,4,3$, and 2.
a. Look for the patterns
b. Try addition:

$$
\begin{array}{ll}
1210+1210=2410 & \\
1012+101_{12}= & \\
148+148= & (4+4=0, \operatorname{carry} 1) \\
30+3040 & (3+1=0, \operatorname{carry} 1) \\
1100_{2}+1100_{2}= & (1+1=0, \operatorname{carry} 1)
\end{array}
$$

7. SUMMARY
7.1 Counting need not be confined to the current system based on ten. Almost any base can be utilized, although more or less characters may be required. The system can be manipulated and valid conclusions reached.
a. Our system of telling time is one using only part of base ten digits. The maximum number is 60-it runs from 00 hours, 00 minutes, 00 seconds, 00 frame to a maximum count of 23 hours, 59 minutes, 59 seconds, 29 frames. - One more frame generates a carry which puts the numbering system back to zero.
b. The carry in the hours column could be used to advance a "day" counter to 1.
7.2 The section on gating logic discusses the two fingered world of electronic $0 F F / O N$ circuits. The rules for manipulating in such a system are covered in detail.
7.3 Additional information on methods of electronic counting - binary counters and decoders are covered in section or binary counters and shift registers.

TABLE 6.1 NUMBERING SYSTEMS
(

| BASE 10 | BASE 12 | BASE 8 | BASE 4 | BASE 3 | BASE 2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $0010^{\circ}$ | $0012^{0}$ | $008^{0}$ | $0004^{0}$ | $00003^{0}$ | $0000002^{0}$ |
| 01 | 01 | 01 | 01 | 01 | 000001 |
| 02 | 02 | 02 | 02 | 02 | $0000102^{1}$ |
| 03 | 03 | 03 | 03 | $103^{1}$ | 000011 |
| 04 | 04 | 04 | $104^{1}$ | 11 | $0001002^{2}$ |
| 05 | 05 | 05 | 11 | 12 | 000101 |
| 06 | 06 | 06 | 12 | 20 | 000110 |
| 07 | 07 | 07 | 13 | 21 | 000111 |
| 08 | 08 | $108^{1}$ | 20 | 22 | $0010002^{3}$ |
| 09 | 09 | 11 | 21 | $1003^{2}$ | 001001 |
| $1010{ }^{1}$ | 0A | 12 | 22 | 101 | 001010 |
| 11 | OB | 13 | 23 | 102 | 001011 |
| 12 | $1012^{1}$ | 14 | 30 | 110 | 001100 |
| 13 | 11 | 15 | 31 | 111 | 001101 |
| 14 | 12 | 16 | 32 | 112 | 001110 |
| 1 | 13 | 17 | 33 | 120 | 001111 |
| 16 | 14 | 20 | $1004^{2}$ | 121 | $0100002^{4}$ |
| 17 | 15 | 21 | 101 | 122 | 010001 |
| 18 | 16 | 22 | 102 | 200 | 010010 |
| 19 | 17 | 23 | 103 | 201 | 010011 |
| 20 | 18 | 24 | 110 | 202 | 010100 |
| 21 | 19 | 25 | 111 | 210 | 010101 |
| 22 | 1 A | 26 | 112 | 211 | 010110 |
| 23 | 1 B | 27 | 113 | 212 | 010111 |
| 24 | 20 | 30 | 120 | 220 | 011000 |
| 25 | 21 | 31 | 121 | 221 | 011001 |
| 26 | 22 | 32 | 122 | 222 | 011010 |
| 27 | 23 | 33 | 123 | $10003^{3}$ | 011011 |
| 28 | 24 | 34 | 130 | 1001 | 011100 |
| 29 | 25 | 35 | 131 | 1002 | 011101 |
| 30 | 26 | 36 | 132 | 1010 | 011110 |


| BASE 10 | BASE 12 | BASE 8 | BASE 4 | BASE 3 | BASE 2 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |
| 31 | 27 | 37 | 133 | 1011 | 011111 |  |
| 32 | 28 | 40 | 200 | 1012 | $1000002^{5}$ |  |
| 33 | 29 | 41 | 201 | 1020 | 100001 |  |
| 34 | $2 A$ | 42 | 202 | 1021 | 100010 |  |
| 35 | $2 B$ | 43 | 203 | 1022 | 100011 |  |
| 36 | 30 | 44 | 210 | 1100 | 100100 |  |
| 37 | 31 | 45 | 211 | 1101 | 100101 |  |
| 38 | 32 | 46 | 212 | 1102 | 100110 |  |
| 39 | 33 | 47 | 213 | 1110 | 100111 |  |
| 40 | 34 | 50 | 220 | 1111 | 101000 |  |

SECTION II: GATING LOGIC

1. Boolean Algebra is a method of expressing statements in the form of equations which can be manipulated. Often circuits can be simplified by cancelling out redundant terms. The results are expressed in terms easily simulated by electronic circuits:

2. TERMS AND SYMBOLS
2.1 AND: all switches must be closed before an event can occur.
a.

b. Closing S1 and S2 will turn lamp DS1 on. S1 and S2 = DS1
$(S 1)(S 2)=D S 1=S 1 \cdot S 2$
c. The algebraic symbol for multiplication is used. It is also referred to, in some texts, as juxtaposition, or conjunction.
d. When electronic components are used LOGIC symbols are employed to represent the AND function.


$$
\begin{aligned}
(A) \cdot(B) & =X=\text { LAMP ON } \\
A \cdot B & =X \\
A \cdot B & =X
\end{aligned}
$$

(A) (B) $=X$
e. Other symbols:

2.2 OR: An output occurs when either of two switches, or both of them, are closed.
a.

b. Closing S1 or S2 or both will turn DS1 ON. S1 $1+S 2=D S 1$
c. The algebraic symbol for addition is used to indicate the $O R$ function.
d. It is also called DISJUNCTION.
e. The standard symbol for "OR".

f. Symbols also used:

g. If the circuit is such that if one $O R$ the other is closed, but not both for a result, it is called an EXCLUSIVE OR

h. A later paragraph discusses this circuit in more detail
2.3 NOT: inversion, complement, phase reversal are common

a. Operating the relay $K 1$ inverts the positive voltage from Sl to a negative voltage.
b. Across Q1, base to collector, the signal is inverted.
c. In the equation, the inverted output is indicated by the bar over the "A".
d. The small circle on the output of the amplifier symbol indicated that if the input is positive, the output will be negative.
e. Older symbols:


2.4 When the gates discussed in paragraphs 2.1 and 2.2, have multiple inputs, the symbols are:

(A)
$(B)(C)(D)(E)(F)$
(G) (H) (I) $=X$
(A ) $+B+C+D+E+F+G+H+I=X$
a. The convenience of equations becomes apparent when dealing with multiple input gates.

## 3. LOGIC EQUATIONS

3.1 Useful in simplifying circuit requirements, Boolean Algebra has a set of axioms, similar to those in conventional algebra. Some are obvious.
a. $A+B=B+A$
b. $\quad A \cdot B=B \cdot A$
c. $\quad(A+B)+C=A+(B+C)=A+B+C$
d. $(A B) \cdot(C)=(A) \cdot(B C)=A \cdot B \cdot C=A B C$
3.2 Double inversion equals no inversion or $\bar{A}=A$

of course in practical electronic circuits, load requirements may make the double inversion necessary.
$3.3 \quad A+A=A$

$3.4 \quad A \cdot A=A$

$3.5 A+\bar{A}=1$

$3.6 \mathrm{~A} \cdot \mathrm{~A}=0$

$3.7 \quad A \quad(B+\bar{B})=A B+A \bar{B}=A$


$3.10 \quad A(A+B)=A A+A B=A+A B=A$

$3.11 \mathrm{~A} \cdot(B+C)=A B+A C$

$3.12 A+B C=(A+B) \cdot(A+C)$

3.13 Performing the same action on both sides of an equation does not affect the equality.
4. DEMORGAN'S THEOREM is useful in understanding logic circuits because of the inversion which occurs when using transistor gates.

$$
4.1 \quad \overline{A B}=(\bar{A})(\bar{\circ})(\bar{B})=\bar{A}+\bar{B} \quad(\overline{A N D}=O R)
$$




If S1 or S2 is not closed, the lamp will not light; or $X$ is low if $A$ or $B$ is low.
4.2
$(\overline{A+B})=(\bar{A})(\overline{+})(\bar{B})=\bar{A} \cdot \bar{B} \quad(\overline{O R}=A N D)$


If S1 and S2 are not operated, the lamp will not light.
4.3 Up to this point the actual levels involved have been ignored. In practical circuits the value of "l" and "O" will be defined a specific voltage levels.
a. Positive Logic: The TRUE or one (1) condition is positive (HIGH) with respect to the FALSE, or ZERO (LOW) condition.

| $" 1 "$ | "0" |
| :--- | :--- |
| +4.5 | GROUND |
| GROUND | -5.2 V |
| +12 | -12 |

In a typical equation $A \cdot B=X, X$ will be high if $A$ and $B$ are high.
b. Negative logic assumes that the TRUE, or ONE (1) condition is negative with respect to the ZERO (0) condition.

| 1 | 0 |
| :--- | :--- |
| GROUND | +4.5 V |
| -5.2 | GROUND |
| -12 | +12 |

In the equation $A \cdot B=X$ when ( $A$ ) and ( $B$ ) are negative, (X) will be negative.
4.4 AMPEX training material will use positive logic, and equations will be written to indicate where the highs are occurring, unless otherwise indicated.
5. The examples of paragraphs 3 and 4 can be summarized by the following equations:
5.1 For (.) read AND; (+) read OR.
5.2 Basic Axioms
a. $0 \cdot 0=0$
b. $\quad 1 \cdot 1=1$
c. $0 \cdot 1=1 \cdot 0=0$
d. $0+0=0$
e. $1+0=0+1=1$
f. $1+1=1$
5.3 Theorems (proven from the basic axioms)

1. a. $0 \cdot x=0$
b. $\quad 1 \cdot x=x=x \cdot x$
c. $1+x=1$
d. $0+x=x=x+x$
2. a. $\overline{0}=1$
b. $\quad \bar{T} \equiv 0$
c. $x \cdot \bar{x}=0$
d. $x+\bar{x}=1$
3. a. $x+y=y+x$ Commutative Rule (Ref 3.1.a, 3.1.b)
b. $x \cdot y=y \cdot x$
4. a. $x y z=(x y) z=x(y z)$ Associative Rule (REF 3.1.c, 3.1.d)
b. $x+y+z=(x+y)+z=x+(y+z)$
5. a. $x y+x z=x(y+z) \quad$ Distributive Rule (Ref 3.11)
b. $(x+y) \cdot(x+z)=x+y z$ Absorptive Rule (Ref 3.12)
6. a. $x+x y=x$

Proof: $x(x+y)=x(1+y)=x \cdot 1=x(\operatorname{Ref} 3.10)$
b. $x(x+y)=x$

Proof: $x(x+y)=x \quad x+x$ $y=x+x \quad y=x$
7. $\quad$ a. $\quad x+\bar{x} y=x+y \quad(\operatorname{Ref} 3.8)$
$\quad$ b. $\quad(x+y) y=x y$

b. $\overline{x+y+z}=\bar{X} \cdot \bar{Y} \cdot \bar{z}$
9. a. $\quad(x+y)(\bar{x}+z)=(x z+\bar{x} y \quad$ Expansion Theorem

$$
\text { b. } \quad(x y)+(x z)=(x+z)\left(\frac{1}{x}+y\right)
$$

6. TYPICAL GATING CIRCUITS
6.1 Diode Logic


If any input goes to ground (high), the output will be high $(A+B+C)=X$.

If all inputs are negative, the output
 will be negative.



If all inputs are positive, the output is positive $A \cdot B \cdot C=X$

If any input goes to ground (low) the output will be low.
6.2 Transistor logic, or diode transistor logic is more common. This frequently involves inversion.
 If any input is low, the output is high.


Most manufacturers use the symbol that indicates the function the integrated logic circuit is performing when the input is positive.
7. AMPEX drawings are currently using a system of FUNCTIONAL LOGIC drawings. This system utilizes the symbol which describes the particular function being performed by a group of gates.
6.1 a. Using manufacturer's symbols



7.1 b. If the circuit driven by gate A 3 requires a positive level to cause an event (relay closure, reversal of a flip-flop) the circuit, using functional logic, would be drawn:

7.2 The conditions - location of "ONE'S" - required to produce a negative output from $\{3$ may be obtained by con:plementing the equation $A B+C D$

$$
\overline{A B+C D}=(\overline{A B}) \quad(\overline{C D})=(\bar{A}+\bar{B}) \cdot(\bar{C}+\bar{D})_{L}
$$

If the circuit driven by $A 3$ requires a negative level, then the logic could be functicnally indicated:


The equation is still $A B+C D$ although the functional logic drawing indicates that the complerented equation drives the following circuit.
7.4 Note that the small circles indicate the relative polarity betweer input and output to perform the logic function.
7.5 See chart on page 10.
7.6 a. NAND arid NCR gates are frequently seen on logic schematics with only one signal input. Other inputs may be tied to a voltage, ground, or left unconnected. These units are being used as inverters.

OR


b. A diode used for isolation may also be drawn as an OR GATE


7.7 a. Two inverters may have their outputs tied together to fcrm what is sometimes called a WIRED OR or WIRED AND




b. In some cases it may be necessary to refer to the manufacturer's literature when using this configuration.
c. In general, an input level which drives one of the outputs to ground controls the logic. The other output cannot rise or fall from ground.

### 7.8 EXCLUSIVE OR

a. The Boolear logic 0 R is now definea as $A$ or $B$ or both. It is inclusive. Frequently required is the function $A$ or $B$, but not both, designated the EXCLUSIVE OR


| $A$ | $B$ | $X$ | $\bar{A}-\bar{B}$ |
| :---: | :---: | :---: | :---: |
| $H$ | $H$ | $L$ | $A$ |
| $L$ | $L$ | $L$ | $A B$ |
| $H$ | $L$ | $H$ | $A B$ |
| $(\overline{A B})(\bar{A} \bar{B})=(\bar{A}+\bar{B})$ |  |  |  |
| $+\bar{B} B$ | $(A+B)=\bar{A} A+\bar{B} A=\bar{A} B+\bar{B} A$ |  |  |
| $=$ | $+B$ |  |  |

b. If all the circuitry is mounted on a single crif, or if a logic schematic has been simplified, it may be showri as an EXLCUSIVE OR.

c. It is also referred to as a half adder because of binary addition relationships:

$$
\begin{aligned}
& 0+0=0 \\
& 1+0=1 \\
& 0+1=1
\end{aligned}
$$

$$
1+1=0 \text {, carry } 1 \text { to next most significant digit. }
$$

d. It is called a $1 / 4$ ADDER because it is ambiguous for the sum of both $0+0$ and $1+1$; the output, in the example given, is 1 cw in both cases.
e. In the case where the comparison of two conditions only is important, the half adder is sufficient. In the electronic tape timer, a low output can be used to indicate that switch settings agree with the outputs of the tape counters. The only concern is that conditions are the same, whether they be "ONES" or "ZEROES".
7.9 A " $1 / 2$ adder" must sense the difference between $0+0(A B)$ and $1+1 A B$ and generate a carry to the next stage when the $A B$ condition exists.


SIMPLIFIED

7.10 The "full adder" is two half adders-it includes provisions for a "CARRY" input.

SECTION III BISTABLE MULTIVIBRATOR, OR FLIP FLOP

1. The bistable multivibrator, or flip-flop is one of the most useful circuits in logic design
1.1 The unit may come as an integrated circuit, or consist of NOR and NAND gates.
1.2 NAND R-S (RESET/SET) flip-flop.

a. Pressing Switch A puts a low level into Al-3, and its output goes high (NAND GATE, any low in, output goes high).
b. The output of A1-6, with two highs in, goes low.
c. This is fed back to Al-3 to maintain its output high.
d. Further pressing of switch A will have no effect.
e. Pressing Switch B will reverse the flip flop.
f. Pressing both switches will cause both outputs to go high, and is generally considered an ambiguous, or not allowed condition, although this mode of operation is occassionally used.
g. The final state will depend on which side is released first.

| A | B | OUTPUT 1 | OUTPUT 2 |
| :--- | :--- | :--- | :--- |
| HIGH | HIGH | NO CHANGE | IN OUTPUT |
| LOW | HIGH | HIGH | LOW |
| HIGH | LOW | LOW | HIGH |
| LOW | LOW | HIGH | HIGH |

I I I-1
1.3 NOR R/S FLIP FLOP


| A | B | OUTPUT 1 | OUTPUT 2 |
| :--- | :--- | :--- | :--- |
| LOW | LOW | MAINTAINS | PREVIOUS STATE |
| HIGH | LOW | LOW | HIGH |
| LOW | HIGH | HIGH | LOW |
| HIGH | HIGH | LOW | LOW (AMBIGUOUS) |

1.4 The designators for the inputs depend on output levels. Unless in the ambiguous, or undefined condition, the outputs are always $180^{\circ}$ out of phase.

| OUTPUT 1 | OUTPUT 2 |
| :---: | :---: |
| 1 | 0 |
| 1 | I |
| SET | RESET |
| S | R |
|  | CLEAR |
| TRUE | C |
| HIGH | FALSE |
| FUNCTION | LOW |
| $Q$ | FUNCTION |
| $\mathbf{Q}$ |  |

1.5 The can now be defined in terms of an output high level
a. SET: a level of either negative or positive polarity that places the $Q$ output to a binary 1 state; in positive logic a high level called: SD, Set Drive; PJ, Preset J; S, Set; SJ, Set J; J.
b. RESET: a level of either polarity which puts the Q output in a binary zero condition called:
CD, clear drive; RD, Reset Drive; C, Clear; PK, Preset K; RK, Reset K; R, Reset; K.
c. CP, Clock Pulse, also called $T$ for Toggle or Trigger input is a pulse which may put the flip flop in either state, depending on other conditions. In a J-K flip flop, it must usually go through a cycle; from negative to positive to negative (or just the opposite) with final output action occurring on the trailing edge of the pulse.
d. PRESET: As commonly used, it may be a pulse or level of the proper polarity to place one or more flip flops, or even an entire unit-such as the EDITOR or EDITEC, to a predetermined desired state.
1.6 The RS flip flops of paragraphs 1.2 and 1.3 could be redrawn.



1.7 These circuits are sometimes referred to as "latches".
2.0 The buffered store RS flip flop (delay flip flop)


| C | D | X | Y | Q |
| :---: | :---: | :---: | :---: | :---: |
| H | H | L | H | H |
| L | H | H | L | L |
| H | L | H | H | Q |
| L | L | H | H | Q |

## NO CHANGE <br> No CHANGE

a. "C" information is stored only when "D" is high.
b. Information stored as long as "D" remains low.
c. $Q$ follows "C" when $D$ is high.
d. State of "C" stored when commanded by D.
e. Sometimes called a delay flip flop since the transfer of "C" to Q depends on "D".
2.1 Reset-Set-Toggle flip flop (RST)


CP is a trigger which goes positive some time after $S$ and $R$ inputs have changed state:

| S | R | Q | Q after $C P$ |
| :---: | :---: | :---: | :---: |
| $H$ | $L$ | $H$ | $H$ |
| $H$ | $L$ | $L$ | $H$ |
| $L$ | $H$ | $L$ | $L$ |
| $L$ | $H$ | $H$ | $L$ |

Q follows $S$ on application of clock pulse.
3. The J-K f1ip flop, Signetics 620A.
3.1 The J-K flip flop is widely available and used in integrated circuit applications frequently. It can be used in any of the configurations discussed so far, and has other applications as well.
3.2 The discussion applies directly to the Signetics ST 620A used in the AMPEX HS-100B. Other J-K type flip flops will operate in a similar manner, but will follow specific level rules which may differ. While the particular J-K requires positive levels on the $J$ andjor $K$ inputs other types call for negative levels. The clock pulse is one that first goes positive then negative. In other units, just the opposite may be true. Refer to the manufacturers spec sheet for a particular type.
3.3 Genera1 Logic Diagram

a. The circle on the CP input indicates that a positive going pulse must be applied, with the output changing state when the pulse shifts from positive to negative. If a square wave was applied, the output would change state only on the negative transition of the signal, dependent, of course, on the conditions set up for other inputs.
b. Detailed logic, typical JK (ST 620A)


If pin 7 is tied to ground (a low), then the output of gates 1 and 2 are low and have no effect on the MASTER FF. With two lows as inputs, gate 3 has a high output, and has no effect on Gate 6 and 7 , which merely pass the output of the MASTER flip flop to the SLAVE F/F. The logic diagram can be simplified and a truth table developed for PJ and PK.
(1)
(4)

| $P J$ | $P K$ | $Q^{\prime}$ | $Q$ |
| :--- | :--- | :--- | :--- |
| $H$ | $L$ | $H$ | $H$ |
| $L$ | $L$ | $Q^{1}$ | $Q$ |
| $L$ | $H$ | $L$ | $L$ |
| $H$ | $H$ | $L^{*}$ | $Q$ |$\quad$ NO CHANGE

*condition 4 is ambiguous for the master FF, but not for the Slave FF and the output.

(1) With PJ high and PK low, $\bar{Q}^{\prime}$ goes low; GATE 5 has two inputs low, so that $Q^{1}$ goes high. GATE 9 goes low. The two negative inputs to GATE 8 put its output high.
(2) If both inputs $P J$ and $P K$ go low there will be no change in state.

- In truth tables it is customary to enter " $Q$ " when the inputs listed cause no change of state.
(3) Taking PK High and PJ low reverses the flip-f1op
(4) If both PJ and $P K$ are high $Q$ and $\bar{Q}$ go low, but there is no change in the output. The final state of $Q$ will depend on which level goes positive first.
3.5 The PJ and/or PK inputs are frequently used to put the JK flip flop into a known PRESET condition.
a. This mode of operation makes an RS type flip flop out of the JK.

3.6 If only the CP input is used, a simple "divide-by-two" results.

a.

b.

3.7 Using PJ, PK and the $C P$ inputs, the circuit can act as an RST (Para 2.1) or CP can be used as an inhibit to prevent, during some duration of time, the PJ and PK inputs from affecting the output.


a. The high condition of CP will cause a high out of Gate 1 or 2 (depending on $Q$ and $\bar{Q}$ ) inhibiting Gates 1 and 2.

b. When CP goes low $Q$ and $\bar{Q}$ will follow PJ and $P K$ when they are $180^{\circ}$ out of phase, and remain in their previous condition when ever $\mathrm{PJ}=\mathrm{PK}$.
3.8 Using $C_{p}$, J, and $K$ inputs:


3.9 a. As long as the Cp input is low, any changes in $J$ and $K$ are not felt in the flip flop.
b. When the clock pulse goes high, then the Master FF reacts to changes in $J$ and $K$, but there is no effect on the slave FF or the output
c. At the time that the clock pulse goes from a high to a low, Q follows J.

| $J$ | K | Qt | Qt+1 |
| :--- | :--- | :--- | :--- |
| H | H | L | H |
| $H$ | $H$ | $H$ | L |
| $H$ | L | $H$ | $H$ |
| $H$ | L | L | H |
| L | $H$ | $H$ | L |
| L | $H$ | L | L |
| L | L | L | L |
| L | L | $H$ | $H$ |

"TOGGLE"
OR $\vdots 2$

Qt clock pulse goes high
Qt+1 clock pulse goes from high to low
4. This section has covered the bi-stable multivibrator or flip-flop in a general way. Sections covering counters and shift registers will cover common applications.
4.1 The ST620A J-K flip-flop used as an example is typical but other versions may follow slightly different rules.
4.2 The following rules apply generally to the JK flip-flop.
a. The $J$ and $K$ inputs must not change during the time that a clock pulse goes through a complete cycle.
b. The state of the master flip-flop is established by the leading edge of the clock pulse transition.
c. The trailing edge of the clock pulse transfers the Master flip-flop condition to the Slave flip-flop.
d. In the ease of the ST620A the $P j$ and $P k$ inputs affect the output only when the clock pulse input is negative.
(1) In other types, the equivalent inputs may over-ride all other circuit inputs.

Training Use Only V-0002

1. In the Television system, it is frequently necessary to count specific events, number of frames, number of lines, etc.. The flip-flop can be configured as a counter to perform this function. It is also acting as a frequency divider.
2. The "ripple" binary counter. The ST620A discussed under JK FF, is used. Output changes state when CP moves Hi to Lo.

2.1 By tabling the conditions of the flip-flops, the similarity to the binary numbering system is apparent.

|  | Q FF1 | Q FF2 | Q FF3 | Q FF4 | 1 $2^{\circ}$ | 2 21 | 4 2 2 | 8 2 | 16 24 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PRESET | L | L | L | L | 0 | 0 | 0 | 0 | 0 |
| CP 1 | H | L | L | L | 1 | 0 | 0 | 0 | 0 |
| 2 | L | H | L | L | 0 | 1 | 0 | 0 | 0 |
| 3 | H | H | L | L | 1 | 1 | 0 | 0 | 0 |
| 4 | L | L | H | L | 0 | 0 | 1 | 0 | 0 |
| 5 | H | L | H | L | 1 | 0 | 1 | 0 | 0 |
| 6 | L | H | H | L | 0 | 1 | 1 | 0 | 0 |
| 7 | H | H | H | L | 1 | 1 | 1 | 0 | 0 |
| 8 | L | L | L | H | 0 | 0 | 0 | 1 | 0 |
| 9 | H | L | L | H | 1 | 0 | 0 | 1 | 0 |
| 10 | L | H | L | H | 0 | 1 | 0 | 1 | 0 |
| 11 | H | H | L | H | 1 | 1 | 0 | 1 | 0 |
| 12 | L | L | H | H | 0 | 0 | 1 | 1 | 0 |
| 13 | H | L | H | H | 1 | 0 | 1 | 1 | 0 |
| 14 | L | H | H | H | 0 | 1 | 1 | 1 | 0 |
| 15 | H | H | H | H | 1 | 1 | 1 | 1 | 0 |
| 16 | L | L | L | L | 0 | 0 | 0 | 0 | 1 |
| 17 | H | L | L | L | 1 | 0 | 0 | 0 | 1 |
| 18 | L | H | L | L | 0 | 1 | 0 | 0 | 1 |
| 19 | H | H | L | L | 1 | 1 | 0 | 0 | 1 |
| 20 | L | L | H | L | 0 | 0 | 1 | 0 | 1 |

2.2 If FF1 is defined as $2^{\circ}$, FF2 as $2^{1}$, FF3 as $2^{2}$, and FF3 as $2^{3}$.
a. Looking at the outputs of the four stages after a certain number of clock pulses have occurred can be converted (High $=1$, Low $=0$ ) to an equivalent binary number defining the number of clock pulses.
b. Using four stages any one of fifteen clock pulses can be uniquely defined. But at the sixteenth pulse, all f1ip-flops return to their "PRESET" state. A11 Q outputs are low.

- a binary counter can uniquely define a binary number equal to $2^{n}-1$, where in equals the tutal number of flip-flops.
- in the case above, $2^{4}-1$ or $16-1=15$ pulses are uniquely defined by the four stage counter.
c. Each stage is dividing by two. Assuming a Clock Pulse rate of 15 kHz , then:

FF1 out $=7.5 \mathrm{kHz}$
FF2 $=3.75 \mathrm{kHz}$
FF3 $=1.875 \mathrm{kHz}$
FF4 $=9375 \mathrm{kHz}$
d. A flip-flop changes state only when the "Q" side of all previous stages move from a high to a low

- to determine the state of the flip-flops after the eighth pulse in, look at the binary equivalent of decimal 8-1000 (MSB on the left) and convert the zero's and ones to lows and highs.
3.0 Decoding the counter condition.
3.1 To determine the time at which the twelfth clock pulse is received, Binary 1100 .
a. The $Q$ output of $F F 1$ is high on every other clock pulse.

| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

FF1 (Q)


FF1 ( $\bar{Q}$ )


FF1 ( $\bar{Q}$ ) is high on pu1ses $2,4,6,8,10,12$ and 14

| b. AND together FF1 ( $\overline{\mathrm{Q})}$ and FF2 ( $\overline{\mathrm{Q}})$ |
| :--- |
| 16 |

FF1 ( $\bar{Q}$ )


FF2 ( $\bar{Q}$ )


X


8 12 Outputs at 4,8,12

```
c. AND FF1 ( \(\bar{Q}\) ), FF2 ( \(\bar{Q}\) ) and FF3 \(Q\)
```

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

FF1 $\bar{Q}$


FF2 ( $\overline{\mathrm{Q}})$


FF3 (Q) $\qquad$

d. ANDing FF1 $(\overline{\mathrm{Q}})$, $\mathrm{FF} 2(\overline{\mathrm{Q}}), \mathrm{FF} 3(\mathrm{Q})$ and $\mathrm{FF} 4(\mathrm{Q})$ will unique1y define clock pulse 12
4.1 The "ripple" binary counter is relatively slow. Succeeding stages are changed when the previous stage $Q$ output moves negative. But a definite time is required to affect the following stage. Worst case in this four stage counter would be the 8 th pulse, where all four stages change state.

FFI (Q)
FF2 (Q)


FF4 (Q)

4.2 In the rather exaggerated case above an output pulse from the decode gate is delayed almost a full cycle with respect to the input pulse.
4.3 In some cases the delay, with respect to the frequency of the input pulses, is unimportant, but should be taken into account when examining timing relationships. In other cases special counter circuits have been devised to minimize the ripple delay.
4.4 When the amount of delay cannot be tolerated, the other circuits are necessary.

4.5 Compare this delay with that of the circuit in paragraph 4.1

$$
\text { I V - } 6
$$

SECTION 5:
1.0 .
2.0.

BINARY CODED COUNTERS
REV \#2

The counters discussed in the previous section were limited in that they could only divide by 2 so that outputs would always be directly related to a power of 2 .

There is then no provision for divide by 3,5 , or 10 , among others. A requirement in the AVR-1 is to count 250 HZ down to 25 HZ - divide by 10 .
2.2.

To count to ten a four stage counter must be used, and a decode gate can be used to identify the tenth pulse received.
"1" " "2" "4" "8"

2.3.

This decodes a binary ten, but the counter does not return to zero until the sixteenth pulse, so that the next output occurs 15 pulses later.
2.4.

To make it divide by ten; the output pulse must return the counter to the state it was in before the first pulse was received.
A. One method would be to take the Gate 3 output back to clear inputs and zero the counter.
B. However, the tenth clock pulse will return stage "1"" to that state ( $\bar{Q}$ high); the "4" stage is already in that state.
C. All that is necessary is to prevent the "2" stage from clocking, and to reset the "8" stage. Logic equations for controlling all the flip-flops can be written, and then the required gates put in. 1. Stage 1 - Allowed to clock as a straight divide by 2.
2. Stage 2 - Not allowed to clock if "8" is high 3. Stage 3-Clock whenever "1" and "2" are high. 4. Stage 4-Clock when "1", "2", and "4" are high or when "1" and "8" are high.


FIGURE 2.4

D. Remember that the JK flip-flop acts as a divide by two only if the $J$ and $K$ inputs are high prior to the clock pulse.
E. Figures 2.3 through 2.11 describe the state of the counter after each clock pulse.
2.5.

This is sometimes called a "permuted" counter

## HIGH

----LOW



| 2.6. | A. | The technique used here to develop a divide by ten can also be used to design a counter to divide by any factor. <br> Briefly, feedback is applied to certain stages of a divide by 2 counter to return it to the initial reset state as soon as the desired count is reached in this example, ten. |
| :---: | :---: | :---: |
| 3.0 . |  | Binary Coded Counters. |
| 3.1 . |  | Another disadvantage of the binary counter is that it has a two finger mentality. A display of 111000010000 (LSD on right), representing 3600 seconds - one hour, can be used internally for computation, but would be impractical as a readout for those of us more familar with our numbering system of ten discrete digits. |
| 3.2 . | A. B. C. | While elaborate decoding networks could be devised, a more frequently used system uses a binary code to describe decimal numbers. Each decimal number is separately coded. "49" in straight binary is 11001 (LSD on right) or $\left(2^{0}\right)\left(\overline{2}^{1}\right)\left(\overline{2}^{2}\right)\left(\overline{2}^{3}\right)\left(2^{4}\right)\left(2^{5}\right)$ from a 6 stage binary counter. <br> To display this in decimal an AND GATE could drive the "4" nixie in one column and the "9" nixie in the next. <br> To discretely display 00 through 49 - 50 decode gates would be required, each with 5 inputs. While logic analysis could propably reduce the number of gates, it is a complex system. |
| 3.3. |  | A binary coded decimal simplifies the problem. While several codes are possible, only the 8-4-2-1 will be discussed. |


| BINARY | COUNTER STAGES |  |
| :---: | :---: | :---: |
| 8-4-2-1 | 1-2-4-8 | DECIMAL |
| 0000 | $\left(\overline{2}^{0}\right)\left(2^{\bar{T}}\right)\left(2^{\overline{2}}\right)\left(\overline{2}^{3}\right)$ | 0 |
| 0001 | $\left(2^{0}\right)\left(\overline{2}^{1}\right)\left(\overline{2}^{2}\right)\left(\overline{2}^{3}\right)$ | 1 |
| 0010 | $\left(\overline{2}^{0}\right)\left(2^{1}\right)\left(\overline{2}^{2}\right)\left(\overline{2}^{3}\right)$ | 2 |
| 0011 | $\left(2^{0}\right)\left(2^{1}\right)\left(2^{2}\right)\left(2^{3}\right)$ | 3 |
| 0100 | $\left(\overline{2}^{0}\right)\left(\overline{2}^{7}\right)\left(2^{2}\right)\left(\overline{2}^{3}\right)$ | 4 |
| 0101 | $\left(2^{0}\right)\left(2^{1}\right)\left(2^{2}\right)\left(2^{3}\right)$ | 5 |
| 0110 | $\left(2^{0}\right)\left(2^{1}\right)\left(2^{2}\right)\left(2^{3}\right)$ | 6 |
| $\begin{array}{llll}0 & 1\end{array}$ | $\left(2^{0}\right)\left(2^{1}\right)\left(2^{2}\right)\left(2^{3}\right)$ | 7 |
| 1000 | $\left(2^{0}\right)\left(2^{1}\right)\left(2^{2}\right)\left(2^{3}\right)$ | 8 |
| 1001 | $\left(2^{0}\right)\left(\overline{2}^{7}\right)\left(\overline{2}^{2}\right)\left(2^{3}\right)$ | 9 |

3.4.
A.

COUNTER STAGES
$\binom{1-2}{\left.2^{0}\right)\left(2^{7}\right.}\left(2^{\frac{4}{2}}\right)\left(2^{3}\right)$
DECIMAL 0 ( $\left.2^{0}\right)\left(\overline{2}^{1}\right)\left(\overline{2}^{2}\right)\left(\overline{2}^{3}\right)$ 1 $\left(\overline{2}^{0}\right)\left(2^{7}\right)\left(\overline{2}^{2}\right)\left(\overline{2}^{3}\right) \quad 2$ $\left(2^{0}\right)\left(2^{1}\right)\left(\overline{2}^{2}\right)\left(\overline{2}^{3}\right)$ 3 $\left(\overline{2}^{0}\right)\left(\overline{2}^{1}\right)\left(2^{2}\right)\left(\overline{2}^{3}\right)$ 4 to make it into a divide by ten, each of the ten digits of the decimal system can be defined. digits of the decinal system can be defined.

Using a four stage counter with proper feedback
B. The number 49 would then be two coded groups 0100-1001.
C. If the most significant digit, 4 in this case,
is not going to exceed 5 , then only 3 stage
counter is needed in that position. It must return to zero when 5 is reached - a case is the tape timer, where 59 seconds is displayed in the largest number.
D. A six-staqe binary counter will define the numbers $2^{6}-1=64-1=63$.
E. The binary coded counter requires seven flipflops, but the decoding process is simpler. A T,I SN7441, to be described later, will convert a 4 wire binary coded decimal to a ten wire decimal output.

The electronic tape timer schematically looks extremely complex; actually it is basically the same circuit repeated for frames, seconds, minutes and hours, where each requires two binary coded counters to describe the decimal numbers.

The counter described in section 2.6-C is used for the least significant digit, since it can be anything from "O" to "9".
A. Tens of seconds and tens of minutes use only the digits "0" through 5, so a three stage counter will suffice.


4


GL

B. If this were the tens of seconds counter, then the pulse out of G4 would enable the Units of Minutes Counter $J$ and $K$ inputs to advance on the next clock pulse.
4.0.
4.1 .

Counting backwards.
The tape timer must be able to count in reverse the decimal digits decreasing. The outputs to drive the display are always taken from the same side - the Q output.
4.2.

Compare the $Q$ and $\bar{Q}$ outputs of the binary coded counter when counting forward.
$\left.\begin{array}{ccccccccc} & Q & & \text { DECIMAL } & & \overline{4} & \bar{Q} & \text { DECIMAL } \\ 8 & 4 & 2 & 1 & & \overline{4} & \overline{2} & \bar{T} & \\ 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1\end{array}\right)$
4.3.

When counting in reverse, a feedback network utilizing the $Q$ outputs is used which, with succeeding clock pulses progresses 1111, 0110 , 0111 , $(15,6,7)$ etc. The outputs of the $Q$ side to drive the decoder will progress 0000, 1001 , $1000(0,9,8)$ etc.
A. The $\bar{Q}$ side is used because the $Q$ sides are used when counting forward. If the counter always counted backwards, then suitable feedback could be arranged for that side.


V-8



FIGURE 4.1
$\div 10$ COUNTER, IN REVERSE MODE

## 

4.4.


DECIMAL

4.5.
5.0 .
5.1.

The full counter, capable of counting in either direction on command would contain these gates and the feedback for a forward count.
$B C D$ to decimal decoder.
The Texas Instruments SN7441AN, is a BCD to decimal decoder in single package capable of directly driving gas filled cold-cathode indicator tubes.

6.2.
7.0 .
7.1.
7.2.

While again schematically it looks quite complicated, it is a simple circuit. The AVR-1 event comparator has some 81 gates, plus inverts and control logic. But the heart of it is an exclusive OR. Twenty-six separate bits in the binary coded "time word" must each be compared with a similar number of outputs from the switches.

## COUNTER OUTPUT

SWITCH OUTPUT


EQUALITY
A. The output of an exclusive $O R$ is High only when the inputs are different. If both the inputs are the same, the output is low. So whether searching for a "zero" or "one" in the comparison makes no difference - the output goes low when the input is identical.

CLEARING or Presetting the Counter.
Under certain conditions, such as turn on, it may be desireable to Reset the counter to zero, or even hold it at zero for some time.
A. The clear ( $C_{D}$ ) input is used. This input overrides the $J K$ and Clock ( $C_{p}$ ) inputs.
B. If it is held negative, then all $\bar{Q}$ outputs will be high, and $Q$ outputs low - or the display will read zero.

To PRESET the counter to a previously determined count - either from a random selector such as thumbwheels, or from a fixed predetermined logic, the counter is first cleared using the CD inputs.
A. Then lows are applied to the set (SD) inputs of those stages it is desired to put in a "l" state.

1. In general, the state of a binary counter stage after a clock pulse depends on the condition of all previous stages prior to the clock pulse.
2. In a shift register, in general, the condition of a particular stage after the clock pulse depends only on the conditions existing at the output of the previous stage prior to the application of the clock pulse.
2.1 The term "shift register" is frequently shortened to "register"
a. The clock pu1ses are usually called "shift pulses".
2.2 The term "ring counter" usually describes a special application of the shift register.
2.3 It can be used as a short term memory or storage device. Information can be retrieved without destruction.
2.4 The register can convert "serial" information into "paralle1" data.
a. The television tube could be considered a serial to parallel converter. The television signal is transmitted serially - any instant of time contains one bit of information; or a horizontal sync pulse is followed by $1 / 525$ th of the total information required to display a complete television frame or picture.
b. Because of phosphor persistance, the information presented serially over a period of 33 milliseconds seems to appear instantaneously. Continuous updating with new information produces the illusion of motion.
c. The waveform monitor, particularly when operated at a field rate, displays the same information in its serial format.
2.5 The register can also convert parallel information into a serial format.
a. The television camera converts the scene in front of the lens into the serial television signal required for transmission.
2.6 As a memory device, the shift register may accept information in parallel form, hold (delay) it, and then transmit it in serial form or parallel. It can also accept serial information and store it, then read it out in either serial or parallel form.
2.7 The RA-4000 TIME CODE GENERATOR puts the information from a clock counter into a register in parallel form, then reads it out on to tape in serial form.
a. The RA-4000 TIME CODE READER takes the serial information coming off of tape, puts it into a register; then the parallel outputs of the register drive a binary to decimal decoder and displays the output on a nixie readout.
3. Review of the J-K F1ip-F1op

3.1 If both $J$ and $K$ are HIGH, the $F / F$ acts as a divide by two whenever both $J$ and $K$ are high and the Clock Pulse shifts positive to negative.
a. In the counter application $J$ and $K$ were tied together.
b. If $J$ and $K$ are separately controlled, the $Q$ follows $J$ on the clock pulse transition.
c. $S_{D}$ and $C_{D}$ override any other inputs.

### 3.2 TRUTH TABLE, typical J-K F1ip-F1op

$\left(Q_{n}+1\right.$ is time after clock pulse has made plus-minus change)

| PRESET, | $\begin{aligned} & \mathrm{J} \\ & \mathrm{ANY} \end{aligned}$ | $\begin{gathered} \text { K } \\ \text { STATE } \end{gathered}$ | $\begin{aligned} & \mathrm{S}_{\mathrm{D}} \\ & \mathrm{LOW} \end{aligned}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{D}} \\ & \mathrm{LOW} \\ & \hline \end{aligned}$ | $\begin{gathered} \text { Q } \\ \text { HIGH } \end{gathered}$ | $\begin{aligned} & \mathrm{Q}_{\mathrm{n}+1} \\ & \mathrm{HIGH} \end{aligned}$ | $\bar{Q}$ HIGH | $\begin{aligned} & \overline{\mathrm{Q}}_{\mathrm{n}+1} \\ & \text { HIGH (N.D.) } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET, <br> PARALLEL DATA <br> INPUT | ANY | STATE | HIGH | LOW | LOW | HIGH | HIGH | HIGH |
|  | ANY | STATE | LOW | HI GH | HIGH | HIGH | LOW | LOW |
| BINARY OR BCD COUNTER DIVIDE BY 2 | HIGH | HIGH | HIGH | HIGH | HIGH | LOW | LOW | HIGH |
|  | HIGH | HIGH | HIGH | HIGH | LOW | HIGH | HIGH | LOW |
| INHIBIT (STORE) | LOW | LOW | HIGH | HIGH | LOW | LOW | HIGH | HIGH |
|  | LOW | LOW | HIGH | HIGH | HIGH | HIGH | LOW | LOW |
| SHIFT | HIGH | LOW | HIGH | HIGH | LOW | HIGH | HIGH | LOW |
| REGISTER | HIGH | LOW | HIGH | HIGH | HIGH | HIGH | LOW | LOW |
| רPERATION | LOW | HIGH | HIGH | HIGH | HIGH | LOW | LOW | HIGH |
| SERIAL | LOW | HIGH | HIGH | HIGH | LOW | LOW | HIGH | HIGH |

3.3 The state of $J$ and $K$ must be established prior to the clock pulse transition from positive to negative.
4. The J-K as a memory or delay device.
4.1 In the AVR-1 Control System, a flip/flop is set by hitting the PLAY button momentarily. The flip/flop remains set until STOP or SHUTTLE is commanded, remembering that the machine is to be in PLAY.
4.2 Another application, which is in a sense a one stage shift register is the retiming application. It is frequently necessary to retime a random event to a precise oscillator, or to external information.
a. In the HS-100, the slow motion rate is determined by a free running oscillator operating at approximately the desired frame rate. The oscillator is retimed using vertical sync.
b. In the AVR-1 Blanking Switcher, the Headwheel tachometer signal is retimed so that each of its transitions occur during horizontal blanking - or each edge of the $240 / 250 \mathrm{~Hz}$ signal is delayed up to 64 microseconds.

c. The above techniques are also referred to as "Time Quantizing".
5. The basic shift register.

## SERIAL



### 5.1 Step by Step Operation


6. To produce a two phase output with $90^{\circ}$ between phases:

7. The Shift Register is available as an integrated circuit 7.1 Fairchild FC9328 Dua1 8 Bit Shift Register, AMPEX P/N 586-303.

a. Used in MK IV EDITOR (AVR-1)
b. Includes two eight stage shift registers
c. Serial in, serial out capability on1y
d. The register shifts on the positive transition of the clock.
e. A negative on the CLEAR holds all stages reset, and Q7 (the eighth stage) is low
7.2 The National Semiconductor DM8870, AMPEX P/N 586-450 serial in/parallel out register contain a single 8 bit register.

a. Clocks on positive transition.
b. Negative on CLEAR holds through Q8 low.
c. Q8 output is equivalent to Q7 output on the Fairchild 9328.
d. Used in MK IV EDITOR (AVR-1)


PARALLEL OUTPUTS
Texas Instruments SN 5495/7495 Four Bit right shift-left shift register
NOTE: External connections required for shift left operation shown with dashed lines

8. The Texas Instruments SN 5495/7495 Four Bit Right Shift Left Shift Register is a very flexible unit.
a. Serial in, serial or parallel out
b. Date may be shifted in from two directions
c. Clocked parallel input
d. Data transfer occurs when the clock pulse shifts from a high to a low.
8.1 In RA-4000 operation the format of serial time code information recovered from magnetic tape depends on the direction of tape travel - the most significant bits may be deserialize and standardize the format.
8.2 The SN7495 may be operated in a shift right-shift left mode to accomplish this.
a. If a low is app1ied to pin 6 'MODE CONTROL', the number 1 gate are enabled. Clock pulses at pin 9 "CLOCK 1 RIGHT SHIFT" will move data appearing at pin 1 "SERIAL $I N$ " to be shifted to the right, A-B-C-D.
8.3 If it is connected as shown, with the output of each stage connected to the input of the previous stage, data can be entered serially in the opposite direction.
a. With a high on pin 6 'MODE CONTROL" the Number 2 gates are enabled.
b. Clock pulses are applied to pin 8 "CLOCK 2 LEFT SHIFT" and serial data to pin 5 "INPUT $\mathrm{D}^{\prime}$. The data is shifted on successive clock pulses from "D" to "C" to "B" to "A".
c. Outputs "A", "B", "C", and "D" provide parallel information
8.4 The register may also be connected for parallel input operation. Pins $2,3,4$, and 5 are parallel inputs where the information will be entered when pin 6 "MODE CONTROL" is high, and a clock pu1se occurs at.pin 8 "CLOCK 2 " input.
a. The data could then be shifted out serially by causing "MODE CONTROL" input to go low, and applying clock pulses to pin 9. Serial data would appear at pin 10, "OUTPUT D".
b. If the serial data out at Pin 1.0 (OUTPUT "D") were to be fed back to serial data input pin 1 (SERIAL IN) the register would be in ring type configuration such that the same data could be continuously shifted and read out in parallel and/or serial format.
c. In actual operation all of these modes and their distinct operations could be controlled by proper "time share" gating.

PULSE CIRCUITS

NOTE:
1.0.
1.1.
1.2.

Some of us tend to forget the basic electronic circuits we learned. This series by the AMPEX Training Department is intended primarily as a rapid review and summary. For this section, we suggest you review the section on Resistance/ Capacitance time constant concept in your favorite basic text.

A common requirement in pulse circuits of the narrowing of a wide pulse, or defining the leading and trailing edge of a pulse. Frequentiy, a large amount of pulse delay is required, without the use of LC type delay lines.

The most frequently seen circuit is some variation of the RC (Resistance/Capacitance) network.
A. Some common names for such circuits are "delay"; "boxcar"; "pulse former"; "differentiator".

The term "differentiator" is derived from the calculus
A. It defines the process of measuring the rate of change of a waveform.
B. By the proper choice of resistance and capacitance, the mathematical process can be electrically simulated.

(2)

E IN


AT TOP OF SINE WAVE, ZERO CHANGE AT CROSSOVER OF AXIS, MAXIMUM CHANGE

MORE PRACTICALLY, THE OUTPUT, IN THE PERFECT CASE, LEADS THE INPUT BY $90^{\circ}$
(3)

E IN

E OUT

(4)


MAXIMUM "+" to "-" RATE OF CHANGE

RATE OF CHANGE CONSTANT NEGATIVE

RATE OF CHANGE CONSTANT POSITIVE
1.3
1.4
C. Theoretically differentiation is mathematically perfect if the time constant, equal to $R \times C$, is infinitesimal. Of course under these conditions the output voltage is also infinitesimal. The real value of a practical RC network will determine the amount of phase shift of a sine wave, or the width of the output pulse when a square wave is applied.
D. It may be more familiar as the grid or base coupling circuit of a resistance coupled amplifier, but with the resistance and capacitance selected so as not to pass low frequencies. It is a high pass filter. "R" and "C" are selected on the basis of the lowest frequency that must be passed.

The circuit is sometimes used to deliberately introduce a specific amount of phase shift.


$$
\text { PHASE E OUT }=\text { TAN }^{-1}\left[\begin{array}{l}
\frac{1}{(R) 2 \pi F C}
\end{array}\right]
$$

[^0]
B. The output pulse width equals approximately 0.7 RC
C. AMPEX Training Department block diagrams have used the following symbol:

D. Case 2 represents delay.
1.6.

## PNP Circuit

A.

B. Symbols used.

C. On block diagrams, the period of the final pulse is included only when it is important in understanding the circuit.
1.7.

When the network is used with integrated circuits ("chips") all or part of the "R" in the RC equation may be internal to the chip, and must be taken into account, when computing the time constant to determine the pulse width. The multiplying factor may be included on the manufacturer's spec sheet.
2.0
2.1 .

THE MONO STABLE MULTIVIBRATOR
The flip-flop, or bi-stable multivibrator is basically two saturation type amplifiers with 100\% feedback. It normally assumes one of two states indefinitely until triggered into a reverse condition. It is duscussed in Section III.

2.2.
2.4.

If one of the feedback paths is changed to an RC differentiator network, the result is: a circuit designated:
A. ONE SHOT (O.S.)
B. Single Shot (SS)
C. Delay multivibrator, or delay multi
D. Monostable multivibrator, or simply "mono" Collector Driven One Shot

A. In the stable state Q3 is conducting, and the output 3 is close to ground.
B. Q1/Q2 are off, and their collectors are positive
C. A positive trigger on the base of $Q 1$ send its collector to ward ground
D. The negative shift is differentiated by RC, and the pulse turns off Q3.
E. The feedback from the collector of Q3 to the base of Q2 keeps it conducting for 0.7 RC.
F. Any input pulses during the active time of the one shot are ignored-the one shot in this case is nonretriggerable.
G. Output may be taken from either side
2.5.

If $R$ is made variable, then the period of the oneshot can be adjusted.
A. The "R" may include a transistor as the charging source, with some type of error signal controlling the current and therefore the period of the one shot
2.6.

The trigger may be brought in on the base of Q2.
2.7.

Retriggerable One-Shot

A. Input pulse turns on $Q 3$ and charges $C$, positive, and turning off Q2.
B. Cl starts charging through R1 until sufficiently negative to turn on Q2.
C. If the period ( $0.7 R C$ ) is longer than the period between input pulses, the one shot does not revert to its stable state.
D. A missing pulse will allow it to revert to a stable state.
E. It is sometimes called a pulse to dc converter.
3.0 .
3.1 .

Nand/Nor Integrated Circuit One Shots
The FC 914 NOR Gate may be used as a one-shot

A. If either input goes high, the output will swing low. If both inputs are low (near ground) the output will be high (near supply voltage)
3.2 . One-Shot

A. The period of the One-Shot, using the FC914 is 0.33RC.
B. This will vary depending on the integrated circuit used, and its internal resistance.
C. In general, it may be used in the same way as a one-shot using discrete components.
D. Diode-Transistor logic circuits may also be used in a similar way.
3.3.

The system subcarrier phase shifter in the Universal Colortec (Model 1012) and the Reference Subcarrier Processor \#1, Module 203 in the AVR-1 employ a different version of the differentiator. Delay lines are used instead of resistance and capacitance.
A. The logic units are Motorola MECL 1204L, where a high is between ground and -0.7 volts, and a low is on the order of minus 2 volts.

(REFERENCE DESIGNATION REFER TO AVR-1 PWA 203)
B. Input pulses are at $1 / 2$ television signal color subcarrier rate. The preceeding circuit discussed later varies the timing of the positive transitions of the input pulse.
C. DL2 and DL3 appear as shorted delay lines due to the $1.0 u f d$ capacitor and the input frequency of 1.79 or 2.2 MHZ.
C. Because of the bias at the end of the delay line Al-6 and Al-8 see only the positive going reflections.

D. Initial (Stable) State

E IN


- Ein low
- A2 pin 10 also low
- Pin A2-9 high, keeping A2-8 low, and maintaining the stable state.
E. Unstable (triggered state)

- Pin 11 goes high for 30 nano seconds
- Pin 8 goes high, but it is 100 nanoseconds later before A2-3 goes high
- The low out of A2-9 keeps A2-5 high, keeping A2-9 low.
- 100 nano seconds later A2-3 goes high, A2-5 goes low, and the one shot reverts to its stable state.
4.0 .
4.1.

Integrated Circuit One-Shot
The Fairchild 9601 Retriggerable Monostable Multivibrator is a single "chip" that performs the oneshot function.
A. An external resistor and capacitor determine the period.
B. Inputs are d.c. coupled so that triggering is independent of input transition time.

$T=0.32 R C\left[1+\frac{0.7}{R}\right]$
$R \quad{ }^{\text {in }}$
R in K
$C$ in pf
$T$ in NS
C. For trouble shooting purposes, $T=0.32 \mathrm{RC}$ is adequate.
4.2.

When electrolytic capacitors are used, Fairchild recommends a diode or transistor across the capacitor to prevent reverse voltage across it.

4.4.

General considerations for the FC9601
A. If 3 and 4 are not used they are tied to +5 V
B. If NOR inputs 1 and 2 are not used they are tied to ground.
C. If the period is longer than the input trigger period, the one-shot will continuously retrigger and the output will be a dc level. NOTE: Retriggering will not occur if the retrigger pulse comes within 0.32 CX RX (.7RC) after the initial trigger.

Non-retriggerable connections.

A. This circuit is used in the Video Tape Recorder to identify the horizontal component of composite sync. It eliminates the half line information during the $7 \frac{1}{2}(625)$ or 9 line (525) vertical interval.
4.5.

Voltage Controlled Oscillator
A. Basic circuit-the output of the one-shot is delayed by a period equal to the nominal period of the desired frequency, then retriggers the one-shot.

B. Typical Logic Circuit.

46.

Circuit operation of voltage controlled oscillator.
A. A 5 usec pulse from the one shot turns on transistor. switch Q1, discharging C1 to ground.
B. At the end of the pulse, the capacitor starts charging at a linear rate, the ramp rate determined by the constant current source.
-the constant current source may be adjustable (R1) -it would probably be adjusted so that the error voltage (TP1) equalled zero volts under some special control condition.
C. The positive going ramp (in the AVR-1 it is usually +5 V ) is the minus input to voltage comparator $A 1$.
D. The positive input to the comparator is determined by voltage divider R2, R3, and R4.
-when the error voltage is zero, then the divider is R2, and R3.
-this determines the nominal operating frequency
E. When the ramp voltage exceeds the reference voltage, the output of Al swings negative, triggering one-shot A2.
F. The action repeats.
5.0 .
5.1.

A less frequently encountered circuit is the "Integrator"-essentially the complement of the differentiator. Again the term is derived from the claculus.

The process is simulated electrically by a resistance capacitance network.

A. Again, the integration approaches mathematical perfection if $R$ and $C$ are infinite in value. $0 f$ course E out becomes infinitesimal.
5.2.

It can also be considered a low pass filter-and the circuit is probably most familar as an RC Power Supply Filter.


E IN
E OUT
5.3.

In the case of sine wave, a phase shift results.


The ramp generator is another example

5.5 .

The AVR-1 uses a variation of the integrator circuit to perform the differentiator pulse former function.
A. Review of differentiator pulse former


## B. AVR-1 Pulse Former


C. Circuit Operation
-Every negative transition of the input signal produces a pulse at the output.

- Pulse width approximately 1 micro second for every 1040pf of Cl in most applications
-As long as input to A2 is positive, its output transistor is conducting, keeping Cl at ground -When the input to A2 swings negative, the output transistor turns off, and Cl starts charging towards +5 V through 6000 ohms, until positive enough to turn on the input transistor of $A 3$, causing A3 output to go low, to ground.
5.6.

A variation of this circuit uses the "WIRED AND" gate

A. The output of "WIRED AND" gate low when either A1 or A2 output low (ground)
B. The circuit produces a positive pulse out for every negative transition of the input signal.
5.7.

The pulse former circuit may be utilized as a frequency doubler.


(3)

5.8.

One method of pulse width discrimination uses the ramp generator.

A. During the time that the compostie sync signal is positive, switch Q1 operates and keeps C1 at ground.
B. When a sync pulse swings negative, Q1 turns off and allows Cl to charge positive.
C. During $H$ sync time, it is allowed to charge for about 4.5 usec; during the 5 or 6 equalizing pulses, about 2.5 usec.
D. During the serrated vertical pulse, Cl has about 27 usec to charge towards +5 Volts. -Only during the vertical interval can Cl charge positive enough to exceed the +2.5 V bias on the minus input to voltage comparator Al, and allow its output to swing positive.
5.9.
A. The RC time constant is 100 usec.
B. During horizontal sync pulses (about 4.6 usec) and equalizing pulses (about 2.5 usec ) the capacitor gets very little charge and during the following line or half line is completely charged
C. During the serrated vertical sync pulse it has has about 27 usec to charge positive, but only 5 micro seconds to discharge, so that it produces a pulse representing the vertical pulse.
D. Or, the circuit has acted as a low pass filter, leaving only the fifty or sixty cycle component of the synchronizing signal.
5.10 .
6.0.
6.1 .

The integrator is in another way to recognize the vertical sync interval.


In one case in the $A V R-1$ this circuit is used as a frequency discriminator, producing a D.C. voltage out which is proportional to the period of the input constant width pulses.

Phase shifter
The editor tach phase shifter or PWA 141 of the AVR-1 operates at $240 / 250 \mathrm{HZ}$
6.1.

A. Two pulse formers and NOR GATE A34-11 produce a series of narrow pulses at twice tach frequency ( $480 / 500 \mathrm{~Hz}$ ) which, through, Q4 discharge C43 to -5 volts.
B. At the end of the pulse C43 starts charging through Q3 towards +6 volts. 1. Requires about 1 millisecond, or $90^{\circ}$ of tach. and is the "+" input to A30-6.
C. The negative input to $A 30-6$ is a voltage from the EDIT TACH PHASE potentiometer on the EDITOR Control Panel. At the input to $A-30$, it varies continuously from +4.2 V to -4.2 Vdc .
D. At the center of the range it is zero volts.
E. As long as the "+" input to A30-6 is more negative than the "-" input, the output is negative. 1. The output of A30 swings positive when the "+" input (ramp) voltage is more positive than the "-" input (variable dc voltage).
E. Q2 inverts the signal and the variable (now negative going because of the inversion) transition clocks J-K Flip-Flop Al4-8, connected as a divide-by-two
G. A pulse from A34-6 to the "SD" input of A14-8 assures that output phase is correct.

1. A negative level on the "SD" input overrides and other inputs and puts A14-8 (Q output) High.

## 6.2 . <br> Circuit:


6.3. A somewhat different version is used in the reference subcarrier phase shifter in the Universal Colortec and the AVR-1 Module 203.


SIMPLIFIED CIRCUIT
A. The input signal is subcarrier ( $3.58 / 4.43 \mathrm{MHZ}$ ) which has been squared up in a limiter.
B. A3 is an AC coupled JK Flip-Flop. A positive transition on $J$ causes $Q$ to go high.



DIFFERENTIAL \& OPERATIONAL AMPLIFIERS

A. Produces output proportional to input signals

1. Signals of equal amplitudes and same polarities applied to input would cancel at outputs.
a. Example - Output taken at Output $A$ with equal inputs at Input $A$ \& $B$
b. Input $A$ is inverted to - A at 01 collector
c. Input $B$ sees Q2 as emitter follower with no inversion and Q1 as common base amplifier with no inversion
d. Signal at Q1 collector equals - $A+B$, signal at Q2 collector equals A - B
2. Differential Amplifier used as phase splitter - driven single ended produces outputs of opposite polarity and amplified
a. Example: Signal at Input $A$ is amplified and inverted by Q1 to produce - A, Q2 base tied to fixed bias.
b. Signal also sees Q1 as Emitter follower and is coupled to Q2 emitter where it is amplified by Q2 operating in common base configuration to produce amplified $A$ at $A 2$ collector.
3. Differential Amplifier used in input circuits to reduce hum caused by different ground potentials between two chassis.
(Common Mode Rejection)
a. Input A driven single ended from center conductor of unbalanced line. Output taken from Q2 collector. Input $B$ connected to shield of unbalanced line.
b. Common Mode Signal (hum) would cancel at Q2 collector. (A - B)
c. Main line signal at Input $A$ would be amplified and appear at Q2 collector free from hum.

R1
II. Operational Amplifiers
A. Generally high gain direct coupled amplifier

1. Circuit action generally controlled by external components
2. Works similar to differential amplifier
3. Generally balanced input and single-ended output
4. Features high input impedance and low output impedance
B. Performs various analog functions
5. Inverting and non-inverting amplifiers
a. Cen loop a in verve high and closed loop gain controlled by feedback resistors
6. Current drivers
7. Integration and differentiation
8. Summing
9. Reference amplifiers-power supplies
10. Active filters
11. Oscillators, modulators and synchronous detectors
C. Typical Fairchild 741

12. Has two inputs labeled + and -. + is the non-inverting input. - is the inverting input. It amplifies the ifference between the voltages applied to its two input terminals
13. Various circuit functions that can be performed by perational amplifiers
a. Source follower amplifier (circuit action similar to transistor emitter follower).


Bout $=\operatorname{Ein}(1-1 / A 0)$ Mo nearly
Gout $=\operatorname{Ein}(1-1 / A 0)$ Aol nearly $\begin{aligned} & \text { unity }\end{aligned}$

1. Gain unity
2. Input impedance very high (50 megohms)
3. Non-inverting
b. Non-inverting amplifier

c. Inverting Amplifier

4. Gain $=R 2 / R 1$
d. Integrating Amplifier (sawtooth generator)

e. Differential Amplifier


$$
\text { Eout }=R C \frac{d e i n}{d t}
$$

f. Summing Amplifier

g. Common application of 741 as a reference amplifier in power supply.


1. Voltage from sense lead applied to reference amplifier.
2. Reference amplifier amplifies difference between its input terminals and controls a series regulator.
3. Two input terminals should be within a few millivolts of each other.
4. Amplifier operating open loop-voltage gain very high.
5. Small difference at input will result in large Change in output.
6. Voltage more than 15 millivolts between 2 and 3 indicates fault condition.
7. Pin 2 more positive than 3 -output towards negative side.
8. Pin 2 more negative than 3 -output towards positive side.
9. Note that a short or partial short on the output will restrict the output swing. The amplifier may have a large voltage difference at the input but will be good if output is trying to swing toward correct supply.
h. Band Pass Filter.
10. The 741 has internally controlled roll-off so that the voltage gain rolls off at 6db/octave.
11. Frequency response can be controlled further by RC combinations in the feedback networks.
a. Example--Roll-off in control track reproduce amplifiers.
b. Example-10HZ Band Pass Filter in auto-tracking.


10 HZ B.P.F.
i. Special operational amplifiers serve functions as balanced modulators-demodulators.

1. Example-Encoding and decoding in color television which uses amplitude modulation suppressed carrier.
III. Digital applications of OP Amps
A. Schmitt Trigger - transistor model
2. Multivibrator that is used in squaring applications. a. Converts waves with slow rise and del ay times to waves having steep edges. (Sine waves to square waves).
b. Used to regenerate pulses at input of machines
3. Basic Circuit

a. Q1, Q2 alternate their conduction states in response to the input sine wave.
b. Q1, Q2 have two states: they can be in full-on, or

1 full-off.
c. Static state Q1 biased off, Q2 biased on.

1. Q2 biased on via R1, R3. Q2 collector ground.
2. Current flow through RE helps reverse bias Q1 emitter (maintain at a positive potential).
3. Positive going sine wave at input ultimately goes positive enough to overcome positive bias on Q1 emitter.
4. Q1 collector voltage drops - coupled over to Q2 base via C1, R3 to turn off Q2, its collector voltage rises.
5. A very rapid switching action ensues with Q1 turning full-on and Q2 turning full-off
6. Circuit stays in this condition until input sine wave falls to a value more negative than the value associated with the first switching action.
7. When the input voltage reaches this triggering voltage the Schmitt Trigger will reverse states.
8. Difference between the two triggering voltages is called the voltage hysteresis.
9. Schmitt Trigger has two possible states on the output, a high or a low.
B. Differential Voltage Comparator
10. High gain differential input, single-ended output amplifier.
11. Compare signal voltage on one input with reference voltage on other input.
12. Produce digital one or zero when one input is higher than the other.
13. Uses
a. Schmitt triaaer
b. Pulse height discriminator
c. Voltage comparator in $A / D$ converter
d. Zero crossing detector
e. Threshold detector
14. Basic level detector circuit (Fairchild 710)

E IN $\frac{3}{2}$ - 7 E OUT
VREF


TRANSFER FUNCTION
a. When Ein exceeds Vref the output switches positive or negative depending how the inputs are connected.
b. Transfer function illustrates this. 1. Ein more positive than Vref, E out goes to a low level.
c. Auto-wipe circuit in VS-600 - example of voltage comparator in $A / D$ converter.


VREF



1. Vref is a Vertical rate sawtooth waveform. Ein is a horizontal rate sawtooth.
2. E out a switching waveform that selects picture A or B.
3. As Vref moves from left to right we take more of a Picture A than B.
C. Dual Differential Voltage Comparator
4. Basic Circuit Fairchild 711

5. Individual comparators the same as Fairchild 710
6. Outputs are ORed together internally inside the chip
7. If output from either comparator goes high - output of chip will be high.
8. Strobe inputs provide a method of disabling individual channels.
a. Strobe terminal grounded output of that side will stay low.

## SECTION II, APPENDIX A

I. This appendix is a summary of MIL STD 806 , which establishes graphic symbols for use in logic diagrams for systems of two state devices.
A. The standard also references the following documents:

1. MIL-STD-12
Abbreviations for use on drawings.
2. USAS-Y32. 2
Graphical symbols for Electrical and Electronic diagrams.
3. USAS-Y32.16 Electrical and Electronic reference designation.
II. Section 3 covers presentation techniques.
A. Symbol orientation weight of line or symbol size do not affect the meaning of the symbol (3.1,3.2, 3.3).
4. Relative sizes of symbols are covered in section 7 of the standard.
B. The identification code specified is in general not used on AMPEX drawings (3.4).
C. Logic diagrams indicate direction of signal flow by symbol or ientation. Arrows indicating signal flow are desirable . Signals leaving the logic diagram shall be terminated with a signal arrow.
5. The standard specifically forbids arrows immediately adjacent to any graphic symbol input or output.
6. Stylized waveforms, duration of delays, input and output pin numbers, and polarity notations should be used.
III. Section 4 covers definitions.
A. A LOGIC SYMBOL is the graphic representation of the aggregate of all the parts implementing a logic function. (para. 4.1)
B. A LOGIC FUNCTION is a combinational, storage, delay, or sequential function expressing a relationship between variable signal inputs to a system or device and the resultant output(s). (para. 4.2)
C. A BASIC LOGIC DIAGRAM depicts logic functions with no reference to physical inplementation. It should depict all logic relationships as simply as possible. (para. 4.3)
D. A DETAILED LOGIC DIAGRAM depicts all logic and non-logic functions, Spocket locations, pin numbers, test points, and other physical elements necessary to describe the logic. It is used primarily to facilitate the rapid diagnosis and localization of malfunctions. (para. 4.4)
E. A TABLE OF COMBINATIONS describes the active input/output conditions of the basic logic functions. (para. 4.5)
7. HIGH (H) more positive and LOW (L) relatively less positive.
IV. Section 5 designated LOGIC SYMBOLS. The following summary includes details from Section 6, PRACTICE; Section 7 , MECHANICAL AID; APPENDIX B, ASSIGNMENT OF LOGIC LEVELS TO BINARY LOGIC ELEMENTS.
A. Logic devices are basically two state devices with inputs and outputs High or Low, regardless of actual voltages involved.
8. In one device, 45 V on the input causes the output to go to ground, whereas ground on the input causes the output to swing to -2 volts.
a. Or, with a HIGH ( +5 V ) in, the output is high (Ground).
b. With a LOW (Ground) in, the output is LOW ( -2 V ).
9. The ACTIVE STATE (input or output) is indicated by the presence or absence of a small circle, which is never drawn by itself on a diagram (para. 5.3). It does not necessarily refer to a logic " 1 " or logic " 0 ", or electrical reference states (app B, 20.1).
a. Active inputs or outputs of a function may be logical 1 in either the more positive state -HIGH (H) or the less positive LOW (L) state; or a logical zero either High or Low.
b. A small circle at the inputs(s) indicates that a relatively LOW input signal activates the signal. The absence of the circle indicates that a relatively HIGH input activates the device.
c. A circle on the output side indicates the active state output is LOW; its absence indicates the active output is HIGH.
d. The presence of an indicated active output does not necessarily provide a useful input to other elements. It may prevent the operation of some and enable others.
B. The AND function is an element whose output is active when all its inputs are active. Any "non-active" input will produce a non-active output. (App. A, 20.1)
10. The symbol below represents the AND function.

11. Use in logic diagrams
A
B

ACTIVE OUTPUT HIGH

| IN |  |  |
| :---: | :---: | :---: |
| A | OU T |  |
| L | L | F |
| L | L | L |
| H | L | L |
| H | H | H |

Output high if and only if all the inputs are high (para. 5.1.)

ACTIVE OUTPUT LOW

| IN |  | OUT |
| :---: | :---: | :---: |
| C | D | K |
| L | L | H |
| L | H | H |
| H | L | H |
| H | H | L |

Output low if and only if all inputs high (para. 5.4) usually called NAND GATE,(although STD does not use this terminology).
3. Multiple inputs to a single AND function (para. 6.1).

4. Where a circuit is used to add inputs to another AND circuit, and the connection to this second circuit to the first is made at other than a normal input or output of the first circuit the connection will be as shown below (para. 6.4) and will be labled E to indicate an extension.

1. The E is omitted on AMPEX drawings.


## AMPEX TRAININGEN

3. Multiple inputs to a single OR function (para. 6.1)

4. Dot OR

D. The symbol shown below represents the EXCLUSIVE OR function (para. 5.6)

5. The output is high $(\mathrm{H})$ if and only if any one input is high and all other inputs are low.

6. The letter $R$, when shown adjacent to a symbol, indicates that the output resistor is adjacent to or in the vicinity of the hardwares physical location described by the internal tagging of that symbol (para. 6.4). It is not used on AMPEX drawings.
7. When the AND function is performed by two functions if their outputs are connected, the branched connection be enveloped by a smaller sized AND symbol (para. 6.3).

C. The OR function is considered an element whose output is "active" when anyone or more inputs is "active". All OR inputs "non-active" will produce a "non-active" output (app. B, para 20.1).
8. The symbol below represents the INCLUSIVE OR function (para. 5.2, 7.1).

INPUT SDE


1

2. Use in logic diagrams

| INPUT | OUTPUT |  |
| :---: | :---: | :---: |
| $A$ | $B$ | $F$ |
| $L$ | $L$ | $L$ |
| $L$ | $H$ | $H$ |
| $H$ | $L$ | $H$ |
| $H$ | $H$ | $H$ |

Output high (H) if and only if one or more of the inputs are high (H) (para. 5.2.1)

| INPUT | OUTPU T |  |
| :---: | :---: | :---: | :---: |
| $A$ | $B$ | $F$ |
| $L$ | $L$ | $H$ |
| $L$ | $H$ | $L$ |
| $H$ | $L$ | $L$ |
| $H$ | $H$ | $L$ |

The output is low (L) if and only if any one or more inputs are high (H) (para. 5.5). Usually called NOR gate, although MIL STD 806 does not use this terminology.

## AMPEX TRAINING

2. Appendix A figure 11 shows another representation.

E. Appendix B covers assignment of logic levels to binary logic elements. Paragraph 20.3 and 20.4 indicates that logic value "one" is assigned to presence signals for devices that are in their electrically active high or low input/output prescribed active states. Two examples are given.
3. Consider a device whose active output ( F ) is a function of two input signals (A, B) which follows the activity tables shown.

a. If the +2 V is considered the activating level and is assigned logic value 1 and the -3 V is considered the inactive level with logic value 0 , an AND function is indicated.

AND Function
$B \longrightarrow F$
Activity States
b. If the -3 V level is considered ACTIVE, and assigned logic level 1, an OR function results; the active level indicators (small circles) must be used.


OR Function


Activity States

| A | B | F |
| :--- | :--- | :--- |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

2. Consider a different device which follows the Electrical Truth table as follows (para 20.3a).


ELECTRICAL TRUTH TABLES

| INPUTS |  | OUTPUTS | INPUTS |  | OUTPUTS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A | B | F | A | B | F |
| -3 V | -3 V | +2 V | L | L | H |
| -3 V | +2 V | -3 V | L | H | L |
| +2 V | -3 V | -3 V | H | L | L |
| +2 V | +2 V | -3 V | H | $\underline{\mathrm{H}}$ | $\mathbf{I}$ |

-if any input is high the output will be low.
a. If input ( $\mathrm{A}, \mathrm{B}$ ) -3 V levels are considered activating inputs, and therefore assigned the logic value " 1 " and the +2 V output level ( F ) considered the activated output (logic value " $11^{\prime \prime}$ ), the AND function results. The symbol combines the AND function symbol with input level indicators (electrically less positive than F).

AND TRUTH TABLE

-The device performs the AND function and an inverting function.
b. If input ( $\mathrm{A}, \mathrm{B}$ ) +2 V levels are considering activating inputs (logic value 1 ), and the -3 V output level ( F ) considered the activated output (logic value 1), the OR function is performed. The symbol combines the OR symbol with an output level indicator (electrically less positive than A,B).

-The device performs the OR logic function plus inversion.

## AMPEX TRAININGENT

F. Paragraph 20.5 further defines the notation system. A given signal must be considered and when necessary notated in terms of three independently variable parameters for every point in the logic network.

1. Logical state presence (" 1 ") or absence (" 0 ").
2. Electrical state, high or low.
3. Activity state, signal line condition, noted by graphic representation (presence or absence of small circles) or English notations (line name high or low).
a. Current AMPEX practice uses a waveform symbology rather than the terms HIGH (H) or LOW (L) which indicate active level for "English" notation, or the designation $(+)$ or (-)

4. The paragraph demonstrates that the non-active (zero state) may be used to activate advice.
a. Given the following Table:

| Activity | Device | States |
| :---: | :---: | :---: |
| State | +2 V | -3 V |
| B (H) | 1 | 0 |
| P (H) | 1 | 0 |
| T (L) | 0 | 1 |
| X (L) | 0 | 1 |
| Y (H) | 1 | 0 |


b. Line signal $P$ is active or inactive in terms of previous definitions depending on what point in a logical network is being considered.

## AMPEX TRAINING

G. Paragraph 5.8 defines a FLIP-FLOP as a device which stores a single bit of information with three possible inputs, set (S), clear (reset) (C), and toggle (trigger) ( T ) and two possible outputs, 1 and 0 .

1. The two outputs are normally of opposite polarity. A" 1 " is stored in the flip-flop when the " 1 " output level is active and the " 0 " output level is inactive. A " 0 " is stored when the condition is reversed.
2. The Flip-Flop assumes the " 1 " state when an active signal appears at the " S " input regardless of the original state, and the " 0 " state when an active signal appears at the "C" input. It reverses its state when an active signal appears at the "T" input. "S" input shall be in proximity of the " 1 " output.

a. It should be noted that the state of the art has produced a much wider var iation in flip-flop nomenclature than is specified in MIL STD 806.
3. Multiple flip-flop inputs may be physically integral with the FF function or physically separated.

4. Appendix A, Figures 12 and 13 illustrate equaivalent diagrams.

H. The binary register is a group of flip-flops used in parallel to store a number of characters (bits) (para. 5.9).

I. The Shift Register symbol represents a binary register with provision for displacing or shifting the content of the register one stage at a time by means of the "shift" input. Ratio of symbol is $2.5: 1$ or greater (para 5.10 ).


Parallel Output


Parallel Output

1. Current practice is to use " $Q$ " for " 1 " and " $\bar{Q}$ " for " 0 " counter and shift registers. The MIL STD does not mention these designators.
J. The Single Shot (SS) (sometimes called One Shot-OS-or mono-stable multivibrator), when actuated, reverses state for the active time of the device. Unactuated state may be zero or one. Aspect ratio 1:1.

2. Current practice puts a bubble on the output which is low when the devise is active.
K. The Schmitt Trigger (ST) is actuated when the input signal crosses a certain threshold. Output characteristics are determined by the circuit characteristics, not the input signal. Unactuated state may be "zero" or "one" when actuated it reverses state as long as the input exceeds the threshold value. Ampex ratio is 1:1. (para 5.12)

3. The Operational amplifier voltage comparator is now frequently used, and not usually drawn as a ST. This is not covered by MIL STD 806.


$$
+0.2 \mathrm{~V}
$$

L. The amplifier symbol represents a linear or non-linear current or voltage amplifier, with one or more stages which may or may not produce gain or inversion. It includes level changers, inverters, pulse amplifiers, emitter followers, cathode followers, relay pullers, lamp drivers, etc. (para 5.14)





1. MIL STD 806 does not cover the operational amplifier, which may or may not invert, depending on which of two inputs is used.

M. The Time delay symbol


Input
Side

N. A general logic symbol is used for functions not otherwise specified in MIL STD 806. Aspect ratio is 2:1 or greater . (para 5.13)

O. Paragraph 6.6 covers stylized waveforms.
P. Appendix C, 30 or 7 shows the symbols for magnetic heads. (from MIL STD-15-1, item 61)

Q. Not presently referenced by the MIL STD 806 is USAS Y32.14, graphical symbols for logic stds.


[^0]:    It is more frequently encountered in circuits requiring sharply defined pulses.

