

0.6 Micron CMOS Standard Cell Data Book



Copyright © 1996 American Microsystems, Inc. (AMI). All rights reserved. Trademarks registered.®

Information furnished by AMI in this publication is believed to be accurate. Devices sold by AMI are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. AMI makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. AMI makes no warranty of merchantability or fitness for any purposes. AMI reserves the right to discontinue production and change specifications and prices at any time and without notice.

AMI's products are intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements or high reliability applications such as military, medical life-support or life-sustaining equipment, are specifically **not** recommended without additional processing by AMI for such application.

Printed in U.S.A.



ix
1-1
2-1
3-1
4-1
5-1
6-1
7-1

.....

Selection Guide

Section 1

Library Characteristics

Section 2

Core Logic Section 3



Pad Logic Section 4

Megacells

Megacells **Section 5**


Memories

Memories Section 6

Sales Information ormation **Section 7**

۷

vi



viii

۰i



General Introduction

AMI6S 0.6 micron CMOS Standard Cells

American Microsystems, Inc. - Making ASICs Easier for More Than a Quarter Century

merican Microsystems, Inc. (AMI) pioneered the levelopment of the world's first custom MOS ICs in 1966. Vith more experience than any other ASIC vendor, you an be assured that when you bring your ASIC levelopment project to AMI, you are working with a lependable team that has the depth of experience to rovide you with an optimum solution, on time and on udget.

he vision shared by all employees at AMI is expressed in –ur mission statement:

Ve will satisfy your customers by producing products that neet or surpass their quality, reliability, cost and delivery eeds.

MI is a corporation whose headquarters and ASIC esign and manufacturing operations are located in a 92,000 square foot facility in Pocatello, Idaho; the tandard Products division is also headquartered in ocatello. AMI has a software R&D facility in Twain Harte, alifornia, and owns a subsidiary, AMI (Phillippines), Inc., cated in a 64,000 square foot facility in Manila, hilippines, for electrical testing of AMI's products.

Markets

- Communications
- EDP
- Consumer
- Military
- Industrial
- Automotive
- Medical

Sales and Distribution

- Eight full-service sales and technical support offices located in key markets throughout North America.
- Eight additional satellite offices in secondary markets.
- Six technical service centers located in San Jose, Los Angeles, Boston, Portland, Dresden, and Tokyo, which offer customers a full range of digital ASIC design resources and services.
- 44 sales representative offices throughout North America, with more than 110 outside salespeople.
- AMI's standard product offerings are available through 74 distributor's offices in the United States and Canada.
- In Europe, AMI is represented by distributors or sales representatives in the United Kingdom, Germany, France, Italy, Spain, Netherlands, Belgium, Israel, Sweden, and Denmark. AMI maintains a technical service center in Dresden, Germany.
- In addition to a sales office in Tokyo, Japan, AMI is represented by distributor/sales representatives in that country and in Singapore, Taiwan, Australia, Hong Kong, and India.

General Introduction



AMI6S 0.6 micron CMOS Standard Cells

Products

ASICs

 Mixed-signal, standard cell, and gate array ASICs. AMI's ASIC products are supported with a library of more than 500 digital cells and megacells, designed in the company's 0.6 and 0.8 micron CMOS process technologies and compatible with all popular industry-standard CAE environments.

Mask Programmable ROMs (read-only memories)

 AMI's ROMs offer capabilities from 16 megabits to 16 kilobits, response times as fast as 90 nanoseconds, and require only a 3 to 5 volt power supply. Design flexibility is afforded by multiple user-definable control pins and a variety of packaging options.

ASIC Design Software

ACCESS Design Tools[™] software-for optimizing ASIC design at customer sites. AMI's ACCESS product line includes Design Analyzer[™] and Pattern Analyzer[™] softare, as well as the company's NETRANS[™] FPGA-to-ASIC conversion software for use at customer sites, and NETRANSplus[™] for fast system prototyping with FPGAs.

Multichip Solutions

 Manufacturing and testing multichip solutions with one or more IC's, combined with other electrical components, in various combinations of substrates, interconnects, and package form factors.

Services

PLD/ASIC Conversions

- NETRANS/PALTRANSTM—the first fully automated PLD to-ASIC conversion service offered by an ASIC vendor.
- NETRANSplus[™]—the first fully automated ASIC-to FPGA conversion service offered by an ASIC vendor to provide quick-turn prototyping.

ASIC Test

- NETSCAN™—AMI's automated ASIC test-patteri generator software for increasing fault coverage.
- NETTAG™—AMI's automated JTAG insertion tool fo boundary scan testing.

ASIC Design

• Design Analyzer, Gate Gobbler™, Five-Corner Logi Simulator™, and Accolade™ cell-compiler software—fc optimizing customers' ASIC design and swiftly tailoring logic functions to customers' specific requirements.


Foundry/Marketing

- Advanced CMOs technology- brings low powe consumption, high noise immunity, and high circu densities to digital and analog/digital ASICs
- Feature sizes as small as 0.6 micron (drawn), and a large as 5 micron (drawn).
- Process modularity -enables automated fabricatio steps to be variously combined in ways tailored to mee the specific manufacturing requirements of analoc digitial, and mixed-signal devices.
- "Flexible factory" -provides a diversity of fabricatio processes and schedule options to meet custome requirements.
- · Long term support of mature processor.

Corporate Headquarters

American Microsystems, Inc. 2300 Buckskin Road Pocatello, Idaho 83201 Phone: (208) 233-4690 Fax: (208) 234-6796

ACCESS Design Tools, Accolade, ASIS, Design Analyzer, Pattern Analyzer, Five-Corner Logic Simulator, Gate Gobbler, Mixed-Signal Design Solutic (MSDS), NETRANS, NETRANSplus, NETSCAN, NETTAG, and PALTRANS are trademarks of American Microsystems, Inc. PEEL is a trademark of International CMOS Technology, Inc. and/or its successors or assigns.



ij



Selection Guide



Simple Gates		
Name	Description	Page
AA21	2-input AND gate	. 3-Right
AA22	2-input AND gate	3-2
AA31	3-input AND gate	3-3
AA32	3-input AND gate	3-4
AA41	4-input AND gate	3-5
AA42	4-input AND gate	3-6
EN21	2-input exclusive NOR gate	3-96
EO21	2-input exclusive OR gate	3-98
EO31	3-input exclusive OR gate	3-100
NA21	2-input NAND gate	3-142
NA22	2-input NAND gate	3-143
NA31	3-input NAND gate	3-144
NA32	3-input NAND gate	3-145
NA41	4-input NAND gate	3-146
NA42	4-input NAND gate	3-147
NA51	5-input NAND gate	3-148
NA52	5-input NAND gate	3-149
NA61	6-input NAND gate	3-150
NA81	8-input NAND gate	3-151
NO21	2-input NOR gate	3-152
NO22	2-input NOR gate	3-153
NO31	3-input NOR gate	3-154
NO32	3-input NOR gate	3-155
NO41	4-input NOR gate	3-156
NO42	4-input NOR gate	3-157
NO51	5-input NOR gate	3-158
NO52	5-input NOR gate	3-159
OR21	2-input OR gate	3-174
OR22	2-input OR gate	3-175
OR31	3-input OR gate	3-176
OR32	3-input OR gate	
OR41	4-input OR gate	3-178
OR42	4-input OR gate	3-179



Complex	Gates
---------	-------

Name	Description	Page
AN11	Two 2-input ANDs into 2-input NOR	3-7
AN21	2-input AND into 2-input NOR	3-8
AN31	2-input AND into 3-input NOR	3-9
AN41	3-input AND into 2-input NOR	3-10
AN51	2-input AND and 3-input AND into 2-input NOR	3-11
AN61	Two 3-input ANDs into 2-input NOR	3-12
AN71	3-input AND into 3-input NOR	3-13
AN81	Two 2-input ANDs into 3-input NOR	3-14
AN91	2-input AND and 3-input AND into 3-input NOR	3-15
ANA1	Two 3-input ANDs into 3-input NOR	3-16
ANB1	Three 2-input ANDs into 3-input NOR	3-17
ANC1	Two 2-input ANDs and 3-input AND into 3-input NOR	3-18
AND1	2-input AND and two 3-input ANDs into 3-input NOR	3-19
ANE1	Three 3-input ANDs into 3-input NOR	3-20
AU11	One-Bit full adder	3-21
ON11	Two 2-input ORs into 2-input NAND	3-160
ON21	2-input OR into 2-input NAND	3-161
ON31	2-input OR into 3-input NAND	3-162
ON41	3-input OR into 2-input NAND	3-163
ON51	2-input OR and 3-input OR into 2-input NAND	3-164
ON61	Two 3-input ORs into 2-input NAND	3-165
ON71	3-input OR into 3-input NAND	3-166
ON81	Two 2-input ORs into 3-input NAND	3-167
ON91	2-input OR and 3-input OR into 3-input NAND	3-168
ONA1	Two 3-input ORs into 3-input NAND	3-169
ONB1	Three 2-input ORs into 3-input NAND	3-170
ONC1	Two 2-input ORs and 3-input OR into 3-input NAND	3-171
OND1	2-input OR and two 3-input ORs into 3-input NAND	3-172
ONE1	Three 3-input ORs into 3-input NAND	3-173



AMI6S 0.6 micron CMOS Standard Cells

Inverting Drivers

Name	Description	Page
INV1	Inverter	3-106
INV2	Inverter	3-107
INV3	Inverter	3-108
INV4	Inverter	3-109
INV5	Inverter	3-110
INV6	Inverter	3-111

Internal 3-State Drivers

ITA1	Internal non-inverting tri-state bu	Iffer3-112
ITA2	Internal non-inverting tri-state bu	Iffer3-113
ITB1	Internal inverting tri-state buffer	3-114
ITB2	Internal inverting tri-state buffer	3-115
ITD1	Internal inverting tri-state buffer	
ITD2	Internal inverting tri-state buffer	3-117
ITE1	Internal inverting tri-state buffer	3-118
ITE2	Internal inverting tri-state buffer	3-119

Clock Drivers

IID1	Non-inverting clock driver	3-102
IID2	Non-inverting clock driver	3-103
IID4	Non-inverting clock driver	3-104
IID6	Non-inverting clock driver	3-105
IBF1X3	Non-inverting, CMOS input clock-driver pad	4-82
IBF7X3	Non-inverting, TTL input clock -driver pad	4-83
IIF1X5	Non-inverting, CMOS clock-driver, second ring	4-84

Muxes and Decoders

DC24	2:4 Line decoder	3-29
DC38	3:8 Line decoder	3-30
MX21	2:1 Digital multiplexer	3-134
MX212	2:1 Digital multiplexer	3-135
MX41	4:1 Digital multiplexer	3-136
MX81	8:1 Digital multiplexer	3-138
MXI21	Inverting 2:1 Digital multiplexer	3-140
MXI212	Inverting 2:1 Digital multiplexer	3-141



AMI6S 0.6 micron CMOS Standard Cells

Sequential Logic

Name	Description	Page
DF001	D-type F/F without set and reset. Output is Q	3-32
DF011	D-type F/F with active low reset. Output is Q	3-34
DF021	D-type F/F with active low set. Output is Q	3-36
DF031	D-type F/F with active low set and reset. Output is Q	3-38
DF041	D-type F/F without set and reset. Output is QN	3-40
DF051	D-type F/F with active low reset. Output is QN	3-42
DF061	D-type F/F with active low set. Output is QN	3-44
DF071	D-type F/F with active low set and reset. Output is QN	3-46
DF101	D-type buffered F/F with active low set. Output is Q and QN	3-48
DF111	D-type buffered F/F with active low reset. Output is Q and QN	3-50
DF121	D-type buffered F/F with active low set and reset. Output is Q and QN	3-52
DF1F1	D-type buffered F/F without set and reset. Output is Q and QN	3-54
DF201	D-type mux scan F/F without set and reset Output is Q	3-56
DF211	D-type mux scan F/F with active low reset Output is Q	3-58
DF221	D-type mux scan F/F with active low set. Output is Q	3-60
DF231	D-type mux scan F/F with active low set and reset Output is Q	3-62
DF401	D-type buffered mux scan F/F with active low set Output is Q and QN	3-64
DF411	D-type buffered mux scan F/F with active low reset Output is Q and QN	3-66
DF421	D-type buffered mux scan F/F with active low set and reset. Output is Q and QN	3-68
DF4F1	D-type buffered mux scan F/F. Output is Q and QN	3-70
DL001	D-type latch without set and reset. Output is Q	3-72
DL011	D-type latch with active low reset. Output is Q	3-74
DL021	D-type latch with active low set. Output is Q	3-76
DL031	D-type latch with active low set and reset. Output is Q	3-78
DL041	D-type latch without set or reset. Output is QN	3-80
DL051	D-type latch with active low reset. Output is QN	3-82





Name	Description Page
DL061	D-type latch with active low set. Output is QN3-84
DL071	D-type latch with active low set and reset Output is QN
DL631	D-type buffered latch without set and reset Output is Q and QN
DL641	D-type buffered latch with active low reset Output is Q and QN3-90
DL651	D-type buffered latch with active low set Output is Q and QN3-92
DL661	D-type buffered latch with active low set and reset Output is Q and QN
JK011	JK-type F/F with active low reset. Output is Q3-120
JK021	JK-type F/F with active low set. Output is Q3-122
JK031	JK-type F/F with active low set and reset Output is Q3-124
JK051	JK-type F/F with active low reset. Output is QN3-126
JK061	JK-type F/F with active low set. Output is QN3-128
JK071	JK-type F/F with active low set and reset. Output is QN3-130
JKBB1	JK-type F/F with active low set and reset. Output is Q and QN
SLFA1	Multiplexed scan latch D-type F/F with active low reset. Output is Q3-180





Power Cel	ls	
Name	Description	Page
CVDD	Core cell resistive tie-up to core V _{DD} bus	3-27
CVSS	Core cell resistive tie-down to core V_{SS} bus $\ldots\ldots\ldots$	3-28
Special Co	pre Cells	
BL02	Tri-state bus latch	3-23
BR02	Tri-state bus receiver	3-24
BR04	Tri-state bus receiver	3-25
BR06	Tri-state bus receiver	3-26
TD02	Time delay cell, non-inverting	3-182
TD03	Time delay cell, non-inverting	3-183
TD08	Time delay cell, non-inverting	3-184



Input Drive Pi	eces
Name	Description Page
IDCI3	Inverting CMOS inpuut buffer piece4-1
IDCR0	non-buffered, resistive analog interface input piece
IDCS3	non-inverting, CMOS Schmitt trigger input buffer piece4-3
IDCX3	non-inverting, CMOS-level input buffer piece4-4
IDPX3	non-inverting, PCI-level input buffer piece4-5
IDQC0	crystal oscillator input receiver piece4-6
IDQC3	crystal oscillator input receiver piece w/ non-inverting, CMOS clock input4-7
IDQS3	crystal oscillator input receiver piece w/ non-inverting, CMOS Schmitt trigger clock input4-8
IDTS3	non-inverting, CMOS Schmitt trigger input buffer piece
IDTX3	non-inverting, TTL input buffer piece4-10
Pull Pieces	
PLD3	active pull-down buffer piece4-11
PLP3	programmable pull-up/pull-down buffer piece
PLU3	active pull-up buffer piece4-13
Output Drive I	Pieces
ODCSIP04	CMOS inverting P-channel open drain buffer piece w/ slew rate control output, 1 mA4-14
ODCSIP08	CMOS inverting P-channel open drain buffer piece w/ slew rate control output, 8 mA4-15
ODCSIP12	CMOS inverting P-channel open drain buffer piece w/ slew rate control output, 12 mA4-16
ODCSXE04	CMOS tri-statable non-inverting buffer piece w/ slew rate control output, 4 mA4-17
ODCSXE08	CMOS tri-statable non-inverting buffer piece w/ slew rate control output, 8 mA4-18
ODCSXE12	CMOS tri-statable non-inverting buffer piece w/ slew rate control output, 12 mA4-19
ODCSXE16	CMOS tri-statable non-inverting buffer piece w/ slew rate control output, 16 mA4-20
ODCSXE24	CMOS tri-statable non-inverting buffer piece w/ slew rate control output, 24 mA4-21
ODCSXX04	CMOS non-inverting buffer piece w/ slew rate control output, 4 mA4-22



Name	Description	Page
ODCSXX08	CMOS non-inverting buffer piece w/ slew rate control output, 8 mA	4-23
ODCSXX12	CMOS non-inverting buffer piece	
	w/ slew rate control output, 12 mA	4-24
ODCSXX16	CMOS non-inverting buffer piece w/ slew rate control output, 16 mA	4-25
ODCSXX24	CMOS non-inverting buffer piece w/ slew rate control output, 24 mA	4-26
ODCXIP01	CMOS inverting P-channel open drain buffer piece, 1 mA	4-27
ODCXIP02	CMOS inverting P-channel open drain buffer piece, 2 mA	4-28
ODCXIP04	CMOS inverting P-channel open drain buffer piece, 4 mA	4-29
ODCXIP08	CMOS inverting P-channel open drain buffer piece, 8 mA	4-30
ODCXXE01	CMOS tri-statable non-inverting buffer piece, 1 mA	4-31
ODCXXE02	CMOS tri-statable non-inverting buffer piece, 2 mA	4-32
ODCXXE04	CMOS tri-statable non-inverting buffer piece, 4 mA	4-33
ODCXXE08	CMOS tri-statable non-inverting buffer piece, 8 mA	4-34
ODCXXE12	CMOS tri-statable non-inverting buffer piece, 12 mA	4-35
ODCXXE16	CMOS tri-statable non-inverting buffer piece, 16 mA	4-36
ODCXXE24	CMOS tri-statable non-inverting buffer piece, 24 mA	4-37
ODCXXX01	CMOS non-inverting buffer piece, 1 mA	4-38
ODCXXX02	CMOS non-inverting buffer piece, 2 mA	4-39
ODCXXX04	CMOS non-inverting buffer piece, 4 mA	4-40
ODCXXX08	CMOS non-inverting buffer piece, 8 mA	4-41
ODCXXX12	CMOS non-inverting buffer piece, 12 mA	4-42
ODCXXX16	CMOS non-inverting buffer piece, 16 mA	4-43
ODCXXX24	CMOS non-inverting buffer piece, 24 mA	4-44
ODPSXE24	PCI non-inverting tri-state buffer piece w/ slew rate control output	4-45
ODTSXN04	TTL non-inverting N-channel open drain buffer piece w/ slew rate control output, 4 mA	4-46
ODTSXN08	TTL non-inverting N-channel open drain buffer piece w/ slew rate control output, 8 mA	4-47
ODTSXN12	TTL non-inverting N-channel open drain buffer piece w/ slew rate control output, 12 mA	4-48



Selection Guide

Name	Description Page
ODTSXN16	TTL non-inverting N-channel open drain buffer piece
	w/ slew rate control output, 16 mA4-49
ODTSXN24	TTL non-inverting N-channel open drain buffer piece w/ slew rate control output, 24 mA4-50
ODTSXE04	CMOS tri-state output buffer piece w/ slew rate control output, 4 mA4-51
ODTSXE08	CMOS tri-state output buffer piece w/ slew rate control output, 8 mA4-52
ODTSXE12	CMOS tri-state output buffer piece w/ slew rate control output, 12 mA4-53
ODTSXE16	CMOS tri-state output buffer piece w/ slew rate control output, 16 mA4-54
ODTSXE24	CMOS tri-state output buffer piece w/ slew rate control output, 24 mA4-55
ODTSXX04	TTL non-inverting buffer piece
	w/ slew rate control output, 4 mA
ODTSXX08	TTL non-inverting buffer piece
	w/ slew rate control output, 8 mA
ODTSXX12	TTL non-inverting buffer piece
	w/ slew rate control output, 12 mA4-58
ODTSXX16	TTL non-inverting buffer piece w/ slew rate control output, 16 mA4-59
ODTSXX24	TTL non-inverting buffer piece
	w/ slew rate control output, 24 mA4-60
ODTXXN01	TTL non-inverting N-channel open drain buffer piece, 1 mA4-61
ODTXXN02	TTL non-inverting N-channel open drain buffer piece, 1 mA4-62
ODTXXN04	TTL non-inverting N-channel open drain buffer piece, 4 mA4-63
ODTXXN08	TTL non-inverting N-channel open drain buffer piece, 8 mA4-64
ODTXXN12	TTL non-inverting N-channel open drain buffer piece, 12 mA4-65
ODTXXN16	TTL non-inverting N-channel open drain buffer piece, 16 mA4-66
ODTXXN24	TTL non-inverting N-channel open drain buffer piece, 24 mA4-67
ODTXXE01	TTL tri-statable non-inverting buffer piece, 1 mA4-68



AMI6S 0.6 micron CMOS Standard Cells

Name	Description Page
ODTXXE02	TTL tri-statable non-inverting buffer piece, 2 mA4-69
ODTXXE04	TTL tri-statable non-inverting buffer piece, 4 mA4-70
ODTXXE08	TTL tri-statable non-inverting buffer piece, 8 mA4-71
ODTXXE12	TTL tri-statable non-inverting buffer piece, 12 mA4-72
ODTXXE16	TTL tri-statable non-inverting buffer piece, 16 mA4-73
ODTXXE24	TTL tri-statable non-inverting buffer piece, 24 mA4-74
ODTXXX01	TTL non-inverting output buffer piece, 1 mA4-75
ODTXXX02	TTL non-inverting output buffer piece, 2 mA4-76
ODTXXX04	TTL non-inverting output buffer piece, 4 mA4-77
ODTXXX08	TTL non-inverting output buffer piece, 8 mA4-78
ODTXXX12	TTL non-inverting output buffer piece, 12 mA4-79
ODTXXX16	TTL non-inverting output buffer piece, 16 mA4-80
ODTXXX24	TTL non-inverting output buffer piece, 24 mA4-81

Power Pad Cells

PP6GXBG	V _{SS} power pad for core and pad cells	4-85
PP6GXBP	V _{DD} power pad for core and pad cells	4-86
PP6GXCG	V _{SS} power pad for input buffers and core cells only	4-87
PP6GXCP	V _{DD} power pad for input buffers and core cells only	4-88
PP6GXCW	Power pad pin for additional bus	4-89
PP6GXPG	V _{SS} power pad for output buffers only	4-90
PP6GXPP	V _{DD} power pad for output buffers and core cells only	4-91

Special Pad Cells

PORA	Power-on-reset	4-92
ODQFE20M	Crystal oscillator	4-93
ODQFE99K	Crystal oscillator	4-94
ODQTE60M	Crystal oscillator	4-95

SECTION 2 INTRODUCTION TO CORE & PAD LOGIC WITH LIBRARY CHARACTERISTICS



Description

The "AMI6S" standard cell family continues the AMI eadership tradition of combining true compact building lock standard cells and megacells with high speed nemory and datapath functions. Using a 0.6µm high berformance CMOS process, the AMI6S product can iffer a lower cost alternative to gate array for high volume ipplications.

[:]eatures

Excellent performance:

- 480 MHz maximum toggle rate on clocked flip-flops (T_J = 135°C).

- 210 ps delay (FO=2; L=2mm) for a 2-input NAND gate.

- 130 ps delay (FO=2; L=0mm) for a 2-input NAND gate.

Operating temperatures range from -55 to 125°C:

Few competing products allow this range.

_ Clock Tree Synthesis:

AMI supports Clock Tree Synthesis for the default clocking methodology. In this methodology, clock drivers are placed by the Place and Route tool to minimize clock skew and latency effects on circuit performance. Parameterized clock buffers called CLKBUF and CLKBUFN are provided to model the clock trees before layout. AMI is able to match the simulation parameters of the CLKBUF prelayout models with a physical clock tree during layout.

User-designed pad cells:

AMI allows the user to design pad cells by piecing together predefined components.

AMI6S 0.6 micron CMOS Standard Cells

Cost driven architecture:

 Offers both 2 and 3 level metal interconnect to provide the lowest user cost for the number of gates and pads required.

 Compiled memory blocks on standard cells are compacted precisely to parameters. No leaf cell overhead.

Extensive library for quick design:

- Complete primary cell and I/O library.

 Asynchronous and synchronous, single and dual-port RAM compilers with over 2000 compiled RAM sizes from 32x1 to 2Kx32 bits.

- Synchronous ROM compiler from 64x1 to 16Kx32 bits.

- Megacells include processors, peripherals, and datapath synthesizers.

- 100% compatible with AMI's proven ASIC Standard Library.

• 1 to 24 mA drive per single I/O cell:

Slew rate limiting available for 4, 8, 12, 16, and 24 mA drive. Custom configurations for I/O drive up to 96 mA can be supported.

- Wide range of packaging: Full QFP and PLCC line, BGAs and PGAs, individual die. Burn-in capability as required.
- Automatic Test Program Generation: Includes scan macros (NETSCAN™) for high fault coverage.
- · JTAG Boundary Scan macro support
- Full operating voltage range from 2.7V to 5.5V
- ESD protection > 2kV; latchup > 100 mA
- · Power dissipation:

2.5µW/MHz/gate


Feature		Description	Comment
Complexity		Up to 900,000 gates ¹ Up to 500,000 gates	50% memory, 50% megacell and user defined logic 100% user defined logic
I/O Count		Up to 512 pins Up to 836 pins	Test equipment limit; signal pins only Die size limit; includes power supply pins
Delay	Internal Gate	102 ps (Fanout=1, L=0mm) 215 ps (Fanout=2, L=2mm)	2 input NAND gate, T=25°C, V _{DD} =5V
Time	Input Buffer	675 ps (Fanout=2, L=2mm)	CMOS Input buffer, T=25°C, V _{DD} =5V
	Output Buffer	860 ps (C _L =15pf)	CMOS Output buffer,T=25°C, V _{DD} =5V

MI6S Standard Cell Family Overview



AMI6S 0.6 micron CMOS Standard Cells

FIGURE 2: STANDARD CELL ARCHITECTURE



Routing channel width varies with local cell routing requirements [note 2]

Architectural Overview

Some important elements of the AMI6S standard cell family are:

- 2 or 3 level metal interconnect selectable.
- [Note 1] Each cell function is tightly compacted to a fixed bus height. Cells are then placed in rows allowing V_{DD} and V_{SS} supplies to feed through the cells. Since some functions require more gates than others, their widths and heights may increase to allow for the added gates. Transistor sizes and routing are optimized for their function, giving a much tighter cell design than with gate arrays or fixed pad ring embedded array products.
- [Note 2] Rows of cells can be placed adjacently if little routing is required between them, or largely separated to allow a large data bus to route through. Tracks of

unused channels are not lost as in gate array c embedded array products. For 3 level metal, thi feature can combine with routing over cells to give very area efficient design.

- [Note 3] Power pads are placed as required among I/(cells and can be placed in corners. Core power can b either 3V or 5V. Each individual I/O can be powered t 3V or 5V. Operating voltage range is 2.7V to 5.5V.
- [Note 4] AMI's megacells and compiled datapat functions are soft cells. They are placed as if part of th customer defined logic. Full netlists are provide allowing modification by the customer for his design.
- [Note 5] Memory blocks are tightly compacted t customer defined width and depth. See table on page for available memory compilers.



AMI6S 0.6 micron CMOS Standard Cells

Product Applications

The AMI6S standard cells are targeted at higher volume digital ASIC products. The lower cost also fits designs requiring significant on-board memory, datapath logic, or megacells.

FPGA OR PAL CONVERSION: Using NETRANS[™] AMI can convert netlists from most gate array, FPGA, and PAL devices to a more cost and performance effective AMI6X design for volume production.

2ND SOURCE EXISTING PRODUCTS: Netlist conversion capabilities from AMI allow a competitive alternate supply with AMI6X components for current high volume designs.

NEW DESIGN CAPTURE: AMI6X design is supported by nany popular 3rd party software platforms, as well as \MI's Enhanced Design Utilities[™] (EDU) environment.

PROCESS UPGRADE: Designs done in AMI's 1.25µm, 1.0µm, and 0.8µm ASIC products can easily be upgraded o the AMI6X family. The AMI ASIC Standard Library →rovides a common netlist design base.

ADDING CUSTOM BLOCKS: AMI specializes in adding sustom logic to ASIC designs. Simple analog functions are also possible.

ASIC Design Tools and Methodology

MI6X and other AMI ASIC families are supported on nany front-end design environments:


Cadence[™] Mentor Graphics® Synopsys® Viewlogic® Intergraph® Compass® Verilog® simulation IKOS® simulation accelerator (AMI's sign-off simulator)

MI has maintained critical proprietary software tools to insure a tight, well coupled design to our silicon process. This methodology includes our expert-system design inalysis tools, AMI's Enhanced Design Utilities (EDU), a oftware support methodology that covers the complete et of wafer processing possibilities, and a dedicated, experienced engineering staff that can assist at any level of the design process.

AMI Design Flow

AMI will supply an AMI6X design kit which includes a cell library containing symbols, simulation models and software for design verification, timing calculations, and netlist generation. For pre-layout timing simulations, capacitance and resistance values derived from statistical

FIGURE 3: ASIC DESIGN FLOW





AMI6S 0.6 micron CMOS Standard Cells

AMI Design Flow (cont.)

averages of known layouts are used. Once actual layout is completed by AMI, a post-layout interconnect capacitance and resistance table will be supplied for final validation of device timing.

Figure 3 shows a typical design flow for a new design.

Working with an AMI design center, the customer is responsible for capturing and verifying the design using the AMI ASIC Standard Library. He is also responsible for creating the test vectors that will eventually serve as the logical part of the manufacturing test. Software aids such as logic synthesis, megacells, automatic test program generation, netlist rule checkers, etc. can greatly speed up this process. (A fault coverage check of the test vector set is optional and can be done as an additional service.)

When the design is received by the factory, the "Design Start Package" is reviewed by AMI engineers. This start package, which is completed by the customer, contains the device specification, netlist, pinlist file, critical timing paths, and test vectors. The design is pre-screened on the Enhanced Design Utilities (EDU) and then resimulated on IKOS, AMI's sign-off simulator. The results are compared to the customer's simulation from the third-party CAE tool.

Once the design has passed the initial screening it is then ready for placement and routing. The layout proceeds by first placing memory and megacells, assigning priority to critical paths, and designing the distribution and buffering of clocks. Next, the layout is completed with automatic place-and-route on the balance of the circuit.

After layout has been completed the interconnect data is extracted from the physical layout to be fed back to the sign-off simulator for final circuit verification. This poslayout interconnect data can be sent to the customer foi final validation on his simulator. When the post-layour simulation has been completed and approved by the customer the design is then released for mask and wafe fabrication.

The test program is developed in parallel using interna automatic test program generation software. Prototypes can then be tested before they are shipped.




FIGURE 4: DESIGN ENVIRONMENT WITH THIRD PARTY SOFTWARE

AMI6S 0.6 micron CMOS Standard Cells

Memory Compiler Library

Memory Compiler	S	lize	Increment	Comments	
	min.	max.	nicrement		
SRAM (single-port, synchronous, self-timed)	32 x 1	2K x 32	16 words, 1 bit	preliminary version available	
SRAM (dual-port, synchronous)	32 x 1	1K x 32	16 words, 1 bit	preliminary version available	
ROM (single-port, synchronous)	64 x 1	16K x 32	64 words, 1 bit	preliminary version available	
SRAM (single-port, asynchronous)	32 x 1	2K x 32	16 words, 1 bit	preliminary version available	

Figure 4 outlines a typical software environment when using third party tools. AMI uses EDIF to speed ports -between various software products.

AMI's Enhanced Design Utilities Tools are intended to be used interactively at each stage of the design. EDU software is a set of design analysis tools that check both the design and test vectors for correctness and compatibility with in-house ASIC testers, and analyze the design for inefficiencies and possible flaws that could -cause problems in manufacturing the device.

The Design Library

AMI provides a robust collection of building blocks for the AMI6X family. A broad range of primary cells is "complemented with memory cell compilers and useful megafunctions. With such broad, US-based design alent, AMI can quickly design specific cells that customers need to add an edge in customization.

The AMI ASIC Standard Library

The AMI ASIC Standard Library contains a rich set of core and configurable pad cells which allow great lexibility in building competitive devices for customer applications. The library is portable across all AMI's gate array and standard cell families.

Memory Compilers

The AMI6X family includes the line of memory compilers shown above. Each of the thousands of possible memory plocks is optimized precisely to the customers' parameters rather than built from a presized leaf cell that povers a range of sizes. This yields a better size and performance match for each application.

Jpon supplying the cell specification to AMI, the sustomer can receive an accurate simulation timing specification overnight by facsimile and a full simulation nodel for any AMI supported software environment within ive working days.

Digital Soft Megacells

The AMI6X gate array and standard cell families support soft megacells that are compatible with many popular functions. These megacells are functionally and logically compatible with the stand-alone products.

A soft megacell is defined only at the functional schematic level. Each instance of the megacell will have exactly the same functional definition; however, the physical mask layout will be different depending on other functions being used, the place-and-route tools, and process technology. The megacell becomes part of the design netlist, requiring back annotation of interconnect capacitance after placeand-route for final verification.

Because AMI's soft megacells are defined at the gate level, simulation models are more accurate than that of behavioral models. Since our soft megacells use AMI's ASIC Standard Library they have the advantages of design flexibility, portability, and a path for future cost reduction by process migration.

AMI's selection of soft megacells include Core Processors and Peripherals which duplicate the function of industry standard parts. In addition AMI offers FIFOs and Datapath megacells which are developed using synthesizers. These products are listed in the following tables.

Core Processors and Peripherals

The Core Processor and Peripheral megacells are designed to duplicate the function of industry standard, stand-alone parts. Detailed functional information can be found in any standard device datasheet.

AMI's Innovative Pad Piece Methodology

The AMI6X standard libraries provide an innovative new approach to IO pad cell design. By choosing from a vast array of input, output, and pullup/pulldown pad piece cells, the ASIC designer can literally create thousands of different IO cell configurations simply by making the appropriate schematic or HDL connections. In addition,



AMI6S 0.6 micron CMOS Standard Cells

AMI conversion libraries can easily migrate netlist designs from previous technologies that use ASIC STD pad cells. AMI's Enhanced Design Utilities Tools flatten pad cells to their functional (fundamental) pad-piece blocks. Custom configurations are arrived at simply by "swapping out" the pieces. Pad-piece design benefits AMI customers by drastically reducing the need to request and wait for workstation simulation models of IO pad cells that would not yet exist. For detailed information of pad piece usage see AMI applications note *Pad Pieces* (4401035).

Core Processors

Name	Function
MG29C01	4-bit microprocessor slice
MG29C10	Microprogram controller/sequencer
MG65C02	8-bit microprocessor
M8042	8-bit slave microcontroller
M8048	8-bit microcontroller
MG80C85	8-bit microprocessor
MGMC51	Core processor, 8051 compatible
MGMC51I	MGMC51 with ICE port
MGMC51FB	Core processor, 8051FB compatible
MGMC51SD	Reduced function MGMC51

Peripherals

Name	Function
MG1468C18	Real-time clock
M16C450	UART
M6402	UART
M6845	CRT controller
M765A	Floppy disk controller
M8251A	Communication interface USART
M8253	Programmable interval timer
M82530	Serial communications controller
MG82C37A	Programmable DMA controller
MG82C50A	Asynchronous comm. element

Name	Function
MG82C54	Programmable interval timer
MG82C55A	Programmable peripheral interface
MG82C59A	Programmable interrupt controller
M8490	SCSI controller
M85C30	Serial communications controller
M8868A	UART
M91C36	Digital data separator
M91C360	Digital data separator
MFDC	Floppy disk controller
MGI2CSL	I ² C Serial bus slave transceiver
MI2C	I ² C Bus Interface

FIFOs

The AMI6X library supports both latched-based and dualport ram based FIFOs. The latch-based FIFO has a fallthrough architecture and is applicable when the FIFO size is limited. For large sizes the RAM based FIFO is appropriate.

FIFOs

Name	Function	
MGFxxyyC1	Fall-through FIFO	
MGFxxxxyyD	Synchronous FIFO	
MGFxxxxyyE	Asynchronous FIFO	



AMI6S 0.6 micron CMOS Standard Cells

Datapath

AMI also supports the complex datapath logic functions listed here. These functions are synthesized from an input set of design parameters. They can be optimized for either minimum delay, minimum gate count or can be designed to meet a specified delay. Contact AMI for the size range and parameter set for any desired functions.

These logic synthesizers produce soft megacell schematics in the ASIC Standard Library, and a schematic symbol for incorporation and simulation with the design netlist.

Datapath

Name	Function
MGAxxyyDv	Adder
MGAxxyyEv	Adder-subtractor
MGBxxyyAv	Barrel/arithmetic shifter
MGBxxBv	Barrel shifter
MGBxxyyCv	Arithmetic shifter
MGCxxAv	2-function binary comparator
MGCxxBv	6-function binary comparator
MGDxxAv	Decrementer
MGIxxAv	Incrementer
MGIxxBv	Incrementer/decrementer
MGMxxyyDv	Signed/unsigned multiplier
MGMxxyyEv	Multiplier-accumulator
MGSxxyyAv	Signed/unsigned subtractor

Ordering information

With each megacell, AMI supplies schematics and test vectors on the requested EDA tool. To order a megacell, use the *Digital Soft Megacell order form*. Contact the factory for information on the delivery of soft megacells on various EDA tools or for information on specific speeds and sizes of particular Datapath megacells.



AMI6S 0.6 micron CMOS Standard Cells

DC Specifications

Operating Specifications

	Parameter	Minimum	Maximum	Units
V _{DD} Supply Voltage		2.7	5.5	Volts
Ambient Temperature	- Military	-55	125	°C
	- Commercial	0	70	°C
CMOS Input Specifica	tions (4.5V <vdd<5.5v;0°c<t< td=""><td><70°C)</td><td></td><td></td></vdd<5.5v;0°c<t<>	<70°C)		
Vil	Low Level Input Voltage		0.3*V _{DD}	Volts
Vih	High Level Input Voltage	0.7*V _{DD}		Volts
lil	Low Level Input Current		-1.0	μΑ
lih	High Level Input Current		1.0	μΑ
lil	Input Pull-Up Current	-39	-100	μΑ
lih	Input Pull-Down Current	41	125	μΑ
Vt-	Schmitt Negative Threshold	0.2*V _{DD}		Volts
Vt+	Schmitt Positive Threshold		0.8*V _{DD}	Volts
Vh	Schmitt Hysteresis	1.0		Volts
TTL Input Specificatio	ons (4.5V <vdd<5.5v; 0°c<t<70<="" td=""><td>°C)</td><td></td><td></td></vdd<5.5v;>	°C)		
Vil	Low Level Input Voltage		0.8	Volts
Vih	High Level Input Voltage	2.0		Volts
81	Low Level Input Current		-1.0	μA
lih	High Level Input Current		1.0	μA
lit	Input Pull-Up Current	-39	-100	μΑ
lih	Input Pull-Down Current	41	125	μA
Vt-	Schmitt Negative Threshold	0.7		Volts
Vt+	Schmitt Positive Threshold		2.1	Volts
Vh	Schmitt Hysteresis	0.4		Volts



Output Operating Specifications (4.5V<V_{DD}<5.5V;0°C<T<70°C)

Driver	Vol Maximum	Voh Minimum	lol Maximum	loh Maximum
1 mA Driver	0.4	2.4	1.0	-1.0
2 mA Driver	0.4	2.4	2.0	-2.0
4 mA Driver	0.4	2.4	4.0	-4.0
8 mA Driver	0.4	2.4	8.0	-8.0
16 mA Driver	0.4	2.4	16.0	-16.0
24 mA Driver	0.4	2.4	24.0	-24.0

_/ol = Low Level Output Voltage given in Volts

/oh = High Level Output Voltage given in Volts

Iol = Low Level Output Current given in mA

Ioh = High Level Output Current given in mA

Absolute Maximum Ratings


IERICAN MICROSYSTEMS, INC


Parameter	Minimum	Maximum	Units
V _{DD} , Supply voltage	-0.3	6.0	Volts
Input pin voltage	-0.3	V _{DD} +0.3	Volts
Input pin current	-10.0	10.0	mA
Storage temperature - Plastic packages	-55	125	℃
- Ceramic packages	-65	150	°C
Lead temperature		300	°C for 10 sec.

ote that these specifications are to indicate levels where permanent damage to the device may occur. Functional operation is not guaranteed under these conditions. In ther, operation at absolute maximum conditions for extended periods may adversely affect the long term reliability of the device.











DC Derating Information

The DC Characteristics on page 2-11 can be derated to obtain values at other operating conditions using the formula:

IDC*KPDC*KVDC*KTDC

where I_{DC} is a value from the current curves on page 11. K_{PDC} , the DC process derating coefficient; K_{VDC} , the DC voltage derating coefficient; and K_{TDC} , the DC temperature derating coefficient, are described below. Due to the ESD protection structures, the N-channel driver has a different set of coefficients for K_{PDC} and K_{TDC} .

DC Variations with process (K_{PDC})


DC variations with process are given as fixed constants determined at the limits of acceptable manufacturing of the process. These are described below where WCS is the "Worst Case Speed" fabrication, TYP is the "Target" fabrication, and WCP is the "Worst Case Power" fabrication.

	N-Cha	nnel Output (Vol = 0.4V)		N-Chan	nel Pull-Dowi (Vol = 0.4V)	n Device	-	All P-Channe (Voh = 2.4V)	-
Process	WCS	TYP	WCP	WCS	TYP	WCP	WCS	TYP	WCP
K _{PDC}	0.61	1.00	1.47	0.71	1.00	1.27	0.68	1.00	1.45


DC Variations with Voltage (K_{VDC})

		All N-Channel (Voi = 0.4V)			All P-Channel (Voh = 2.4V)	
V _{DD}	4.5	5.0	5.5	4.5	5.0	5.5
K _{VDC}	0.97	1.00	1.03	0.79	1.00	1.21

DC variations with temperature for the N-Channel output driver (K_{TDC})



DC variations with temperature for all other N-Channel and P-Channel devices





Delay Derating Information

The propagation delays listed in the data sheets are for typical temperature, 25°C; typical supply voltage, 5.0V; and typical processing conditions. To calculate the delay at other conditions (including V_{DD} equals 3.0V) the following equation can be used:

$T_{pdx} = T_{pdx}(typ) * K_P * K_V * K_T$

where T_{pdx} (typ) is given in the data sheets. K_P the process derating coefficient; K_T , the temperature derating coefficient and K_V the supply voltage derating coefficient, are described below.

Delay Variations with Temperature (K_T)

Delay varies linearly with temperature. The following formulas and common operating points can be used.

Temp	K _T
-55°C	0.84
-25°C	0.90
O°C	0.94
25°C	1.00
70°C	1.09
100°C	1.16
125°C	1.22

Temp. Range	K _T Formula
-55°C to 25°C	$K_{\rm T} = 1.0 - (25 - T_{\rm J}^{\circ} C)^{*} 2.12 \times 10^{-3}$
25°C to 140°C	$K_{T} = 1.0 + (T_{J}^{\circ}C-25)^{*}2.12 \times 10^{-3}$
25 C to 140 C	

Where T_J°C is the temperature at the silicon junction.

Delay Variations with Process (K_P)


Delay variations with process are given as fixed constants determined at the limits of acceptable manufacturing of the process. These are described below.

Derating Coefficient (K _P)	Process Variation Point
1.36	Delay increase due to "Worst Case Speed" (WCS) fabrication
1.00	Typical delay; Fabrication target
0.71	Delay reduction due to "Worst Case Power" (WCP) fabrication

Delay Variations with Voltage (K_V)

Delay varies nonlinearly with voltage. Some common operating points and a characteristic curve are shown.


V _{DD}	Kv
2.7V	1.65
3.0V	1.47
3.3V	1.34
4.5V	1.07
4.75V	1.03
5.0V	1.00
5.25V	0.97
5.5V	0.95





Interpreting the Data Sheet

The figure below shows a typical data sheet and points out the main features of the data sheet. Not shown is a schematic which accompanies some of the more complex cells.



Library Characteristics



AMI6S 0.6 micron CMOS Standard Cells

A description of data sheet features are as follows.

LIBRARY TYPE: Designates the feature size and library type such as standard cell or gate array.

CELL NAME: AMI's cell name.

DESCRIPTION: A brief sentence about the function of the cell.

LOGIC SYMBOL: Shows a picture of the symbol as it may appear in the workstation design kits.

TRUTH TABLE: A boolean table showing the output logic levels as a function of the input logic levels.

Types of logic levels found in the logic tables are as follows:

- H = High level steady state,
 - = Low level steady state,
 - = Transition from low level to high level,
- \downarrow = Transition from high level to low level,
- X = Any level including transitions,
- NC = No change in output level for a given set of input levels,
- IL = The output level is unknown for this set of illegal input levels,
- Z = High impedance level,
- UN = Undriven node or input,
- Q(n) = The level of Q before an active transition on the affecting node, and
- QN(n) = The level of QN before an active transition on the affecting node.

PIN LOADING: A table of cell input loads in units of equivalent loads (the input load normalized to the input load of ar NA21, 2-input NAND gate).

EQUIVALENT GATES: Equivalent gates for the cell is defined as the cell area normalized to the area of the NA21.

BOLT SYNTAX: BOLT (Block Oriented Logic Translator) is an AMI proprietary netlist format. This line shows the BOLT syntax for the cell. One example of the use of BOLT is as a design interface from the workstation design kits to AMI.

POWER CHARACTERISTICS: Power for the cell can be described in three parts. The first part is the power dissipated due to the leakage current across the channels and through the formed diodes. The second part is due to the switching voltage across loads on the internal nodes of the cell. Finally, the third part is due to the switching voltage across a load that a cell is driving.

The power characteristics table provides the static leakage current for a junction temperature of 85°C, and the dissipative load for all the switching nodes in the cell in terms of equivalent loads. The load that a cell drives can be calculated by adding up input loads and adding to it the estimated load from the Load Estimation table on page 2-15. Below are equations for calculating the power dissipation.

Core Cells and Input Buffers

POWER = (Static I_{DD}) V_{DD} + (0.035E-12)EQL_{pd} V_{DD}^{2} f + (0.035E-12)EQL_I V_{DD}^{2} f

Output Buffers

 $POWER = (Static I_{DD}) V_{DD} + (0.035E-12)EQL_{pd}V_{DD}^{2}f + C_{ol}V_{DD}^{2}f$

where:

Static I_{DD} = static leakage current of the cell

- V_{DD} = operating voltage
- $EQL_{pd} = load of the switching nodes in the cell$
 - \tilde{f} = frequency of operation
 - Col = load in farads on the output buffer
 - EQLI = load of the driven interconnect and driven input pins

The frequency term of the power equation dominates, making the static current term insignificant. However, the term cal be used to find the standby current.

L

↑

Library Characteristics



AMI6S 0.6 micron CMOS Standard Cells

Generally, three types of buffers (input, output, and bidirectional) may be assembled using pad piece cells. Calculating power characteristics for pad pieces is dependent on the desired buffer type. The power dissipated by a buffer is the cumulative power dissipated by its component pad pieces.

- · ID pieces use the input buffer equation. (The input and output buffer equations are described on the previous page.)
- Output pieces use the output buffer equation. Note that C_{OL} does not include any PADM pin loading of ID or PL pad piece cells that may be connected to the OD piece.
 - PL pieces use the output buffer equation. C_{OL} does not include any PADM pin loading of ID or OD pad piece cells that may be connected to the PL piece.

DELAY CHARACTERISTICS: This table contains delay data for the various input to output paths in the cells. The table below explains each column in the delay characteristics. AMI models the effects of input slew as well as output resistive -and capacitive loading for a particular cell's path delay. The delay on the data sheets represents a typical load on the nputs of the cell. More accurate timing can be obtained using one of AMI's workstation kits. Contact your sales representative or the factory for details.

Column Name	Explanation
Delay (ns) From To	Names the two pins that identify the path for the delay
Parameter	Mnemonic for the propagation delay or timing parameter whose value can be obtained from the values listed under the number of equivalent loads column.
	t _{PLH} Input to output propagation delay for a rising edge on the output
	t _{PHL} Input to output propagation delay for a falling edge on the output
	t _{ZH} High impedance to high level delay
	t _{ZL} High impedance to low level delay
	t _{HZ} High level to high impedance delay
	t _{LZ} Low level to high impedance delay
	t _{su} Input setup time with respect to clock
	t _h Input hold time
	tw Input pulse width
Number of Equivalent Loads	The first row of values in this column contains five equivalent loads over the range of allowed loading for the cell (output buffer loading is in picofarads). The last value in the row on the right has the word "max" in parenthesis to indicate that this is the maximum load that the cell can drive ¹ . The rest of the rows contain delay values for each of the parameters corresponding to given loads in the first row. To find the delay for a cell, add up the loads of all the inputs that the cell is driving, then add the estimated interconnect load from the Load Estimation table on page 2-16. Finally, look up the value for values in between load columns. Again, more accurate delays can be achieved by obtaining an AMI workstation kit.

Explanation of Columns in the Delay Characteristics Table

otes: 1. Due to differing capabilities of logic simulators, the delay modeling implementation will vary and in some cases will still use the linear model. Consult the factory about modeling for some specific workstation kits and simulators. Loads beyond the maximum load are an extrapolation of the model and therefore their accuracy is not guaranteed.

Library Characteristics



AMI6S 0.6 micron CMOS Standard Cells

Interconnect Load Estimation Table

Die				Fan Out (Equi	valent Loads)			
Size (in mils)	1	3	6	9	12	20	50	80
500	0.7	2.2	4.3	6.2	8.1	12.8	28.8	43.7
450	0.7	2.1	4.1	5.9	7.7	12.2	27.5	41.7
400	0.6	2.0	3.9	5.6	7.3	11.5	26.1	39.6
350	0.6	1.9	3.6	5.3	6.9	10.9	24.6	37.3
300	0.5	1.7	3.4	4.9	6.4	10.1	23.0	34.8
250	0.5	1.6	3.1	4.5	5.9	9.3	21.2	32.1
200	0.4	1.4	2.8	4.1	5.3	8.5	19.2	29.1
150	0.3	1.2	2.4	3.6	4.7	7.4	16.9	25.6
100	0.3	1.0	2.0	3.0	3.9	6.2	14.1	21.4



Packaging

The AMI6X family can be packaged in a variety of popular packages.

New packages are in development which will extend the package offering. Some special packages or packaging requirements can be supplied if requested. More details on special packages are available from an AMI sales representative.


Available Packages

() = Lead time required

Package Type	Pin Count
Plastic Quad Flatpack (PQFP)	44, 52, 64, 80, 100, 120, 128, 144, 160, 184, 208, 240, 256, 304
Thin Quad Flatpack (TQFP)	32, 44, 48, 64, 80, 100, 128, 144, 176
Metal Quad Flatpack (MQUAD®)	128, 144, 208
Power Quad 2 (PQ2)	128, 144, 160, 208, 304
Ceramic Quad Flatpack (CQFP)	40, 44, 52, 64, 84, 100, 132, 144, 172, 196, 256, 352
Plastic Leaded Chip Carrier (PLCC)	20, 28, 32, 44, 52, 68, 84
Ceramic Leaded Chip Carrier (JLDCC)	28, 44, 52, 68, 84
Ceramic Leadless Chip Carrier (CLCC)	20, 24, 28, 32, 36, 40, 44, 48, 52, 68, 84
Plastic Pin Grid Array (PPGA)	69, 85, 101, 109, 121, 132, 145, 180
Ceramic Pin Grid Array (CPGA)	65, 68, 69, 84, 85, 101, 109, 121, 132, 145, 155, 177, 181, 208, 225, 257, 299, 476
Ball Grid Array (BGA)	(121), (169), 225, (256), 313, (352), 388

Jote 1: The 304 pin PowerQuad2™ package has an added heat slug to improve power dissipation.

2-18






h



Description:

AA21 is a 2-input gate which performs the logical AND function.



Equivalent Gates:.....1.5

Bolt Syntax:Q .AA21 A B;

Power Characteristics:

Parameter	Value	Units
Static I_{DD} (T _J = 85°C)	2.4	nA
EQL _{pd}	3.9	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)	_	Parameter		Numb	er of Equivalent	Loads	
From	То		1	5	10	14	19 (max)
Any Input	Q	t _{PLH} t _{PHL}	0.24 0.21	0.47 0.39	0.71 0.56	0.95 0.73	1.20 0.91



Description:

AA22 is a 2-input gate which performs the logical AND function.

Logic Symbol	Truth Table				Pin Lo	ading	
A – 2		А	в	Q			Equivalent
A 2 B 2 Q		L	L	L			Load
AA22		L	н	L		Α	1.0
$A \rightarrow 2$ B $-Q$ Q		н	L	L		в	1.0
AA22		н	Н	н			

Equivalent Gates:.....1.5

Bolt Syntax:Q .AA22 A B;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	3.3	nA
EQL _{pd}	5.2	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns) Parar		Parameter		Numb	er of Equivalent	Loads	
From	То		1	9	18	26	35 (max)
Any Input	Q	t _{PLH} t _{PHL}	0.25 0.25	0.48 0.43	0.69 0.60	0.91 0.77	1.13 0.94



Description:

AA31 is a 3-input gate which performs the logical AND function.

Logic Symbol	Truth Table				 Pin Loa	ding	
A	A	В	С	Q			Equivalent
	L	Х	Х	L			Load
C	X	L	х	L	-	Α	1.0
A = Q B = Q $Q = Q$	X	Х	L	L		В	1.0
Č – Ž – AA31	Н	н	Н	н		С	1.0

Equivalent Gates:.....1.5

Bolt Syntax:Q .AA31 A B C;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	3.0	nA
EQL _{pd}	5.0	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter		Number of Equivalent Loads							
From	То	-	1	5	10	14	19 (max)				
Any Input	Q	t _{PLH} t _{PHL}	0.28 0.25	0.52 0.43	0.75 0.61	0.97 0.78	1.20 0.95				

Jelay will vary with input conditions. See page 2-16 for interconnect estimates.

Core



Description:

AA32 is a 3-input gate which performs the logical AND function.

Logic Symbol	Truth Table					Pin Lo	bading	
A - 2	, A	4	в	С	Q			Equivalent
	L	-	Х	Х	L			Load
AA32	×	<	L	х	L		A	1.0
$ \begin{array}{c} A \\ B \\ C \\ \end{array} \right)^2 \\ Q \\ $	×	<	Х	L	L		в	1.0
C – Q AA32	F	1	Н	Н	н		С	1.0

Equivalent Gates:.....1.9

Bolt Syntax:Q .AA32 A B C;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	3.9	nA
EQL _{pd}	6.3	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (n:	s)	Parameter		Number of Equivalent Loads						
From	То		1	9	18	26	35 (max)			
Any Input	Q	t _{PLH} t _{PHL}	0.31 0.27	0.54 0.47	0.75 0.65	0.96 0.81	1.17 0.98			

Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Core Logic



Description:

AA41 is a 4-input gate which performs the logical AND function.

Logic Symbol	Truth Ta	ble					Pin Lo	ading	
Δ		A	в	С	D	Q			Equivalent
₿ <u></u>)— Q		L	Х	Х	Х	L			Load
D(х	L	Х	х	L		Α	1.0
		Х	Х	L	Х	L		В	1.0
B AA41		Х	Х	Х	L	L		С	1.0
		н	н	Н	Н	н		D	1.0

Equivalent Gates:.....1.8

Bolt Syntax:Q .AA41 A B C D;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	3.4	nA
EQL _{pd}	5.7	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads							
From To	1	5	10	14	19 (max)					
Any Input	Q	t _{PLH} t _{PHL}	0.31 0.25	0.53 0.45	0.76 0.62	0.97 0.79	1.18 0.97			



Description:

AA42 is a 4-input gate which performs the logical AND function.

Logic Symbol	Truth Tal	ble					Pin Loading	
A		А	в	с	D	Q		Equivalent
₿ <u>∃</u> ²)—a		L	Х	Х	Х	L		Load
D		х	L	х	Х	L	A	1.0
$a = \sqrt{2} \sqrt{2} \sqrt{2}$		х	х	L	Х	L	В	1.0
B=2 AA42		х	х	х	L	L	С	1.0
		н	н	н	н	н	D	1.0

Equivalent Gates:.....2.0

Bolt Syntax:Q .AA42 A B C D;

Power Characteristics:

Parameter	Value	Units		
Static I _{DD} (T _J = 85°C)	4.3	nA		
EQL _{pd}	6.8	Eq-load		

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns) From To		Parameter		Numb	er of Equivalent	Loads	
	То	Го	1	9	18	26	35 (max)
Any Input	Q	t _{PLH} t _{PHL}	0.34 0.29	0.59 0.50	0.80 0.67	1.01 0.84	1.22 1.00



Description:

AN11 is an AND-NOR circuit consisting of two 2-input AND gates into a 2-input NOR gate.

Logic Symbol	Truth Table)					Pin Loading	
		A	в	С	D	Q		
AN11		L	Х	L	Х	Н		Equivalent
		L	х	Х	L	н		Load
B	2	х	L	L	х	н	A	1.0
	2	Х	L	х	L	н	В	1.0
	I	Н	н	х	х	L	С	1.0
	2	Х	х	н	н	L	D	1.1
						1		1

Equivalent Gates:.....1.8

Bolt Syntax:Q .AN11 A B C D;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	1.8	nA
EQL _{pd}	5.0	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns) From T		Parameter	Number of Equivalent Loads								
	То	То	1	3	6	8	11 (max)				
Any Input	Q	t _{PLH} t _{PHL}	0.20 0.15	0.47 0.32	0.72 0.47	0.97 0.62	1.25 0.79				



Description:

AN21 is an AND-NOR circuit consisting of one 2-input AND gate into a 2-input NOR gate.

Logi	: Symbol	Truth Table	_				Pin Lo	ading		<u></u>
	AN21		A	в	с	Q			Equivalent Load	
		-	Н	Н	Х	L		A	1.0	
			Х	х	н	L		В	1.0	
	·	All ot	ner co	mbina	tions	Н		С	1.0	
									•	

Equivalent Gates:.....1.6

Bolt Syntax:Q .AN21 A B C;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	1.0	nA
EQL _{pd}	4.0	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads							
From	То		1	3	6	8	11 (max)			
Any Input	Q	t _{PLH} t _{PHL}	0.18 0.16	0.40 0.32	0.64 0.49	0.89 0.66	1.12 0.83			



Description:

AN31 is an AND-NOR circuit consisting of a 2-input AND gate and two direct inputs into a 3-input NOR gate.

Logic Symbol	Truth Ta	ble					Pin L	oading	
• AN31		А	В	с	D	Q			Equivalent
		L	Х	L	L	Н			Load
B		х	L	L	L	н		Α	1.1
C		н	н	Х	х	L		В	1.0
D		х	х	н	х	L		С	1.0
[х	х	х	н	L		D	1.0

Equivalent Gates:.....1.8

Bolt Syntax:Q .AN31 A B C D;

Power Characteristics:

Parameter	Value	Units		
Static $I_{DD} (T_J = 85^{\circ}C)$	1.0	nA		
EQL _{pd}	5.1	Eq-load		

See page 2-14 for power equation.

Delay Characteristics:

Conditions: T_J = 25°C, V_{DD} = 5.0V, Typical Process

Delay (ns) From		Parameter		Numb	er of Equivalent	Loads	
	То		1	3	4	6	8 (max)
Any Input	Q	t _{PLH} t _{PHL}	0.18 0.20	0.42 0.37	0.64 0.52	0.86 0.67	1.09 0.82



Description:

AN41 is an AND-NOR circuit consisting of one 3-input AND gate into a 2-input NOR gate.

Logic Symbol	Truth Table					Pin	Loading	
								Equivalent
A AN41	Α	В	С	D	Q			Load
	Н	н	Н	Х	L		Α	1.0
	Х	Х	Х	н	L		в	1.0
	All	other co	ombina	ations	н		С	1.0
					•		D	1.0

Equivalent Gates:.....1.7

Bolt Syntax:Q .AN41 A B C D;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	1.0	nA
EQL _{pd}	5.7	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter		Numbe	er of Equivalent	Loads	
From	То		1	3	4	6	8 (max)
Any Input	Q	t _{PLH} t _{PHL}	0.22 0.26	0.39 0.39	0.56 0.55	0.74 0.70	0.91 0.84



Description:

AN51 is an AND-NOR circuit consisting of one 3-input AND gate and one 2-input AND gate into a 2-input NOR gate.

Logic Symbol	Truth 1	able						Pin	Loading	
										Equivalent
		Α	В	С	D	Е	Q			Load
A AN51	-	Η	Н	Н	Х	Х	L		A	1.0
		Х	х	х	н	н	L		В	1.0
		A	l othe	r comb	inatio	าร	н		С	1.0
							•		D	1.1
									Е	1.0

Equivalent Gates:.....2.3

Bolt Syntax:Q .AN51 A B C D E;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	1.8	nA
EQL _{pd}	6.7	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter		Numb	er of Equivalent	Loads	
From	To	. arameter	1	3	4	6	8 (max)
Any Input	Q	t _{PLH} t _{PHL}	0.24 0.24	0.44 0.42	0.62 0.57	0.80 0.72	0.98 0.87



Description:

AN61 is an AND-NOR circuit consisting of two 3-input AND gates into a 2-input NOR gate.

Logic Symbol	Truth Ta	ble						Pin Loading	
									Equivalent
A AN61	A	В	С	D	E	F	Q		Load
AINOT	Н	Н	Н	Х	Х	Х	L	A	1.0
	x	х	Х	Н	Н	н	L	В	1.0
		All of	ther co	mbina	tions		н	С	1.0
								D	1.0
								E	1.0
								F	1.0
									1

Equivalent Gates:.....2.4

Bolt Syntax:Q .AN61 A B C D E F;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	2.7	nA
EQL _{pd}	7.3	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter		Number of Equivalent Loads								
From To	1	3	4	6	8 (max)							
Any Input	Q	t _{PLH} t _{PHL}	0.28 0.27	0.42 0.44	0.59 0.59	0.76 0.74	0.92 0.90					



Core Logic

AMI6S 0.6 micron CMOS Standard Cells

Description:

AN71 is an AND-NOR circuit consisting of one 3-input AND gate into a 3-input NOR gate.

Logic Symbol	Truth 1	fable						Pin Lo	ading	
										Equivalent
A AN71		А	В	С	D	Е	Q			Load
	-	Н	н	Н	Х	Х	L		Α	1.0
		Х	х	Х	Н	Х	L .		В	1.0
		Х	х	Х	х	Н	L		С	1.0
		A	l othe	r comb	inatio	าร	Н		D	1.0
E									Е	1.0

Equivalent Gates:.....2.0

Solt Syntax:Q .AN71 A B C D E;

Yower Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	1.1	nA
EQL _{pd}	6.6	Eq-load

ee page 2-14 for power equation.

)elay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter		Number of Equivalent Loads								
From			1	3	4	6	8 (max)					
Any Input	Q	t _{PLH} t _{PHL}	0.24 0.25	0.45 0.41	0.67 0.56	0.89 0.72	1.10 0.87					



Description:

AN81 is an AND-NOR circuit consisting of two 2-input AND gates into a 3-input NOR gate.

Logic Symbol	Truth Ta	able						Pin Lo	ading	
										Equivalent
A AN81		Α	в	С	D	Е	Q	ł		Load
B)		Н	н	Х	Х	Х	L		Α	1.0
		х	х	н	Н	х	L		в	1.0
		Х	х	х	Х	н	L		С	1.0
		A	l othei	r comb	inatio	າຣ	н		D	1.0
E							•		Е	1.0
										I

Equivalent Gates:.....2.1

Bolt Syntax:Q .AN81 A B C D E;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	1.1	nA
EQL _{pd}	7.6	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads								
From	То		1	3	4	6	8 (max)				
Any Input	Q	t _{PLH} t _{PHL}	0.23 0.23	0.54 0.35	0.80 0.42	1.07 0.54	1.36 0.66				



AN91

AMI6S 0.6 micron CMOS Standard Cells

Description:

AN91 is an AND-NOR circuit consisting of one 3-input AND gate and one 2-input AND gate into a 3-input NOR gate.

Logic Symbol	Truth Ta	ble						Pin Loading	
									Equivalent
A AN91	A	В	С	D	Е	F	Q		Load
	Н	Н	Н	Х	Х	Х	L	A	1.0
	x	Х	Х	Н	Н	Х	L	В	1.0
	x	Х	Х	Х	X	н	L	С	1.0
		All of	ther co	ombina	tions		н	D	1.0
							1	E	1.0
								F	1.0

Equivalent Gates:.....2.5

Bolt Syntax:Q .AN91 A B C D E F;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	1.1	nA
EQL _{pd}	9.0	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter		Number of Equivalent Loads							
From To		1	3	4	6	8 (max)					
Any Input	Q	t _{PLH} t _{PHL}	0.28 0.27	0.58 0.44	0.86 0.61	1.15 0.77	1.44 0.93				



Description:

ANA1 is an AND-NOR circuit consisting of two 3-input AND gates into a 3-input NOR gate.

Logic Symbol		Truth	Table							Pin Loadin	g
											Equivalent
A ANA1		Α	В	С	D	Е	F	G	Q		Load
		Н	Н	Н	Х	Х	Х	Х	L	A	1.0
		Х	х	х	Н	н	н	Х	L	В	1.0
	-	Х	х	х	х	х	Х	Н	L	С	1.0
			А	ll othe	r comb	oinatio	ns		н	D	1.0
G										E	1.0
	1									F	1.0
										G	1.0
											1

Equivalent Gates:.....2.7

Bolt Syntax:Q .ANA1 A B C D E F G;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	1.1	nA
EQL _{pd}	10.0	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter		Number of Equivalent Loads								
From	То		1	3	4	6	8 (max)					
Any Input	Q	t _{PLH} t _{PHL}	0.32 0.30	0.59 0.45	0.86 0.62	1.12 0.79	1.38 0.95					



Description:

ANB1 is an AND-NOR circuit consisting of three 2-input AND gates into a 3-input NOR gate.

Logic Symbol	Truth Tal	ble						Pin Loading	
									Equivalent
A ANB1	Α	В	С	D	Е	F	Q		Load
	Н	Н	Х	Х	Х	Х	L	A	1.0
	Х	Х	н	Н	Х	Х	L	В	1.0
	Х	Х	Х	Х	н	н	L	С	1.0
		All of	ther co	mbina	tions		н	D	1.0
								E	1.0
								F	1.0
								ł	

Equivalent Gates:.....2.7

Bolt Syntax:Q .ANB1 A B C D E F;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	2.0	nA
EQL _{pd}	9.0	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads							
From	To		1	3	4	6	8 (max)			
Any Input	Q	t _{PLH} t _{PHL}	0.34 0.26	0.61 0.42	0.90 0.57	1.20 0.73	1.48 0.88			



Description:

ANC1 is an AND-NOR circuit consisting of one 3-input AND gate and two 2-input AND gates into a 3-input NOR gate.

Logic Symbol	Truth	Table							Pin Loadin	g
										Equivalent
A ANC1	А	в	С	D	Е	F	G	Q		Load
	Н	н	Н	Х	Х	Х	Х	L	A	1.0
	х	Х	х	Н	Н	х	Х	L	В	1.0
	х	Х	Х	х	Х	н	н	L	С	1.0
F		Α	ll othe	r comb	oinatio	ns		н	D	1.0
								•	E	1.0
									F	1.0
									G	1.0

Equivalent Gates:.....2.9

Bolt Syntax:Q.ANC1 A B C D E F G;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	2.0	nA
EQL _{pd}	10.4	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter		Loads			
From	То		1	3	4	6	8 (max)
Any Input	Q	t _{PLH} t _{PHL}	0.28 0.34	0.49 0.51	0.72 0.71	0.96 0.89	1.18 1.08

民





Description:

AND1 is an AND-NOR circuit consisting of two 3-input AND gates and one 2-input AND gate into a 3-input NOR gate.

Logic Symbol	Truti	n Tabl	e							Pin Loadi	ng
											Equivalent
											Load
A AND1	А	В	С	D	Е	F	G	Н	Q	A	1.0
	н	Н	Н	Х	Х	Х	Х	Х	L	В	1.0
	X	Х	х	Н	н	Н	Х	х	L	С	1.0
	X	Х	х	Х	х	Х	н	Н	L	D	1.0
			All ot	her co	ombin	ations	3		н	E	1.0
									•	F	1.0
	1									G	1.0
										н	1.0

Bolt Syntax:Q .AND1 A B C D E F G H;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	2.0	nA
EQL _{pd}	11.3	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter		Numb	er of Equivalent	Loads	
From	То		1	3	4	6	8 (max)
Any Input	Q	t _{PLH} t _{PHL}	0.38 0.40	0.62 0.58	0.92 0.80	1.23 1.02	1.51 1.21



Description:

Core

ANE1 is an AND-NOR circuit consisting of three 3-input AND gates into a 3-input NOR gate.

Logic Symbol	Trut	h Tab	le						_		Pin Loadi	ng
												Equivalent
												Load
	Α	В	С	D	Е	F	G	н	Т	Q	A	1.0
A ANE1	Н	Н	Н	Х	Х	Х	Х	Х	Х	L	В	1.0
	Х	Х	Х	H	Н	Н	Х	Х	Х	L	c	1.0
	Х	Х	Х	Х	Х	Х	Н	Н	Н	L	D	1.0
			All	other	com	binati	ons			н	E	1.0
											F	1.0
											G	1.0
											н	1.0
											1	1.0
				_								I motion

Equivalent Gates:.....3.2

Bolt Syntax:Q .ANE1 A B C D E F G H I;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	3.0	nA
EQL _{pd}	11.7	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter		Numb	er of Equivalent	Loads	· · · · · ·
From To		1	3	4	6	8 (max)	
Any Input	Q	t _{PLH} t _{PHL}	0.34 0.41	0.57 0.60	0.82 0.82	1.06 1.04	1.31 1.24



Description:

AU11 is a combinational one-bit full adder.

Logic Symbol	Truth Ta	ble					P	in Loading	
		CI	А	В	s	CO			
		L	L	L	L	L			Equivalent
[]		L	L	Н	н	L			Load
		L	н	L	н	L		A	4.8
A S		L	н	н	L	Н		В	4.8
B		Н	L	L	н	L		CI	3.7
		н	L	н	L	н			r
		Н	н	L	L	н			
		н	н	Н	н	н			
					1				

Equivalent Gates:.....6.4

Bolt Syntax:CO S .AU11 A B CI;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	7.8	nA
EQL _{pd}	20.6	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


	Delay (ns)		Demonster		Number of Equivalent Loads								
From		То	Parameter	1	5	10	14	19 (max)					
A		S	t _{PLH} t _{PHL}	1.01 0.84	1.25 1.13	1.48 1.30	1.72 1.48	1.96 1.70					
В		S	t _{PLH} t _{PHL}	1.11 0.85	1.38 1.08	1.61 1.29	1.84 1.48	2.09 1.65					
CI		S	t _{PLH} t _{PHL}	0.96 0.82	1.18 1.06	1.43 1.25	1.67 1.43	1.90 1.61					
A		со	t _{PLH} t _{PHL}	0.51 0.50	0.74 0.75	0.98 0.94	1.21 1.13	1.43 1.33					
В		со	t _{PLH} t _{PHL}	0.45 0.54	0.74 0.80	0.95 0.99	1.18 1.18	1.44 1.38					



Dela	ay (ns)	Parameter	Number of Equivalent Loads						
From	То		1	5	10	14	19 (max)		
CI	со	t _{PLH} t _{PHL}	0.40 0.40	0.64 0.65	0.87 0.85	1.10 1.04	1.33 1.23		

Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Logic Schematic





Core - odic

AMI6S 0.6 micron CMOS Standard Cells

Description:

BL02 is a tri-state bus latch that stores the final binary level on the bus when left undriven.

Logic Symbol	Truth Table	Pin Loading	
BL02	N/A	IO 2.5	

Equivalent Gates:.....2.0

Bolt Syntax:IO .BL02;

Power Characteristics:


Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	1.5	nA
EQL _{pd}	11.1	Eq-load

See page 2-14 for power equation.



Description:

BR02 is a non-inverting bus receiver with a single output to be used as the output of tri-state busses.



Equivalent Gates:.....1.3

Bolt Syntax:Q.BR02 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	2.7	nA
EQL _{pd}	4.8	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns) From To	Parameter	Number of Equivalent Loads					
		1	9	18	26	35 (max)	
A	Q	t _{PLH} t _{PHL}	0.21 0.21	0.43 0.41	0.65 0.58	0.88 0.73	1.11 0.89




Core

AMI6S 0.6 micron CMOS Standard Cells

Description:

BR04 is a non-inverting bus receiver with a single output to be used as the output of tri-state busses.



Equivalent Gates:.....2.0

3olt Syntax:Q.BR04 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	5.3	nA
EQL _{pd}	8.5	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns) Para		Parameter	Number of Equivalent Loads					
From To		4	19	35	51	67 (max)		
A	Q	t _{PLH} t _{PHL}	0.20 0.23	0.42 0.39	0.61 0.54	0.82 0.69	1.04 0.83	



Description:

BR06 is a non-inverting bus receiver with a single output to be used as the output of tri-state busses.

A6Q	A Q L L	Equivalent Load
AQ Q	н	A 2.0

Equivalent Gates:.....2.8

Bolt Syntax:Q .BR06 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	7.1	nA
EQL _{pd}	12.4	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns) Parame		Number of Equivalent Loads Parameter					
From To		6	28	52	75	99 (max)	
A	Q	t _{PLH} t _{PHL}	0.25 0.27	0.44 0.42	0.63 0.58	0.82 0.73	1.01 0.87

3-26





Description:

CVDD is the resistive tie-up to the core V_{DD} bus for all cell inputs.

Equivalent Gates:.....1.0

Bolt Syntax:Q.CVDD;





Description:

CVSS is the resistive tie-down to the core V_{SS} bus for all cell inputs.

Equivalent Gates:.....1.0

Bolt Syntax:Q.CVSS;







Description:

DC24 is a two-to-four line decoder/demultiplexer with active low enable.

Logic Symbol	Truth	ı Tab	ble						Pin L	oading	
DC24	E	EN	S1	S0	Q0N	Q1N	Q2N	Q3N			Equivalent
-0 Ē		Н	Х	Х	н	Н	Н	H			Load
$\overline{\mathbf{Q3}}$		L	L	L	L	Н	Н	Н		S0	3.2
Q20-		L	L	Н	н	L	Н	Н		S1	3.1
S1 Q1⊖_ S0 Q0⊖_		L	н	L	н	Н	L	Н		EN	1.0
		L	н	н	н	н	н	L			

Equivalent Gates:.....6.6

Bolt Syntax:QON Q1N Q2N Q3N .DC24 EN S0 S1;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	11.0	nA
EQL _{pd}	23.6	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

	Delay (ns)	Parameter	Number of Equivalent Loads					
From	То		1	3	4	6	8 (max)	
Sx	QN	t _{PLH} t _{PHL}	0.28 0.30	0.39 0.41	0.50 0.52	0.60 0.63	0.71 0.73	
EN	QN	t _{PLH} t _{PHL}	0.42 0.37	0.54 0.49	0.64 0.60	0.74 0.70	0.85 0.82	

Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Core Logic



Description:

DC38 is a three-to-eight line decoder/demultiplexer with active low enable.

Logic Symbol	Truth Table	Pin Loading	Pin Loading			
DC38 -C Ē Q00- S2 Q20- S1 Q30- S0 Q40- Q60- Q70-	Truth Table Appears On Next Page	S0 S1 S2 EN	Equivalent Load 5.6 5.5 5.3 1.0			

Equivalent Gates:.....15.9

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	23.6	nA
EQL _{pd}	54.8	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


Dela	ay (ns)	Parame-	Number of Equivalent Loads					
From	То	ter	1	2	4	5	7 (max)	
Sx	QN	t _{PLH} t _{PHL}	0.42 0.40	0.48 0.50	0.58 0.61	0.69 0.71	0.76 0.82	
EN	QN	t _{PLH} t _{PHL}	0.70 0.53	0.82 0.68	0.92 0.79	1.01 0.88	1.12 0.96	

Delay will vary with input conditions. See page 2-16 for interconnect estimates.





				Т	ruth Tab	le					
EN	S2	S1	S0	Q0N	Q1N	Q2N	Q3N	Q4N	Q5N	Q6N	Q7N
Н	Х	Х	Х	۰H	Н	Н	Н	Н	Н	Н	Н
L	L	L	L	L	н	н	н	н	н	н	Н
L	L	L	Н	н	L	н	Н	н	Н	н	н
L	L	н	L	н	н	L	н	н	н	н	н
L	L	н	н	н	н	н	L	н	Н	Н	Н
L	н	L	L	н	Н	н	н	L	Н	н	н
L	Н	L	н	н	н	н	Н	Н	L	Н	н
L	н	н	L	н	н	Н	н	н	н	L	н
L	н	Н	н	н	н	н	Н	Н	Н	н	L
				1							





Description:

DF001 is a static, master-slave D flip-flop without SET or RESET. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table	Pin Loading
	D C Q H ↑ H	Equivalent Load
	L ↑ L	D 1.0
DF001	X L NC	C 2.7
	NC = No Change	

Equivalent Gates:.....3.9

Bolt Syntax:Q.DF001 C D;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	5.3	nA
EQL _{pd}	12.7	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


Delay (ns)	Demonstra	Number of Equivalent Loads								
From	То	Parameter	1	3	6	8	11 (max)				
С	Q	t _{PLH} t _{PHL}	0.30 0.42	0.42 0.52	0.54 0.63	0.67 0.73	0.80 0.82				
Min C Width	High	t _w	0.41		<u> </u>						
Min C Width	Low	t _w	0.45								
Min D Setup		t _{su}	0.39								
Min D Hold		t _h	0.00								

Delay will vary with input conditions. See page 2-16 for interconnect estimates.



DF001

AMI6S 0.6 micron CMOS Standard Cells







Description:

DF011 is a static, master-slave D flip-flop. RESET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Tabl	e				Pin Loa	ding	
	j ı	RN	D	с	Q			Equivalent
		L	Х	Х	L			Load
		н	L	\uparrow	L		D	1.0
DF011		н	н	Ť	н		С	3.0
R		н	х	L	NC		RN	1.0
1			NC =	No Cl	hange			

Equivalent Gates:.....5.2

Bolt Syntax:Q .DF011 C D RN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	6.7	nA
EQL _{pd}	18.6	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (n	s)	Parameter	Number of Equivalent Loads						
From	То	Falameter	1	3	6	8	11 (max)		
С	Q	t _{PLH} t _{PHL}	0.44 0.47	0.63 0.59	0.86 0.69	1.09 0.80	1.30 0.90		
RN	Q	t _{PHL}	0.34	0.43	0.54	0.64	0.74		
Min C Width	High	t _w	0.47				ulm, am		
Min C Width	Low	t _w	0.52						
Min RN Width	Low	t _w	0.67						
Min D Setup		t _{su}	0.43						
Min D Hold		t _h	0.00	1					
Min RN Setup		t _{su}	0.36	1					
Min RN Hold	·	t _h	0.37	1					

Delay will vary with input conditions. See page 2-16 for interconnect estimates.




DF011

Core Logic

AMI6S 0.6 micron CMOS Standard Cells

Schematic Logic





Description:

DF021 is a static, master-slave D flip-flop. SET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Γ	ogic Symbol	Truth Tat	ole				·····	Pin Loa	ding	
			SN	D	С	Q		}		Equivalent
		-	L	X	X	Н				Load
	D ^S Q		н	L	\uparrow	L		~	D	1.0
	—_C DF021		н	н	\uparrow	н		ļ	С	3.0
	51 021		н	х	L	NC			SN	2.1
				NC =	No Cł	hange		}		
								t		

Equivalent Gates:.....4.8

Bolt Syntax:Q.DF021 C D SN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	7.1	nA
EQL _{pd}	14.5	Eq-load

See page 2-14 for power equation.

Delay Characteristics:


Delay (n	s)	s) Parameter		Number of Equivalent Loads						
From	То	Parameter	1	3	6	8	11 (max)			
с	Q	t _{PLH} t _{PHL}	0.36 0.51	0.50 0.61	0.63 0.75	0.77 0.89	0.90 1.00			
SN	Q	t _{PLH}	0.18	0.31	0.43	0.57	0.71			
Min C Width	High	t _w	0.48		• • • • • • • • • • • • • • • • • • • •					
Min C Width	Low	t _w	0.46							
Min SN Width	Low	t _w	0.65							
Min D Setup		t _{su}	0.38	1						
Min D Hold		t _h	0.00							





Dela	Delay (ns) Parameter		Number of Equivalent Loads						
From	То	Parameter	1	3	6	8	11 (max)		
Min SN Setup		t _{su}	0.14				1		
Min SN Hold		t _h	0.24						

Delay will vary with input conditions. See page 2-16 for interconnect estimates.





Description:

DF031 is a static, master-slave D flip-flop. SET and RESET are asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Ta	ble					Pin L	oading		
		SN	RN	D	С	Q				
	-	L	L	Х	Х	IL			Equivalent	ı
		L	н	х	х	н			Load	
		Н	L	х	х	L		D	1.0	
DF031		Н	Н	L	↑	L		С	3.0	
R		Н	н	н	Ŷ	н		SN	2.1	
Ϋ́Υ Ϋ́Υ		Н	н	х	L	NC		RN	2.2	
				= No C . = Ille	hange gal	Ð		Ĭ		

Equivalent Gates:.....5.8

Bolt Syntax:Q .DF031 C D RN SN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	8.2	nA
EQL _{pd}	21.2	Eq-load

See page 2-14 for power equation.


Delay Characteristics:

De	elay (ns)	Parameter	Number of Equivalent Loads				
From	То	T arameter	1	3	6	8	11 (max)
С	Q	t _{PLH} t _{PHL}	0.38 0.53	0.50 0.65	0.64 0.77	0.78 0.91	0.91 1.04
RN	Q	t _{PHL}	0.78	0.86	1.00	1.15	1.24
SN	Q	t _{PLH}	0.18	0.32	0.44	0.58	0.71



Delay (n	s)			Numb	per of Equivalent	Loads	
From	То	Parameter	1	3	6	8	11 (max)
Min C Width	High	t _w	0.51				
Min C Width	Low	t _w	0.55				
Min RN Width	Low	t _w	0.72				
Min SN Width	Low	t _w	0.73				
Min D Setup		t _{su}	0.46				
Min D Hold		t _h	0.00				
Min RN Setup		t _{su}	0.38				
Min RN Hold		t _h	0.38				
Min SN Setup		t _{su}	0.20				
Min SN Hold		t _h	0.25				

Delay will vary with input conditions. See page 2-16 for interconnect estimates.





Description:

DF041 is a static, master-slave D flip-flop without SET or RESET. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol Truth Table Pin Loading	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	

Equivalent Gates:.....3.9

Bolt Syntax: QN .DF041 C D;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	5.3	nA
EQL _{pd}	12.7	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


Delay (I	ns)			Numb	er of Equivalent	t Loads	
From	То	Parameter	1	3	6	8	11 (max)
с	QN	t _{PLH} t _{PHL}	0.34 0.17	0.55 0.34	0.75 0.49	0.96 0.64	1.17 0.81
Min C Width	High	t _w	0.84		•,	• • • • • • • • • • • • • • • • • • • •	· .
Min C Width	Low	t _w	0.45				
Min D Setup		t _{su}	0.39				
Min D Hold		t _h	0.00	1			

Delay will vary with input conditions. See page 2-16 for interconnect estimates.



DF041

AMI6S 0.6 micron CMOS Standard Cells





Description:

DF051 is a static, master-slave D flip-flop. RESET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logi	c Symbol	Truth Ta	ble				Pin Loading	
			RN	D	С	QN		Equivalent
	D		L	Х	Х	Н		Load
			н	L	Ŷ	н	D	1.0
	DF051 _ QO-		н	н	Ŷ	L	c	3.0
	R CD-		Н	х	L	NC	RN	1.0
				NC =	No Cl	hange		1

Equivalent Gates:.....5.2

Bolt Syntax:QN .DF051 C D RN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	6.7	nA
EQL _{pd}	18.6	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Delay (ns)		Parameter	Number of Equivalent Loads							
From	То	Parameter	1	3	6	8	11 (max)			
С	QN	t _{PLH} t _{PHL}	0.37 0.20	0.59 0.35	0.81 0.50	1.03 0.67	1.24 0.83			
RN	QN	t _{PLH}	0.66	0.86	1.09	1.32	1.53			
Min C Width	High	t _w	0.96				•			
Min C Width	Low	t _w	0.52							
Min RN Width	Low	t _w	0.67							
Min D Setup		t _{su}	0.43	1						
Min D Hold		t _h	0.00	1						




DF051

AMI6S 0.6 micron CMOS Standard Cells

Delay (ns)		Parameter	Number of Equivalent Loads						
From	То	T arameter	1	3	6	8	11 (max)		
Min RN Setup)	t _{su}	0.36						
Min RN Hold		t _h	0.37						

Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Schematic Logic





Description:

DF061 is a static, master-slave D flip-flop. SET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Ta	ble				Pin Loa	ding		,
		SN	D	С	QN			Equivalent	,
6		L	Х	Х	L			Load	
D Ŝ		н	L	\uparrow	н		D	1.0	
—C DF061		Н	н	\uparrow	L		С	3.0	
		Н	х	L	NC		SN	2.1	
			NC =	No Cl	hange				

Equivalent Gates:.....4.8

Bolt Syntax:QN .DF061 C D SN;

Power Characteristics::

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	7.1	nA
EQL _{pd}	14.5	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Delay (ns)		Parameter	Number of Equivalent Loads							
From	То	Farameter	1	3	6	8	11 (max)			
С	QN	t _{PLH} t _{PHL}	0.37 0.20	0.55 0.35	0.76 0.51	0.98 0.66	1.21 0.81			
SN	QN	t _{PHL}	0.43	0.56	0.73	0.91	1.12			
Min C Width	High	t _w	0.77		•					
Min C Width	Low	t _w	0.46							
Min SN Width	Low	t _w	0.48							
Min D Setup		t _{su}	0.38	1						
Min D Hold		t _h	0.00							




DF061

AMI6S 0.6 micron CMOS Standard Cells

Delay (ns)		Parameter	Number of Equivalent Loads							
From	То		1	3	6	8	11 (max)			
Min SN Setup		t _{su}	0.14							
Min SN Hold		t _h	0.24							

Delay will vary with input conditions. See page 2-16 for interconnect estimates.





Description:

DF071 is a static, master-slave D flip-flop. SET and RESET are asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Tab	ole					Pin Loading	
		SN	RN	D	С	QN		
		L	L	Х	Х	IL		Equivalent
		L	н	х	х	L		Load
		Н	L	х	х	н	D	1.0
DF071		Н	н	L	Ŷ	н	С	3.0
		н	н	н	Ŷ	L	SN	2.1
		н	Н	х	L	NC	RN	2.2
				= No C _ = Ille	hango gal	ė		'

Equivalent Gates:.....5.8

Bolt Syntax: QN .DF071 C D RN SN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	8.2	nA
EQL _{pd}	21.2	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

De	lay (ns)	Parameter	Number of Equivalent Loads							
From	То	i arameter	1	3	6	8	11 (max)			
с	QN	t _{PLH} t _{PHL}	0.38 0.21	0.60 0.36	0.81 0.52	1.02 0.68	1.24 0.84			
RN	QN	t _{PLH}	0.63	0.82	1.05	1.27	1.47			
SN	QN	t _{PHL}	0.55	0.67	0.85	1.02	1.16			




Core Logic

AMI6S 0.6 micron CMOS Standard Cells

Delay (n	s)		Number of Equivalent Loads							
From	То	Parameter	1	3	6	8	11 (max)			
Min C Width	High	t _w	0.99							
Min C Width	Low	t _w	0.55							
Min RN Width	Low	t _w	1.23							
Min SN Width	Low	t _w	0.57							
Min D Setup		t _{su}	0.46							
Min D Hold		t _h	0.00							
Min RN Setup		t _{su}	0.38							
Min RN Hold		t _h	0.39							
Min SN Setup	-	t _{su}	0.20							
Min SN Hold		t _h	0.25							

Delay will vary with input conditions. See page 2-16 for interconnect estimates.





Description:

DF101 is a static, master-slave D flip-flop. SET is asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol	Truth Ta	ble					Pin L	oading	
¥		SN	D	С	Q	QN			Equivalent
		L	Х	Х	Н	L			Load
		Н	L	\uparrow	L	н		D	1.0
DF101 QO-		н	н	Ŷ	н	L		С	2.7
		Н	х	L	NC	NC		SN	2.1
			NC =	No Cl	hange			ľ	

Equivalent Gates:.....5.5

Bolt Syntax:Q QN .DF101 C D SN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	8.4	nA
EQL _{pd}	18.1	Eq-load

See page 2-14 for power equation.

Delay Characteristics:


Delay	r (ns)	Parameter	Number of Equivalent Loads							
From	То	Parameter	1	5	10	14	19 (max)			
С	Q	t _{PLH} t _{PHL}	0.32 0.45	0.57 0.65	0.79 0.84	1.01 1.02	1.21 1.19			
С	QN	t _{PLH} t _{PHL}	0.67 0.48	0.86 0.67	1.09 0.84	1.32 1.01	1.53 1.19			
SN	Q	t _{PLH}	0.78	1.06	1.28	1.49	1.69			
SN	QN	t _{PHL}	0.26	0.46	0.62	0.79	0.98			



Delay (n	Delay (ns)		Number of Equivalent Loads							
From	То	Parameter	1	5	10	14	19 (max)			
Min C Width	High	t _w	0.50							
Min C Width	Low	t _w	0.46							
Min SN Width		t _w	0.59							
Min D Setup		t _{su}	0.38							
Min D Hold		t _h	0.00							
Min SN Setup		t _{su}	0.14							
Min SN Hold		t _h	0.24							

Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Schematic Logic







Description:

DF111 is a static, master-slave D flip-flop. RESET is asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol	Truth Tab	le					Pi	n Loading	
		RN	D	С	Q	QN			Equivalent
D Q	-	L	Х	Х	L	н			Load
—C		н	L	↑	L	н		D	1.1
		н	н	Ŷ	н	L		С	2.7
		н	Х	L	NC	NC		RN	1.0
1		NC = No Change							

Bolt Syntax:Q QN .DF111 C D RN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	8.0	nA
EQL _{pd}	22.2	Eq-load

See page 2-14 for power equation.

Delay Characteristics:


	Delay (ns)	Parameter	Number of Equivalent Loads							
From	То	Falamelei	1	5	10	14	19 (max)			
С	Q	t _{PLH} t _{PHL}	0.33 0.48	0.60 0.68	0.84 0.88	1.09 1.06	1.35 1.23			
с	QN	t _{PLH} t _{PHL}	0.61 0.55	0.88 0.78	1.10 0.95	, 1.33 1.12	1.60 1.31			
RN	Q	t _{PHL}	0.92	1.17	1.37	1.56	1.73			
RN	QN	t _{PLH}	0.41	0.66	0.90	1.14	1.39			





Delay (r	ıs)		Number of Equivalent Loads							
From	То	Parameter	1	5	10	14	19 (max)			
Min C Width	High	t _w	0.49		<u>.</u>					
Min C Width	Low	t _w	0.52							
Min RN Width		t _w	0.66							
Min D Setup		t _{su}	0.44							
Min D Hold		t _h	0.00							
Min RN Setup		t _{su}	0.38							
Min RN Hold		t _h	0.38							

Delay will vary with input conditions. See page 2-16 for interconnect estimates.





Description:

DF121 is a static, master-slave D flip-flop. SET and RESET are asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol	Truth 1	able						Pin Loading]
		SN	RN	D	С	Q	QN		
		L	L	Х	Х	IL	IL.		Equivalent
		L	н	х	х	н	L		Load
C	l.	н	L	х	х	L	H	D	1.0
DF121 QO		Н	Н	L	Ŷ	L	Н	С	3.0
RQ		н	н	Н	\uparrow	н	L	SN	2.1
		Н	н	х	L	NC	NC	RN	2.2
		1L = 1	llegal		N	C = No	Change		

Equivalent Gates:......6.7

Bolt Syntax:Q QN .DF121 C D RN SN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	10.0	nA
EQL _{pd}	25.5	Eq-load

See page 2-14 for power equation.


Delay Characteristics:

	Delay (ns)		Demonstra	Number of Equivalent Loads							
From		То	Parameter	1	5	10	14	19 (max)			
С		Q	t _{PLH} t _{PHL}	0.36 0.49	0.64 0.73	0.90 0.92	1.15 1.10	1.41 1.29			
С		QN	t _{PLH} t _{PHL}	0.77 0.52	0.98 0.76	1.24 0.91	1.47 1.08	1.68 1.29			
SN		Q	t _{PLH}	0.73	0.99	1.25	1.49	1.75			
SN		QN	t _{PHL}	0.28	0.48	0.66	0.84	1.02			
RN		Q	t _{PHL}	0.72	0.95	1.15	1.34	1.52			
RN		QN	t _{PLH}	1.00	1.19	1.45	1.68	1.89			



Delay (ne	5)		Number of Equivalent Loads							
From	То	Parameter	1	5	10	14	19 (max)			
Min C Width	High	t _w	0.58							
Min C Width	Low	t _w	0.54							
Min RN Width	Low	t _w	0.80							
Min SN Width	Low	t _w	0.59							
Min D Setup		t _{su}	0.46							
Min D Hold		t _h	0.00							
Min RN Setup		t _{su}	0.39							
Min RN Hold		t _h	0.38							
Min SN Setup		t _{su}	0.20							
Min SN Hold		t _h	0.25							

Delay will vary with input conditions. See page 2-16 for interconnect estimates.





Description:

Logic Symbol

DF1F1 is a static, master-slave D flip-flop without SET or RESET. Outputs are buffered and change state on the rising edge of the clock.

	D C DF	1F C

Truth Table					Pin L	oading	
	D	С	Q	QN			Equivalent
	Х	Х	L	Н			Load
	L	↑	L	н		D	1.0
	Н	Ŷ	н	L		С	2.7
	Х	L	NC	NC			
	N	C = No	Chan	ige			

Equivalent Gates:.....4.8

Bolt Syntax:Q QN .DF1F1 C D;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	7.1	nA
EQL _{pd}	17.2	Eq-load

Delay Characteristics:


Delay (r	ns)	Demonster	Number of Equivalent Loads							
From	То	Parameter	1	5	10	14	19 (max)			
С	Q	t _{PLH} t _{PHL}	0.32 0.48	0.58 0.70	0.82 0.90	1.04 1.08	1.25 1.25			
С	QN	t _{PLH} t _{PHL}	0.65 0.47	0.83 0.67	1.06 0.84	1.29 1.02	1.50 1.20			
Min C Width	High	t _w	0.50			L				
Min C Width	Low	t _w	0.44							
Min D Setup		t _{su}	0.36							
Min D Hold		t _h	0.00	1						



DF1F1

Core Logic

AMI6S 0.6 micron CMOS Standard Cells





Description:

DF201 is a static, master-slave, multiplexed scan D flip-flop without SET or RESET. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Tab	le					Pin Load	ling		
		с	D	SD	SE	Q			Equivalent	
D	-	^	н	Х	L	н			Load	
-C DF201		\uparrow	L	х	L	L		С	3.1	
SD SE		Ť	х	н	н	н		D	1.0	
	-	Ť	х	L	н	L		SD	1.0	
		L	х	х	х	NC		SE	2.0	
			N	C = No	Chan	ge			•	

Equivalent Gates:.....5.3

Bolt Syntax:Q .DF201 C D SD SE;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	8.0	nA
EQL _{pd}	21.2	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


Delay (ns	;)	Parameter		Number of Equivalent Loads							
From	То	Farameter	1	3	6	8	11 (max)				
С	Q	t _{PLH} t _{PHL}	0.35 0.51	0.47 0.58	0.60 0.70	0.71 0.81	0.83 0.92				
Min C Width	High	t _w	0.51								
Min C Width	Low	t _w	0.76								
Min D Setup		t _{su}	0.68								
Min D Hold		t _h	0.00								
Min SD Setup		t _{su}	0.68								
Min SD Hold		t _h	0.00								
Min SE Setup		t _{su}	0.77								
Min SE Hold		t _h	0.00								

Delay will vary with input conditions. See page 2-16 for interconnect estimates. (continued on next page)



DF201

AMI6S 0.6 micron CMOS Standard Cells





Description:

DF211 is a static, master-slave, multiplexed scan D flip-flop. RESET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth	Table						Pin Loading	
		С	D	RN	SD	SE	Q		Equivalent
	-	Ŷ	Н	Н	Х	L	Н		Load
D Q		Ŷ	L	н	х	L	L	C	3.0
C DF211		↑	Х	Н	н	н	н	D	1.0
		ſ	Х	н	L	н	L	RN	1.0
		Х	Х	L	х	Х	L	SD	1.0
		L	Х	н	х	Х	NC	SE	2.1
			N	C = No	Char	nge	'		

Equivalent Gates:.....5.9

Bolt Syntax:Q .DF211 C D RN SD SE;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	8.4	nA
EQL _{pd}	25.3	Eq-load

See page 2-14 for power equation.


Delay Characteristics:

	Delay (ns)	Parameter	Number of Equivalent Loads							
From	То	T arameter	1	3	6	8	11 (max)			
с	Q	t _{PLH} t _{PHL}	0.41 0.49	0.65 0.59	0.87 0.71	1.09 0.81	1.29 0.90			
RN	Q	t _{PHL}	0.32	0.43	0.53	0.63	0.74			



Delay (ns)	Parameter		Number of Equivalent Loads								
From	То	Farameter	1	3	6	8	11 (max)					
Min C Width	High	t _w	0.47			- -						
Min C Width	Low	t _w	0.76									
Min RN Width	Low	t _w	0.67									
Min D Setup		t _{su}	0.74									
Min D Hold		t _h	0.00									
Min SD Setup		t _{su}	0.74									
Min SD Hold	·	t _h	0.00									
Min SE Setup		t _{su}	0.83									
Min SE Hold		t _h	0.00									
Min RN Setup		t _{su}	0.38	1								
Min RN Hold		t _h	0.38	1								

Delay will vary with input conditions. See page 2-16 for interconnect estimates.





Description:

DF221 is a static, master-slave, multiplexed scan D flip-flop. SET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth	Table						Pin Lo	ading	
		С	D	SD	SE	SN	Q			Equivalent
		ſ	н	Х	L	Ĥ	н			Load
		↑	L	х	L	н	L	-	С	3.0
		↑	х	Н	н	н	н		D	1.0
		Ŷ	х	L	н	н	L		SD	1.0
— SE		х	х	х	х	L	н		SE	2.0
		L	х	х	х	н	NC		SN	2.1
			Ν	C = No	o Char	nge	I			I

Equivalent Gates:.....5.5

Bolt Syntax:Q .DF221 C D SD SE SN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	8.9	nA
EQL _{pd}	20.9	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

De	elay (ns)	Parameter	Number of Equivalent Loads					
From	То	r urumotor	1	3	6	8	11 (max)	
С	Q	t _{PLH} t _{PHL}	0.36 0.52	0.52 0.63	0.66 0.76	0.79 0.89	0.93 1.02	
SN	Q	t _{PLH}	0.18	0.32	0.45	0.59	0.72	






Core Logic

AMI6S 0.6 micron CMOS Standard Cells

Delay (ns)			Number of Equivalent Loads					
From	То	Parameter	1	3	6	8	11 (max)	
Min C Width	High	tw	0.49					
Min C Width	Low	t _w	0.71					
Min SN Width	Low	t _w	0.49					
Min D Setup		t _{su}	0.68					
Min D Hold		t _h	0.00					
Min SD Setup		t _{su}	0.68					
Min SD Hold		t _h	0.00					
Min SE Setup		t _{su}	0.78					
Min SE Hold		t _h	0.00					
Min SN Setup		t _{su}	0.14					
Min SN Hold		t _h	0.25					

Delay will vary with input conditions. See page 2-16 for interconnect estimates.





Description:

DF231 is a static, master-slave, multiplexed scan D flip-flop. SET and RESET are asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Ta	ble						Pin Loading		
	С	D	RN	SD	SE	SN	Q			
		н	Н	Х	L	Н	н		Equivalent	
	1	L	н	х	L	н	L		Load	
D Q	↑	х	н	н	н	н	н	C	3.0	
C DF231	1	х	н	L	н	н	L	D	1.0	
	X	х	L	х	х	н	L	RN	2.2	
	X	х	н	х	х	L	н	SD	1.1	
	X	х	L	х	х	L	IL	SE	2.1	
	L	х	н	х	х	н	NC	SN	2.1	
	NC = N	lo Ch	ange	IL	. = Illeç	gal Co	ndition			

Equivalent Gates:.....7.5

Bolt Syntax:Q .DF231 C D RN SD SE SN;

Power Characteristics:

Parameter	Value	Units		
Static I _{DD} (T _J = 85°C)	10.0	nA		
EQL _{pd}	28.0	Eq-load		

See page 2-14 for power equation.

Delay Characteristics:

Dela	ay (ns)	Parameter	Number of Equivalent Loads						
From	То	1 arameter	1	3	6	8	11 (max)		
С	Q	t _{PLH} t _{PHL}	0.39 0.51	0.52 0.68	0.67 0.80	0.81 0.93	0.94 1.08		
RN	Q	t _{PHL}	0.73	0.89	1.03	1.15	1.27		
SN	Q	t _{PLH}	0.20	0.34	0.47	0.62	0.75		






Delay (ns))	Deservator		Numb	per of Equivalent	Loads	
From	То	Parameter	1	3	6	8	11 (max)
Min C Width	High	t _w	0.53				•
Min C Width	Low	t _w	0.76				
Min RN Width	Low	t _w	0.75				
Min SN Width	Low	t _w	0.57				
Min D Setup		t _{su}	0.74				
Min D Hold		t _h	0.00				
Min SD Setup		t _{su}	0.74				
Min SD Hold		t _h	0.00				
Min SE Setup		t _{su}	0.84				
Min SE Hold		t _h	0.00				
Min RN Setup		t _{su}	0.39				
Min RN Hold		t _h	0.37				
Min SN Setup		t _{su}	0.19				
Min SN Hold		t _h	0.25				

Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Logic Schematic

RN ∋>—





Description:

DF401 is a static, master-slave, multiplexed scan D flip-flop. SET is asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol	Truth Ta	Truth Table							
	С	D	SD	SE	SN	Q	QN		Equivalent
	↑	н	Х	L	Н	н	L		Load
	↑ ↑	L	Х	L	н	L	н	C	2.7
	↑ ↑	х	н	н	н	н	L	D	1.0
	↑	х	L	н	н	L	н	SD	1.0
	x	х	Х	х	L	н	L	SE	2.0
	L	х	х	х	н	NC	NC	SN	2.1
			NC =	No Cl	nange	1			1

Equivalent Gates:.....6.8

Bolt Syntax:Q QN .DF401 C D SD SE SN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	10.2	nA
EQL _{pd}	24.3	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

D	elay (ns)	Paramotor	Number of Equivalent Loads						
From	То	Parameter	1	5	10	14	19 (max)		
с	Q	t _{PLH} t _{PHL}	0.36 0.46	0.60 0.68	0.85 0.87	1.10 1.06	1.34 1.24		
с	QN	t _{PLH} t _{PHL}	0.68 0.51	0.89 0.70	1.12 0.88	1.36 1.06	1.58 1.25		
SN	Q	t _{PLH}	0.83	1.09	1.34	1.59	1.81		
SN	QN	t _{PHL}	0.28	0.47	0.66	0.84	1.02		






Delay	(ns)	Parameter		Numt	per of Equivalent	Loads	······································
From	То	i arameter	1	5	10	14	19 (max)
Min C Width	High	t _w	0.51				
Min C Width	Low	t _w	0.68				
Min SN Width	Low	t _w	0.59				
Min D Setup		t _{su}	0.66				
Min D Hold		t _h	0.00				
Min SD Setup		t _{su}	0.66				
Min SD Hold	x	t _h	0.00				
Min SE Setup	****	t _{su}	0.76				
Min SE Hold		t _h	0.00				
Min SN Setup		t _{su}	0.14				
Min SN Hold		t _h	0.24				

Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Logic Schematic



Core Logic



Description:

DF411 is a static, master-slave, multiplexed scan D flip-flop. RESET is asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol	Tru	Truth Table							Pin Loading	
		С	D	RN	SD	SE	Q	QN		Equivalent
	-	\uparrow	Н	Н	Х	L	н	L		Load
— D Q		\uparrow	L	н	х	L	L	н	С	2.7
— ^C DF411 —SD		Ť	Х	Н	н	н	н	L	D	1.0
		↑	Х	н	L	н	L	н	RN	1.1
		х	Х	L	х	х	L	н	SD	1.0
I		L	Х	н	х	х	NC	NC	SE	2.1
				NC =	No Cl	nange	'			'
										Î

Equivalent Gates:.....8.0

Bolt Syntax:Q QN .DF411 C D RN SD SE;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	9.8	nA
EQL _{pd}	28.7	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Del	ay (ns)	Parameter	Number of Equivalent Loads							
From	То	Farameter	1	5	10	14	19 (max)			
С	Q	t _{PLH} t _{PHL}	0.35 0.51	0.59 0.70	0.83 0.89	1.07 1.08	1.30 1.28			
С	QN	t _{PLH} t _{PHL}	0.64 0.59	0.87 0.79	1.09 0.98	1.31 1.16	1.55 1.34			
RN	Q	t _{PHL}	0.94	1.20	1.39	1.58	1.79			
RN	QN	t _{PLH}	0.44	0.66	0.87	1.10	1.34			




Core Logic

AMI6S 0.6 micron CMOS Standard Cells

Delay (ns	Delay (ns)			Numb	er of Equivalen	t Loads	
From	То	Parameter	1	5	10	14	19 (max)
Min C Width	High	t _w	0.50				
Min C Width	Low	t _w	0.75				
Min RN Width	Low	t _w	0.65				
Min D Setup		t _{su}	0.74				
Min D Hold		t _h	0.00				
Min SD Setup		t _{su}	0.74				
Min SD Hold		t _h	0.00				
Min SE Setup		t _{su}	0.84				
Min SE Hold		t _h	0.00				
Min RN Setup		t _{su}	0.38				
Min RN Hold		t _h	0.38				

Delay will vary with input conditions. See page 2-16 for interconnect estimates.





Description:

DF421 is a static, master-slave, multiplexed scan D flip-flop. SET and RESET are asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol	Truth	Table	;						Pin Loadi	ng
	c	D	RN	SD	SE	SN	Q	QN		` Equivalent
	1	Н	н	Х	L	н	н	L		Load
DS CDF421	1	L	Н	х	L	н	L	Н	C	3.0
	↑	Х	н	н	н	н	н	L	D	1.0
	↑	Х	н	L	н	н	L	н	RN	2.2
	x	х	L	х	х	н	L	н	SD	1.0
	x	х	Н	х	х	L	н	L	SE	2.1
	x	Х	L	х	х	L	IL	IL	SN	2.2
	L	Х	н	х	х	н	NC	NC		1
	NC	C = No	o Chan	ge	1L =	Illega	Conc	lition		

Equivalent Gates:.....8.8

Bolt Syntax:Q QN .DF421 C D RN SD SE SN;

Power Characteristics:

Parameter	Value	Units
Static I_{DD} (T _J = 85°C)	11.8	nA
EQL _{pd}	32.4	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

	Delay (ns)	Deremeter		Number of Equivalent Loads						
From	То	Parameter	1	5	10	14	19 (max)			
с	Q	t _{PLH} t _{PHL}	0.39 0.52	0.66 0.73	0.90 0.92	1.16 1.10	1.42 1.27			
с	QN	t _{PLH} t _{PHL}	0.78 0.57	1.07 0.79	1.29 0.98	1.54 1.14	1.83 1.32			
RN	Q	t _{PHL}	0.71	0.96	1.13	1.32	1.52			
RN	QN	t _{PLH}	0.99	1.27	1.50	1.75	2.03			
SN	Q	t _{PLH}	0.76	1.04	1.29	1.54	1.81			
SN	QN	t _{PHL}	0.34	0.53	0.71	0.88	1.07			






Delay (n	s)			Numb	er of Equivalent	Loads	
From	То	Parameter	1	5	10	14	19 (max)
Min C Width	High	t _w	0.61				
Min C Width	Low	t _w	0.78				
Min RN Width	Low	t _w	0.82				
Min SN Width	Low	t _w	0.59				
Min D Setup		t _{su}	0.78				
Min D Hold		t _h	0.00				
Min SD Setup		t _{su}	0.78				
Min SD Hold		t _h	0.00				
Min SE Setup		t _{su}	0.88				
Min SE Hold		t _h	0.00				
Min RN Setup		t _{su}	0.39				
Min RN Hold		t _h	0.39				
Min SN Setup		t _{su}	0.21				
Min SN Hold		t _h	0.25				

Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Logic Schematic



SN 🗩





Description:

DF4F1 is a static, master-slave, multiplexed scan D flip-flop without SET or RESET. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol	Truth Tab	le					Pin Loading	
	c	D	SD	SE	Q	QN		Equivalent
	1	Н	Х	L	н	L		Load
– D O	↑	L	Х	L	L	Н	C	2.7
	1	х	Н	Н	н	L	D	1.0
SD SE Q	↑	Х	L	н	L	н	SD	1.0
	L	Х	Х	х	NC	NC	SE	2.1
		Ν	C = No	Char	ige			•

Equivalent Gates:.....6.1

Bolt Syntax:Q QN .DF4F1 C D SD SE;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	8.9	nA
EQL _{pd}	23.2	Eq-load

See page 2-14 for power equation.


Delay Characteristics:

Delay (ns)		Parameter		Numb	er of Equivalent	Loads	
From To		1	5	10	14	19 (max)	
С	Q	t _{PLH} t _{PHL}	0.36 0.50	0.59 0.70	0.83 0.89	1.05 1.09	1.26 1.26
с	QN	t _{PLH} t _{PHL}	0.61 0.47	0.83 0.69	1.05 0.85	1.27 1.03	1.49 1.23



Delay (n	s)		Number of Equivalent Loads								
From	То	Parameter	1	5	10	14	19 (max)				
Min C Width	High	t _w	0.48								
Min C Width	Low	t _w	0.63								
Min D Setup		t _{su}	0.63								
Min D Hold	n	t _h	0.00								
Min SD Setup		t _{su}	0.63								
Min SD Hold		t _h	0.00								
Min SE Setup		t _{su}	0.73								
Min SE Hold		t _h	0.00								

Delay will vary with input conditions. See page 2-16 for interconnect estimates.





Description:

DL001 is a single-phase, unbuffered D latch with active low gate transparency and without SET or RESET.

Logic Symbol	Truth Table		Pin Loading	
	GN D	Q		Equivalent
D Q	LL	L		Load
	LH	н	D	1.0
DL001	нх	1C	GN	2.1
	NC = No Ch	ange		•

core Logic

Equivalent Gates:.....2.6

Bolt Syntax:Q .DL001 D GN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	3.5	nA
EQL _{pd}	6.9	Eq-load

See page 2-14 for power equation.

Delay Characteristics:


Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Number of Equivalent Loads								
From	То	Parameter	1	3	6	8	11 (max)			
D	Q	t _{PLH} t _{PHL}	0.41 0.36	0.52 0.48	0.64 0.58	0.76 0.68	0.88 0.78			
GN	Q	t _{PLH} t _{PHL}	0.46 0.31	0.59 0.43	0.71 0.53	0.84 0.63	0.96 0.72			
Min GN Width	Low	t _w	0.49			•				
Min D Setup		t _{su}	0.40]						
Min D Hold		t _h	0.00							



DL001

AMI6S 0.6 micron CMOS Standard Cells







Description:

DL011 is a single-phase, unbuffered D latch with active low gate transparency. RESET is active low.

Logic Symbol	Truth Table				Pin	Loading		
	RN	D	GN	Q			Equivalent	
<u>D</u> Q	Н	L	L	L			Load	
-CG DL011	н	н	L	н		D	1.0	
R	н	Х	Н	NC		GN	1.9	
	L	Х	Х	L		RN	1.0	
		NC =	No Ch	ange				

Equivalent Gates:.....2.9

Bolt Syntax:Q .DL011 D GN RN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	4.0	nA
EQL _{pd}	8.8	Eq-load

See page 2-14 for power equation.

Delay Characteristics:


Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (na	5)	Parameter	Number of Equivalent Loads								
From	То	Falameter	1	3	6	8	11 (max)				
D	Q	t _{PLH} t _{PHL}	0.46 0.37	0.66 0.48	0.87 0.60	1.09 0.71	1.31 0.80				
GN	Q	t _{PLH} t _{PHL}	0.46 0.29	0.68 0.42	0.90 0.53	1.12 0.64	1.34 0.74				
RN	Q	t _{PHL}	0.27	0.38	0.48	0.58	0.67				
Min GN Width	Low	t _w	0.47				·····				
Min RN Width	Low	t _w	0.88	-							
Min D Setup		t _{su}	0.43	-							
Min D Hold		t _h	0.00	-							
Min RN Setup		t _{su}	0.35								
Min RN Hold		t _h	0.14								



DL011

AMI6S 0.6 micron CMOS Standard Cells





Description:

DL021 is a single-phase, unbuffered D latch with active low gate transparency. SET is active low.

Logic Symbol	Truth Tabl	e		· · · ·		Pin I	oading	
		SN	GN	D	Q			Equivalent
		L	Х	Х	н			Load
		Н	н	Х	NC		D	1.0
DL021		н	L	L	L		GN	1.9
		н	L	Н	н		SN	1.0
		N	IC = No	o Cha	nge			

Equivalent Gates:.....2.3

Bolt Syntax:Q .DL021 D GN SN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	3.8	nA
EQL _{pd}	6.1	Eq-load

See page 2-14 for power equation.

Delay Characteristics:


Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads					
From	То	Farameter	1	3	6	8	11 (max)	
D	Q	t _{PLH} t _{PHL}	0.38 0.39	0.52 0.52	0.64 0.66	0.78 0.79	0.93 0.92	
GN	Q	t _{PLH} t _{PHL}	0.43 0.31	0.54 0.46	0.67 0.59	0.81 0.72	0.96 0.85	
SN	Q	t _{PLH}	0.16	0.30	0.45	0.59	0.74	
Min GN Width	Low	t _w	0.40		-	L		
Min SN Width	Low	t _w	0.79					
Min D Setup		t _{su}	0.39					
Min D Hold		t _h	0.00	7				
Min SN Setup		t _{su}	0.15	1				
Min SN Hold		t _h	0.24	1				



DL021

AMI6S 0.6 micron CMOS Standard Cells







Description:

DL031 is a single-phase, unbuffered D latch with active low gate transparency. RESET and SET are active low.

Logic Symbol	Truth Table						Pin L	.oading	
		SN	RN	D	GN	Q			
	-	L	L	Х	Х	IL			Equivalent
		L	Н	Х	Х	н			Load
		Н	L	Х	Х	L		D	1.1
DL031		Н	Н	х	Н	NC		GN	1.9
R		н	н	L	L	L		SN	1.0
		н	н	н	L	н		RN	1.1
	NC	= No	Chang	e		IL = Illegal			

Equivalent Gates:.....3.0

Bolt Syntax:Q .DL031 D GN RN SN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	4.7	nA
EQL _{pd}	8.4	Eq-load

See page 2-14 for power equation.


Delay Characteristics:

	Delay (ns)	Deremeter	Number of Equivalent Loads					
From	То	Parameter	1	3	6	8	11 (max)	
D	Q	t _{PLH} t _{PHL}	0.50 0.49	0.66 0.60	0.80 0.75	0.94 0.90	1.08 1.02	
GN	Q	t _{PLH} t _{PHL}	0.48 0.37	0.68 0.51	0.83 0.66	0.95 0.80	1.07 0.93	
SN	Q	t _{PLH}	0.16	0.29	0.43	0.57	0.71	
RN	Q	t _{PHL}	0.40	0.52	0.67	0.82	0.94	



Delay (ns	5)	Parameter		Numb	er of Equivalent	t Loads	
From	То	i alameter	1	3	6	8	11 (max)
Min GN Width	Low	t _w	0.52		•	•	
Min RN Width	Low	t _w	0.14				
Min SN Width	Low	t _w	0.94				
Min D Setup		t _{su}	0.50				
Min D Hold		t _h	0.00				
Min SN Setup		t _{su}	0.15				
Min SN Hold		t _h	0.35				
Min RN Setup		t _{su}	0.54				
Min RN Hold		t _h	0.14				

Delay will vary with input conditions. See page 2-16 for interconnect estimates.





Description:

DL041 is a single-phase, unbuffered D latch with active low gate transparency and without SET or RESET.

Logic Symbol	Truth Table		Pin Loading	
	GN D	QN		Equivalent
	LL	Н		Load
	LH	L	D	1.0
DL041	н х	NC	GN	2.1
QD-	NC = No	Change		

Equivalent Gates:.....2.6

Bolt Syntax: QN .DL041 D GN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	3.5	nA
EQL _{pd}	6.9	Eq-load

See page 2-14 for power equation.


Delay Characteristics:

Conditions: T_J = 25°C, V_{DD} = 5.0V, Typical Process

Delay (ns	s)	Parameter	Number of Equivalent Loads				
From	То	Farameter	1	3	6	8	11 (max)
D	QN	t _{PLH} t _{PHL}	0.28 0.27	0.49 0.41	0.69 0.57	0.90 0.72	1.11 0.87
GN	QN	t _{PLH} t _{PHL}	0.22 0.32	0.43 0.47	0.64 0.62	0.85 0.78	1.06 0.94
Min GN Width	Low	t _w	0.91				
Min D Setup		t _{su}	0.85]			
Min D Hold		t _h	0.00	1			












Description:

DL051 is a single-phase, unbuffered D latch with active low gate transparency. RESET is active low.

Truth Table



RN	D	GN	QN
Н	L	L	н
Н	н	L	L
Н	х	Н	NC
L	х	Х	н
	NC =	No Cł	nange

Pin Loading

Equivalent Gates:.....3.6

Bolt Syntax: QN .DL051 D GN RN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	4.9	nA
EQL _{pd}	11.1	Eq-load

See page 2-14 for power equation.

Delay Characteristics:


Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads					
From	То	1 arameter	1	5	10	14	19 (max)	
D	QN	t _{PLH} t _{PHL}	0.49 0.55	0.75 0.80	1.02 0.95	1.30 1.13	1.59 1.35	
GN	QN	t _{PLH} t _{PHL}	0.39 0.59	0.70 0.80	0.95 0.99	1.23 1.17	1.54 1.35	
RN	QN	t _{PLH}	0.41	0.69	0.96	1.24	1.52	
Min GN Width	Low	t _w	0.46			•		
Min RN Width	Low	t _w	0.62					
Min D Setup		t _{su}	0.44	-				
Min D Hold		t _h	0.00					
Min RN Setup		t _{su}	0.33					
Min RN Hold		t _h	0.14					



DL051

AMI6S 0.6 micron CMOS Standard Cells





Description:

DL061 is a single-phase, unbuffered D latch with active low gate transparency. SET is active low.

Logic Symbol	Truth Table				Pin Loadin	g
	SN	GN	D	QN		Equivalent
	L	Х	Х	L		Load
	н	Н	х	NC	D	1.0
	H	L	L	н	GN	1.9
Q D-	н	L	Н	н	SN	1.0
	N	IC = No	o Char	ige		•

Equivalent Gates:.....2.6

Bolt Syntax: QN .DL061 D GN SN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	4.6	nA
EQL _{pd}	8.3	Eq-load

See page 2-14 for power equation.

Delay Characteristics:


Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads							
From	То	Farameter	1	5	10	14	19 (max)			
D	QN	t _{PLH} t _{PHL}	0.49 0.50	0.74 0.66	0.97 0.84	1.19 1.02	1.40 1.19			
GN	QN	t _{PLH} t _{PHL}	0.43 0.50	0.67 0.70	0.90 0.88	1.12 1.05	1.34 1.22			
SN	QN	t _{PHL}	0.25	0.43	0.61	0.78	0.95			
Min GN Width	Low	tw	0.40							
Min SN Width	Low	tw	0.47							
Min D Setup		t _{su}	0.38							
Min D Hold		t _h	0.00							
Min SN Setup		t _{su}	0.13							
Min SN Hold		t _h	0.24	1						



DL061

AMI6S 0.6 micron CMOS Standard Cells





Description:

Core Logic DL071 is a single-phase, unbuffered D latch with active low gate transparency. RESET and SET are active low.

Truth Tab	le					Pin L	oading	
5	SN	RN	D	GN	QN			
	L	L	Х	Х	IL			Equivalent
	L	н	х	Х	L	1		Load
	Н	L	Х	х	н	-	D	1.1
	н	Н	х	н	NC		GN	1.9
	н	н	L	L	н		SN	1.0
	Н	н	н	L	L		RN	1.1
NC =	No (Chang	е		IL = Illegai			
		H H H	SN RN L L H H H L H H H H	SNRNDLLXLHXHLXHHXHHL	SN RN D GN L L X X L H X X H L X X H L X X H L X X H L L L H H L L H H L L H H H L H H H L	SN RN D GN QN L L X X IL L H X X L H L X X L H L X X H H L X H NC H H L L H H H L L L	SN RN D GN QN L L X X IL L H X X L H L X X H H L X H NC H H L L H H H L L L	SN RN D GN QN L L X X IL L H X X L H L X X L H L X X H D H L X X H D H H X H NC GN H H L L H SN H H L L H SN

Equivalent Gates:.....3.5

Bolt Syntax: QN .DL071 D GN RN SN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	5.5	nA
EQL _{pd}	10.3	Eq-load

See page 2-14 for power equation.


Delay Characteristics:

	Delay (ns)		Deverenter		Numb	er of Equivalent	Loads	
From		То	Parameter	1	5	10	14	19 (max)
D		QN	t _{PLH} t _{PHL}	0.57 0.59	0.82 0.80	1.05 0.97	1.29 1.16	1.54 1.35
GN		QN	t _{PLH} t _{PHL}	0.49 0.58	0.73 0.81	0.97 1.00	1.21 1.17	1.45 1.33
SN		QN	t _{PHL}	0.27	0.46	0.64	0.83	1.00
RN	· · · · · · · · · · · · · · · · · · ·	QN	t _{PLH}	0.48	0.76	0.98	1.22	1.48



Delay (ns)			Number of Equivalent Loads						
From	То	Parameter	1	5	10	14	19 (max)		
Min GN Width	Low	t _w	0.50						
Min RN Width	Low	tw	0.15						
Min SN Width	Low	t _w	0.62						
Min D Setup		t _{su}	0.49						
Min D Hold		t _h	0.00						
Min SN Setup		t _{su}	0.14						
Min SN Hold		t _h	0.35						
Min RN Setup	¬	t _{su}	0.51						
Min RN Hold	-	t _h	0.13						

Delay will vary with input conditions. See page 2-16 for interconnect estimates.





Description:

DL631 is a single-phase, buffered D latch with active low gate transparency and without SET or RESET.

Truth Table

Logic Syml	loc		
 C	D G DL6	Q 31 	

					Pin Loa	ading	
D	GN	Q	QN			l	Equivalent
L	L	L	Н	-			Load
н	L	н	L			D	1.0
х	н	NC	NC		(GN	1.9
N	C = No	Chan	ge				
)		

Bolt Syntax:Q QN .DL631 D GN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	5.8	nA
EQL _{pd}	12.5	Eq-load

See page 2-14 for power equation.

Delay Characteristics:


Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads							
From	То	i arameter	1	5	10	14	19 (max)			
D	Q	t _{PLH} t _{PHL}	0.64 0.66	0.84 0.81	1.09 0.99	1.32 1.19	1.54 1.39			
D	QN	t _{PLH} t _{PHL}	0.55 0.52	0.77 0.69	1.03 0.88	1.26 1.06	1.49 1.22			
GN	Q	t _{PLH} t _{PHL}	0.64 0.54	0.88 0.75	1.11 0.94	1.35 1.12	1.58 1.29			
GN	QN	t _{PLH} t _{PHL}	0.43 0.52	0.72 0.74	0.94 0.92	1.18 1.09	1.45 1.24			
Min GN Width	High	t _w	0.00							
Min GN Width	Low	t _w	0.43							
Min D Setup		t _{su}	0.40	1						
Min D Hold		t _h	0.00	1						



DL631

AMI6S 0.6 micron CMOS Standard Cells





Description:

DL641 is a single-phase, buffered D latch with active low gate transparency. RESET is active low.

-	RN	~						
		D	GN	Q	QN			Equivalent
	н	L	L	L	Н			Load
	н	н	L	н	L	_	D	1.0
	н	х	Н	NC	NC		GN	2.1
	L	х	х	L	Н		RN	1.0
		NC =						
		H H L	H H H X L X	H H L H X H L X X	H H L H H X H NC L X X L	H H L H L H X H NC NC	H H L H L H X H NC NC L X X L H	H H L H L D H X H NC NC GN L X X L H RN

Equivalent Gates:.....3.7

Bolt Syntax:Q QN .DL641 D GN RN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	6.2	nA
EQL _{pd}	12.9	Eq-load

See page 2-14 for power equation.


Delay Characteristics:

	Delay (ns)	Davaarataa	Number of Equivalent Loads							
From	То	Parameter	1	5	10	14	19 (max)			
D	Q	t _{PLH} t _{PHL}	0.68 0.51	0.94 0.72	1.19 0.92	1.43 1.10	1.66 1.27			
D	QN	t _{PLH} t _{PHL}	0.57 0.71	0.85 0.91	1.11 1.09	1.39 1.26	1.66 1.43			
GN	Q	t _{PLH} t _{PHL}	0.69 0.43	0.99 0.66	1.22 0.84	1.46 1.03	1.71 1.21			
GN	QN	t _{PLH} t _{PHL}	0.48 0.74	0.79 0.95	1.04 1.12	1.30 1.29	1.60 1.49			
RN	Q	t _{PHL}	0.44	0.65	0.84	1.02	1.20			
RN	QN	t _{PLH}	0.49	0.77	1.03	1.30	1.59			



Delay (n	Delay (ns)		Number of Equivalent Loads							
From	То	Parameter	1	5	10	14	19 (max)			
Min GN Width	High	t _w	0.00							
Min GN Width	Low	tw	0.69							
Min RN Width	Low	tw	0.43							
Min D Setup		t _{su}	0.69							
Min D Hold		t _h	0.00							
Min RN Setup	_	t _{su}	1.21							
Min RN Hold		t _h	0.15							

Delay will vary with input conditions. See page 2-16 for interconnect estimates.





Description:

DL651 is a single-phase, buffered D latch with active low gate transparency. SET is active low.

Logic Symbol	Truth Table					Pin L	oading	
1	SN	GN	D	Q	QN			Equivalent
	L	Х	Х	н	L			Load
	н	Н	х	NC	NC	-	D	1.0
	н	L	L	L	Н		GN	1.9
	н	L	н	н	L		SN	1.0
		NC =	No C	, hange				
		110 -	110 0	lange				

Bolt Syntax:Q QN .DL651 D GN SN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	6.4	nA
EQL _{pd}	13.0	Eq-load

See page 2-14 for power equation.


Delay Characteristics:

	Delay (ns)	D	Number of Equivalent Loads							
From	То	Parameter	1	5	10	14	19 (max)			
D	Q	t _{PLH} t _{PHL}	0.65 0.69	0.90 0.86	1.10 1.04	1.33 1.21	1.60 1.38			
D	QN	t _{PLH} t _{PHL}	0.60 0.56	0.82 0.76	1.07 0.94	1.31 1.11	1.53 1.29			
GN	Q	t _{PLH} t _{PHL}	0.69 0.61	0.91 0.80	1.14 0.97	1.37 1.14	1.61 1.32			
GN	QN	t _{PLH} t _{PHL}	0.50 0.56	0.76 0.80	1.01 0.98	1.24 1.15	1.46 1.30			
SN	Q	t _{PLH}	0.44	0.64	0.87	1.10	1.35			
SN	QN	t _{PHL}	0.32	0.51	0.69	0.87	1.05			



Delay (ns)			Number of Equivalent Loads							
From	То	Parameter	1	5	10	14	19 (max)			
Min GN Width	High	tw	0.00							
Min GN Width	Low	tw	0.47							
Min SN Width	Low	t _w	0.54							
Min D Setup		t _{su}	0.44							
Min D Hold		t _h	0.00							
Min SN Setup		t _{su}	0.17							
Min SN Hold		t _h	0.24							

Delay will vary with input conditions. See page 2-16 for interconnect estimates.





DL661



AMI6S 0.6 micron CMOS Standard Cells

Description:

DL661 is a single-phase, buffered D latch with active low gate transparency. RESET and SET are active low.

Logic Symbol	Truth	Table						Pin L	oading	
		SN	RN	D	GN	Q	QN			
Å		L	L	Х	Х	IL	IL			Equivalent
		L	н	Х	х	н	L			Load
	}	н	L	Х	Х	L	н	-	D	1.1
│DL661 		н	н	Х	н	NC	NC		GN	1.9
<u> </u>		н	Ĥ	L	L	L	н		SN	1.0
		н	Н	н	L	н	L		RN	1.1
		IL = 1	llegal		N	, C = Nc	Change			

Equivalent Gates:.....4.5

Bolt Syntax:Q QN .DL661 D GN RN SN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	7.3	nA
EQL _{pd}	15.4	Eq-load

See page 2-14 for power equation.


Delay Characteristics:

	Delay (ns)	Parameter	Number of Equivalent Loads							
From	То	1 dramotor	1	5	10	14	19 (max)			
D	Q	t _{PLH} t _{PHL}	0.77 0.78	1.00 0.91	1.21 1.07	1.44 1.26	1.69 1.45			
D	QN	t _{PLH} t _{PHL}	0.68 0.70	0.87 0.84	1.13 1.03	1.39 1.22	1.60 1.37			
GN	Q	t _{PLH} t _{PHL}	0.73 0.65	1.00 0.83	1.23 1.01	1.45 1.17	1.65 1.34			
GN	QN	t _{PLH} t _{PHL}	0.56 0.64	0.80 0.86	1.05 1.04	1.28 1.21	1.51 1.36			
SN	Q	t _{PLH}	0.42	0.65	0.87	1.10	1.33			
SN	QN	t _{PHL}	0.31	0.51	0.68	0.86	1.03			
RN	Q	t _{PHL}	0.67	0.84	1.01	1.18	1.35			



Delay (n	Delay (ns)			Number of Equivalent Loads							
From	То	Parameter	1	5	10	14	19 (max)				
RN	QN	t _{PLH}	0.52	0.83	1.04	1.28	1.55				
Min GN Width	High	t _w	0.00								
Min GN Width	Low	t _w	0.55								
Min RN Width	Low	t _w	0.14								
Min SN Width	Low	t _w	0.67	1							
Min D Setup		t _{su}	0.55								
Min D Hold		t _h	0.00								
Min SN Setup		t _{su}	0.17								
Min SN Hold		t _h	0.36								
Min RN Setup		t _{su}	0.58	1							
Min RN Hold		t _h	0.13	1							

Delay will vary with input conditions. See page 2-16 for interconnect estimates.





Description:

EN21 is a 2-input gate which performs the logical exclusive NOR (XNOR) function.

					Pin Loading		
	A	В	Q		Equivalent		
	L	L	Н		Load		
A	L	Н	L	A	2.0		
$B \longrightarrow Q$	н	L	L	В	2.1		
EN21	Н	н	н				

Equivalent Gates:.....1.9

Bolt Syntax:Q .EN21 A B;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	3.1	nA
EQL _{pd}	5.8	Eq-load

See page 2-14 for power equation.


Delay Characteristics:


Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads				
From	То		1	3	6	8	11 (max)
Any Input	Q	t _{PLH} t _{PHL}	0.31 0.32	0.45 0.44	0.69 0.53	0.93 0.67	1.20 0.80











Description:

EO21 is a 2-input gate which performs the logical exclusive OR (XOR) function.

Logic Symbol	Truth Table			Pin Lo	ading	
	A	В	Q			Equivalent
	L	L	L			Load
	L	н	н		A	2.1
EO21	н	L	н		В	2.1
	н	н	L			

Equivalent Gates:.....2.0

Bolt Syntax:Q .EO21 A B;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	1.8	nA
EQL _{pd}	7.0	Eq-load

See page 2-14 for power equation.


Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


Delay (ns)		Parameter		Numb	er of Equivalent	Loads	
From To		1	3	6	8	11 (max)	
Any Input	Q	t _{PLH} t _{PHL}	0.37 0.34	0.56 0.45	0.79 0.55	1.02 0.64	1.27 0.77













Description:

EO31 is a 3-input gate which performs the logical exclusive OR (XOR) function.

Logic Symbol	Truth Table					Pin Loadin	g	
		А	В	С	Q			
	-	L	L	L	L			Equivalent
		L	L	Н	н			Load
A_J		L	н	L	н		ł	2.1
		L	н	н	L	E	3	2.1
		н	L	L	н	0	b	2.1
		н	L	н	L			I.
		н	н	L	L			
		н	н	н	н			
	<u> </u>			_	I 			

Equivalent Gates:......3.9 Bolt Syntax:Q.EO31 A B C;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	3.6	nA
EQL _{pd}	15.9	Eq-load

See page 2-14 for power equation.


Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equiva			alent Loads		
From	То		1	3	6	8	11 (max)	
Any Input	Q	t _{PLH} t _{PHL}	0.88 0.75	1.05 0.87	1.36 0.97	1.61 1.14	1.83 1.30	












Description:

IID1 is a non-inverting clock driver with a single output.



Equivalent Gates:.....1.5

Bolt Syntax:Q.IID1 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	1.8	nA
EQL _{pd}	2.8	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

D	elay (ns)	Parameter	Number of Equivalent Loads				
From	То		1	5	10	14	19 (max)
А	Q	t _{PLH} t _{PHL}	0.17 0.16	0.35 0.33	0.54 0.50	0.74 0.67	0.93 0.84


Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Core Logic



Description:

IID2 is a non-inverting clock driver with a single output.



Equivalent Gates:.....1.5

Bolt Syntax:Q .IID2 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	2.7	nA
EQL _{pd}	4.3	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

[Delay (ns)	Parameter	Number of Equivalent Loads				
From	То		1	9	18	26	35 (max)
A	Q	t _{PLH} t _{PHL}	0.18 0.18	0.40 0.35	0.60 0.51	0.82 0.67	1.04 0.83


Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Core Logic



Description:

IID4 is a non-inverting clock driver with a single output.



Equivalent Gates:.....2.0

Bolt Syntax:Q .IID4 A;

Power Characteristics:

Parameter	Value	Units
Static I_{DD} ($T_J = 85^{\circ}C$)	5.3	nA
EQL _{pd}	8.4	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)	Parameter		Number of Equivalent Loads			
From	То		4	19	35	51	67 (max)
A	Q	t _{PLH} t _{PHL}	0.20 0.22	0.40 0.39	0.59 0.53	0.78 0.68	0.98 0.83





Description:

IID6 is a non-inverting clock driver with a single output.

Logic Symbol	Truth Table	Pin Loading
$A - 6 \qquad Q$ $A - 6 \qquad Q$ $A - 6 \qquad Q$ $IID6$	A Q L L H H	Equivalent Load A 2.0

Equivalent Gates:.....2.8

Bolt Syntax:Q .IID6 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	7.1	nA
EQL _{pd}	12.4	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (r	ns)	Parameter	Number of Equivalent Loads				
From	То		6	28	52	75	99 (max)
A	Q	t _{PLH} t _{PHL}	0.25 0.26	0.43 0.42	0.62 0.57	0.81 0.72	1.00 0.87

Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Core



Description:

INV1 is an inverter which performs the logical NOT function.

Logic Symbol	Truth Table	Pin Loading
$A \longrightarrow Q$ $A \longrightarrow Q$ $A \longrightarrow V1$ Q $INV1$	A Q L H H L	_ Equivalent Load A 1.0

Equivalent Gates:.....0.8

Bolt Syntax:Q.INV1 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	0.9	nA
EQL _{pd}	1.3	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


Delay (n	ıs)	Parameter	Number of Equivalent Loads				
From To		1	5	10	14	19 (max)	
A	Q	t _{PLH} t _{PHL}	0.09 0.09	0.32 0.25	0.54 0.43	0.77 0.60	1.01 0.77





Description:

INV2 is an inverter which performs the logical NOT function.



Equivalent Gates:.....1.3

Bolt Syntax:Q .INV2 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	1.8	nA
EQL _{pd}	2.5	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns	5)	Parameter	Number of Equivalent Loads				
From To		1	9	18	26	35 (max)	
A	Q	t _{PLH} t _{PHL}	0.08 0.08	0.28 0.24	0.49 0.41	0.70 0.58	0.92 0.75

Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Core



Description:

INV3 is an inverter which performs the logical NOT function.

Logic Symbol	Truth Table		Pin Loading	
$A \longrightarrow O O O O O O O O O O O O O O O O O O $	A L H	Q H L	A	Equivalent Load 2.9

Equivalent Gates:.....1.3

Bolt Syntax:Q .INV3 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	2.7	nA
EQL _{pd}	2.8	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)	Parameter	Number of Equivalent Loads				
From To		1	13	26	38	51 (max)	
A	Q	t _{PLH} t _{PHL}	0.07 0.06	0.27 0.22	0.47 0.37	0.69 0.53	0.90 0.68

Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Lodic






Core

AMI6S 0.6 micron CMOS Standard Cells

Description:

INV4 is an inverter which performs the logical NOT function.



Equivalent Gates:.....1.5

Bolt Syntax:Q .INV4 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	3.5	nA
EQL _{pd}	3.1	Eq-load

See page 2-14 for power equation.

Delay Characteristics:


Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ins)	Parameter	Number of Equivalent Loads				
From	То		4	19	35	51	67 (max)
A	Q	t _{PLH} t _{PHL}	0.09 0.07	0.29 0.25	0.49 0.40	0.69 0.55	0.89 0.72



Description:

INV5 is an inverter which performs the logical NOT function.



Equivalent Gates:.....1.8

Bolt Syntax:Q .INV5 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	4.4	nA
EQL _{pd}	4.3	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns))	Parameter	Number of Equivalent Loads				
From To		5	24	44	63	83 (max)	
A	Q	t _{PLH} t _{PHL}	0.09 0.09	0.28 0.23	0.48 0.37	0.67 0.52	0.87 0.66

Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Core Logic






Core Logic

AMI6S 0.6 micron CMOS Standard Cells

Description:

INV6 is an inverter which performs the logical NOT function.



Equivalent Gates:.....2.0

Bolt Syntax:Q .INV6 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	5.3	nA
EQL _{pd}	5.1	Eq-load

See page 2-14 for power equation.

Delay Characteristics:


Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)	Parameter		Number of Equivalent Loads				
From	То		6	28	52	75	99 (max)
A	Q	t _{PLH} t _{PHL}	0.09 0.08	0.27 0.24	0.46 0.39	0.65 0.54	0.84 0.70



Description:

ITA1 is a non-inverting internal tri-state buffer with active low enable.



Truth Table				Pin Lo	ading	
	EN	A	Q			Equivalent
	Н	Х	Z			Load
	L	L	L		A	1.0
	L	Н	н		EN	1.7
z	: = Hig	h Imp	edance		Q	1.3

Equivalent Gates:.....1.9

Bolt Syntax:Q .ITA1 A EN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	2.7	nA
EQL _{pd}	6.3	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (I	ns)	Parameter	Number of Equivalent Loads					
From			1	16	30	45	60 (max)	
A	Q	t _{PLH} t _{PHL}	0.33 0.28	1.59 1.21	2.95 2.14	4.36 3.08	5.81 4.01	
EN	Q	^t нz t _L z t _{ZH} t _{ZL}	0.05 0.11 0.17 0.16	1.44 1.10	2.80 2.03	4.21 2.97	5.67 3.90	



Description:

ITA2 is a non-inverting internal tri-state buffer with active low enable.

Logic Symbol	Truth Table	Pin Loadi	ng
EN	EN A	a l	Equivalent
A Q	нх	Z	Load
ITA2	LL	L	A 1.0
EN	LH	н е	EN 2.9
A -0 2 Q	Z = High Imped	ance	Q 2.2

Equivalent Gates:.....2.9

Bolt Syntax:QN .ITA2 A EN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	4.4	nA
EQL _{pd}	11.5	Eq-load

See page 2-14 for power equation.

Delay Characteristics:


Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads				
From	То		1	36	70	105	140 (max)
A	Q	t _{PLH} t _{PHL}	0.32 0.32	1.43 1.07	2.59 1.81	3.81 2.56	5.09 3.32
EN	Q	^t HZ t _{LZ} t _{ZH} t _{ZL}	0.06 0.17 0.13 0.12	1.22 0.91	2.39 1.65	3.61 2.39	4.88 3.15



Description:

ITB1 is an inverting internal tri-state buffer with active low enable.



	Pin Loa	ading	
QN			Equivalent
Z			Load
н		Α	1.0
L		EN	1.7
edance		QN	1.3
	Z	QN Z H L	Z H A L EN

Equivalent Gates:.....1.5

Bolt Syntax:QN .ITB1 A EN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	1.8	nA
EQL _{pd}	3.8	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads				
From	То		1	16	30	45	60 (max)
A	QN	t _{PLH} t _{PHL}	0.23 0.18	1.53 1.11	2.94 2.05	4.40 2.99	5.89 3.92
EN	QN	t _{HZ} t _{LZ} t _{ZH} t _{ZL}	0.05 0.11 0.17 0.17	1.49 1.10	2.89 2.03	4.35 2.97	5.86 3.91



Description:

ITB2 is an inverting internal tri-state buffer with active low enable.

Logic Symbol	Truth Table			Pin L	oading	
EN	EN	А	QN			Equivalent
A 2 QN	Н	Х	Z			Load
TTB2	L	L	н		Α	3.0
EN	L	н	L		EN	3.0
AQN	Z = Hig	h Imp	edance		QN	2.2
,						

Equivalent Gates:.....2.3

Bolt Syntax:QN .ITB2 A EN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	3.5	nA
EQL _{pd}	7.4	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter		Numb	er of Equivalent	Loads	
From	То	1 urumeter	1	36	70	105	140 (max)
A	QN	t _{PLH} t _{PHL}	0.17 0.12	1.31 0.91	2.51 1.66	3.77 2.42	5.08 3.19
EN	QN	t _{HZ} t _{LZ} t _{ZH} t _{ZL}	0.06 0.17 0.12 0.12	1.26 0.90	2.46 1.66	3.72 2.42	5.03 3.18

Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Core Logic



Description:

ITD1 is an inverting internal tri-state buffer with active high enable.

Logic Symbol	Truth Table			Pin Loa	ading	
Ε	E	А	QN			Equivalent
	L	Х	Z			Load
ITD1	н	L	н		Α	1.0
E	Н	н	L		Е	1.4
	Z = Hig	jh Imp	edance		QN	1.3

Equivalent Gates:.....1.5

Bolt Syntax:QN .ITD1 A E;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	1.8	nA
EQL _{pd}	4.2	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads							
From	То	1 aramotor	1	16	30	45	60 (max)			
A	QN	t _{PLH} t _{PHL}	0.21 0.18	1.45 1.12	2.76 2.06	4.12 3.00	5.52 3.96			
E	QN	t _{HZ} t _{LZ} ^t ZH t _{ZL}	0.15 0.04 0.21 0.14	1.45 1.08	2.76 2.02	4.12 2.96	5.52 3.91			



Description:

ITD2 is an inverting internal tri-state buffer with active high enable.

Logic Symbol	Truth Table		Pin Loading	
E - QN $E - QN$ $E - QN$ $E - QN$ $ITD2 - QN$ $ITD2 - QN$ $ITD2 - QN$	E A L X H L H H Z = High Imp	QN Z H L edance	A E QN	Equivalent Load 2.9 1.9 2.2

Equivalent Gates:.....2.3

Bolt Syntax:QN .ITD2 A E;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	3.5	nA
EQL _{pd}	8.2	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter		Numb	er of Equivalent	Loads	
From	То	, aramotor	1	36	70	105	140 (max)
A	QN	t _{PLH} t _{PHL}	0.29 0.11	1.24 0.89	2.37 1.64	3.53 2.40	4.75 3.18
E	QN	t _{HZ} t _{LZ} t _{ZH} t _{ZL}	0.26 0.05 0.20 0.09	1.24 0.84	2.33 1.60	3.42 2.37	4.54 3.13

Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Core



Description:

ITE1 is a two-phase inverting internal tri-state buffer.

Logic Symbol	Truth Table)				Pin Loa	ading	
EN	E	EN	Е	А	QN			Equivalent
A QN		Н	L	Х	Z			Load
ITE1		L	Н	L	н		А	1.0
E		L	Н	н	L		Е	0.4
		L	L	х	IL		EN	0.7
		н	н	х	IL		QN	1.3
			IL = II	legal				

Equivalent Gates:.....1.2 Bolt Syntax:....QN .ITE1 A E EN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	0.9	nA
EQL _{pd}	2.3	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads						
From	То	r urumotor	1	16	30	45	60 (max)		
A	QN	t _{PLH} t _{PHL}	0.33 0.18	1.62 1.11	3.09 2.05	4.64 2.98	6.19 3.92		
EN	QN	t _{нz} t _{zн}	0.05 0.21	1.59	3.07	4.61	6.17		
E	QN	t _{LZ} t _{ZL}	0.04 0.18	1.12	2.05	2.99	3.93		



Description:

ITE2 is a two-phase inverting internal tri-state buffer.

Logic Symbol	Truth Table				Pin Loa	ading	
EN	EN	ΙE	А	QN			Equivalent
A-2 - QN	н	L	Х	Z			Load
ITE2	L	н	L	н		А	2.1
E EN	L	н	н	L		Е	0.7
A-2 -QN	L	L	Х	IL		EN	1.3
ITE2	н	н	х	IL		QN	1.6
Ē		IL =	Illegal	,			

Equivalent Gates:.....1.4

Bolt Syntax:QN .ITE2 A E EN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	1.8	nA
EQL _{pd}	3.5	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter		Number of Equivalent Loads							
From	То	i arameter	1	26	50	75	100 (max)				
A	QN	t _{PLH} t _{PHL}	0.16 0.14	1.25 0.92	2.38 1.71	3.57 2.49	4.81 3.26				
EN	QN	t _{HZ} t _{ZH}	0.05 0.16	1.23	2.37	3.55	4.79				
E	QN	t _{LZ} t _{ZL}	0.04 0.14	0.93	1.71	2.49	3.28				

Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Core



Description:

JK011 is a static, master-slave JK flip-flop. RESET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth	Table)				Pin Loading	
		RN	J	к	С	Q(n+1)		
	-	L	Х	Х	Х	L		Equivalent
		Н	L	L	Ŷ	NC		Load
		н	L	н	\uparrow	L	J	1.0
СЈК011 К		н	н	L	\uparrow	н	К	1.0
		н	н	н	\uparrow	Q(n)	С	3.0
Ť			Ν	IC = N	lo Cha	inge	RN	1.0

Equivalent Gates:.....7.1

Bolt Syntax:Q .JK011 C J K RN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	9.8	nA
EQL _{pd}	27.9	Eq-load

See page 2-14 for power equation.

Delay Characteristics:


Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

	Delay (ns)	Parameter	Number of Equivalent Loads							
From	То	1 aramotor	1	3	6	8	11 (max)			
С	Q	t _{PLH} t _{PHL}	0.58 0.61	0.79 0.75	1.00 0.86	1.21 0.97	1.42 1.08			
RN	Q	t _{PHL}	0.31	0.75	0.52	0.62	0.70			



Delay (ns	5)	Parameter	Number of Equivalent Loads				
From	То	Parameter	1	3	6	8	11 (max)
Min C Width	High	t _w	0.59				· · · · · · · · · · · · · · · · · · ·
Min C Width	Low	t _w	0.74				
Min RN Width	Low	t _w	0.66				
Min J Setup		t _{su}	0.74				
Min J Hold		t _h	0.00				
Min K Setup		t _{su}	0.62				
Min K Hold		t _h	0.00				
Min RN Setup		t _{su}	0.37				
Min RN Hold		t _h	0.38				

Delay will vary with input conditions. See page 2-16 for interconnect estimates.







Description:

Core

JK021 is a static, master-slave JK flip-flop. SET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth	ı Table	ļ				Pin	Loading		
		SN	J	К	С	Q(n+1)				
		L	Х	Х	Х	Н			Equivalent	
6		н	L	L	Ŷ	NC			Load	
		н	L	н	Ŷ	L		J	1.0	
C		Н	н	L	Ť	н		к	1.0	
-K		н	н	н	Ŷ	Q(n)		С	3.0	
			Ν	IC = N	lo Cha	nge		SN	2.1	
								'		

Equivalent Gates:.....6.0

Bolt Syntax:Q .JK021 C J K SN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	10.2	nA
EQL _{pd}	24.0	Eq-load

See page 2-14 for power equation.

Delay Characteristics:


Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)	Parameter	Number of Equivalent Loads							
From	То		1	3	6	8	11 (max)			
С	Q	t _{PLH} t _{PHL}	0.53 0.62	0.67 0.81	0.82 0.95	0.97 1.08	1.10 1.19			
SN	Q	t _{PLH}	0.17	0.32	0.45	0.59	0.74			



Delay (ns)		Number of Equivalent Loads					
From	То	Parameter	1	3	6	8	11 (max)	
Min C Width	High	t _w	0.65	<u></u>			- L	
Min C Width	Low	t _w	0.72					
Min SN Width	Low	t _w	0.79					
Min J Setup		t _{su}	0.72					
Min J Hold		t _h	0.00					
Min K Setup		t _{su}	0.59					
Min K Hold		t _h	0.00					
Min SN Setup		t _{su}	0.14					
Min SN Hold		t _h	0.24					

Delay will vary with input conditions. See page 2-16 for interconnect estimates.





Description:

JK031 is a static, master-slave JK flip-flop. SET and RESET are asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table	9					Pin Loading	
	RN	SN	J	к	С	Q(n+1)		
	L	L	Х	Х	Х	IL		Equivalent
4	L	н	х	х	х	L		Load
	н	L	х	х	х	н	J	1.0
C JK031	н	н	L	L	Ŷ	NC	к	1.0
I —K	Н	н	L	н	↑	L	С	3.0
R	н	Н	н	L	\uparrow	н	SN	2.2
	Н	Н	Н	н	↑	Q(n)	RN	2.2
		IL =	llegal		NC	= No Change		
			-			-		

Equivalent Gates:.....8.5

Bolt Syntax:Q .JK031 C J K RN SN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	11.3	nA
EQL _{pd}	30.1	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

D	elay (ns)	Parameter		Numb	er of Equivalent	Loads	
From	То	rarameter	1	3	6	8	11 (max)
С	Q	t _{PLH} t _{PHL}	0.49 0.66	0.68 0.81	0.80 0.94	0.93 1.08	1.09 1.21
RN	Q	t _{PHL}	0.91	1.03	1.18	1.30	1.41
SN	Q	t _{PLH}	0.18	0.32	0.44	0.57	0.71




Core Logic

AMI6S 0.6 micron CMOS Standard Cells

Delay (ns)		Parameter	Number of Equivalent Loads					
From	То	Farameter	1	3	6	8	11 (max)	
Min C Width	High	t _w	0.65					
Min C Width	Low	tw	0.76					
Min RN Width	Low	tw	0.90					
Min SN Width	Low	t _w	0.87					
Min J Setup		t _{su}	0.76					
Min J Hold		t _h	0.00					
Min K Setup		t _{su}	0.65					
Min K Hold		t _h	0.00					
Min RN Setup		t _{su}	0.37					
Min RN Hold		t _h	0.37					
Min SN Setup		t _{su}	0.20					
Min SN Hold		t _h	0.25					

Delay will vary with input conditions. See page 2-16 for interconnect estimates.





Description:

Core

JK051 is a static, master-slave JK flip-flop. RESET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Tab	le				Pin Loading	
	RN	J	К	С	QN(n+1)		
	L	Х	Х	Х	Н		Equivalent
	н	L	L	\uparrow	NC		Load
	н	L	Н	\uparrow	н	J	1.0
	н	Н	L	↑	L	К	1.0
	н	н	Н	1	QN(n)	С	3.0
Ť		I	NC = N	lo Cha	ange	RN	1.0

Equivalent Gates:.....7.1

Bolt Syntax: QN .JK051 C J K RN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	9.8	nA
EQL _{pd}	27.9	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Del	ay (ns)	Parameter	Number of Equivalent Loads							
From	То	1 urumeter	1	3	6	8	11 (max)			
С	QN	t _{PLH} t _{PHL}	0.51 0.28	0.70 0.46	0.91 0.61	1.12 0.77	1.32 0.93			
RN	QN	t _{PLH}	0.76	0.94	1.16	1.37	1.57			






Core Logic

AMI6S 0.6 micron CMOS Standard Cells

Delay (ns	5)	Devementer	Number of Equivalent Loads					
From	То	Parameter	1	3	6	8	11 (max)	
Min C Width	High	tw	1.09					
Min C Width	Low	tw	0.74					
Min RN Width	Low	tw	0.66					
Min J Setup		t _{su}	0.74					
Min J Hold		t _h	0.00					
Min K Setup		t _{su}	0.62					
Min K Hold		t _h	0.00					
Min RN Setup		t _{su}	0.37					
Min RN Hold		t _h	0.38					

Delay will vary with input conditions. See page 2-16 for interconnect estimates.








Description:

JK061 is a static, master-slave JK flip-flop. SET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.



< C < X _ ↑	QN(n+1) L NC		Equivalent
	L		Equivalent
_ 1	NC	1	
			Load
+ ↑	н	J	1.0
_ ↑	L	K	1.0
⊣ ↑	QN(n)	С	3.0
= No Cha	inge	SN	2.1
	_ ↑ ↓ ↑	_ ↑ <u>L</u>	$ \begin{array}{c c} \uparrow \\ \downarrow \\ \uparrow \\ \downarrow \\ \uparrow \\ \hline \overline{QN(n)} \\ \hline C \end{array} $

Equivalent Gates:.....6.0

Bolt Syntax: QN .JK061 C J K SN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	10.2	nA
EQL _{pd}	24.0	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

	Delay (ns)	Parameter	Number of Equivalent Loads							
From	То		1	3	6	8	11 (max)			
С	QN	t _{PLH} t _{PHL}	0.46 0.29	0.73 0.46	0.91 0.61	1.11 0.77	1.36 0.93			
SN	QN	t _{PHL}	0.53	0.69	0.85	1.01	1.16			






Core Logic

AMI6S 0.6 micron CMOS Standard Cells

Delay (ne	s)	Devementer	Number of Equivalent Loads					
From	То	Parameter	1	3	6	8	11 (max)	
Min C Width	High	t _w	1.10					
Min C Width	Low	t _w	0.71					
Min SN Width	Low	t _w	0.82					
Min J Setup		t _{su}	0.71					
Min J Hold		t _h	0.00					
Min K Setup		t _{su}	0.59					
Min K Hold		t _h	0.00					
Min SN Setup		t _{su}	0.14					
Min SN Hold	,	t _h	0.24					

Delay will vary with input conditions. See page 2-16 for interconnect estimates.





Description:

JK071 is a static, master-slave JK flip-flop. SET and RESET are asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Tabl	e					Pin Loading	
	RN	SN	J	К	С	QN(n+1)	j	
	L	L	Х	Х	Х	IL]	Equivalent
6	L	н	х	х	х	Н		Load
JŠ	н	L	х	х	х	L	J	1.0
C JK071	н	н	L	L	↑	NC	ĸ	1.0
	н	н	L	н	Ŷ	н	c	3.0
	н	н	н	L	Ŷ	L	SN	2.2
	н	н	н	н	Ŷ	QN(n)	RN	2.2
		1L = 1	llegal		NC	= No Change		•

Equivalent Gates:.....8.5

Bolt Syntax: QN .JK071 C J K RN SN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	11.3	nA
EQL _{pd}	30.1	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


Dela	ay (ns)	Parameter		Number of Equivalent Loads					
From	То	i aramotor	1	3	6	8	11 (max)		
С	QN	t _{PLH} t _{PHL}	0.52 0.32	0.71 0.45	0.92 0.61	1.13 0.78	1.34 0.92		
RN	QN	t _{PLH}	0.70	0.96	1.14	1.35	1.59		
SN	QN	t _{PHL}	0.62	0.77	0.93	1.11	1.25		





Delay (ns)	Parameter		Number of Equivalent Loads			
From	То	Farameter	1	3	6	8	11 (max)
Min C Width	High	t _w	1.11				
Min C Width	Low	t _w	0.76				•
Min RN Width	Low	t _w	1.35				
Min SN Width	Low	tw	0.93				
Min J Setup		t _{su}	0.76				
Min J Hold		t _h	0.00				
Min K Setup		t _{su}	0.65				
Min K Hold		t _h	0.00				
Min RN Setup		t _{su}	0.37				
Min RN Hold		t _h	0.38				
Min SN Setup	********	t _{su}	0.20				
Min SN Hold		t _h	0.25				

Delay will vary with input conditions. See page 2-16 for interconnect estimates.







Description:

JKBB1 is a static, master-slave JK flip-flop. SET and RESET are asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol	Truth Ta	ble						Pin Load	ing
	RN	SN	J	к	С	Q(n+1)	QN(n+1)		
	L	L	Х	Х	Х	IL	IL		Equivalent
	L	н	Х	х	х	L	н		Load
	н	L	х	х	х	н	L	J	1.0
	н	н	L	L	↑	NC	NC	ĸ	1.0
$JKBB1 = \overline{Q}_{D-}$	н	н	L	Н	\uparrow	L	Н	С	3.0
	н	Н	н	L	\uparrow	н	L	SN	2.2
Ý	н	н	н	н	ſ	QN(n)	Q(n)	RN	2.2
		IL = I	llegal		Ν	IC = No C	hange		1

Equivalent Gates:.....9.0

Bolt Syntax:Q QN .JKBB1 C J K RN SN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	13.1	nA
EQL _{pd}	35.1	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


	Delay (ns)	Deremeter		Numb	per of Equivalent Loads			
From	То	Parameter	1	5	10	14	19 (max)	
С	Q	t _{PLH} t _{PHL}	0.51 0.62	0.79 0.90	1.05 1.09	1.30 1.29	1.54 1.48	
С	QN	t _{PLH} t _{PHL}	0.90 0.71	1.16 0.88	1.40 1.06	1.64 1.24	1.87 1.41	
RN	Q	t _{PHL}	0.84	1.13	1.33	1.52	1.72	
RN	QN	t _{PLH}	1.15	1.37	1.62	1.86	2.09	
SN	Q	t _{PLH}	0.91	1.19	1.44	1.69	1.93	
SN	QN	t _{PHL}	0.28	0.48	0.65	0.83	1.01	





Delay (ns)		Devementer	Number of Equivalent Loads					
From	То	Parameter	1	5	10	14	19 (max)	
Min C Width	High	t _w	0.74					
Min C Width	Low	t _w	0.79					
Min RN Width	Low	t _w	0.97					
Min SN Width	Low	t _w	0.63					
Min J Setup		t _{su}	0.79					
Min J Hold		t _h	0.00					
Min K Setup		t _{su}	0.68					
Min K Hold		t _h	0.00					
Min RN Setup		t _{su}	0.43					
Min RN Hold		t _h	0.38					
Min SN Setup		t _{su}	0.20					
Min SN Hold		t _h	0.25					

Delay will vary with input conditions. See page 2-16 for interconnect estimates.






Truth Table

Description:

MX21 is a two-to-one digital multiplexer.



	S	10	1	Q	-		Equivalent
H X L L I1 1.0	L	L	Х	L			Load
	L	Н	х	н		10	1.0
H X H H S 1.6	Н	Х	L	L		11	1.0
	н	Х	Н	н		S	1.6

Pin Loading

Equivalent Gates:.....2.4

Bolt Syntax:Q .MX21 I0 I1 S;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	3.1	nA
EQL _{pd}	7.8	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Numbe		er of Equivalent Loads		
From	То	1 diamotor	1	5	10	14	19 (max)
Any Ix Input	Q	t _{PLH} t _{PHL}	0.35 0.33	0.57 0.53	0.78 0.71	0.99 0.89	1.21 1.07
S	Q	t _{PLH} t _{PHL}	0.54 0.47	0.70 0.69	0.91 0.86	1.12 1.04	1.32 1.22





Description:

MX212 is a two-to-one digital multiplexer.

Logic Symbol	Truth Table				Pin Loadinç]
MX212	S	10	1	Q		Equivalent
		L H	X X	L H		Load
	Н	x	L	L	1	1.1
	н	х	н	н	s	1.6

Equivalent Gates:.....2.4

Bolt Syntax:Q .MX212 I0 I1 S;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	4.0	nA
EQL _{pd}	8.9	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter		Num			
From	То		1	9	18	26	35 (max)
Any Ix Input	Q	t _{PLH} t _{PHL}	0.40 0.33	0.63 0.57	0.87 0.72	1.09 0.89	1.31 1.07
S	Q	t _{PLH} t _{PHL}	0.55 0.54	0.78 0.75	1.00 0.93	1.22 1.09	1.44 1.25



Description:

MX41 is a four-to-one digital multiplexer.

Logic Symbol	Truth	Table						Pin Loadin	g
	10	11	12	13	S1	S0	Q		Equivalent
NAV 41	L	Х	Х	Х	L	L	L		Load
MX41 — S1	Н	х	х	х	L	L	н	10	1.0
{S0	х	L	х	х	L	н	L	1	1.1
	х	н	х	х	L	н	н	12	1.0
II	Х	х	L	х	Н	L	L	13	1.0
	х	х	н	х	н	L	н	S0	3.2
	х	х	х	L	н	н	L	S1	3.1
	х	х	х	н	н	Н	н		
							•		

Equivalent Gates:.....5.1

Bolt Syntax:Q .MX41 I0 I1 I2 I3 S0 S1;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	6.2	nA
EQL _{pd}	20.6	Eq-load

See page 2-14 for power equation.

Delay Characteristics:


Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter		Number of Equivalent Loads							
From	То	i aramotor	1	5	10	14	19 (max)				
Any Ix Input	Q	t _{PLH} t _{PHL}	0.85 0.63	1.08 0.89	1.32 1.09	1.54 1.28	1.74 1.47				
Any Sx Input	Q	t _{PLH} t _{PHL}	1.02 0.90	1.22 1.09	1.46 1.30	1.70 1.50	1.89 1.65				





Logic Schematic





Description:

MX81 is an eight-to-one digital multiplexer.

Logic Symbol	Truth Table				Pin Loading	
						Equivalent
						Load
MX81	S2	S1	S0	Q	10	1.0
— <u>S2</u> — S1	L	L	L	10	11	1.0
	L	L	н	l1	12	1.0
	L	н	L	12	13	1.1
	L	н	н	13	14	1.0
	н	L	L	14	15	1.0
	н	L	Н	15	16	1.1
	н	н	L	16	17	1.0
	н	Н	н	17	S0	5.4
					S1	3.3
					S2	2.0

Equivalent Gates:.....11.3

Bolt Syntax:Q .MX81 I0 I1 I2 I3 I4 I5 I6 I7 S0 S1 S2;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	16.0	nA
EQL _{pd}	45.3	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


Delay (ns))	Parameter	Number of Equivalent Loads				
From	То		1	5	10	14	19 (max)
Any Ix Input	Q	t _{PLH} t _{PHL}	0.84 0.83	1.09 1.06	1.30 1.24	1.50 1.42	1.72 1.60
Any Sx Input	Q	t _{PLH} t _{PHL}	1.08 1.04	1.33 1.36	1.54 1.53	1.75 1.68	1.96 1.84



MX81

AMI6S 0.6 micron CMOS Standard Cells

Logic Schematic





Description:

MXI21 is an inverting two-to-one digital multiplexer.

Logic Symbol	Truth Ta	ble				Pin Loading	
		S	10	11	QN		Equivalent
MXI21		L	L	х	Н		Load
		L	н	х	L	10	1.0
		н	х	L	н	I1	1.0
		Н	х	н	L	S	1.6

Equivalent Gates:.....2.5

Bolt Syntax:QN .MXI21 I0 I1 S;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	4.0	nA
EQL _{pd}	9.8	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)	Delay (ns)		Number of Equivalent Loads				
From	То	Parameter	1	5	10	14	19 (max)
Any Ix Input	QN	t _{PLH} t _{PHL}	0.43 0.45	0.68 0.64	0.94 0.82	1.20 1.00	1.46 1.17
S	QN	t _{PLH} t _{PHL}	0.59 0.58	0.85 0.78	1.11 0.95	1.36 1.12	1.62 1.28



Description:

MXI212 is an inverting two-to-one digital multiplexer.

Logic Symbol	Truth Table				Pin Loading	
	s	10	11	QN		Equivalent
MXI212	L	L	Х	Н		Load
S S	L	Н	х	L	10	1.0
	н	Х	L	н	1	1.1
<u>[11</u>]	H	Х	н	L	S	1.6

Bolt Syntax:QN .MXI212 I0 I1 S;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	4.9	nA
EQL _{pd}	11.2	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns	3)	Parameter	Number of Equivalent Loads				
From	То	rurumeter	1	9	18	26	35 (max)
Any Ix Input	QN	t _{PLH} t _{PHL}	0.43 0.48	0.66 0.67	0.87 0.84	1.09 1.01	1.32 1.19
S	QN	t _{PLH} t _{PHL}	0.61 0.66	0.81 0.81	1.03 0.98	1.25 1.15	1.48 1.30



Description:

NA21 is a 2-input gate which performs the logical NAND function.

Logic Symbol	Truth Table				Pin Lo	ading	
		А	в	Q			Equivalent
$ \begin{array}{c} A \\ B \\ \end{array} \end{array} \qquad \bigcirc - Q $	-	L	L	н			Load
NA21		L	н	н		Α	1.0
A-9-9		н	L	н		в	1.0
		н	н	L			
NA21							

Equivalent Gates:.....1.0

Bolt Syntax:Q .NA21 A B;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	1.6	nA
EQL _{pd}	1.7	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads				
From To			1	3	6	8	11 (max)
Any Input	Q	t _{PLH} t _{PHL}	0.13 0.11	0.25 0.25	0.40 0.37	0.55 0.50	0.69 0.64



Description:

NA22 is a 2-input gate which performs the logical NAND function.

Logic Symbol	Truth Table		<u></u>	Pin Lo	ading	
A-2 0	A	В	Q			Equivalent
B = 2 $P = Q$	L	L	Н			Load
NA22	L	н	н		Α	2.0
$\begin{vmatrix} A - c \\ B - c \end{vmatrix}^2 \qquad Q$	н	L	н		В	1.9
NA22	Н	Н	L			

Equivalent Gates:.....1.5

Bolt Syntax:.....Q.NA22 A B;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C) *	3.1	nA
EQL _{pd}	3.8	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads				
From	From To		1	5	10	14	19 (max)
Any Input	Q	t _{PLH} t _{PHL}	0.08 0.09	0.21 0.21	0.33 0.32	0.45 0.44	0.57 0.55

Delay will vary with input conditions. See page 2-16 for interconnect estimates.


Core



Description:

NA31 is a 3-input gate which performs the logical NAND function.

Truth Table



at	le				Pin Loa	ading		
	A	B	c x	Q Н			Equivalent	~
	X	L	×	н Н		A	Load 1.0	
	х	х	L	н		В	1.0	
	н	н	н	L		С	1.0	

Equivalent Gates:.....1.3

Bolt Syntax:Q .NA31 A B C;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	2.1	nA
EQL _{pd}	2.8	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads				
From	То		1	3	4	6	8 (max)
Any Input	Q	t _{PLH} t _{PHL}	0.12 0.13	0.23 0.26	0.33 0.36	0.43 0.47	0.54 0.59



Description:

NA32 is a 3-input gate which performs the logical NAND function.

Logic Symbol	Truth Table				Pin Loading	
Α	A	в	с	Q		Equivalent
$A = 2 \qquad Q \qquad Q$	L	Х	Х	Н		Load
NA32	X	L	Х	н	A	2.0
$A = 0^2$ B = 0^2 \rightarrow Q	x	х	L	н	В	2.0
C	н	н	Н	L	С	2.0

Equivalent Gates:.....2.0

Bolt Syntax:Q .NA32 A B C;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	4.2	nA
EQL _{pd}	4.6	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter		Numb	er of Equivalent	Loads	
From	То		1	4	7	10	14 (max)
Any Input	Q	t _{PLH} t _{PHL}	0.11 0.11	0.19 0.21	0.28 0.31	0.38 0.40	0.47 0.49



Description:

NA41 is a 4-input gate which performs the logical NAND function.

Logic Symbol	Truth	Table					Pin Loadin	g	
		A	В	С	D	Q			Equivalent
		L	Х	Х	Х	н			Load
		Х	L	Х	Х	н		٩	1.0
A -Q		Х	Х	L	х	н	E	3	1.0
ŝ = a		х	х	х	L	н	(5	1.0
NA41		н	н	н	н	L		D	1.0

Equivalent Gates:.....1.5

Bolt Syntax:Q .NA41 A B C D;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	2.5	nA
EQL _{pd}	3.8	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter		Numb	er of Equivalent	Loads	
From	То		1	2	4	5	7 (max)
Any Input	Q	t _{PLH} t _{PHL}	0.16 0.18	0.26 0.27	0.35 0.38	0.45 0.49	0.55 0.59

Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Core Lodic





Description:

NA42 is a 4-input gate which performs the logical NAND function.

Logic Symbol	Truth Table					Pin Loading	
	A	в	С	D	Q		Equivalent
	L	Х	Х	Х	н		Load
D	x	L	Х	х	н	A	2.0
$\frac{1}{2}$	X	х	L	х	н	В	2.1
B NA42	X	х	Х	L	н	С	2.0
	н	Н	н	Н	L	D	2.0
					,		

Equivalent Gates:.....2.8

Bolt Syntax:Q .NA42 A B C D;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	5.0	nA
EQL _{pd}	6.2	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter		Numb	er of Equivalent	Loads	
From			1	3	6	8	11 (max)
Any Input	Q	t _{PLH} t _{PHL}	0.12 0.14	0.20 0.21	0.27 0.30	0.35 0.39	0.43 0.47

Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Core



Description:

NA51 is a 5-input gate which performs the logical NAND function.

Logic Symbol	Truth	Table	;					Pin Loading	
	}	А	В	С	D	Е	Q		Equivalent
Α		L	Х	Х	Х	Х	Н		Load
		Х	L	Х	х	х	н	A	1.0
		Х	х	L	х	х	н	В	1.1
		Х	х	Х	L	х	н	С	1.1
		Х	х	х	х	L	н	D	1.0
L NA51		Н	н	н	Н	н	L	E	1.0
									•

Equivalent Gates:.....2.2

Bolt Syntax:Q .NA51 A B C D E;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	2.9	nA
EQL _{pd}	4.3	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)	Parameter		Numb	er of Equivalent	Loads	
From	То		1	2	3	5	6 (max)
Any Input	Q	t _{PLH} t _{PHL}	0.19 0.17	0.26 0.29	0.36 0.39	0.45 0.49	0.53 0.58





Description:

NA52 is a 5-input gate which performs the logical NAND function.

Logic Symbol	Tr	uth Ta	ble					Pin Loading	
		Α	В	С	D	Е	Q		Equivalent
A		L	Х	Х	Х	Х	Н		Load
		х	L	Х	Х	Х	н	A	1.0
NA52		Х	Х	L	Х	Х	н	В	1.0
		х	х	х	L	х	н	С	1.0
		х	Х	х	Х	L	н	D	1.0
NA52		Н	Н	Н	н	Н	L	E	1.0
							1		1

Equivalent Gates:.....3.3

Bolt Syntax:Q .NA52 A B C D E;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	6.3	nA
EQL _{pd}	12.2	Eq-load

See page 2-14 for power equation.

Delay Characteristics:


Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads							
From To	То	Го	1	3	5	7	9 (max)			
Any Input	Q	t _{PLH} t _{PHL}	0.38 0.46	0.42 0.54	0.47 0.58	0.52 0.62	0.58 0.67			



Description:

NA61 is a 6-input gate which performs the logical NAND function.



Truth	Table						Pin Loadin	g
Α	В	С	Ð	Е	F	Q		Equivalent
L	Х	Х	Х	Х	Х	н		Load
Х	L	Х	Х	х	х	н	A	1.0
х	х	L	х	х	х	н	В	1.0
х	х	х	L	х	х	н	С	1.0
х	х	х	х	L	х	н	D	1.0
х	х	х	х	х	L	н	E	1.0
н	н	н	Н	н	Н	L	F	1.0
								I

Equivalent Gates:.....3.3

Bolt Syntax:Q.NA61 A B C D E F;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	6.0	nA
EQL _{pd}	12.0	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)	,	Parameter		Numb	er of Equivalent	Loads	
From To			1	5	10	14	19 (max)
Any Input	Q	t _{PLH} t _{PHL}	0.36 0.49	0.61 0.65	0.85 0.85	1.10 1.03	1.36 1.19





Description:

NA81 is an 8-input gate which performs the logical NAND function.

Logic Symbol	Truth	Table								Pin Load	ing
	Α	В	С	D	Е	F	G	Н	Q		Equivalent
	L	Х	Х	Х	Х	Х	Х	Х	Н		Load
	х	L	Х	Х	Х	Х	Х	Х	н	A	1.0
	х	Х	L	Х	Х	Х	Х	Х	н	В	1.0
∯ <u> </u>	х	Х	Х	L	Х	Х	Х	Х	н	С	1.0
	Х	Х	Х	Х	L	Х	Х	Х	н	D	1.0
	х	Х	Х	Х	Х	L	Х	Х	н	E	1.0
G NA81	Х	Х	х	Х	Х	Х	L	Х	н	F	1.0
	х	Х	х	Х	Х	Х	Х	L	н	G	1.0
	н	н	н	н	н	н	н	н	L	н	1.0

Equivalent Gates:.....4.1

Bolt Syntax:Q.NA81 A B C D E F G H;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	6.8	nA
EQL _{pd}	12.9	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


Delay (ns)	Delay (ns)	Parameter		Numb	er of Equivalent	Loads	
From To	То	D	1	5	10	14	19 (max)
Any Input	Q	t _{PLH} t _{PHL}	0.40 0.48	0.65 0.70	0.90 0.87	1.16 1.05	1.41 1.23





Description:


NO21 is a 2-input gate which performs the logical NOR function.

Truth Table









Equivalent Gates:.....1.1

Bolt Syntax:Q.NO21 A B;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	0.9	nA
EQL _{pd}	2.1	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter		Number of Equivalent Loads				
From To		1	3	6	8	11 (max)		
Any Input	Q	t _{PLH} t _{PHL}	0.14 0.10	0.36 0.19	0.55 0.29	0.76 0.39	0.98 0.49	





Description:

NO22 is a 2-input gate which performs the logical NOR function.

Truth Table			Pin Lo	bading	
A	В	Q			Equivalent
L	L	Н			Load
L	н	L		Α	2.0
н	L	L		В	2.0
н	Н	L			
	A L L H	A B L L L H H L	A B Q L L H L H L H L L	A B Q L L H L H L H L L	A B Q L L H L H L A H L L B

Equivalent Gates:.....1.6

Bolt Syntax:Q .NO22 A B;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	1.8	nA
EQL _{pd}	3.4	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter		Numb	er of Equivalent	Loads	
From	То		1	5	10	14	19 (max)
Any Input	Q	t _{PLH} t _{PHL}	0.12 0.07	0.30 0.16	0.50 0.24	0.70 0.32	0.90 0.41


Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Core



Description:

NO31 is a 3-input gate which performs the logical NOR function.



Truth Tal	ble				Pin Loading
				1	
	A	В	С	Q	Equivalent
	L	L	L	Н	Load
	Н	Х	Х	L	A 1.0
	Х	н	х	L	B 1.0
	Х	Х	Н	L	C 1.0

Equivalent Gates:.....1.4

Bolt Syntax:Q .NO31 A B C;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	1.2	nA
EQL _{pd}	3.2	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads				
From	То		1	3	4	6	8 (max)
Any Input	Q	t _{PLH} t _{PHL}	0.20 0.11	0.43 0.18	0.65 0.25	0.86 0.33	1.09 0.40

Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Core





Description:

NO32 is a 3-input gate which performs the logical NOR function.

Logic Symbol	Truth Ta	ble				P	'in Loading	
A		А	в	С	Q			Equivalent
$A = 2 \qquad Q$		L	L	L	н			Load
C – NO32		н	х	х	L		A	1.9
$A = Q^2$ B = Q^2 Q		Х	н	х	L		В	2.0
		Х	х	Н	L		С	2.0
NOSZ								

Equivalent Gates:.....2.2

Bolt Syntax:Q.NO32 A B C;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	2.4	nA
EQL _{pd}	5.4	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


Delay (ns)	_	Parameter	Number of Equivalent Loads					
From	То		1	4	7	10	13 (max)	
Any Input	Q	t _{PLH} t _{PHL}	0.15 0.09	0.33 0.16	0.53 0.23	0.73 0.30	0.93 0.37	



Description:

NO41 is a 4-input gate which performs the logical NOR function.

Truth Table



A	В	С	D	Q		Equivalent
L	L	L	L	н		Load
Н	х	х	Х	L	А	1.0
х	H	х	х	L	в	1.0
Х	х	Н	х	L	С	1.0
Х	х	х	н	L	D	1.0

Pin Loading

Equivalent Gates:.....1.5

Bolt Syntax:Q.NO41 A B C D;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	1.4	nA
EQL _{pd}	4.1	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads					
From	То		1	7 (max)				
Any Input	Q	t _{PLH} t _{PHL}	0.22 0.13	0.46 0.19	0.69 0.25	0.93 0.32	1.17 0.40	





Description:

NO42 is a 4-input gate which performs the logical NOR function.

Logic Symbol	Truth	Table				_	Pin Loa	ading	
		Α	в	С	D	Q			Equivalent
	-	L	L	L	L	н			Load
Ď NO42		н	х	Х	х	L		Α	1.0
Å=9 ² Q		Х	Н	Х	Х	L		В	1.0
b =8~~ NO42		Х	х	Н	Х	L		С	1.0
		х	х	х	н	L		D	1.0
						•			

Equivalent Gates:.....2.8

Bolt Syntax:Q.NO42 A B C D;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	4.2	nA
EQL _{pd}	10.4	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)	ay (ns) Number of Equivalent Loads						
From	То		1	3	6	8	11 (max)
Any Input	Q	t _{PLH} t _{PHL}	0.46 0.37	0.57 0.46	0.70 0.57	0.83 0.67	0.97 0.76




0– Q

Q

Description:

NO51 is a 5-input gate which performs the logical NOR function.

Truth Table



Α	В	С	D	Е	Q		Equivalent
L	L	L	L	L	Н		Load
н	х	х	Х	х	L	A	1.0
х	н	х	Х	х	L	В	1.0
х	х	н	Х	х	L	С	1.0
х	х	х	н	х	L	D	1.0
х	Х	х	х	н	L	Е	1.0

Pin Loading

Equivalent Gates:.....1.8

Bolt Syntax:Q.NO51 A B C D E;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	1.6	nA
EQL _{pd}	5.2	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (n	ıs)	Parameter		Number of Equivalent Loads				
From	То		1	2	3	5	6 (max)	
Any Input	Q	t _{PLH} t _{PHL}	0.22 0.14	0.48 0.20	0.70 0.27	0.94 0.33	1.19 0.40	

Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Core





Description:

NO52 is a 5-input gate which performs the logical NOR function.

Logic Symbol	Truth Ta	ble					Pin Loading	
	A	в	С	D	Е	Q		Equivalent
Α	L	L	Ł	L	L	н		Load
	н	Х	х	х	х	L	A	1.0
E NO52	X	Н	Х	Х	х	L	В	1.0
≜ = <u>8</u> 2 0	X	Х	н	Х	Х	L	С	1.0
	x	Х	х	н	Х	L	D	1.0
NO52	x	Х	х	х	н	L	E	1.0

Bolt Syntax:Q .NO52 A B C D E;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	5.1	nA
EQL _{pd}	12.9	Eq-load

See page 2-14 for power equation.

Delay Characteristics:


Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter		Numb	er of Equivalent	Loads	········
From	То		1	3	5	7	9 (max)
Any Input	Q	t _{PLH} t _{PHL}	0.48 0.39	0.50 0.43	0.54 0.49	0.59 0.54	0.65 0.58



Description:

ON11 is an OR-NAND circuit consisting of two 2-input OR gates into a 2-input NAND gate.



Truth	ı Table						Pin Lo	ading	
				_					l
	A	В	С	D	Q	_			Equivalent
	L	L	Х	Х	н				Load
	Х	Х	L	L	н			A	1.0
	All ot	her co	mbina	tions	L			В	1.0
								С	1.0
								D	1.0
									'

Equivalent Gates:.....1.6

Bolt Syntax:Q.ON11 A B C D;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	1.8	nA
EQL _{pd}	4.9	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns	;)	Parameter		Numb	er of Equivalent	Loads	
From	То		1	3	6	8	11 (max)
Any Input	Q	t _{PLH} t _{PHL}	0.20 0.24	0.42 0.40	0.64 0.56	0.85 0.73	1.07 0.90



Description:

ON21 is an OR-NAND circuit consisting of one 2-input OR gate into a 2-input NAND gate.

Logic Symbol	Truth Table		Pin Loading	
A ON21 B Q C	A B C L L X X X L All other combinations	Q H H L	A B C	Equivalent Load 1.0 1.0 1.0

Equivalent Gates:.....1.3

Bolt Syntax:Q .ON21 A B C;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	1.5	nA
EQL _{pd}	3.1	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads						
From	То		1	3	6	8	11 (max)		
Any Input	Q	t _{PLH} t _{PHL}	0.15 0.16	0.36 0.31	0.57 0.48	0.79 0.64	1.00 0.81		



Description:

ON31 is an OR-NAND circuit consisting of a 2-input OR gate and two direct inputs into a 3-input NAND gate.

Logic Symbol	Truth	Table					Pin Loa	ding	
		А	в	С	D	Q			Equivalent
A ON31	-	L	L	Х	Х	н			Load
		х	х	L	х	н		Α	1.0
	-	Х	Х	Х	L	н		В	1.0
D		All o	ther co	ombina	tions	L		С	1.0
						•		D	1.0
									•

Equivalent Gates:.....1.7

Bolt Syntax:Q.ON31 A B C D;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	2.3	nA
EQL _{pd}	4.2	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter		Numb	er of Equivalent	ent Loads		
From	То		1	3	4	6	8 (max)	
Any Input	Q	t _{PLH} t _{PHL}	0.23 0.18	0.38 0.33	0.56 0.45	0.73 0.58	0.90 0.73	

Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Core Lodic



Core Logic

AMI6S 0.6 micron CMOS Standard Cells

Description:

ON41 is an OR-NAND circuit consisting of one 3-input OR gate into a 2-input NAND gate.

Logic Symbol	Truth Tal	ble			Pin L	Pin Loading			
		А	в	С	D	Q			Equivalent
A ON41		L	L	L	Х	Н			Load
		х	х	х	L	н		Α	1.0
		All of	ther co	mbina	tions	L		в	1.0
D								С	1.0
								D	1.0
									I

Equivalent Gates:.....1.6

Bolt Syntax:Q.ON41 A B C D;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	1.6	nA
EQL _{pd}	4.8	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads						
From	То		1	3	4	6	8 (max)		
Any Input	Q	t _{PLH} t _{PHL}	0.22 0.20	0.41 0.31	0.61 0.44	0.81 0.57	1.01 0.69		



Description:

ON51 is an OR-NAND circuit consisting of one 3-input OR gate and one 2-input NAND gate into a 2-input NOR gate.

Logic Symbol	Truth Tal	ble						Pin Loading	
									Equivalent
·····	4	A	в	С	D	E	Q		Load
A ON51	L	L	L	L	Х	Х	н	A	1.0
)	х	Х	х	L	L	н	В	1.0
		All	other	comb	inatio	าร	L	C	1.0
E								D	1.0
								E	1.0

Equivalent Gates:.....1.8

Bolt Syntax:Q .ON51 A B C D E;

Power Characteristics:

Parameter	Value	Units
Static I_{DD} (T _J = 85°C)	1.9	nA
EQL _{pd}	5.9	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter					
From	То		1	3	4	6	8 (max)
Any Input	Q	t _{PLH} t _{PHL}	0.28 0.28	0.46 0.41	0.67 0.55	0.88 0.70	1.08 0.83





Core Logic

AMI6S 0.6 micron CMOS Standard Cells

Description:

ON61 is an OR-NAND circuit consisting of two 3-input OR gates into a 2-input NAND gate.

Logic Symbol	Truth Ta	ble						Pin Loading	
									Equivalent
	A	В	С	D	Е	F	Q		Load
A ON61	L	L	L	Х	Х	Х	н	A	1.0
	x	Х	Х	L	L	L	н	В	1.0
		All o	ther co	mbina	tions		L	С	1.0
								D	1.0
								E	1.0
								F	1.0
									•

Equivalent Gates:.....2.3

Bolt Syntax:Q .ON61 A B C D E F;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	2.0	nA
EQL _{pd}	7.0	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ne	3)	Parameter	Number of Equivalent Loads						
From	То		1	3	4	6	8 (max)		
Any Input	Q	t _{PLH} t _{PHL}	0.23 0.41	0.47 0.54	0.66 0.70	0.86 0.87	1.08 1.05		



Description:

ON71 is an OR-NAND circuit consisting of one 3-input OR gate into a 3-input NAND gate.

Logic Symbol	Truth Tat	ble						Pin Loa	ding	
										Equivalent
A ON71	A 1	4	в	С	D	Е	Q			Load
	L	_	L	L	Х	Х	н	-	Α	1.0
	×	x	Х	х	L	х	н		в	1.0
	×	x	Х	х	х	L	н		С	1.0
		All	other	comb	inatio	าร	L		D	1.0
<u> </u>							•		Е	1.0

Equivalent Gates:.....1.9

Bolt Syntax:Q .ON71 A B C D E;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	2.3	nA
EQL _{pd}	5.4	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads ameter								
From	То		1	3	4	6	8 (max)				
Any Input	Q	t _{PLH} t _{PHL}	0.22 0.24	0.41 0.38	0.60 0.54	0.79 0.69	0.98 0.84				



Description:

ON81 is an OR-NAND circuit consisting of two 2-input OR gates into a 3-input NAND gate.

Logic Symbol		Truth	Table						Pin Lo	ading		
											Equivalent	
A	ON81		А	в	С	D	Е	Q			Load	
B			L	L	Х	Х	Х	Н		Α	1.0	
			х	х	L	L	х	н		в	1.0	
			Х	х	х	х	L	н		С	1.0	
E			Α	ll othe	r comb	oinatio	ns	L		D	1.0	
<u>E</u>										Е	1.0	
											1	

Equivalent Gates:.....2.3

Bolt Syntax:Q.ON81 A B C D E;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	2.2	nA
EQL _{pd}	5.6	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads								
From	To		То		1	3	4	6	8 (max)		
Any Input	Q	t _{PLH} t _{PHL}	0.22 0.28	0.37 0.40	0.54 0.55	0.70 0.71	0.87 0.84				

Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Core ..odic



Description:

ON91 is an OR-NAND circuit consisting of one 3-input OR gate and one 2-input OR gate into a 3-input NAND gate.

Logic Symbol	Truth Tai	ble					·	Pin Loading	
									Equivalent
A ON91	A	В	С	D	Е	F	Q		Load
	L	L	L	Х	Х	Х	н	A	1.0
	х	Х	Х	L	L	Х	н	В	1.0
$ \pm D \rangle \rightarrow Q + D \rangle$	x	Х	Х	х	Х	L	н	С	1.0
		All of	her co	mbina	tions		L	D	1.0
F								E	1.0
								F	1.0
									·

Equivalent Gates:.....2.9

Bolt Syntax:Q.ON91 A B C D E F;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	2.2	nA
EQL _{pd}	7.0	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	_	Number of Equivalent Loads								
From			То		1	3	4	6	8 (max)			
Any input	Q	t _{PLH} t _{PHL}	0.29 0.31	0.48 0.47	0.69 0.62	0.90 0.78	1.10 0.94					

Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Core



Description:

ONA1 is an OR-NAND circuit consisting of two 3-input OR gates into a 3-input NAND gate.

Logic Symbol	Truth	Table							Pin L	.oading	
											Equivalent
	А	В	С	D	Е	F	G	Q			Load
A ONA1	L	L	L	Х	Х	Х	Х	н		Α	1.0
	х	Х	х	L	L	L	х	н		В	1.0
	Х	Х	х	х	х	х	L	н		С	1.0
F		A	ll othe	r comt	oinatio	ns		L		D	1.0
G										Е	1.0
										F	1.0
										G	1.0

Equivalent Gates:.....2.8

Bolt Syntax:Q .ONA1 A B C D E F G;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	2.6	nA
EQL _{pd}	8.1	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads					
From	om To		1	3	4	6	8 (max)	
Any Input	Q	t _{PLH} t _{PHL}	0.28 0.47	0.49 0.67	0.70 0.86	0.91 1.05	1.11 1.24	



Description:

Core

ONB1 is an OR-NAND circuit consisting of three 2-input OR gates into a 3-input NAND gate.

Logic Symbol	Truth Table					Pin Loading			
									Equivalent
A ONB1	A	в	С	D	Е	F	Q		Load
	L	L	Х	Х	Х	Х	Н	A	1.0
	x	Х	L	L	Х	Х	н	В	1.0
	X	Х	Х	Х	L	L	н	С	1.0
E		All of	ther co	mbina	ations		L	D	1.0
							•	E	1.0
								F	1.0
									1

Equivalent Gates:.....2.5

Bolt Syntax:Q.ONB1 A B C D E F;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	2.7	nA
EQL _{pd}	6.8	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads					
From	om To		1	3	4	6	8 (max)	
Any Input	Q	t _{PLH} t _{PHL}	0.24 0.43	0.44 0.57	0.59 0.75	0.75 0.92	0.93 1.08	



Description:

ONC1 is an OR-NAND circuit consisting of one 3-input OR gate and two 2-input OR gates into a 3-input NAND gate.

Logic Symbol	Truth	Table							Pin L	oading	l _.
											Equivalent
A ONC1 B C	А	В	С	D	Е	F	G	Q			Load
	L	L	L	Х	Х	Х	Х	Н		Α	1.0
	х	Х	х	L	L	х	Х	Н		В	1.0
	х	х	х	Х	Х	L	L	н		С	1.0
		Α	ll othe	r comt	oinatio	ns		L		D	1.0
G J								1		Е	1.0
										F	1.0
										G	1.0

Equivalent Gates:.....2.9

Bolt Syntax:Q.ONC1 A B C D E F G;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	2.8	nA
EQL _{pd}	8.1	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads						
From	То		1	3	4	6	8 (max)		
Any Input	Q	t _{PLH} t _{PHL}	0.33 0.46	0.52 0.66	0.74 0.85	0.95 1.03	1.14 1.23		



Description:

OND1 is an OR-NAND circuit consisting of two 3-input OR gates and one 2-input OR gate into a 3-input NAND gate.

Logic Symbol	Trutt	ı Tabl	e							Pin Loadi	ng
											Equivalent
											Load
A OND1	Α	В	С	D	Ε	F	G	Н	Q	· A	1.0
c	L	L	L	Х	Х	Х	Х	Х	н	В	1.0
	Х	Х	х	L	L	L	Х	х	н	С	1.0
F	Х	Х	х	Х	Х	х	L	L	н	D	1.0
G			All ot	her co	ombin	ations	5		L	E	1.0
H										F	1.0
L										G	1.0
										н	1.0

Equivalent Gates:.....2.9 Bolt Syntax:Q.OND1 A B C D E F G H;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	2.9	nA
EQL _{pd}	8.9	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)	Parameter	Number of Equivalent Loads					
From	То		1	3	4	6	8 (max)	
Any Input	Q	t _{PLH} t _{PHL}	0.34 0.59	0.55 0.81	0.77 1.02	0.98 1.23	1.19 1.43	





Description:

ONE1 is an OR-NAND circuit consisting of three 3-input OR gates into a 3-input NAND gate.

Logic Symbol	Trut	h Tab	le								Pin Loadi	ng
												Equivalent
												Load
A ONE1	A	В	С	D	Е	F	G	Н	1	Q	A	1.0
	L	L	L	Х	Х	Х	Х	Х	Х	Н	В	1.0
	x	Х	Х	L	L	L	Х	Х	Х	н	C	1.0
	x	Х	Х	Х	Х	Х	L	L	L	н	D	1.0
 G			All	other	com	binati	ons			L	E	1.0
											F	1.0
											G	1.0
											н	1.0
											1	1.0
	L											I

Bolt Syntax:Q.ONE1 A B C D E F G H I;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	2.9	nA
EQL _{pd}	9.7	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (n:	s)	Parameter	Number of Equivalent Loads							
From	То		1	3	4	6	8 (max)			
Any Input	Q	t _{PLH} t _{PHL}	0.40 0.63	0.62 0.88	0.87 1.09	1.11 1.27	1.33 1.45			



Equivalent

Load

1.0

1.0

Pin Loading

А

в


AMI6S 0.6 micron CMOS Standard Cells

Description:

OR21 is a 2-input gate which performs the logical OR function.

Truth Table

Logic Symbol	
A -0 B -0	OR21 OR21 OR21 OR21



Core Logic

Equivalent Gates:.....1.5

Bolt Syntax:Q.OR21 A B;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	1.8	nA
EQL _{pd}	4.4	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter		Numb	er of Equivalent	of Equivalent Loads		
From	То		1	5	10	14	19 (max)	
Any Input	Q	t _{PLH} t _{PHL}	0.22 0.29	0.45 0.47	0.69 0.66	0.94 0.83	1.18 1.00	





Description:

OR22 is a 2-input gate which performs the logical OR function.

Logic Symbol	Truth Table			Pin	Loading	
	A	в	Q			Equivalent
$\begin{vmatrix} A \\ B \end{vmatrix}^2 \rightarrow Q$	L	L	L			Load
OR22	L	н	н		A	1.0
$A - Q^2 \rightarrow Q$	н	L	н		В	1.0
B -C OR22	н	н	н			

Equivalent Gates:.....1.5

Bolt Syntax:Q.OR22 A B;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	2.7	nA
EQL _{pd}	5.7	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads						
From	То	-	1	9	18	26	35 (max)		
Any Input	Q	t _{PLH} t _{PHL}	0.20 0.32	0.44 0.51	0.64 0.69	0.86 0.86	1.09 1.02		

Delay will vary with input conditions. See page 2-16 for interconnect estimates.


Core -ogic



Description:

OR31 is a 3-input gate which performs the logical OR function.

Truth Table



Α	В	С	Q		Equivalent
L	L	L	L		Load
Н	х	Х	н	A	1.0
Х	н	Х	н	В	1.0
х	Х	н	н	С	1.0

Pin Loading

Core Logic

Equivalent Gates:.....1.7

Bolt Syntax:Q.OR31 A B C;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	1.8	nA
EQL _{pd}	5.5	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns))	Parameter	Number of Equivalent Loads						
From	То		1	5	10	14	19 (max)		
Any Input	Q	t _{PLH} t _{PHL}	0.21 0.34	0.43 0.53	0.65 0.73	0.87 0.92	1.09 1.09		





Description:

OR32 is a 3-input gate which performs the logical OR function.

Logic Symbol	Truth Table	••••			Pin Load	ding	· · · · · · · · · · · · · · · · · · ·
A 5	A	В	С	Q			Equivalent
$\begin{bmatrix} A \\ B \\ - \end{bmatrix}^2 - Q$	L	Ŀ	L	L			Load
OR32	н	Х	х	н		Α	1.0
$ \begin{array}{c} A - Q \\ B - Q \\ C - Q \end{array} $	X	н	Х	н		в	1.1
C – d – OR32	X	х	н	Н		С	1.0

Equivalent Gates:.....2.2

Bolt Syntax:Q.OR32 A B C;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	2.7	nA
EQL _{pd}	6.7	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads						
From	То		1	9	18	26	35 (max)		
Any Input	Q	t _{PLH} t _{PHL}	0.21 0.39	0.44 0.64	0.63 0.82	0.83 0.99	1.05 1.17		

Delay will vary with input conditions. See page 2-16 for interconnect estimates.

3-177



Description:

OR41 is a 4-input gate which performs the logical OR function.

Truth Table

Logic Symbol	
	Q OR41 OR41 OR41

Α	В	С	D	Q			Equivalent
L	L	L	L	L			Load
н	х	х	Х	н	-	A	1.0
Х	Н	х	х	н		в	1.0
Х	х	н	х	н	l.	С	1.0
Х	х	х	н	н		D	1.0

Pin Loading

Equivalent Gates:.....2.0

Bolt Syntax:Q .OR41 A B C D;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	1.9	nA
EQL _{pd}	6.3	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads				
From	То		1	5	10	14	19 (max)
Any Input	Q	t _{PLH} t _{PHL}	0.23 0.36	0.44 0.60	0.66 0.82	0.91 1.07	1.19 1.36





Core

AMI6S 0.6 micron CMOS Standard Cells

Description:

OR42 is a 4-input gate which performs the logical OR function.

Logic Symbol	Truth	Table					Pin Loading	
		А	в	с	D	Q		Equivalent
[2]Q		L	L	L	L	L		Load
DOR42		н	х	х	х	н	Α	1.0
$\beta = \beta^2 \qquad \beta = Q$		Х	н	х	х	н	В	1.0
B = 8 OR42		Х	х	н	х	н	С	1.0
01142		Х	х	х	н	н	D	1.0

Equivalent Gates:.....2.2

Bolt Syntax:Q.OR42 A B C D;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	2.7	nA
EQL _{pd}	7.6	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads				
From	То		1	9	18	26	35 (max)
Any Input	Q	t _{PLH} t _{PHL}	0.25 0.45	0.48 0.71	0.70 0.91	0.91 1.10	1.13 1.28



Description:

SLFA1 is a static, master-slave, multiplexed scan latch,D flip-flop. When SCE is low it is a D flip-flop with the output unbuffered and changes state on the rising edge of the clock. When SCE is high it is a D latch.

Logic Symbol	Trut	h Table						Pin Loading	
		С	D	SD	SE	SCE	Q		Equivalent
		\uparrow	Н	Х	L	L	Н		Load
		Ŷ	L	Х	L	L	L	C	4.1
		↑	х	Н	Н	L	н	D	1.0
D	Q	\uparrow	х	L	н	L	L	SD	1.0
		L	х	х	х	L	NC	SE	2.1
		L	Н	х	L	н	н	SCE	2.1
SE SCE		L	L	х	L	н	L		
		L	х	Н	н	Н	н		
		L	х	L	Н	Н	L		
		Н	х	х	х	н	NC		
			NC	c = No	Chan	ge	1		

Equivalent Gates:.....7.6

Bolt Syntax:Q .SLFA1 C D SCE SD SE;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	9.8	nA
EQL _{pd}	30.1	Eq-load

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Del	lay (ns)		Number of Equivalent Loads				
From	То	Parameter	1	5	10	14	19 (max)
с	Q	t _{PLH} t _{PHL}	0.91 0.82	1.25 1.07	1.40 1.21	1.51 1.44	1.59 1.68
D	Q	t _{PLH} t _{PHL}	1.02 1.04	1.20 1.19	1.57 1.45	2.11 1.80	2.80 2.23
SCE	Q	t _{PLH} t _{PHL}	0.89 0.96	1.13 1.11	1.38 1.39	1.62 1.87	1.85 2.53







Delay (n	s)		Number of Equivalent Loads				
From	То	Parameter	1	5	10	14	19 (max)
Min C Width	High	t _w	0.85				
Min C Width	Low	t _w	0.63				
Min D Setup		t _{su}	0.63				
Min D Hold		t _h	0.00				
Min SD Setup		t _{su}	0.63				
Min SD Hold		t _h	0.00				
Min SE Setup		t _{su}	0.72				
Min SE Hold		t _h	0.00				
Min SCE Setup		t _{su}	0.96				
Min SCE Hold		t _h	0.71				

Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Logic Schematic







Description:

TD02 is a non-inverting time delay.

Logic Symbol	Truth Table	Pin Loading
TD02 Delay	A Q L L H H	Equivalent Load A 1.0

Equivalent Gates:.....2.8

Bolt Syntax:Q .TD02 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	4.4	nA
EQL _{pd}	17.0	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


Delay (ns)			Number of Equivalent Loads				
From	То	Parameter	1	9	18	26	35 (max)
A	Q	t _{PLH} t _{PHL}	1.79 1.81	2.15 2.01	2.33 2.23	2.56 2.42	2.87 2.57





Description:

TD03 is a non-inverting time delay.



Equivalent Gates:.....3.0

Bolt Syntax:Q .TD03 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	4.4	nA
EQL _{pd}	20.4	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)			Number of Equivalent Loads				
From	То	Parameter –	1	9	18	26	35 (max)
А	Q	t _{PLH} t _{PHL}	2.79 2.77	3.12 3.00	3.35 3.23	3.59 3.45	3.82 3.68



Description:

TD08 is a non-inverting time delay.

Γ	Logic Symbol	Truth Table		Pin Loading	
	A TD08 Q Delay	A L H	Q L H	A	Equivalent Load 1.0

Equivalent Gates:.....3.3

Bolt Syntax:Q .TD08 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	3.1	nA
EQL _{pd}	10.0	Eq-load

See page 2-14 for power equation.


Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)			Number of Equivalent Loads				
From	То	Parameter	1	7	14	20	27 (max)
A	Q	t _{PLH} t _{PHL}	8.52 7.58	8.81 8.21	9.14 8.50	9.40 8.72	9.56 8.90

Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Core I odic



.




IDCI3

AMI6S 0.6 micron CMOS Standard Cells

Description:

IDCI3 is an inverting, CMOS-level input buffer piece.



Bolt Syntax:QC .IDCI3 PADM;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	4.7	nA
*EQL _{pd}	175.8	Eq-load

*See page 2-14 for detailed information on the power equation for pad pieces.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay	/ (ns)	Parameter	Number of Equivalent Loads				
From	То		1	13	26	38	51 (max)
PADM	QC	t _{PLH} t _{PHL}	0.84 0.88	0.99 1.02	1.18 1.18	1.36 1.35	1.52 1.54


IDCRO



AMI6S 0.6 micron CMOS Standard Cells

Description:

IDCR0 is a non-buffered, resistive analog interface input piece.



Bolt Syntax:QC .IDCR0 PADM;

Power Characteristics:


Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	0.1	nA
*EQL _{pd}	2.0	Eq-load

*See page 2-14 for detailed information on the power equation for pad pieces.



Description:

IDCS3 is a non-inverting, CMOS-level Schmitt trigger input buffer piece with voltage hysteresis.



Bolt Syntax:QC .IDCS3 PADM;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	3.8	nA
*EQL _{pd}	182.2	Eq-load

*See page 2-14 for detailed information on the power equation for pad pieces.

Delay Characteristics:


Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads				
From	То		1	13	26	38	51 (max)
PADM	QC	t _{PLH} t _{PHL}	2.61 2.45	2.87 2.55	3.07 2.72	3.26 2.92	3.45 3.16



Description:

IDCX3 is a non-inverting, CMOS-level input buffer piece.



Boit Syntax:QC .IDCX3 PADM;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	3.8	nA
*EQL _{pd}	172.7	Eq-load

*See page 2-14 for detailed information on the power equation for pad pieces.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns))			Num	per of Equivalen	t Loads	
From	То	Parameter	1	13	26	38	51 (max)
PADM	QC	t _{PLH} t _{PHL}	0.89 0.87	1.10 1.06	1.30 1.24	1.48 1.42	1.65 1.60




IDPX3

AMI6S 0.6 micron CMOS Standard Cells

Description:

IDPX3 is a non-inverting, PCI-level input buffer piece.



Bolt Syntax:QC .IDPX3 PADM;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	3.3	nA
*EQL _{pd}	171.8	Eq-load

*See page 2-14 for detailed information on the power equation for pad pieces.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (n	s)	Parameter		Numb	er of Equivalent	t Loads	
From	То		1	13	26	38	51 (max)
PADM	QC	t _{PLH} t _{PHL}	0.24 0.83	0.40 1.06	0.62 1.25	0.84 1.42	1.05 1.58


IDQCO



AMI6S 0.6 micron CMOS Standard Cells

Description:

IDQC0 is a crystal oscillator input receiver piece.



Bolt Syntax:QO .IDQC0 PADM;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	0.1	nA
*EQL _{pd}	2.0	Eq-load

*See page 2-14 for detailed information on the power equation for pad pieces.

Design Notes:


The IDQC0 cell is for backward compatibility with existing oscillator methodologies.





Description:

IDQC3 is a crystal oscillator input receiver pad piece with a non-inverting, CMOS-level clock input. QO is the output to either the ODQFE20M or the ODQTE60M. PADM is the bond pad from the Xtal-in.



Bolt Syntax:QC QO .IDQC3 PADM;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	3.8	nA
*EQL _{pd}	174.0	Eq-load

*See page 2-14 for detailed information on the power equation for pad pieces.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads				
From	То	i arameter	1	13	26	38	51 (max)
PADM	QC	t _{PLH} t _{PHL}	0.85 0.79	1.06 1.02	1.27 1.20	1.44 1.37	1.59 1.54
PADM	QO	t _{PLH} t _{PHL}	0.00 0.00		· · · · · · · · · · · · · · · · · · ·	·	

Delay will vary with input conditions. See page 2-16 for interconnect estimates.


Design Notes:

The IDQC3 is the input cell of a two cell oscillator circuit. Its function is to connect the Q0 pin with the QI pin of either the ODQFE20M or the ODQTE60M oscillator output driver pad pieces. The buffered QC pin is for driving the oscillator into the core. Two package pins are required to create a complete oscillator.



Description:

IDQS3 is a crystal oscillator input receiver pad piece. QC is a non-inverting, CMOS-level schmitt trigger clock input buffer. QO is the output to the ODQFE99K. PADM is the bond pad from the Xtal-in.



Bolt Syntax:QC QO .IDQS3 PADM;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	3.8	nA
*EQL _{pd}	183.7	Eq-load

*See page 2-14 for detailed information on the power equation for pad pieces.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads				
From	То		1	13	26	38	51 (max)
PADM	QC	t _{PLH} t _{PHL}	2.59 2.31	2.89 2.61	3.07 2.75	3.26 2.93	3.47 3.15
PADM	QO	t _{PLH} t _{PHL}	0.00 0.00				

Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Design Notes:


The IDQS3 is the input cell of a two cell oscillator circuit. Its function is to connect the QO pin with the QI pin of the ODQFE99K oscillator output driver, pad piece. The buffered QC pin is for driving the oscillator into the core. Two package pins are required to create a complete oscillator.





Description:

IDTS3 is a non-inverting, TTL-level Schmitt input buffer piece.



Bolt Syntax:QC .IDTS3 PADM;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	3.4	nA
*EQL _{pd}	181.8	Eq-load

*See page 2-14 for detailed information on the power equation for pad pieces.

Delay Characteristics:


Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay	(ns)	Parameter	Number of Equivalent Loads			Nur		
From	То		1	13	26	38	51 (max)	
PADM	QC	t _{PLH} t _{PHL}	1.24 1.49	1.42 1.87	1.60 2.08	1.78 2.24	1.95 2.38	



Description:

IDTX3 is a non-inverting, TTL-level, input buffer piece.



Bolt Syntax:QC .IDTX3 PADM;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	3.3	nA
*EQL _{pd}	172.7	Eq-load

*See page 2-14 for detailed information on the power equation for pad pieces.

Input Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns	s)	Parameter	Number of Equivalent Loads				
From To		1	13	26	38	51 (max)	
PADM	QC	t _{PLH} t _{PHL}	0.21 0.90	0.31 1.17	0.45 1.35	0.62 1.53	0.85 1.72





Description:

PLD3 is an active pull-down buffer piece.

Logic Symbol	Truth Table	Pin Loading
PLD3	N/A	N/A

Bolt Syntax:PADM .PLD3 ;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	1.4	nA
EQL _{pd}	207.6	Eq-load

See page 2-14 for power equation.



Description:

PLP3 is a programmable pull-up/pull-down buffer piece.

Logic Symbol	Truth Table		Pin Loading
PLP3 PLP3 F f j	L H H	IB PADM Function L Pull-down H Pull-up L Tri-state H Tri-state	N/A

Bolt Syntax:PADM .PLP3 MA MB;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	1.4	nA
EQL _{pd}	205.0	Eq-load

See page 2-14 for power equation.





Description:

PLU3 is an active pull-up buffer piece.

Logic Symbol	Truth Table	Pin Loading
PLU3 T	N/A	N/A

Bolt Syntax:PADM .PLU3 ;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	1.4	nA
EQL _{pd}	207.6	Eq-load

See page 2-14 for power equation.

ODCSIP04



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODCSIP04 is a 4 mA, inverting, CMOS-level output buffer piece with a P-channel open-drain (pull-up) and controlled slew rate output.

Logic Symbol	Truth Table		Pin Loading	
	L H Z = High	PADM H Z Impedance	A PADN	Equivalent Load 3.0 1 217.7

Bolt Syntax:PADM .ODCSIP04 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	33.9	nA
EQL _{pd}	302.6	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

.

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (,	Parameter		C	apacitive Load (oF)	
From	То		15	50	100	200	300 (max)
A PADM		t _{ZH} t _{HZ}	3.52 0.77	8.58	15.93	30.62	45.18



ODCSIP08

AMI6S 0.6 micron CMOS Standard Cells

Description:

ODCSIP08 is an 8 mA, inverting, CMOS-level, output buffer piece with a P-channel open-drain (pull-up) and controlled slew rate output.

Logic Symbol	Truth Table	Pin Loading
	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Equivalent Load A 3.0 PADM 218.6

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	33.9	nA
EQL _{pd}	313.0	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Capacitive Load (pF)				
From	То		15	50	100	200	300 (max)
A PADM		t _{ZH} t _{HZ}	2.24 1.00	4.84	8.52	15.96	23.48

ODCSIP12



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODCSIP12 is a 12 mA, inverting, CMOS-level, output buffer piece with a P-channel open-drain (pull-up) and controlled slew rate output.

Logic Symbol	Truth Table		Pin Loading	
	 L H Z = High	PADM H Z Impedance	A PAD	Equivalent Load 3.0 M 219.0

Bolt Syntax:PADM .ODCSIP12 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	33.9	nA
EQL _{pd}	318.1	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

C	Delay (ns)	Parameter		C	apacitive Load (j	pF)	
From To		15	50	100	200	300 (max)	
A PADM		t _{ZH} t _{HZ}	1.77 1.00	3.51	5.97	10.89	15.82

Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Pad odio



Description:

ODCSXE04 is a 4 mA, non-inverting, CMOS-level, tri-state output buffer piece with active low enable and controlled slew rate output.

Logic Symbol	Truth Table	Pin Loading
EN ODOSXE04	EN A PADI L L L L H H H X Z	M Equivalent Load A 10.3 EN 7.3 PADM 217.7

Bolt Syntax: PADM .ODCSXE04 A EN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	37.6	nA
EQL _{pd}	322.4	Eq-load

See page 2-14 for power equation.Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)	(ns) Capacitive Load (pF) Parameter						
From	То	1 arameter	15	50	100	200	300 (max)
A PADM		t _{PLH} t _{PHL}	3.33 3.36	8.49 8.47	15.80 15.74	30.41 30.25	45.10 44.74
EN PADM		t _{HZ} t _{LZ} t _{ZH} t _{ZL}	0.88 0.34 3.57 3.34	8.70 8.41	15.99 15.71	30.64 30.25	45.28 44.69

ODCSXE08



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODCSXE08 is an 8 mA, non-inverting, CMOS-level, tri-state output buffer piece with active low enable and controlled slew rate output.

Truth Table

Logic	Symbol			
	EN A	 ŝ	ODCS	SXE08
			\vee	PADM

	•	
EN	Α	PADM
L	L	L
L	Н	н
Н	х	Z

Pin Loading		
	Equivalent	
	Load	
A	10.3	
EN	7.3	
PADM	218.7	
	, ,	

Bolt Syntax: PADM .ODCSXE08 A EN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	37.6	nA
EQL _{pd}	338.2	Eq-load

See page 2-14 for power equation.Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)	Parameter	Capacitive Load (pF)				
From To	, aramotor	15	50	100	200	300 (max)	
A PADM		t _{PLH} t _{PHL}	2.02 1.99	4.65 4.64	8.41 8.39	15.89 15.85	23.34 23.25
EN PADM		t _{HZ} t _{LZ} t _{ZH} t _{ZL}	1.14 0.46 2.25 2.00	4.94 4.62	8.65 8.37	16.06 15.83	23.60 23.26



Description:

ODCSXE12 is a 12 mA, non-inverting, CMOS-level, tri-state output buffer piece with active low enable and controlled slew rate output.

Logic Symbol	Truth Table			Pin Lo	ading	
A ODCSXE12 PADM	EN L H	A L H X	PADM L H Z		A EN PADM	Equivalent Load 10.3 7.3 219.1

Bolt Syntax:PADM .ODCSXE12 A EN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	37.6	nA
EQL _{pd}	348.8	Eq-load

See page 2-14 for power equation.Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter		pF)			
From	То	Falameter	15	50	100	200	300 (max)
A PADM		t _{PLH} t _{PHL}	1.63 1.63	3.41 3.43	5.91 6.02	10.86 11.14	15.76 16.17
EN PADM		t _{HZ} t _{LZ} t _{ZH} t _{ZL}	1.41 0.59 1.87 1.61	3.68 3.45	6.13 6.01	11.03 11.10	16.02 16.20

ODCSXE16



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODCSXE16 is a 16 mA, non-inverting, CMOS-level, tri-state output buffer piece with active low enable and controlled slew rate output.

Logic Symbol	Truth Table			Pin Loading	Pin Loading		
ENODCSXE16]	EN	Α	PADM		Equivalent Load		
	L	L	L	A	3.0		
	L	Н	н	EN	6.6		
PADM	н	х	z	PADM	219.1		
			,		'		

Bolt Syntax:PADM .ODCSXE16 A EN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	41.0	nA
EQL _{pd}	374.2	Eq-load

See page 2-14 for power equation.Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay	′ (ns)	Parameter	Capacitive Load (pF)					
From	То		15	50	100	200	300 (max)	
A PADM		t _{PLH} t _{PHL}	1.79 1.72	2.47 2.94	3.42 4.70	5.34 8.24	7.28 11.78	
EN PADM		t _{HZ} t _{LZ} t _{ZH} t _{ZL}	1.06 1.46 1.40 1.50	2.11 2.74	3.09 4.53	5.01 8.07	6.91 11.59	



Description:

ODCSXE24 is a 24 mA, non-inverting, CMOS-level, tri-state output buffer piece with active low enable and controlled slew rate output.

Logic Symbol	Truth Table		Pin Loading	
EN ODCSXE24	EN A L L L H H X	PADM L H Z	A EN PADM	Equivalent Load 3.0 4.8 219.0

Bolt Syntax:PADM .ODCSXE24 A EN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	39.2	nA
EQL _{pd}	368.7	Eq-load

See page 2-14 for power equation.Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


Delay (ns)		Parameter		Ca	apacitive Load (pF)	
From	То	i aramotor	15	50	100	200	300 (max)
A PADM		t _{PLH} t _{PHL}	1.71 1.49	2.22 2.34	2.94 3.52	4.45 5.89	6.02 8.26
EN PADM		^t HZ ^t LZ ^t ZH ^t ZL	1.20 1.84 1.28 1.36	1.87 2.21	2.68 3.42	4.22 5.80	5.71 8.16



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODCSXX04 is a 4 mA, non-inverting, CMOS-level, output buffer piece with controlled slew rate output.



Bolt Syntax: PADM . ODCSXX04 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	34.7	nA
EQL _{pd}	307.5	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


Delay (ns)		Parameter	Capacitive Load (pF)				
From To			15	50	100	200	300 (max)
A PADM		t _{PLH} t _{PHL}	3.24 3.21	8.39 8.28	15.69 15.62	30.32 30.20	45.00 44.58



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODCSXX08 is an 8 mA, non-inverting, CMOS-level, output buffer piece with controlled slew rate output.



Bolt Syntax: PADM . ODCSXX08 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	34.7	nA
EQL _{pd}	323.4	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Capacitive Load (pF)				
From To			15	50	100	200	300 (max)
A PADM		t _{PLH} t _{PHL}	1.83 1.91	4.55 4.53	8.31 8.28	15.76 15.73	23.23 23.14



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODCSXX12 is a 12 mA, non-inverting, CMOS-level, output buffer piece with controlled slew rate output.

Logic Symbol	Truth Table	Pin Loading
ODCSXX12 PADM	A PADM L L H H	A 9.9

Bolt Syntax:PADM . ODCSXX12 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	34.7	nA
EQL _{pd}	334.0	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


Delay (ns)		Parameter	Capacitive Load (pF)				
From To			15	50	100	200	300 (max)
A PADM		t _{PLH} t _{PHL}	1.51 1.53	3.23 3.33	5.74 5.88	10.72 10.97	15.59 16.08



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODCSXX16 is a 16 mA, non-inverting, CMOS-level, output buffer piece with controlled slew rate output.



Bolt Syntax:PADM . ODCSXX16 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	34.7	nA
EQL _{pd}	337.5	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


Delay	(ns)	Parameter		Ca	apacitive Load (p	oF)	
From	То		15	50	100	200	300 (max)
A PADM		t _{PLH} t _{PHL}	1.38 1.27	2.71 2.57	4.59 4.44	8.34 8.15	12.10 11.80



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODCSXX24 is a 24 mA, non-inverting, CMOS-level, output buffer piece with controlled slew rate output.



Bolt Syntax:PADM . ODCSXX24 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	35.9	nA
EQL _{pd}	337.8	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


Delay	r (ns)	Parameter	-	oF)			
From	rom To		15	50	100	200	300 (max)
a Padm		t _{PLH} t _{PHL}	1.35 1.17	2.42 2.03	3.92 3.27	6.91 5.75	9.88 8.24



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODCXIP01 is a 1 mA, inverting, CMOS-level, output buffer piece with P-channel, open-drain (pull-up).



Bolt Syntax: PADM .ODCXIP01 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	31.7	nA
EQL _{pd}	275.7	Eq-load

See page 2-14 for power equation.

Output Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay	Delay (ns) Capacitive Load (pF) Parameter						
From	То		15	25	35	50	75 (max)
A PADM		t _{zH} t _{HZ}	6.35 0.56	9.25	12.16	16.58	24.02



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODCXIP02 is a 2 mA, inverting, CMOS-level, output buffer piece with P-channel, open-drain (pull-up).

Logic Symbol	Truth Table		Pin Loading	
	A L H Z = High Ir	PADM H Z npedance	A PADM	Equivalent Load 3.0 217.4

Bolt Syntax: PADM .ODCXIP02 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	31.7	nA
EQL _{pd}	277.6	Eq-load

See page 2-14 for power equation.

Output Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


Delay (ns)	Parameter		Ca	apacitive Load (p	ρF)		
From	То		15	50	75	100	150 (max)
A PADM		t _{ZH} t _{HZ}	3.49 0.72	8.62	12.27	15.92	23.22



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODCXIP04 is a 4 mA, inverting, CMOS-level, output buffer piece with P-channel, open-drain (pull-up).



Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	32.2	nA
EQL _{pd}	285.2	Eq-load

See page 2-14 for power equation.

Output Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns	;)	Parameter	Capacitive Load (pF)				
From	То	-	15	50	100	200	300 (max)
A PADM		^t zн t _{HZ}	2.10 0.79	4.75	8.45	15.89	23.42



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODCXIP08 is an 8 mA, inverting, CMOS-level, output buffer piece with P-channel, open-drain (pull-up).

Logic Symbol	Truth Table		Pin Loading	
	A L H Z = High Ir	PADM H Z npedance	A PADM	Equivalent Load 3.0 218.6

Bolt Syntax: PADM .ODCXIP08 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	32.2	nA
EQL _{pd}	295.2	Eq-load

See page 2-14 for power equation.

Output Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (I	ns)	Parameter		Capacitive Load (pF)			
From	То		15	50	100	200	300 (max)
A PADM		t _{zH} t _{HZ}	1.55 1.26	2.93	4.82	8.55	12.30



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODCXXE01 is a 1mA, non-inverting, CMOS-level, tri-state output buffer piece with active low enable.

Logic Symbol	Truth Table				Pin Loading	
	XXE01	EN	А	PADM		Equivalent Load
		L	L	L	A	4.7
		L	Н	н	EN	4.5
\backslash	PADM	Н	х	z	PADM	217.4

Bolt Syntax: PADM .ODCXXE01 A EN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	32.8	nA
EQL _{pd}	285.3	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter		Ca	apacitive Load (p	oF)	
From	То	1 aramotor	15	25	35	50	75 (max)
A PADM		t _{PLH} t _{PHL}	6.26 6.17	9.21 8.86	12.17 11.57	16.61 15.68	23.92 22.72
EN PADM		t _{HZ} t _{LZ} t _{ZH} t _{ZL}	0.82 0.39 6.35 6.03	9.30 8.86	12.28 11.68	16.74 15.85	24.01 22.61



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODCXXE02 is a 2 mA, non-inverting, CMOS-level, tri-state output buffer piece with active low enable.

Logic Symbol	Truth Table				Pin Loading	
		EN	A	PADM		Equivalent Load
		L	L	L	A	4.7
		L	н	н	EN	4.5
	ADM .	н	х	z	PADM	217.4

Bolt Syntax: PADM .ODCXXE02 A EN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	32.8	nA
EQL _{pd}	288.7	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)	·	Parameter		Ca	apacitive Load (p	oF)	
From	То		15	50	75	100	150 (max)
A PADM		t _{PLH} t _{PHL}	3.43 3.47	8.53 8.55	12.20 12.18	15.88 15.81	23.24 23.07
EN PADM		t _{HZ} t _{LZ} t _{ZH} t _{ZL}	1.01 0.49 3.61 3.52	8.78 8.63	12.41 12.25	16.03 15.87	23.29 23.11



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODCXXE04 is a 4 mA, non-inverting, CMOS-level, tri-state output buffer piece with active low enable.

Logic Symbol		Fruth Table			Pin Loading	
(EN OT	DCXXE04	EN	А	PADM		Equivalent Load
		L	L	L	A	7.0
		L	н	н	EN	5.7
\sim	PADM	н	х	Z	PADM	217.9

Bolt Syntax:PADM .ODCXXE04 A EN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	34.3	nA
EQL _{pd}	300.1	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter		Ca	apacitive Load (pF)	
From	То	1 arameter	15	50	100	200	300 (max)
A PADM		t _{PLH} t _{PHL}	1.98 1.97	4.67 4.61	8.40 8.34	15.82 15.76	23.33 23.21
EN PADM		t _{HZ} t _{LZ} t _{ZH} t _{ZL}	1.01 0.46 2.09 1.99	4.73 4.64	8.52 8.37	16.02 15.79	23.40 23.24



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODCXXE08 is an 8 mA, non-inverting, CMOS-level, tri-state output buffer piece with active low enable.

Logic Symbol	Truth Table				Pin Loading	
	_	EN	A	PADM		Equivalent Load
	16	L	L	L	A	2.8
		L	Н	н	EN	4.8
	DM	н	х	z	PADM	218.6

Bolt Syntax:PADM .ODCXXE08 A EN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	37.1	nA
EQL _{pd}	330.3	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter		Ca	apacitive Load (p	oF)	
From	То	1 arameter	15	50	100	200	300 (max)
A PADM		t _{PLH} t _{PHL}	1.91 1.60	3.25 2.93	5.15 4.80	8.91 8.53	12.63 12.26
EN PADM		t _{HZ} t _{LZ} t _{ZH} t _{ZL}	1.09 1.03 1.69 1.52	3.08 2.83	5.00 4.70	8.75 8.44	12.43 12.18



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODCXXE12 is a 12 mA, non-inverting, CMOS-level, tri-state output buffer piece with active low enable.

Logic Symbol	Truth Table				 Pin Loading	
EN ODCXXE12	E	ΞN	A	PADM		Equivalent Load
		L	L	L	A	2.8
		L	Н	н	EN	4.8
		н	Х	z	PADM	218.9

Bolt Syntax:PADM .ODCXXE12 A EN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	37.1	nA
EQL _{pd}	339.5	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter		Ca	apacitive Load (oF)	
From	То	Falameter	15	50	100	200	300 (max)
A PADM		t _{PLH} t _{PHL}	1.95 1.43	2.96 2.31	4.41 3.54	7.39 6.01	10.43 8.53
EN PADM		tнz t _L z t _{ZH} t _{ZL}	1.25 1.20 1.63 1.32	2.73 2.15	4.25 3.42	7.24 5.95	10.21 8.40



Description:

ODCXXE16 is a 16 mA, non-inverting, CMOS-level, tri-state output buffer piece with active low enable.

Logic Symbol	Truth Table	9			Pin Loading	
EN ODCXXE	a	EN	A	PADM		Equivalent Load
	0	L	L	L	A	2.8
		L	Н	н	EN	4.8
	м	н	х	z	PADM	219.0

Bolt Syntax:PADM .ODCXXE16 A EN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	37.1	nA
EQL _{pd}	344.9	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


Delay (ns)	Parameter		Ca	apacitive Load (p	oF)	
From	То	i arameter	15	50	100	200	300 (max)
A PADM		t _{PLH} t _{PHL}	1.84 1.27	2.91 2.00	4.43 2.98	7.43 4.86	10.38 6.67
EN PADM		t _{HZ} t _{LZ} t _{ZH} t _{ZL}	1.25 1.39 1.64 1.24	2.72 1.93	4.23 2.89	7.23 4.76	10.21 6.62



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODCXXE24 is a 24 mA, non-inverting, CMOS-level, tri-state output buffer piece with active low enable.



Bolt Syntax:PADM .ODCXXE24 A EN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	37.1	nA
EQL _{pd}	354.9	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter		Ca	apacitive Load (p	oF)	
From	То	raiametei	15	50	100	200	300 (max)
A PADM		t _{PLH} t _{PHL}	1.92 1.31	2.99 1.80	4.49 2.48	7.44 3.76	10.34 4.98
EN PADM		^t HZ t _{LZ} t _{ZH} t _{ZL}	1.25 1.75 1.71 1.21	2.75 1.72	4.23 2.40	7.20 3.68	10.19 4.89


ODCXXX01



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODCXXX01 is a 1 mA, non-inverting, CMOS-level output buffer piece.



Bolt Syntax:PADM . ODCXXX01 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	31.3	nA
EQL _{pd}	274.6	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Capacitive Load (pF)				
From	То		15	25	35	50	75 (max)
A PADM		t _{PLH} t _{PHL}	6.26 6.05	9.21 8.79	12.15 11.55	16.57 15.70	23.94 22.63




ODCXXX02

AMI6S 0.6 micron CMOS Standard Cells

Description:

ODCXXX02 is a 2 mA, non-inverting, CMOS-level output buffer piece.



Bolt Syntax: PADM . ODCXXX02 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	31.3	nA
EQL _{pd}	277.9	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


Delay (n	s)	Parameter		C	apacitive Load (p	oF)	
From	То		15	50	75	100	150 (max)
A PADM		t _{PLH} t _{PHL}	3.47 3.54	8.70 8.61	12.36 12.27	15.99 15.91	23.17 23.07





Description:

ODCXXX04 is a 4 mA, non-inverting, CMOS-level output buffer piece.



Bolt Syntax:PADM . ODCXXX04 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	31.7	nA
EQL _{pd}	287.1	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


Delay (ns)	Parameter		Capacitive Load (pF)				
From	То		15	50	100	200	300 (max)	
A PADM		t _{PLH} t _{PHL}	2.06 2.01	4.69 4.64	8.42 8.39	15.89 15.85	23.37 23.25	





Description:

ODCXXX08 is an 8 mA, non-inverting, CMOS-level output buffer piece.



Bolt Syntax:PADM . ODCXXX08 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	32.6	nA
EQL _{pd}	302.3	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (r	ıs)	Parameter	Capacitive Load (pF)				
From	То		15	50	100	200	300 (max)
A PADM		t _{PLH} t _{PHL}	1.36 1.29	2.70 2.61	4.60 4.50	8.43 8.35	12.28 12.22


ODCXXX12



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODCXXX12 is a 12 mA, non-inverting, CMOS-level output buffer piece.



Bolt Syntax:PADM . ODCXXX12 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	33.0	nA
EQL _{pd}	313.3	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Capacitive Load (pF)				
From	То		15	50	100	200	300 (max)
A PADM		t _{PLH} t _{PHL}	1.25 1.03	2.31 1.92	3.81 3.20	6.80 5.70	9.79 8.15




ODCXXX16

AMI6S 0.6 micron CMOS Standard Cells

Description:

ODCXXX16 is a 16 mA, non-inverting, CMOS-level output buffer piece.



Bolt Syntax:PADM . ODCXXX16 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	33.4	nA
EQL _{pd}	320.2	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


Del	ay (ns)	Parameter		Ca	apacitive Load (p	oF)	
From	То		15	50	100	200	300 (max)
A PADM		t _{PLH} t _{PHL}	1.29 0.93	2.34 1.63	3.84 2.60	6.83 4.48	9.80 6.32





Description:

ODCXXX24 is a 24 mA, non-inverting, CMOS-level output buffer piece.



Bolt Syntax:PADM . ODCXXX24 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	33.4	nA
EQL _{pd}	330.3	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay	y (ns)	Parameter	Capacitive Load (pF)				
From	То		15	50	100	200	300 (max)
A PADM		t _{PLH} t _{PHL}	1.46 0.94	2.49 1.42	3.95 2.08	6.89 3.35	9.88 4.59



Description:

ODPSXE24 is a PCI, non-inverting, tri-state buffer piece with controlled slew rate output.

Logic Symbol	Truth Ta	ble			Pin Loading	
IFN OF	PSXE24	EN	A	PADM		Equivalent Load
		L	L	L	A	5.0
PCI		L	Н	н	EN	3.8
\backslash	PADM	н	х	z	PADM	219.1

Bolt Syntax:PADM .ODPSXE24 A EN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	43.1	nA
EQL _{pd}	389.6	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Capacitive Load (pF)				
From	То	, a a a a a a a a a a a a a a a a a a a	15	50	100	200	300 (max)
A PADM		t _{PLH} t _{PHL}	3.16 2.35	4.48 3.30	6.11 4.22	9.13 5.72	11.98 7.06
EN PADM		t _{HZ} t _{LZ} t _{ZH} t _{ZL}	1.23 1.00 3.15 2.27	4.60 3.30	6.21 4.24	9.21 5.73	12.15 7.11



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODTSXN04 is a 4mA, non-inverting, TTL-level, output buffer piece with N-channel open-drain (pull-down) and controlled slew rate output.

Logic Symbol	Truth Table		Pin Loading	
	L H Z = High In	PADM L Z npedance	A PADM	Equivalent Load 5.9 217.3

Bolt Syntax:PADM .ODTSXN04 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	33.4	nA
EQL _{pd}	281.5	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


Delay	(ns)	Parameter					
From To		15	50	100	200	300 (max)	
A PADM		t _{ZL} t _{LZ}	4.83 0.28	12.79	23.97	46.20	68.45



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODTSXN08 is an 8 mA, non-inverting, TTL-level, output buffer piece with N-channel open-drain (pull-down) and controlled slew rate output.



Bolt Syntax: PADM .ODTSXN08 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	33.4	nA
EQL _{pd}	287.0	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Capacitive Load (pF)				
From	То		15	50	100	200	300 (max)
A PADM		t _{ZL} t _{LZ}	2.65 0.41	6.79	12.67	24.31	35.80



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODTSXN12 is a 12 mA, non-inverting, TTL-level, output buffer piece with N-channel open-drain (pull-down) and controlled slew rate output.

Logic Symbol	Truth Table		Pin Loading	
	A F L H Z = High Imp	PADM L Z pedance	A PADM	Equivalent Load 5.9 217.3

Bolt Syntax:PADM .ODTSXN12 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	33.4	nA
EQL _{pd}	292.4	Eq-load

See page 2-14 for power equation.

Delay Characteristics:


Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Capacitive Load (pF)				
From	То		15	50	100	200	300 (max)
A PADM		t _{ZL} t _{LZ}	1.91 0.54	4.84	8.96	17.03	24.97



Description:

ODTSXN16 is a 16 mA, non-inverting, TTL-level, output buffer piece with N-channel open-drain (pull-down) and controlled slew rate output.



Bolt Syntax: PADM .ODTSXN16 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	35.9	nA
EQL _{pd}	300.3	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Capacitive Load (pF)				-
From	То		15	50	100	200	300 (max)
A PADM		t _{ZL} t _{LZ}	1.55 0.46	3.56	6.43	12.19	17.96



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODTSXN24 is a 24 mA, non-inverting, TTL-level, output buffer piece with N-channel open-drain (pull-down) and controlled slew rate output.

Logic Symbol	Truth Table		Pin Loading	
	 L H Z = High Ir	PADM L Z npedance	A PADM	Equivalent Load 9.3 217.3

Bolt Syntax:PADM .ODTSXN24 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	35.9	nA
EQL _{pd}	310.4	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Capacitive Load (pF)				
From To		15	50	100	200	300 (max)	
A PADM		t _{ZL} t _{LZ}	1.17 0.64	2.58	4.54	8.42	12.32



Description:

ODTSXE04 is a 4 mA, non-inverting, CMOS-level, tri-state output buffer piece with active low enable and controlled slew rate output.

Logic Symbol	Truth Table	Pin Loading
EN ODTSXE04	EN A PADM L L L L H H H X Z	EquivalentLoadA10.3EN7.3PADM217.7

Bolt Syntax: PADM .ODTSXE04 A EN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	37.6	nA
EQL _{pd}	322.4	Eql-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns) From To	Parameter	Capacitive Load (pF)					
	1 arameter	15	50	100	200	300 (max)	
a Padm		t _{PLH} t _{PHL}	1.96 5.15	4.71 13.21	8.65 24.69	16.56 47.67	24.49 70.68
EN PADM		t _{HZ} t _{LZ} t _{ZH} t _{ZL}	0.88 0.34 2.14 5.08	4.91 13.23	8.88 24.72	16.78 47.63	24.67 70.69

Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Pad

ODTSXE08



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODTSXE08 is an 8 mA, non-inverting, CMOS-level, tri-state output buffer piece with active low enable and controlled slew rate output.

Logic Symbol	Truth Table		Pin Loading	
A ODTSXE08	EN A F L L L H H X	PADM L H Z	A EN PADM	Equivalent Load 10.3 7.3 218.7
			•	

Bolt Syntax: PADM .ODTSXE08 A EN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	37.6	nA
EQL _{pd}	338.2	Eql-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Capacitive Load (pF)					
From To	. alameter	15	50	100	200	300 (max)		
a Padm		t _{PLH} t _{PHL}	1.27 2.99	2.70 7.11	4.75 13.04	8.79 24.95	12.77 36.91	
EN PADM		t _{HZ} t _{LZ} t _{ZH} t _{ZL}	1.14 0.46 1.51 2.89	2.95 7.08	4.96 13.06	8.98 24.98	13.02 36.82	



Description:

ODTSXE12 is a 12 mA, non-inverting, CMOS-level, tri-state output buffer piece with active low enable and controlled slew rate output.

Logic Symbol	Truth Table	Pin Loading
EN ODTSXE12 A SL PADM	EN A PADM L L L L H H H X Z	EquivalentLoadA10.3EN7.3PADM219.1

Bolt Syntax: PADM .ODTSXE12 A EN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	37.6	nA
EQL _{pd}	348.8	Eql-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns) From To	Parameter	Capacitive Load (pF)					
		15	50	100	200	300 (max)	
A PADM		t _{PLH} t _{PHL}	1.14 2.28	2.11 5.18	3.46 9.31	6.13 17.52	8.77 25.70
EN PADM		t _{HZ} t _{LZ} t _{ZH} t _{ZL}	1.41 0.59 1.43 2.25	2.36 5.14	3.66 9.28	6.32 17.51	9.02 25.69

Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Pad

ODTSXE16



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODTSXE16 is a 16 mA, non-inverting, CMOS-level, tri-state output buffer piece with active low enable and controlled slew rate output.

Logic Symbol 1	Truth Table			Pin Loading		
EN ODTSXE16	EN L L H	A L H X	PADM L H Z	A EN PADM	Equivalent Load 3.0 6.6 219.1	

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	41.0	nA
EQL _{pd}	374.2	Eql-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)	Parameter	Capacitive Load (pF)					
From	om To	1 diamotor	15	50	100	200	300 (max)
A PADM		t _{PLH} t _{PHL}	1.80 2.21	2.53 4.28	3.56 7.17	5.59 12.75	7.59 18.12
EN PADM		t _{HZ} t _{LZ} t _{ZH} t _{ZL}	1.09 1.48 1.54 1.96	2.23 4.05	3.20 6.99	5.22 12.58	7.28 17.90



ODTSXE24

AMI6S 0.6 micron CMOS Standard Cells

Description:

ODTSXE24 is a 24 mA, non-inverting, CMOS-level, tri-state output buffer piece with active low enable and controlled slew rate output.

Logic Symbol	Truth Table	Pin Loading
A ODTSXE24	ENAPADMLLLLHHHXZ	Equivalent Load A 3.0 EN 4.8 PADM 219.0

Bolt Syntax: PADM .ODTSXE24 A EN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	39.2	nA
EQL _{pd}	368.7	Eql-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Capacitive Load (pF)				
From	То	1 arameter	15	50	100	200	300 (max)
A PADM		t _{PLH} t _{PHL}	1.67 1.83	2.25 3.25	3.04 5.22	4.63 9.03	6.23 12.73
EN PADM		t _{HZ} t _{LZ} t _{ZH} t _{ZL}	1.23 1.86 1.32 1.71	1.92 3.15	2.76 5.12	4.37 8.93	5.95 12.64

Delay will vary with input conditions. See page 2-16 for interconnect estimates.


Pad





Description:

ODTSXX04 is a 4 mA, non-inverting, TTL-level, output buffer piece with controlled slew rate output.



Bolt Syntax: PADM .ODTSXX04 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	34.7	nA
EQL _{pd}	307.5	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (n	Parameter	Capacitive Load (pF)					
From	m To		15	50	100	200	300 (max)
a Padm		t _{PLH} t _{PHL}	1.82 4.95	4.58 12.93	8.58 24.11	16.50 46.35	24.34 68.64




ODTSXX08

AMI6S 0.6 micron CMOS Standard Cells

Description:

ODTSXX08 is an 8 mA, non-inverting, TTL-level, output buffer piece with controlled slew rate output.



Bolt Syntax:PADM .ODTSXX08 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	34.7	nA
EQL _{pd}	323.4	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Capacitive Load (pF)				
From	То		15	50	100	200	300 (max)
A PADM		t _{PLH} t _{PHL}	1.22 2.82	2.59 6.94	4.72 12.83	9.40 24.78	14.44 37.03


ODTSXX12



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODTSXX12 is a 12 mA, non-inverting, TTL-level, output buffer piece with controlled slew rate output.



Bolt Syntax:PADM .ODTSXX12 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	34.7	nA
EQL _{pd}	334.0	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter					
From	То		15	50	100	200	300 (max)
A PADM		t _{PLH} t _{PHL}	1.01 2.15	1.95 5.03	3.31 9.10	5.99 17.16	8.61 25.17




ODTSXX16

AMI6S 0.6 micron CMOS Standard Cells

Description:

ODTSXX16 is a 16 mA, non-inverting, TTL-level, output buffer piece with controlled slew rate output.



Bolt Syntax: PADM .ODTSXX16 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	34.7	nA
EQL _{pd}	337.5	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


Delay (ns)	Parameter	Capacitive Load (pF)				
From	То		15	50	100	200	300 (max)
A PADM		t _{PLH} t _{PHL}	1.02 1.76	1.74 3.77	2.74 6.70	4.75 12.54	6.78 18.27





Description:

ODTSXX24 is a 24 mA, non-inverting, TTL-level, output buffer piece with controlled slew rate output.



Bolt Syntax: PADM .ODTSXX24 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	35.9	nA
EQL _{pd}	337.8	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


Delay (n	ıs)	Parameter	Capacitive Load (pF)				
From	То		15	50	100	200	300 (max)
A PADM		t _{PLH} t _{PHL}	0.99 1.42	1.61 2.81	2.46 4.82	4.07 8.73	5.62 12.54



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODTXXN01 is a 1 mA, non-inverting, TTL-level, output buffer piece with N-channel, open-drain (pull-down).



Bolt Syntax: PADM .ODTXXN01 A;

Power Characteristics:

Parameter	Value	Units	
Static I _{DD} (T _J = 85° C)	31.3	nA	
EQL _{pd}	269.4	Eq-load	

See page 2-14 for power equation.

Output Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


Delay	(ns)	Parameter	Capacitive Load (pF)				
From	То		15	25	35	50	75 (max)
A PADM		t _{ZL} t _{LZ}	8.91 0.27	13.36	17.81	24.39	35.00



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODTXXN02 is a 2 mA, non-inverting, TTL-level, output buffer piece with N-channel, open-drain (pull-down).



Bolt Syntax:PADM .ODTXXN02 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	31.3	nA
EQL _{pd}	270.8	Eq-load

See page 2-14 for power equation.

Output Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


Dela	y (ns)	Parameter	Capacitive Load (pF)				
From	То		15	50	75	100	150 (max)
A PADM		t _{ZL} t _{LZ}	4.98 0.37	13.13	18.92	24.68	36.16



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODTXXN04 is a 4 mA, non-inverting, TTL-level, output buffer piece with N-channel, open-drain (pull-down).



Bolt Syntax: PADM .ODTXXN04 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	31.7	nA
EQL _{pd}	275.1	Eq-load

See page 2-14 for power equation.

Output Delay Characteristics:

Conditions: T_J = 25°C, V_{DD} = 5.0V, Typical Process


Delay (ns)		Parameter		C	apacitive Load (oF)	
From	То		15	50	100	200	300 (max)
A PADM		t _{ZL} t _{LZ}	2.61 0.40	6.94	12.93	24.81	36.77



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODTXXN08 is an 8 mA, non-inverting, TTL-level, output buffer piece with N-channel, open-drain (pull-down).



Bolt Syntax:PADM .ODTXXN08 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	31.7	nA
EQL _{pd}	280.2	Eq-load

See page 2-14 for power equation.

Output Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


Delay	(ns)	Parameter		С	apacitive Load (j	pF)	
From	То		15	50	100	200	300 (max)
A PADM		t _{ZL} t _{LZ}	3.54 0.64	3.69	6.81	12.73	18.72



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODTXXN12 is a 12 mA, non-inverting, TTL-level, output buffer piece with N-channel, open-drain (pull-down).



Bolt Syntax:PADM .ODTXXN12 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	32.6	nA
EQL _{pd}	284.5	Eq-load

See page 2-14 for power equation.

Output Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


Delay (ns)		Parameter		Ci	apacitive Load (p	F)	
From	То		15	50	100	200	300 (max)
A PADM		t _{ZL} t _{LZ}	1.14 0.61	2.57	4.56	8.58	12.49



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODTXXN16 is a 16 mA, non-inverting, TTL-level, output buffer piece with N-channel, open-drain (pull-down).



Bolt Syntax: PADM .ODTXXN16 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	32.6	nA
EQL _{pd}	289.9	Eq-load

See page 2-14 for power equation.

Output Delay Characteristics:


Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter		С	apacitive Load (oF)	
From	То		15	50	100	200	300 (max)
A PADM		t _{ZL} t _{LZ}	1.06 0.79	2.10	3.60	6.61	9.57



Description:

ODTXXN24 is a 24 mA, non-inverting, TTL-level, output buffer piece with N-channel, open-drain (pull-down).



Bolt Syntax: PADM .ODTXXN24 A;

Power Characteristics:

Parameter	Vlaue	Units
Static I _{DD} (T _J = 85°C)	32.6	nA
EQL _{pd}	299.9	Eq-load

See page 2-14 for power equation.

Output Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (I	ns)	Parameter		С	apacitive Load (oF)	<u> </u>
From	То		15	50	100	200	300 (max)
A PADM		t _{ZL} t _{LZ}	0.94 1.15	1.71	2.74	4.75	6.73



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODTXXE01 is a 1mA, non-inverting, TTL-level, tri-state output buffer piece with active low enable.

Logic Symbol	Truth Tab	Truth Table			Pin Loading	Pin Loading	
	XXE01	EN	A	PADM		Equivalent Load	
	XXE01	L	L	L	A	4.7	
		L	н	н	EN	4.5	
	PADM	н	х	z	PADM	217.4	

Bolt Syntax:PADM . ODTXXE01 A EN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	32.8	nA
EQL _{pd}	285.3	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)	Delay (ns)			Ca	apacitive Load (p	oF)	
From	То	Parameter	15	25	35	50	75 (max)
a Padm		t _{PLH} t _{PHL}	3.60 9.37	5.15 13.67	6.71 17.93	9.09 24.39	13.13 35.44
EN PADM		t _{HZ} t _{LZ} t _{ZH} t _{ZL}	0.82 0.39 3.59 9.46	5.23 13.76	6.88 17.98	9.29 24.39	13.12 35.53



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODTXXE02 is a 2 mA, non-inverting, TTL-level, tri-state output buffer piece with active low enable.

Logic Symbol	Truth Table	Pin Loading
CDTXXE02	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	EquivalentLoadA4.7EN4.5PADM217.4

Bolt Syntax:PADM . ODTXXE02 A EN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	32.8	nA
EQL _{pd}	288.7	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Capacitive Load (pF)				
From	То	r urumotor	15	50	75	100	150 (max)
A PADM		t _{PLH} t _{PHL}	2.06 5.19	4.80 13.28	6.79 19.08	8.78 24.88	12.76 36.47
EN PADM		t _{HZ} t _{LZ} t _{ZH} t _{ZL}	1.01 0.49 2.20 5.20	4.96 13.29	6.93 19.10	8.90 24.92	12.85 36.54





Description:

ODTXXE04 is a 4 mA, non-inverting, TTL-level, tri-state output buffer piece with active low enable.

Logic Symbol	Truth Table	Pin Loading
A ODTXXE04 PADM	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	EquivalentLoadA7.0EN5.7PADM217.9

Bolt Syntax:PADM .ODTXXE04 A EN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	34.3	nA
EQL _{pd}	300.1	Eq-load

See page 2-14 for power equation.

Output Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Capacitive Load (pF)				
From	То		15	50	100	200	300 (max)
a Padm		t _{PLH} t _{PHL}	1.26 2.92	2.68 7.16	4.70 13.08	8.74 24.95	12.75 36.99
EN PADM		t _{HZ} t _{LZ} t _{ZH} t _{ZL}	1.01 0.46 1.37 2.95	2.83 7.18	4.87 13.10	8.89 24.98	12.86 37.01



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODTXXE08 is an 8 mA, non-inverting, TTL-level, tri-state output buffer piece with active low enable.

Logic Symbol	Truth Table			Pin Loading	
EN	EN	А	PADM		Equivalent Load
	L	L	L	A	2.8
	/ L	н	н	EN	4.8
\searrow	PADM H	х	z	PADM	218.6
	Z =	High I	mpedance		
		5			

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	37.1	nA
EQL _{pd}	330.3	Eq-load

See page 2-14 for power equation.

Output Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns	-) -)	Parameter		Ca	apacitive Load (p	pF)	
From	То	i arameter	15	50	100	200	300 (max)
A PADM		t _{PLH} t _{PHL}	1.53 1.99	2.27 4.10	3.30 7.18	5.32 13.21	7.33 19.08
EN PADM		t _{HZ} t _{LZ} t _{ZH} t _{ZL}	1.09 1.03 1.30 1.96	2.09 4.05	3.15 7.08	5.17 13.10	7.10 19.02



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODTXXE12 is a 12 mA, non-inverting, TTL-level, tri-state output buffer piece with active low enable.

Logic Symbol	Truth Table		Pin Loading	
	EN A P	ADM		Equivalent Load
ENODTXXE12	LL	L	A	2.8
	L Н	н	EN	4.8
PADM	н х	z	PADM	218.9
	Z = High Imp	edance	'	

Bolt Syntax: PADM .ODTXXE12 A EN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	37.1	nA
EQL _{pd}	339.5	Eq-load

See page 2-14 for power equation.

Output Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns	Delay (ns)			Ca	apacitive Load (p	oF)	
From	То	Parameter	15	50	100	200	300 (max)
A PADM		t _{PLH} t _{PHL}	1.53 1.73	2.16 3.13	2.96 5.12	4.54 9.09	6.19 13.07
EN PADM		t _{HZ} t _{LZ} t _{ZH} t _{ZL}	1.25 1.20 1.32 1.64	1.94 3.04	2.77 5.02	4.39 9.00	5.97 12.99



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODTXXE16 is a 16 mA, non-inverting, TTL-level, tri-state output buffer piece with active low enable.

Logic Symbol	Truth Table		Pin Loading	Pin Loading		
	EN A	PADM		Equivalent Load		
A ODTXXE16	LL	L	A	2.8		
	LH	н	EN	4.8		
\bigvee	н х	z	PADM	219.0		
•	Z = High	Impedance		1		

Bolt Syntax:PADM .ODTXXE16 A EN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	37.1	nA
EQL _{pd}	344.9	Eq-load

See page 2-14 for power equation.

Output Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Capacitive Load (pF)				
From	То	1 aramotor	15	50	100	200	300 (max)
A PADM		t _{PLH} t _{PHL}	1.56 1.57	2.13 2.65	2.94 4.17	4.56 7.15	6.18 10.10
EN PADM		t _{HZ} t _{LZ} t _{ZH} t _{ZL}	1.25 1.39 1.32 1.53	1.94 2.56	2.77 4.05	4.39 7.05	5.97 10.05



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODTXXE24 is a 24 mA, non-inverting, TTL-level, tri-state output buffer piece with active low enable.

Logic Symbol	Truth Table		Pin Loading		
EN ODTXXE24	EN A L L L H H X Z = High Im	PADM L H Z Deedance	A EN PADM	Equivalent Load 2.8 4.8 219.0	

Bolt Syntax: PADM .ODTXXE24 A EN;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	37.1	nA
EQL _{pd}	354.9	Eq-load

See page 2-14 for power equation.

Output Delay Characteristics:


Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Capacitive Load (pF)				
From To	1 diamotor	15	50	100	200	300 (max)	
A PADM		t _{PLH} t _{PHL}	1.71 1.49	2.22 2.25	2.96 3.31	4.82 5.10	7.12 6.38
EN PADM		t _{HZ} t _{LZ} t _{ZH} t _{ZL}	1.25 1.75 1.36 1.40	1.96 2.18	2.77 3.22	4.35 5.16	5.90 7.01



Description:

ODTXXX01 is a 1 mA, non-inverting, TTL-level output buffer piece.



Bolt Syntax: PADM .ODTXXX01 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	31.3	nA
EQL _{pd}	274.6	Eq-load

See page 2-14 for power equation.

Output Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Capacitive Load (pF)				
From To		15	25	35	50	75 (max)	
A PADM		t _{PLH} t _{PHL}	3.61 9.29	5.18 13.69	6.73 18.04	9.08 24.52	13.13 35.24

ODTXXX02



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODTXXX02 is a 2 mA, non-inverting, TTL-level output buffer piece.

Logic Symbol	Truth Table	Pin Loading
A ODTXXX02 PADM	A PADM L L H H	A S.3

Bolt Syntax: PADM .ODTXXX02 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	31.3	nA
EQL _{pd}	277.9	Eq-load

See page 2-14 for power equation.

Output Delay Characteristics:


Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Capacitive Load (pF)				
From To		15	50	75	100	150 (max)	
A PADM		t _{PLH} t _{PHL}	2.07 5.31	4.89 13.39	6.89 19.16	8.87 24.94	12.75 36.51



Description:

ODTXXX04 is a 4 mA, non-inverting, TTL-level output buffer piece.



Bolt Syntax: PADM .ODTXXX04 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	31.7	nA
EQL _{pd}	287.1	Eq-load

See page 2-14 for power equation.

Output Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay	r (ns)	Parameter					
From	То		15	50	100	200	300 (max)
a Padm		t _{PLH} t _{PHL}	1.34 2.96	2.76 7.16	4.77 13.16	8.80 25.10	12.82 36.98


ODTXXX08



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODTXXX08 is an 8 mA, non-inverting, TTL-level output buffer piece.



Bolt Syntax: PADM .ODTXXX08 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	32.6	nA
EQL _{pd}	302.3	Eq-load

See page 2-14 for power equation.

Output Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay	y (ns)	Parameter					
From	То		15	50	100	200	300 (max)
A PADM		t _{PLH} t _{PHL}	0.94 1.76	1.70 3.90	2.74 6.90	4.76 12.88	6.74 18.85




ODTXXX12

AMI6S 0.6 micron CMOS Standard Cells

Description:

ODTXXX12 is a 12 mA, non-inverting, TTL-level output buffer piece.



Bolt Syntax:PADM .ODTXXX12 A;

Power Characteristics:

Parameter	Value	Units	
Static I _{DD} (T _J = 85°C)	33.0	nA	
EQL _{pd}	313.3	Eq-load	

See page 2-14 for power equation.

Output Delay Characteristics:


Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay	/ (ns)	Parameter					
From	То		15	50	100	200	300 (max)
a Padm		t _{PLH} t _{PHL}	0.92 1.39	1.52 2.77	2.34 4.77	3.94 8.77	5.55 12.69



Description:

ODTXXX16 is a 16 mA, non-inverting, TTL-level output buffer piece.



Bolt Syntax:PADM .ODTXXX16 A;

Power Characteristics:

Parameter	Value	Units	
Static I _{DD} (T _J = 85°C)	33.4	nA	
EQL _{pd}	320.2	Eq-load	

See page 2-14 for power equation.

Output Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


Delay	(ns)	Parameter	Capacitive Load (pF)					
From	То		15	50	100	200	300 (max)	
a Padm		t _{PLH} t _{PHL}	0.98 1.07	1.59 2.29	2.38 3.77	3.96 6.75	5.60 9.75	





Description:

ODTXXX24 is a 24 mA, non-inverting, TTL-level output buffer piece.



Bolt Syntax:PADM .ODTXXX24 A;

Power Characteristics:

Parameter	Value	Units		
Static I _{DD} (T _J = 85°C)	33.4	nA		
EQL _{pd}	330.3	Eq-load		

See page 2-14 for power equation.

Output Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter		Capacitive Load (pF)				
From	То		15	50	100	200	300 (max)	
A PADM		t _{PLH} t _{PHL}	1.14 1.08	1.68 1.84	2.47 2.89	4.06 4.92	5.67 6.87	


IBF1X3



AMI6S 0.6 micron CMOS Standard Cells

Description:

IBF1X3 is a non-inverting, CMOS-level input clock-driver pad.



Bolt Syntax:QC .IBF1X3 PADM;

Power Characteristics:

Parameter	Value	Units		
Static I_{DD} (T _J = 85°C)	28.5	nA		
EQL _{pd}	131.6	Eq-load		

See section 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)				Number of Equivalent Loads				
From	То	Parameter	1	97	194	291	388 (max)	
PADM	QC	t _{PLH} t _{PHL}	1.01 1.19	1.43 1.61	1.83 1.92	2.19 2.25	2.51 2.59	

See section 2-16 for interconnect estimates.




IBF7X3

AMI6S 0.6 micron CMOS Standard Cells

Description:

IBF7X3 is a non-inverting, TTL-level input clock-driver pad.



Bolt Syntax:QC .IBF7X3 PADM;

Power Characteristics:

Parameter	Value	Units		
Static I _{DD} (T _J = 85°C)	26.9	nA		
EQL _{pd}	136.1	Eq-load		

See section 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


Delay (ns)			Number of Equivalent Loads				
From	То	Parameter	1	97	194	291	388 (max)
PADM	QC	t _{PLH} t _{PHL}	0.69 1.31	0.85 1.74	1.21 2.06	1.59 2.40	1.94 2.76

See section 2-16 for interconnect estimates.



Description:

IIF1X5 is a non-inverting, CMOS-level input clock-driver.



Bolt Syntax:Q .IIF1X5 A;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	28.5	nA
EQL _{pd}	222.9	Eq-load

See section 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)			Number of Equivalent Loads				
From	То	Parameter	20	116	212	308	404 (max)
A	Q	t _{PLH} t _{PHL}	0.73 0.96	0.91 1.10	1.06 1.29	1.22 1.45	1.37 1.58

See section 2-16 for interconnect estimates.




PP6GXBG

AMI6S 0.6 micron CMOS Standard Cells

Description:

PP6GXBG is a V_{SS} power supply pin for output buffers, input buffers, and core cells combined. The PP6GXBG is intended for circumstances where output and core busses are tied together. It should not be used in conjunction with PP6GXPG or PP6GXCG. One PP6GXBG must be used for each ground (V_{SS}) pin for core cells and input buffers.







Description:

PP6GXBP is a V_{DD} power supply pin for output buffers, input buffers, and core cells combined. The PP6GXBP is intended for circumstances where output and core busses are tied together. It should not be used in conjunction with PP6GXPP or PP6GXCP. One PP6GXBP must be used for each power (V_{DD}) pin.





PP6GXCG

AMI6S 0.6 micron CMOS Standard Cells

Description:

PP6GXCG is a V_{SS} power supply pin for core cells and input buffers only. One PP6GXCG must be used for each ground (V_{SS}) pin for the core cells and input buffers.







Description:

PP6GXCP is a V_{DD} power supply pin for core cells and input buffers only. One PP6GXCP must be used for each power (V_{DD}) pin for the core cells and input buffers.






PP6GXCW

AMI6S 0.6 micron CMOS Standard Cells

Description:

PP6GXCW is an optional power supply pin for connecting additional buses.



PP6GXPG



AMI6S 0.6 micron CMOS Standard Cells

Description:

PP6GXPG is a V_{SS} power supply pin for output buffers only. One PP6GXPG must be used for each ground (V_{SS}) pin for output buffers.





PP6GXPP

AMI6S 0.6 micron CMOS Standard Cells

Description:

PP6GXPP is a V_{DD} power supply pin for output buffers only. One PP6GXPP must be used for each power (V_{DD}) pin for the core cells and input buffers.






Description:

PORA is a power-on-reset.

When power is applied, the POR output is asserted low for at least 2 microseconds after the logic circuits become operational. The active high RESET input also drives the POR signal to its active low state.

For proper operation, user-designed external circuitry must limit the slew rate of V_{DD} power to a maximum of one volt per microsecond. This ensures that the reset pulse will be properly output when V_{DD} falls to zero and immediately returns to its valid range.



Bolt Syntax:POR .PORA RESET;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	30.7	nA
EQL _{pd}	59.35	Eq-load

See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay	r (ns)	Parameter	Number of Equivalent Loads			- <u></u>	
From	То		1	13	26	38	51 (max)
RESET	POR	t _{PLH}	7064.00				
RESET	POR	t _{PHL}	9.71				




ODQFE20M

AMI6S 0.6 micron CMOS Standard Cells

Description:

ODQFE20M is a fundamental mode, enabled crystal oscillator, output buffer pad piece that runs over a frequency range of 1 MHz - 20 MHz. QI is the input from IDQC3. E is the oscillator high input enable. PADM is the bond pad to the Xtalout.



Bolt Syntax:PADM .ODQFE20M E QI ;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	32.0	nA
*EQL _{pd}	289.5	Eq-load

*See page 2-14 for power equation.

Delay Characteristics:

Conditions: T_J = 25°C, V_{DD} = 5.0V, Typical Process

	Delay (ns)	<u></u>	C	apacitive Load (pF)		
From	То	Parameter	15	50	75	100	150 (max)
E	PADM	t _{PLH} t _{PHL}	3.75 3.32	8.89 8.41	12.55 12.04	16.20 15.67	23.51 22.93
QI	PADM	t _{PLH} t _{PHL}	3.14 3.26	8.21 8.35	11.89 11.98	15.58 15.60	22.95 22.85

Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Design Notes:

The ODQFE20M is the output cell of a two cell oscillator circuit. The QI pin is to be connected the QO pin of the IDQC3 oscillator input receiver piece. Two package pins are required to create a complete oscillator.


ODQFE99K



AMI6S 0.6 micron CMOS Standard Cells

Description:

ODQFE99K is a fundamental mode, enabled crystal oscillator, output driver pad piece that runs over a frequency range of 32kHz - 1 MHz. QI is the input from IDQC3. E is the oscillator high input enable. PADM is the bond pad to Xtal-out.



Bolt Syntax:PADM .ODQFE99K E QI ;

Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	31.7	nA
*EQL _{pd}	279.3	Eq-load

*See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

	Delay (ns)	Parameter		Cá	apacitive Load (oF)	
From	То	1 aramotor	15	25	35	50	75 (max)
E	PADM	t _{PLH} t _{PHL}	6.57 6.74	9.48 9.49	12.35 12.24	16.70 16.37	24.20 23.30
QI	PADM	t _{PLH} t _{PHL}	6.70 6.61	9.59 9.47	12.52 12.28	16.95 16.41	22.92 21.82

Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Design Notes:

The ODQFE99K is the output cell of a two cell oscillator circuit. The QI pin is to be connected the QO pin of the IDQS3 oscillator input receiver piece. Two package pins are required to create a complete oscillator.




ODQTE60M

AMI6S 0.6 micron CMOS Standard Cells

Description:

ODQTE60M is an enabled crystal oscillator, output driver pad piece that runs over a frequency range of 20 - 60 MHz. QI is the input from the IDQC3. E is the oscillator high input enable. PADM is the bond pad to Xtal-out.



Power Characteristics:

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	32.0	nA
*EQL _{pd}	297.5	Eq-load

*See page 2-14 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process


	Delay (ns)	Parameter		Ca	apacitive Load (pF)	
From	То	, aramotor	15	50	100	200	300 (max)
E	PADM	t _{PLH} t _{PHL}	2.57 1.98	5.26 4.61	8.97 8.33	16.36 15.77	23.91 23.22
QI	PADM	t _{PLH} t _{PHL}	1.84 1.91	4.49 4.53	8.25 8.30	15.72 15.77	23.15 23.14

Delay will vary with input conditions. See page 2-16 for interconnect estimates.

Design Notes:

The ODQTE60M is the output cell of a two cell oscillator circuit. The QI pin is to be connected the QO pin of the IDQC3 oscillator input receiver piece. Two package pins are required to create a complete oscillator.

4-96





Megacell Overview

Digital Soft Megacells

Overview

American Microsystems, Inc. (AMI) provides a wide selection of Megacells for use in the development of ASICs; they ease the design of "systems on silicon". Chip designers today are faced with short time-to-market at the same time gate arrays and standard cells are allowing designs of up to several hundred thousand gates. Complex elements allow greater functionality without adversely affecting a design schedule. In fact they can accelerate time-to-market.

Megacells also provide industry standard functions that have been proven in silicon. Reducing design time, board space, system costs, and power requirements while increasing reliability and performance, AMI Megacells enable the ASIC designer to develop chips that take on the characteristics of systems.

The terms megacell, megamacro, megafunction, macrocell, core and other trademarked terms are prevalent in the industry today. These terms are often interchangeable, and some have specific meaning to various companies. They refer to complex blocks of logic that implement a digital function. Often the function is compatible to a standard product like an 8051. Other times the function is more generic; a configurable PCI controller, for example. Sometimes there is associated physical data, sometimes not. "Core" often refers to a complex function that has hand-packed physical data and an associated standard physical interface. It cannot be modified by the end user.

At AMI we refer to all complex functions as Megacells. These are broken down into Cores (8051 and 6502 code compatibles etc.), peripherals (UARTs, SCSI controllers, timers, RTCs etc.), datapath (multipliers, adders, shifters etc.), and FIFOs.

AMI offers a selection of soft Megacells that duplicate the function of industry standard parts (core processors and peripherals), and Megacells developed by using parameterized logic synthesizers (Datapath and FIFOs).

AMI's strategy is to make all megacells soft. This works well except for certain FIFOs that require the use of RAM (a hard cell). Some megacells are defined using VHDL while others are netlist based. There is no associated physical data with AMI's megacells. The physical mask layout will be different for each instance depending on other functions being used, the place-and-route tools, and process technology. Because our Megacells are soft, they are technology independent and many can be customized to meet your particular needs.

Why Megacells

Using megacells in designing ASICs has several advantages. Megacells help decrease design time and cost by providing large building blocks that are the equivalent of standard products and functions. The power consumption of a soft megacell can be greatly reduced in comparison to the HMOS standard product that it replaces. Also, because several functions can be put on a single die, printed circuit board space and capacitance can be saved and the power requirements to get signals on and off ICs are minimized.

Reliability and system costs improve because of decreased part and pin counts. Also, because the megacell is typically implemented in a process technology smaller than the original standard product, performance can be several times that of the standard product.

Core Processors and Peripherals

The Core Processor and Peripheral megacells are designed to duplicate the function of industry standard parts. The datasheets for these megacells are intended to give a short overview, to define cell pinout and to outline any functional differences between AMI's megacell and the industry standard part. Detailed functional information can be found in any standard device datasheet.

Core Processors

MEGACELL	FUNCTION
MG29C01	4-Bit microprocessor slice
MG29C10	Microprogram controller/sequencer
M320C25	DSP processor
M320C50	DSP processor
MG65C02	8-Bit microprocessor
M8042	8-Bit slave microcontroller
M8048	8-Bit microcontroller
MG80C85	8-Bit microprocessor
MGMC32	Core processor, 8032 compatible
MGMC32I	MGMC32 with ICE port
MGMC32FB	Core processor, 8032FB compatible
MGMC32SD	Reduced function MGMC32
MGMC51	Core processor, 8051 compatible
MGMC51I	MGMC51 with ICE port

Megacell Overview



Digital Soft Megacells

MEGACELL	FUNCTION
MGMC51FB	Core processor, 8051FB compatible
MGMC51SD	Reduced function MGMC51
Peripherals	

MEGACELL FUNCTION MG1468C18 Real-time clock M16C450 UART M6402 UART M6845 **CRT** controller M765A Floppy disk controller M8251A Communication interface USART M8253 Programmable interval timer M82530 Serial communications controller MG82C37A Programmable DMA controller MG82C50A Asynchronous comm. element MG82C54 Programmable interval timer MG82C55A Programmable peripheral interface MG82C59A Programmable interrupt controller M8490 SCSI controller M85C30 Serial communications controller M8868A UART M91C36 Digital data separator M91C360 Digital data separator MFDC Floppy disk controller I²C Serial bus slave transceiver MGI2CSL MI2C I²C Bus interface

Datapath, FIFOs

Most of these megacells are produced using parameterized synthesizers which allow the creation of various megacell sizes and speeds. They can be optimized for either minimum delay, minimum gate count or can be designed to meet a specified delay.

These synthesizers produce soft megacell schematics in the ASIC Standard Library and are available on various workstations. The datasheets contain a functional description, a pin description, and sample equivalent gate counts with sample delays.

Datapath

MEGACELL	FUNCTION
MGAxxyyDv	Adder
MGAxxyyEv	Adder-subtractor
MGBxxyyAv	Barrel/arithmetic shifter
MGBxxBv	Barrel shifter
MGBxxyyCv	Arithmetic shifter
MGCDxxAv	Decrement Counter
MGCUxxAv	Increment Counter
MGCxxAv	2-function comparator
MGCxxBv	6-function comparator
MGDxxAv	Decrementer
MGIxxAv	Incrementer
MGIxxBv	Incrementer/decrementer
MGMxxyyDv	Multiplier
MGMxxyyEv	Multiplier-accumulator
MGSxxyyAv	Subtractor

FIFOs

MEGACELL	FUNCTION
MGFxxyyC1	Latch-Based FIFO
MGFxxxxyyD	Synchronous FIFO
MGFxxxxyyE	Asynchronous FIFO

Soft Megacells

Soft Megacells provide extreme flexibility with regard to design changes, testability, fault grading, design checking, process selection, and whether the design is implemented as a Gate Array or Standard Cell. Also, to improve the robustness of the Megacell, AMI's Megacells are built with fully static logic and no internal tristates.

Since no physical entity is associated with the Megacell, its characteristics and functions can be changed or deleted. For example, to change the initial conditions of the MGMC51 output ports, it is only necessary to change the output port flip-flop in each port cell from a set type of flop to a reset type of flop.

By deleting unused functions, gate count can be minimized. For example, if a timer or UART is not being used, it can be deleted resulting in a lower gate count. Running the simulations, as one would do after any



Megacell **Overview**

Digital Soft Megacells

design change, validates correct implementation of the design change.

However, it is in design checking where the strengths of the soft Megacell approach become obvious. Electronic design has benefited from the recent introduction of software programs that check many aspects of the design, including set up and hold times for flip-flops, the possibility of asynchronous race conditions, and the fault coverage of the test vectors. The netlist implementation of the Megacell can be subjected to these checks along with the rest of the circuitry. Behavioral models, which are frequently used with hard Megacells, bypass these checks.


Since the soft megacell uses only components of the ASIC standard library, process dependencies in the design are minimized, if not completely removed. As a result, the design can be ported to new technologies as they become available. This means not only future cost savings, but extended voltage and temperature operation as well.

Bidirectional Pins

Many of AMI's Megacells are functional equivalents of standard products which have bidirectional pins. A bidirectional pin can be either an input or an output. To make our megacells easier to use and to reduce the possibility of excess current, AMI has split these single bidirectional pins into three pins: input, output and control.

If it is necessary to recombine these pins into a single bidirectional pin, the logic in the following figure can be used. If the bidirectional pin is to become a pin on the ASIC, this logic can come from a pad cell. Often the control pin controls a bank of bidirectional pins.

Split-Pins to Bidirectional-Pin Logic



Testing

Testability of Megacells in ASIC designs is important. Usually, additional logic is necessary to simplify testing. Providing either direct or multiplexed input and output pins for controlling and observing the Megacell can greatly simplify testing and system debugging. This dictates that designs are contained in packages having at least as many pins as the Megacell with the highest pin count.

If some pins on the ASIC will be multiplexed between their normal function and a megacell function a test-mode will be needed to apply the simulation patterns to the 5-3 royalty. Contact Marketing for a price quote.

megacell. When enabled by this test mode, the megacell pins are connected to the pins of the ASIC. The supplied, or independent, simulation patterns can then be run to develop a test or to verify the functionality of the Megacell.

There are a number of ways to implement a test-mode. The simplest is to use an otherwise unused pin. Another approach is to use two or three ASIC pins and determine an unused condition in normal operation. This condition can then be used to enable the test-mode. Finally, in a bus oriented design, it may be possible to write to an unused register bit to signify test-mode.

Timing

Because AMI's Megacells are technology independent the electrical and timing characteristics of the design will depend on the process, layout, and implementation. When the Megacell is included in a design, delays can be estimated using the customer-preferred logic simulator and delay calculator. Post-layout simulations using actual capacitance numbers will provide even more accurate timing characteristics.

Datapath Megacells are designed to have delays that meet the user's timing requirements. These delays may change slightly when the Megacells are incorporated into the ASIC.

Our Core Processor and Peripheral Megacells have simple pin-to-pin relationships with all input changes expected on the cycle boundary. Some Megacell clocks expect signals that are in the return-to-one or return-tozero format. Functional timing diagrams are available for Megacells that have more complex timing relationships.

Electrical Characteristics

AMI's Megacells do not have any direct external connections to the pins of an ASIC. All necessary connections should be made with pad buffers external to the Megacell. The selection of the pad buffer--if one is used--is up to the system designer, and that selection will establish the DC electrical characteristics of the final design.

All inputs to the Megacells are one to four logical loads. All outputs are buffered so that loading on a given pin will not affect the internal operation.

Ordering and Availability

To order a Megacell, complete the "ASIC Megacell Orderform", available from any AMI databook, and submit by fax (208-234-6659), email (megacells@poci.amis.com), or from AMI's internet homepage (http://www.amis.com). Current Megacell information can also be obtained at AMI's homepage.

Prices for Megacells are charged on a per-use basis. This charge is encountered each time the cell is used on a new design. A few Megacells also have an associated

5-4



MG29C01 4-Bit Microprocessor


Digital Soft Megacells

Features

- A high-performance, low-power CMOS megacell featuring functional compatibility with the industry standard 2901
- · Soft megacell technology allows customizing of function
- Uses the ASIC Standard Library for technology independence
- 4-Bit cascadable bit-slice
- Eight function ALU including addition, two subtraction and five logic operations on two operands
- Microprogrammable with three groups of three bits each for ALU function, destination control and source operand
- Two address architecture provides independent access to two working registers
- · Five source ports for data selection
- Four status flags including carry, zero, overflow and sign

LOGIC SYMBOL





Description

The MG29C01 is a high-performance 4-bit cascadable microprocessor.

The MG29C01 offers the designer a simple and methodical approach to designing bit-slice microprocessors, high-speed ALUs and boolean machines.

The MG29C01 consists of a fast ALU, a 16-word by 4-bit two port RAM and the required decoding, multiplexing and shifting circuits. The microinstruction word consists of nine bits divided into three groups. Bits 0-2 select the ALU source operads. Bits 3-5 select the ALU function and bits 6-8 select the destination register.

The ALU allows for several arithmetic functions which include: unsigned addition and subtraction, two's complement and one's complement addition and subtraction, and decrementing. The ALU also produces the status bits: overflow, carry-out, F0. Boolean functions offered include: AND, OR, XOR, XNOR, INVERT, PASS, ZERO, and MASK.

The MG29C01 also includes a 16-word by 4-bit register, a 4-bit Q register, and various sources for the ALU.

Soft Megacells

This soft megacell is in the ASIC Standard Library which is technology and process independent and is available in both Standard Cells and Gate Arrays.

A soft megacell is defined only at the schematic level. Each instance of the megacell has exactly the same functional definition; however, the physical mask layout is different for each instance depending on other functions being used, the place-and-route tools, and process technology. A soft megacell can be used with other megacells (including ROM and RAM) and logic from the ASIC Standard Library to build a complete system on a chip.

MG29C01 4-Bit Microprocessor



Digital Soft Megacells

Pin Description

SIGNAL	TYPE	SIGNAL DESCRIPTIONS
l(8:0)	Input	The nine instruction lines.
CIN	Input	Carry in to the ALU.
CLK	Input	The clock input.
D(3:0)	Input	Data inputs. These data may be selected as one of the ALU sources. D(0) is the LSB.
A(3:0)	Input	The address inputs to the register stack, used to select which register's contents are available through the A port. A(0) is the LSB.
B(3:0)	Input	The address inputs to the register stack used to select which registers contents are available through the B port. B(0) is the LSB.
Q0O, Q3O Q0I, Q3I	I/O	The input and output shift lines for the LSB and MSB of the Q register, allow for shift up and shift down operations. Q3 is the MSB. Q0O is valid when OE0N is low and Q3O is valid when OE3N is low.
F0	Output	Becomes active when all four ALU outputs are low.
F3	Output	The most significant ALU output bit.
GN, PN	Output	The generate and propagate outputs of the ALU, can be used to for carry look-ahead.
COUT	Output	Carry out of the ALU.
OVR	Output	Overflow. Indicates the result of an arithmetic two's complement operation has overflowed into the sign bit.
OE0N	Output	A low on this pin indicates Q0O and RAM0O are valid.
OE3N	Output	A low on this pin indicates Q3O and RAM3O are valid.
RAM0O, RAM3O RAM0I, RAM3I	I/O	The input and output shift lines for the LSB and MSB of the register stack, allow for shift up and shift down operations. RAM3 is the MSB. RAM0O is valid when OE0N is low and RAM3O is valid when OE3N is low.
Y(3:0)	Output	Data outputs. These outputs are connected to either ALU or A port of the register stack.

Equivalent Gates

STANDARD CELL	GATE ARRAY
810	1000



MG29C10 12-Bit Microprogram Controller


Digital Soft Megacells

Features

- A high-performance, low-power CMOS megacell featuring functional compatibility with the industry standard 2910
- Soft megacell technology allows customizing of function
- Uses the ASIC Standard Library for technology independence
- 12-Bit internal elements can address up to 4069 words of microcode
- 16 sequence control instructions, most are conditional on state of internal loop counter and/or external conditional input
- 12-Bit down counter is pre-settable for repeating instructions or counting loop iterations internally
- Four microprogram address sources including 9-level stack, microprogram counter, branch address bus, and internal holding register
- Internal decoder function controls output enables for three branch address devices

LOGIC SYMBOL





Description

The MG29C10 is a high-performance 12-bit microprogram controller. It functions as an address sequencer for controlling the execution of microinstructions in microprogram memory.

It also controls conditional branching to any microinstruction within its 4096 word range. There are nine levels of subroutine nesting with return linkage and looping capability provided by a last-in, first-out stack.

The MG29C10 has four sources for providing the 12-bit address during each microinstruction. These four sources are as follows:

- 1. A direct external input.
- 2. A register/counter (R) which retains data loaded during an earlier microinstruction.
- 3. The last-in, first-out stack/file (F).
- 4. The address counter/register which usually increments the addresses.

The MG29C10 consists of six functional blocks: an instruction PLA, a multiplexer, a register/counter, a zero detector, a 9-word by 12-bit stack, a microprogram counter register, and an incrementer.

Soft Megacells

This soft megacell is in the ASIC Standard Library which is technology- and process-independent and is available in both Standard Cells and Gate Arrays.

A soft megacell is defined only at the schematic level. Each instance of the megacell has exactly the same functional definition; however, the physical mask layout is different for each instance depending on other functions being used, the place-and-route tools, and process technology. A soft megacell can be used with other megacells (including ROM and RAM) and logic from the ASIC Standard Library to build a complete system on a chip.

MG29C10 12-Bit Microprogram Controller



Digital Soft Megacells

Pin Description

SIGNAL	TYPE	SIGNAL DESCRIPTIONS
CCN	Input	Used as test input criterion. Active low.
CCENN	Input	Enables CCN. Active low.
CI	Input	Carry input to the low order of the microprogram counter.
RLDN	Input	Forces loading of register/counter regardless of instruction or condition. Active low.
CLK	Input	Master input clock.
D(11:0)	Input	Direct data input to register/counter and multiplexer. D(0) is the LSB.
l(3:0)	Input	Instruction inputs. I(0) is the LSB.
FULLN	Output	Goes low when the internal stack is full. Active low.
PLN	Output	Used to select #1 source (usually a pipeline register) as the direct input source.
MAPN	Output	Used to select #2 source (usually a mapping ROM or PLA) as the direct input source.
VECTN	Output	Used to select #3 source (usually an interrupt starting address) as the direct input source.
Y(11:0)	Output	Address to microprogram memory. Y(0) is the LSB.

Equivalent Gates

STANDARD CELL	GATE ARRAY
1,350	1,950



M320C25 DSP

Digital Soft Megacells

Features

- AMI's implementation of 3Soft's MegaMacro®
- · Functionally compatible with the industry standard
- Uses AMI's ASIC Standard Library for technology independence
- 32-bit ALU/accumulator
- 16 X 16 parallel multiplier
- 16-bit shifter
- Up to 64k words of program memory
- Up to 64k words of data memory
- 16-bit timer
- Serial port
- Equivalent gates: 17,000

LOGIC SYMBOL

M320C25

1	1320023	
 DI0-15	A0-15	
 READY	NDS	
 NHOLD	NPS	<u>├</u>
 NINTO	NIS	<u> </u>
 NINT1	RNW	
 NINT2	NSTRB	
 NBIO	NHLZ	
 NRS	OD0-15	
 NX2	NDEN	
NSYNC	NBR	
MPNMC	NHLDA	
 -	NIACK NMSC	
 CLKR	XF	
 CLKX	CLLKOUT1	
 DR	CLKOUT2	
 FSR	DX	
 FSXI	NDXE	
 MD0-15	FSXD	
 BZD0-15	NFSXE	
 BOD0-15	NRDB0	
 BTD0-15	NWRB0	
	NRDB1	
	NWRB1	
	NRDB2	
	NWRB2	
	RA0-7	
	WA0-7	
	BZWA0-7	
	BZRA0-7	
	MA0-11	
	NMWE	
	NMOE	

Description

The M320C25 is a digital signal processor with separate data and program memory, both of which may be up to 64k words. It has a 16-bit shifter, a 16 X 16 bit parallel multiplier and a 32-bit ALU/accumulator. Instructions are pipelined and it can perform single-cycle multiply/accumulate instructions. It contains a 16-bit timer, eight auxiliary registers, an eight-level hardware stack, sixteen input and sixteen output channels, and a serial port. It is fully compatible, including instructions execution times, with industry standard devices.

The M32C25 contains no RAM or ROM but provides functional interconnect signals for connecting to memory blocks. If internal program memory is required, a single port RAM (or ROM) block of up to 4k X 16 may be connected to the M320C25 (also the 256 X 16 internal data RAM block 0 may be configured as program memory). If internal data memory is required 1,2 or 3 blocks of dual-port RAM may be connected to the M320C25. Block 0 and 1 can be up to 256 X 16 and block 2 up to 32 X 16.

M320C50 DSP



Digital Soft Megacells

Features

- AMI's implementation of 3Soft's MegaMacro[®]
- Functionally compatible with the industry standard
- 32-bit ALU/accumulator
- 16 X 16 parallel multiplier
- 16-bit shifter
- 16-bit parallel logic space
- Up to 64k words each of program and data memory
- 64K I/O space
- Interrupt controller
- Serial port and TDM serial port
- Equivalent gates: 40,000

LOGIC SYMBOL

M320C50

		M320C50	
	AI0-14	OA0-15	
-	DI0-15	OD0-15 IOD0-15	
	READY	NDEN	
•	NHOLD	NDS	
	NBIO	NPS	
	NRS	NIS	
	NCLKI	RNWÓ NSTRBO	
	MPNMC	NBD	
	NBRI	NWR	
	NNMI	NBR	
	NINT1	NIAQ NHLDA	
	NINT2	NIACK	
	NINT3	XP	
	NINT4 CLKR	CLKO	
	CLKXI	NHOP	
	TCLKR	IDLE2 TOUT	
	TCLKXI		
	DR TDB	NDXE	
	FSR	TDX	
	FSK	NTDXE	
	TFSR	CLKXO NCLKXE	
	TFSXI	TCLKXO	
	B0D0-15 B1D0-15	NTCLKXE	
	B2D0-15	TADD	
	PD0-15	NTADDE	
	SDO-15	FSXO NFSXE	
	DRDY	TFSXO	
Material	PRDY	NTFSXE	
		NBRD0-2	
		NBWR0-2	
		RA0-8 WA0-8	
		BORA0-8	
		ROWA0-8	
		PRA0-14	
		PWA0-14 PRNW	
		NPCE	
		NPWE	
		NPOE	
		SARA0-14	
		SAWA0-14 SRNW0-15	
		SPND0-15	
		NSCE0-15	
		NSWE	<u> </u>
		NSOE	<u> </u>

Description

The M320C50 is a digital signal processor with separate data and program memory. The program memory may be up to 64k words. The data memory may be up to 64k words, up to 32 words of which may be global access. It has 64k 16-bit I/O ports, sixteen of which are memory mapped. The central ALU has a 32-bit arithmetic logic unit, a 32-bit accumulator and accumulator buffer, a 16-bit scaling shifter, and a 16 X 16 parallel multiplier. A separate parallel logic unit can perform bit manipulations on any data memory location or control/status register. It has eight auxiliary registers, an eight level hardware stack, and a four stage instruction pipeline. The M320C50 contains no ROM or RAM but provides functional interconnect signals for connecting to memory blocks

Peripherals are controlled through 28 memory-mapped registers and consists of: a timer, a serial port, a timedivision-multiplexed serial port, a programmable wait-state generator, an interrupt controller, and the I/O ports.

The M320C50 is compatible, including instructions execution times, with industry standard devices.



MG65C02 8-Bit Core Microprocessor


Digital Soft Megacells

Features

- High-performance, schematic-based megacell
- Functional compatibility with the industry standard 6502
- Soft megacell technology allows customizing of function
- Uses the ASIC Standard Library for technology independence
- 8-Bit Microprocessor
- Fully Static Design
- 0-33 MHz Operation
- 64 kbytes Program Address Space
- · Enhanced Instruction Set
- Supports Bit Manipulation
- 72 instructions and 212 opcodes
- 15 address modes
- Interrupt Capability

LOGIC SYMBOL

MG65C02



Description

The MG65C02 is an 8-bit microprocessor which is compatible with the industry standard W65C02S. It has been designed to be compatible with both the original NMOS 6502 and the newer CMOS variations from various vendors.

The MG65C02 runs all 6502 opcodes as well as the new Enhanced Instruction set which include the new bit manipulation opcodes - RMB, SMB, BBR, BBS, and WAI and STP instructions. The latest functions are also incorporated in the MG65C02 such as Bus Enable, Vector-Pull, and Memory Lock. It accesses 65 kbytes of addressable Memory. It is fully static allowing the external clock to stop in either state. Operation frequency follows a range of 0 MHz, for low power or standby modes, to more than 25 MHz for high speed applications.

Soft Megacells

The MG65C02 is designed as a soft megacell in the ASIC standard library, which allows it to be used with other logic and/or megacells. The soft megacell approach has advantages of design flexibility and portability, and a path for future cost reduction by process migration. It can be used in gate array or standard cell circuits. The core allows access to pins and functions not available in the industry standard 6502.

A soft megacell is defined only at the schematic level. Each instance of the megacell has exactly the same functional definition; however, the physical mask layout is different for each instance depending on other functions being used, the place-and-route tools, and process technology. A soft megacell can be used with other megacells (including ROM and RAM) and logic from the ASIC Standard Library to build a complete system on a chip.

MG65C02 8-Bit Core Microprocessor



Digital Soft Megacells

Pin Description

SIGNAL	TYPE	SIGNAL DESCRIPTION
A0-A15	0	Address to memory.
DBO0-DBO7	0	Data bus output. Valid when DBEN is high.
DBI0-DBI7	1	Data bus Input. Should be valid when DBEN is low.
DBEN	0	Data Bus Enable.
RDYI	1	Ready Input, active low. Stops the internal clock.
RDYO	0	Ready Output. The WAI instruction uses this pin to bring RDYI low.
RESN	Ι	Active low Reset.
IRQN	I	Active low Interrupt.
NMIN	I	Active low Non-maskable interrupt.
SON	I	Active low sets the overflow bit in the status word.
RWN	0	Read/Write. Active low for write.
SYNC	0	Synchronize. Active during opcode fetch cycle.
VPN	0	Vector Pull, active low. Low during interrupt vector access.
MLN	0	Memory Lock, active low. Low during Read-Modify-Write (RMW) portion of RMW instructions.
PHI2IN	Ι	Clock.
PHI1OUTN	0	Clock. Out of phase with C2IN.
PHI2OUT	0	Clock. In phase with PHI2IN. It also goes high with the STP instruction.

Equivalent Gates

STANDARD CELL	GATE ARRAY
2,950	3,850



M8042 8-Bit Slave Microcontroller

Digital Soft Megacells

Features

- AMI's implementation of 3Soft's MegaMacro[®]
- Functionally compatible with the industry standard 8042
- Uses AMI's ASIC Standard Library for technology independence
- Up to 256 bytes of data memory
- Up to 4K bytes of program memory
- · Memory down-load mode
- 8-bit timer/counter
- DMA, interrupt or polled operation supported
- Power saving modes
- Equivalent gates (does not include RAM or ROM): Standard Cell - 2,750; Gate Array - 3,500

LOGIC SYMBOL

M8042

	MOUTE	
 BI0-7	BO0-7	
 IB0-7	NBEN	
 CI0-7	OB0-7	———
 A0	NB0-7	<u> </u>
 NX1	OC0-7	
 NCS	NCB0-7	
 NWR	FA0-7	
 NRD	FO0-7	<u> </u>
 NSS	NFWE	
 TO	M0-11	<u> </u>
T1	DLM	<u> </u>
	NMOE	
 NRES	SYNC	
 EA	T0O	
 SSH	NTOE	
 NTST	PROG	<u> </u>
 FI0-7	NMWE	<u> </u>
 MD0-7	NFOE	
 нім	XOFF	

Description

The M8042 is an 8-bit slave microcontroller. This microcode-free design is software compatible with industry standard discrete devices. It can address data RAM of up to 256 bytes and program RAM or ROM of up to 4K bytes. If program memory is implemented with RAM a special down-load mode is available to program the RAM. An 8-bit timer/counter and 18 I/O pins are available.

Data is transferred between the M8042 and a master CPU through separate input and output data bus buffers. Communication can be controlled by two DMA handshaking lines or by interrupts.

The M8042 has two power saving modes; soft power down mode and hard power down mode. In soft power down mode the clock to the ALU is stopped but the timer/counter and interrupts are still active. In hard power down mode the clock to the entire M8042 is stopped.

Signals are present that allow the end user to choose the appropriate memory block for each implementation. This allows memory size to be configured, and if necessary, the program memory block may be implemented as "down-loadable" RAM.

As no I/O cells are included in the design, all bidirectional lines (the Data Bus, the Port1 and Port2 buses) are split into input and output sections, and have associated control lines for enabling and disabling 3-state buffers where appropriate. There are individual enable lines for each of the Port1 and Port2 outputs. This allows implementation of the 'quasi-bidirectional' pins feature of the original device.

There is only one clock input (NX1), this is again due to the fact that there are no I/O cells in the design. The output of a suitable crystal oscillator I/O cell should be connected to this input. XOFF (which is high true) is used to disable the oscillator I/O cell in power saving mode.

This megacell requires the use of ROM and RAM which can be ordered from the AMI Memory group.

M8048 8-Bit Microcontroller



Digital Soft Megacells

Features

- AMI's implementation of 3Soft's MegaMacro[®]
- · Functionally compatible with the industry standard
- Uses AMI's ASIC Standard Library for technology independence
- Up to 256 bytes of data memory
- Up to 4K bytes of RAM or ROM program memory
- · Memory down-load mode
- 8-bit timer/counter
- · Power saving modes
- Equivalent gates: Standard Cell - 2,770; Gate Array - 3,470

	M8048	
 BI0-7	BO0-7	
 IB0-7	NBEN	
 CI0-7	OB0-7	
 NX1	NB0-7	
 NDLW	OC0-7	
 NDLR	NCB0-7	
 NINT	FA0-7	
 NSS	F00-7	
 то	NFWE	
T1	M0-11	
NRES	PSEN	<u> </u>
 -	DLM	
 EA	NMOE	
 SSH	ALE	
 NTST	тоо	
 FI0-7	TOEN	
 MD0-7	PROG	
 нім	NWR	<u> </u>
	NRD	<u> </u>
	NMWE	\vdash
	NFOE	
	XOFF	
		-

LOGIC SYMBOL

Description

The M8048 is an 8-bit microcontroller. This microcode-free design is software compatible (including instruction execution times) with industry standard discrete devices. It can address data RAM of up to 256 bytes and program RAM or ROM of up to 4k bytes. If program memory is implemented with RAM a special down-load mode is available to program the RAM. An 8-bit timer/counter and 27 I/O lines are available, and both internal and external interrupts are supported.

The M8048 has two power saving modes; soft power down mode and hard power down mode. In soft power down mode the clock to the ALU is stopped but the timer/counter and interrupts are still active. In hard power down mode the clock to the entire M8048 is stopped.



MG80C85 8-Bit Microprocessor

Digital Soft Megacells

Features

- A high-performance, low-power CMOS megacell featuring functional compatibility with the industry standard 8085 and 8085A
- · Soft megacell technology allows customizing of function
- Uses the ASIC Standard Library for technology independence
- Full support of extended instruction set, and standard 8080 and 8085/8085A instruction sets
- Runs over 10,000 CP/M® programs
- Direct addressing to 64 kbytes
- Four Interrupt inputs (one non-maskable)

LOGIC SYMBOL MG80C85

	CLK	CLKB2	
	HOLD	HLDA	
	INTR	INTAN	þ
	RST5.5	S0	<u> </u>
	RST6.5	S1	
	RST7.5	IO/M	
	TRAP	WRN	þ—
	READY	RDN	þ—
C	RESETN	ALE	
-		RO	
			l
		A(15:8)	
	SID	AD(7:0)	
		SOD	

Description

The MG80C85 is an 8-bit microprocessor which features complete functional compatibility with industry standard 8085s and 8085As, and includes support for the special extended instruction set. Its design incorporates an onboard system controller, clock generator, serial I/O port and direct addressing capability to 64K bytes of memory. The MG80C85 utilizes a multiplexed data bus, with 16-bit addresses split between an 8-bit address bus and an 8-bit data bus.

The MG80C85 is a macrocell building block for ASIC Logic design. Thus it can be used in conjunction with existing standard cell and gate array libraries to incorporate into original customer IC designs for lower overall system costs.

Soft Megacells

This soft megacell is in the ASIC Standard Library which is technology- and process-independent and is available in both Standard Cells and Gate Arrays.

A soft megacell is defined only at the schematic level. Each instance of the megacell has exactly the same functional definition; however, the physical mask layout is different for each instance depending on other functions being used, the place-and-route tools, and process technology. A soft megacell can be used with other megacells (including ROM and RAM) and logic from the ASIC Standard Library to build a complete system on a chip.

MG80C85 8-Bit Microprocessor



Digital Soft Megacells

Pin Description

SIGNAL	TYPE	SIGNAL DESCRIPTIONS
A(15:8)	0	High Address Bus. The most significant 8 bits of the memory address. A(15) is the MSB.
AD(7:0)	I/O	Low Address and Data Bus. The low order memory address bus multiplexed with the data bus.
ALE	0	Address Latch Enable. This signal occurs during the first clock state of a machine cycle.
CLK	0	Clock. The period of CLK is twice the period of the CLKBY2 input.
HLDA	0	Hold Acknowledge. Indicates that the CPU has received the HOLD request.
HOLD	I	Hold Request. Indicates another master is requesting the use of the address and data buses.
INTAN	0	Interrupt Acknowledge. This active low signal indicates that the interrupt request input (INTR) has been recognized and acknowledged.
INTR	I	Interrupt Request. When INTR goes HIGH, it will inhibit the Program Counter, generate an INTA) signal, and sample the data bus for a RESTART or CALL instruction.
IO/M	0	Machine Cycle Status. See S0 and S1 status bits for further details.
RDN, WRN	0	Read and Write Control. These active low signals indicate that selected memory or I/O device is to be read or written to. They are high impedance during HOLD, HALT and RESET modes.
READY	I	Ready. This signal is set to HIGH during read or write cycles to indicate that the selected memory or I/O device is ready to send or receive data.
RESETN	I	Reset In. This active low signal sets the Program Counter to zero, and resets the interrupt enable (INTE) and HLDA flip-flop.
RO	0	Reset Out. Indicates that the CPU is being reset.
RST7.5 RST6.5 RST5.5	Ι	Restart Interrupts. These inputs provide three maskable interrupts which invoke an automatic internal restart. RST7.5 is the highest relative priority, followed by RST6.5 and RST5.5. All three interrupts have a higher priority than INTR.
SO,S1, IO/M	0	Status Outputs. These signals provide an indication of the machine status during any given cycle. The status may be latched by the falling edge of the ALE signal.
SID	I	Serial Input Data. Data on this pin is loaded into accumulator bit 7 during a RIM instruction.
SOD	0	Serial Output Data. This signal is set or reset by the SIM instruction.
TRAP	1	Trap Interrupt. The highest priority non-maskable restart interrupt.
CLKBY2	I	Clock by Two. This is the input clock source, used to drive the internal clock generator.

Equivalent Gates

STANDARD CELL	GATE ARRAY
TBD	TBD



MGMC51 Family 8-Bit Core Microcontrollers

Digital Soft Megacells

Features

- Functionally compatible with the industry standard 8051 family.
- Several configurations to choose from; including PCA, emulation-port and reduced-function options.
- Schematic-based, uses the ASIC Standard Library for technology independence.
- Fully Static Design, 0-40 MHz operation.
- · Low Standby Current At Full Supply Voltage.
- 64 kilobytes of Data and Program Address Space.
- · Boolean Processor and serial port.
- Access To Special Function Register Bus.

LOGIC SYMBOL

MGMC51

Control	Ports	
PORARST	P30-P37	
CLKIN	P20-P27	
ALE	P10-P17	
EA	P00-P07	
PSEN MRESET	ROM Interface	
RESET	ROMA0-ROMA12	
B-CLOCK	ROMD0-ROMD7	
SFR Interface	RAM Interface	
SFA0-SFA6	RAMDO0-RAMDO7	
SFD0-SFD7	RAMA0-RAMA7	
SFRD	RAMDI0-RAMDI7	
SFWR	RAWR	

Description

AMI's MGMC51 ASIC microcontroller family is a set of 8bit microcontrollers that are functionally compatible with the industry standard 8052 and 8052FB. All members of the MGMC51 family are built around the same core processor and use the same instruction set. They differ only in the number and types of peripherals and whether the bidirection pins are left as bidirectional or split into input, output and control signals. The MGMC51 configurations have bidirectional pins and the MGMC32 configurations have had the bidirectional pins removed. None of these controllers contain ROM or RAM, the user should add any desired memory. All controllers are supported by a multiple source, two level interrupt capability. The core processor supports up to 256 bytes of scratchpad RAM and up to 64K of ROM. The size of the internal ROM may be adjusted to meet a specific application.

MGMC51/MGMC32

The basic MGMC51 contains four 8-bit parallel ports, two external interrupt sources, three timer/counters, a serial port, and power management. It is compatible with the 8052.

MGMC51SD/MGMC32SD

The MGMC51SD removes the serial port

MGMC51I/MGMC32I

The MGMC511 takes an MGMC51 and adds an emulator port. This port allows the end user to generate special bond-out parts that can be used to create a professional in-circuit emulator even though the ASIC pinout does not match the original 8051 footprint.

MGMC51FB/MGMC32FB

These two configurations add a programmable-counter array, a watchdog timer, and an emulator port to the MGMC51. They are compatible with the industry standard 8052FB.

These configurations duplicate existing microcontrollers and will meet the requirements of most applications. However, the MGMC51 is not limited to just these configurations. The internal SFR bus has been made available to the designer. This allows the designer to place their own application into the SFR address space where it may be directly operated on by the 8051 instruction set.

Since the MGMC51 microcontrollers are ASIC soft Megacells in the ASIC Standard Library, they obtain their AC and DC characteristics from the process that they are manufactured in. This allows the end user to select both the strengths of the output buffers and type of input buffer desired for each pin. And by choosing the appropriate process, it is possible to obtain low voltage operation at supplies of 3 volts or less. The process also provides for the maximum processor speed. A 40 MHz speed is obtainable. And since the design is fully static, the clock may be stopped at any time and in either state in order to minimize power.

MGMC51 Family 8-Bit Core Microcontrollers



Digital Soft Megacells

Pin Description

SIGNAL	TYPE	SIGNAL DESCRIPTION
P30-P37	10	Port 3
P20-P27	10	Port 2
P10-P17	10	Port 1
P00-P07	10	Port 0
RESET	-	Reset. Resets to location 0 only.
PORARST	-	Initializes the Power On Reset.
MRESET	-	Master Reset.
EA	ю	External Address. IO used with some In Circuit Emulators.
ALE	ю	Address Latch Enable.Is an input for special modes during reset.
PSEN	ю	Program Store Enable. Enables external ROM fetch. Is an input for special modes during reset.
CLKIN	I	Clock input.
B-CLOCK	0	Buffered Clock. Runs at half the XTAL2I frequency. Can clock synchronous memories.
ROMA0-ROMA12	0	ROM Address Bus.
ROMD0-ROMD7	1	ROM Data Bus.
SFA0-SFA6	0	Special Function Register Address Bus.
SFD0-SFD7	10	Special Function Data Bus.
SFRD	0	Special Function Write Strobe.
SFWR	0	Special Function Read Strobe.
RAMA0-RAMA7	0	Scratchpad RAM Address Bus.
RAMDO0-RAMDO7	0	Scratchpad RAM Data Out Bus.
RAMDI0-RAMDI7	I	Scratchpad RAM Data In Bus.
RAWR	0	Scratchpad RAM Write.
RARD	0	Scratchpad RAM Read.

Equivalent Gates (does not include ROM or RAM)

STANDARD CELL	GATE ARRAY
7,370	9,200
8,800	11,000
9,200	11,700
11,720	14,750
	7,370 8,800 9,200




MG1468C18 Real-Time Clock

Digital Soft Megacells

Features

- · A high-performance, low-power CMOS megacell
- Functionally compatible with the industry standard 146818
- · Soft megacell technology allows customizing of function
- Uses the ASIC Standard Library for technology independence
- 12- or 24-hour clock with a.m and p.m. mode
- Leap year and end-of-month recognition
- Programmable alarm



Description

The MG1468C18 Real-Time Clock is a peripheral device which may be used with various processors/computers. It combines these features: a complete time-of-day clock with alarm and one hundred year calendar; and a programmable periodic interrupt and square wave generator.

The Real-Time Clock is designed for use as a battery powered element, including all the common backed-up functions such as RAM, time and calendar.

The megacell has been partitioned with battery backup application in mind. For purposes of electrical isolation the multiplexed address and data bus is split into input and output sides. The split avoids any possible conduction paths which result when the outputs of the tristate buffers in a portion of the chip, which could be without power, are connected to active or tristate outputs of powered circuits.

If not using battery backup, it is possible to configure the megacell to appear to the rest of the ASIC as if the data bus were bidirectional using ENTXL.

This megacell requires the use of an external 64-byte by 8bit RAM with outputs always enabled. This RAM, in the correct process, can be ordered from the AMI Memory group.

Soft Megacells

This soft megacell is in the ASIC Standard Library which is technology- and process-independent and is available in both Standard Cells and Gate Arrays.

A soft megacell is defined only at the schematic level. Each instance of the megacell has exactly the same functional definition; however, the physical mask layout is different for each instance depending on other functions being used, the place-and-route tools, and process technology. A soft megacell can be used with other megacells (including ROM and RAM) and logic from the ASIC Standard Library to build a complete system on a chip.

MG1468C18 Real-Time Clock



Digital Soft Megacells

Pin Description

SIGNAL	TYPE	SIGNAL DESCRIPTIONS
ADI(7:0)	Input	Multiplexed bidirectional address and data bus. May be combined with the DO(7:0) bus using the ENTXL signal.
AS	Input	Address strobe. The falling edge of AS latches the address from the ADI bus.
CEN	Input	Chip enable, active low.
CKFS	Input	Selects the output frequency of CLKOUT. When CKFS=1, the frequency of CLKOUT will equal CLK. When CKFS=0. the frequency of CLKOUT will equal CLK/4.
CLK	Input	Time-base input for the time functions of the Real-TIme Clock.
CLKOUT	Output	Output at the time-base frequency divided by 1 or 4.
DO(7:0)	Output	Data output bus. May be combined with the ADI(7:0) bus using the ENTXL signal.
DS	Input	Data Strobe. The DS signal is used with the WRN signal to latch write data from the ADI bus and output data to the DO bus.
ENTXL	Output	Input/Output bus control. Used to create a multiplexed address/data bus external to the RTC. When ENTXL = 0, this external bus should be put in output mode, indicating a read cycle. If ENTXL = 1, the bus should be in a high-impedance state, allowing external drive.
IRQN	Output	Interrupt request, active low. Signifies an interrupt condition is present.
MOT	Input	Allows selection between Motorola (MOT=1) and Intel (MOT=0) bus timing.
PS	Input	Power sense. Used to control the Valid RAM and Time bit in register D.
RAMCLK	Output	RAM clock. An output from the megacell used to clock timed RAMs.
RAMDI(7:0)	Input	RAM data into the megacell.
RAMDO(7:0)	Output	RAM data coming out of the megacell.
RAMWE	Output	RAM write enable.
RESETN	Input	Megacell reset active low. Does not affect the clock, calendar or RAM functions.
STBYN	Input	Stand by, active low. Prevents access to the RTC.
SQW	Output	Square wave output from one of the 15 taps provided by the 22 internal-divider stages.
WRN	Input	Write enable, active low. Used with the DS pin to read and write data.

Equivalent Gates¹

STANDARD CELL	GATE ARRAY
2,000	2,500

1. Does not include RAM.



M16C450 UART

Digital Soft Megacells

Features

- AMI's implementation of 3Soft's MegaMacro®
- Functionally compatible with the industry standard
- Uses AMI's ASIC Standard Library for technology independence
- · Programmable word length, stop bits and parity
- · Programmable baud rate generator
- Interrupt generator
- Loop-back mode
- Scratch register
- Equivalent gates: Standard Cell - 1,700; Gate Array - 2,250

LOGIC SYMBOL

M16C450

 D10-7	DA0-7	
 NCE	NDVL	<u> </u>
 A2	IRQ	
 A1	NOUT2	
 A0	NOUT1	
 NADS	NRTS NDTR	
 NRD	NBAUD	
 NWR	SOUT	
 CLK	0001	
 MR		
 NTST		
 NDCD		
 NRI		
 NDSR		
 NCTS		
 RCLK		
 SIN		
		1

Description

The M16C450 is a universal asynchronous receiver/ transmitter (UART) which is fully programmable by an 8-bit CPU interface. It supports word lengths from five to eight bits, an optional parity bit and one or two stop bits. If enabled the parity can be odd, even or forced to a defined state. A 16-bit programmable baud rate generator and an 8-bit scratch register are included. Eight modem control lines and a diagnostic loop-back mode are provided.

An interrupt can be generated from any one of 10 sources.

Transmission is initiated by writing the data to be sent to the Transmitter Holding Register. The data will then be transferred to the Transmit Shift Register together with a start bit and parity and stop bits as determined by the Line Control Register. The bits to be transmitted are then clocked out of the transmit shift register by the transmit clock (NBAUD) which comes from the baud rate generator.

If enabled, an interrupt will be generated when the Transmitter Holding Register becomes empty.

Data is clocked into the receiver by the receive clock (RCLK). The receive clock should be 16 times the baud rate of the received data. A filter is used to remove spurious inputs which last for less than two periods of RCLK. When the complete word has been clocked into the receiver the data bits are transferred to the Receiver Buffer Register to be read by the CPU. The receiver also checks for a stop bit and for correct parity as determined by the Line Control Register.

If enabled, an interrupt will be generated when the data has been transferred to the Receiver Buffer Register. Interrupts can also be generated for incorrect parity or a missing stop bit (frame error).

The output modem control lines; NRTS, NDTR, NOUT1 and NOUT2 can be set or cleared by writing to the Modem Control Register. The current status of the input modem control line; NDCD, NRI, NDSR and NCTS can be read from the Modem Status Register. Bit 2 of this register will be set if the NRI modem status line has changed from low to high since the register was last read.

If enabled, an interrupt will be generated when NDSR, NCTS, NRI or NCD are asserted.

M6402 UART




Digital Soft Megacells

Features

- AMI's implementation of 3Soft's MegaMacro®
- · Functionally compatible with the industry standard
- Uses AMI's ASIC Standard Library for technology independence
- · Programmable word length, stop bits and parity
- · Double-buffered receiver and transmitter
- Overrun, parity and framing error detection
- Equivalent gates: Standard Cell - 580; Gate Array - 750

LOGIC SYMBOL



Description

The M6402 is a full–duplex universal asynchronous receiver/transmitter (UART). It supports word lengths from five to eight bits, an optional parity bit and one or two stop bits. It can detect overrun, parity and framing errors in the received character.

The M6402 differs from the M8868A in that the master reset clears the TRE output to "0" and does not initialize the receive buffer.



M6845 CRT Controller

Digital Soft Megacells

Features

- · AMI's implementation of 3Soft's MegaMacro®
- · Functionally compatible with the industry standard
- Uses AMI's ASIC Standard Library for technology independence
- · Alphanumeric, semi-graphic and full-graphic capability
- · Alphanumeric screen formats of up to 16K characters
- · Programmable horizontal and vertical sync pulses
- Programmable cursor format and blink rate
- · Light pen register
- Interlaced or non-interlaced scan modes
- Equivalent gates: Standard Cell - 2,100; Gate Array - 2,700

LOGIC SYMBOL



 DI0-7	DR0-7	
 NCS	NVDL	
 RS	MA0-13	
E	RA0-4	
 BNW	HSYNC	
 LPSTB	VSYNC	
 CLK	EDISP	
 NRESET	ECURS	
 NTST		

Description

The M6845 is a highly programmable controller designed to generate the timing and control signals necessary to meet a wide range of CRT (Cathode Ray Tube) based video controllers. It is programmed by an 8-bit CPU interface. It can address a character memory of up to 16K, which can represent one or more pages of characters. It can provide hardware scrolling through pages in multiple page setups. The position and width of the horizontal and vertical sync pulses are fully programmable, as is the size location and blink rate of the cursor.

The horizontal counter is clocked by the CLK input and counts from 0 up to the value stored in the Horizontal Total register. The counter output is used by the horizontal sync block to generate the HSYNC pulse, as defined by the Horizontal Sync. Position and Sync. Width registers, and by the display address generator block to produce the character memory address.

The raster counter is incremented by the horizontal counter and is used to count scan lines. The output is available on the row address lines (RA0-4).

The vertical counter is incremented by the raster counter and is used to count character lines. The output is used by the vertical sync block to generate the VSYNC pulse, as defined by the Vertical Sync. Position and Sync. Width registers, and by the display address generator block to produce the display memory address.

The frame counter is incremented by the vertical counter and is used to count display frames. The output is used by the cursor control block to blink the cursor at a rate determined by register 10.

By using both the display memory address and the row address an address space of 512K is available for use in graphic displays.

Addresses are provided during retrace to provide refresh for dynamic RAMs.

The light pen register will latch the display memory address when the LPSTB line goes high.

M765A Floppy Disk Controller



Digital Soft Megacells

Features

- AMI's implementation of 3Soft's MegaMacro[®]
- · Functionally compatible with the industry standard
- Uses AMI's ASIC Standard Library for technology independence
- IBM System 3740 format
- IBM System 34 format Perpendicular recording format Data rates up to 1.25 Mbps
- · Directly addresses 256 tracks
- · 255 step recalibrate command
- · Programmable write precompensation
- 16 byte FIFO
- Equivalent gates: Standard Cell - 7,100; Gate Array - 9,300

	M765A	
 DBI0-7	DBO0-7	<u> </u>
 NCS	NDBD	
 NWR	DRQ	<u> </u>
 NRD	IRQ	<u> </u>
 A0	SYNC	
 NDACK	DS3	<u> </u>
 TC	DS2	
 RDAT	DS1	
 WND	DS0	<u> </u>
 INDEX	STP	
FLT	DIR	
TRKO	WE	
WRP	PS1	\vdash
TSD	PS0	
 	WDAT	
 RDY	SIDE	
DRV1	HDLD FLTB	
 DRV0	TG43	
MBDR		
 WCLK	MFM	<u> </u>
 CLK	IDLE	<u> </u>
 RSET	APD	
 PRES	MDL	
 NSLM	ETD	
 NSM	FTR	
 NTEST		

LOGIC SYMBOL

Description

The M765A is a floppy disk controller which also supports tape drives. This microcode-free design is compatible with industry standard discrete devices. It supports IBM System 3740 (FM), IBM System 34 (MFM), Perpendicular 500K BPS and Perpendicular 1M BPS formats. It supports 4 Mb floppy drives and is capable of data rates up to 1.25 Mbps. It provides drive select and motor signals, and supports drives with tunnel erase heads. It has programmable write precompensation and a 16 byte data FIFO. It can directly address 256 tracks and has the ability to access an unlimited number. The recalibrate command can step 255 tracks.

The M765A can be connected to a M91C360, or similar, data separator to form a complete floppy disk controller.



M8251A Serial Communication Interface

Digital Soft Megacells

Features

- AMI's implementation of 3Soft's MegaMacro[®]
- · Functionally compatible with the industry standard
- Uses AMI's ASIC Standard Library for technology independence
- · Synchronous and asynchronous operation
- · Full duplex, double buffered transmitter and receiver
- Internal or external character synchronization
- 1X, 16X and 64X clock modes
- · Framing, parity and overrun error detection

• Equivalent gates: Standard Cell - 1,500; Gate Array - 2,000

LOGIC SYMBOL



	MOLOTA	
 ID0-7	DA0-7	
 NCS	DAC	
 CND	OSDET	
 NRD	DSDET	
 NWR	NRTS	
 CLK	NDTR TXD	
 тхс	TXD	
 RXC	TXRDY	
 NDSR	RXRDY	
 NCTS	T64	
 ISDET		
 RXD		
 RES		
 NTST		

Description

The M8251A is a universal synchronous/asynchronous receiver/transmitter (USART) communications interface. It supports asynchronous communications with five to eight data bits, parity and one, one and a half, or two stop bits. It can provide automatic break detection. It supports synchronous communications with one or two SYNC characters, with internal or external SYNC detection. Both the transmit and receive data paths are double buffered. It has four modem control lines.

The M8251A is fully programmable by an 8-bit CPU interface.

The operating mode of the M8251A is programmed by writing to the mode control registers and SYNC registers, using the 8-bit CPU interface. Transmission can then begin by writing to the transmit buffer. Data is clocked out of the transmitter by the transmit clock (TXC), which can be 1, 16 or 64 times the baud rate. The data stream is clocked into the receiver by the receive clock (RXC), which can be 1, 16 or 64 times the baud rate. In synchronous mode character reception will not begin until the SYNC character, or characters, are detected. When each character has been received it is transferred to the receive buffer to be read by the CPU interface.

The M8251A has output signals to indicate when the transmit buffer is empty (TXRDY), when the receive buffer is full (RXRDY) and when the SYNC characters have been detected (OSDET, DSDET). Two input (NDSR, NCTS) and two output (NRTS, NDTR) modem control signals are also provided. A further input (ISDET) is provided for use with an external SYNC detector.

M8253 Programmable Interval Timer



Digital Soft Megacells

Features

- AMI's implementation of 3Soft's MegaMacro[®]
- · Functionally compatible with the industry standard
- Uses AMI's ASIC Standard Library for technology independence
- Three independent 16-bit counters


NRD CLK0 GATE0 CLK1 GATE1 CLK2 GATE2 NTM

- · Binary or BCD counting
- · Six counter modes
- Equivalent gates: Standard Cell - 2,500; Gate Array - 3,250

Description

The M8253 contains three independent 16-bit timer/ counters that can be programmed over a common 8-bit CPU interface. It can be used for timing external events, producing fixed delays or producing repetitive waveforms. The current value of each of the counters can be latched and read back over the CPU interface.

A per-use fee is associated with this megacell. Contact the factory for more information.



LOGIC SYMBOL



M82530 Serial Communications Controller

Digital Soft Megacells

Features

- AMI's implementation of 3Soft's MegaMacro[®]
- · Functionally compatible with the industry standard
- Uses AMI's ASIC Standard Library for technology independence
- · Asynchronous and synchronous modes
- MONOSYNC, BISYNC and SDLC supported
- SDLC loop-mode supported
- NRZ, NRZI and FM encoding/decoding
- Two independent full-duplex channels
- · Digital phase-locked loop for each channel
- Baud rate generator for each channel
- · Local loop-back and automatic echo modes
- Equivalent gates: Standard Cell - 9,400; Gate Array - 12,200

LOGIC SYMBOL

M82530

	DI0-7	DA0-7	
	CLK	NDOE	
	NCS	NRDQA	
	DNC	NRDQB	
	ANB	NINT	
	NWB	IEO	
	NRD	NSYAO	
	NINTA	NSYAE	
_	IEI	TRCAO	
	NSYAI	NTCAE	
-		TDA	
	TRCAI	NDTRA	
	RTCA	NRTSA	
	RDA	NSYBO	
	NCDA	NSYBE	
	NCTSA	TRCBO	
	NSYBI	NTCBE	
	TRCBI	TDB	
	RTCB	NDTRB	
	RDB	NRTSB	
	NCDB		
	NCTSB		
	NRST		
	NTST		

Description

The M82530 serial communications controller has two independent full-duplex channels which support asynchronous, bit synchronous (SDLC, HDLC and SDLC loop mode) and byte synchronous (MONOSYNC, BISYNC) communication modes. NRZ, NRZI and FM data encoding/decoding are supported. The M82530 includes a baud rate generator and a digital phase-locked loop for each channel. Two diagnostic modes: local loopback and automatic echo are available. The M82530 is fully programmable by an 8-bit system interface, which includes a six source interrupt controller. The interrupt controller has external signals that allow it to be daisychained with other interrupt controllers.

Each of the two identical channels in the M82530 contain a transmitter, a receiver, a baud rate generator, a digital phase-locked loop and a clock selector. The clock selector provides the clocks for the transmitter and the receiver blocks. The clocks can be programmed to come from one of two external clocks, from the baud rate generator, or derived from the receiver data stream by the phase-locked loop. In addition to the two serial communication channels there is a common 8-bit system interface and a six source interrupt controller.

The transmitter has a transmit shift register into which data to be transmitted is loaded. This data is loaded from the transmit buffer, sync characters and flags are loaded automatically from the sync registers. In SDLC mode a zero insertion block will insert zeros into long strings of ones. A CRC generator produces a CRC check word for appending to message blocks. The output data stream then passes to a data encoder block which can produce NRZ, NRZI or FM encoded formats. The final output selector allows the output to come from the receiver in diagnostic or loop modes.

The receiver input selector allows the received data stream to come from the transmitter in diagnostic modes or through a 1-bit delay, which is required in SDLC loop mode. The input stream then passes to a decoder to convert it into NRZ format. The data stream then goes into the receive data shift register. The receive data shift register can be extended to 16-bits for detecting 16-bit sync characters, and can automatically delete the extra zeros that were inserted into the data stream in SDLC mode. A CRC checker can be used in synchronous modes. The received data characters are transfered to the receive data FIFO and parity, frame or CRC errors are transfered to the receive error FIFO.

MG82C37A Programmable DMA Controller



Digital Soft Megacells

Features

- A high-performance, low-power CMOS megacell featuring functional compatibility with the industry standard 8237/8237A
- · Soft megacell technology allows customizing of function
- Uses the ASIC Standard Library for technology independence
- Compatible with 8080/85, 8086/88, 80286/386 and 68000 μP families
- Four independent maskable DMA channels with autoinitialize capability
- · Memory-to-memory transfer
- Fixed or rotating DMA request priority
- · Independent polarity control for DREQ and DACK signals
- Address increment or decrement selection
- · Cascadable to any number of channels

LOGIC SYMBOL

MG82C37A

0	EOPIN	EOPON	þ—
		EOPEN	p
0	IORIN	IORON	þ—
—Õ	IOWIN	IOWON	р <u>—</u>
		IOEN	р <u> </u>
0	CSN	ADSTB	
	CLK	AE	
•••	READY	MEMRN	þ
	RESET	MEMWN	þ—
	HLDA	HRQ	<u> </u>
	DREQ(3:0)	DACK(3:0)	
			-
	DBI(7:0)	DBO(7:0)	
		DEN	p
	AI(3:0)	AO(3:0)	
		AEN	þ—
		A(7:4)	
			-

Description

The MG82C37A is a high-performance, programmable Direct Memory Access (DMA) controller offering functional compatibility with the industry standard 8237/8237A. It features four channels, each independently programmable, and is cascadable to any number of channels. Each channel can be programmed to autoinitialize following DMA termination.

In addition, the MG82C37A supports both memory-tomemory transfer capability and memory block initialization, as well as a programmable transfer mode. The MG82C37A is designed to improve system performance by allowing external devices to transfer data directly with system memory. High speed and very lowpower consumption make it an ideal component for aerospace and defense applications. The low-power consumption also makes it an attractive addition in portable systems or systems with low-power standby modes.

The MG82C37A DMA controller is a state-driven address and control signal generator designed to accelerate data transfer in systems by moving data from an I/O device to memory, or memory to an I/O device. Data transfers are direct, rather than being stored enroute in a temporary register.

The MG82C37A also mediates memory-to-memory block transfers and will move data from a single location to a memory block. Temporary storage of data is required, but the transfer rate is significantly faster than CPU processes. The device provides operating modes to carry out both single byte and block transfers of data.

The organization of the MG82C37A is composed of three logic blocks, a series of internal registers and a counter section. The logic blocks include the Timing Control, Command Control and Priority Encoder circuits.

The Timing Control block generates internal timing signals from the clock input and produces external control signals.

Command Control decodes incoming instructions from the CPU, and the Priority Encoder block regulates DMA channel priority.

The internal registers hold internal states and instructions from the CPU. Addresses and word counts are computed in the counter section.

Soft Megacells

This soft megacell is in the ASIC Standard Library which is technology- and process-independent and is available in both Standard Cells and Gate Arrays.

A soft megacell is defined only at the schematic level. Each instance of the megacell has exactly the same functional definition; however, the physical mask layout is different for each instance depending on other functions being used, the place-and-route tools, and process technology. A soft megacell can be used with other megacells (including ROM and RAM) and logic from the ASIC Standard Library to build a complete system on a chip.



MG82C37A Programmable DMA Controller

Digital Soft Megacells

Pin Description

SIGNAL	TYPE	SIGNAL DESCRIPTIONS
AI(3:0)	I	Input address bus. During Idle Cycle, addresses which control register to be loaded or read.
AO(3:0)	0	Low output address bus. During active Cycle, lower 4 bits of the transfer address.
AEN	0	Control line used to determine when AO(3:0) and A(7:4) is valid. Active low.
A(7:4)	0	High Address Bus. During active Cycle, upper 4 bits of the transfer address.
ADSTB	0	Address Strobe. Controls latching of the upper address byte.
AE	0	Address Enable. Enables the higher order address byte onto the system address bus.
CLK	I	Clock Input. May be stopped for standby operation.
CSN	I	Chip Select, active low.
DACK(3:0)	0	DMA Acknowledge. Informs a peripheral that the requested DMA transfer has been granted.
DBI(7:0)	I	Data Bus input ports.
DBO(7:0)	0	Data Bus output ports.
DEN	0	Control line, active low. Used to determine when DBO(7:0) is valid.
DREQ(3:0)	I	DMA Request. DMA service is requested by activation of the channel from a specific device.
EOPIN	1	End of Process, active low. Force termination of DMA.
EOPON	0	Indicates when DMA is finished.
EOPEN	0	Control line used to determine when EOPON is valid. Active low.
HLDA	I	Hold Acknowledge. Indicates the CPU has released control of the system buses.
HRQ	0	Hold Request. Requests control of the system buses. HRQ is issued following a request for DMA service (DREQ) from a peripheral, and is acknowledged by the HLDA signal.
IORIN IORON	 0	I/O Read, active low. Idle Cycle: CPU input control signal for reading the Control Registers. Active Cycle: Output control signal to read data from a peripheral device during a DMA cycle.
IOWIN IOWON	 0	I/O Write, active low. Idle Cycle: CPU input control signal for loading the control registers. Active Cycle: Output control signal to load data to a peripheral device during a DMA cycle.
IOEN	0	Control line active low. Indicates when IORON, IOWON, MEMRN and MEMWN are valid.
MEMRN	0	Memory Read, active low. MG82C37A reads data from a selected memory address during a DMA Read or Memory-to-Memory transfer. Valid when IOEN is low.
MEMWN	0	Memory Write, active low. MG82C37A writes data to a selected memory address during a DMA Write or Memory-to-Memory transfer. Valid when IOEN is low.
READY	I	Extends the Memory Read and Write pulse widths to accommodate slow I/O peripherals.
RESET	I	Reset. Asynchronous signal clears internal registers and puts the MG82C37A in Idle Cycle.

Equivalent Gates

STANDARD CELL	GATE ARRAY
3,000	3,800


MG82C50A Async. Communication Element



Digital Soft Megacells

Features

- A high-performance, low-power CMOS megacell featuring functional compatibility with the industry standard 8250
- · Soft megacell technology allows customizing of function
- Uses the ASIC Standard Library for technology independence
- Single megacell UART/BRG
- On chip baud rate generator 1 to 65535 Divisor generates the BAUDOUTN (16x) clock
- Prioritized interrupt mode
- Microprocessor bus oriented interface
- Modem interface
- Line break generation and detection
- Loopback mode
- Double buffered transmitter and receiver



LOGIC SYMBOL

Description

The MG82C50A Asynchronous Communications Element (ACE) is a high-performance programmable Universal Asynchronous Receiver/Transmitter (UART) and Baud Rate Generator (BRG) on a single megacell. The device supports data rate from DC to 625K baud (0-10MHz clock). It is functionally compatible with the industry standard 8250.

The ACE receiver circuitry converts start, data, stop and parity bits into a parallel data word. The transmitter circuitry converts a parallel data word into serial form and appends the start, parity and stop bits. The word length is programmable to 5, 6, 7 or 8 data bits. Stop bit selection provides a choice of 1, 1.5 or 2 stop bits.

The Baud Rate Generator divides the clock frequency by a divisor programmable from 1 to 2¹⁶-1 to provide standard RS-232C baud rates. The BAUDOUT programmable clock output provides a buffered oscillator or a 16x (16 times the data rate) baud rate clock for general purpose system use.

To meet the system requirements of a CPU interfacing to an asynchronous channel, the modem control signals RTSN, CTSN, DSRN, RIN, DCDN are provided.

Soft Megacells

This soft megacell is in the ASIC Standard Library which is technology- and process-independent and is available in both Standard Cells and Gate Arrays.

A soft megacell is defined only at the schematic level. Each instance of the megacell has exactly the same functional definition; however, the physical mask layout is different for each instance depending on other functions being used, the place-and-route tools, and process technology. A soft megacell can be used with other megacells (including ROM and RAM) and logic from the ASIC Standard Library to build a complete system on a chip.



MG82C50A Async. Communication Element

Digital Soft Megacells

Pin Description

SIGNAL	TYPE	SIGNAL DESCRIPTIONS	
RDN	Ι	Read, active low. Causes the register selected by A(2:0) to be output to D(7:0).	
WRN	1	Write, active low. Causes data from the data bus D(7:0) to be input to the MG82C50A.	
DI(7:0) DO(7:0)	 0	Data Bus inputs and outputs, DI(0) and DO(0) are the LSBs.	
DEN	0	Control line used to determine when DO(7:0) is valid. Active low.	
A(2:0)	I	Register Select. Selects the internal registers during CPU bus operations. A(0) is the LSB.	
CLKIN	I	Clock in. Clock connection for the internal Baud Rate Generator.	
SOUT	0	Serial Data Output. Serial data output from the MG82C50A transmitter circuitry.	
CTSN	I	Clear to Send, active low. Indicates that data on SOUT can be transmitted.	
DSRN	I	Data Set Ready, active low. Indicates the modern is ready to exchange data.	
DTRN	0	Data Terminal Ready, active low. Indicates to that the MG82C50A is ready to receive data.	
RTSN	ο	Request to Send, active low. Indicates data is ready to transmit. In half duplex operations, RTS is used to control the direction of the line.	
BAUDOUTN	0	Baud out clock. Rate is the CLKIN frequency divided by the specified divisor in the BSR.	
OUT1N,OUT2N	0	Outputs 1 and 2, active low. Asserted by setting MCR(2,3) high. Inactive during loop mode.	
RIN	1	Ring Indicator, active low. Indicates that a telephone ringing signal has been received by the moden or data set.	
DCDN	I	Data Carrier Detect, active low. Indicates that the data carrier has been detected by the modem or data set.	
MR	I	Master Reset. Forces the MG82C50A into an idle mode.	
INTRPT	0	Interrupt Request. Goes active when an interrupt has occurred if enabled by the IER.	
SIN	I	Serial Data Input. Serial data input from the communication line or modem to the MG82C50A receiver circuits. Disabled when operating in the loop mode.	
CS0,CS1,CS2N	I	Chip Selects. Enables WRN and RDN. Latched by the ADSN input.	
CSOUT	0	Chip Select Out. Indicates the megacell has been selected by active CS0, CS1 and CS2N.	
DDIS	0	Driver Disable. Used to disable an external transceiver when the CPU is reading data.	
ADSN	I	Address Strobe, active low. Latches A(2:0) and CS0, CS1 and CS2N inputs.	
RCLK	I	Baud Rate Clock. This input is the 16x Baud Rate Clock for the receiver section of the MG82C50A. This input may be provided from the BAUDOUT output or an external clock.	

Equivalent Gates

STANDARD CELL	GATE ARRRAY	
2,000	2,500	

MG82C54 Programmable Interval Timer




Digital Soft Megacells

Features

- A high-performance, low-power megacell featuring functional compatibility with the industry standard 8254
- Soft megacell technology allows customizing of function
- Uses the ASIC Standard Library for technology independence
- Available in several AMI process technologies
- Three independent 16-Bit counters
- Six programmable counter modes
- Status read-back command
- · Binary or BCD counting

LOGIC SYMBOL



Description

The MG82C54 is a counter/timer megacell that includes complete functional compatibility with the industry standard 8254. Designed for fast operation, it has three independently programmable 16-bit counters and six programmable counter modes. Counting can be performed in both binary and BCD formats. Speed will depend on what AMI process technology is chosen.

The MG82C54 offers a very flexible, hardware solution to the generation of accurate time delays in microprocessor systems. A general purpose, multi-timing element, it can be used to implement event counters, elapsed time indicators, waveform generators plus a host of other functions. Major functional blocks include read/write logic, control word register, and three programmable counters.

The read/write logic block generates internal control signals for the different functional blocks using address and control information obtained from the system. The active LOW signals, CSN, RDN and WRN are used to select the MG82C54 for operation, read a counter, and write to a counter (or the control word register) respectively. CSN must be LOW for RDN or WRN to be recognized.

The inputs A0 and A1are used to select the control word register, or one of the three counters that is to be written to or read from. A0 and A1 connect directly to the corresponding signals of the microprocessor address bus, while CS is derived from the address bus using either a linear select method, or an address decoder device.

The MG82C54 has a control word register which is a write only register. It is selected by the read/write logic block when A0 and A1=1. When CSN and WRN are LOW, data are written into the MG82C54 control word register. Control word data are interpreted as a number of different commands which are used to program the various device functions. For example, status information is available with the Read-Back Command.

The MG82C54 contains three identical, independent counter blocks. Each counter provides the same functions, but can be programmed to operate in different modes relative to each other. A typical counter contains the following functional elements: control logic, counter, output latches, count registers and status register.

The low-power consumption of the MG82C54 makes it ideally suited to portable systems or those with low-power standby modes.

Soft Megacells

This soft megacell is in the ASIC Standard Library which is technology- and process-independent and is available in both Standard Cells and Gate Arrays.

A soft megacell is defined only at the schematic level. Each instance of the megacell has exactly the same functional definition; however, the physical mask layout is different for each instance depending on other functions being used, the place-and-route tools, and process technology. A soft megacell can be used with other megacells (including ROM and RAM) and logic from the ASIC Standard Library to build a complete system on a chip.

Contact the factory for more information.



MG82C54 Programmable Interval Timer

Digital Soft Megacells

Pin Description

SIGNAL	TYPE	SIGNAL DESCRIPTIONS	
A1,A0	1	Address. Used to select the Control Word Register (for read or write operations), or one of the three Counters. Normally connected to the system address bus.	
CLK0	1	Clock input of counter 0.	
CLK1	1	Clock input of counter 1.	
CLK2	1	Clock input of counter 2.	
CSN	1	Chip select, active low. Enables the MG82C54 to respond to RDN and WRN signals.	
DI(7:0)		Input data bus.	
DO(7:0)	0	Output data bus.	
OEN	0	Output enable, active low. Output is low when valid output data is on DO bus.	
GATE0	I	Gate input of counter 0.	
GATE1	1	Gate input of counter 1.	
GATE2	1	Gate input of counter 2.	
OUT0	0	Output of counter 0.	
OUT1	0	Output of counter 1.	
OUT2	0	Output of counter 2.	
RDN	1	Read Control, active low. Used to enable the MG82C54 for read operations by the CPU.	
WRN		Write Control, active low. Used to enable the MG82C54 to be written to by the CPU.	

Equivalent Gates

STANDARD CELL	GATE ARRAY
2,150	2,800


MG82C55A Programmable Peripheral Interface



Digital Soft Megacells

Features

- A high-performance, low-power CMOS megacell featuring functional compatibility with the industry standard 8255A
- · Soft megacell technology allows customizing of function
- Uses the ASIC Standard Library for technology independence
- · Supports 8086/8088 and 80186/188 microprocessors
- 24 programmable I/O pins
- · Direct bit set/reset capability
- Bidirectional bus operation
- Enhanced control word read capability



LOGIC SYMBOL

Description

The MG82C55A Programmable Peripheral Interface is a high speed, low power CMOS megacell offering functional compatibility with the industry standard 8255A. It is a general purpose I/O component which interfaces peripheral equipment to the microcomputer system bus usually without extra logic.

The MG82C55A has 24 I/O lines grouped as three 8-bit ports (A,B and C), in two control groups (A and B). Group A consists of port A and port C upper (7:4), while group B consists of port B and port C lower (3:0). Group A has three operating modes, (0,1,2) while group B has two (0,1). The operating modes are:

- Mode 0: One 8-bit and one 4-bit uni-directional port, without handshaking.
- Mode 1: One 8-bit uni-directional port with handshaking.
- Mode 2: One 8-bit bi-directional port with handshaking.

For any modes other than mode 0, lines from port C are used as handshaking lines for ports A and B. Port A has latched inputs and latched outputs while ports B and C have unlatched inputs and latched outputs.

The system CPU has full access to the MG82C55A's control register which completely controls the megacell's configuration. When the control word register is read bit D7 will always be a logic ONE to indicate control word mode information.

Soft Megacells

This soft megacell is in the ASIC Standard Library which is technology- and process-independent and is available in both Standard Cells and Gate Arrays.

A soft megacell is defined only at the schematic level. Each instance of the megacell has exactly the same functional definition; however, the physical mask layout is different for each instance depending on other functions being used, the place-and-route tools, and process technology. A soft megacell can be used with other megacells (including ROM and RAM) and logic from the ASIC Standard Library to build a complete system on a chip.

Contact the factory for more information.



MG82C55A Programmable Peripheral Interface

Digital Soft Megacells

Pin Description

SIGNAL	TYPE	SIGNAL DESCRIPTIONS	
A1,A0	I	Address. These input signals, in conjunction with RDN and WRN, control the selection of one of the three ports or the control word registers.	
CSN	I	Chip Select, active low. Enables the MG82C55A to respond to RDN and WRN signals. RDN and WRN are ignored otherwise.	
DI(7:0) DO(7:0)	 0	Data Bus.	
DEN	0	Control line, active low. Used to determine when DBO(7:0) is valid.	
PAI(7:0) PAO(7:0)	 0	Port A. An 8-bit data output latch and an 8-bit data input buffer.	
PAEN	0	Control line, active low. Used to determine when PAO(7:0) is valid.	
PBI(7:0) PBO(7:0)	 0	Port B. An 8-bit data output latch and an 8-bit data input buffer.	
PBEN	0	Control line, active low. Used to determine when PBO(7:0) is valid.	
PCI(3:0) PCO(3:0)	I O	Port C, Pins (3:0). Lower nibble of an 8-bit data output latch and an 8-bit data input buf (no latch for input). This port can be divided into two 4-bit ports under the mode contro Each 4-bit port contains a 4-bit latch and it can be used for the control signal outputs a status signal inputs in conjunction with ports A and B.	
PCI(7:4) PCO(7:4)	 0	Port C, Pins(7:4). Upper nibble of Port C.	
PCEN(7:1)	0	Control line, active low. Used to determine when PCO(7:0) is valid. PCEN(1) controls PCO(1:0).	
RESET	I	Reset. A high on this input clears the control register and all ports are set to the input mode.	
RDN	1	Read Control, active low. This input is low during CPU read operations.	
WRN	I	Write Control, active low. This input is low during CPU write operations.	

Equivalent Gates

STANDARD CELL	GATE ARRAY
700	900


MG82C59A Programmable Interrupt Controller



Digital Soft Megacells

Features

- A high-performance, low-power megacell featuring functional compatibility with the industry standard 8259/ 8259A
- Soft megacell technology allows customizing of function
- Uses the ASIC Standard Library for technology independence
- Eight level priority controller
- Expandable to 64 levels
- Programmable interrupt modes, with each interrupt maskable
- · Edge- or level-triggered interrupt request inputs
- Polling operation



Description

The MG82C59A is a high-performance, completely programmable interrupt controller. It can process eight interrupt request inputs, assigning a priority level to each one, and is cascadable up to 64 interrupt requests. Individual interrupting sources are maskable. Its two modes of operation (Call and Vector) allow it to be used with virtually all 8000 and 80000 type processors, as well as with 68000 family microprocessors.

Acting as an overall peripherals manager, its functions include:

- Accepting interrupt requests from assorted peripheral devices
- · Determining which is the highest priority
- Establishing whether or not the new interrupt is of a higher priority than any interrupts which might be currently being serviced, and if so,

- · Issuing an interrupt to the CPU
- Then providing the CPU with the interrupt service routine address of the interrupting peripheral

Each peripheral device usually has a specific interrupt service routine which is particular to its operational or functional requirements within the system. The MG82C59A can be programmed to hold a pointer to the service routine addresses associated with each of the peripheral devices under its control. Thus when a peripheral interrupt is passed through to the CPU, the MG82C59A can set the CPU Program Counter to the interrupt service routine required. These pointers (or vectors) are addresses in a vector table.

The MG82C59A is intended to run in one of two major operational modes, according to the type of CPU being used in the system. The CALL Mode is used for 8085 type microprocessor systems, while the VECTOR Mode is reserved for those systems using more sophisticated processors such as the 8088/86, 80286/386 or 68000 family.

In either mode, the MG82C59A can manage up to eight interrupt request levels individually, with a maximum capability of up to 64 interrupt request levels when cascaded with other MG82C59As. A selection of priority modes is also available such that interrupt requests can be processed in a number of different ways to meet the requirements of a variety of system configurations.

Priority modes can be changed or reconfigured dynamically at any time during system operation using the operation command words (OCWs), allowing the overall interrupt structure to be defined for a complete system. Note that the MG82C59A is programmed by the system software as an I/O peripheral.

The MG82C59A's high-performance and very low-power consumption makes it useful in portable systems and systems with low-power standby modes.

Soft Megacells

This soft megacell is in the ASIC Standard Library which is technology- and process-independent and is available in both Standard Cells and Gate Arrays.

A soft megacell is defined only at the schematic level. Each instance of the megacell has exactly the same functional definition; however, the physical mask layout is different for each instance depending on other functions being used, the place-and-route tools, and process technology. A soft megacell can be used with other megacells (including ROM and RAM) and logic from the ASIC Standard Library to build a complete system on a chip.

Contact the factory for more information.



MG82C59A Programmable Interrupt Controller

Digital Soft Megacells

Pin Description

SIGNAL	TYPE	SIGNAL DESCRIPTIONS	
A0	I	A0 Address Line. Acts in conjunction with the CSN, WRN and RDN signals. It is used to decipher various command words written by the CPU, and Status information read by th CPU. It is typically connected to the CPU - A0 address line.	
CSN	I	Chip Select, active low. Used to enable RDN and WRN communication between the CPU and the MG82C59A. Note that INTAN functions are independent of CSN.	
INTAN	I	Interrupt Acknowledge. Signal used to enable the MG82C59A interrupt vector data onto the data bus by a sequence of interrupt acknowledge pulses issued by the CPU.	
WRN	I	Write, active low. Used to enable the MG82C59A to accept command words from the CPU, when CSN is LOW.	
RDN	I	Read, active low. Used to enable the MG82C59A to output status information onto the data bus for the CPU, when CS is LOW.	
IR(7:0)	I	Interrupt Requests. Asynchronous input signals, an interrupt request is executed by raising an IR input, and holding it HIGH until it is acknowledged (Edge Triggered Mode), just by a HIGH level on an IR input (Level Triggered Mode).	
CASI(2:0) CASO(2:0)	 0	Cascade Lines. The CAS lines are used as a private bus by a MG82C59A master to control multiple MG82C59A slaves. The master uses only CASO(2:0). The slaves use CASI(2:0).	
CASEN	0	Control line used to determine when CASO(2:0) is valid. Active low.	
SPENI SPENO	 0	Slave Program/Enable Buffer. Dual function control signal. When in the Buffered Mode, SPENO is used to control buffer transceivers. When not in the Buffered Mode, SPENI is used to designate a master (SP = 1) or a slave (SP = 0).	
SPENEN	0	Control line used to determine when SPENO is valid. Active low.	
DI(7:0) DO(7:0)	1 0	Data Bus. 8-Bit data bus for the transfer of control, status and interrupt vector information.	
DE	0	Control line used to determine when DO(7:0) is valid. Active high.	
INT	0	Interrupt. This signal goes HIGH when a valid interrupt request is asserted.	

Equivalent Gates

STANDARD CELL	GATE ARRAY
1,450	2,000

M8490 SCSI Controller



Digital Soft Megacells

Features

- AMI's implementation of 3Soft's MegaMacro[®]
- · Functionally compatible with the industry standard
- Uses AMI's ASIC Standard Library for technology independence
- Compatible with ANSI SCSI-II
- · Initiator or target mode
- · Provides arbitration and bus clear/free/settle delays
- Enhanced arbitration mode
- Generates 9 separate interrupts
- Compatible with 5380 SCSI controller
- Equivalent gates: Standard Cell - 1,200; Gate Array - 1,500

LOGIC SYMBOL

	110430	
 IDS0-7	ODS0-7	
 IDSP	ODSP	
 IACK	OACK	
 IATN	OATN	
 IBSY	OBSY	
 ICND	OCND	
 lino	OINO	
 IMSG	OMSG	
 IREQ	OREQ	
 IRST	ORST	
 ISEL	OSEL	
 IDA0-7	ODA0-7	
	ODAP	
 IDAP	NDAC	
 AD0-2	NDAP	
 NCS	DRQ	
 NWR	RDY	
 NRD	IRQ	
 NDCK		
 NEOP		
 NRES		
 CLK		

Description

The M8490 is a Small Computer Systems Interface (SCSI) controller. lt. can control 8-bit asynchronous communication over an ANSI SCSI-II bus. It has an 8-bit CPU interface through which the local processor can program it to act as initiator or target on the SCSI bus, and can control all phases of data transfers by writing to command registers within the M8490. It can generate up to 9 separate interrupts to signal to the local processor when commands have been completed or errors have occurred. Bus clear, free and settle delays, and optionally arbitration delays, can be generated automatically from an external clock. Signals are provided to allow data to be transferred to, and from, the M8490 by DMA.

The M8490 is 5380 compatible, applications currently using the 5380 controller should be able to use the M8490 with out software changes. The M8490 has additional features not found in the 5380 making it more attractive for new designs, these additional features are:- CPU parity, programmable CPU and SCSI parity, loop back mode, enhanced arbitration and interrupt support.

The CPU interface block provides an 8-bit interface to the twelve internal registers that control the M8490. The registers control the operation of the SCSI bus controller, the DMA controller and the interrupt controller. The data transferred over the SCSI bus is also written and read by the CPU interface.

The DMA controller block provides an alternative means of writing data to the Output Data register, or reading data from the Input Data Register. When DMA is enabled the M8490 requests a DMA cycle by asserting DRQ high. When the request is acknowledged by asserting NDACK low then reads or writes will be directed to the IDS or ODS register respectively. A DMA transfer is terminated by asserting NEOP low during the last DMA transfer.

The interrupt controller can generate interrupts to signal the completion of a DMA transfer, the completion of arbitration, the selection of the M8490 or an error condition. The source of the interrupt can be found by reading the RPI register.

The SCSI controller block provides access to the SCSI bus. Internal timers are used to provide bus free, bus clear and bus settle delays, and to time the arbitration period.



M85C30 Serial Communications Controller

Digital Soft Megacells

Features

- AMI's implementation of 3Soft's MegaMacro®
- · Functionally compatible with the industry standard
- Uses AMI's ASIC Standard Library for technology independence
- · Asynchronous and synchronous modes
- MONOSYNC, BISYNC and SDLC supported
- SDLC loop-mode supported
- NRZ, NRZI and FM encoding/decoding
- Two independent full-duplex channels
- · Digital phase-locked loop for each channel
- Baud rate generator for each channel
- · Local loop-back and automatic echo modes
- SDLC Frame counter and status FIFO
- Equivalent gates: Standard Cell - 12,700; Gate Array - 16,500

LOGIC SYMBOL

M85C30

 DI0-7	DA0-7	
 CLK	NDOE	<u> </u>
 NCS	NRDQA	<u> </u>
 DNC	NRDQB	<u> </u>
 ANB	NINT	
 NWR	IEO	
 NRD	NSYAO	
 NINTA	NSYAE	
 IEI	TRCAO	
 NSYAI	NTCAE TDA	
 TRCA	NDTRA	
 RTCA	NRTSA	
 RDA	NSYBO	
 NCDA	NSYBE	
 NCTSA	TRCBO	
 NSYBI	NTCBE	
 TRCBI	TDB	<u> </u>
 RTCB	NDTRB	
 RDB	NRTSB	
 NCDB		
 NCTSB		
NRST		
NTST		

Description

The M85C30 serial communications controller has two independent full-duplex channels which support asynchronous, bit synchronous (SDLC, HDLC and SDLC loop mode) and byte synchronous (MONOSYNC, BISYNC) communication modes. NRZ, NRZI and FM data encoding/decoding are supported.

It includes a baud rate generator and a digital phaselocked loop for each channel. Two diagnostic modes: local loopback and automatic echo are available. A character counter and a 10 X 19-bit frame status FIFO are available in SDLC mode.

The M85C30 is fully programmable by an 8-bit system interface, which includes a six source interrupt controller. The interrupt controller has external signals that allow it to be daisy-chained with other interrupt controllers.

M8868A UART




Digital Soft Megacells

Features

- AMI's implementation of 3Soft's MegaMacro[®]
- · Functionally compatible with the industry standard
- Uses AMI's ASIC Standard Library for technology independence
- · Programmable word length, stop bits and parity
- · Double-buffered receiver and transmitter
- · Overrun, parity and framing error detection
- Equivalent gates: Standard Cell - 600; Gate Array - 760

LOGIC SYMBOL





Description

The M8868A is a full-duplex universal asynchronous receiver/transmitter (UART). It supports word lengths from five to eight bits, an optional parity bit and one or two stop bits. It can detect overrun, parity and framing errors in the received character.

The M8868A differs from the M6402 in that the master reset sets the TRE output to "1" and clears the receive buffer.



M91C36 Digital Data Separator


Digital Soft Megacells

Features

- AMI's implementation of 3Soft's MegaMacro[®]
- · Functionally compatible with the industry standard
- Uses AMI's ASIC Standard Library for technology independence
- Data rates up to 1.25 Mbps
- 75% Jitter tolerance
- ±6.25% Frequency range
- Equivalent gates: Standard Cell - 800; Gate Array - 1,100

LOGIC SYMBOL





Description

The M91C36 is a digital data separator for use with a floppy disk controller. It takes the "raw" FM or MFM data pulses from a disk drive and outputs a clock at the bit rate and data pulses synchronized to that clock. These signals can then go to a floppy disk controller, such as the MFDC, M765A or similar, for decoding. Three control lines, and the FM/MFM control line, together with a clock (typically 48 or 60 MHz) determine the data rate. This data rate can be up to 1.25 Mbps.

The M91C36 contains a clock selector block and a second order digital phase-locked loop which locks to the frequency and phase of the input data pulses.

The clock selector block produces an internal reference clock 16 times the cycle rate of the phase-locked loop (32 times the data rate). This internal reference clock determines the resolution to which the inputs and outputs are sampled, however the phase and frequency errors are calculated to a much higher resolution (12 bits and 8 bits respectively). This allows very high performance without using a very high clock speed.

The WND output is toggled at the end of every cycle of the phase-locked loop (twice per bit period). If a data pulse occurred at the DIN input during a cycle an active high pulse, lasting two periods of the internal reference clock and synchronized to WND, appears at the RDAT output.


Unlike an analogue data separator the performance of a digital data separator, such as the M91C36, is independent of the data rate. Its performance at 1.25 Mbps (with an internal clock of 40 MHz) is the same as its performance at 250 Kbps (with an internal clock of 8 MHz).

M91C360 Digital Data Separator




Features

- AMI's implementation of 3Soft's MegaMacro[®]
- · Functionally compatible with the industry standard
- Uses AMI's ASIC Standard Library for technology independence
- Data rates up to 1.25 Mbps
- · Floppy disk or tape
- · Power saving mode
- Equivalent gates: Standard Cell - 950; Gate Array - 1,250







AMERICAN MICROSYSTEMS,

Description

The M91C360 is a digital data separator for use with a floppy disk or tape controller. It takes the "raw" FM or MFM data pulses from a disk or tape drive and outputs a clock at the bit rate and data pulses synchronized to that clock. These signals can then go to a floppy disk controller, such as the MFDC, M765A or similar, for decoding.

Three control lines, and the FM/MFM control line, together with a clock (typically 48 or 60 MHz) determine the data rate. This data rate can be up to 1.25 Mbps.

The M91C360 can be configured for use with tape drives. This will increase the frequency range of the data separator at the cost of a slight reduction in jitter performance.

The M91C360 can be placed in a power-down mode which will stop the internal clock to reduce power when not in use.

The M91C360 contains a clock selector block and a second order digital phase-locked loop which locks to the frequency and phase of the input data pulses.

The clock selector block produces an internal reference clock 16 times the cycle rate of the phase-locked loop (32 times the data rate). This internal reference clock determines the resolution to which the inputs and outputs are sampled, however the phase and frequency errors are calculated to a much higher resolution (12 bits and 8 bits respectively). This allows very high performance without using a very high clock speed.

The WND output is toggled at the end of every cycle of the phase-locked loop (twice per bit period). If a data pulse occurred at the DIN input during a cycle an active high pulse, lasting two periods of the internal reference clock and synchronized to WND, appears at the RDAT output.

Unlike an analogue data separator the performance of a digital data separator, such as the M91C360, is independent of the data rate. Its performance at 1.25 Mbps (with an internal clock of 40 MHz) is the same as its performance at 250 Kbps (with an internal clock of 8 MHz).




MFDC Floppy Disk Controller

Digital Soft Megacells

Features

- · AMI's implementation of 3Soft's MegaMacro®
- · Functionally compatible with the industry standard
- Uses AMI's ASIC Standard Library for technology independence
- IBM System 3740 format
- · IBM System 34 format
- · Perpendicular recording format
- Data rates up to 1.25 Mbps
- Directly addresses 256 tracks
- · 255 step recalibrate command
- Programmable write precompensation
- 16 byte FIFO
- · Enhanced power-saving features
- Equivalent gates: Standard Cell - 8,100; Gate Array - 10,500

LOGIC SYMBOL



Description

The MFDC is a floppy disk controller which uses the M765A floppy disk controller core and includes the interface circuitry required in IBM PC compatible systems. It includes power saving features which are software compatible with the 82077SL. These include a clock disable signal, immediate auto-powerdown, low-latency awakening and a power-saving state for the write precompensator. The MFDC also contains multiplexers for swapping the default drive control outputs under software control.

The MFDC can be combined with the M91C360 digital data separator (or another data separator) to form a complete 82077SL compatible PC and PS/2[™] floppy disk subsystem.

All references in this document to the 'core' or 'M765A' refer to the M765A Floppy Disk Controller that is incorporated in the MFDC net list.

PS/2[™] is a trademark of IBM Corporation.

The MFDC uses the M765A core and provides additional interfacing logic for a PC compatible system. The additional blocks added to the M765A core are:

I/O BUFFERING. This block provides a PC compatible CPU interface and access to additional registers outside the M765Acore. The polarity of control signals can also be inverted by this block.

CLOCK GENERATOR. This block produces three clocks for the M765A core from the 24/30 MHz input clock to the MFDC. The frequency of the clocks to the M765A core are set by the data rate selected.

DRIVE MAPPING. This block controls the mapping of the logical drive numbers from the M765A core to the physical drive numbers coming from the MFDC.

WRITE PRECOMPENSATION. This block applies precompensation to the data stream coming from the M765A core. The amount of precompensation is determined by the delay period and data rate.


POWERDOWN CONTROLLER. This block can provide either direct or automatic powerdown which will stop internal clocks to save power.



Digital Soft Megacells

Features

- Phillips licensed I²C slave transceiver.
- Supports normal (100kbit/s) and fast (400kbit/s) modes when used with appropriate pads.
- · Supports 7-bit addressing.
- Schematic-based, uses the ASIC Standard Library for technology independence.



LOGIC SYMBOL

Description

The MGI2CSL megacell implements an I²C serial to 8-bit parallel bidirectional I/O port. The MGI2CSL is designed to provide I²C bus handshaking and protocol support for a slave port. The seven bit port address is externally programmable from the A(6:0) bus. Port addresses are assigned by Phillips.

Received data is not latched. Received data is available on the BSR bus during the one clock cycle that FULL is HI. Data must be captured by the external logic during this time or it will be lost. FULL transitions on the falling edge of clock.

Because it is a minimal configuration it operates in slave mode only and does not support any of the following: clock stretching for slow peripherals, general call addressing, or ten-bit extended addressing. The MGI2CSL does support both normal (0 - 100kbit/s) and fast (0 - 400kbit/s) modes when used with appropriate pads. Contact the factory for pad selection and availability.

Phillips has represented to AMI that purchase of AMI's I²C components conveys a license under the Phillips I²C Patent Rights to use these components in an I²C system. Provided that the system conforms to the I²C Standard Specification as defined by Phillips.

Soft Megacells

This soft megacell is in the ASIC Standard Library which is technology- and process-independent and is available in both Standard Cells and Gate Arrays.

A soft megacell is defined only at the schematic level. Each instance of the megacell has exactly the same functional definition; however, the physical mask layout is different for each instance depending on other functions being used, the place-and-route tools, and process technology. A soft megacell can be used with other megacells (including ROM and RAM) and logic from the ASIC Standard Library to build a complete system on a chip.

Contact the factory for more information.



MGI2CSL I²C Serial Bus Slave Transceiver

Digital Soft Megacells

Pin Description

SIGNAL	TYPE	SIGNAL DESCRIPTIONS	
SCLD	I	Input from bus clock line.	
SDAD	I	Input from bus data line.	
RE	I	Reset, active high.	
TST	I	Test mode, active high.	
NACK	I	When high, suppresses transmission of acknowledge signal.	
A(6:0)	I	Programs 7-bit address that the cell responds to. Address are assigned by Phillips.	
DSR(7:0)	I	Parallel data input for serial out.	
SOUTN	0	Serial data out to bus driver.	
TVAL	0	Transmission valid. Goes high when port has received a valid address.	
RWN	0	Status of read/write bit. Indicates whether master is reading or writing to this port. High indicates a read, a low indicates a write.	
FULL	0	High indicates shift register full. BSR bus must be read before the next falling edge of CLK.	
ST	0	High Indicates reception of start signal from bus or reset on RE.	
CLK	0	Follows bus clock while transmission is valid.	
READ	0	RWN delayed by one clock.	
DATA	0	A high level indicates when in DATA mode. A low indicates ADDRESS mode.	
BSR(7:0)	0	Parallel data out from serial in.	

Equivalent Gates

STANDARD CELL	GATE ARRAY
210	250


MI2C I²C Bus Interface



Features

- AMI's implementation of 3Soft's MegaMacro[®]
- · Functionally compatible with the industry standard
- Uses AMI's ASIC Standard Library for technology independence
- Master or slave operation
- Multi-master systems supported
- Performs arbitration and clock synchronization
- · Own address and General Call address detection
- · Interrupt on address detection
- Equivalent gates: Standard Cell - 1,200; Gate Array - 1,450

LOGIC SYMBOL



AMERICAN MICROSYSTEMS, INC

Description

The MI2C provides an interface between a microprocessor and an I²C bus. It can operate in master or slave mode and performs arbitration in master mode to allow it to operate in multi-master systems. In slave mode it can interrupt the processor when it recognizes its own 7-bit address or the general call address. A clock divider is provided to allow operation from a wide range of input clock frequencies.



MGAxxyyDv Adder


Digital Soft Megacells

Features

- High-performance, Schematic-based megacell synthesizer
- Uses the ASIC Standard Library for technology independence
- · Wordlength for inputs A and B are user definable
- Selects multiple architectures for size and speed
 efficiency
- · Fully buffered inputs and outputs

LOGIC SYMBOL





Description

The MGAxxyyDv adder synthesizer builds xx-bit by yy-bit adders. Input operands are A and B with an input carry CI to produce the output SUM with a carry-out CO.

Multiple architectural implementations are synthesized depending on speed requirements. Possible architectures include ripple carry, carry look-ahead, and fast carry look-ahead.

Inputs A and B and output SUM can be interpreted to be either in the two's complement or unsigned number format. The SUM output is the same format as the inputs; its size is the same as the largest of inputs A or B.

In the name, "xx" represents the A input size and "yy" represents the B input size. The "v" represents version. The synthesizer can optimize the design for either minimum delay, minimum area or a compromise between the two. Each implementation is given a different version number. For example, a 24-bit by 20-bit adder optimized for minimum delay would be named MGA2420D2.

Functional Description

A	В	CI	SUM	CO
А	В	0	A + B	carry-out
Α	В	1	A + B + 1	carry-out

Contact the factory for information on specific speeds and sizes or to have an Adder built.

Soft Megacells

This logic synthesizer produces a soft megacell schematic in the ASIC Standard Library and a schematic symbol. The ASIC Standard Library is technology- and processindependent and is available in both Standard Cells and Gate Arrays.

A soft megacell is defined only at the schematic level. Each instance of the megacell has exactly the same functional definition; however, the physical mask layout is different for each instance depending on other functions being used, the place-and-route tools, and process technology. A soft megacell can be used with other megacells (including ROM and RAM) and logic from the ASIC Standard Library to build a complete system on a chip.

MGAxxyyDv Adder



Digital Soft Megacells

Pin Description

SIGNAL	TYPE	SIGNAL DESCRIPTIONS	LEGAL RANGE
CI	Input	Carry in, active high.	1
A((xx-1):0)	Input	A Data inputs. A(0) is the LSB.	width > 0
B((yy-1):0)	Input	B Data inputs. B(0) is the LSB.	width > 0
со	Output	Carry out, active high.	1
SUM((ww-1):0)	Output	SUM Data outputs. SUM(0) is the LSB.	width > 0

Sample Equivalent Gates

CELL NAME	STANDA	RD CELL	GATE	ARRAY
	AMI8S(0.8 micron)	AMI6S(0.6 micron)	AMI8G(0.8 micron)	AMI6G(0.6 micron)
MGA0808D1	62	78	74	90
MGA0808D2	144	143	216	162
MGA1212D1	92	117	110	134
MGA1212D2	217	249	212	263

Sample Delays¹

CELL NAME	STANDA	RD CELL	GATE ARRAY	
	AMI8S(0.8 micron)	AMI6S(0.6 micron)	AMI8G(0.8 micron)	AMI6G(0.6 micron)
MGA0808D1	7.2 ns	5.9 ns	8.1 ns	5.27 ns
MGA0808D2	2.5 ns	2.15 ns	2.9 ns	2.17 ns
MGA1212D1	10.3 ns	8.39 ns	11.6 ns	7.54 ns
MGA1212D2	2.9 ns	2.43 ns	3.5 ns	2.37 ns



MGAxxyyEv Adder/Subtractor


Digital Soft Megacells

Features

- High-performance, Schematic-based megacell synthesizer
- Uses the ASIC Standard Library for technology independence
- Wordlength for inputs A and B are user definable
- · Selects multiple architectures for size and speed efficiency
- · Fully buffered inputs and outputs







LOGIC SYMBOL



In the name, "xx" represents the A input size and "vv" represents the B input size. The "v" represents version. The synthesizer can optimize the design for either minimum delay, minimum area or a compromise between the two. Each implementation is given a different version number. For example, a 24-bit by 20-bit adder/subtractor optimized for minimum delay would be named MGS2420A2.

Functional Description

SUB	A	В	CI	SUM	CO
0	A	В	0	A + B	carry-out
0	А	В	1	A + B + 1	carry-out
1	А	В	0	A - B	carry-out
1	Α	В	1	A - B - 1	carry-out

Contact the factory for information on specific speeds and sizes or to have an Adder/Subtractor built.

Soft Megacells

This logic synthesizer produces a soft megacell schematic in the ASIC Standard Library and a schematic symbol. The ASIC Standard Library is technology and process independent and is available in both Standard Cells and Gate Arravs.

A soft megacell is defined only at the schematic level. Each instance of the megacell has exactly the same functional definition; however, the physical mask layout is different for each instance depending on other functions being used, the place-and-route tools, and process technology. A soft megacell can be used with other megacells (including ROM and RAM) and logic from the ASIC Standard Library to build a complete system on a chip.

Description

The MGAxxyyEv adder/subtractor synthesizer builds xxbit by vy-bit adder/subtractors. This megacell either adds (SUB=0) or subtracts (SUB=1) depending on the value of SUB. Input operands are A and B with an input carry CI and a subtract control line SUB. The outputs are SUM and carry-out CO.

Multiple architectural implementations are synthesized depending on speed requirements. Possible architectures include ripple carry, carry look-ahead, and fast carry lookahead.

Inputs A and B and output SUM can be interpreted to be either in the two's complement or unsigned number format. The SUM output is the same format as the inputs; its size is the same as the largest of inputs A or B.

MGAxxyyEv Adder/Subtractor



Digital Soft Megacells

Pin Description

SIGNAL	TYPE	SIGNAL DESCRIPTIONS	LEGAL RANGE
SUB	Input	Subtract control. Megacell subtracts when this input is high.	1
CI	Input	Carry in, active high.	1
A((xx-1):0)	Input	A Data inputs. A(0) is the LSB.	width > 0
B((yy-1):0)	Input	B Data inputs. B(0) is the LSB.	width > 0
СО	Output	Carry out, active high.	1
SUM((ww-1):0)	Output	SUM Data outputs. SUM(0) is the LSB.	width > 0

Sample Equivalent Gates

CELL NAME	STANDA	RD CELL	GATE ARRAY	
GELL NAME	AMI8S(0.8 micron)	AMI6S(0.6 micron)	AMI8G(0.8 micron)	AMI6G(0.6 micron)
MGA0808E1	82	91	103	121
MGA0808E2	168	186	216	253
MGA1212E1	120	133	151	177
MGA1212E2	288	320	355	415

Sample Delays¹

CELL NAME	STANDA	RD CELL	GATE	ARRAY
CELL NAME	AMI8S(0.8 micron)	AMI6S(0.6 micron)	AMI8G(0.8 micron)	AMI6G(0.6 micron)
MGA0808E1	8.5 ns	7.0 ns	8.8 ns	6.2 ns
MGA0808E2	3.6 ns	3.0 ns	3.5 ns	2.5 ns
MGA1212E1	11.6 ns	9.5 ns	12.4 ns	8.7 ns
MGA1212E2	3.6 ns	3.0 ns	4.2 ns	2.9 ns



MGBxxAv Barrel/Arithmetic Shifter


Digital Soft Megacells

Features

- · Schematic-based megacell synthesizer
- Uses the ASIC Standard Library for technology independence
- Wordlength is definable
- · High-speed flash shift operations
- · Logical and arithmetic shifts available

LOGIC SYMBOL

MGBxxAv



Description

The MGBxxAv barrel/arithmetic shifter synthesizer builds barrel/arithmetic shifters which provide various shift functions for a data word size of "xx" bits. The shifts are performed completely through combinational logic which allows for very fast operations. Commonly used logical and arithmetic shift functions are available.

The user has flexibility in specifying the word size. Within the name shown above, the "xx" represents the size of the data word. The size of the S bus is equal to log2(xx).

The "v" represents version. The synthesizer can optimize the design for either minimum delay, minimum area or a compromise between the two. Each implementation is given a different version number. For example, an 8-bit shifter optimized for minimum gatecount would be named MGB08A1.

The S inputs select the number of bits to be shifted. For a right circular shift, the S inputs select the number of bits to be shifted. For a left circular shift, the two's compliment of the number of bits to be shifted is placed on the S inputs. In the case of an 8-bit shifter, for example, an input select value of two (010) operating on the input 00001100 will generate the output 00000011, a right shift of two bits. If S has the value of seven (111) the output would become 00011000, which would represent a right shift of seven or a left shift of one.

The type of shift function is controlled by the F inputs and are as described in the following table.

Shift Functions

F(2)	F(1)	F(0)	FUNCTION
0	0	0	Logic shift with zeros fill
0	0	1	Logic shift with ones fill
0	1	x	Arithmetic shift with sign extend
1	0	х	Logical shift with D0 fill
1	1	х	Left of Right circular shift

Sample Truth Tables(MGB04Av):

Logical shift with zeros fill, F(2:0) = 000

S(1:0)	Q(3)	Q(2)	Q(1)	Q(0)
00	D(3)	D(2)	D(1)	D(0)
01	0	D(3)	D(2)	D(1)
10	0	0	D(3)	D(2)
11	0	0	0	D(3)

Logical shift with ones fill, F(2:0) = 001

S(1:0)	Q(3)	Q(2)	Q(1)	Q(0)
00	D(3)	D(2)	D(1)	D(0)
01	1	D(3)	D(2)	D(1)
10	1	1	D(3)	D(2)
11	1	1	1	D(3)

Logical shift with D(0) fill, F(2:0) = 10x

S(1:0)	Q(3)	Q(2)	Q(1)	Q(0)
00	D(3)	D(2)	D(1)	D(0)
01	D(0)	D(3)	D(2)	D(1)
10	D(0)	D(0)	D(3)	D(2)
11	D(0)	D(0)	D(0)	D(3)

Arithmetic shift with sign extend, F(2:0) = 01x

S(1:0)	Q(3)	Q(2)	Q(1)	Q(0)
00	D(3)	D(2)	D(1)	D(0)
01	D(3)	D(3)	D(2)	D(1)
10	D(3)	D(3)	D(3)	D(2)
11	D(3)	D(3)	D(3)	D(3)

Left or Right circular shift, F(2:0) = 11x

S(1:0)	Q(3)	Q(2)	Q(1)	Q(0)
00	D(3)	D(2)	D(1)	D(0)
01	D(0)	D(3)	D(2)	D(1)
10	D(1)	D(0)	D(3)	D(2)
11	D(2)	D(1)	D(0)	D(3)

MGBxxAv Barrel/Arithmetic Shifter



Digital Soft Megacells

Pin Descriptions

SIGNAL	TYPE	SIGNAL DESCRIPTIONS	LEGAL RANGE
F(2:0)	Input	Function inputs. These inputs determine the type of shift to be performed.	3
S(log ₂ (xx)-1:0)	Input	Shift inputs. Specifies the number of position to be shifted.	width = $\log_2(xx)$
D((xx-1):0)	Input	Data inputs. D(0) is the LSB.	width > 0
Q((xx-1):0)	Output	Data outputs. Q(0) is the LSB.	width > 0

Sample Equivalent Gates

CELL NAME	STANDA	RD CELL	GATE ARRAY	
	AMI8S(0.8 micron)	AMI6S(0.6 micron)	AMI8G(0.8 micron)	AMI6G(0.6 micron)
MGB08A1	110	122	124	145
MGB08A2	133	148	156	183
MGB12A1	207	230	247	289
MGB12A2	250	278	304	356

Sample Delays¹

CELL NAME	STANDA	RD CELL	GATE ARRAY	
GELL NAME	AMI8S(0.8 micron)	AMI6S(0.6 micron)	AMI8G(0.8 micron)	AMI6G(0.6 micron)
MGB08A1	4.2 ns	3.4 ns	4.8 ns	3.4 ns
MGB08A2	3.6 ns	3.0 ns	4.0 ns	2.8 ns
MGB12A1	4.2 ns	3.4 ns	4.9 ns	3.4 ns
MGB12A2	3.5 ns	2.9 ns	3.9 ns	2.7 ns



MGBxxBv Barrel Shifter


Digital Soft Megacells

Features

- High-performance, Schematic-based megacell synthesizer
- Uses the ASIC Standard Library for technology independence
- · Wordlength is definable
- · High-speed flash barrel shift operations
- · Fully buffered inputs and outputs

LOGIC SYMBOL





The user has flexibility in specifying the word size. Within the name shown above, the "xx" represents the size of the data word. The size of the S bus must be less than or equal to log2(xx). For example, if xx = 8, the size of the S bus must be equal to or less than 3. If not all shift combinations are needed, the size of the S bus can be reduced to save logic.

The "v" represents version. The synthesizer can optimize the design for either minimum delay, minimum area or a compromise between the two. Each implementation is given a different version number. For example, an 8-bit shifter optimized for minimum gate count would be named MGB08B1.

Contact the factory for information on specific speeds and sizes or to have a Shifter built.

Sample Truth Table

S(1:0)	Q(3)	Q(2)	Q(1)	Q(0)
00	D(3)	D(2)	D(1)	D(0)
01	D(2)	D(1)	D(0)	D(3)
10	D(1)	D(0)	D(3)	D(2)
11	D(0)	D(3)	D(2)	D(1)

Description

The MGBxxBv barrel shifter synthesizer builds barrel shifters which provide various shift functions for a data word size of "xx" bits. The shifts are performed completely through combinational logic which allows for very fast operations. Shifted data wraps around from the MSB to the LSB.

The S inputs select the number of bits to be shifted from the D inputs to the Q outputs. In the case of an 8-bit shifter, for example, an input select value of two (010) operating on the input 00001100 will generate the output 00110000, a left shift of two bits. If S has the value of seven (111), the output would become 00000110.

Soft Megacells

This logic synthesizer produces a soft megacell schematic in the ASIC Standard Library and a schematic symbol. The ASIC Standard Library is technology- and processindependent and is available in both Standard Cells and Gate Arrays.

A soft megacell is defined only at the schematic level. Each instance of the megacell has exactly the same functional definition; however, the physical mask layout is different for each instance depending on other functions being used, the place-and-route tools, and process technology. A soft megacell can be used with other megacells (including ROM and RAM) and logic from the ASIC Standard Library to build a complete system on a chip.

MGBxxBv Barrel Shifter



Digital Soft Megacells

Pin Descriptions

SIGNAL	TYPE	SIGNAL DESCRIPTIONS	LEGAL RANGE
S(log ₂ (xx)-1:0)	Input	Shift inputs. Specifies the number of position to be shifted.	width $\leq \log_2(xx)$
D((xx-1):0)	Input	Data inputs. D(0) is the LSB.	width > 0
Q((xx-1):0)	Output	Data outputs. Q(0) is the LSB.	width > 0

Sample Equivalent Gates

CELL NAME	STANDA	RD CELL	GATE ARRAY	
CELL NAMIC	AMI8S(0.8 micron)	AMI6S(0.6 micron)	AMI8G(0.8 micron)	AMI6G(0.6 micron)
MGB08B1	77	85	89	104
MGB08B2	80	89	126	147
MGB12B1	155	172	167	195
MGB12B2	200	222	248	290

Sample Delays¹

CELL NAME	STANDA	RD CELL	GATE ARRAY	
	AMI8S(0.8 micron)	AMI6S(0.6 micron)	AMI8G(0.8 micron)	AMI6G(0.6 micron)
MGB08B1	2.3 ns	1.9 ns	2.5 ns	1.8 ns
MGB08B2	2.3 ns	1.9 ns	2.4 ns	1.7 ns
MGB12B1	2.7 ns	2.2 ns	2.6 ns	1.8 ns
MGB12B2	2.8 ns	2.3 ns	3.0 ns	2.1 ns



MGBxxyyCv Arithmetic Shifter


Digital Soft Megacells

Features

- High-performance, Schematic-based megacell synthesizer
- Uses the ASIC Standard Library for technology independence
- · Wordlength is definable
- · High-speed flash arithmetic shift operations
- · Two's complement or unsigned shift control and data
- · Fully buffered inputs and outputs

LOGIC SYMBOL





Description

The MGBxxyyCv arithmetic shifter synthesizer builds arithmetic shifters which provide various shift functions for a data word size of "xx" bits. The shifts are performed completely through combinational logic which allows for very fast operations.

The input data D is shifted left or right by the number of bits specified by the control input S. When the control signal STC is '0', S is interpreted as an unsigned positive number and the shifter performs only left shift operations.

When STC is '1', S is a two's complement number. If S is negative, a right shift is performed. If S is positive, a left shift is performed.

The input data D is interpreted as an unsigned number when DTC is '0' or a two's complement number when DTC is '1'. The type of D is only significant for right shift operations where zero padding is done on the MSBs for unsigned data and sign extension is done for two's complement data.

The user has flexibility in specifying the word size. Within the name shown above, the "xx" represents the size of the data word and "yy" represents the size of the S bus. The size of the S bus is equal to log2(xx).

The "v" represents version. The synthesizer can optimize the design for either minimum delay, minimum area or a compromise between the two. Each implementation is given a different version number. For example an 8-bit shifter optimized for minimum gate count would be named MGB0803C1.

Sample Truth Table (MGB0402Cv):

S(1:0)	STC	DTC	Q(3)	Q(2)	Q(1)	Q(0)
00	0	х	D(3)	D(2)	D(1)	D(0)
01	0	x	D(2)	D(1)	D(0)	0
10	0	х	D(1)	D(0)	0	0
11	0	х	D(0)	0	0	0
00	1	x	D(3)	D(2)	D(1)	D(0)
01	1	х	D(2)	D(1)	D(0)	0
10	1	0	0	0	D(3)	D(2)
11	1	0	0	D(3)	D(2)	D(1)
10	1	1	D(3)	D(3)	D(3)	D(2)
11	1	1	D(3)	D(3)	D(2)	D(1)

Contact the factory for information on specific speeds and sizes or to have a Shifter built.

Soft Megacells

This logic synthesizer produces a soft megacell schematic in the ASIC Standard Library and a schematic symbol. The ASIC Standard Library is technology- and processindependent and is available in both Standard Cells and Gate Arrays.

A soft megacell is defined only at the schematic level. Each instance of the megacell has exactly the same functional definition; however, the physical mask layout is different for each instance depending on other functions being used, the place-and-route tools, and process technology. A soft megacell can be used with other megacells (including ROM and RAM) and logic from the ASIC Standard Library to build a complete system on a chip.

MGBxxyyCv Arithmetic Shifter



Digital Soft Megacells

Pin Descriptions

SIGNAL	TYPE	SIGNAL DESCRIPTIONS	LEGAL RANGE
STC	Input	Determines whether S is interpreted as unsigned or two's complement.	1
DTC	Input	Determines whether D is interpreted as unsigned or two's complement.	1
S(log ₂ (xx)-1:0)	Input	Shift inputs. Specifies the number of position to be shifted.	width < log ₂ (xx)
D((xx-1):0)	Input	Data inputs. D(0) is the LSB.	width > 0
Q((xx-1):0)	Output	Data outputs. Q(0) is the LSB.	width > 0

Sample Equivalent Gates

CELL NAME	STANDARD CELL		GATE ARRAY	
	AMI8S(0.8 micron)	AMI6S(0.6 micron)	AMI8G(0.8 micron)	AMI6G(0.6 micron)
MGB0803C1	130	144	146	171
MGB0803C2	175	194	203	238
MGB1204C1	223	248	245	287
MGB1204C2	320	355	351	411

Sample Delays¹

CELL NAME	STANDARD CELL		GATE ARRAY	
	AMI8S(0.8 micron)	AMI6S(0.6 micron)	AMI8G(0.8 micron)	AMI6G(0.6 micron)
MGB0803C1	5.0 ns	4.1 ns	5.0 ns	3.5 ns
MGB0803C2	3.4 ns	2.8 ns	3.6 ns	2.5 ns
MGB1204C1	5.7 ns	4.7 ns	5.7 ns	4.0 ns
MGB1204C2	3.2 ns	2.6 ns	3.4 ns	2.4 ns




MGCDxxAv Decrement Counter

Digital Soft Megacells

Features

- High-performance, HDL-based megacell synthesizer
- Uses the ASIC Standard Library for technology independence
- Counter size is definable
- · Includes terminal count when count is zero
- · Fully buffered inputs and outputs

LOGIC SYMBOL MGCDxxAv



Description

The MGCDxxAv synchronous binary counter counts down on the rising edge of the clock. This counter is available in all of AMI's supported processes.

The "xx" in the name represents the number of bits in the counter. For example, an 8-bit counter built for minimum delay would be named MGCD08A2.

The counter has three input controls LOAD, CE, and RSTN. Both LOAD and CE must be asserted for the parallel input to be latched in on the next rising clock edge. When LOAD is low and CE is high the counter decrements by one on each rising clock edge. When the count reaches zero the TERM signal is asserted high. The RSTN is asynchronous and asserted low. The counter output (CNT) is the same size as the counter input (D).

Multiple architectural implementations are synthesized depending on speed requirements. Possible architectures include ripple carry, carry look-ahead, and fast carry lookare ahead. These Megacells produced usina parameterized synthesizers that allow the creation of various sizes and speeds. The synthesized Megacell can be optimized for either minimum delay, minimum gate count or can be designed to meet a specified delay. Each implementation is given a different version number. For example, an 8-bit counter that must run on a 20 ns clock cycle would be named MGCD08A20.

Soft Megacells

This logic synthesizer produces a soft megacell schematic in the ASIC Standard Library and a schematic symbol. The ASIC Standard Library is technology- and processindependent and is available in both Standard Cells and Gate Arrays.

A soft megacell is defined only at the schematic level. Each instance of the megacell has exactly the same functional definition; however, the physical mask layout is different for each instance depending on other functions being used, the place-and-route tools, and process technology. A soft megacell can be used with other megacells (including ROM and RAM) and logic from the ASIC Standard Library to build a complete system on a chip.

MGCDxxAv Decrement Counter



Digital Soft Megacells

Pin Description

SIGNAL	TYPE	SIGNAL DESCRIPTIONS
LOAD	Input	Load new count. Data is latched when LOAD and CE are high and the clock transitions from low to high.
CE	Input	Count enable. Next count or input latched when CE is high and the clock transitions from low to high.
RSTN	Input	Reset signal. Asynchronously resets counter to 0 when low.
D((xx-1):0)	Input	Data inputs. Data appearing on these inputs is latched into the count when LOAD and CE are high and the clock transitions from low to high.
TERM	Output	Terminal count. Asserted high when the count is all zeros.
CNT((xx-1):0)	Output	Data outputs. The output is decremented by one when the clock transitions from low to high and the CE is asserted.

Sample Equivalent Gates

CELL NAME	STANDARD CELL		GATE ARRAY	
	AMI6S(0.6 micron)	AMI8S(0.8 micron)	AMI6G(0.6 micron)	AMI8G(0.8 micron)
MGCU08A1	120	130	166	155
MGCU08A2	188	183	205	222
MGCU12A1	179	176	225	238
MGCU12A2	288	277	329	327


Sample Clock Cycle Time¹

CELL NAME	STANDARD CELL		GATE ARRAY	
	AMI6S(0.6 micron)	AMI8S(0.8 micron)	AMI6G(0.6 micron)	AMI8G(0.8 micron)
MGCU08A1	5.4 ns	7.0 ns	4.8 ns	6.4 ns
MGCU08A2	2.9 ns	3.3 ns	3.3 ns	3.6 ns
MGCU12A1	7.3 ns	8.9 ns	6.7 ns	8.3 ns
MGCU12A2	3.2 ns	3.6 ns	3.4 ns	4.0 ns



MGCDxxAv Decrement Counter

Digital Soft Megacells



Timing Characteristics

SYMBOL	CHARACTERISTIC	REFERENCED TO
T _{RO}	reset to output zero	RSTN falling
т _{со}	clock to count valid	CLK rising
T _{LSU}	load set-up	CLK rising
T _{CLSU}	count enable load set-up	CLK rising
T _{DSU}	data set-up	CLK rising
T _{TSC}	term set valid	CLK rising
T _{TCC}	term clear valid	CLK rising

Megacells

MGCUxxAv Increment Counter



Digital Soft Megacells

Features

- High-performance, HDL-based megacell synthesizer
- Uses the ASIC Standard Library for technology independence
- · Counter size is definable
- Includes terminal count when count is all ones
- · Fully buffered inputs and outputs

MGCUxxAv LOAD TERM CE ORSTN CLK D((xx-1):0) CNT((xx-1):0)

Description

The MGCUxxAv synchronous binary counter counts on the rising edge of the clock. This counter is available in all of AMI's supported processes.

The "xx" in the name represents the number of bits in the counter. For example, an 8-bit counter built for minimum delay would be named MGCU08A2.

The counter has three input controls LOAD, CE, and RSTN. Both LOAD and CE must be asserted for the parallel input to be latched in on the next rising clock edge. When LOAD is low and CE is high the counter increments by one on each rising clock edge. When the count reaches the maximum count the TERM signal is asserted high. The RSTN is asynchronous and asserted low. The counter output (CNT) is the same size as the counter input (D).

Multiple architectural implementations are synthesized depending on speed requirements. Possible architectures include ripple carry, carry look-ahead, and fast carry lookproduced ahead. These Megacells are using parameterized synthesizers that allow the creation of various sizes and speeds. The synthesized Megacell can be optimized for either minimum delay, minimum gate count or can be designed to meet a specified delay. Each implementation is given a different version number. For example, an 8-bit counter that must run on a 20 ns clock cycle would be named MGCU08A20.

Soft Megacells

This logic synthesizer produces a soft megacell schematic in the ASIC Standard Library and a schematic symbol. The ASIC Standard Library is technology- and processindependent and is available in both Standard Cells and Gate Arrays.

A soft megacell is defined only at the schematic level. Each instance of the megacell has exactly the same functional definition; however, the physical mask layout is different for each instance depending on other functions being used, the place-and-route tools, and process technology. A soft megacell can be used with other megacells (including ROM and RAM) and logic from the ASIC Standard Library to build a complete system on a chip.



MGCUxxAv Increment Counter

Digital Soft Megacells

Pin Description

SIGNAL	TYPE	SIGNAL DESCRIPTIONS
LOAD	Input	Load new count. Data is latched when LOAD and CE are high and the clock transitions from low to high.
CE	Input	Count enable. Next count or input latched when CE is high and the clock transitions from low to high.
RSTN	Input	Reset signal. Asynchronously resets counter to 0 when low.
D((xx-1):0)	Input	Data inputs. Data appearing on these inputs is latched into the count when LOAD and CE are high and the clock transitions from low to high.
TERM	Output	Terminal count. Asserted high when the count is all ones.
CNT((xx-1):0)	Output	Data outputs. The output is incremented by one when the clock transitions from low to high and the CE is asserted.

Sample Equivalent Gates

CELL NAME	STANDARD CELL		GATE ARRAY	
	AMI6S(0.6 micron)	AMI8S(0.8 micron)	AMI6G(0.6 micron)	AMI8G(0.8 micron)
MGCU08A1	119	128	152	162
MGCU08A2	155	155	214	207
MGCU12A1	178	172	228	243
MGCU12A2	261	261	355	299

Sample Clock Cycle Time¹


CELL NAME	STANDARD CELL		GATE ARRAY	
GELL NAME	AMI6S(0.6 micron)	AMI8S(0.8 micron)	AMI6G(0.6 micron)	AMI8G(0.8 micron)
MGCU08A1	5.6 ns	6.3 ns	4.9 ns	6.1 ns
MGCU08A2	3.0 ns	3.5 ns	3.1 ns	4.0 ns
MGCU12A1	7.1 ns	7.6 ns	6.6 ns	7.4 ns
MGCU12A2	3.3 ns	4.0 ns	3.3 ns	3.7 ns

MGCUxxAv Increment Counter



Digital Soft Megacells

Count Timing



Timing Characteristics

SYMBOL	CHARACTERISTIC	REFERENCED TO	
T _{RO}	reset to output zero	RSTN falling	
т _{со}	clock to count valid	CLK rising	
T _{LSU}	load set-up	CLK rising	
T _{CLSU}	count enable load set-up	CLK rising	
T _{DSU}	data set-up	CLK rising	
T _{TSC}	term set valid	CLK rising	
T _{TCC}	term clear valid	CLK rising	



MGCxxAv 2-Function Comparator


Digital Soft Megacells

Features

- High-performance, Schematic-based megacell synthesizer
- Uses the ASIC Standard Library for technology independence
- Wordlength for inputs A and B are user definable
- · Unsigned and two's complement data comparison
- Two comparison functions available
- Fully buffered inputs and outputs

LOGIC SYMBOL





Description

The MGCxxAv comparator synthesizer builds xx-bit 2function comparators. The comparator compares signed or unsigned numbers (A and B) and produces two output conditions (LTLE and GEGT).

The input signal LEQ determines what these two output conditions are (see Functional Description). The input TC determines whether the two inputs are compared as unsigned (TC = 0) or signed (TC = 1).

In the name, "xx" represents the A and B input size and the "v" represents version. The synthesizer can optimize the design for either minimum delay, minimum area or a compromise between the two. Each implementation is given a different version number. For example, a 24-bit comparator optimized for minimum delay would be named MGC24A2.

Functional Description

LEQ	Condition	LTLE	GEGT
1	A <= B	1	0
1	A > B	0	1
0	A < B	1	0
0	A => B	0	1

Contact the factory for information on specific speeds and sizes or to have a Comparator built.

Soft Megacells

This logic synthesizer produces a soft megacell schematic in the ASIC Standard Library and a schematic symbol. The ASIC Standard Library is technology- and processindependent and is available in both Standard Cells and Gate Arrays.

A soft megacell is defined only at the schematic level. Each instance of the megacell has exactly the same functional definition; however, the physical mask layout is different for each instance depending on other functions being used, the place-and-route tools, and process technology. A soft megacell can be used with other megacells (including ROM and RAM) and logic from the ASIC Standard Library to build a complete system on a chip.

MGCxxAv 2-Function Comparator



Digital Soft Megacells

Pin Description

SIGNAL	TYPE	SIGNAL DESCRIPTIONS	LEGAL RANGE
тс	Input	When 1, signifies A and B inputs are two's complement.	1
LEQ	Input	Determines function of LTLE and GEGT pins.	1
A((xx-1):0)	Input	A Data inputs. A(0) is the LSB.	width > 0
B((xx-1):0)	Input	B Data inputs. B(0) is the LSB.	width > 0
LTLE	Output	'Less than' or 'less than or equal' depending on LEQ.	1
GEGT	Output	'Greater than or equal' or 'greater than' depending on LEQ.	1

Sample Equivalent Gates

CELL NAME	STANDA	RD CELL	GATE ARRAY		
	AMI8S(0.8 micron)	AMI6S(0.6 micron)	AMI8G(0.8 micron)	AMI6G(0.6 micron)	
MGC08A1	39	43	45	53	
MGC08A2	92	102	94	110	
MGC12A1	53	59	61	71	
MGC12A2	100	111	118	138	

Sample Delays¹

CELL NAME	STANDA	RD CELL	GATE ARRAY		
	AMI8S(0.8 micron)	AMI6S(0.6 micron)	AMI8G(0.8 micron)	AMI6G(0.6 micron)	
MGC08A1	3.6 ns	3.0 ns	4.1 ns	2.9 ns	
MGC08A2	2.1 ns	1.7 ns	2.4 ns	1.7 ns	
MGC12A1	5.1 ns	4.2 ns	5.7 ns	4.0 ns	
MGC12A2	2.4 ns	2.0 ns	2.8 ns	2.0 ns	



MGCxxBv 6-Function Comparator


Digital Soft Megacells

Features

- High-performance, Schematic-based megacell synthesizer
- Uses the ASIC Standard Library for technology independence
- Wordlength for inputs A and B are user definable
- Unsigned and two's complement data comparison
- Six comparison functions available
- Fully buffered inputs and outputs

LOGIC SYMBOL





Description

The MGCxxBv comparator synthesizer builds xx-bit 6function comparators. The comparator compares signed or unsigned numbers (A and B) and produces six output conditions (GT, LT, EQ, LE, GE, NE).

The input TC determines whether the two inputs are compared as unsigned (TC=0) or signed (TC=1).

In the name, "xx" represents the A and B input size and the "v" represents version. The synthesizer can optimize the design for either minimum delay, minimum area or a compromise between the two. Each implementation is given a different version number. For example, a 24-bit comparator optimized for minimum delay would be named MGC24B2.

Functional Description

Condition	GT	LT	EQ	LE	GE	NE
A > B	1	0	0	0	1	1
A < B	0	1	0	1	0	1
A = B	0	0	1	1	1	0

Contact the factory for information on specific speeds and sizes or to have an 6-function Comparator built.

Soft Megacells

This logic synthesizer produces a soft megacell schematic in the ASIC Standard Library and a schematic symbol. The ASIC Standard Library is technology- and processindependent and is available in both Standard Cells and Gate Arrays.

A soft megacell is defined only at the schematic level. Each instance of the megacell has exactly the same functional definition; however, the physical mask layout is different for each instance depending on other functions being used, the place-and-route tools, and process technology. A soft megacell can be used with other megacells (including ROM and RAM) and logic from the ASIC Standard Library to build a complete system on a chip.

MGCxxBv 6-Function Comparator



Digital Soft Megacells

Pin Description

SIGNAL	TYPE	SIGNAL DESCRIPTIONS	LEGAL RANGE
тс	Input	When 1, signifies A and B inputs are two's complement.	1
A((xx-1):0)	Input	A Data inputs. A(0) is the LSB.	width > 0
B((xx-1):0)	Input	B Data inputs. B(0) is the LSB.	width > 0
GT	Output	Asserted when A is greater than B.	1
LT	Output	Asserted when A is less than B.	1
EQ	Output	Asserted when A equals B.	1
LE	Output	Asserted when A is less than or equal to B.	1
GE	Output	Asserted when A is greater than or equal to B.	1
NE	Output	Asserted when A does not equal B.	1

Sample Equivalent Gates

CELL NAME	STANDA	RD CELL	GATE ARRAY		
	AMI8S(0.8 micron)	AMI6S(0.6 micron)	AMI8G(0.8 micron)	AMI6G(0.6 micron)	
MGC08B1	70	78	77	90	
MGC08B2	120	133	174	204	
MGC12B1	98	109	108	126	
MGC12B2	182	202	252	295	

Sample Delays¹

CELL NAME	STANDA	RD CELL	GATE ARRAY		
	AMI8S(0.8 micron)	AMI6S(0.6 micron)	AMI8G(0.8 micron)	AMI6G(0.6 micron)	
MGC08B1	4.7 ns	3.9 ns	4.4 ns	3.0 ns	
MGC08B2	2.2 ns	1.8 ns	3.0 ns	2.1 ns	
MGC12B1	6.0 ns	4.9 ns	6.3 ns	4.4 ns	
MGC12B2	2.6 ns	2.1 ns	2.5 ns	1.8 ns	



MGDxxAv Decrementer

Digital Soft Megacells

Features

- High-performance, Schematic-based megacell synthesizer
- Uses the ASIC Standard Library for technology independence
- · Wordlength for input A is user definable
- Selects multiple architectures for size and speed efficiency
- · Fully buffered inputs and outputs

LOGIC SYMBOL





Description

The MGDxxAv decrementer synthesizer builds xx-bit decrementers. The decrementer subtracts 1 from input A to produce the output SUM.

Multiple architectural implementations are synthesized depending on speed requirements. Possible architectures include ripple carry, carry look-ahead, and fast carry look-ahead.

The SUM output is the same size as the input A.

In the name, "xx" represents the A input size and the "v" represents version. The synthesizer can optimize the design for either minimum delay, minimum area or a compromise between the two. Each implementation is given a different version number. For example, a 24-bit decrementer optimized for minimum delay would be named MGD24A2.

Functional Description

A	SUM	
A	A - 1	

Contact the factory for information on specific speeds and sizes or to have a Decrementer built.

Soft Megacells

This logic synthesizer produces a soft megacell schematic in the ASIC Standard Library and a schematic symbol. The ASIC Standard Library is technology- and processindependent and is available in both Standard Cells and Gate Arrays.

MGDxxAv Decrementer



Digital Soft Megacells

Pin Description

SIGNAL	TYPE	SIGNAL DESCRIPTIONS	LEGAL RANGE
A((xx-1):0)	Input	A Data inputs. A(0) is the LSB.	width > 0
SUM((xx-1):0)	Output	SUM Data outputs. SUM(0) is the LSB.	width > 0

Sample Equivalent Gates

CELL NAME	STANDARD CELL		GATE ARRAY	
GELL NAME	AMI8S(0.8 micron)	AMI6S(0.6 micron)	AMI8G(0.8 micron)	AMI6G(0.6 micron)
MGD08A1	31	30	35	45
MGD08A2	53	66	71	91
MGD12A1	48	47	55	69
MGD12A2	88	112	118	154

Sample Delays¹

CELL NAME	STANDARD CELL		GATE ARRAY	
	AMI8S(0.8 micron)	AMI6S(0.6 micron)	AMI8G(0.8 micron)	AMI6G(0.6 micron)
MGD08A1	4.6 ns	3.4 ns	4.7 ns	3.24 ns
MGD08A2	1.5 ns	1.5 ns	1.7 ns	1.39 ns
MGD12A1	7.2 ns	5.0 ns	7.3 ns	4.88 ns
MGD12A2	1.6 ns	1.6 ns	1.9 ns	1.67 ns



MGIXXAv Incrementer

Digital Soft Megacells

Features

- High-performance, Schematic-based megacell synthesizer
- Uses the ASIC Standard Library for technology independence
- · Wordlength for input A is user definable
- Selects multiple architectures for size and speed efficiency
- · Fully buffered inputs and outputs

LOGIC SYMBOL





Description

The MGIxxAv Incrementer synthesizer builds xx-bit Incrementers. The incrementer adds 1 to input A to produce the output SUM.

Multiple architectural implementations are synthesized depending on speed requirements. Possible architectures include ripple carry, carry look-ahead, and fast carry look-ahead.

In the name, "xx" represents the A and SUM input sizes, and the "v" represents version. The synthesizer can optimize the design for either minimum delay, minimum area or a compromise between the two. Each implementation is given a different version number. For example, a 24-bit incrementer optimized for minimum delay would be named MGI24A2.

Functional Description

Α	SUM
A	A + 1

Contact the factory for information on specific speeds and sizes or to have an Incrementer built.

Soft Megacells

This logic synthesizer produces a soft megacell schematic in the ASIC Standard Library and a schematic symbol. The ASIC Standard Library is technology- and processindependent and is available in both Standard Cells and Gate Arrays.

MGIxxAv Incrementer



Digital Soft Megacells

Pin Description

SIGNAL	TYPE	SIGNAL DESCRIPTIONS	LEGAL RANGE
A((xx-1):0)	Input	A Data inputs. A(0) is the LSB.	width > 0
SUM((xx-1):0)	Output	SUM Data outputs. SUM(0) is the LSB.	width > 0

Sample Equivalent Gates

CELL NAME	STANDARD CELL		GATE ARRAY	
	AMI8S(0.8 micron)	AMI6S(0.6 micron)	AMI8G(0.8 micron)	AMI6G(0.6 micron
MGI08A1	33	37	39	46
MGI08A2	45	50	53	62
MGI12A1	52	58	62	73
MGI12A2	83	92	112	131

Sample Delays¹

CELL NAME	STANDARD CELL		GATE ARRAY		
GELL NAME	AMI8S(0.8 micron)	AMI6S(0.6 micron)	AMI8G(0.8 micron)	AMI6G(0.6 micron	
MGI08A1	2.7 ns	2.2 ns	3.0 ns	2.1 ns	
MGI08A2	1.4 ns	1.2 ns	1.6 ns	1.1 ns	
MGI12A1	3.0 ns	2.5 ns	4.7 ns	3.3 ns	
MGI12A2	1.6 ns	1.3 ns	1.8 ns	1.3 ns	



MGIXXBv Incrementer/Decrementer


Digital Soft Megacells

Features

- High-performance, Schematic-based megacell synthesizer
- Uses the ASIC Standard Library for technology independence
- · Wordlength for input A is user definable
- Selects multiple architectures for size and speed efficiency
- · Fully buffered inputs and outputs

LOGIC SYMBOL





Description

The MGIxxBv Incrementer/Decrementer synthesizer builds xx-bit Incrementer/Decrementers. When the DEC input is active (DEC=1) the Incrementer/Decrementer subtracts 1 from input A. When DEC is not active (DEC=0) the Incrementer/Decrementer adds 1 to input A.

Multiple architectural implementations are synthesized depending on speed requirements. Possible architectures include ripple carry, carry look-ahead, and fast carry look-ahead.

In the name, "xx" represents the A and SUM input sizes, and the "v" represents version. The synthesizer can optimize the design for either minimum delay, minimum area or a compromise between the two. Each implementation is given a different version number. For example, a 24-bit Incrementer/Decrementer optimized for minimum delay would be named MGI24B2.

Functional Description

A	DEC	SUM
A	0	A + 1
A	1	A - 1

Contact the factory for information on specific speeds and sizes or to have an Incrementer/Decrementer built.

Soft Megacells

This logic synthesizer produces a soft megacell schematic in the ASIC Standard Library and a schematic symbol. The ASIC Standard Library is technology- and processindependent and is available in both Standard Cells and Gate Arrays.

MGIxxBv Incrementer/Decrementer



Digital Soft Megacells

Pin Description

SIGNAL	TYPE	SIGNAL DESCRIPTIONS	LEGAL RANGE
DEC	Input	Decrement. Megacell decrements when input is high.	1
A((xx-1):0)	Input	A Data inputs. A(0) is the LSB.	width > 0
SUM((xx-1):0)	Output	SUM Data outputs. SUM(0) is the LSB.	width > 0

Sample Equivalent Gates

CELL NAME	STANDARD CELL		GATE ARRAY		
GELL NAME	AMI8S(0.8 micron)	AMI6S(0.6 micron)	AMI8G(0.8 micron)	AMI6G(0.6 micron)	
MGI08B1	60	67	78	91	
MGI08B2	86	95	117	137	
MGI12B1	95	105	128	150	
MGI12B2	162	180	204	239	

Sample Delays¹

CELL NAME	STANDARD CELL		GATE ARRAY	
GELL NAME	AMI8S(0.8 micron)	AMI6S(0.6 micron)	AMI8G(0.8 micron)	AMI6G(0.6 micron)
MGI08B1	7.5 ns	6.2 ns	7.0 ns	4.9 ns
MGI08B2	2.2 ns	1.8 ns	2.6 ns	1.8 ns
MGI12B1	12.2 ns	10.0 ns	11.1 ns	8.2 ns
MGI12B2	2.7 ns	2.2 ns	3.1 ns	2.2 ns




MGMxxyyDv Multiplier

Digital Soft Megacells

Features

- High-performance, Schematic-based megacell synthesizer
- Uses the ASIC Standard Library for technology independence
- · Inputs and output sizes are user definable
- Selects multiple architectures for size and speed efficiency
- Two's complement control allows either unsigned or two's complement format
- Fully buffered inputs and outputs



Description

The MGMxxyyDv Multiplier synthesizer builds multipliers of various sizes. The operands A and B are multiplied to produce the product P. The input and output data are interpreted as unsigned when TC=0 or two's complement when TC=1.

The "xxyy" represents a four character sequence assigned to each multiplier configuration where "xx" represents the number of A input bits and "yy" represents the number of B input bits. The number of products bits are equal to "xx" + "yy".

The "v" represents version. The synthesizer can optimize the design for either minimum delay, minimum area or a compromise between the two. Each implementation is given a different version number. For example, a 16-bit by 12-bit multiplier optimized for minimum delay would be named MGM1612D2.

Soft Megacells

This logic synthesizer produces a soft megacell schematic in the ASIC Standard Library and a schematic symbol. The ASIC Standard Library is technology- and processindependent and is available in both Standard Cells and Gate Arrays.

A soft megacell is defined only at the schematic level. Each instance of the megacell has exactly the same functional definition; however, the physical mask layout is different for each instance depending on other functions being used, the place-and-route tools, and process technology. A soft megacell can be used with other megacells (including ROM and RAM) and logic from the ASIC Standard Library to build a complete system on a chip.

Contact the factory for information on specific speeds and sizes or to have a Multiplier built.

MGMxxyyDv Multiplier



Digital Soft Megacells

Pin Description

SIGNAL	TYPE	SIGNAL DESCRIPTIONS	LEGAL RANGE
тс	Input	Determines whether the input and output data are interpreted as unsigned (TC=0) or two's complement (TC=1) numbers.	1
A((xx-1):0)	Input	A input bits. A(0) is the LSB.	width > 0
B((yy-1):0)	Input	B input bits. B(0) is the LSB.	width > 0
P((xx+yy-1):0)	Output	Product bits. P(0) is the LSB.	xx + yy > width > 0

Sample Equivalent Gates

CELL NAME	STANDA	RD CELL	GATE ARRAY	
	AMI8S(0.8 micron)	AMI6S(0.6 micron)	AMI8G(0.8 micron)	AMI6G(0.6 micron)
MGM0808D1	490	515	583	602
MGM0808D2	696	668	925	852
MGM1212D1	1,060	1,128	1,252	1,288
MGM1212D2	1,357	1,457	1,756	1,700

Sample Delays¹

CELL NAME	STANDARD CELL		GATE ARRAY	
GELL NAME	AMI8S(0.8 micron)	AMI6S(0.6 micron)	AMI8G(0.8 micron)	AMI6G(0.6 micron)
MGM0808D1	17.0 ns	12.5 ns	17.1 ns	11.4 ns
MGM0808D2	10.0 ns	7.9 ns	10.2 ns	6.8 ns
MGM1212D1	25.5 ns	18.4 ns	24.9 ns	15.8 ns
MGM1212D2	12.3 ns	9.2 ns	12.6 ns	8.7 ns




MGMxxyyEv Multiplier-Accumulator

Digital Soft Megacells

Features

- High-performance, Schematic-based megacell synthesizer
- Uses the ASIC Standard Library for technology independence
- · Widths for inputs A and B are definable
- Selects multiple architectures for size and speed efficiency
- Two's complement control allows unsigned or two's complement multiplication-accumulation
- · Fully buffered inputs and outputs



Description

The MGMxxyyEv multiplier-accumulator synthesizer builds multiplier-accumulators of various sizes. The operands A and B are multiplied and the product is added to C producing the result MAC. The input and output data are interpreted as unsigned when TC=0 or two's complement when TC=1.

The "xxyy" represents a four character sequence assigned to each multiplier-accumulator configuration where "xx" represents the number of A input bits and "yy" represents the number of B input bits. The number of MAC bits are equal to "xx" + "yy".

The "v" represents version. The synthesizer can optimize the design for either minimum delay, minimum area or a compromise between the two. Each implementation is given a different version number. For example, a 16-bit by 12-bit multiplier-accumulator optimized for minimum delay would be named MGM1612E2.

Soft Megacells

This logic synthesizer produces a soft megacell schematic in the ASIC Standard Library and a schematic symbol. The ASIC Standard Library is technology- and processindependent and is available in both Standard Cells and Gate Arrays.

A soft megacell is defined only at the schematic level. Each instance of the megacell has exactly the same functional definition; however, the physical mask layout is different for each instance depending on other functions being used, the place-and-route tools, and process technology. A soft megacell can be used with other megacells (including ROM and RAM) and logic from the ASIC Standard Library to build a complete system on a chip.

Contact the factory for information on specific speeds and sizes or to have a Multiplier-Accumulator built.

MGMxxyyEv Multiplier-Accumulator



Digital Soft Megacells

Pin Description

SIGNAL	TYPE	SIGNAL DESCRIPTION	LEGAL RANGE
тс	Input	Determines whether the input and output data are interpreted as unsigned (TC=0) or two's complement (TC=1) numbers.	1
A((xx-1):0)	Input	A input bits. A(0) is the LSB.	width > 0
B((yy-1):0)	Input	B input bits. B(0) is the LSB.	width > 0
C((xx+yy-1):0)	Input	C input bits. C(0) is the LSB.	width = $xx + yy$
MAC((xx+yy-1):0)	Output	Result bits. MAC(0) is the LSB.	width = xx + yy

Sample Equivalent Gates

CELL NAME	STANDARD CELL		GATE ARRAY	
GELL MAME	AMI8S(0.8 micron)	AMI6S(0.6 micron)	AMI8G(0.8 micron)	AMI6G(0.6 micron)
MGM0808E1	702	779	872	1,020
MGM0808E2	777	862	1,045	1,223
MGM1212E1	1,415	1,570	1,758	2,057
MGM1212E2	1,610	1,787	1,860	2,176

Sample Delays¹

CELL NAME	STANDA	RD CELL	GATE ARRAY	
GELL NAME	AMI8S(0.8 micron)	AMI6S(0.6 micron)	AMI8G(0.8 micron)	AMI6G(0.6 micron)
MGM0808E1	15.0 ns	12.3 ns	16.3 ns	11.4 ns
MGM0808E2	11.8 ns	9.7 ns	12.0 ns	8.4 ns
MGM1212E1	19.5 ns	16.0 ns	21.0 ns	14.7 ns
MGM1212E2	12.7 ns	10.4 ns	13.1 ns	9.2 ns



MGSxxyyAv Subtractor


Digital Soft Megacells

Features

- High-performance, Schematic-based megacell synthesizer
- Uses the ASIC Standard Library for technology independence
- · Wordlength for inputs A and B are user definable
- Selects multiple architectures for size and speed efficiency
- · Fully buffered inputs and outputs

LOGIC SYMBOL

MGSxxyyAv



Description

The MGSxxyyAv subtractor synthesizer builds xx-bit by yybit subtractors. Input operands are A and B with an input carry CI to produce the output DIFF with a carry-out CO.

Multiple architectural implementations are synthesized depending on speed requirements. Possible architectures include ripple carry, carry look-ahead, and fast carry look-ahead.

Inputs A and B and output DIFF can be interpreted to be either in the two's complement or unsigned number format. The DIFF output is the same format as the inputs, and its size is the same as the largest of inputs A or B.

In the name, "xx" represents the A input size and "yy" represents the B input size. The "v" represents version. The synthesizer can optimize the design for either minimum delay, minimum area or a compromise between the two. Each implementation is given a different version number. For example, a 24-bit by 20-bit subtractor optimized for minimum delay would be named MGS2420A2.

Functional Description

A	В	CI	DIFF	CO
A	В	0	A - B	carry-out
A	В	1	A - B - 1	carry-out

Contact the factory for information on specific speeds and sizes or to have an Subtractor built.

Soft Megacells

This logic synthesizer produces a soft megacell schematic in the ASIC Standard Library and a schematic symbol. The ASIC Standard Library is technology- and processindependent and is available in both Standard Cells and Gate Arrays.

MGSxxyyAv Subtractor





Pin Description

SIGNAL	TYPE	SIGNAL DESCRIPTION	LEGAL RANGE
СО	Output	Carry out, active high.	1
A((xx-1):0)	Input	A Data inputs. A(0) is the LSB.	width > 0
B((yy-1):0)	Input	B Data inputs. B(0) is the LSB.	width > 0
CI	Input	Carry in, active high.	1
DIFF((ww-1):0)	Output	DIFF Data outputs. DIFF(0) is the LSB.	width > 0

Sample Equivalent Gates

CELL NAME	STANDA	RD CELL	GATE ARRAY	
	AMI8S(0.8 micron)	AMI6S(0.6 micron)	AMI8G(0.8 micron)	AMI6G(0.6 micron)
MGS0808A1	70	78	82	96
MGS0808A2	163	181	232	271
MGS1212A1	105	117	122	1,363
MGS1212A2	217	241	285	333

Sample Delays¹

CELL NAME	STANDA	RD CELL	GATE ARRAY	
	AMI8S(0.8 micron)	AMI6S(0.6 micron)	AMI8G(0.8 micron)	AMI6G(0.6 micron)
MGS0808A1	7.4 ns	6.1 ns	8.2 ns	5.7 ns
MGS0808A2	2.7 ns	2.3 ns	3.3 ns	2.3 ns
MGS1212A1	10.5 ns	8.8 ns	11.8 ns	8.3 ns
MGS1212A2	3.3 ns	2.8 ns	3.8 ns	2.7 ns




MGFxxyyC1 Latch-based FIFO

Digital Soft Megacells

Features

- High-performance, schematic-based megacell synthesizer
- Uses the ASIC Standard Library for technology independence
- Uses latch-array, fall-through architecture
- Array sizes are definable
- · Fully buffered inputs and outputs

LOGIC SYMBOL MGFxxyyC1



Description

The MGFxxyyC1 FIFO (First In, First Out) memory synthesizer builds latch based FIFOs of various sizes. FIFOs built with this synthesizer use the fall-through algorithm in which data is written to the top of the register stack and falls through to the bottom of the stack. If the FIFO is not empty the data stops falling through when valid data are encountered. Data fallen through to the bottom of the stack are available at the outputs.

These FIFOs have separate asynchronous read and write clocks. Flags include ORN (output ready not) which determines if the FIFO is empty and IRN (input ready not) which determines if the FIFO is full. Indeterminable results may occur during writes when IRN is active.

The "xxyy" in the name represents a four character sequence assigned to each FIFO configuration where "xx" represents the number of words and "yy" represents the number of bits per word. For example, a 32-word by 8-bit FIFO would be named MGF3208C1.

Contact the factory for information on specific speeds and sizes or to have a FIFO built.

Soft Megacells

This logic synthesizer produces a soft megacell schematic in the ASIC Standard Library and a schematic symbol. The ASIC Standard Library is technology- and processindependent and is available in both Standard Cells and Gate Arrays.

MGFxxyyC1 Latch-based FIFO



Digital Soft Megacells

Pin Description

SIGNAL	TYPE	SIGNAL DESCRIPTIONS
WRN	Input	Write clock. Data is latched when WRN transitions from low to high.
RDN	Input	Read clock. On the low to high transition of RDN data on the bottom of the FIFO is replaced with data from immediately above.
RSTN	Input	Reset signal. Sets FIFO to empty.
D((yy-1):0)	Input	Data inputs. Data appearing on these inputs are written into the FIFO on the low to high transition of WRN. D(0) is the LSB.
IRN	Output	Input Ready Not. A low on this signal indicates the FIFO is either full or busy. Writing when IRN is low will cause data to be lost.
ORN	Output	Output Ready Not. A low on this signal indicates that data appearing on the outputs are valid.
O((yy-1):0)	Output	Data outputs. The data stored on the bottom of the stack are constantly available through these signals and are updated on the rising edge of RDN.

Sample Equivalent Gates

CELL NAME	STANDA	RD CELL	GATE ARRAY	
	AMI6S(0.6 micron)	AMI8S(0.8 micron)	AMI6G(0.6 micron)	AMI8G(0.8 micron)
MGF0232C1	260	253	320	323
MGF0809C1	290	274	368	369
MGF1616C1	843	761	1,030	1,031
MGF1632C1	1,542	1,366	1,846	1,863

Sample Fall-through Delays¹


CELL NAME	STANDARD CELL		GATE ARRAY		
	AMI6S(0.6 micron)	AMI8S(0.8 micron)	AMI6G(0.6 micron)	AMI8G(0.8 micron)	
MGF0232C1	6.1 ns	6.4 ns	5.3 ns	6.2 ns	
MGF0809C1	21.9 ns	23.1ns	18.7 ns	21.4 ns	
MGF1616C1	43.1 ns	45.4 ns	36.9 ns	41.9 ns	
MGF1632C1	44.5 ns	45.5 ns	39.1 ns	43.2 ns	



MGFxxyyC1 Latch-based FIFO

Digital Soft Megacells

Read / WriteTiming



Timing Characteristics

SYMBOL	CHARACTERISTIC	REFERENCED TO	
T _{RIRN}	reset to input ready set	RSTN falling	
T _{RORN}	reset to output ready clear	RSTN falling	
T _{WIRN}	write to input ready clear	WRN falling	
T _{WOR}	write to output ready set	WRN rising	
T _{WIR}	write to input ready set	WRN rising	
T _{RIR}	read to input ready set	RDN rising	
T _{RORN}	read to output ready clear	RDN falling	
T _{ROR}	read to output ready set	RDN rising	
T _{DSU}	data setup to write	WRN rising	
T _{OV}	read to output valid	RDN rising	




Digital Soft Megacells

Features

- · Dual-port RAM architecture for zero fall-through time
- Dynamically programmable almost-full and almost-empty flags.
- Synchronous design
- · Word width and depth are user definable
- · High-performance, Schematic-based megacell
- Uses the ASIC Standard Library for technology independence

LOGIC SYMBOL





Description

The MGFxxxxyyD FIFO (First In, First Out) builds synchronous FIFOs of various sizes. These FIFOs use a Dual-Port Synchronous Static RAM to allow large FIFO depth without any fall-through time. This FIFO is available in the SDX (1.0 u Standard Cell) and AMI8S (0.8 u Standard Cell) technologies.

The "xxxx" in the name represents the number of words in the FIFO, and must be a power of 2 between five and ten. (i.e. 32 minimum to 1024 maximum) The "yy" is the number of bits per word and can be from one to any size needed. For example, a 128 word by 16 bit FIFO would be named MGF012816D.

Clock inputs WCLK and RCLK are free-running. Data is written into the FIFO on the falling edge of WCLK when WE is high. WE should only transition when WCLK is low. Data is read on the rising edge of RCLK when RE is high. The output data must be captured by external logic before the next rising edge of RCLK. Inputs A0 and WR are used to write to the registers which control the AE (almost empty) and AF (almost full) flags. When A0 is low, data on the DI bus is written into the AE register on the rising edge of WR. When A0 is high data is written into the AF register. On reset the AE register defaults to 25% of "xxxx" and AF to 75% of "xxxx".

The width of the data input (DI) bus is equal to the greater of, the number of bits per word or log2 (number of words in FIFO).

Flags include FE, (FIFO empty) FF, (FIFO full) and the dynamically programmable AE (almost empty) and AF (almost full) flags.

The MGFxxxxyyD features a split reset line to allow implementation of a re-transmit function. XRRST and XWRST are synchronous active low resets for the read counter and write counter respectively. Each reset must be held active for at least one rising edge of its respective clock to initialize the FIFO.

To implement a re-transmit function the total number of writes since the last general reset must be LESS THAN the number of words in the FIFO. As long as this condition is met the read counter may be reset and all the words written since the general reset may be reread. Notice that if the AE register has been programed to a different value, the read reset will return it to the default.

Contact the factory for information on specific speeds and sizes or to have a FIFO built.

Soft Megacells

This logic synthesizer produces a soft megacell schematic in the ASIC Standard Library and a schematic symbol. The ASIC Standard Library is technology- and processindependent and is available in both Standard Cells and Gate Arrays.



Digital Soft Megacells

Pin Description

SIGNAL	TYPE	SIGNAL DESCRIPTIONS	
XWRST	. 1	Synchronous write reset. Resets the write portion of the FIFO. Must be held low during a rising edge of WCLK.	
WCLK	Ι	Free-running write clock.	
WE	I	Write enable. Data appearing on DIn will be written into the FIFO on the falling edge of WCLK when WE is high. WE should transition only when WCLK is low.	
XRRST	ł	Synchronous read reset. Resets the read portion of the FIFO. Must be held low during a rising edge of RCLK.	
RCLK	I	Free-running read clock.	
RE	1	Read enable. Data is read from the FIFO on the rising edge of RCLK when RE is high.	
A0	I	Address for determining if the AE or AF flag register is to be written. When A0 = AF flag register is written.	
WR	I	Write control for AE and AF registers. Data appearing on DIn is written into either the AE or AF register on the rising edge of WR.	
DI((nn)-1:0)	Ι	Data into the FIFO and the AE/AF registers.	
DO((yy)-1:0)	0	Data out of the FIFO.	
FF	0	FIFO full flag, active high. Synchronized to WCLK.	
AF	0	FIFO almost full flag, active high. Synchronized to WCLK.	
FE	0	FIFO empty flag, active high. Synchronized to RCLK.	
AE	0	FIFO almost empty flag, active high. Synchronized to RCLK.	

Sample Equivalent Gates¹


Cell Name	Standard Cell
Gen Name	AMI8S(0.8 micron)
MGF0032yyD	470
MGF0064yyD	540
MGF0128yyD	640
MGF0256yyD	740
MGF0512yyD	840
MGF1024yyD	940

Note: 1. Does not include RAM.




Digital Soft Megacells

Read Timing




Write Timing





Digital Soft Megacells

Register Write Timing



Timing Characteristics


Symbol	Characteristic	Referenced to	
T _{RRSU}	read reset set-up	RCLK rising	
T _{RRH}	read reset hold	RCLK rising	
T _{RESU}	read enable set-up	RCLK rising	
T _{REH}	read enable hold	RCLK rising	
T _{PRCDO}	read clock to data out valid	RCLK rising	
T _{PRCFO}	read clock to flag out valid	RCLK rising	
T _{WRSUR}	write reset set-up	WCLK rising	
T _{WRHR}	write reset hold	WCLK rising	
TWRSUF	write reset set-up	WCLK falling	
T _{WRHF}	write reset hold	WCLK falling	
T _{WESU}	write enable set-up	WCLK rising	
T _{WEH}	write enable hold	WCLK falling	
T _{DISU}	data in set-up	WCLK falling	
T _{DIH}	data in hold	WCLK falling	
T _{PWCFO}	write clock to flag out valid	WCLK rising	
T _{XRSU}	either reset set-up	WR rising	
T _{XRH}	either reset hold	WR rising	
TAOSU	A0 set-up	WR rising	
T _{AOH}	A0 hold	WR rising	
T _{XDSU}	data in set-up	WR rising	
T _{XDH}	data in hold	WR rising	



Digital Soft Megacells

Features

- Dual-port RAM architecture for zero fall-through time
- Asynchronous design
- Word width and depth are user definable
- High-performance, Schematic-based megacell
- Uses the ASIC Standard Library for technology independence



LOGIC SYMBOL

Description

The MGFxxxxyyE FIFO (First In, First Out) builds asynchronous FIFOs of various sizes. These FIFOs use a Dual-Port Synchronous Static RAM to allow large FIFO depth without any fall-through time. This FIFO is available in the SDX (1.0 u Standard Cell) and AMI8S (0.8 u Standard Cell) technologies.

The "xxxx" in the name represents the number of words in the FIFO, and must be a power of 2 between five and ten (i.e. 32 minimum to 1024 maximum). The "yy" is the number of bits per word and can be from one to any size needed. For example, a 128 word by 16 bit FIFO would be named MGF012816E.

Data is written into the FIFO on the rising edge of XW, and read on the falling edge of XR. Flags are updated on the rising edge of XW and XR. Flags include XFE, (FIFO empty not) and XFF (FIFO full not).

The MGFxxxxyyE has a general reset, XRS pin, and a retransmit function enabled by the XRT pin. Both pins are active low.

To use the re-transmit function the total number of writes since the last general reset MUST NOT EXCEED the number of words in the FIFO.

As long as this condition is met, pulling XRT low will reset the read counter and all the words written since the general reset may be read.

Contact the factory for information on specific speeds and sizes or to have a FIFO built.

Soft Megacells

This logic synthesizer produces a soft megacell schematic in the ASIC Standard Library and a schematic symbol. The ASIC Standard Library is technology- and processindependent and is available in both Standard Cells and Gate Arrays.



Digital Soft Megacells

Pin Description


SIGNAL	TYPE	SIGNAL DESCRIPTIONS
XRS		Asynchronous reset. Resets FIFO when pulsed low.
XRT	1	Activates re-transmit function when pulsed low.
XW	1	Active low write signal. Data appearing on DIn will be written into the FIFO on the rising edge of XW.
XR		Active low read signal. Data is read from the FIFO on the falling edge of XR.
DI((yy)-1:0)	1	Data input into the FIFO.
DO((yy)-1:0)	0	Data output from the FIFO.
XFF	0	FIFO full flag, active low.
XFE	0	FIFO empty flag, active low.

Sample Equivalent Gates¹

Cell Name	Standard Cell
cen name	AMI8S(0.8 micron)
MGF0032yyE	300
MGF0064yyE	360
MGF0128yyE	430
MGF0256yyE	495
MGF0512yyE	560
MGF1024yyE	630

NOTE: 1. Does not include RAM.


Read Timing






Digital Soft Megacells

Write Timing



Timing Characteristics

Symbol	Characteristic	Referenced to	
T _{RRSUR}	read reset set-up	XR rising	
T _{RRH}	read reset hold	XR rising	
T _{RRSUF}	read reset set-up	XR falling	
T _{RRHF}	read reset hold	XR falling	
T _{PRDO}	read clock to data out valid	XR falling	
T _{PRFO}	read clock to flag out valid	XR rising	
T _{WRSU}	write reset set-up XW rising		
T _{WRH}	write reset hold	XW rising	
T _{DISU}	data in set-up	XW rising	
T _{DIH}	data in hold	XW rising	
T _{PWFO}	write clock to flag out valid	XW rising	






Features

- Two independent ports access the same core array
- Functionally equivalent to AMI's 0.8 micron Dual-Port Synchronous Static RAM
- Read-Modify-Write cycle possible
- · Low standby power when the clocks are stopped
- · Separate input and output ports with full parallel access
- · 3-State outputs interface internal data buses directly
- Precharged design for faster operation with less silicon area

FIGURE 1: LOGIC SYMBOL



Notes: 1. AA0 is the LSB

2. x represents the number of address lines

General Description

This series of 0.6 micron dual-port RAMs operates within a power supply voltage range of 4.5V to 5.5V, and can operate down to 2.5V with reduced performance. Contact the factory for low voltage performance specifications. These dual-port RAMs can be compiled with 3-state or always active outputs. When either clock is high, the corresponding port circuitry is precharged. Read and write operations occur when the corresponding clock is low. Port outputs become valid a short time after the falling

AMI6S 0.6 micron CMOS Standard Cells

edge of the related clock and stay valid until the next falling edge of the related clock. The address lines are latched on the falling edges of the clocks. The clocks are used only to precharge the circuitry and operate the latches; the memory does not need a refresh signal. The clocks and all of the other inputs can be held stable indefinitely with no loss of memory as long as power is supplied to the RAM.

The dual-port RAM consists of two ports, each port having its own CLK, Address, Data, Output, Output enable, and Write/Read control lines. This enables the RAM to have four basic operations: Write A, Read A, Write B, and Read B. Each of these operations can be performed independently of the others. There is no internal address arbitration.

Write A, Write B: If both ports are writing the same address, then unknown data will be written to that address.

Read A, Read B: Ports A and B may read data from different addresses, or both ports may read simultaneously from the same address.

Write A, Read B, or Write B, Read A: If each port is accessing a different address, then uncorrupted data will be read/written for both operations. If both ports are accessing the same address, then the data that is read will be equal to that currently being written if sufficient time has elapsed for a valid write to propagate to the read port. The read will reflect the previous contents of the accessed address if the new data has not yet been written. For further information, consult the timing diagrams.

Within limits specified below, the user has flexibility in specifying the logical size of the RAM, including both word size and the number of address locations. The name of each RAM indicates the logical size and configuration as explained here. The "RAD" in the name indicates a dualport RAM. The "5" is a version number. The "d" variable can be an "A" to indicate always active outputs or an "N" to indicate 3-state outputs with active low enable. The "w" represents the word length in a mod-36 alpha-numeric digit using the integers 1-9 and letters A-Z excluding O, Q, and V. For example, "N" represents a word length of 23 and "P" represents a word length of 24. The "yz" represents a hexadecimal value for the number of address locations divided by 16. For example, "04" represents 64 address locations.



AMI6S 0.6 micron CMOS Standard Cells




FIGURE 2: DUAL PORT STATIC RAM BLOCK DIAGRAM



AMI6S 0.6 micron CMOS Standard Cells

Address and Word Size Ranges

PARAMETER	MINIMUM	MAXIMUM	INCREMENT
Address inputs	5	10	1
Word size (data outputs)	1 bit	32 bits	1 bit
Address locations (words)	32	1024 (1K)	16
Total bits in a core (word size times address locations)	32	32,768 (32K)	

Pin Description and Input Capacitance

SIGNAL	TYPE	32 X 4	1K X 16	SIGNAL DESCRIPTIONS
AAi,BAi		0.07pF	0.07pF	Address inputs
ACLK, BCLK	!	0.10pF	0.15pF	Clock input
AOEN, BOEN	I	0.09pF	0.23pF	3-State output control
AQ, BQ (High-Z)	0	0.07pF	0.07pF	Data outputs
AW/RN, BW/RN	I	0.06pF	0.06pF	Write/read not control
ADIi, BDIi	l	0.12pF	0.12pF	Data inputs

Area Relative to a 2 Input Nand

32 x 4 DPRAM: 1236 1K x 16 DPRAM: 37180

Bolt Syntax

AQ(w-1)... AQ1 AQ0 BQ(w-1)... BQ1 BQ0 .RAD5dwyz AA(x-1)... AA1 AA0 ACLK ADI(w-1)... ADI1 ADI0 AOEN ATST AWRN BA(x-1)... BA1 BA0 BCLK BDI(w-1)... BDI1 BDI0 BOEN BTST BWRN;

Note: AA0 and BA0 are the LSBs for their respective ports.

Power Dissipation:

PARAMETER	32 x 4	1K x 16
Typical Cpd (Equivalent Power Dissipation Capacitance)	27.7pF	262pF
Typical Static IDD Tj=85°C	0.23µA	10.8µA

POWER = (STATIC I_{DD}) (V_{DD}) + $C_{pd} V_{DD}^2 f$



AMI6S 0.6 micron CMOS Standard Cells

AC Characteristics: t(EQL)=tdx + Ktdx * EQL

The data in the following examples are specified at 5.0V, Tj=25°C, and typical process performance parameters. Performance at other operating points may be estimated by use of the Voltage, Process, and Temperature derating curves. Contact the factory to obtain the AC characteristics and input loading for different logical size RAMs.

32 x 4

CHARACTERISTIC	SYMBOL	tdx (ns)	ktdx (ns/EQL)	t(5EQL) (ns)
Min CLK period read	tclkr	8.22	0.05	8.47
Min CLK period write	tclkw	6.81		
Min CLK width high	twch	3.23		
Min CLK width low during read	twclr	3.84		
Max CLK low to Q delay	tpcq	4.99	0.05	5.24
Max OEN to Q delay	toenq	0.96	0.05	1.21
Max OEN to High-Z delay	toenz	0.77		
Min address setup time ²	tasu	0.93		
Min address hold time ²	tah	1.31		
Min W/RN high to valid write ¹	twvw	3.18		
Min data in (DI) stable to valid write ¹	tdvw	3.00		
Min CLK low to valid write ¹	tcvw	3.58		
Min data in (DI) hold time after rising edge of CLK when W/RN is high ¹	tdh	0.94		
Min W/RN hold time after read	twh	0.29		
Min Q hold time	tqh	1.08		
Min test setup time	ttsu	0.93		
Min test hold time	tth	1.31		

Notes: 1. If the W/RN line is high at the same time that the CLK line is low, all three timing terms twvw, tdvw, and tcvw must be met or else invalid data may be written into the RAM. A Read-Modify-Write cycle may be executed by leaving W/RN low until the read is accomplished, then meeting the twvw, tdvw, and tcvw timing terms to accomplish a valid write. The Q outputs will change to the value that is written. After a write, the Data in (DI) pins must be held stable until after W/ RN falls or CLK rises.

 If the timing terms tah and tasu are not met, the potential exists that the data in the RAM will be corrupted. This potential exists not only during the write cycle, but also during the read cycle. If the tah and/or tasu timing is violated, the simulation model will show an invalid read or write, but it will not show corrupted data.



AMI6S 0.6 micron CMOS Standard Cells

1K x 16

CHARACTERISTIC	SYMBOL	tdx (ns)	ktdx (ns/EQL)	t(5EQL) (ns)
Min CLK period read	tclkr	15.38	0.05	15.63
Min CLK period write	tclkw	14.04		
Min CLK width high	twch	6.20		
Min CLK width low during read	twclr	9.17		
Max CLK low to Q delay	tpcq	9.17	0.05	9.42
Max OEN to Q delay	toenq	1.04	0.05	1.29
Max OEN to High-Z delay	toenz	0.82		
Min address setup time ²	tasu	1.41		Walkare
Min address hold time ²	tah	1.59		
Min W/RN high to valid write ¹	twvw	8.09		
Min data in (DI) stable to valid write ¹	tdvw	7.55		
Min CLK low to valid write ¹	tcvw	7.84		
Min data in (DI) hold time after rising edge of CLK when W/RN is high $^{\rm 1}$	tdh	1.34		
Min W/RN hold time after read	twh	0.37		
Min Q hold time	tqh	1.15		
Min test setup time	ttsu	1.41		
Min test hold time	tth	1.59		

Notes: 1. If the W/RN line is high at the same time that the CLK line is low, all three timing terms twvw, tdvw, and tcvw must be met or else invalid data may be written into the RAM. A Read-Modify-Write cycle may be executed by leaving W/RN low until the read is accomplished, then meeting the twvw, tdvw, and tcvw timing terms to accomplish a valid write. The Q outputs will change to the value that is written. After a write, the Data in (DI) pins must be held stable until after W/RN fails or CLK rises.

2. If the timing terms tah and tasu are not met, the potential exists that the data in the RAM will be corrupted. This potential exists not only during the write cycle, but also during the read cycle. If the tah and/or tasu timing is violated, the simulation model will show an invalid read or write, but it will not show corrupted data.

Testing Notes:

Testability of memory elements in IC designs must be considered when designing and simulating the circuits. Providing either direct or multiplexed input and output pins for controlling and observing the memory elements may greatly simplify the testing of the IC and any debugging to the system. For a more detailed description of the testing of memory elements in ICs, refer to the RAM testing application notes.

Shadow Write Test Mode

The shadow write feature (ATST and BTST) was incorporated in the design to detect short circuits that may exist between adjacent A and B port BIT lines. As such, the ATST and BTST circuits were only designed to be used in the test mode.


To test for shorts between adjacent BIT lines, the core cells must be initialized to some known value (0 or 1). The shadow write mode operates by selecting a common address to be placed on both A and B ports, then either ATST or BTST is pulled high (1), thus disabling the row select lines associated with that port. A read operation is then performed by the port whose row select line is not disabled, simultaneous with a write operation that is performed by the other port. A short is detected if the read produces corrupted data. In order to test for all possible shorts that could occur between adjacent BIT lines, both a 0 and a 1 must be written to the address under test (keeping the core value constant).



AMI6S 0.6 micron CMOS Standard Cells


Dual-Port RAM Timing Diagram

Read Cycle (see notes 5 and 6)





AMI6S 0.6 micron CMOS Standard Cells




Dual-Port RAM Timing Diagram



AMI6S 0.6 micron CMOS Standard Cells

Dual-Port RAM Timing Diagram






AMI6S 0.6 micron CMOS Standard Cells


Dual-Port RAM Timing Diagram Read-Modify-Write Cycle (see notes 4, 5, and 6) tpcq twch ACLK tasu tah tqh Old New Data AQi Data twvw AW/RN tdvw tdh ADI




AMI6S 0.6 micron CMOS Standard Cells



Dual-Port RAM Timing Diagram







AMI6S 0.6 micron CMOS Standard Cells

TIMING DIAGRAM NOTES

1. During a write cycle, the data that is written becomes valid at the outputs as soon as the tcvw, tdvw, and twvw timing terms are met. The clock does not have to rise, and the AW/RN signal does not have to fall first.

2. The data hold time in write cycle 1 is referenced to the rising edge of ACLK when AW/RN is held high.

3. The data hold time in write cycle 2 is referenced to the falling edge of AW/RN and is equal to zero.

4. The data hold time in the Read-Modify-Write cycle has to be met only when AW/RN is held high.

5. Note that only the "A" port signals are shown on the timing diagrams. The "B" port functions in a similar manner.

6. ATST and BTST are equal to zero unless they are in the test mode.

7. During the test mode the signal timing for read and write operations is identical to that shown on their respective timing diagrams.

6-12




AMI6S 0.6 micron CMOS Standard Cells

Features

- Self-timed design allows flexibility in clock duty cycle while maintaining fast cycle time
- 10.8 nsec typical cycle time for a 1K x 16 RAM
- · 3-State or always active outputs
- · Low standby power when the clock is stopped
- · Separate input and output ports with full parallel access
- Two aspect ratios for optimization
- Precharged design for faster operation with lower power consumption
- Functionally equivalent to AMI's 0.8 micron Self-Timed Synchronous Static RAM.

FIGURE 1: LOGIC SYMBOL



Note 1: A0 is the LSB

Note 2: x represents the number of address lines

General Description

This series of 0.6 micron standard cell compiled RAMs operates within a power supply voltage range of 4.5V to 5.5V, and can operate with reduced performance at supply voltages as low as 2.5V. These RAMs can be built in two aspect ratios with an option of 3-state or always active outputs. The self-timed feature of these RAMs allows flexibility in the clock duty cycle while maintaining fast cycle times. All timing is relative to the rising edge of the clock input (CLK). When CLK rises, all inputs are latched and the READ or WRITE operation occurs. The RAM will stay in the READ mode and not start precharging until the READ operation is complete, even if CLK falls. The outputs become valid a short time after the rising edge of CLK and stay valid until the next rising edge of CLK. All of the inputs including CLK can be held stable indefinitely with no loss of memory as long as power is supplied to the RAM.

Within limits shown below, the user has flexibility in specifying the logical size of the RAM, including both word size and number of address locations. The name of each RAM indicates the logical size and configuration as explained here. The "RAS" in the name indicates a single port RAM. The "8" or "9" specifies the aspect ratio with version 8 having 3 column address lines and version 9 having 4 column address lines. All logical sizes may not be available in both aspect ratios. The "d" variable in the name can be an "A" to indicate always active outputs or an "N" to indicate 3-state outputs with active low enable. The "w" represents the word length in a mod-36 alpha-numeric digit using the integers 1-9 and the letters A-Z excluding O, Q, and V. For example, "N" indicates a word length of 23 and "P" indicates a word length of 24. The "vz" represents a hexadecimal value for the number of address locations divided by 16. For example, RAS9AG0C is a 192 x 16 single port RAM with 4 column address lines and always active outputs.

Performance data is listed in this data sheet for two example sizes. To obtain performance data or a workstation symbol and model for a specific size, contact your sales representative or the factory.



AMI6S 0.6 micron CMOS Standard Cells




FIGURE 2: RAM BLOCK DIAGRAM



AMI6S 0.6 micron CMOS Standard Cells

Address and Word Size Ranges

PARAMETER	MINIMUM	MAXIMUM	INCREMENT
Address Inputs	5	11	1
Address Locations (Words)	32	2048 (2K)	16
Word Size (Data Outputs)	1 bit	32 bits	1 bit
Total bits in a core (Word size times address locations)	32	65,536 (64K)	

Pin Description and Input Capacitance

SIGNAL	TYPE	32 x 4	1K x 16	SIGNAL DESCRIPTIONS
Ai	Input	0.05pF	0.06pF	Address Inputs
CLK	Input	0.21pF	0.24pF	Clock Input
Di	Input	0.08pF	0.08pF	Data Inputs
OEN	Input	0.17pF	0.31pF	3-State Output Control
WRT	Input	0.06pF	0.06pF	Write Control
Q (High-Z)	Output	0.10pF	0.10pF	Data Outputs

Area relative to a 2 Input Nand

32 x 4: 713 1K x 16: 18337

Bolt Syntax

Q (w-1) ... Q1 Q0 .RAS8dwyz A(x-1) ... A1 A0 CLK DI(w-1) ... D11 D10 OEN WRT; Note: A0 is the LSB

Power Dissipation

PARAMETER	32 x 4	1K x 16
Typical C _{pd} (Equivalent Power Dissipation Capacitance)	19.0pF	131pF
Typical Static I _{DD} Tj=85°C	0.21µA	5.5μΑ

 $POWER = (STATIC I_{DD}) (V_{DD}) + C_{pd} V_{DD}^{2} f$

Testing Notes

Testability of memory elements in IC designs must be considered when designing and simulating the circuits. Providing either direct or multiplexed input and output pins for controlling and observing the memory elements may greatly simplify the testing of the IC and any debugging to the system. The minimum pattern used to test a RAM should write and read both a zero and a one to every core bit. In addition, a variable pattern should be used to test for address decode faults and write disturb problems by writing the entire memory then reading it all back. One example of a variable pattern for these tests is to write the address value to each location. There are many methodologies for testing RAMs that have test time versus fault coverage trade-off. For more information on testing RAMs, refer to the AMI Application Note titled "Testing RAM Elements in IC Designs."



AMI6S 0.6 micron CMOS Standard Cells

AC Characteristics: t(EQL) = tdx + Ktdx * EQL

The data in the following examples are specified at 5.0V, $Tj = 25^{\circ}C$, and typical process performance parameters. Performance at other operating points may be estimated by use of the Voltage, Process, and Temperature derating curves. Contact the factory to obtain the AC characteristics and input capacitance for different logical sizes of RAMs.

32 x 4

CHARACTERISTIC	SYMBOL	tdx (ns)	Ktdx (ns/EQL)	t(5EQL) (ns)
Min CLK High to CLK High Cycle Time	tcyc	6.32		
Min CLK Width Low	twcl	2.65		
Min CLK Width High During Read	twchr	1.62		
Min CLK Width High During Write	twchw	1.45		
Min Address Setup Before CLK Rises*	tasu	2.62		-
Min Address Hold After CLK Rises*	tah	0.0		
Min WRT Setup Before CLK Rises*	twsu	2.25		
Min WRT Hold After CLK Rises*	twh	0.0		
Min Data In Setup Before CLK Rises*	tdsu	1.57		
Min Data In Hold After CLK Rises*	tdh	0.0		
Min Q Hold After CLK Rises	tqh	1.52		
Max CLK Rise to Q Valid	tpcq	3.69	0.03	3.84
Max OEN Rise to Q High Impedance	toenz	0.51		
Max OEN Fall to Q Valid	toenq	0.65	0.03	0.70

*AMI can reduce the Address, WRT, and/or Data In setup times at the expense of longer corresponding hold times. Contact the factory if you need a RAM with shorter setup times. If the timing terms tah and tasu are not met, the potential exists that the data in the RAM will be corrupted. This potential exists not only during the write cycle, but also during a read cycle. If the tah and/or tasu timing is violated, the simulation model will show an invalid read or write, but it will not show corrupted data.




AMI6S 0.6 micron CMOS Standard Cells

1K x 16

CHARACTERISTIC	SYMBOL.	tdx (ns)	Ktdx (ns/EQL)	t(5EQL) (ns)
Min CLK High to CLK High Cycle Time	tcyc	10.8		
Min CLK Width Low	twcl	4.19		
Min CLK Width High During Read	twchr	1.84		
Min CLK Width High During Write	twchw	2.43		
Min Address Setup Before CLK Rises*	tasu	2.99		
Min Address Hold After CLK Rises*	tah	0.02		
Min WRT Setup Before CLK Rises*	twsu	2.25		
Min WRT Hold After CLK Rises*	twh	0.0		
Min Data In Setup Before CLK Rises*	tdsu	1.26		
Min Data In Hold After CLK Rises*	tdh	0.0		
Min Q Hold After CLK Rises	tqh	2.10		
Max CLK Rise to Q Valid	tpcq	6.52	0.04	6.72
Max OEN Rise to Q High Impedance	toenz	0.69		
Max OEN Fall to Q Valid	toenq	0.81	0.04	1.01


*AMI can reduce the Address, WRT, and/or Data In setup times at the expense of longer corresponding hold times. Contact the factory if you need a RAM with shorter setup times. If the timing terms tah and tasu are not met, the potential exists that the data in the RAM will be corrupted. This potential exists not only during the write cycle, but also during a read cycle. If the tah and/or tasu timing is violated, the simulation model will show an invalid read or write, but it will not show corrupted data.

3-State Control Timing






AMI6S 0.6 micron CMOS Standard Cells





AMI6S 0.6 micron CMOS Standard Cells




6-20



AMI6S 0.6 micron CMOS Standard Cells

Features

- · Asynchronous design for ease of use
- 11.4 nsec typical cycle time for a 1K x 16 RAM
- 3-State or always active outputs
- · Separate input and output ports with full parallel access
- · Two aspect ratios for optimization
- Single column per bit aspect ratio (RASDdwyz) for small memory applications with low power consumption
- Functionally equivalent to AMI's 0.8 micron low-power asynchronous RAM



Notes: 1. A0 is the LSB.

2. x represents the number of address lines.

General Description

This series of 0.6 micron asynchronous static RAMs can be compiled into over 3500 different logical sizes via AMI'S proprietary automatic cell compiler system, ACCOLADE. The ACCOLADE system ensures you receive the most efficient RAM and accurate timing model for your specific size of memory by: calculating optimum transistor sizes for your specific size of RAM; compacting the layout; calculating power consumption; and simulating to get the AC characteristics for each memory compiled. These RAMs can be built in two aspect ratios with an option of 3-state or always active outputs. These RAMs have fully asynchronous and static operation. All inputs can be held stable with no loss of memory as long as power is supplied to the RAM. Operation is characterized for a power supply voltage range of 4.5V to 5.5V only.


Within limits shown below, the user has flexibility in specifying the logical size of the RAM, including both word size and number of address locations. The name of each RAM indicates the logical size and configuration as explained here. The "RAS" in the name indicates a single port RAM. The "D" or "E" specifies the aspect ratio with version D having no column address lines and version E having 3 column address lines. All logical sizes may not be available in both aspect ratios. The "d" variable in the name can be an "A" to indicate always active outputs or an "N" to indicate 3-state outputs with active low enable. The "w" represents the word length in a mod-36 alpha-numeric digit using the integers 1-9 and the letters A-Z excluding O, Q, and V. For example, "N" indicates a word length of 23 and "P" indicates a word length of 24. The "yz" represents a hexadecimal value for the number of address locations divided by 2 for RASDdwyz RAMs or divided by 16 for RASEdwyz RAMs. For example, RASEAGOC is a 192 x 16 single port RAM with 3 column address lines and always active outputs.

Performance data is listed in this data sheet for two example sizes. To obtain performance data or a workstation symbol and model for a specific size, contact your sales representative or the factory.



AMI6S 0.6 micron CMOS Standard Cells

FIGURE 3: RASEdwyz BLOCK DIAGRAM





AMI6S 0.6 micron CMOS Standard Cells

Address and Word Size Ranges

PARAMETER	MINIMUM	MAXIMUM	INCREMENT
Address inputs	1	10	1
Address locations RASDdwyz (words)	2	128	2
Address locations RASEdwyz (words)	32	1024	16
Word size (data outputs)	1-bit	32-bits	1-bit
Total bits in a core (word size times address locations)	2	32,768 (32K)	

Pin Description and Input Capacitance

SIGNAL	ΤΥΡΕ	32 x 4	1K x 16	SIGNAL DESCRIPTIONS
Ai	Input	0.05pF	0.25pF	Address inputs
Dli	Input	0.12pF	0.12pF	Data inputs
OEN	Input	0.05pF	0.05pF	3-State output control
WRTN	Input	0.05pF	0.05pF	Write control
Q (High-Z)	Output	0.09pF	0.09pF	Data outputs

Area relative to a 2-Input Nand

32 x 4: 637 1K x 16: 20730

Bolt Syntax

Q (w-1) ... Q1 Q0 .RASDdwyz A(x-1) ... A1 A0 DI(w-1) ... D11 DI0 OEN WRTN; Note: A0 is the LSB.

Power Dissipation

PARAMETER	32 x 4	1K x 16
Typical C _{pd} (Equivalent Power Dissipation Capacitance)	4.3 pF	51 pF
Typical Static I_{DD} (T _J = 85°C)	0.07µA	6.53µA

POWER = (STATIC I_{DD}) (V_{DD}) + $C_{pd} V_{DD}^2 f$

Testing Notes

Testability of memory elements in IC designs must be considered when designing and simulating the circuits. Providing either direct or multiplexed input and output pins for controlling and observing the memory elements may greatly simplify the testing of the IC and any debugging to the system. The minimum pattern used to test a RAM should write and read both a zero and a one to every core bit. In addition, a variable pattern should be used to test for address decode faults and write disturb problems by writing the entire memory then reading it all back. One example of a variable pattern for these tests is to write the address value to each location. There are many methodologies for testing RAMs that have test time versus fault coverage trade-off. For more information on testing RAMs, refer to the AMI Application Note titled "Testing RAM Elements in IC Designs."



AMI6S 0.6 micron CMOS Standard Cells

AC Characteristics: t(EQL) = tdx + Ktdx * EQL

The data in the following examples are specified at 5.0V, $T_J = 25^{\circ}C$, and typical process performance parameters. Performance at other operating points may be estimated by use of the voltage, process, and temperature derating curves. These RAMs are characterized for operation over a power supply range of 4.5V to 5.5V only. Contact the factory to obtain the AC characteristics and input capacitance for different logical sizes.

32 x 4


CHARACTERISTIC	SYMBOL	tdx (ns)	Ktdx (ns/EQL)	t(5EQL) (ns)
Max address stable to Q valid	tacc	10.6	0.046	10.83
Min write cycle time	tcycw	13.2		
Min read cycle time	tcycr	6.61		
Min Q hold after address change	tqh	7.12		
Max OEN fall to Q valid	toenq	1.69	0.046	1.92
Max OEN rise to Q high impedance	toenz	2.00		
Min address setup before WRTN rises	tasu	2.20		
Min address hold after WRTN falls	tah	1.64		
Min WRTN low pulse width	twWRTNI	9.31		
Min data in stable before WRTN falls	tdsu	0.0		
Min data in hold after WRTN falls	tdh	4.04		
Max WRTN fall to Q equals data in	twfqv	4.02	0.046	4.25
Max data in stable to Q equals data in	tdvqv	1.54	0.046	1.77
WRTN fall to Q unknown	twfqx	3.40		



AMI6S 0.6 micron CMOS Standard Cells


1K x 16

CHARACTERISTIC	SYMBOL	tdx (ns)	Ktdx (ns/EQL)	t(5EQL) (ns)
Max address stable to Q valid	tacc	12.9	0.049	13.15
Min write cycle time	tcycw	11.4		
Min read cycle time	tcycr	11.0		
Min Q hold after address change	tqh	6.37		
Max OEN fall to Q valid	toenq	1.38	0.049	1.63
Max OEN rise to Q high impedance	toenz	1.60		
Min address setup before WRTN rises	tasu	1.06		
Min address hold after WRTN falls	tah	2.74		
Min WRTN low pulse width	twWRTNI	7.63		
Min data in stable before WRTN falls	tdsu	0.0		
Min data in hold after WRTN falls	tdh	3.70		
Max WRTN rise to Q equals data in	twfqv	6.17	0.049	6.42
Max data in stable to Q equals data in	tdvqv	2.61	0.049	2.86
WRTN rise to Q unknown	twfqx	4.56		





AMI6S 0.6 micron CMOS Standard Cells



NOTE: After writing data to an address, the WRTN has to return high before the next write cycle.



RO4cwxyz, RO6cwxyz Synchronous ROM

AMI6S 0.6 micron CMOS Standard Cells

Features

- · Low standby power when chip select is stopped
- Buffered or 3-state outputs, 3-state outputs are active low enable
- Precharged design for faster operation with less silicon area
- · Functionally equivalent to AMI's 0.8 micron ROM

represents a word-length of 24. The "xyz" represents a hexadecimal value for the number of address locations divided by 16. For example, "00C" represents 192 address locations. The columns are represented because the ROM can be built using different aspect ratios, i.e. rows vs. columns.

Performance data is listed below for an example size. To obtain data and a workstation installation (symbol and simulation model) for a particular size, contact the factory.





FIGURE 1: LOGIC SYMBOL

General Description

This series of 0.6 micron ROMs operates within a power supply voltage range of 4.5V to 5.5V and can operate down to 2.5V with lower performance. The RO4 series has always active outputs. The RO6 series has 3-state outputs with active low Output Enable Not (OEN). The circuit is precharged when the chip select (CS) line is low. The read operation occurs when CS is high. The outputs become valid a short time after the rising edge of CS and stay valid until the next rising edge of CS.

Within the limits specified below, the user has flexibility in specifying the logical size of the ROM, including both word size and number of address locations. Within the name as shown above, the "cwxyz" represents a five character sequence assigned to each ROM configuration which uniquely identifies that particular configuration. The "c" represents the number of column address lines, which is limited to three, four, or five. The "w" represents the word length in a mod-36 alpha-numeric digit using the integers 1-9 and the letters A-Z excluding O, Q, and V. For example, "N" represents a word-length of 23 and "P"



*For RO4 series, OEN input is removed and output driver is never High-Z. *For RO6 series, as shown.

RO4cwxyz, RO6cwxyz Synchronous ROM



AMI6S 0.6 micron CMOS Standard Cells

Address and Word Size Ranges

PARAMETER	MINIMUM	MAXIMUM	INCREMENT
Address inputs	6	14	1
Word size (data outputs)	1-bit	32-bits	1-bit
Address locations	64	16,384 (16K)	64
Total bits in a core (word size times address locations)	64	524,288 (512K)	

Pin Description and Input Capacitance

SIGNAL	TYPE	256 X 16	SIGNAL DESCRIPTIONS
Ai	1	0.05pF	Address inputs
CS	l	0.33pF	Chip select
OEN	I	0.24pF	3-State output control
Q (High-Z)	0	0.12pF	Data outputs

AC Characteristics for 256 x 16

CHARACTERISTIC	SYMBOL	tdx (ns)	ktdx (ns/EQL)	t(5EQL) (ns)
Max CS to Q delay	tpcsq	4.77	0.04	4.97
Max OEN to Q delay	tpoenq	0.68	0.04	0.88
Max OEN to High-Z delay	tpoenz	1.08		
Min address setup time	tasu	1.59		
Min address hold time	tah	0.12		
Min CS width low	twcsl	2.91		
Min CS width high	twcsh	4.77		
Min Q hold time	tqh	1.02		

Power Dissipation:

PARAMETER	256 x 16	
Typical Cpd (Equivalent Power Dissipation Capacitance)	39.4pF	
Typical Static I_{DD} (T _J = 85°C)	0.456µA	

Area Relative to a 2-Input Nand- 256 x 16 ROM: 1056

Bolt Syntax:

Q(w-1)... Q1 Q0.RO4cwxyz Ai... A1 A0 CS;

Q(w-1)... Q1 Q0.RO6cwxyz Ai... A1 A0 CS OEN;


Notes: 1. A0 is the LSB.

- 2. POWER = (STATIC I_{DD}) (V_{DD}) + $C_{pd} V_{DD}^2 f$
- 3. AC characteristics: t(EQL) = tdx + Ktdx * EQL
- 4. Testability of memory elements must be considered when designing and simulating the circuits. Providing either direct or multiplexed input and output pins for controlling and observing the memory elements may greatly simplify the testing of the IC and any debugging to the system. For a more detailed description of the testing of memory elements in ICs refer to the ROM testing application notes.
- 5. The data in the example above is specified at 5.0V, T_J = 25°C, and typical process parameters. Performance at all other operating points may be estimated by use of the voltage, process, and temperature derating curves. Contact the factory to obtain the AC characteristics and input capacitance for different logical sizes of ROMs.



RO4cwxyz, RO6cwxyz Synchronous ROM


AMI6S 0.6 micron CMOS Standard Cells



*High-Z = High impedance Q output.

**For RO4 series, OEN is not applicable and the Q((w-1):0) is never High-Z. For RO6 series, as shown.

1111 Commission and a state of the second stat .



The Televisian Constant and Advances and Advances



Terms Of Sale

AMI6S 0.6 micron CMOS Standard Cells

1. ACCEPTANCE:

THE TERMS OF SALE CONTAINED HEREIN APPLY TO ALL QUOTATIONS MADE AND PURCHASE ORDERS ENTERED INTO BY THE SELLER. SOME OF THE TERMS SET OUT HERE MAY DIFFER FROM THOSE IN BUYER'S PURCHASE ORDER AND SOME MAY BE NEW. THIS ACCEPTANCE IS CONDITIONAL ON BUYER'S ASSENT TO THE TERMS SET OUT HERE IN LIEU OF THOSE IN BUYER'S PURCHASE ORDER. SELLER'S FAILURE TO OBJECT TO PROVISIONS CONTAINED IN ANY COMMUNICATION FROM BUYER'S ASSENT TO THE TERMS CONTAINED HERE IN LIEU OF THOSE IN BUYER'S PURCHASE ORDER. SELLER'S FAILURE TO OBJECT TO PROVISIONS CONTAINED IN ANY COMMUNICATION FROM BUYER'S SHALL NOT BE DEEMED A WAIVER OF THE PROVISIONS OF THIS ACCEPTANCE. ANY CHANGES IN THE TERMS CONTAINED HEREIN MUST SPECIFICALLY BE AGREED TO IN WRITING BY AN OFFICER OF THE SELLER BEFORE BECOMING BINDING ON EITHER THE SELLER OR THE BUYER. All orders or contracts must be approved and accepted by the Seller at its home office. These terms shall be applicable whether or not they are attached to or enclosed with the products to be sold or sold hereunder. Prices for the items called for hereby are not subject to audit.

2. PAYMENT:

(a) Unless otherwise agreed, all invoices are due and payable thirty (30) days from date of invoice. No discounts are authorized. Shipments, deliveries, and performance of work shall at all times be subject to the approval of the Seller's credit department and the Seller may at any time decline to make any shipments or deliveries or perform any work except upon receipt of payment or upon terms and conditions or security satisfactory to such department.

(b) If, in the judgment of the Seller, the financial condition of the Buyer at any time does not justify continuation of production or shipment on the terms of payment originally specified, the Seller may require full or partial payment in advance and, in the event of the bankruptcy or insolvency of the Buyer or in the event any proceeding is brought by or against the Buyer under the bankruptcy or insolvency laws, the Seller shall be entitled to cancel any order then outstanding and shall receive reimbursement for its cancellation charges.

(c) Each shipment shall be considered a separate and independent transaction, and payment therefore shall be made accordingly. If shipments are delayed by the Buyer, payments shall become due on the date when the Seller is prepared to make shipment. If the work covered by the purchase order is delayed by the Buyer, payments shall be made based on the purchase price and the percentage of completion. Products held for the Buyer shall be at the risk and expense of the Buyer.

3. TAXES:

Unless otherwise provided herein, the amount of any present or future sales, revenue, excise or other taxes, fees, or other charges of any nature, imposed by any public authority (national, state, local or other) applicable to the products covered by this order, or the manufacture or sale thereof, shall be added to the purchase price and shall be paid by the Buyer, or in lieu thereof, the Buyer shall provide the Seller with a tax exemption certificate acceptable to the taxing authority.

4. F.O.B. POINT:

All sales are made F.O.B. point of shipment. Seller's title passes to Buyer, and Seller's liability as to delivery ceases upon making delivery of material purchased hereunder to carrier at shipping point, the carrier acting as Buyer's agent. All claims for damages must be filed with the carrier. Shipments will normally be made by Parcel Post, United Parcel Service (UPS), Air Express, or Air Freight. Unless specific instructions from Buyer specify which of the foregoing methods of shipment is to be used, the Seller will exercise his own discretion.

5. DELIVERY:

Shipping dates are approximate and are based upon prompt receipt from Buyer of all necessary information. In no event will Seller be liable for any re-procurement costs, nor for delay or non-delivery, due to causes beyond its reasonable control including, but not limited to, acts of God, acts of civil or military authority, priorities, fires, strikes, lockouts, slow-downs, shortages, factory or labor conditions, yield problems, and inability due to causes beyond the Seller's reasonable control to obtain necessary labor, materials, or manufacturing facilities. In the event of any such delay, the date of delivery shall, at the request of the Seller, be deferred for a period equal to the time lost by reasons of the delay. In the event Seller's production is curtailed for any of the above reasons so that Seller cannot deliver the full amount released hereunder, Seller may allocate production deliveries among its various customers then under contract for similar goods. The allocation will be made in a commercially fair and reasonable manner. When allocation has been made, Buyer will be notified of the estimated quota made available.

6. PATENTS:

The Buyer shall hold the Seller harmless against any expense or loss resulting from infringement of patents, trademarks, or unfair competition arising from compliance with Buyer's designs, specifications, or instructions. The sale of products by the Seller does not convey any license, by implication, estoppel, or otherwise, under patent claims covering combinations of said products with other devices or elements.

Except as otherwise provided in the preceding paragraph, the Seller shall defend any suit or proceeding brought against the Buyer, so far as based on a claim that any product, or any part thereof, furnished under this contract constitutes an infringement of any patent of the United States, if notified promptly in writing and given authority, information, and assistance (at the Seller's expense) for defense of same, and the Seller shall pay all damages and costs awarded therein against the Buyer. In case said product, or any part thereof, is, in such suit, held to constitute infringement of patent, and the use of said product is enjoined, the Seller shall, at its own expense, either procure for the Buyer the right to continue using said product or part, replace same with non-infringing product, modify it so it becomes non-infringing, or remove said product and refund the purchase price and the transportation and installation costs thereof. In no event shall Seller's total liability to the Buyer under or as a result of compliance with the provisions of this paragraph exceed the aggregate sum paid by the Buyer for the allegedly infringing product. The foregoing states the entire liability of the Seller for patent infringement by the said products or any part thereof. THIS PROVISION IS STATED IN LIEU OF ANY OTHER EXPRESSED, IMPLIED, OR STATUTORY WARRANTY AGAINST INFRINGEMENT AND SHALL BE THE SOLE AND EXCLUSIVE REMEDY FOR PATENT INFRINGEMENT OF ANY KIND.

7. INSPECTION:

Unless otherwise specified and agreed upon, the material to be furnished under this order shall be subject to the Seller's standard inspection at the place of manufacture. If it has been agreed upon and specified in this order that Buyer is to inspect or provide for inspection at the place of manufacture, such inspection shall be so conducted as to not interfere unreasonably with Seller's operations, and consequent approval or rejection shall be made before shipment of the material. Notwithstanding the foregoing, if, upon receipt of such material by Buyer, the same shall appear not to conform to the contract, the Buyer shall immediately notify the Seller of such conditions and afford the Seller a reasonable opportunity to inspect the material. No material shall be returned without Seller's consent. Seller's Return Material Authorization form must accompany such returned material.

8. LIMITED WARRANTY:

The Seller warrants that the products to be delivered under this purchase order will be free from defects in material and workmanship under normal use and service. Seller's obligations under this Warranty are limited to replacing or repairing or giving credit for, at its option, at its factory, any of said products which shall, within one (1) year after shipment, be returned to the Seller's factory of origin, transportation charges prepaid, and which are, after examination, disclosed to the Seller's satisfaction to be thus defective. THIS WARRANTY IS EXPRESSED IN LIEU OF ALL OTHER WARRANTIES, EXPRESS, STATUTORY, OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, AND OF ALL OTHER OBLIGATIONS OR LIABILITIES ON THE SELLER'S PART, AND IT NEITHER ASSUMES NOR AUTHORIZES ANY OTHER PERSON TO ASSUME FOR THE SELLER ANY OTHER LIABILITIES IN CONNECTION WITH THE SALE OF THE SAID ARTICLES. This Warranty shall not apply to any of such products which shall have been repaired or altered, except by the Seller, or which shall have been subjected to misuse, negligence, accident, or improper storage. The aforementioned provisions do not extend the original warranty period of any product which has either been repaired or replaced by Seller.

It is understood that if this order calls for the delivery of semiconductor devices which are not finished and fully encapsulated, then no warranty, statutory, express or implied, including the implied warranty of merchantability and fitness for a particular purpose, shall apply. All such devices are sold as is where is.



AMI6S 0.6 micron CMOS Standard Cells

9. PRODUCTS NOT WARRANTED BY SELLER:

The second paragraph of Paragraph 6, Patents, and Paragraph 8, Limited Warranty, above apply only to integrated circuits of Seller's own manufacture. IN THE CASE OF PRODUCTS OTHER THAN INTEGRATED CIRCUITS OF SELLER'S OWN MANUFACTURE, SELLER MAKES NO WARRANTIES, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY, FREEDOM FROM PATENT INFRINGEMENT AND FITNESS FOR A PARTICULAR PURPOSE. Such products may be warranted by the original manufacturer of such products. For further information regarding the possible warranty of such products, contact Seller.

10. PRICE ADJUSTMENTS:

Seller's unit prices are based on certain material costs. These materials include, among other things, gold, packages and silicon. Adjustments shall be as follows:

(a) Gold. The price at the time of shipment shall be adjusted for increases in the cost of gold in accordance with Seller's current Gold Price Adjustment List. This adjustment will be shown as a separate line item on each invoice.

(b) Other Materials. In the event of significant increases in the cost of other materials, Seller reserves the right to renegotiate the unit prices. If the parties cannot agree on such increase, then neither party shall have any further obligations with regard to the delivery or purchase of any units not then scheduled for production.

11. VARIATION IN QUANTITY:

If this order calls for a product not listed in Seller's current catalog, or for a product which is specially programmed for Buyer, it is agreed that Seller may ship a quantity which is five percent (5%) more or less than the ordered quantity and that such quantity shipped will be accepted and paid for in full satisfaction of each party's obligation hereunder for the quantity order.

12. CONSEQUENTIAL DAMAGES:

In no event shall Seller be liable for special, incidental or consequential damages.

13. GENERAL:

(a) The validity, performance and construction of these terms and all sales hereunder shall be governed by the laws of the State of California.

(b) The Seller represents that with respect to the production of articles and/ or performance of the services covered by this order it will fully comply with all requirements of the Fair Labor Standards Act of 1938, as amended, Williams-Steiger Occupational Safety and Health Act of 1970, Section 202 of Executive Order 11246, as amended and where applicable, and other affirmative action requirements made applicable to this order by federal statute, rule or regulation.

(c) The Buyer may not unilaterally make changes in the drawings, designs or specifications for the items to be furnished hereunder without Seller's prior consent.

(d) Except to the extent provided in Paragraph 14, below, this order is not subject to cancellation or termination for convenience.

(e) If Buyer is in breach of its obligations under this order, Buyer shall remain liable for all unpaid charges and sums due to Seller and will reimburse Seller for all damages suffered or incurred by Seller as a result of Buyer's breach. The remedies provided herein shall be in addition to all other legal means and remedies available to Seller.

(f) Buyer acknowledges that all or part of the products purchased hereunder may be manufactured and/or assembled at any of Seller's facilities domestic or foreign.

(g) Unless otherwise agreed in a writing signed by both Buyer and Seller, Seller shall retain title to and possession of all tooling of any kind (including but not limited to masks and pattern generator tapes) used in the production of products furnished hereunder.

(h) Buyer, by accepting these products, certifies that he will not export or reexport the products furnished hereunder unless he complies fully with all laws and regulations of the United States relating to such export or re-export, including but not limited to the Export Administration Act of 1979 and the Export Administration Regulations of the U.S. Department of Commerce. (i) Seller shall own all copyrights in or relating to each product developed by Seller whether or not such product is developed under contract with a third party.

(j) The design, development or manufacture by Seller of product for a specific customer shall not be deemed to produce a work made for hire and shall not give to the customer any copyright interest in the product or any interest in all or any portion of the mask works relating to the product. In addition, all such rights shall remain the property of Seller. Seller shall retain all rights in mask work on any circuit designed using Seller's standard cell library and Seller shall retain all rights in mask work to the non-personalized portion of any gate array developed for Buyer.

(k) Engineering work performed by Seller of any kind, including but not limited to, development of test programs, shall only be on a best efforts basis.

14. GOVERNMENT CONTRACT PROVISIONS:

If Buyer's original purchase order indicates by contract number that it is placed under a government contract, only the following provisions of the current Federal Acquisition Regulations are applicable, in accordance with the terms thereof, with an appropriate substitution of parties, as the case may be – i.e., "Contracting Officer" shall mean "Buyer," "Contractor" shall mean "Seller," and the term "Contract" shall mean this order:

52.202-1 Definitions; 52.232-11 Extras; 52.212-9 Variation in Quantity; 52.232-23 Assignment of Claims; 52.228-2 Additional Bond Security; 52.224-11 Certain Communist Areas; 52.222-4 Contract Work Hours and Safety Standards Act-Overtime Compensation; 52.222-20 Walsh-Healey Public Contracts Act, if this Order exceeds \$10,000; 52.222-26 Equal Opportunity; 52.203-1 Officials Not to Benefit; 52.203-5 Covenant Against Contingent Fees; 52.249-1 Termination for Convenience of the Government if this Order does not exceed \$500,000 (only to the extent that Buyer's contract is terminated for the convenience of the government); 52.246-1 Contractor Inspection Requirements; 52.247-1 Commercial Bills of Lading; 52.222-36 Affirmative Action Viet Nam Veterans if this Order exceeds \$10,000; 52.222-36 Affirmative Action Handicapped Workers, if this Order exceeds \$2,500; 52.222-1 Notice to the Government of Labor Disputes; 52.215-1 Examination of Records by Comptroller General; 52.220-3 Utilization of Labor Surplus Area Subcontracting Concerns.



Domestic Sales Representatives

Current as of October 14, 1996

Alabama

STG (Southeast Technical Group, Inc.) 101 Washington Street Suite 6 Huntsville, AL 35801 (205) 534-2376 (205) 534-2384 (FAX)

Arizona

Thom Luke Sales, Inc. 9700 North 91st Street Suite A-200 Scottsdale, AZ 85258 (602) 451-5400 (602) 451-0172 (FAX)

California

Centaur Corporation 17802 Skypark Circle Suite 100 & 101 Irvine, CA 92714 (714) 261-2123 (714) 261-2905 (FAX)

26635 W. Agoura Rd. Suite 100 & 101 Calabasas, CA 91302 (818) 878-5800 (818) 878-5818 (FAX)

3914 Murphy Canyon Road Suite A125 San Diego, CA 92123 (619) 278-4950 (619) 278-0649 (FAX)

I²Associates

9198 Greenback Ln. Suite 214 Orangevale, CA 95662 (916) 989-0843 (916) 989-2841 (FAX)

1² Incorporated

3255-1 Scott Blvd., Suite 102 Santa Clara, CA 95054 (408) 988-3400 (408) 988-2079 (FAX)

Colorado

Thom Luke Sales, Inc. Colorado Division 9000 E. Nichols Ave. Suite 240 Englewood, CO 80112 (303) 649-9717 (303) 649-9719 (FAX)

Connecticut

Datcom Inc. One Evergreen Avenue Hamden, CT 06518 (203) 288-7005 (203) 281-4233 (FAX)

Florida

Micro Concepts, Inc. 111 W. Magnolia Ave. Suite 203 Longwood, FL 32750 (407) 830-8889 (407) 834-0649 (FAX)

2300 Palm Beach Lake Blvd. Suite 308-E West Palm Beach, FL 33409 (561) 686-5084 (561) 686-0562 (FAX)

Georgia

STG (Southeast Technical Group, Inc.) 3500 Parkway Lane Suite 420 Norcross, GA 30092 (404) 416-6336 (404) 416-6433 (FAX)

ldaho

First Source of Idaho, Inc. 10451 W. Garverdale Court, #209 Boise, ID 83704 (208) 378-4680 (208) 323-9386 (FAX)

Illinois

Microtex, Inc. 1870 N. Roselle Rd. Suite 107 Schaumburg, IL 60195 (847) 885-8200 (847) 885-8210 (FAX)

Indiana

Skyline Sales & Associates, Inc.

103 3rd Southwest Ave. Suite 203 Carmel, IN 46032 (317) 587-1320 (317) 587-1322 (FAX)

511 Airport N. Office Park Fort Wayne, IN 46825 (219) 489-4992 (219) 489-6194 (FAX)

lowa

C. H. Horn & Associates 4403 First Ave., S.E. Suite 411 Cedar Rapids, IA 52402 (319) 393-8703 (319) 393-7224 (FAX)

Kansas

Midtec Associates, Inc. 11900 West 87th St. Parkway Suite 220 Lenexa, KS 66215 (913) 541-0505 (913) 541-1179 (FAX)

Kentucky

Skyline Sales & Associates, Inc.

845 Lane Allen Road Suite 13 Lexington, KY 40504 (606) 276-5061 (606) 276-5142 (FAX)

Maryland

S. J. Chesapeake 9525 Hallhurst Rd.

Baltimore, MD 21236 (410) 256-0090 (410) 256-0095 (FAX)

Massachusetts

ATS-Advanced Tech Sales Park Place West Suite 102 348 Park Street North Reading, MA 01864 (508) 664-0888 (508) 664-5503 (FAX)

Michigan

Skyline Sales & Associates, Inc. 19137 Surrey Lane Northville, MI 48167 (810) 449-1437 (810) 449-1438 (FAX)

Minnesota

Vector Design Technology 3101 Old Hiway 8, Suite 202 Roseville, MN 55113 (612) 631-1334 (612) 631-1329 (FAX)

Missouri

Midtec Associates, Inc. 55 Westport Plaza, Suite 614 St. Louis, MO 63146 (314) 275-8666 (314) 275-8859 (FAX)

Domestic Sales Representatives



New Jersey

S. J. Mid-Atlantic, Inc. 131-D Gaither Drive Mount Laurel, NJ 08054 (609) 866-1234 (609) 866-8627 (FAX)

New York

L-MAR Associates, Inc. 440 Perington Hills Office Park Fairport, NY 14450 (716) 425-9100 (716) 425-9120 (FAX)

S-J Metro

265 Sunrise Highway Rockville Centre, NY 11570 (516) 536-4242 (516) 536-9638 (FAX)

North Carolina

STG (Southeast Technical Group, Inc.) 1650 Green Farm Road

Huntersville, NC 28078 (704) 896-3121 (704) 892-3931 (FAX)

725 Royal Anne Lane, Suite 303 Raleigh, NC 27615 (919) 847-6995 (919) 847-6035 (FAX)

700 N. Arendell Ave. Zebulon, NC 27597 (919) 269-5589 (919) 269-5670 (FAX)

Ohio

Great Lakes Group, Inc. 7760 Olentangy River Road Suite 119 Columbus, OH 43235-1374 (614) 885-6700 (614) 885-6701 (FAX)

33610 Solon Road Suite 5 Solon, OH 44139 (216) 349-2700 (216) 349-2701 (FAX)

Oregon

Quad Rep, Inc. 17020 SW Upper Boones Ferry Rd, #202 Portland, OR 97224 (503) 620-8320 (503) 639-4023 (FAX)

Texas

OM Associates, Inc. 9020 | Capital of Texas Hwy. Suite 335 Austin, TX 78759 (512) 794-9971 (512) 794-9987 (FAX)

20405 S.H. 249, Suite 170 Houston, TX 77070 (713) 376-6400 (713) 376-6490 (FAX)

690 West Campbell Road Suite 150 Richardson, TX 75080 (972) 690-6746 (972) 690-8721 (FAX)

Utah

First Source of Utah 8341 South 700 East Sandy, UT 84070 (801) 561-1999 (801) 561-4525 (FAX)

Thom Luke Sales, Inc.

2081 Pinnacle Terrace Way #301 Salt Lake City, UT 84121 (801) 947-7631 (801) 947-7632 (FAX)

Virginia

S. J. Chesapeake 900 S. Washington St. Suite 307 Falls Church, Virginia 22046 (703) 533-2233 (703) 533-2236 (FAX)

4032 Providence Road Hayes, VA 23072 (804) 642-1515 (804) 642-8851 (FAX)

12006 Yucca Drive Richmond, VA 23236 (804) 378-9170 (804) 378-9171 (FAX)

Washington

Quad Rep, Inc. 375 118th Ave. SE #110 Bellevue, WA 98005 (206) 453-5100 (206) 646-8775 (FAX)

Current as of October 14, 1996

Wisconsin

Microtex, Inc. S. 22 W. 22660 Broadway Suite 4A Waukesha, WI 53186 (414) 542-5352 (414) 542-7934 (FAX) (809) 781-2020 (FAX)



International Sales Representatives

Current as of October 14, 1996

INTERNATIONAL North America

WESTERN CANADA

J-Squared Technologies, Inc. 4170 Still Creek Drive., #200 Burnaby, B.C. V5C 6C6 Canada (604) 473-4666 (604) 473-4669 (FAX)

2723-37th Ave. NE, #206 Calgary, Alberta T1Y 5R8 Canada (403) 291-6755 (403) 291-6757 (FAX)

EASTERN CANADA

J-Squared Technologies, Inc. 300 March Rd. Suite 501 Kanata, Ontario Canada, K2K 2E2 (613) 592-9540 (613) 592-7051 (FAX)

3395 American Drive Building 306, Unit 2 Mississauga, Ontario Canada L4V IT4 (905) 672-2030 (905) 672-2047 (FAX)

100 Alexis Nihon Suite 960 Ville St-Laurent, QC Canada H4M-2PS (514) 747-1211 (514) 747-9824 (FAX)

EUROPE

DENMARK

Berendsen Electronics Telefonvej 8 DK-2860 Soborg, Denmark (45) 3957-7110 (45) 3957-7112 (FAX)

FINLAND

Berendsen Electronics 10 Virkatie P.O. Box 154 Fin FIN-01511 Vantaa, Finland (35) 808254200 (35) 808275280 (FAX)

FRANCE

Unirep Z. I. de la Bonde 1 bis, rue Marcel Paul Bat. B 91300 Massy, France 33-1-6953-8470 33-1-6920-0061(FAX)

GERMANY

Hartmut Thiele Industrievertretungen GmbH Lubminer Pfad 3 D-13503 Berlin Germany 49-30-436-2011 49-30-431-5501 (FAX)

Hartmut Senking

Matthias-Claudius- Str. 17 24558 Henstedt - U., Germany (49) 4193-89-2400

ITALY

FG Microdesign S.R.L. Via O. Simoni 5 40011 Anzola Emilia Bologna, Italy 39-51-732095 39-51-732491 (FAX)

NORWAY

Berendsen Electronics Konowsgt. 8 P.O. Box 9376 Gronland N-0135, Oslo, Norway (47) 2208-8500 (47) 2208-8590 (FAX)

UNITED KINGDOM

Sabre Advanced Microelectronics Ltd. Sussex House, Unit 11 The Pines Trading Estate Broad Street Guildford, Surrey GU3 3BH United Kingdom 44-1483-35444 44-1483-35888 (FAX)

FAR EAST

CHINA

Dynatek Electronics Limited

No. 15 Daniwan Haidian District Beijing, China (86-1) 264-5294 (86-1) 264-4527 (FAX)

Room 104, Building 6, Block B, No. 78, Long Kou West Road Tien He District Guangzhou, China (86-20) 754-9961 (86-20) 754-9661 (FAX)

Room 703, Golden Lustre Hotel, 59 Chun Feng Road, Shenzhen, China (86-755) 225-2640-703 (86-755) 225-2640-703 (FAX)

HONG KONG

Dynatek Electronics Limited Unit 701-704, 7/F., Hong Leong Industrial Complex 4 Wang Kwong Road, Kowloon Bay, Hong Kong (852) 2796-6689 (852) 2796-6109 (FAX)

INDIA

Hynetic International 175 Calvert Drive Suite 5202 Cupertino, CA 95014 (408) 973-0996 (408) 973-8574 (FAX)

JAPAN

AMI-Japan 20-16 Hikawadai Nerima-Ku 3-Chome Tokyo 179, Japan 81-3-5399-7831 81-3-5399-7834 (FAX)

SINGAPORE

Serial System PTE Ltd.

11, Jalan Mesin #06-00 Standard Industrial Building Singapore 1336 65-2800200 65-2861812 (FAX)

TAIWAN

Serial Semiconductor Company Ltd. 8F, No 11, Lane 3 Tsao Twei, Shen Keng Hsiang Taipei Hsien, Taiwan R.O.C. 886-2-662-0088 886-2-662-7958 (FAX)

MIDDLE EAST

ISRAEL

Vectronics Ltd. 6 Maskit St' Herzlia Business Park Bldg B', Herzlia B' 46120 Israel POB 2024 972-9-556-070 972-9-556-508 (FAX)

AMI Company Offices



CORPORATE OFFICES

IDAHO

WORLDWIDE HEADQUARTERS 2300 Buckskin Rd. Pocatello, ID 83201 (208) 233-4690 (208) 234-6796 (FAX)

UNITED STATES HEADQUARTERS STANDARD PRODUCTS DIVISION

1651 Alvin Ricken Dr. Pocatello, ID 83201 (208) 233-4690 (208) 234-6760 (FAX)

GERMANY - 3

AMI GmbH CORPORATE HEADQUARTERS

Bertolt-Brecht-Allee 22 D-01309 Dresden, Germany 49-351-31-99-1500 49-351-31-99-1501 (FAX)

JAPAN JAPAN ENERGY

CORPORATION

10-1 Toranomon 2-Chome Minato-ku Tokyo 105 Japan 81-3-5573-6543 81-3-5573-6777 (FAX)

INTERNATIONAL OFFICES

JAPAN - 1, 3

AMI-JAPAN 20-16 Hikawadai Nerima-Ku 3-Chome Tokyo 179, Japan 81-3-5399-7831 81-3-5399-7834 (FAX)

GERMANY - 2

AMI GmbH Europe Marketing & Sales Bertolt-Brecht-Allee 22 D-01309 Dresden, Germany 49-351-31-99-1506 49-351-31-99-1507 (FAX)

NORTH AMERICAN OFFICES

California, North - 2, 3

2055 Gateway Place Suite 410 San Jose, CA 95110 (408) 452-8550 (408) 452-7602 (FAX)

California, South - 2, 3

13891 Newport Avenue Suite 150 Tustin, CA 92680 (714) 573-8199 (714) 573-8190 (FAX)

Georgia - 2

3500 Parkway Lane Suite 420 Norcross, GA 30092 (770) 729-8860 (770) 729-8868 (FAX)

Indiana - 2

511 Airport North Office Park Fort Wayne, IN 46825 (219) 489-7372 (219) 489-6194 (FAX)

Massachusetts - 2

420 Bedford Street Suite 120 Lexington Office Park Lexington, MA 02173 (617) 861-6530 (617) 861-8871 (FAX)

Current as of October 14, 1996

Minnesota - 2

5275 Edina Industrial Boulevard Suite 218 Edina, MN 55439 (612) 893-1214 (612) 893-0888 (FAX)

New Jersey - 2

210 Summit Avenue, Bldg. A Montvale, NJ 07645 (201) 930-1350 (201) 930-9820 (FAX)

Oregon - 2, 3

7340 S.W. Hunziker Suite 210 Portland, OR 97223 (503) 639-1655 (503) 639-3397 (FAX)

Texas - 2

5068 W. Plano Parkway Suite 199 Plano, TX 75093 (972) 248-7770 (972) 248-2681 (FAX)

Copyright©1996 American Microsystems, Inc.

1 Sales Personnel 2 Sales & Application Engineering Personnel 3 Technical Services Center 4 Application Engineering Personnel Only

Devices sold by AMI are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. AMI makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. AMI makes no warranty of merchantability of fitness for any purposes. AMI reserves the right to discontinue production and change specifications and prices at any time and without notice. AMI's products are intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment, are specifically not recommended without additional processing by AMI for such applications.

American Microsystems, Inc., 2300 Buckskin Rd., Pocatello, ID 83201, (208) 233-4690, FAX (208) 234-6796





American Microsystems, Inc. 2300 Buckskin Road

2300 Buckskin Road Pocatello, ID 83201 (208) 233-4690 (208) 233-6795 FAX http://www.amis.com

TIGSODE NABRORE RISK CX4, 144



