

Am29CPL144/Am29CPL154

CMOS Field-Programmable Controller (FPC)




ADVANCE INFORMATION

DISTINCTIVE CHARACTERISTICS

- Implements complex state machines
- High-speed, low-power CMOS EPROM technology
- 8 conditional inputs, 16 outputs
- Each input can be registered or left unregistered as a programmable option
- 512-word by 36-bit CMOS EPROM
- 25-MHz clock rate
- Am29CPL144 is packaged in a 28-pin 0.6" DIP for upgrade of existing designs
- Am29CPL154 is packaged in a space-saving 28-pin 0.3" DIP or 28-pin PLCC for new designs
- 28 instructions
 - Conditional branching
 - Conditional looping
 - Conditional subroutine call
 - Multiway branch
- Output instruction presents counter contents at the control outputs for implementing a larger class of state-machine designs
- A controller-expansion (EXP) cell provides address to external registered PROMs allowing more than 16 outputs

SIMPLIFIED BLOCK DIAGRAM



10136A-007A

BD007930

*Each test input can be individually unregistered or left registered as a programmable option. The $\overline{\text{RESET}}$ input can also be registered as a programmable option.

Am29CPL144/Am29CPL154 Advanced Micro Devices

GENERAL DESCRIPTION

The Am29CPL144 is a CMOS single-chip Field-Programmable Controller (FPC) that allows implementation of complex state machines and controllers by programming the appropriate sequence of instructions. Jumps, loops, and subroutine calls, conditionally executed based on the test inputs, provide the designer with powerful control flow primitives.

Intelligent control may be distributed throughout the system by using FPCs to control various self-contained functional units, such as register file/ALU, I/O, interrupt, diagnostic, and bus-control units.

An address sequencer, the heart of the FPC, provides the address to an internal 512-word by 36-bit EPROM. This UV-erasable and reprogrammable device utilizes proven floating-gate CMOS EPROM technology to ensure high reliability, easy programming, and better than 99.9% programming yields.

The Am29CPL144 can be expanded to address external registered PROMs by using the EXP option to output the

program-memory address through the control output pins P[1] and P[15:8].

A counter register is provided and an instruction is available to present the counter-register contents at the control outputs P[1] and P[15:8]. Using this, the control outputs can be dynamically modified for implementing a larger class of state machines.

As an option, the Am29CPL144 may be programmed to have on-chip SSRTM diagnostics capability. Instructions can be serially shifted in, executed, and the results shifted out to facilitate system diagnostics.

A space-saving package version of the device is numbered Am29CPL154. Both ceramic windowed and plastic OTP 28-pin 0.3" DIP packages are offered, as well as 28-pin PLCC and 28-pin LCC (Military) versions.

Am29PL100 FAMILY MEMBERS

Part No.	Technology	Memory	Words	Inputs	Outputs	Package
Am29PL141	Bipolar	PROM	64	7	16	28-Pin x 0.6" DIP
Am29CPL141*	CMOS	EPROM	64	7	16	28-Pin x 0.6" DIP
Am29CPL142**	CMOS	EPROM	128	8	16	28-Pin x 0.6" DIP
Am29PL142	Bipolar	PROM	128	8	16	28-Pin x 0.6" DIP
Am29CPL144	CMOS	EPROM	512	8	16	28-Pin x 0.6" DIP
Am29CPL151	CMOS	EPROM	64	7	16	28-Pin x 0.3" DIP 28-Pin PLCC
Am29CPL152	CMOS	EPROM	128	8	16	28-Pin x 0.3" DIP 28-Pin PLCC
Am29CPL154	CMOS	EPROM	512	8	16	28-Pin x 0.3" DIP 28-Pin PLCC

* Direct plug-in replacement for the bipolar Am29PL141.


**Direct plug-in replacement for the bipolar Am29PL142.

RELATED AMD PRODUCTS

Part No.	Description
Am29C116	High-Performance 16-Bit CMOS Microprocessor
Am29C117	2-Port Version of the Am29C116
Am29C818	CMOS SSR Diagnostics Pipeline Register
Am29300/C300	CMOS and Bipolar 32-Bit Microprogrammable Products Family
Am29C325	CMOS Single-Precision Floating-Point Processor
Am29C327	CMOS Double-Precision Floating-Point Processor


CONNECTION DIAGRAMS Top View

DIPs



CD011450

PLCC*




10136A-008A

CD011461

*Pin-out is the same for LCC.


Note: Pin 1 is marked for orientation.

LOGIC SYMBOLS



LS003230

Normal Configuration



10136A-008A


LS003240

SSR Diagnostics Configuration

ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. Device Number**
- b. Speed Option** (if applicable)
- c. Package Type**
- d. Temperature Range**
- e. Optional Processing**



Valid Combinations

Valid Combinations	
AM29CPL144	DC, DCB


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

The Am29CPL144 is the ordering part number for devices packaged in 28-pin x 0.6" ceramic windowed DIP packages. All specifications and functional descriptions in this data sheet refer equally to the Am29CPL144 and Am29CPL154, except for package drawings.

**ORDERING INFORMATION (Cont'd.)
Standard Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. Device Number**
- b. Speed Option** (if applicable)
- c. Package Type**
- d. Temperature Range**
- e. Optional Processing**



Valid Combinations	
AM29CPL154	DC, DCB, PC, JC
AM29CPL154-1	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

The Am29CPL154 is the part number for devices packaged as 28-pin x 0.3" DIPs and 28-pin PLCCs. All specifications and functional descriptions in this data sheet refer equally to the Am29CPL154 and Am29CPL144, except for package drawings.


*Preliminary; Package in Development

MILITARY ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

- a. **Device Number**
- b. **Speed Option** (if applicable)
- c. **Device Class**
- d. **Package Type**
- e. **Lead Finish**



Valid Combinations	
AM29CPL154	/BXA, /B3A
AM29CPL154-1	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consists of Subgroups
1, 2, 3, 7, 8, 9, 10, 11.

*Preliminary; Package in Development

PIN DESCRIPTION

CLK Clock (Input)

The rising edge of the clock latches the PC register, count register, stack register, instruction-pipeline register, test-input register, reset input register, and the EQ flag.

P[15:8]/A[7:0] Upper General-Purpose Control (Outputs)

The upper eight general-purpose control outputs are enabled by the OE bit from the instruction-pipeline register. When OE is HIGH, these outputs are enabled; when OE is LOW, they are three stated.

A controller Expansion (EXP) cell can be programmed to set pins P[1] and P[15:8] to output the program address A[8] and A[7:0] from the PC MUX. These can be used to address external registered memories to provide more control outputs.

The contents of the internal count register (CREG) can also be routed to the control output pins P[1] and P[15:8], using the OUTPUT instruction. Thus, the control outputs can be changed dynamically.

P[7:0] Lower General-Purpose Control (Outputs)

The lower eight general-purpose control outputs are permanently enabled. In the SSR diagnostics mode, P[7] becomes the diagnostic clock input (DCLK), P[6] becomes the diagnostic control input (MODE), and P[0] becomes the Serial Data Output (SDO). Both SDO and SDI are clocked by DCLK under control of the MODE bit.

If the EXP cell is programmed, P[1] becomes the output of the MSB of the 9-bit address. The output instruction causes P[1] to output the MSB of the 9-bit counter value.

RESET Optionally Registered RESET (Input; Active LOW)

When RESET is internally registered, the first clock edge after RESET goes LOW, latches RESET internally. The next clock edge loads the contents of location 511 decimal into the instruction-pipeline register and clears the EQ flag. A programmable configuration bit allows the option of bypassing the synchronizing register. In this case, after RESET goes LOW, the output of the PC MUX is forced to all "1"s (address 511 decimal) during the setup time, and the first clock edge loads the contents of location 511 decimal into the instruction-pipeline register and clears the EQ flag. Note: by default, the RESET input is registered.

T[7:0] Optionally Registered Test (Inputs)

These test inputs are internally synchronized. A set of programmable configuration bits allows the option of individually bypassing the synchronizing registers on the test inputs, so that inputs which are already synchronous need not experience an unnecessary delay. In conditional instructions, one of the inputs is selected according to the 4-bit test condition select field. T[7:0] can also be used as a branch address or as a value to be loaded into the counter, depending on the instruction, and when this is done, a ninth bit (from the microword) is added as the MSB of the test inputs to yield a 9-bit value. In SSR diagnostics mode, T[7] becomes the Serial Data Input (SDI). Note: by default, the test inputs are registered.

FUNCTIONAL DESCRIPTION

Figure 1, the detailed block diagram of the Am29CPL144 FPC, shows logic blocks and interconnecting buses that permit parallel performance of different operations in a single instruction. The FPC consists of four main logic blocks: the program memory, address control logic, condition code selection logic, and instruction decode. A fifth optional block is the Serial Shadow Register (SSR).


The program memory contains the user-defined instruction flow and output sequence. The address control logic addresses the program memory. This control logic supports high-level instruction functions including conditional branches, subroutine calls and returns, loops, and multiway branches. The condition code selection logic selects the condition code input to be tested when a conditional instruction is executed. The polarity of the selected condition code input is controlled by the POL bit in the microword. The instruction decode generates the control signals necessary to perform the instruction specified by the instruction part (P[35:16]) of the microword. The SSR enables in-system testing to isolate problems down to the IC level.

Program Memory

The FPC program memory is a 512-word by 36-bit EPROM with a 36-bit pipeline register at its output. The upper 20 bits (P[35:16]) of the pipeline register are internal to the FPC and form the instruction to control address sequencing. The format for instructions is: a 1-bit synchronous Output Enable OE, a 5-bit OPCODE, a 1-bit test polarity select POL, a 4-bit TEST condition select field, and a 9-bit immediate DATA field. The DATA field is used to provide branch addresses, test input masks, and counter values.

The lower 16 bits (P[15:0]) of the pipeline register are brought out as user-defined, general purpose control outputs. The upper eight control outputs (P[15:8]) are three-stated when OE (bit 35 in the microword) is programmed as a LOW. The lower eight control bits (P[7:0]) are always enabled.

Outputs P[1] and P[15:8] will contain the next instruction address when the optional bit EXP is set. The contents of the count register are also available at P[1] and P[15:8] by using the OUTPUT instruction regardless of whether the EXP bit is set.



* These pins available only in SSR mode.

** These pins available only in normal mode.

*** Each of the T[7:0] and RESET inputs can be individually registered or left unregistered as a programmable option.

Figure 1. Am29CPL144 Detailed Block Diagram

Address Control Logic

The address control logic consists of four logic blocks:

PC GRP – the program counter multiplexer (PC MUX), program counter register (PC) and combinatorial incremter (PC + 1)

STACK – subroutine MUX (SMUX) with a 17-word by 9-bit-wide stack

CNTR – count register (CREG) with counter multiplexer (C MUX), combinatorial decremter (CREG – 1), and zero detect on count register

GOTO – multifunction branch control logic

PC GRP

The PC GRP consists of a 4:1 multiplexer, a program counter (PC) register, and a 9-bit combinatorial incremter (PC + 1). It selects the PC, PC + 1, the branch address, or the top of stack as the next instruction address input to the program memory and the PC.

When **RESET** is internally registered, the first clock edge after **RESET** goes LOW latches **RESET** internally. The next clock edge loads the contents of location 511 decimal into the

instruction-pipeline register and clears the EQ flag. A programmable configuration bit allows the option of bypassing the synchronizing register. In this case, after **RESET** goes LOW, the output of the PC MUX is forced to all "1"s (address 511 decimal) during the setup time, and the first clock edge loads the contents of location 511 decimal into the instruction-pipeline register and clears the EQ flag. Note: by default, the **RESET** input is registered.

STACK

This 17-deep, 9-bit-wide stack block consists of a 3:1 multiplexer (S MUX) that stores the data into the topmost location of the stack. The **STACK** register is incremented by one after an item is written onto the **STACK** (post-incremented) and decremented by one before an item is read from the **STACK** (pre-decremented). The S MUX chooses from three sources: PC + 1, count register, and the top of the stack (for holding). PC + 1 is the input source when doing subroutine calls. PC MUX is the output destination when a return-from-subroutine instruction is performed. The **PSHCNTR** and **POPCNTR** instructions can be used for nested counts up to the depth of the **STACK**. Table 1 shows how the stack operates when more than 17 values are pushed. Table 2 shows how the stack operates when more than 17 values are popped.

TABLE 1.

STACK LOCATION	PSH	PSH	PSH	PSH	PSH	PSH	PSH	PSH	PSH	PSH	PSH	PSH	PSH	PSH	PSH	PSH	PSH	PSH	
1	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
2	X	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
3	X	X	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
4	X	X	X	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
5	X	X	X	X	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
6	X	X	X	X	X	1	2	3	4	5	6	7	8	9	10	11	12	13	14
7	X	X	X	X	X	X	1	2	3	4	5	6	7	8	9	10	11	12	13
8	X	X	X	X	X	X	X	1	2	3	4	5	6	7	8	9	10	11	12
9	X	X	X	X	X	X	X	X	1	2	3	4	5	6	7	8	9	10	11
10	X	X	X	X	X	X	X	X	X	1	2	3	4	5	6	7	8	9	10
11	X	X	X	X	X	X	X	X	X	X	1	2	3	4	5	6	7	8	9
12	X	X	X	X	X	X	X	X	X	X	X	1	2	3	4	5	6	7	8
13	X	X	X	X	X	X	X	X	X	X	X	X	1	2	3	4	5	6	7
14	X	X	X	X	X	X	X	X	X	X	X	X	X	1	2	3	4	5	6
15	X	X	X	X	X	X	X	X	X	X	X	X	X	X	1	2	3	4	5
16	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	1	2	3	4
17	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	1	2	3

TABLE 2.

STACK LOCATION	POP	POP	POP	POP	POP	POP	POP	POP	POP	POP	POP	POP	POP	POP	POP	POP	POP	POP	POP
1	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	18	17
2	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	18	17	16
3	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	18	17	16	15
4	16	15	14	13	12	11	10	9	8	7	6	5	4	3	18	17	16	15	14
5	15	14	13	12	11	10	9	8	7	6	5	4	3	10	17	16	15	14	13
6	14	13	12	11	10	9	8	7	6	5	4	3	18	17	16	15	14	13	12
7	13	12	11	10	9	8	7	6	5	4	3	18	17	16	15	14	13	12	11
8	12	11	10	9	8	7	6	5	4	3	18	17	16	15	14	13	12	11	10
9	11	10	9	8	7	6	5	4	3	18	17	16	15	14	13	12	11	10	9
10	10	9	8	7	6	5	4	3	18	17	16	15	14	13	12	11	10	9	8
11	9	8	7	6	5	4	3	18	17	16	15	14	13	12	11	10	9	8	7
12	8	7	6	5	4	3	18	17	16	15	14	13	12	11	10	9	8	7	6
13	7	6	5	4	3	18	17	16	15	14	13	12	11	10	9	8	7	6	5
14	6	5	4	3	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
15	5	4	3	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3
16	4	3	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	18
17	3	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	18	17

CNTR

The CNTR block consists of a 4:1 multiplexer (C MUX) feeding a 9-bit count register (CREG) which, in turn, outputs to a combinatorial decremter (CREG - 1) and a zero-detect circuit. The CNTR block is typically used for timing functions and iterative loop counting.

The C MUX has the following input sources: top of stack, the branch-logic output, CREG - 1, and the CREG (for holding).

GOTO

The GOTO (branch control) logic block performs three functions:

- (1) It provides a 9-bit value directly from the DATA field in the instruction pipeline register.
- (2) It provides a 9-bit branch address from the eight TEST inputs T[7:0] masked by the 8 LSBs of the DATA field from the instruction pipeline register. The MSB or ninth bit of the branch address will be the MSB of the DATA field.
- (3) It compares the TEST inputs T[7:0] (masked by the MASK field in the instruction pipeline register) with the constant field (see Instruction Format) in the pipeline register.

The EQ flip-flop is set according to the following expression:

$$EQ = [(TEST \text{ .AND. } MASK) \text{ .XNOR. } constant] \text{ .OR. } EQ$$

The EQ flag can be tested by the condition-code selection logic. Multiple tests of any group of T inputs in a manner analogous to sum-of-products can be performed, since a no-match comparison does not reset the EQ flag. Any conditional branch on EQ will reset the EQ flag. Conditional returns on EQ will not change the EQ flag. RESET input LOW will reset the EQ flag.

NOTE: A zero in the MASK field blocks the corresponding bit in the TEST field; a one activates the corresponding bit.

The constant field bits that correspond to masked test field bits must be zero. A zero is substituted for masked test field bits. This masking operation is independent of the value of the POL bit.

Condition Code Selection Logic

The condition code selection logic consists of a 16:1 multiplexer. The 16 condition inputs are the eight test bits, the EQ flag, CREG ZERO status, and six UNCOND test conditions connected to zero for the unconditional mode. The TEST field in the pipeline register (P[28:25]) selects one of the 16 conditions. If one of the UNCOND is chosen, and the POL bit is a one, the instruction is executed with a "forced PASS" condition. If one of the UNCOND is chosen, and the POL bit is a zero, the instruction is executed with a "forced FAIL" condition. See opcode descriptions for more details.

The polarity bit POL (P[29] of the instruction pipeline register) allows the user to test for either pass/true or fail/false condition. Refer to Table 2 for details.

Instruction Decode

The instruction decoder is a PLA that generates the control for 28 different instructions. The decoder inputs include the OPCODE field P[34:30], the zero detection flag from the CNTR, and the selected test condition code from the condition code select logic.

Operational Modes

The Am29CPL144 operates as a 9-bit microcontroller in normal mode, and there are several configuration bits which can be programmed to modify this normal operation (see figure below). By programming the EXP bit, the output pins P[15:8] and P[1] can be used as the microprogram address for external registered memories to get a wider control output. The SSR bit allows on-chip diagnostic capabilities for in-system testing. The remaining bits serve to individually select whether the input pins will be internally synchronized or not. The default setting of these bits (unprogrammed, 1) will cause each pin to be internally synchronized, and so programming a

given bit (to 0) will cause that corresponding input to bypass the synchronizing register.

EPROM - Configuration bits

					EXP	SSR	Reset Bypass
--	--	--	--	--	-----	-----	--------------

EPROM - Configuration bits (input register bypass)


T ₇ Bypass	T ₆ Bypass	T ₅ Bypass	T ₄ Bypass	T ₃ Bypass	T ₂ Bypass	T ₁ Bypass	T ₀ Bypass
--------------------------	--------------------------	--------------------------	--------------------------	--------------------------	--------------------------	--------------------------	--------------------------

The SSR diagnostics configuration activates a 36-bit-wide, D-type register, called a "shadow" register, on the pipeline register inputs. The shadow register can be serially loaded from the SDI pin, parallel loaded from the pipeline register, or

held. The pipeline register can be loaded from the program memory in normal operation or from the shadow register during diagnostics. A redefinition of four device pins is required to control the different diagnostics functions. T[7] also functions as the Serial Data Input (SDI), P[0] becomes the serial data output (SDO), P[7] becomes the diagnostic clock (DCLK), and P[6] becomes the diagnostic mode control (MODE). The various diagnostic and normal modes are shown in Table 3.

Serially loading a test instruction into the shadow register and parallel loading the shadow register contents into the pipeline register forces execution of the test instruction. The test result can then be clocked into the pipeline register, as in normal operation mode, parallel loaded into the shadow register, and serially shifted out for system diagnostics.

Am29CPL144 General Instruction Format



DFR00734

WHERE:

- OE = Synchronous Output Enable for P[15:8].
- OPCODE = A 5-bit opcode field for selecting one of the 27 single data-field instructions.
- POL = A 1-bit test condition polarity select. (Refer to Table 4.)
- TEST = A 4-bit test condition select.

TEST[3:0]

UNDER TEST


0000	T[0]
0001	T[1]
0010	T[2]
0011	T[3]
0100	T[4]
0101	T[5]
0110	T[6]
0111	T[7]
1000	EQ
1001	CREG ZERO
1010-1111	UNCOND [0]

The polarity bit POL in an instruction allows the user to test for a pass/true or fail/false condition as shown in Table 4. An unconditional true is set by selecting UNCOND and POL = 1.

- DATA = A 9-bit conditional branch address, test input mask, or counter value field designated as PL in instruction mnemonics.

The special two data field comparison instruction format is shown below:

Am29CPL144 Comparison Instruction Format



DFR00745

WHERE:

- OE = Synchronous Output Enable for P[15:8].
- OPCODE = Compare instruction (binary 100).
- CONSTANT = An 8-bit constant for equal to comparison with T*M.
- MASK = An 8-bit mask field for masking the incoming T[7:0] inputs.

TABLE 3.

Inputs				Outputs			Operation
SDI	MODE	DCLK	CLK	SDO	Shadow Register	Pipeline Register	
D	L	↑	H,L,↓	S ₀	S _{i-1} ←S _i S ₃₁ ←D	Hold	Serial Right Shift Register
T[7]**	L	H,L,↓	↑	L	Hold	P _i ←EPROM _i	Load Pipeline Register from EPROM
L	H	↑	H,L,↓	L	S _i ←P _i	Hold	Load Shadow Register from Pipeline* Register
X	H	H,L,↓	↑	SDI	Hold	P _i ←S _i	Load Pipeline Register from Shadow Register
H	H	↑	H,L,↓	H	Hold	Hold	Hold Shadow Register

* S7, S6 are undefined. If P[33] in the microword is a one, S₁₅-S₈ are loaded from the pipeline register. If P[33] in the microword is a zero, S₁₅-S₈ are loaded from an external source.

** During normal operation, this pin behaves as the T[7] test input.

FUNCTION TABLE DEFINITIONS

INPUTS

H = HIGH D = Serial Data
 L = LOW ↑ = LOW-to-HIGH transition
 X = Don't Care ↓ = HIGH-to-LOW transition

TABLE 4.

Input Condition Being Tested	POL	Condition
0	0	Fail
0	1	Pass
1	0	Pass
1	1	Fail

Am29CPL144 INSTRUCTION SET DEFINITION

The stack consists of seventeen locations; the top one is labeled Top of Stack (TOS), the rest are collectively labeled as Stack.

● = Other instruction

⊙ = Instruction being described

○ = Register in part

P = Test Pass

F = Test Fail

X, Y are arbitrary values in the CREG or STACK

Opcode	Mnemonic	Description	Execution Example	Register Transfer Description
19	GOTOPL	<p>IF (cond) THEN GOTO PL (data) Conditional branch to the address in the PL (DATA) field. The EQ flag will be reset if the test field selects it and the condition passes. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0.</p>		<p>If (cond = true) Then PC ← PL(DATA) Else PC ← PC + 1</p>
1F	GOTOTM	<p>IF (cond) THEN GOTO TM (data) Conditional branch to the address defined by the T*M (T[7:0] under bitwise mask from the 8 LSBs of the DATA field). This instruction is intended for multiway branches. The EQ flag will be reset if the test field selects it and the condition passes. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0. The MSB of the branch address will be the MSB of the DATA field.</p>		<p>If (cond = true) Then PC ← T*M Else PC ← PC + 1</p>
03	GOTOSTK	<p>IF (cond) THEN GOTO (STACK) Conditional branch to the address at the top of the stack, or else continue. The EQ flag will be reset if the test field selects it and the condition passes. The instruction is executed with a forced PASS condition if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition if the test field is UNCOND and POL = 0.</p>		<p>If (cond = true) Then PC ← TOS Else PC ← PC + 1</p>
18	FORK	<p>IF (cond) THEN GOTO PL (data) ELSE GOTO (STACK) Conditional branch to the address in the PL (DATA) field or the TOS. A branch to PL is taken if the condition is true and a branch to TOS if false. The EQ flag will be reset if the test field selects it and the condition passes. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0.</p>		<p>If (cond = true) Then PC ← PL(DATA) Else PC ← TOS</p>

Opcode	Mnemonic	Description	Execution Example	Register Transfer Description
1C	CALPL	<p>IF (cond) THEN CALL PL (data) Conditional jump to subroutine at the address in the PL (DATA field). The PC + 1 is pushed into the TOS as the return address. The EQ flag will be reset if the test field selects it and the condition passes. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0.</p>		<pre> If (cond = true) Then STACK ← TOS TOS ← PC + 1 PC ← PL(DATA) Else PC ← PC + 1 </pre>
1E	CALTM	<p>IF (cond) THEN CALL TM (data) Conditional jump to subroutine at the address specified by the T*M (T[7:0] under bitwise mask from the eight LSBs of the DATA field). The PC + 1 is pushed into the TOS as the return address. The EQ flag will be reset if the test field selects it and the condition passes. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0. The MSB of the branch address will be the MSB of the DATA field.</p>		<pre> If (cond = true) Then STACK ← TOS TOS ← PC + 1 PC ← T*M Else PC ← PC + 1 </pre>
02	RET	<p>IF (cond) THEN RET Conditional return from subroutine. The TOS provides the return from subroutine address and the stack is popped. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0.</p>		<pre> If (cond = true) Then PC ← TOS TOS ← STACK Else PC ← PC + 1 </pre>
00	RETPL	<p>IF (cond) THEN RET, LOAD PL (data) Conditional return from subroutine and load the CREG from the PL (DATA field). The TOS provides the return from subroutine address and the stack is popped. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0.</p>		<pre> If (cond = true) Then PC ← TOS TOS ← STACK CREG ← PL(DATA) Else PC ← PC + 1 </pre>

Opcode	Mnemonic	Description	Execution Example	Register Transfer Description
04	LDPL	IF (cond) THEN LOAD PL (data) Conditional Load the CREG from the PL (DATA field). The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0.		<pre> If (cond = true) Then CREG ← PL(DATA) PC ← PC + 1 Else PC ← PC + 1 </pre>
06	LDTM	IF (cond) THEN LOAD TM (data) Conditional load the CREG from the T*M (T[7:0] inputs under bitwise mask from the eight LSBs of the DATA field). The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0. The MSB of the value loaded will be the MSB of the DATA field.		<pre> If (cond = true) Then CREG ← T*M PC ← PC + 1 Else PC ← PC + 1 </pre>
15	PSH	IF (cond) THEN PUSH Conditional push the PC + 1 into the TOS. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0.		<pre> If (cond = true) Then STACK ← TOS TOS ← PC + 1 PC ← PC + 1 Else PC ← PC + 1 </pre>
14	PSHPL	IF (cond) THEN PUSH, LOAD PL (data) Conditional push the PC + 1 into the TOS and load the CREG from the PL (DATA field). The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0.		<pre> If (cond = true) Then STACK ← TOS CREG ← PL(DATA) TOS ← PC + 1 PC ← PC + 1 Else PC ← PC + 1 </pre>

Opcode	Mnemonic	Description	Execution Example	Register Transfer Description
16	PSHTM	<p>IF (cond) THEN PUSH, LOAD TM (data) Conditional push the PC + 1 into the TOS and load the CREG from the T*M (T[7:0] under bitwise mask from the eight LSBs of the DATA field). The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0. The MSB of the value loaded will be the MSB of the DATA field.</p>	<p>The diagram shows a vertical sequence of three circles representing instruction cycles 30, 31, and 32. In cycle 30, a circle labeled 'F' (FAIL) is shown. In cycle 31, a circle labeled 'P' (PASS) is shown. In cycle 32, a downward arrow indicates the next instruction. To the right, a stack structure is shown with 'STACK TOS' at the top, containing value 'X'. Below it is 'CREG' containing value 'Y'. 'PC+1' is shown as an input to the stack. A dashed arrow points from 'PC+1' to 'TOS', and another dashed arrow points from 'T*M' to 'CREG'.</p>	<pre> If (cond = true) Then STACK ← TOS CREG ← T*M TOS ← PC + 1 PC ← PC + 1 Else PC ← PC + 1 </pre>
07	POP	<p>IF (cond) THEN POP Conditional Pop the TOS. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0.</p>	<p>The diagram shows a vertical sequence of three circles representing instruction cycles 30, 31, and 32. In cycle 30, a circle labeled 'F' (FAIL) is shown. In cycle 31, a circle labeled 'P' (PASS) is shown. In cycle 32, a downward arrow indicates the next instruction. To the right, a stack structure is shown with 'TOS STACK' at the top, containing value 'X'. A dashed arrow points from 'TOS' to the left, indicating it is popped.</p>	<pre> If (cond = true) Then TOS ← STACK PC ← PC + 1 Else PC ← PC + 1 </pre>
05	PSHCNTR	<p>IF (cond) THEN PUSH (CREG) Conditional push CREG contents to top of stack. The instruction is executed with a forced PASS condition if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition if the test field is UNCOND and POL = 0.</p>	<p>The diagram shows a vertical sequence of three circles representing instruction cycles 30, 31, and 32. In cycle 30, a circle labeled 'F' (FAIL) is shown. In cycle 31, a circle labeled 'P' (PASS) is shown. In cycle 32, a downward arrow indicates the next instruction. To the right, a stack structure is shown with 'STACK TOS CREG' at the top, containing value 'X'. A dashed arrow points from 'CREG' to 'TOS'.</p>	<pre> If (cond = true) Then STACK ← TOS TOS ← CREG PC ← PC + 1 Else PC ← PC + 1 </pre>
17	POPCNTR	<p>IF (cond) THEN POP TO (CREG) Conditional pop TOS into CREG. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0.</p>	<p>The diagram shows a vertical sequence of three circles representing instruction cycles 30, 31, and 32. In cycle 30, a circle labeled 'F' (FAIL) is shown. In cycle 31, a circle labeled 'P' (PASS) is shown. In cycle 32, a downward arrow indicates the next instruction. To the right, a stack structure is shown with 'CREG TOS STACK' at the top, containing value 'X'. A dashed arrow points from 'TOS' to 'CREG'.</p>	<pre> If (cond = true) Then CREG ← TOS TOS ← STACK PC ← PC + 1 Else PC ← PC + 1 </pre>
0B	DEC	<p>IF (cond) THEN DEC Conditional decrement of the CREG. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0.</p>	<p>The diagram shows a vertical sequence of four circles representing instruction cycles 30, 31, 32, and 33. In cycle 30, a downward arrow indicates the next instruction. In cycle 31, a circle labeled 'F' (FAIL) is shown. In cycle 32, a circle labeled 'P' (PASS) is shown. In cycle 33, a downward arrow indicates the next instruction. To the right, a 'CREG DECREMENTER' block is shown. A dashed arrow points from 'CREG' to the decrementer, which outputs 'Y-1'. A curved arrow labeled 'Y' points from the decrementer back to 'CREG'.</p>	<pre> If (cond = true) Then CREG ← CREG - 1 PC ← PC + 1 Else PC ← PC + 1 </pre>

Opcode	Mnemonic	Description	Execution Example	Register Transfer Description
0C	DECPL	<p>WHILE (CREG <> 0) WAIT ELSE LOAD PL (data)</p> <p>Conditional Hold until the counter is equal to zero, then load CREG from the PL (DATA field). This instruction is intended for timing waveform generation. If the CREG is not equal to zero, the same instruction is refetched while CREG is decremented. Timing is complete when the CREG is equal to zero, causing the next instruction to be fetched and the CREG to be reloaded from PL. This instruction does not depend on the pass/fail condition.</p>		<pre> While (CREG ≠ 0) CREG ← CREG - 1 PC ← PC End While CREG ← PL(DATA) PC ← PC + 1 </pre>
0E	DECTM	<p>WHILE (CREG <> 0) WAIT ELSE LOAD TM (data)</p> <p>Conditional Hold until the counter is equal to zero, then load CREG from the T*M (T[7:0] under bitwise mask from the eight LSBs of the DATA field). This instruction is intended for timing waveform generation. If the CREG is not equal to zero, the same instruction is fetched while the CREG is decremented. Timing is complete when the CREG is equal to zero, causing the next instruction to be fetched and the CREG to be reloaded from T*M. This instruction does not depend on the pass/fail condition. The MSB of the value loaded will be the MSB of the DATA field.</p>		<pre> While (CREG ≠ 0) CREG ← CREG - 1 PC ← PC End While CREG ← T*M PC ← PC + 1 </pre>
1D	DECGOPL	<p>IF (cond) THEN GOTO PL (data) ELSE WHILE (CREG <> 0) WAIT</p> <p>Conditional Hold/Count. The current instruction will be refetched and the CREG decremented until the condition under test becomes true or the counter is equal to zero. If the condition becomes true, a branch to the address in the PL (DATA field) is executed. If the counter becomes zero without the condition becoming true, a CONTINUE is executed. The EQ flag will be reset if the test field selects it and the condition passes. The instruction is executed with a forced PASS condition if the TEST field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition if the TEST field is UNCOND and POL = 0.</p>		<pre> While (cond = false) If (CREG ≠ 0) CREG ← CREG - 1 PC ← PC Else PC ← PC + 1 End While PC ← PL(DATA) </pre>

Opcode	Mnemonic	Description	Execution Example	Register Transfer Description
08	LPPL	<p>WHILE (CREG \neq 0) LOOP TO PL (data)</p> <p>Conditional loop to the address in the PL (DATA field). This instruction is intended to be placed at the bottom of an iterative loop. If the CREG is not equal to zero, it is decremented (signifying completion of an iteration), and a branch to the address in the PL (DATA field) (top of the loop) is executed. If the CREG is equal to zero, looping is complete and the next sequential instruction is executed. This instruction does not depend on the pass/fail condition. The EQ flag will be reset if the test field selects it and CREG is not equal to zero.</p>		<pre> While (CREG \neq 0) CREG \leftarrow CREG - 1 PC \leftarrow PL (DATA) End While PC \leftarrow PC + 1 </pre>
0A	LPTM	<p>WHILE (CREG \neq 0) LOOP TO TM (data)</p> <p>Conditional loop to the address T*M (T[7:0] under bitwise mask from the eight LSBs of the DATA field). This instruction should be placed at the bottom of an iterative loop. If CREG is not equal to zero, it is decremented (signifying completion of an iteration), and a branch to the address specified by T*M (top of the loop) is executed. If CREG is equal to zero, looping is complete and the next sequential instruction is executed. This does not depend on the pass/fail condition. The EQ flag will be reset if the test field selects it and CREG is not equal to zero. The MSB of the branch address will be the MSB of the DATA field.</p>		<pre> While (CREG \neq 0) CREG \leftarrow CREG - 1 PC = T*M End While PC \leftarrow PC + 1 </pre>
0F	LPSTK	<p>WHILE (CREG \neq 0) LOOP TO (STACK)</p> <p>Conditional loop to the address in the TOS. If CREG \neq 0, the CREG is decremented and a branch to the TOS address is executed. If the CREG = 0, looping is complete, the stack is popped, and the next sequential instruction is executed. This instruction does not depend on the pass/fail condition. The EQ flag will be reset if the test field selects it and CREG is not equal to zero.</p>		<pre> While (CREG \neq 0) CREG \leftarrow CREG - 1 PC \leftarrow TOS End While TOS \leftarrow STACK PC \leftarrow PC + 1 </pre>
1A	WAITPL	<p>IF (cond) THEN GOTO PL (data) ELSE WAIT</p> <p>Conditional Hold. The current instruction will be refetched and executed until the condition under test becomes true. When true, a branch to the address in the PL (DATA field) is executed. The EQ flag will be reset if the test field selects it and the condition passes. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0.</p>		<pre> If (cond = true) Then PC \leftarrow PL(DATA) Else PC \leftarrow PC </pre>

Opcode	Mnemonic	Description	Execution Example	Register Transfer Description
1B	WAITTM	<p>IF (cond) THEN GOTO TM (data), ELSE WAIT</p> <p>Conditional Hold. The current instruction will be refetched and executed until the condition under test becomes true. When the condition is true, a branch to the T*M address (T[7:0] under bitwise mask from the eight LSBs of the DATA field) is executed. The EQ flag will be reset if the test field selects it and the condition passes. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0. The MSB of the branch address will be the MSB of the DATA field.</p>		<p>If (cond = true) Then PC ← T*M Else PC ← PC</p>
0D	CONT	<p>CONTINUE</p> <p>The next sequential instruction is fetched unconditionally. This instruction can also be used to reset the EQ flag by selecting EQ in the TEST field.</p>		PC ← PC + 1
01	OUTPUT	<p>IF (cond) THEN OUTPUT</p> <p>The CREG contents will be output on pins P[1] and P[15:8] during the next clock cycle. Care should be taken to ensure that the outputs are enabled for the next sequential instruction by setting the microcode bit OE = 1. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0.</p>		<p>If (cond = true) Then P[1] and P[15:8] ← CREG PC ← PC + 1 Else PC ← PC + 1</p>

Opcode	Mnemonic	Description	Execution Example	Register Transfer Description
--------	----------	-------------	-------------------	-------------------------------

10 – 13
(100XX
binary)


CMP

**CMP TM (mark) TO PL
(constant)**

This instruction performs bitwise exclusive-OR of T*M (T[7:0] under bitwise mask from the MASK field) with CONSTANT (P[31:24]). If T*M equals CONSTANT, the EQ flag is set to one, so that a branch may occur in a following instruction. If not equal, the EQ flag is unaffected. This allows sequences of compares, in a manner analogous to sum-of-products, to be performed which can be followed by a single conditional branch if one or more of the comparisons were true.

Note: The EQ flag is set to zero on reset or when EQ is selected as the test condition in a branch. Conditional returns on EQ leave the flag unchanged. Constant field bits that correspond to masked test-input bits must be zero. This instruction does not depend on the pass/fail condition.

Execution Example



Compare T*M and CONSTANT
 $EQ = ((T[7:0] \text{ .AND. MASK}) \text{ .XNOR. CONSTANT}) \text{ .OR. EQ}$
 $PC \leftarrow PC + 1$

PF001701

MICROINSTRUCTIONS BASED ON TEST CONDITIONS

Opcode	Mnemonic	Assembler Statement	Condition Pass				Condition Fail				Notes
			PC MUX	STACK	CREG	EQ FLAG	PC MUX	STACK	CREG	EQ FLAG	
00	RETPL	IF (cond) THEN RET, LOAD PL (data)	TOS	Pop	Load PL	NC	PC + 1	Hold	Hold	NC	5
01	OUTPUT	IF (cond) THEN OUTPUT	PC + 1	Hold	Hold	NC	PC + 1	Hold	Hold	NC	1
02	RET	IF (cond) THEN RET	TOS	Pop	Hold	NC	PC + 1	Hold	Hold	NC	5
03	GOTOSTK	IF (cond) THEN GOTO (STACK)	TOS	Hold	Hold	Reset	PC + 1	Hold	Hold	NC	3
04	LDPL	IF (cond) THEN LOAD PL (data)	PC + 1	Hold	Load PL	NC	PC + 1	Hold	Hold	NC	
05	PSHCNTR	IF (cond) THEN PUSH (CREG)	PC + 1	Push CREG	Hold	NC	PC + 1	Hold	Hold	NC	6
06	LDTM	IF (cond) THEN LOAD TM (data)	PC + 1	Hold	Load TM	NC	PC + 1	Hold	Hold	NC	
07	POP	IF (cond) THEN POP	PC + 1	Pop	Hold	NC	PC + 1	Hold	Hold	NC	5
0B	DEC	IF (cond) THEN DEC	PC + 1	Hold	DEC	NC	PC + 1	Hold	Hold	NC	
14	PSHPL	IF (cond) THEN PUSH, LOAD PL (data)	PC + 1	Push PC + 1	Load PL	NC	PC + 1	Hold	Hold	NC	6
15	PSH	IF (cond) THEN PUSH	PC + 1	Push PC + 1	Hold	NC	PC + 1	Hold	Hold	NC	6
16	PSHTM	IF (cond) THEN PUSH, LOAD TM (data)	PC + 1	Push PC + 1	Load TM	NC	PC + 1	Hold	Hold	NC	6
17	POPCNTR	IF (cond) THEN POP TO (CREG)	PC + 1	Pop	Load TOS	NC	PC + 1	Hold	Hold	NC	5
18	FORK	IF (cond) THEN GOTO PL (data) ELSE GOTO (STACK)	PL	Hold	Hold	Reset	TOS	Hold	Hold	NC	3
19	GOTOPL	IF (cond) THEN GOTO PL (data)	PL	Hold	Hold	Reset	PC + 1	Hold	Hold	NC	3
1A	WAITPL	IF (cond) THEN GOTO PL (data) ELSE WAIT	PL	Hold	Hold	Reset	PC	Hold	Hold	NC	3
1B	WAITTM	IF (cond) THEN GOTO TM (data) ELSE WAIT	TM	Hold	Hold	Reset	PC	Hold	Hold	NC	3
1C	CALPL	IF (cond) THEN CALL PL (data)	PL	Push PC + 1	Hold	Reset	PC + 1	Hold	Hold	NC	3, 6
1E	CALTM	IF (cond) THEN CALL TM (data)	TM	Push PC + 1	Hold	Reset	PC + 1	Hold	Hold	NC	3, 6
1F	GOTOTM	IF (cond) THEN GOTO TM (data)	TM	Hold	Hold	Reset	PC + 1	Hold	Hold	NC	3

Key: TOS = Top of Stack
 PC = Program Counter
 CREG = Counter Register
 PL = Pipeline (DATA) Field
 TM = Test Inputs masked by PL (DATA) Field
 DEC = Decrement
 NC = No Change

Notes: See notes on next page.

MICROINSTRUCTION DEPENDENT ON CREG

Opcode	Mnemonic	Assembler Statement	CREG = 0				CREG ≠ 0				Notes
			PC MUX	STACK	CREG	EQ FLAG	PC MUX	STACK	CREG	EQ FLAG	
08	LPPL	WHILE (CREG<>0) LOOP TO PL (data)	PC + 1	Hold	Hold	NC	PL	Hold	DEC	Reset	4
0A	LPTM	WHILE (CREG<>0) LOOP TO TM (data)	PC + 1	Hold	Hold	NC	TM	Hold	DEC	Reset	4
0C	DECPL	WHILE (CREG<>0) WAIT ELSE LOAD PL (data)	PC + 1	Hold	Load PL	NC	PC	Hold	DEC	NC	
0E	DECTM	WHILE (CREG<>0) WAIT ELSE LOAD TM (data)	PC + 1	Hold	Load TM	NC	PC	Hold	DEC	NC	
0F	LPSTK	WHILE (CREG<>0) LOOP TO (STACK)	PC + 1	Pop	Hold	NC	TOS	Hold	DEC	Reset	4

MICROINSTRUCTION DEPENDENT ON TEST CONDITION AND CREG VALUE


Opcode	Mnemonic	Assembler Statement	CREG Content	Condition Pass				Condition Fail				Notes
				PC MUX	STACK	CREG	EQ FLAG	PC MUX	STACK	CREG	EQ FLAG	
1D	DECGOPL	IF (cond) THEN GOTO PL (data) ELSE WHILE (CREG<>0) WAIT	≠0	PL	Hold	Hold	Reset	PC	Hold	DEC	NC	3
			= 0	PL	Hold	Hold	Reset	PC + 1	Hold	Hold	NC	3

UNCONDITIONAL MICROINSTRUCTIONS

Opcode	Mnemonic	Assembler Statement	PC MUX	STACK	CREG	EQ FLAG	Notes
0D	CONT	CONTINUE	PC + 1	Hold	Hold	NC	2
10-13 (100XX) Binary	CMP	CMP TM (mask) TO PL (constant)	PC + 1	Hold	Hold	Set	7


Key: TOS = Top of Stack
 PC = Program Counter
 CREG = Counter Register
 PL = Pipeline (DATA) Field
 TM = Test Inputs Masked by MASK Field
 DEC = Decrement
 NC = No Change

- Notes: 1. If Condition Passes, Output CREG contents on next clock cycle.
 2. If Condition = EQ, reset EQ flag.
 3. If Condition = EQ and Condition Passes, reset EQ flag.
 4. If Condition = EQ and CREG ≠ 0, reset EQ flag.
 5. When Stack is popped, the next value in the Stack is transferred to TOS.
 6. When Stack is pushed, TOS is transferred to next available Stack location before value is written into TOS.
 7. Set EQ Flag if CONST field = T*M.




WF025480

**Figure 2. Conditional Branch/Jump Instruction
(Example: CALPL)**



WF025490

**Figure 3. Conditional Instruction
(Example: LDPL)**



WF025310

**Figure 4. Unconditional Instruction
(Example: CONT)**

Using The Am29CPL144 To Output External Registered PROM

By programming the EXP cell, the contents of the PC MUX are routed to pins P[1], P[15:8]/A[8], A[7:0]. This feature can be used to extend the width of the output control word when external registered PROMs are used. In Figure 5 below, the Am29CPL144 controls external registered PROMs to provide

an output control word (7 + N) bits wide (where N is the bit width of the PROMs).

When the OUTPUT instruction is executed, the CREG contents are output over pins P[1], P[15:8]/A[8], A[7:0] on the following cycle. Consequently, if the CREG contents must be read after programming the EXP cell, the system design should be modified to handle this exception.




Figure 5. Using Am29CPL144 to Address External Registered PROMs

PROGRAMMING

The Am29CPL144 FPC controller is programmed using a simple algorithm. The internal EPROM is organized as a 512-word by 36-bit array. The array is divided up into five bytes for programming. Data is written byte-wide through pins P[15:8] using a simple sequence of voltages on two pins (CLK and RESET). The Am29CPL144 uses pins P[7:5] for byte addressing; the EPROM array resides in the five lower bytes (0 through 4), while the most significant byte (7) is reserved for User Configuration Registers. Bytes 5 and 6 are not used on the Am29CPL144. Pins P[4] and T[7:0] are used to address the word with P[4] as the MSB.

The Am29CPL144 programming cycle is shown in the "Programming Waveforms" diagram. Each programming cycle consists of a program mode followed by a verify mode. To begin programming, the CLK pin is raised from a TTL level to V_{pp} . The Am29CPL144 enters program mode and disables output pins P[15:4], and accepts these pins as data I/O and address inputs. Now that the chip is in program mode, the RESET pin controls the program and verify modes. With a TTL-level HIGH on the RESET pin, the data I/O is in high-impedance, and the program data (P[15:8]) and the address (P[7:4], T[7:0]) can be set up. The data is written into memory by applying V_{pp} to RESET for time t_{w} (PGMi) as described in the Program Parameter table. RESET is then switched back to a TTL-level HIGH, and the program data is removed. The verify (Read) cycle begins when RESET is switched to a TTL LOW level, and the data resident at the addressed byte is

output on the data I/O P[15:8]. Raising RESET back to a TTL-level HIGH completes one programming cycle.


To ensure reliable programming if the data does not verify, the programming cycle could be repeated up to a total of 25 times. After a valid verification, a final overprogramming should be executed using a $V_{CC} = 5.0$ V, and an extended pulse width t_w (PGMf) equal to twice the sum of the initial programming pulse width. At the conclusion of programming the Am29CPL144, the EPROM memory should be re-verified for correct data at all addresses using two supply voltages ($V_{CC} = 5.5$ V and $V_{CC} = 4.5$ V).

Erasure

In order to fully erase all memory locations, the memory array must be exposed to an ultraviolet light source with a wavelength of 2537 Angstroms. The minimum recommended dose (UV intensity x exposure time) is 15 Wsec/cm^2 . For a UV lamp with a 12 mW/cm^2 power rating, the exposure time is about 30 minutes. The device should be placed one inch in a direct line from the light source.

It should be noted that erasure will begin with exposure to light having wavelengths of less than 4000 Angstroms. To prevent exposure to sunlight or fluorescent lighting, an opaque label should be affixed over the window after programming.

OTP (One-Time Programmable) Am29CPL144 devices are available in plastic, and are ideal for volume production. They can be inventoried unprogrammed and used with current software revisions; there is no window to be covered to prevent light from changing data.



10136A-010A

BD008300

Figure 6. Am29CPL144 Programming Cycle

JEDEC cell number definitions:

If byte no. is less than or equal to 3,
 $\text{Cell no.} = (36 * (\text{Row Address})) + (8 * (3 - \text{Byte})) + (7 - \text{Bit}) + 4$

If byte no. = 4,
 $\text{Cell no.} = (36 * (\text{Row Address})) + (3 - \text{Bit})$

Example Computations:

Row 0, Byte 4, Bit 3
 Row 511, Byte 0, Bit 0

Cell no. = $36(0) + (3 - 3) = 0$

Cell no. = $36(511) + 8(3 - 0) + (7 - 0) + 4 = 18431$

The cell numbers for the configuration bits are as follows (Byte 7 only):

Register bypass for T₇-T₀ are cells 18432 through 18439

EXP is cell 18440

SSR is cell 18441

Reset register bypass is cell 18442


Byte	Byte Select			Bit Select							
	P[7]	P[6]	P[5]	P[15]	P[14]	P[13]	P[12]	P[11]	P[10]	P[9]	P[8]
0	L	L	L	C7	C6	C5	C4	C3	C2	C1	C0
1	L	L	H	C15	C14	C13	C12	C11	C10	C9	C8
2	L	H	L	C23	C22	C21	C20	C19	C18	C17	C16
3	L	H	H	C31	C30	C29	C28	C27	C26	C25	C24
4	H	L	L	-	-	-	-	C35	C34	C33	C32
5	H	L	H	-	-	-	-	-	-	-	-
6	H	H	L	-	-	-	-	-	-	-	-
7 (Row 0)	H	H	H	T ₇	T ₆	T ₅	T ₄	T ₃	T ₂	T ₁	T ₀
7 (Row 1)	H	H	H	-	-	-	-	-	EXP	SSR	RESET

Row decoding is performed as a straight binary decode of the pins P[4] and T[7:0], where P[4] is the MSB of the 9-bit address needed to decode 512 locations. Column decoding is accomplished by the combination of the byte-select and bit-select inputs. For example, when P[7:5] are all zeros, and select byte 0, P[4] and T[7:0] are all zeros and select row 0, then P[15:8] can be used to program the 8 bits in byte 0 of row 0. These are identified as C7 through C0, and are JEDEC cells 28 through 35, respectively.

Figure 7. Programming Configuration

PROGRAMMING PARAMETERS ($T_A = 25^\circ\text{C}$)

Parameter Symbol	Parameter Description		Min.	Typ.	Max.	Unit
V_{CC}	Supply Voltage	$I_{CC} = 50 \text{ mA}$	5.75	6.0	6.25	V
V_{PP}	Programming Voltage	$I_{PP} = 30 \text{ mA}$	13	13.5	14	V
V_{IH}	Input HIGH Level		2.4		5.5	V
V_{IL}	Input LOW Level		0.0		0.5	V
t_W (PGMi)	Program Pulse Duration (Initial)		0.95		1.05	ms
t_W (PGMf)	Program Pulse Duration (Final)		2.0		50	ms
t_{AS}	Address Setup Time		2			μs
t_{DS}	Data Setup Time		2			μs
$t_{SU} (V_{PP})$	V_{PP} Setup Time		2			μs
t_{AH}	Address Hold Time		1			μs
t_{DH}	Data Hold Time		1			μs
t_{DV}	Data Valid from <u>RESET</u> LOW				100	ns
t_{DF}	Data Float from <u>RESET</u> HIGH		0		100	ns



10136A-004A

WF026640

Programming Waveforms

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65 to +150°C
(Ambient) Temperature Under Bias	-55 to +125°C
Supply Voltage to Ground Potential (Pin 28 to Pin 14) Continuous	-0.5 V to +7.0 V
DC Voltage Applied to Outputs....	-0.3 V to +V _{CC} + 0.3 V
DC Input Voltage.....	-0.3 V to +V _{CC} + 0.3 V
DC Input Current	-10 mA to +10 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	Ambient Temperature (T _A)	0 to +70°C
	Supply Voltage (V _{CC})	+4.50 to +5.50 V
Military* (M) Devices	Ambient Temperature (T _A)	-55 to +125°C
	Supply Voltage (V _{CC})	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

*Military Product 100% tested at T_A = +25°C, +125°C and -55°C.

Thermal Impedance Values (θ _{JA}), Typical	
28-Pin Plastic DIP (PD3028)	50°C/W
28-Pin Ceramic DIP (CDV028; CDE028)	40°C/W
28-Pin Plastic Leaded Chip Carrier (PL 028)	55°C/W
28-Pin Ceramic Leadless Chip Carrier (CLV028)	55°C/W

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions		Min.	Typ.	Max.	Unit	
V _{OH}	Output HIGH Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	COM'L I _{OH} = -3.0 mA	2.4			V	
			MIL I _{OH} = -1.0 mA					
V _{OL}	Output LOW Voltage	V _{CC} = Min., V _{IN} = V _{IL} or V _{IH}	COM'L I _{OL} = 16 mA			0.50	V	
			MIL I _{OL} = 12 mA					
V _{IH} (Note 1)	Input HIGH Level	Guaranteed Input Logical HIGH Voltage for All Inputs		2.0			V	
V _{IL} (Note 1)	Input LOW Level	Guaranteed Input Logical LOW Voltage for All Inputs				0.8	V	
I _{IL}	Input LOW Current	V _{CC} = Max. V _{IN} = 0.5 V				-10	μA	
I _{IH}	Input HIGH Current	V _{CC} = Max. V _{IN} = V _{CC} - 0.5 V				10	μA	
I _{OZH}	Output Leakage Current (Note 2)	V _{CC} = Max., V _{IL} = 0.8 V V _{IH} = 2.0 V	V _O = 2.4 V			10	μA	
I _{OZL}			V _O = 0.5 V			-10		
I _{CC}	Power Supply Current (Note 3)	V _{CC} = Max. I _O = 0 μA	COM'L (T _A = 0 to 70°C)	CMOS, V _{IN} = V _{CC} or GND			115	mA
				TTL, V _{IN} = 0.5 V or 2.4 V			125	
			MIL (T _A = -55 to 125°C)	CMOS, V _{IN} = V _{CC} or GND			130	
				TTL, V _{IN} = 0.5 V or 2.4 V			140	
C _{PD}	Power Dissipation Capacitance (Note 4)	V _{CC} = Max., T _A = 25°C, No Load			100		pF	

- Notes:**
- These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
 - I/O pin leakage is the worst-case of I_{OZH} or I_{IX} (where X = H or L).
 - Use CMOS I_{CC} when the device is driven by CMOS circuits, and TTL when the device is driven by TTL circuits.
 - The dynamic current consumption is:
I_{CC} (Total) = I_{CC} (Static) + (C_{PD} + nC_L) V_{CC} (f/2), where f is the clock frequency, C_L is the output load capacitance, and n is the number of loads.

CAPACITANCE*

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
C _I (RESET)	Input Capacitance	f = 1 MHz T _A = -55°C to 125°C V _{CC} = 4.5 V to 5.5 V		25	pF
C _I (All others)	Input Capacitance			15	
C _O	Output Capacitance			15	

*These capacitances are tested on a sample basis.

SWITCHING CHARACTERISTICS over **COMMERCIAL** operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

No.	Parameter Symbol	Parameter Description	Test Conditions	29CPL144/ 29CPL154		29CPL154-1		Unit
				Min.	Max.	Min.	Max.	
1	t _{PD}	CLK to P[15:0]	See Test Output Load Conditions		20		15	ns
2		CLK to A[8:0]			30		25	ns
3		DCLK to SDO			30		25	ns
4		Mode to SDO			30		25	ns
5		SDI to SDO			30		25	ns
6	t _S	T[7:0] to CLK, Resisterd Mode		6		6		ns
7		T[7:0] to CLK, Asynchronous Mode (Note 1)		15		15		ns
8		RESET to CLK, Registered Mode		6		6		ns
9		RESET to CLK, Asynchronous Mode (Note 1)		15		15		ns
10		Mode to CLK		30		25		ns
11		Mode to DCLK		30		25		ns
12		SDI to DCLK		30		25		ns
13		P[15:8] to DCLK		30		25		ns
14		t _H		T[7:0] to CLK	0		0	
15	RESET to CLK			0		0		ns
16	Mode to CLK			0		0		ns
17	Mode to DCLK			0		0		ns
18	SDI to DCLK			0		0		ns
19		P[15:8] to DCLK		0		0		ns
20	t _{PZX}	CLK to P[15:8] Enable			20		18	
21	t _{PXZ}	CLK to P[15:8] Disable			30		25	
22	t _{PW}	CLK Pulse Width			15		12	ns
23	t _{PWD}	Pulse Width			25		20	ns
24	t _P	CLK Period (Note 1)			40		33	ns
25		DCLK Period			50		40	ns

Notes: 1. These parameters are measured indirectly on unprogrammed devices. They are determined as follows:

- Measure delay from input (T[7:0], or CLK) to EPROM address out in test mode. This will measure the delay through the sequence logic.
- Measure setup time from T[7:0] input through EPROM test columns to pipeline register in verify test column mode. This will measure the delay through the EPROM and register setup.
- Measure delay from T[7:0] input to EPROM address out in verify test column mode. This will measure the delay through the logic and P[15:0] outputs.

To calculate the desired parameter measurement the following formula is used:
 Measurement (a) + Measurement (b) – Measurement (c)
 CLK PERIOD:
 CLK (a) + (b) – (c) = CLK PERIOD

SWITCHING CHARACTERISTICS over **MILITARY** operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

No.	Parameter Symbol	Parameter Description	Test Conditions	29CPL154		29CPL154-1		Unit
				Min.	Max.	Min.	Max.	
1	t _{PD}	CLK to P[15:0]	See Test Output Load Conditions		25		20	ns
2		CLK to A[8:0]			30		30	ns
3		DCLK to SDO			30		30	ns
4		Mode to SDO			30		30	ns
5		SDI to SDO			30		30	ns
6	t _S	T[7:0] to CLK, Resisterd Mode		8		8		ns
7		T[7:0] to CLK, Asynchronous Mode (Note 1)		20		20		ns
8		RESET to CLK, Registered Mode		8		8		ns
9		RESET to CLK, Asynchronous Mode (Note 1)		20		20		ns
10		Mode to CLK		30		30		ns
11		Mode to DCLK		30		30		ns
12		SDI to DCLK		30		30		ns
13		P[15:8] to DCLK		30		30		ns
14		t _H		T[7:0] to CLK	0		0	
15	RESET to CLK			0		0		ns
16	Mode to CLK			0		0		ns
17	Mode to DCLK			0		0		ns
18	SDI to DCLK			0		0		ns
19	P[15:8] to DCLK			0		0		ns
20	t _{PZX}	CLK to P[15:8] Enable			25		20	ns
21	t _{PXZ}	CLK to P[15:8] Disable			30		30	ns
22	t _{PW}	CLK Pulse Width		20		15		ns
23	t _{PWD}	CLK Pulse Width		30		25		ns
24	t _P	Pulse Period (Note 1)		50		40		ns
25		DCLK Period		60		50		ns

Notes: 1. These parameters are measured indirectly on unprogrammed devices. They are determined as follows:

- Measure delay from input (T[7:0], or CLK) to PROM address out in test mode. This will measure the delay through the sequence logic.
- Measure setup time from T[7:0] input through PROM test columns to pipeline register in verify test column mode. This will measure the delay through the PROM and register setup.
- Measure delay from T[7:0] input to PROM address out in verify test column mode. This will measure the delay through the logic and P[15:0] outputs.

To calculate the desired parameter measurement the following formula is used:







Measurement (a) + Measurement (b) - Measurement (c)

CLK PERIOD:


$$\text{CLK (a) + (b) - (c) = CLK PERIOD}$$

SWITCHING WAVEFORMS

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
 	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010




10136A-005A

WF026300

Normal Configuration

SWITCHING WAVEFORMS (Cont'd.)




10136A-011A

WF026650


SSR Configuration

SWITCHING TEST CIRCUITS



TCR01330

A. Three State Outputs




TCR01340

B. Normal Outputs

- Notes:
1. $C_L = 50$ pF includes scope probe, wiring, and stray capacitances without device in test fixture.
 2. S_1 , S_2 , and S_3 are closed during function tests and all AC tests except output enable tests.
 3. S_1 and S_3 are closed while S_2 is open for t_{pZH} test.
 4. $C_L = 5.0$ pF for output disable tests.


SWITCHING TEST WAVEFORMS



WFR02971

Setup, Hold, and Release Times


- Notes:
1. Diagram shown for HIGH data only. Output transition may be opposite sense.
 2. Cross-hatched area is don't care condition.



WFR02980

Propagation Delay

SWITCHING TEST WAVEFORMS (Cont'd.)



WFR02791

Test	V_x	Output Waveform – Measurement Level
All t_{pDS}	5.0V	
t_{pHZ}	0.0V	
t_{pLZ}	5.0V	
t_{pZH}	0.0V	
t_{pZL}	5.0V	

WFR02680

Pulse Width

Enable and Disable Times

- Notes: 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
 2. S_1 , S_2 , and S_3 of Load Circuit are closed except where shown.

Note: Pulse generator for all pulses: Rate \leq 1.0 MHz; $Z_0 = 50 \Omega$; $t_r \leq 2.5$ ns.

Test Philosophy and Methods

The following points give the general philosophy that we apply to tests that must be properly engineered if they are to be implemented in an automatic environment. The specifics of what philosophies applied to which test are shown.

1. Ensure the part is adequately decoupled at the test head. Large changes in supply current when the device switches may cause function failures due to V_{CC} changes.
2. Do not leave inputs floating during any tests, as they may oscillate at high frequency.
3. Do not attempt to perform threshold tests at high speed. Following an input transition, ground current may change by as much as 200 mA in 5–8 ns. Inductance in the ground cable may allow the ground pin at the device to rise by hundreds of millivolts momentarily. Current level may vary from product to product.
4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins that may not actually reach V_{IL} or V_{IH} until the noise has settled. AMD recommends using $V_{IL} \leq 0$ V and $V_{IH} \geq 3.0$ V for AC tests.
5. To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.
6. Capacitive Loading for AC Testing

Automatic testers and their associated hardware have stray capacitance that varies from one type of tester to another but is generally around 50 pF. This, of course, makes it impossible to make direct measurements of parameters that call for smaller capacitive load than the associated stray capacitance. Typical examples of this are the so-called "float delays," which measure the propagation delays into the high impedance state and are usually specified at a load capacitance of 5.0 pF. In these cases, the test is performed at the higher load capacitance (typically 50 pF) and engineering correlations based on data taken with a bench set up are used to predict the result at the lower capacitance.

Similarly, a product may be specified at more than one capacitive load. Since the typical automatic tester is not capable of switching loads in mid-test, it is impossible to make measurements at both capacitances even though they may both be greater than the stray capacitance. In these cases, a measurement is made at one of the two capacitances. The result at the other capacitance is predicted from engineering correlations based on data taken with a bench set up and the knowledge that certain DC measurements (I_{OH} , I_{OL} , for example) have already been taken and are within spec. In some cases, special DC tests are performed in order to facilitate this correlation.

7. Threshold Testing



The noise associated with automatic testing (due to the long inductive cables), and the high gain of the tested device when in the vicinity of the actual device threshold, frequently give rise to oscillations when testing high-speed speed circuits. These oscillations are not indicative of a reject device, but instead, of an overtaxed test system. To minimize this problem, thresholds are tested at least once for each input pin. Thereafter, "hard" high and low levels are used for other tests. Generally this means that function and AC testing are performed at "hard" input levels rather than at V_{IL} Max. and V_{IH} Min.

8. AC Testing

Occasionally, parameters are specified that cannot be measured directly on automatic testers because of tester limitations. Data input hold times often fall into this category. In these cases, the parameter in question is guaranteed by correlating these tests with other AC tests that have been performed. These correlations are arrived at by the cognizant engineer by using data from precise bench measurements in conjunction with the knowledge that certain DC parameters have already been measured and are within spec.


In some cases, certain AC tests are redundant since they can be shown to be predicted by other tests that have already been performed. In these cases, the redundant tests are not performed.

INPUT/OUTPUT CIRCUIT DIAGRAMS



PHYSICAL DIMENSIONS*

CDV028



PID # 08267B


CDE028**

*For reference only. All dimensions are measured in inches. BSC is an ANSI standard for Basic Space Centering.

**Package in development. Consult MIP Product Marketing for information.

PHYSICAL DIMENSIONS (Cont'd.)

PD 3028





PID # 11427A

CLV028*

*Package in development. Consult MIP Product Marketing for information.

PHYSICAL DIMENSIONS (Cont'd.)

PL 028



PID# 06751E

North American

ALABAMA	(205) 882-9122
ARIZONA	(602) 242-4400
CALIFORNIA,	
Culver City	(213) 645-1524
Newport Beach	(714) 752-6262
San Diego	(619) 560-7030
San Jose	(408) 452-0500
Woodland Hills	(818) 992-4155
CANADA, Ontario,	
Kanata	(613) 592-0060
Willowdale	(416) 224-5193
COLORADO	(303) 741-2900
CONNECTICUT	(203) 264-7800
FLORIDA,	
Clearwater	(813) 530-9971
Ft. Lauderdale	(305) 776-2001
Orlando	(407) 830-8100
GEORGIA	(404) 449-7920
ILLINOIS,	
Chicago	(312) 773-4422
Naperville	(312) 505-9517
INDIANA	(317) 244-7207
KANSAS	(913) 451-3115
MARYLAND	(301) 796-9310
MASSACHUSETTS	(617) 273-3970
MINNESOTA	(612) 938-0001
MISSOURI	(913) 451-3115
NEW JERSEY,	
Cherry Hill	(609) 662-2900
Parsippany	(201) 299-0002
NEW YORK,	
Liverpool	(315) 457-5400
Poughkeepsie	(914) 471-8180
Woodbury	(516) 364-8020
NORTH CAROLINA	(919) 878-8111
OHIO,	
Columbus	(614) 891-6455
Dayton	(513) 439-0470
OREGON	(503) 245-0080
PENNSYLVANIA	(215) 398-8006
SOUTH CAROLINA	(803) 772-6760
TEXAS,	
Austin	(512) 346-7830
Dallas	(214) 934-9099
Houston	(713) 785-9001
WASHINGTON	(206) 455-3600
WISCONSIN	(414) 792-0590

International

BELGIUM, Bruxelles	TEL (02) 771-91-42
	FAX (02) 762-37-12
	TLX 61028
FRANCE, Paris	TEL (1) 49-75-10-10
	FAX (1) 49-75-10-13
	TLX 263282
WEST GERMANY,	
Hannover area	TEL (0511) 736085
	FAX (0511) 721254
	TLX 922850
München	TEL (089) 4114170
	FAX (089) 406490
	TLX 523883
Stuttgart	TEL (0711) 62 33 77
	FAX (0711) 625187
	TLX 721882
HONG KONG	TEL 852-5-8654525
	FAX 852-5-8654335
	TLX 67955AMDAPHX
ITALY, Milan	TEL (02) 3390541
	(02) 3533241
	FAX (02) 3498000
	TLX 315286
JAPAN,	
Kanagawa	TEL 462-47-2911
	FAX 462-47-1729

International (Continued)

Tokyo	TEL (03) 345-8241
	FAX (03) 342-5196
	TLX J24064AMDTKOJ
Osaka	TEL 06-243-3250
	FAX 06-243-3253
KOREA, Seoul	TEL 82-2-784-7598
	FAX 82-2-784-8014
LATIN AMERICA,	
Ft. Lauderdale	TEL (305) 484-8600
	FAX (305) 485-9736
	TEL 5109554261 AMDFTL
NORWAY, Hovik	TEL (02) 537810
	FAX (02) 591959
	TLX 79079
SINGAPORE	TEL 65-2257544
	FAX 65-2246113
	TLX RS55650 MMI RS
SWEDEN,	
Stockholm	TEL (08) 733 03 50
	FAX (08) 733 22 85
	TLX 11602
TAIWAN	TEL 886-2-7122066
	FAX 886-2-7122017
UNITED KINGDOM,	
Manchester area	TEL (0925) 828008
	FAX (0925) 827693
	TLX 628524
London area	TEL (04862) 22121
	FAX (0483) 756196
	TLX 859103

North American Representatives

CANADA	
Burnaby, B.C.	
DAVETEK MARKETING	(604) 430-3680
Calgary, Alberta	
VITEL ELECTRONICS	(403) 278-5833
Kanata, Ontario	
VITEL ELECTRONICS	(613) 592-0090
Mississauga, Ontario	
VITEL ELECTRONICS	(416) 676-9720
Quebec	
VITEL ELECTRONICS	(514) 636-5951
IDAHO	
INTERMOUNTAIN TECH MKGT	(208) 888-6071
INDIANA	
ELECTRONIC MARKETING	
CONSULTANTS, INC	(317) 921-3452
IOWA	
LORENZ SALES	(319) 377-4666
KANSAS	
Merriam - LORENZ SALES	(913) 384-6556
Wichita - LORENZ SALES	(316) 721-0500
KENTUCKY	
ELECTRONIC MARKETING	
CONSULTANTS, INC	(317) 921-3452
MICHIGAN	
Birmingham - MIKE RAICK ASSOCIATES	(313) 644-5040
Holland - COM-TEK SALES, INC	(616) 399-7273
Novi - COM-TEK SALES, INC	(313) 344-1409
MISSOURI	
LORENZ SALES	(314) 997-4558
NEBRASKA	
LORENZ SALES	(402) 475-4660
NEW MEXICO	
THORSON DESERT STATES	(505) 293-8555
NEW YORK	
NYCOM, INC	(315) 437-8343
OHIO	
Centerville - DOLFUSS ROOT & CO	(513) 433-6776
Columbus - DOLFUSS ROOT & CO	(614) 885-4844
Strongsville - DOLFUSS ROOT & CO	(216) 238-0300
PENNSYLVANIA	
DOLFUSS ROOT & CO	(412) 221-4420
UTAH	
R ² MARKETING	(801) 595-0631

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.



Advanced Micro Devices, Inc. 901 Thompson Place, P.O. Box 3453, Sunnyvale, CA 94088, USA
 Tel: (408) 732-2400 • TWX: 910-339-9280 • TELEX: 34-6306 • TOLL FREE: (800) 538-8450
 APPLICATIONS HOTLINE TOLL FREE: (800) 222-9323 • (408) 749-5703

© 1988 Advanced Micro Devices, Inc.
 AIS-WCP-12M-11/88-0 Printed in USA