
MULTI-USER....

MULTI-PROCESSING

SUPER SLAVE TECHNICAL MANUAL





September 9, 1983

ATTENTION: ALL CUSTOMERS

SUBJECT: WARRANTY SERVICE RETURNS

Advanced Digital requires an RMA number (return merchandise authorization) on all returned products for warranty service repair.

Any products returned for repair without an RMA number will be returned to the customer.

So please contact our Service Department before sending your product in for repair.

Thank You,

Best, Regar

Al Bagheri General Manager

AB/ct

INTRODUCTION

ADVANCED DIGITAL is proud to introduce the SUPER SLAVE. The SUPER SLAVE is a Z80 based single board computer designed to be a bus slave in an S100 bus system. The SUPER SLAVE SBC has all the hardware needed to run a single user in an TURBO DOS or MP/M-CP/NOS system with up to 4 serial ports and an external Centronics parallel interface printer all on one board.

The SUPER SLAVE SBC contains :

Z-80A cpu (4 MHZ)
 64k OR 128k of dynamic memory (bank selectible)
 2k or 4k of shadow eprom (2716 or 2732)
 4 serial ports (Z80A SIO opt.syncronous)
 2 12 bit parallel ports (Z80A PIO)
 Real time interrupt clock (Hardware divider)

ONE YEAR WARRANTY.

* Note: Items 4 and 5 require external adaptation for RS-232 and Centronics. The adapter boards are 2 x 2" and are called PS NET. They hook up to the back of the main frame with a DB-25 connector.

SUPER SLAVE Computer Technical Manual

TABLE DE CONTENTS

TABLE OF CONTENTS

	OVERVIEW.11.1. The 64k or 128k Dynamic ram.11.2. System Monitor Eprom.11.3. Serial ports.11.4. Parallel ports.21.5. Real Time Interrupt clock.21.6. S100 Bus Interface.2EPROM.
C .	2.1. EPROM and Monitor operation
з.	INPUT / OUTPUT PORT ASSIGMENTS 5
4.	INPUT / OUTPUT PORT DESCRIPTIONS.64.1. Serial Communications Port A See Appendex A64.2. Serial Communications Port B See Appendex A64.3. Serial Communications Port C See Appendex A64.4. Serial Communications Port D See Appendex A64.5. Baud Rate Select Port.64.6. Paralled Interface Port A See Appendix B64.7. Parallel Interface Port B See Appendix B64.8. On-Board Memory Control Port.74.9. Master communications port.84.10. Master Status/Command port.8
5.	JUMPER AREA DEFINITIONS 10
6.	JUMPER DESCRIPTIONS.116.1. ASyncronous bit rate 250/500kHz.116.2. BAsyncronous/Syncronous clock select.126.3. CExt/Int Tx/Rx clock for SIO channel C.136.4. DExt/Int Tx/Rx clock for SIO channel D.136.5. EExt/Int Tx/Rx clock for SIO channel A.146.6. FExt/Int Tx/Rx clock for SIO channel B.146.7. JPR1External Reset Enable.146.8. IExternal Reset Select.156.9. JPR2Sense Switch.156.10. JPR3Select 2716 or 2732 EPROM.166.11. Interrupt Select.16
7.	ADDRESS SWITCHES 18
8.	EXTERNAL CONNECTOR PIN DEFINITIONS

	8.2.	Connector	~ J1	-	Serial	port	Channel	A	 	20
	8.3.	Connector	- J2	-	Serial	port	Channel	B	 	20
	8.4.	Connector			Serial	port	Channel	C	 	20
	8.5.	Connector			Serial	port	Channe1	B	 	21
	8.6.	Connector	~ J5		Paralle	∍l por	rt conne	ctor	 	22
9.	BOAR	D DIAGRAM.		• • • • •	• • • • • • • •				 • • •	23
10.	FACT	ORY INSTAL	LED J	TUMPER	8				 	24
		. Factory								24
Арр	endic	es								

Appendices

А.	Z80A SID / DART	25
в.	Z80A PIO	26
c.	Z80A CPU	27
D.	PARTS LIST	28
Е.	SCHEMATIC DIAGRAM	29

1. OVERVIEW

1.1. The 64k or 128k Dynamic ram

The 64k or 128k ram array can be switched on and off under software control. This allows the CPU to bank switch memory with a specifiable amount of shared memory. The memory has an access time of 200ns. Refresh is done during Z80 M1 cycles and during wait states.

1.2. System Monitor Eprom

The system monitor eprom is switched on during reset. It can be disabled and enabled under software control. It resides when enabled at 0000h to 0FFFh. On power up the prom monitor checks the setting of the sense switch and either tries to load the operating system or goes to the diagnostic monitor which has commands that allow the user to load, examine, goto and test memory. When the prom is disabled it does not use any system address space.

1.3. Serial ports

A Z80A DART is used for the four serial ports, but a Z80A SID/0 chip can be used in it's place. This allows asyncronous and synchronous serial data communications plus a variety of interrupt modes. Modem control signals are available at each serial connector. There are two software selectible baud rate generators for baud rates of 50 to 19.2k baud.

* Note: The serial ports are TTL and must be connected to external interface boards for RS232 communications. (PS NET/I)

1.4. Parallel ports

A Z80A PID is used as the parallel port. In the output mode the parallel ports can drive one TTL load .

* Note: The parallel ports need an PS NET interface board for connection to a Centronics compatible parallel printer.

1.5. Real Time Interrupt clock

A hardware divider is used for providing a real time system clock to the board. There are three rates which are generated and can be used for interrupts (244Hz, 122Hz, 61Hz.)

1.6. S100 Bus Interface

The S100 bus interface provides the signals necessary for an 8 bit I/O mapped communications port on the S100 buss and conforms to the IEEE 696 bus specification. Vectored interrupt lines VIO -VI7 are supported via jumper options.

2. EPROM

2.1. EPROM and Monitor operation

The onboard EPROM occupies address 0000H-0FFFH. The EPROM is switched on automatically during reset or power on, the EPROM contains SIO initialization code along with a simple debugger and cold start loader. After the operating system is loaded the EPROM can be turned off so that the ram at address 0000H-0FFFH can be accessed. The EPROM can be turned on and off at any time under software control.

2.2. Eprom Enable / Disable

The eprom is switched on by writing the low order bit of port IFH. An 0 disables the eprom and an 1 enables the eprom. Jumper JPR3 configures the board to accept a 2716 or 2732 EPROM.

* Note: The EPROM is always addressed at 0000H and can not be moved. Since the 2716 EPROM is 2K long it appears twice, 0000H-07FFH and 0800H-0FFFH.

2.3. Monitor Signon

The EPROM contains a simple debugger. The monitor signs on with :

> ADVANCED DIGITAL CORP. SUPER SLAVE Running Monitor Version 1.2 Jun - 1982 Press "H" for help >

SUPER SLAVE Computer Technical Manual

2.4. Monitor Commands

The monitor comm	ands are :
DSSSS, QQQQ	= Dump memory in hex from SSSS to QQQQ
FSSSS, QQQQ, BB	= Fill memory from SSSS to QQQQ with BB
GAAAA	= Go to address AAAA
IPP	= Input from port P
LAAAA	= Load memory starting at AAAA
MSSSS, QQQQ, DDDD	= Move starting at S to Q to Addr. D
OPP, DD	= Output data D to port P
PSSSS, QQQQ	= Print in ascii from SSSS to QQQQ
Т	= Test Memory

ESC will terminate any command

2.5. Cold Boot Program

ş ş SLAVE BOOT ROUTINE ş SLVBOOT:: SET UP BLOCK TRANS LD BC, SLVBLKL*256+LCSP@ LD HL, SLVBLK OUTI SEND SERVICE REQUEST DEC C ;CHANGE PORT OTIR ;SEND BLOCK MESSAGE SET UP RECIEVE BLOCK LD B,80H LD HL, 1000H INIR ;GET BLOCK JP 1000H ;GO TO SLAVE LOADER SLVBLK:: DB 9 ; REQUEST SERVICE DB 1,4CH,0,0FFH,0FFH DB ØFFH, ØFFH, ØFFH, ØFFH, ØFFH SLVBLKL EQU \$-SLVBLK SLAVE BLOCK LENGTH

3. INPUT / OUTPUT PORT ASSIGMENTS

Address		Function
00	Read/Write	SIO 1 Channel A Data port
01	Read/Write	SIO 1 Channel A Status/Control Port
02	Read/Write	SIO 1 Channel B Data port
Ø3	Read/Write	SID 1 Channel B Status/Control Port
Ø4		Unused
05		Unused
Ø6		Unused
07		Unused
Ø8		Unused
09		Unused
ØA		Unused
ØB		Unused
ØC	Read/Write	SIO 2 Channel A Data port
ØD	Read/Write	SIO 2 Channel A Status/Control Port
ØE	Read/Write	SIO 2 Channel B Data port
ØF	Read/Write	SIO 2 Channel B Status/Control Port
10	Write	Baud Rate
11		9 9
12		9 9
13	–	· • • • • • • • • • •
14	Read/Write	PIO Channel A Data port
15	Read/Write	PIO Channel B Data port
16 17	Write Write	PIO Channel A Control port
18	write Read/Write	PID Channel B Control Port
19	Read/Write	Interrupt controller data port
19	Read/Write Read/Write	Interrupt command/status port
1H 1B	Read/Write	Interrupt controller data port Interrupt command/status port
10	VEGUVWITTE	Unused
1D	Write	Memory control port
1E	Read/Write	Master communications port
1E 1F	Read/Write	Master status/command port

5

All addresses are listed in Hexidecimal.

4. INPUT / OUTPUT PORT DESCRIPTIONS

00 01	<u>4.1.</u>	Serial Communications Port A <u></u> See Appendex A Read/Write SIO 1 Channel A Data port Read/Write SIO 1 Channel A Status/Control Port
	4.2.	<u>Serial Communications Port B 2 See Appendex A</u>
02		Read/Write SIO 1 Channel B Data port
Ø3		Read/Write SIO 1 Channel B Status/Control Port
	4.3.	Serial Communications Port C === See Appendex A
ØC		Read/Write SID 2 Channel A Data port
ØD		Read/Write SIO 2 Channel A Status/Control Port
	4.4.	<u>Serial Communications Port D === See Appendex A</u>
ØE		Read/Write SIO 2 Channel B Data port
ØF		Read/Write SIO 2 Channel B Status/Control Port

4.5. Baud Rate Select Port

10 Write Baud Rate Select port

This port programs the two software selectable baud rates for the serial channels. The lower four bits program baud rate A, the upper four bits program baud rate B according to the table below.

Command	Baud Rate	Command	Baud Rate
Ø	50	8	1800
1	75	9	2000
2	110	A ·	2400
3	134	В	3600
4	150	C	4800
5	300	D	7200
6	600	E	9600
7	1200	F	19200

(e.g. Output 8EH to Baud Rate Port would select 1200 Baud for Baud Rate B and 9600 Baud for Baud Rate A.)

<u>4.6. Paralled Interface Port A See</u>	<u>Appendix B</u>
---	-------------------

14	Read/Write	PIQ Channe	el A	Data port
16	Write	PIO Channe	≥1 A	Control Port

PORT DISCRIPTIONS

4.7. Parallel Interface Port B ___ See Appendix B

15Read/WritePIO Channel B Data port17WritePIO Channel B Control Port

4.8. On-Board Memory Control Port

1D Write On-Board Memory Control Port This port controls the onboard memory managment circuit. Port write :

The two low order bits D0,D1 control which bank is on, D0 for bank 0 and D1 for bank 1.

The four high order bits control how much of bank \emptyset is shared in both banks in 1k increments from 1k to 16k.

+	-+-		• • • • •		 									
I D7	1	D6		D5		-		•		-		•	DO	I D7 = MSB, D0 = LSB
		1		1	1		1		1		1		1	
1		ł		ł	1		1		F		1		+	- Memory Bank Ø on
1		1		1	I		1		ł		+			- Memory Bank 1 on
1		I		1	1		1		+					- Don't Care
1		t		I	1		+							- Don't Care
1		1		1	+									- 🔪
1		1		+	 									- \land Controls amount of
1		+			 									- / shared memory
+					 									- /

Unswitched memory boundry:

bits 4-7	boundry	bits 4-7	boundry
Ø	48k	8	56k
1	49k	9	57k
2	50k	A	58K
З	51K	В	59K
4	52K	C	6ØK
5	53K	D	61 K
6	54K	E	62K
7	55K	F	63K

4.9. Master communications port

1E Read/Write Master communications port This port is a bi-directional interface port to the Master processor. When the slave is in the wait mode a read or write to this port will hold the processor until the master accesses the port from the S100 buss, this waiting along with the syncerr signal gaurantees error free block transfers between the master and the slave. When the slave is not in the wait mode this port can be read from or written to in the normal manner and provides 8 bits of communications with the Master processor.

4.10. Master Status/Command port

1F Read/Write Master status/command port This is a bit sensitive port for sending requests to the Master and reading on board status.

For a write:

The high order three bits are arbitrary command bits to the master. The next bit sets whether wait state protocol is used or not. Bit 3 is the service request bit to the master processor, Bit 2 clears syncerr status, Bit 1 clears parity errors. Bit 0 enables or disables the on board prom.

Bits 3-7 can be cleared by the master processor.

+		·+		-		•				•		•				•
1 1	07	1	D6	 	D5			-	D3	•		•	D1	1	DO	$1^{\prime} D7 = MSB, D0 = LSB$
.	1	· •	1		1		1		 I		1					••
	I		I		t		I.		1		ł		I		·•	• Prom enable 1=enabled
	1		i		1		1		1		ł		+			· Clear Parity 1=cleared
	ł		1		ł		1		1		+					Clear Syncerr 1=cleared
	1		1		I		·• 1		- †		·····					· Service Request
	I		I.		I.		+			•				<u> </u>		Wait Protocol Ø=Wait
	I		I		+											Command bit 5
	1							-			، مثب بیف می					- Command bit 6
•	+					• •••• •										Command bit 7
					·											
For	r a	. T	read	: t												. .

The high order four bits are the Data set ready lines from the four serial channels. Bit 3 is the service request bit, this allows testing to see if the master has responded to the service request. Bit 2 is Syncerr, this indicates if the master accessed the data port when the slave was not in a wait state on the data port. Bit 1 is Parity error. Bit 0 is the sense switch.

I D7 I	De	++ 1 D5 1	D4	I D3	D2	D1		D7 = MSB, D0 = LSB
++ 1 1 1 1 1 1 1 1	 	+	 	 	 	 	 +	 Sense Switch Ø=closed Parity error 1=error Syncerr 1=error Service Request Data Set Ready 3 Data Set Ready 2
 +								Data Set Ready 1 Data Set Ready 0

5. JUMPER AREA DEFINITIONS

Jumper	Function
	Priv coll das ses into into ant
A	Syncronous bit rate 250/500kHz
В	Asyncronous/Syncronous clock select
C	External/Internal Tx/Rx clock for SIO channel C
D	External/Internal Tx/Rx clock for SIO channel D
E	External/Internal Tx/Rx clock for SIO channel A
F	External/Internal Tx/Rx clock for SIO channel B
JPR1	External Reset Enable
I	External Reset Select
JPR2	Sense Switch
JPR3	Prom Select
	Interrupt Select

•

6. JUMPER DESCRIPTIONS

6.1. A Syncronous bit rate 250/500kHz This jumper determines the syncronous bit rate. The jumper is located above U1.

> +---+ | 1 | 500kHz +---+ | 2 | Syncronous clock out +---+ | 3 | 250kHz +---+

Install Plug between posts 1 & 2 for 500kHz operation. Install Plug between posts 2 & 3 for 250kHz operation. SUPER SLAVE Computer Technical Manual

6.2. B Asyncronous/Syncronous clock select

This jumper area determines whether the serial ports will get the Syncronous clock or the Asyncronous clock.

> 1 1 1 4 1 7 1 10 1 1 2 1 5 1 8 1 11 1 1 3 1 6 1 9 1 12 1

Jumpers 1,4,7,10 are the syncronous clock.

Jumpers 3 and 9 are Baud Rate A.

Jumpers 6 and 12 are Baud Rate B.

Jumper 2 is clock for Serial channel A.

Jumper 5 is clock for Serial channel B.

Jumper 8 is clock for Serial channel C.

Jumper 11 is clock for Serial channel D.

Jumpers from the top row to the middle row will select the syncronous clock for that channel.

Jumpers from the bottom row to the middle row will select the asyncronous clock for that channel,

6.3. C <u>Ext/Int Tx/Rx clock for SIO channel C</u> Jumper C connects the SIO channel C to either the internal baud rate generator or to the externally generated baud rate for use in sycronous applications.

Jumper C is located above Jumper B.

| 1 | 2 | 3 | ***** 1 1 1 +- External Baud rate clock 1 +---- SIO Tx/Rx clock input 1 +---- Baud rate generator channel C

Install Plug between posts 1 & 2 for Baud rate generator. Install Plug between posts 2 & 3 for external SIO clock.

> Ext/Int Tx/Rx clock for SIQ channel D 6.4. D

Jumper D connects the SIO channel D to either the internal baud rate generator or to the externally generated baud rate for use in sycronous applications.

Jumper D is located next to Jumper B.

++	
1	External Baud rate clock
121	SIO Tx/Rx clock input
++	
131	Baud rate generator channel D
· · · ·	······································

Install Plug between posts 1 & 2 for external SIO clock. Install Plug between posts 2 & 3 for Baud rate generator.

JUMPER DESCRIPTIONS

6.5. E Ext/Int Tx/Rx clock for SIO channel A

Jumper E connects the SIQ channel A to either the internal baud rate generator or to the externally generated baud rate for use in sycronous applications.

Jumper E is located next to Jumper D.

+		-+-	
ł	1	t	External Baud rate clock
		-+-	
1	2	1	SIO Tx/Rx clock input
+		-+	
1	3	t	Baud rate generator channel A
+		-+-	

Install Plug between posts 1 & 2 for external SIO clock. Install Plug between posts 2 & 3 for Baud rate generator.

5.6. E <u>Ext/Int Ix/Rx clock for SIO channel B</u>

Jumper F connects the SIQ channel B to either the internal baud rate generator or to the externally generated baud rate for use in sycronous applications.

Jumper F is located next to Jumper E.

+---+ | 1 | External Baud rate clock +---+ | 2 | SIO Tx/Rx clock input +---+ | 3 | Baud rate generator channel B +---+

Install Plug between posts 1 & 2 for external SIO clock. Install Plug between posts 2 & 3 for Baud rate generator.

6.7. JPR1 External Reset Enable

This jumper enables external reset from a terminal which can

SUPER SLAVE Computer Technical Manual

control an RS232 line. The PS NET/I board must be jumpered to drive pin 11 of serial A or B connector to control board reset.

This jumper is located above U21.

+---+

Jumper 1 to 2 to enable external reset.

6.8. I External Reset Select

This jumper selects whether serial port A or serial port B connector has the external reset line connected to it.

•

This jumper is located between J2 and J3.

+---+--+ 1 1 2 1 3 1 +---+--+ 1 1 1 1 1 +- Serial Port B Reset 1 +----- External Reset +------ Serial Port A Reset

Jumper 1 to 2 to select Reset from Serial Port A. Jumper 2 to 3 to select Reset from Serial Port B.

6.9. JPR2 Sense Switch

)

This jumper sets the sense switch either open or closed.

This jumper is located on the right side of U43.

+---+ | 1 | Ground +---+ | 2 | Ground +---+ | 3 | Sense Switch Line +---+

Jumper 1 to 2 to set Sense Switch open. Jumper 2 to 3 to set Sense Switch closed.

6.10. JPR3 Select 2716 or 2732 EPROM.

Jumper JPR3 configures the board to accept a 2716 or 2732 EPROM. Jumper JPR3 is located above the 280 chip.

+-		-+-						
ł	1	1		+5	vol	te	5	
+-		-+-						
1	5	1		EPF	NOF	ir	nput	
+.		-+-						
ŧ	3	1	•	Ädd	dres	55	line	A11
+.		-+-						

Install Plug between posts 1 & 2 for a 2716 EPROM. Install Plug between posts 2 & 3 for a 2732 EPROM.

* Note: The EPROM is always addressed at 0000H and can not be moved. Since the 2716 EPROM is 2K long it appears twice, 0000H-07FFH and 0800H-0FFFH.

6.11. Interrupt Select

This Jumper area selects on board interrupt sources and off board interrupt generators. This area is set up to allow great flexibilty in the selection of interrupt sources for the Super Slave board and to allow the Super Slave to generate interrupts to the S100 bus.

This area is divided into 9 vertical columns each of which

corresponds to an interrupt input to the Super Slave board except for the 9th column which can generate an interrupt to the S100 INT line. The horizontal rows are logical groupings of interrupt sources or destinations.

Row A provides sources which indicate whether the master has read from or written to the Super Slave board.

Row B contains the input lines to the 9519 interrupt controller.

Row C provides three master generatable interrupts, the real time clocks, and the parity error signal.

Row D contains signals which can be used as sources for interrupts to the Si00 bus.

Row E is the S100 Interrupt lines.

This jumper area is located above switch SW1 and below U13.

IWRST/	IMDIN/	+	1	l	l	ł	1	1
IIREQØ	IIREQ1	I REQ2	I I REQ3	I I REQ4	I REQ5	IIREQ6	I I REQ7	I
I MDB1	I MDB2	I MDB3	30.5Hz	PERROR	61Hz	122Hz	1	l
I SB5	I SB5	I SB6	I SB6	587	SB7	ISVREQ	ISVREQ	ISVREQ I
I VIØ	I VI1	1 115	I VI3	VI4	VI5	I VI6	V17	I INT I

The interrupt sources and destinations in this area are arranged so that the most common connections can be made with push on jumpers, but wire wrap wire may be used if necessary.

7. ADDRESS SWITCHES

The address switches control what address on the S100 buss the Super Slave boards I/O ports are to be found. These switches are located in the lower left hand corner of the board below the interrupt jumper area. The address lines A1-A7 correspond to switches S1-S7 (switch S1 is at the right hand end of the switch.) Each switch is set to a low value if it is closed and to a high value if it is open.

Super Slave Address Switch Settings

The table below shows how the 8 dip switch is the set for all the Super Slave boards to be installed in the system. 70-7Ehex and 80-8E hex are the most commonly used for slave I/O addressing. The 8 position switch is located on the lower left hand side of the board located next to the +5 volt regulator.

.

-			, -			-	, -	- 3		
 8	7	Ē	5	4	3	2	. 1	slave address	/ riu	.61.
 I	D	 U	U	ິບ	 D	D	D	 7∅H	 ହ	#275
I	· D	ប	U .	U	D	D	ប	728	1	# 826
I	D	U	U	U	D	U	D	74H	2	# 276
I	D	U	U	U	D	U	U	76H	З	F827
I	D	U	U	U	U .	D	D	· 78H	4	= 828
I	D	U	U	U	U.	D	U	7AH	5	= 278
I	D	U	U	บ	U	U	D	7CH	6	
I	D	U	U	ប	ប	U	U	7 EH	7	
•.							\$		۰.	
I	U	D -	D	D	D	D	D	80H	8:	
I	U	D	D	D	D	D	U	,82H	Э	•
I	U	D	D	D	D	U	D	84H	10	
I	U	D	D	D	D	U	ប	вен	11	
I	U	D	D	D	U	D	D	88H	12	
I	U	D	D	D	U	D	U	ван	13	
Ĩ	υ .	D	D	D	U	U	D	BCH .,	14	
I	U	D	D	D	ប	U	U	8EH	15	

U = up and "1", D = down and "0", I = ignored

8. EXTERNAL CONNECTOR PIN DEFINITIONS

	8.1. Connecto	r <u>P1</u> =	<u>S100 bus connector</u>
PIN#	NAME	PIN #	NAME
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	NAME +8V +16V XRDY VIØ* VIØ* VI1* VI2* VI3* VI4* VI5* VI6* VI7* NMI* PWRFAIL* DMA3* A18 A17 A16 SDSB* CDSB* CDSB* GND NDEF ADSB* DODSB* Ø PSTVAL* PHLDA RFU A5, A4, A3, A15, A DO1/DATA 1 D00/DATA Ø A10 D04 D05	PIN # 51 52 53 54 55-57 58 59 60 61-64 65,65 67 68 69 70 71 72 73 74 75 76 77 78 79-87 88-95 96 97 98 12,A9 99 100	
38	DO4	7	
44 45 46 47 48	SOUT SINP SMEMR SHLTA		
49 50	CLOCK GND		

EXTERNAL CONNECTORS


	8.2.	Connector	<u>J1</u>	=	Serial	port	Channel A	
	+16 V -16 V	CA¥ OLTS DLTS	Data Sync Rece: Clear Trans Reque Data	Dete ive d r to smit (est t) term smitt	er Detec et ata send data o send inal rea / recei	dy	ock	
	8.3.	Connector	<u>75</u>	Ξ	Serial	port	<u>Channel</u> B	
1 2 3 4 5 6 7 8 9 10 11 12 13 14	EXRST +16 V -16 V	CA* OLTS DLTS	Data Sync Rece: Clear Trans Reque Data Trans	Dete ive d - to 9 smit (est to term	er Detec et ata send data o send inal rea / recei	dy	nnel A *	
	8.4.	Connector	<u>13</u>	Ξ	<u>Serial</u>	port	<u>Channel</u> C	
1 2 3 4 5 6 7 8 9 10 1 12 13 14	+16 V -16 V	CA* OLTS OLTS	Data Sync Rece: Clear Trans Reque Data	Dete ive d r to s smit est to term	er Detec ct ata send	иdу	nnel A *	

	8.5. Conne	etor <u>J4</u> =	<u>Serial port</u>	<u>Channel B</u>
1	DSR	Data Se	t Ready	
2	DCDA*	Data Ca	rrer Detect Ch	annel A *
З	SYNCA*	Sync De	tect	
4	RxDA	Receive	data	
5	CTSA*	Clear t	o send	
6	TXDA	Transmi	t data	
7	RTSA*	Request	to send	
8	DTRA*	Data te	rminal ready	
9	Tx/RxCA*	Transmi	tt / receive c	lock
10	GND			
11	N/C			
12	+16 VOLTS			
13	-16 VOLTS			
14	+5 VOLTS			

8.6. Connector J5 - Parallel port connector

1	ARDY	PIO Channel	Α	ready	/ siį	gnal
2	ARDY RET	ground				
3	ASTRB*	PIO Channel	А	strob)e	
4	ASTRB RET	ground				
5	PAØ	PIO Channel	А	data	bit	DØ
6	PAØ RET	ground				
7	PA1	PIO Channel	А	data	bit	D1
	PA1 RET	ground				
9	PA2	PIO Channel	Α	data	bit	DS
10	PA2 RET	ground				
11	PA3	PIO Channel	Α	data	bit	DЗ
12	PA3 RET	ground				
13	PA4	PIO Channel	А	data	bit	D4
14	PA4 RET	ground				
15	PA5	PIO Channel	А	data	bit	D5
16	PA5 RET	ground				
17	PA6	PIO Channel	Α	data	bit	D6
18	PA6 RET	ground		·		
19	PA7	PIO Channel	А	data	bit	D7
20	PA7 RET	ground				
21	BRDY	PIO Channel	В	ready	/ si	ınal
55	BRDY RET	ground		-	-	-
23	BSTRB*	PIO Channel	в	strot)e	
24	BSTRB RET	ground				
25	PBØ	PIO Channel	в	data	bit	DØ
26	PBØ RET	ground				
27	PB1	PIO Channel	В	data	bit	Di
28	PB1 RET	ground				
23	PB2	PIO Channel	В	data	bit	DS
30	PB2 RET	ground				
31	PB3	PIO Channel	в	data	bit	D3
32	PB3 RET	ground				
33	PB4	PIO Channel	в	data	bit	D4
34	PB4 RET	ground				
35	PB5	PIO Channel	В	data	bit	D5
36	PB5 RET	ground			'	
37	PB6	PIO Channel	В	data	bit	D6
38	PB6 RET	ground				
39	PB7	PIO Channel	в	data	bit	D7
40	+ 5 VOLTS					

9. BOARD DIAGRAM



24

10. FACTORY INSTALLED JUMPERS

10.1. Eactory Installed jumpers

Jumper		
в	2-3	Tx/Rx clock for SIO A asyncronous
в	5-6	Tx/Rx clock for SIO B asyncronous
E	2-3	Tx/Rx clock for SID A internal
F	2-3	Tx/Rx clock for SIO B internal
JPR2	2-3	Auto boot slave operating system
JPR3	1-2	2716 Eprom
Interrupt	area colum	n Ø row B-C MDB1/ to IREQ0

A. Z80A SIO / DART

Z8440 Z80° SIO Serial Input/Output Controller

Product Specification

		June 1982
Features	 Two independent full-duplex channels, with separate control and status lines for modems or other devices. Data rates of 0 to 500K bits/second in the x1 clock mode with a 2.5 MHz clock (Z-80 SIO), or 0 to 800K bits/second with a 4.0 MHz clock (Z-80A SIO). Asynchronous protocols: everything necessary for complete messages in 5, 6, 7 or 8 bits/character. Includes variable stop bits and several clock-rate multipliers; break generation and detection; parity; overrun and framing error detection. 	 Synchronous protocols: everything necessary for complete bit- or byte-oriented messages in 5, 6, 7 or 8 bits/character, including IBM Bisync, SDLC, HDLC, CCITT-X.25 and others. Automatic CRC generation/checking, sync character and zero insertion/deletion, abort genera- tion/detection and flag insertion. Receiver data registers quadruply buffered, transmitter registers doubly buffered. Highly sophisticated and flexible daisy- chain interrupt vectoring for interrupts without external logic.
General Description	The Z-80 SIO Serial Input/Output Control- ler is a dual-channel data communication interface with extraordinary versatility and capability. Its basic functions as a serial-to- parallel, parallel-to-serial converter/controller can be programmed by a CPU for a broad range of serial communication applications. The device supports all common asyn- chronous and synchronous protocols, byte- or	bit-oriented, and performs all of the functions traditionally done by UARTs, USARTs and synchronous communication controllers com- bined, plus additional functions traditionally performed by the CPU. Moreover, it does this on two fully-independent channels, with an exceptionally sophisticated interrupt structure that allows very fast transfers. Full interfacing is provided for CPU or DMA




Figure 1. Z-80 SIO/2 Pin Functions

Figure 2. Z-80 SIO/2 Pin Assignments

.

Z80 SIO

Zilog

General Description (Continued)

control. In addition to data communication, the circuit can handle virtually all types of serial I/O with fast (or slow) peripheral devices. While designed primarily as a member of the Z-80 family, its versatility makes it well suited to many other CPUs.

Pin Description Figures 1 through 6 illustrate the three pin configurations (bonding options) available in the SIO. The constraints of a 40-pin package make it impossible to bring out the Receive Clock (\overline{RxC}), $\underline{Transmit}$ Clock (\underline{TxC}), Data Terminal Ready (\overline{DTR}) and Sync (\underline{SYNC}) signals for both channels. Therefore, either Channel B lacks a signal or two signals are bonded together in the three bonding options offered:

- Z-80 SIO/2 lacks SYNCB
- Z-80 SIO/1 lacks DTRB
- Z-80 SIO/0 has all four signals, but TxCB and RxCB are bonded together

The first bonding option above (SIO/2) is the preferred version for most applications. The pin descriptions are as follows:

B/ $\overline{\mathbf{A}}$. Channel A Or B Select (input, High selects Channel B). This input defines which channel is accessed during a data transfer between the CPU and the SIO. Address bit A₀ from the CPU is often used for the selection function.

 C/\overline{D} . Control Or Data Select (input, High selects Control). This input defines the type of information transfer performed between the CPU and the SIO. A High at this input during a CPU write to the SIO causes the information on the data bus to be interpreted as a command for the channel selected by B/\overline{A} . A Low at C/\overline{D} means that the information on the data bus is data. Address bit A_1 is often used for this function.

The Z-80 SIO is an n-channel silicon-gate depletion-load device packaged in a 40-pin plastic or ceramic DIP. It uses a single +5 V power supply and the standard Z-80 family single-phase clock.

CE. Chip Enable (input, active Low). A Low level at this input enables the SIO to accept command or data input from the CPU during a write cycle or to transmit data to the CPU during a read cycle.

CLK. System Clock (input). The SIO uses the standard Z-80 System Clock to synchronize internal signals. This is a single-phase clock.

CTSA, **CTSB**. Clear To Send (inputs, active Low). When programmed as Auto Enables, a Low on these inputs enables the respective transmitter. If not programmed as Auto Enables, these inputs may be programmed as general-purpose inputs. Both inputs are Schmitt-trigger buffered to accommodate slowrisetime signals. The SIO detects pulses on these inputs and interrupts the CPU on both logic level transitions. The Schmitt-trigger buffering does not guarantee a specified noiselevel margin.

D₀-D₇. System Data Bus (bidirectional, 3-state). The system data bus transfers data and commands between the CPU and the Z-80 SIO. D_0 is the least significant bit.

DCDA, **DCDB**. Data Carrier Detect (inputs, active Low). These pins function as receiver enables if the SIO is programmed for Auto Enables; otherwise they may be used as general-purpose input pins. Both pins are Schmitt-trigger buffered to accommodate slow-risetime signals. The SIO detects pulses on these pins and interrupts the CPU on both logic level transitions. Schmitt-trigger buffer-




Figure 3. Z-80 SIO/1 Pin Functions

Figure 4. Z-80 SIO/1 Pin Assignments

2042-0111, 0120

Pin Description (Continued)

ing does not guarantee a specific noise-level margin.

DTRA, **DTRB**. Data Terminal Ready (outputs, active Low). These outputs follow the state programmed into Z-80 SIO. They can also be programmed as general-purpose outputs.

In the Z-80 SIO/1 bonding option, DTRB is omitted.

IEI. Interrupt Enable In (input, active High). This signal is used with IEO to form a priority daisy chain when there is more than one interrupt-driven device. A High on this line indicates that no other device of higher priority is being serviced by a CPU interrupt service routine.

IEO. Interrupt Enable Out (output, active High). IEO is High only if IEI is High and the CPU is not servicing an interrupt from this SIO. Thus, this signal blocks lower priority devices from interrupting while a higher priority device is being serviced by its CPU interrupt service routine.

INT. Interrupt Request (output, open drain, active Low). When the SIO is requesting an interrupt, it pulls INT Low.

IORQ. Input/Output Request (input from CPU, active Low). IORQ is used in conjunction with B/\overline{A} , C/\overline{D} , \overline{CE} and \overline{RD} to transfer commands and data between the CPU and the SIO. When \overline{CE} , \overline{RD} and \overline{IORQ} are all active, the channel selected by B/\overline{A} transfers data to the CPU (a read operation). When \overline{CE} and \overline{IORQ} are active but \overline{RD} is inactive, the channel selected by B/\overline{A} is written to by the CPU with either data or control information as specified by C/\overline{D} . If \overline{IORQ} and $\overline{M1}$ are active simultane-

ously, the CPU is acknowledging an interrupt and the SIO automatically places its interrupt vector on the CPU data bus if it is the highest priority device requesting an interrupt.

MI. Machine Cycle (input from Z-80 CPU, active Low). When \overline{MI} is active and \overline{RD} is also active, the Z-80 CPU is fetching an instruction from memory; when \overline{MI} is active while \overline{IORQ} is active, the SIO accepts \overline{MI} and \overline{IORQ} as an interrupt acknowledge if the SIO is the highest priority device that has interrupted the Z-80 CPU.

RxCA, **RxCB**. Receiver Clocks (inputs). Receive data is sampled on the rising edge of RxC. The Receive Clocks may be 1, 16, 32 or 64 times the data rate in asynchronous modes. These clocks may be driven by the Z-80 CTC Counter Timer Circuit for programmable baud rate generation. Both inputs are Schmitt-trigger buffered (no noise level margin is specified).

In the Z-80 SIO/0 bonding option, \overline{RxCB} is bonded together with \overline{TxCB} .

RD. Read Cycle Status (input from CPU, active Low). If \overline{RD} is active, a memory or I/O read operation is in progress. \overline{RD} is used with B/\overline{A} , \overline{CE} and \overline{IORQ} to transfer data from the SIO to the CPU.

RxDA, **RxDB**. *Receive Data* (inputs, active High). Serial data at TTL levels.

RESET. Reset (input, active Low). A Low RESET disables both receivers and transmitters, forces TxDA and TxDB marking, forces the modem controls High and disables all interrupts. The control registers must be




Figure 5. Z-80 SIO/0 Pin Functions

Figure 6. Z-80 SIO/0 Pin Assignments

2042-0111, 0120

Pin Description (Continued) rewritten after the SIO is reset and before data is transmitted or received.

RTSA, **RTSB**. Request To Send (outputs, active Low). When the RTS bit in Write Register 5 (Figure 14) is set, the RTS output goes Low. When the RTS bit is reset in the Asynchronous mode, the output goes High after the transmitter is empty. In Synchronous modes, the RTS pin strictly follows the state of the RTS bit. Both pins can be used as general-purpose outputs.

SYNCA, SYNCB. Synchronization (inputs/outputs, active Low). These pins can act either as inputs or outputs. In the asynchronous receive mode, they are inputs similar to CTS and DCD. In this mode, the transitions on these lines affect the state of the Sync/Hunt status bits in Read Register 0 (Figure 13), but have no other function. In the External Sync mode, these lines also act as inputs. When external synchronization is achieved, SYNC must be driven Low on the second rising edge of \overline{RxC} after that rising edge of RxC on which the last bit of the sync character was received. In other words, after the sync pattern is detected, the external logic must wait for two full Receive Clock cycles to activate the SYNC input. Once SYNC is forced Low, it should be kept Low until the CPU informs the external synchronization detect logic that synchronization has been lost or a new message is about to start. Character assembly begins on the rising edge of RxC that immediately precedes the falling edge of SYNC in the External Sync mode.

In the internal synchronization mode (Monosync and Bisync), these pins act as outputs that are active during the part of the receive clock (\overline{RxC}) cycle in which sync characters are recognized. The sync condition is not latched, so these outputs are active each time a sync pattern is recognized, regardless of character boundaries.

In the Z-80 SIO/2 bonding option, SYNCB is omitted.

TxCB. TxCB. Transmitter Clocks (inputs). In asynchronous modes, the Transmitter Clocks may be 1, 16, 32 or 64 times the data rate; however, the clock multiplier for the transmitter and the receiver must be the same. The Transmit Clock inputs are Schmitt-trigger buffered for relaxed rise- and fall-time requirements (no noise level margin is specified). Transmitter Clocks may be driven by the Z-80 CTC Counter Timer Circuit for programmable baud rate generation.

In the Z-80 SIO/0 bonding option, $\overline{\text{TxCB}}$ is bonded together with $\overline{\text{RxCB}}$.

TxDA. TxDB. Transmit Data (outputs, active High). Serial data at TTL levels. TxD changes from the falling edge of \overline{TxC} .

W/RDYA, W/RDYB. Wait/Ready A, Wait/ Ready B (outputs, open drain when programmed for Wait function, driven High and Low when programmed for Ready function). These dual-purpose outputs may be programmed as Ready lines for a DMA controller or as Wait lines that synchronize the CPU to the SIO data rate. The reset state is open drain.




Figure 7. Block Diagram

Functional Description

The functional capabilities of the Z-80 SIO can be described from two different points of view: as a data communications device, it transmits and receives serial data in a wide variety of data-communication protocols; as a Z-80 family peripheral, it interacts with the Z-80 CPU and other peripheral circuits, sharing the data, address and control buses, as well as being a part of the Z-80 interrupt structure. As a peripheral to other microprocessors, the SIO offers valuable features such as nonvectored interrupts, polling and simple handshake capability.

Figure 8 illustrates the conventional devices that the SIO replaces.

The first part of the following discussion covers SIO data-communication capabilities; the second part describes interactions between the CPU and the SIO.




Figure 8. Conventional Devices Replaced by the Z-80 SIO

Data Communication Capabilities The SIO provides two independent fullduplex channels that can be programmed for use in any common asynchronous or synchronous data-communication protocol. Figure 9 illustrates some of these protocols. The following is a short description of them. A more detailed explanation of these modes can be found in the *Z-80 SIO Technical Manual*.

Asynchronous Modes. Transmission and reception can be done independently on each channel with five to eight bits per character, plus optional even or odd parity. The transmitters can supply one, one-and-a-half or two stop bits per character and can provide a break output at any time. The receiver breakdetection logic interrupts the CPU both at the start and end of a received break. Reception is protected from spikes by a transient spikerejection mechanism that checks the signal one-half a bit time after a Low level is detected on the receive data input (RxDA or RxDB in Figure 5). If the Low does not persist—as in the case of a transient-the character assembly process is not started.

Framing errors and overrun errors are detected and buffered together with the partial character on which they occurred. Vectored interrupts allow fast servicing of error conditions using dedicated routines. Furthermore, a built-in checking process avoids interpreting a framing error as a new start bit: a framing error results in the addition of one-half a bit time to the point at which the search for the next start bit is begun.

The SIO does not require symmetric transmit and receive clock signals—a feature that allows it to be used with a Z-80 CTC or many other clock sources. The transmitter and receiver can handle data at a rate of 1, 1/16, 1/32 or 1/64 of the clock rate supplied to the receive and transmit clock inputs.

In asynchronous modes, the SYNC pin may be programmed as an input that can be used for functions such as monitoring a ring indicator.

Synchronous Modes. The SIO supports both byte-oriented and bit-oriented synchronous communication.

Synchronous byte-oriented protocols can be handled in several modes that allow character synchronization with an 8-bit sync character (Monosync), any 16-bit sync pattern (Bisync), or with an external sync signal. Leading sync **280 SIO**

Data Communication Capabilities (Continued)

characters can be removed without interrupting the CPU.

Five-, six- or seven-bit sync characters are detected with 8- or 16-bit patterns in the SIO by overlapping the larger pattern across multiple in-coming sync characters, as shown in Figure 10.


CRC checking for synchronous byteoriented modes is delayed by one character time so the CPU may disable CRC checking on specific characters. This permits implementation of protocols such as IBM Bisync.

Both CRC-16 $(X^{16} + X^{15} + X^2 + 1)$ and CCITT ($X^{16} + X^{12} + X^5 + 1$) error checking polynomials are supported. In all non-SDLC modes, the CRC generator is initialized to 0's: in SDLC modes, it is initialized to 1's. The SIO can be used for interfacing to peripherals such as hard-sectored floppy disk, but it cannot generate or check CRC for IBM-compatible soft-sectored disks. The SIO also provides a feature that automatically transmits CRC data when no other data is available for transmission. This allows very high-speed transmissions under DMA control with no need for CPU intervention at the end of a message. When there is no data or CRC to send in synchronous modes, the transmitter inserts 8- or 16-bit sync characters regardless of the programmed character length.

The SIO supports synchronous bit-oriented protocols such as SDLC and HDLC by performing automatic flag sending, zero insertion and CRC generation. A special command can be used to abort a frame in transmission. At the end of a message the SIO automatically transmits the CRC and trailing flag when the transmit buffer becomes empty. If a transmit underrun occurs in the middle of a message, an external/status interrupt warns the CPU of this status change so that an abort may be issued. One to eight bits per character can be sent, which allows reception of a message with no prior information about the character structure in the information field of a frame.

The receiver automatically synchronizes on the leading flag of a frame in SDLC or HDLC, and provides a synchronization signal on the SYNC pin; an interrupt can also be programmed. The receiver can be programmed to search for frames addressed by a single byte to only a specified user-selected address or to a global broadcast address. In this mode, frames that do not match either the user-selected or broadcast address are ignored. The number of address bytes can be extended under software control. For transmitting data, an interrupt on the first received character or on every character can be selected. The receiver automatically deletes all zeroes inserted by the transmitter during character assembly. It also calculates and automatically checks the CRC to validate frame transmission. At the end of transmission, the status of a received frame is available in the status registers.

The SIO can be conveniently used under DMA control to provide high-speed reception or transmission. In reception, for example, the SIO can interrupt the CPU when the first character of a message is received. The CPU then enables the DMA to transfer the message to memory. The SIO then issues an end-offrame interrupt and the CPU can check the status of the received message. Thus, the CPU is freed for other service while the message is being received.





2042-0108, 0109

I/O Interface Capabilities

The SIO offers the choice of polling, interrupt (vectored or non-vectored) and blocktransfer modes to transfer data, status and control information to and from the CPU. The block-transfer mode can also be implemented under DMA control.

Polling. Two status registers are updated at appropriate times for each function being performed (for example, CRC error-status valid at the end of a message). When the CPU is operated in a polling fashion, one of the SIO's two status registers is used to indicate whether the SIO has some data or needs some data. Depending on the contents of this register, the CPU will either write data, read data, or just go on. Two bits in the register indicate that a data transfer is needed. In addition, error and other conditions are indicated. The second status register (special receive conditions) does not have to be read in a polling sequence, until a character has been received. All interrupt modes are disabled when operating the device in a polled environment.

Interrupts. The SIO has an elaborate interrupt scheme to provide fast interrupt service in real-time applications. A control register and a status register in Channel B contain the interrupt vector. When programmed to do so, the SIO can modify three bits of the interrupt vector in the status register so that it points directly to one of eight interrupt service routines in memory, thereby servicing conditions in both channels and eliminating most of the needs for a status-analysis routine.

Transmit interrupts, receive interrupts and external/status interrupts are the main sources of interrupts. Each interrupt source is enabled under program control, with Channel A having a higher priority than Channel B, and with receive, transmit and external/status interrupts prioritized in that order within each channel. When the transmit interrupt is enabled, the CPU is interrupted by the transmit buffer becoming empty. (This implies that the transmitter must have had a data character written into it so it can become empty.) The receiver can interrupt the CPU in one of two ways:

- Interrupt on first received character
- Interrupt on all received characters

Interrupt-on-first-received-character is typically used with the block-transfer mode. Interrupt-on-all-received-characters has the option of modifying the interrupt vector in the event of a parity error. Both of these interrupt modes will also interrupt under special receive conditions on a character or message basis (end-of-frame interrupt in SDLC, for example). This means that the special-receive condition can cause an interrupt only if the interrupt-onfirst-received-character or interrupt-on-allreceived-characters mode is selected. In interrupt-on-first-received-character, an interrupt can occur from special-receive conditions (except parity error) after the first-receivedcharacter interrupt (example: receive-overrun interrupt).

The main function of the external/status interrupt is to monitor the signal transitions of the Clear To Send (CTS), Data Carrier Detect (\overline{DCD}) and Synchronization (\overline{SYNC}) pins (Figures 1 through 6). In addition, an external/status interrupt is also caused by a CRCsending condition or by the detection of a break sequence (asynchronous mode) or abort sequence (SDLC mode) in the data stream. The interrupt caused by the break/abort sequence allows the SIO to interrupt when the break/abort sequence is detected or terminated. This feature facilitates the proper termination of the current message, correct initialization of the next message, and the accurate timing of the break/abort condition in external logic.

I/O Interface Capabilities (Continued) In a Z-80 CPU environment (Figure 11), SIO interrupt vectoring is "automatic": the SIO passes its internally-modifiable 8-bit interrupt vector to the CPU, which adds an additional 8 bits from its interrupt-vector (I) register to form the memory address of the interrupt-routine table. This table contains the address of the beginning of the interrupt routine itself. The process entails an indirect transfer of CPU control to the interrupt routine, so that the next instruction executed after an interrupt acknowledge by the CPU is the first instruction of the interrupt routine itself.

CPU/DMA Block Transfer. The SIO's blocktransfer mode accommodates both CPU block transfers and DMA controllers (Z-80 DMA or other designs). The block-transfer mode uses the Wait/Ready output signal, which is selected with three bits in an internal control register. The Wait/Ready output signal can be programmed as a WAIT line in the CPU blocktransfer mode or as a READY line in the DMA block-transfer mode.

To a DMA controller, the SIO READY output indicates that the SIO is ready to transfer data to or from memory. To the CPU, the WAIT output indicates that the SIO is not ready to transfer data, thereby requesting the CPU to extend the I/O cycle.

Internal Structure The internal structure of the device includes a Z-80 CPU interface, internal control and interrupt logic, and two full-duplex channels. Each channel contains its own set of control and status (write and read) registers, and control and status logic that provides the interface to modems or other external devices.

The registers for each channel are designated as follows:

WR0-WR7 — Write Registers 0 through 7 RR0-RR2 — Read Registers 0 through 2

The register group includes five 8-bit control registers, two sync-character registers and two status registers. The interrupt vector is written into an additional 8-bit register (Write Register 2) in Channel B that may be read through another 8-bit register (Read Register 2) in Channel B. The bit assignment and functional grouping of each register is configured to simplify and organize the programming process. Table 1 lists the functions assigned to each read or write register.




Figure 11. Typical Z-80 Environment

Read Register Functions

- RR0 Transmit/Receive buffer status, interrupt status and external status
- RR1 Special Receive Condition status
- RR2 Modified interrupt vector (Channel B only)

Write Register Functions

- WR0 Register pointers, CRC initialize, initialization commands for the various modes, etc.
- WR1 Transmit/Receive interrupt and data transfer mode definition.
- WR2 Interrupt vector (Channel B only)
- WR3 Receive parameters and control
- WR4 Transmit/Receive miscellaneous parameters and modes
- WR5 Transmit parameters and controls
- WR6 Sync character or SDLC address field
- WR7 Sync character or SDLC flag

Internal Structure (Continued) The logic for both channels provides formats, synchronization and validation for data transferred to and from the channel interface. The modem control inputs, Clear To Send ($\overline{\text{CTS}}$) and Data Carrier Detect ($\overline{\text{DCD}}$), are monitored by the external control and status logic under program control. All external control-and-status-logic signals are generalpurpose in nature and can be used for functions other than modem control.

Data Path. The transmit and receive data path illustrated for Channel A in Figure 12 is identical for both channels. The receiver has three 8-bit buffer registers in a FIFO arrangement, in addition to the 8-bit receive shift register. This scheme creates additional time for the CPU to service an interrupt at the beginning of a block of high-speed data. Incoming data is routed through one of several paths (data or CRC) depending on the selected mode and—in asynchronous modes—the character length.

The transmitter has an 8-bit transmit data buffer register that is loaded from the internal data bus, and a 20-bit transmit shift register that can be loaded from the sync-character buffers or from the transmit data register. Depending on the operational mode, outgoing data is routed through one of four main paths before it is transmitted from the Transmit Data output (TxD).




Figure 12. Transmit and Receive Data Path (Channel A)

101

Z80 SI0

Programming

The system program first issues a series of commands that initialize the basic mode of operation and then other commands that qualify conditions within the selected mode. For example, the asynchronous mode, character length, clock rate, number of stop bits, even or odd parity might be set first; then the interrupt mode; and finally, receiver or transmitter enable.


Both channels contain registers that must be programmed via the system program prior to operation. The channel-select input (B/\overline{A}) and the control/data input (C/\overline{D}) are the commandstructure addressing controls, and are normally controlled by the CPU address bus. Figures 15 and 16 illustrate the timing relationships for programming the write registers and transferring data and status.


Read Registers. The SIO contains three read registers for Channel B and two read registers for Channel A (RR0-RR2 in Figure 13) that can be read to obtain the status information; RR2 contains the internally-modifiable interrupt vector and is only in the Channel B register set. The status information includes error conditions, interrupt vector and standard communications-interface signals.

To read the contents of a selected read register other than RR0, the system program must first write the pointer byte to WR0 in exactly the same way as a write register operation. Then, by executing a read instruction, the contents of the addressed read register can be read by the CPU.


The status bits of RR0 and RR1 are carefully grouped to simplify status monitoring. For example, when the interrupt vector indicates that a Special Receive Condition interrupt has occurred, all the appropriate error bits can be read from a single register (RR1).

Write Registers. The SIO contains eight write registers for Channel B and seven write registers for Channel A (WR0-WR7 in Figure 14) that are programmed separately to configure the functional personality of the channels; WR2 contains the interrupt vector for both channels and is only in the Channel B register set. With the exception of WR0, programming the write registers requires two bytes. The first byte is to WR0 and contains three bits (D_0 - D_2) that point to the selected register; the second byte is the actual control word that is written into the register to configure the SIO. WR0 is a special case in that all of the basic commands can be written to it with a single byte. Reset (internal or external) initializes the pointer bits D_0 - D_2 to point to WR0. This implies that a channel reset must not be combined with the pointing to any register.









Vector" is Programme (*CHANNEL B ONLY)

Figure 13. Read Register Bit Functions




Figure 14. Write Register Bit Functions

2042-0113

Timing

The SIO must have the same clock as the CPU (same phase and frequency relationship, not necessarily the same driver).

Read Cycle. The timing signals generated by a Z-80 CPU input instruction to read a data or status byte from the SIO are illustrated in Figure 15.


Write Cycle. Figure 16 illustrates the timing and data signals generated by a Z-80 CPU output instruction to write a data or control byte into the SIO.

Interrupt-Acknowledge Cycle. After receiving an interrupt-request signal from an SIO (INT pulled Low), the Z-80 CPU sends an interrupt-acknowledge sequence (MI Low, and IORQ Low a few cycles later) as in Figure 17.

The SIO contains an internal daisy-chained interrupt structure for prioritizing nested interrupts for the various functions of its two channels, and this structure can be used within an external user-defined daisy chain that prioritizes several peripheral circuits.

The IEI of the highest-priority device is terminated High. A device that has an interrupt pending or under service forces its IEO Low. For devices with no interrupt pending or under service, IEO = IEI.


To insure stable conditions in the daisy chain, all interrupt status signals are prevented from changing while MI is Low. When IORQ is Low, the highest priority interrupt requestor (the one with IEI High) places its interrupt vector on the data bus and sets its




Return From Interrupt Cycle. Figure 18 illustrates the return from interrupt cycle. Normally, the Z-80 CPU issues a RETI (Return From Interrupt) instruction at the end of an interrupt service routine. RETI is a 2-byte opcode (ED-4D) that resets the interruptunder-service latch in the SIO to terminate the interrupt that has just been processed. This is accomplished by manipulating the daisy chain in the following way.

The normal daisy-chain operation can be used to detect a pending interrupt; however, it cannot distinguish between an interrupt under service and a pending unacknowledged interrupt of a higher priority. Whenever "ED" is decoded, the daisy chain is modified by forcing High the IEO of any interrupt that has not yet been acknowledged. Thus the daisy chain identifies the device presently under service as the only one with an IEI High and an IEO Low. If the next opcode byte is "4D," the interruptunder-service latch is reset.

The ripple time of the interrupt daisy chain (both the High-to-Low and the Low-to-High transitions) limits the number of devices that can be placed in the daisy chain. Ripple time can be improved with carry-look-ahead, or by extending the interrupt-acknowledge cycle. For further information about techniques for increasing the number of daisy-chained devices, refer to the Z-80 CPU Product Specification.











Figure 17. Interrupt Acknowledge Cycle



2044-008, 009, 010, 011


Absolute Maximum Ratings	with respe Operating Temperat	ect to GND0.3 V to +7.0 V g Ambient As Specified in condi ureOrdering Information of the maxim	Stresses greater than those listed under Absolute Maxi- mum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.			
Test Conditions	The ch following noted. Al (0 V). Pos enced pir ranges ar $S^* = ($ +4.75 $E^* = 2$					
	■ M* = +4.5 V *See Orderin	$V \le V_{CC} \le +5.25 V$ -55°C to +125°C, $V \le V_{CC} \le +5.5 V$ Ig Information section for package range and product number.				
DC	■ M* = +4.5 V *See Orderin	- 55°C to + 125°C, $I \le V_{CC} \le +5.5 V$ ig Information section for package	Min	Μαχ	Unit	Test Condition
DC Charac- teristics	■ M* = +4.5 V *See Orderin temperature Symbol	$-55^{\circ}C \text{ to } + 125^{\circ}C,$ $V \leq V_{CC} \leq +5.5 \text{ V}$ Is information section for package range and product number. Parameter				Test Condition
Charac-	■ M* = +4.5 V *See Orderin temperature Symbol V _{ILC}	- 55°C to + 125°C, $I \le V_{CC} \le +5.5$ V ig Information section for package range and product number.	-0.3	+0.45	Unit V V	Test Condition
Charac-	■ M* = +4.5 V *See Orderin temperature Symbol	- 55°C to + 125°C, $V \le V_{CC} \le +5.5$ V ig Information section for package range and product number. Parameter Clock Input Low Voltage		+0.45	v	Test Condition
Charac-	■ M* = +4.5 V *See Orderin temperature Symbol V _{ILC} V _{ILC} V _{IHC}	- 55° C to + 125° C, $V \le V_{CC} \le + 5.5 V$ I'g Information section for package range and product number. Parameter Clock Input Low Voltage Clock Input High Voltage	-0.3 V _{CC} -0.6	+0.45 +5.5	V V	Test Condition
Charac-	■ M* = + 4.5 V *See Orderin temperature Symbol V _{ILC} V _{ILC} V _{IHC} V _{ILC} V _{IL}	- 55° C to + 125° C, $V \le V_{CC} \le + 5.5 V$ Ig Information section for package range and product number. Parameter Clock Input Low Voltage Clock Input High Voltage Input Low Voltage	-0.3 V _{CC} -0.6 -0.3	+ 0.45 + 5.5 + 0.8	V V V	Test Condition
Charac-	■ M* = + 4.5 V *See Orderin temperature Symbol V _{ILC} V _{ILC} V _{IHC} V _{IL} V _{IL} V _{IL}	$-55^{\circ}C \text{ to } + 125^{\circ}C,$ $V \leq V_{CC} \leq +5.5 \text{ V}$ Ing Information section for package range and product number. Parameter Clock Input Low Voltage Clock Input High Voltage Input Low Voltage Input High Voltage	-0.3 V _{CC} -0.6 -0.3	+ 0.45 + 5.5 + 0.8 + 5.5	V V V V	
Charac-	■ M* = + 4.5 V *See Orderin temperature Symbol V _{ILC} V _{ILC} V _{IHC} V _{IL} V _{IL} V _{IL} V _{IL}	$-55^{\circ}C \text{ to } + 125^{\circ}C,$ $V \leq V_{CC} \leq +5.5 \text{ V}$ Indigination section for package range and product number. Parameter Clock Input Low Voltage Clock Input High Voltage Input Low Voltage Input High Voltage Output Low Voltage Output Low Voltage	-0.3 V _{CC} -0.6 -0.3 +2.0	+ 0.45 + 5.5 + 0.8 + 5.5	V V V V V	I _{OL} = 2.0 mA
Charac-	■ M* = +4.5 V *See Orderin temperature Symbol V _{1LC} V _{1HC} V _{1HC} V _{1HC} V _{1H} V _{1H} V _{0L} V _{0H}	$-55^{\circ}C \text{ to } + 125^{\circ}C,$ $V \leq V_{CC} \leq +5.5 \text{ V}$ Ing Information section for package range and product number. Parameter Clock Input Low Voltage Clock Input High Voltage Input Low Voltage Output Low Voltage Output Low Voltage Output High Voltage Output High Voltage	-0.3 V_{CC} -0.6 -0.3 +2.0 +2.4	+0.45 +5.5 +0.8 +5.5 +0.4	V V V V V V	I _{OL} = 2.0 mA I _{OH} = -250 μA
Charac-	■ M* = +4.5 V *See Orderin temperature Symbol V _{1LC} V _{1HC} V _{1HC} V _{1HC} V _{1H} V _{0L} V _{0H} I _{LI}	$-55^{\circ}C \text{ to } + 125^{\circ}C,$ $V \leq V_{CC} \leq +5.5 \text{ V}$ Ing Information section for package range and product number. Parameter Clock Input Low Voltage Clock Input High Voltage Input Low Voltage Output Low Voltage Output High Voltage Output High Voltage Input Leakage Current	$-0.3 \\ V_{CC}-0.6 \\ -0.3 \\ +2.0 \\ +2.4 \\ -10$	+ 0.45 + 5.5 + 0.8 + 5.5 + 0.4 + 10	V V V V V V V μΑ	$I_{OL} = 2.0 \text{ mA}$ $I_{OH} = -250 \mu \text{A}$ $0 < V_{IN} < V_{CC}$

Capacitance	Symbol	Parameter	Min	Max	Unit	Test Condition
	С	Clock Capacitance		40	pF	Unmeasured
	CIN	Input Capacitance		5	pF	pins returned
	C _{OUT}	Output Capacitance		10	pF	to ground

Over specified temperature range; $f = 1MH_z$

Z80 SIO

AC Electrical Characteristics




Number	Symbol	Parameter	Z-80 Min	SIO Max	Z-80A Min		Z-80B Min	SIO*† Max
1	TcC	Clock Cycle Time	400	4000	250	4000	165	4000
2	TwCh	Clock Width (High)	170	2000	105	2000	70	2000
з	TÍC	Clock Fall Time		30		30		15
4	TrC	Clock Rise Time		30		30	· · · ·	15
5 —	-TwCl	Clock Width (Low)	170 -	- 2000 —	—105 —	2000 —	70	-2000
6	TsAD(C)	CE, C/D, B/Ā to Clock Setup Time	160		145		60	
7	TsCS(C)	IORQ, RD to Clock † Setup Time	240		115		60	
8	TdC(DO)	Clock 1 to Data Out Delay		240		220		150
9	TsDI(C)	Data In to Clock † Setup (Write or $\overline{M1}$ Cycle)	50		50		30	
10 —	- TdRD(DOz)	RD I to Data Out Float Delay		- 230 -		-110	<u> </u>	90
11	TdIO(DOI)	IORQ 1 to Data Out Delay (INTACK Cycle)		340		160		100
12	TsM1(C)	MI to Clock Setup Time	210		90		75	
13	TsIEI(IO)	IEI to IORQ 1 Setup Time (INTACK Cycle)	200		140		120	
14	TdM1(IEO)	$\overline{M1} \downarrow$ to IEO \downarrow Delay (interrupt before $\overline{M1}$)		300		190	160	
15	- TdIEI(IEOr)	· IEI † to IEO † Delay (after ED decode)		- 150 -		-100 -		70
16	TdIEI(IEOf)	IEI I to IEO I Delay		150		100		70
17	TdC(INT)	Clock to INT Delay		200		200		150
18	TdIO(W/RWf)	$\overline{\text{IORQ}} \downarrow \text{ or } \overline{\text{CE}} \downarrow \text{ to } \overline{W}/\overline{\text{RDY}} \downarrow \text{(Delay Wait Mode)}$		300		210		175
19	TdC(W/RR)	Clock † to $\overline{W}/\overline{RDY}$ † Delay (Ready Mode)		120		120		100
20	- TdC(W/RWz)-	- Clock I to W/RDY Float Delay (Wait Mode) —		<u> </u>		-130 -		-110
21	Th	Any unspecified Hold when Setup is specified	0		0		0	

* Z-80 SIO timings are preliminary and subject to change. † Units in nanoseconds (ns).

2044-012

106



Number	Symbol	Parameter		SIO Max	Z-802 Min	A SIO Max		SIO' Max	Notes†
1	TwPh	Pulse Width (High)	200		200		200		2
2	TwPl	Pulse Width (Low)	200		200		200		2
3	TcTxC	TxC Cycle Time	400	8	400	œ	330	8	2
4	TwTxCl	TxC Width (Low)	180	œ	180	œ	100	8	2
5 —	TwTxCh	- TxC Width (High)	- 180 -		180	— <u> </u>	100 -		2
6	TdTxC(TxD)	TxC I to TxD Delay (x1 Mode)		400		300		220	2
7	TdTxC(W/RRf)	TxC I to W/RDY I Delay (Ready Mode)	5	9	5	9	5	9	3
8	TdTxC(INT)	TxC to INT Delay	5	9	5	9	5	9	3
9	TcRxC	RxC Cycle Time	400	œ	400	8	330	8	2
10	TwRxC1	- RxC Width (Low)	- 180 -		- 180 -	— <u> </u>	- 100 -		2
11	TwRxCh	RxC Width (High)	180	8	180	œ	100	8	2
12	TsRxD(RxC)	RxD to \overline{RxC} t Setup Time (x1 Mode)	0		0		0		2
13	ThRxD(RxC)	$\overline{\text{RxC}}$ t to RxD Hold Time (x1 Mode)	140		140		100		2
14	TdRxC(W/RRf)	\overline{RxC} 1 to $\overline{W}/\overline{RDY}$ Delay (Ready Mode)	10	13	10	13	10	13	3
15	TdRxC(INT)	RxC 1 to INT Delay	10	13	10	13	10	13	З
16	TdRxC(SYNC)	RxC † to SYNC Delay (Output Modes)	4	7	4	7	4	7	3
17	TsSYNC(RxC)	SYNC 4 to RxC † Setup (External Sync Modes)	-100		-100			100	2

Units in nanoseconds (ns).
 Units equal to System Clock Periods.

NOTES: † In all modes, the System Clock rate must be at least five times the maximum data rate. 1. Z-80 SIO timings are preliminary and subject to change.

107

Z80 SIO

Ordering Information	Product Number	Package/ Temp	Speed	Description	Product Number	Package/ Temp	Speed	Description
	Z8440	CE,CM	2.5 MHz	Z80 SIO/0 (40-pin)	Z8441 A	DE,DS	4.0 MHz	Z80B SIO/1 (40-pin)
	Z8440	CMB,CS	2.5 MHz	Same as above	Z8441A	PE,PS	4.0 MHz	Same as above
	Z8440	DE,DS	2.5 MHz	Same as above	Z8441B	CS	6.0 MHz	Z80B SIO/1
	Z8440	PE,PS	2.5 MHz	Same as above				(40-pin)
	Z8440A	CE,CM	4.0 MHz	Z80A SIO/0	Z8441B	DS	6.0 MHz	Same as above
				(40-pin)	Z8441B	PS	6.0 MHz	Same as above
	Z8440Å	CMB,CS	4.0 MHz	Same as above	Z8442	CE,CM	2.5 MHz	Z80 SIO/2
	Z8440A	DE,DS	4.0 MHz	Same as above				(40-pin)
	Z8440A	PE,PS	4.0 MHz	Same as above	Z8442	CMB,CS	2.5 MHz	Same as above
	Z8440B	CS	6.0 MHz	Z80B SIO/0	Z8442	DE,DS	2.5 MHz	Same as above
				(40-pin)	Z8442	PE,PS	2.5 MHz	Same as above
	Z8440B	DS	6.0 MHz	Same as above	Z8442Å	CE,CM	4.0 MHz	Z80A SIO/2
	Z8440B	PS	6.0 MHz	Same as above				(40-pin)
	Z8441	CE,CM	2.5 MHz	Z80 SIO/1	Z8442A	CMB,CS	4.0 MHz	Same as above
				(40-pin)	Z8442A	DE,DS	4.0 MHz	Same as above
	Z8441	CMB,CS	2.5 MHz	Same as above	Z8442A	PE,PS	4.0 MHz	Same as above
	Z8441	DE,DS	2.5 MHz	Same as above	Z8442B	CS	6.0 MHz	Z80B SIO/2
	Z8441	PE,PS	2.5 MHz	Same as above				(40-pin)
	Z8441A	CE,CM	4.0 MHz	Z80A SIO/1	Z8442B	DS	6.0 MHz	Same as above
				(40-pin)	Z8442B	PS	6.0 MHz	Same as above
	Z8441A	CMB,CS	4.0 MHz	Same as above				

*NOTES: C = Ceramic, D = Cerdip, P = Plastic; E = -40°C to +85°C, M = -55°C to +125°C, MB = -55°C to +125°C with MIL-STD-883 with Class B processing, S = 0°C to +70°C.

00-2042-A

108

C. Z80A CPU

See Super Quad

.

D. PARTS LIST

.

LIST OF CHIPS FOR THE SUPER SLAVE ... LOCATIONS ... 6-29-82... H/A

1 TEM	PART NUMBER	LOCATION	QUANTITY USED	
1.	74LSØØ	U4,U9,U26,U36	4	
2.	74LSØ2	U6, U18, U22,U27	4	
3.	74504	U4Ø,U6Ø	2	
4.	74LSØ8	U5,U15	2	
5.	74LS10	U10,U25	2	
б.	74LS14	U2,U28	2	
7.	7416	U21	1	
8.	74LS27	U24	1	
9.	74LS32	U8,U2Ø	2	
10.	74LS85	U33	1	
11.	74LS74	U7,U19	2	
12.	74LS113	U1,U11	2	
13.	74LS138	U 34	1	
14.	74LS139	U16	1	
15.	74F157	U46,U47	2	•
16.	74LS174	U49	1	
17.	74LS175	U17	1	
18.	74LS244	U31,U38,U41	3	
19.	74LS273	U32	1	
20.	74LS373	U37,U42	2	
21.	74LS393	U59	1	
22.	25LS2521	U29	1	
23.	AM9519	U13	1	
24.	BR1941	U12	1	
25.	CD4020	U3	1	· · · ·


26.	280A CPU	U45	1
27.	Z8ØA DART	U14,U3Ø	2
28.	2807 P10	U43	1
29.	2716 EPROM	U44	1
30.	4164 MEMORY	U5Ø-U58,U61-U69	18/9
31.	LM323K (SG323)	VRI	1
32.	16 PIN SWITCH	SW1	1


(B


E. SCHEMATIC DIAGRAM

29

.







PSQUAD/PAR 3-25-32

13.2