## VMEBUS DATA RATE BOOSTED TO 400 MBYTESIS RISG-BASED CONTROLLER TARCEIS WINDOWS

(19) Six:
 Sill :COMis

PPBEIIEWS OF THE GOMDEMFALI 91MND ITC '91 SHOWS


# Still the Leader in DOS based Electronic Design 

## Introducing Schematic <br> Design Tools version 4.10



The leader in PC based EDA tools.
Why? Because we never stop improving our products. One example is our world famous Schematic Design Tools package with the ESP framework.

OrCAD has just released version 4.10 with these new features.

- dramatic increase in capacity
- utilities like netlist output have increased speed
- introducing new "hotkeys" in the ESP framework


## The ESP Framework

The ESP framework is the first PC based framework that allows seamless integration between OrCAD tools and those of third party vendors. ESP framework is a part of Schematic Design Tools; no need to pay extra.

## The OrCAD Difference

Schematic Design Tools still comes with the features you'd expect to pay more for:

- A library of over 20,000 unique parts you can browse through in a breeze.
- Utilities to generate Bill-of-Materials, electrical rules check, create custom library parts.
- Support for over 30 netlist formats.
- Over a hundred supported display adapters, 50 printer drivers, a dozen plotter drivers.
- User definable "smart" macros

As ever, all OrCAD products come with one year of product updates, telephone technical support and 24 hour BBS, and a subscription to The Pointer newsletter.

3175 N.W. Aloclek Drive Hillsboro, OR 97124 FAX (503)690-9891

If you would like information about this or any OrCAD product, contact your local OrCAD Value Added Reseller.

Call (503)690-9881 or write today for your FREE demo disk!
(713) 486-9251

CANADA
Pegasus Circuits (416)567-6840

## A question for designers who aren't yet using high-performance $\mu$ PLDs.



Ever feel like your system designs aren't quite up to speed, so to speak? It's probably not your fault. Because PLDs have typically forced designers to sacrifice performance to achieve higher integration.

| PLD Performance |  |
| :--- | :--- |
| PLD | t $_{\text {PD }}{ }^{*}$ |
| Intel 85C060 | 10 ns |
| PALCE610 | 15 ns |
| 20RA10 | 15 ns |
| EP610 | 16 ns |
| Intel 85C090 | 15 ns |
| EP910 | 33ns |
| *Propagation Delay |  |

[^0]and 24-macrocell 85C090 are, without question, the fastest integrated PLDs in the industry.

So what are you waiting for? Call (800) 548-4725 and ask for Literature Packet \#IA81.

We'll send you everything you need to know about how to improve system performance. Without delay.

## intel.

The Computer Inside."
CIRCLE 174 FOR U.S. RESPONSE
CIRCLE 175 FOR RESPONSE OUTSIDE THE U.S.

## The Shot Heard



## AMD Introduces The Am 386 " Microprocessor.

You say you want a revolution? We've got your ammunition: The Am386 microprocessor. And it stands for the same principles you value most-higher speeds, longer battery life, better price-performance, and the freedom to choose your own vendor.

The Am386DXL-40 microprocessor shatters the 33 MHz 386 speed barrier with
a genuine, 40 MHz , plug-in replacement. Which means you can easily offer the fastest 386 system available.

Thanks to its truly static operation, the Am386 microprocessor family uses very little power. So you can expect battery life up to 5.5 hours under normal working conditions with our 25 MHz , low-power Am386SXL-25 CPU.


And the price you pay for such freedoms is small, and getting smaller. Because we've brought back aggressive learning curve pricing, anticipating at least a $20 \%$ price reduction each year for our Am386SXL-25 CPU.

What's more, the Am386 microprocessor family is available today, available in quantity, and available to everyone.

In truth, it's the microprocessor for the masses.
So call AMD today at 1-800-222-9323.

And start a revolution of your own with the Am386 microprocessor.

## 7

## Advanced Micro Devices

"We're Not Your Competition."

technology 38 ITC '91 FOCUSES 0N TESTABILITY ISSUES
ANALYSIS A joint meeting of two IEEE working groups highlights discussions on de-sign-for-test and concurrent engineering.
cover 47 12-BIT IC ADCS SAMPLE SIGNALS AT UP T0 20 MHZ
FEATURE Multistep, monolithic 10 -and-12-bit ADCs digitize 5 -to- $20-\mathrm{MHz}$ sine waves at Nyquist.
desicn 63 AvOID CONFUSION IN CHOOSING DIGITAL LOGIC
APPLICATIONS To make optimum decisions, study advanced logic and learn an orderly method for choosing among them with this guide.

## special 77 The Mil-HDBK-217 CONTROVERSY

SECTION Three industry experts offer insightful, yet sometimes conflicting views on traditional reliability approaches.
PRODUCT 1258 -BIT VOLTAGE-OUTPUT DACS SPORT 11-BIT RESOLUTION
INNOVATIONS Single-supply DACs accept 2-bit input words for gain control and produce unipolar and bipolar output voltages.

129 CHIP SET, STANDARD TAKE 1/4-IN. TAPE T0 10 GBYTES
Built for servo technology and magneto-resistive heads, a four-chip set increases tape capacity.

## 14 EDITORIAL

## 18 TECHNOLOGY BRIEFING

Credit VESA for standards

## 23 TECHNOLOCY NEWSLETTER

- DARPA backs MCC on laser tool for MCMs
- Microcontroller sports 512-byte onchip RAM
- In-depth report reviews mixed-signal simulators
- Compaq takes modular approach to upgrading
- Submicron CMOS gate-array family widened
- Glass media takes 2.5-in. hard drive to 180 Mbytes
- Patent issued for selective simulation
- IEEE to standardize on sensor terminology
- Low-voltage 386 packs system management


## 27 TECHNOLOGY ADVANCES

- VME gets 10 -times boost as tenyear anniversary gift
- 3D silicon VLSI process offers five times the density of 2D techniques
- Upgradable servers made possible with modular motherboard design
- Rotating matrix makes image processing quicker and easier
- Memory-card standard expands to include I/O functions


Jesse H. Neal Editorial Achievement Awards: 1967 First Place Award 1968 First Place Award 1972 Certificate of Merit 1972 Certificate of Merit
1975 Two Certificates of Merit 1976 Certificate of Merit 1978 Certificate of Merit 1980 Certificate of Merit 1986 First Place Award 1989 Certificate of Merit

## PC DESIGN SPEGIAL SEGTION

89 PC Design Newsletter
91 Comdex/Fall '91: Data storage still ranks high among the issues 97 PC Design Products

## PG GHIP SETS GUIDE

101 Less equals more: Latest chip sets offer more functionality with fewer chips
104 PC Chip Sets Products

## 109 IDEAS FOR DESIGN

- The smart way to measure $\mathrm{I}_{\mathrm{C}}$.
- Circuit tailors triangle waveforms
- Voltage divider needs no trimming


## 115 QUICK LOOK

- Perspectives on Time-to-Market: Avoiding technology delays
- High-tech businesses can get help, online
- What makes a good skunk works?
- A Spice Cookbook serves up analog circuit simulations


## 119 PEASE PORRIDGE

What's all this quakey shakey stuff, anyhow?

## NEW PRODUCTS

## 136 Instruments

$660-\mathrm{MHz}$ digital tester runs the gamut of IC applications
140 Computers \& Peripherals
143 Communications
145 Software
146 Computer-Aided Engineering
147 Components

## 149 Digital ICs

RISC-based controller handles windows with ease
152 Packaging \& Production
159 INDEX OF ADVERTISERS
161 READER SERVICE CARD

GOMING NEXT ISSUE

- Building a case for object-oriented software technology
- Simulating audio transducers with Spice
- Special section: Programmable logic development tools designers' guide
- Avoid pitfalls in selecting the right programmable-logic design tools
- Streamline programmable-logic design with the proposed LPM standard
- First details on a new low-power 80386 processor
- Using a new Gilbert-cell analog multiplier
- Simulating VMEbus operations with new software
- Designing with a new combined mi-croprocessor-DSP processor for voice processing
- PLUS:

Ideas for Design
Pease Porridge
Technology Advances
QuickLook

ELECTRONIC DESIGN (USPS 172-080; ISSN 0013-4872) is published semi monthly by Penton Publishing Inc., 1100 Superior Ave., Cleveland, OH 44114 2543. Paid rates for a one year subscription are as follows: $\$ 85$ U.S., $\$ 160$ Canada, $\$ 230$ International. Second-class postage paid at Cleveland, OH, and additional mailing offices. Editorial and advertising addresses: ELECTRONIC DESIGN, 611 Route \#46 West, Hasbrouck Heights, NJ 07604. Telephone (201) 393-6060. Facsimile (201) 393-0204.

Printed in U.S.A. Title registered in U.S. Patent Office. Copyright ${ }^{\circ} 1991$ by Penton Publishing Inc. All rights reserved. The contents of this publication may not be reproduced in whole or in part without the consent of the copyright owner.

Permission is granted to users registered with the Copyright Clearance Center Inc. (CCC) to photocopy any article, with the exception of those for which separate copyright ownership is indicated on the first page of the article, provided that a base fee of $\$ 1$ per copy of the article plus $\$ .50$ per page is paid directly to the CCC, 27 Congress St., Salem, MA 01970 (Code No. 0013-4872/91 \$1.00 + . 50) ' (Can. GST \# R126431964) Copying done for other than personal or internal reference use without the express permission of Penton Publishing, Inc. is prohibited. Requests for special permission or bulk orders should be addressed to the editor.

For subscriber change of address and subscription inquiries, call (216) 696-7000.
POSTMASTER: Please send change of address to electronic design, Penton Publishing Inc., 1100 Superior Ave., Cleveland, OH 44114-2543.

# IN MEMORY MOD CROSSOVER HAS J 

You've heard the old saying, "we'll cross that bridge when we come to it." Well, we have.

Cost crossover today makes 4-meg DRAMs more economical per bit than 1-meg DRAMs. And given all the benefits in reliability and board real estate, that's good news.


People are lining up to take advantage of it.

One specific advantage is in memory modules. Samsung 4-meg-based modules are actually more cost-effective today than their 1-meg-based counterparts.

All the modules listed here have reliability specs based on 600 temperature cycles $\left(0-125^{\circ} \mathrm{C}\right)$ and 500 hours ( $85^{\circ} \mathrm{C}, 85 \% \mathrm{RH}$ ). Available features include 70,80 , and 100 ns access


# ULES, COST-PER-BIT UST BEEN COMPLETED. 


times, fast page mode, low-power versions, gold lead finish, and customerspecific labeling.

SAMSUNG MEMORY MODULES BASED ON 4-MEG DRAMs

| Megatytee | Part Number | Organization |
| :--- | :--- | ---: |
| 1 | KMM581000AN | $1 \mathrm{M} \times 8$ |
| 1 | KMM591000AN | $1 \mathrm{M} \times 9$ |
| 4 | KMM584000A | $4 \mathrm{M} \times 8$ |
| 4 | KMM594000A | $4 \mathrm{M} \times 9$ |
| 4 | KMM5321000A | $1 \mathrm{M} \times 32$ |
| 4 | KMM5331000A | $1 \mathrm{M} \times 33$ |
| 4 | KMM5361000A | $1 \mathrm{M} \times 36$ |
| 8 | KMM5322000A | $2 \mathrm{M} \times 32$ |
| 8 | KMM5332000A | $2 \mathrm{M} \times 33$ |
| 8 | KMM5362000A | $2 \mathrm{M} \times 36$ |

Samsung is one of the world's leading manufacturers of both DRAMs and memory modules. Our outstanding quality, reliability, and availability have helped us gain this leading position.

For data sheets on our 4-meg DRAMs and 4-meg-based modules, call 1-800-423-7364 or (408) 954-7229 today. Or write to Memory Module Marketing, Samsung Semiconductor, 3725 No. First St., San Jose, CA 95134.

## (ty SAMSUNG

Technology that works for life.


## SCSI - bus Analyzer/Emulator

- SCSI 1 \& 2 FAST Support, over 10 Mhz tracing capability.


## REO-ACK recording, all four edjes.

## 32K event trace memory standari, 128 K optional.

Easy to use; easy to read SCSI eriglish display.
Ancot's SCSI Analyzer/Emulator is powerful, easier to use and costs less. Proven in use worldwide, this portable equipment can significantly reduce development time and improve design quality. Also saves time and labor in manufacturing and repair applications.

[0) (415) 322-5322 Fax: (415) 322-0455
115 Constitution Drive, Menlo Park, CA 94025 USA

## THE LTHIUM POWER SOURCE <br> B <br> When requirements demand high

## energy density lthium batteries

BEI batteries are functioning sately and efficiently around the world in timing devices, memory circuits, and a myriad of other electrical electronic applications; in aircraft radar and jet engine monitoring equipment; and in devices They remain high energy sources. Temperatures hermetic and operable at $200^{\circ} \mathrm{C}$.
 ranging from $-55^{\circ} \mathrm{C}$ to
le, dependable energy source with predictable performance chate batteries are thed lithium cells and BEI lithium/thiony card and custom-desigations.
manufactures standa wide range of applications battery packs for a

> For more information, call/FAX for our FREE brochure.
> B) $]^{\circ}$ BATTERY ENGINEERINC,INC. 1636 Hyde Park Avenue • Hyde Park, Mass. 02136 • 617-361-7555 • FAX: 617-361-1835

- Performance - Safety • Power • Reliability


## EIETRMCIETEN

Editor-in-Chief: Stephen E. Scrupski
Executive Editor: Roger Allan
Managing Editor: Bob Milne
Senior Editors: Frank Goodenough, Milt Leonard, John Novellino

Technology Editors:
Analog \& Power: Frank Goodenough Communications \& Industrial: Milt Leonard (San Jose)
Components \& Packaging: David Maliniak Computer-Aided Engineering: Lisa Maliniak
Computer Systems: Richard Nass Semiconductors: Dave Bursky (San Jose) Test \& Measurement: John Novellino

News Editor: Sherrie Van Tyle

## Field Bureaus:

West Coast Executive Editor:
Dave Bursky (San Jose)
Boston: Lawrence Curran
Dallas: Jon Campbell
Frankfurt: John Gosch
London: Peter Fletcher
Chief Copy Editor: Roger Engelke, Jr.
Contributing Editors:
Ron Kmetovicz, Robert A. Pease
Editorial Production Manager:
Lisa Iarkowski
Associate Art Director: Tony Vitolo
Staff Artist/Designer: Tom Pennella
Editorial Support Supervisor: Mary James
Editorial Assistant: Ann Kunzweiler
Editorial Secretary: Bradie Guerrero

Editorial Offices: (201) 393-6262
Advertising Production:
(201) 393-6093 or FAX (201) 393-0410

Production Manager: Michael McCabe Production Assistants:
Donna Marie Bright, Lucrezia Hlavaty, Eileen Slavinsky

Circulation Manager: Robert Clark
Promotion Manager: Clifford Meth
Reprints: Helen Ryan 1-800-835-7746

Group Art Director: Peter K. Jeziorski
Computer Systems Administrator:
Anne Gilio Turtoro

Published by Penton Publishing Vice President-Editorial: Perry Pascarella

Publisher: Paul C. Mazzacano

## It's the fastest electrostatic plotter ever built.



Buckle your seat belt and return your tray-table to the full upright position. Because with CalComp's new 68000 Series, 400 dpi color electrostatic plotter, you're going to fly.

Humming under the slick new skins is the latest high performance, RISCbased CPU-processing data faster than ever before.

Plotting speed is awesome too-a head-spinning 2.0 ips .

And with its standard 4:1 mux, concurrent overlap loading-for simultaneous plotting and data processing-and auto take-up reel, the 68000 can speed along virtually non-stop, completely unattended.

Of course, you can run in cut-sheet mode, too.

Plot quality is extraordinary. You get the sharpest lines and most vibrant colors because the system automatically optimizes plotting speed to plot density, and because CalComp's EnviroClean ${ }^{\text {tM }}$ Toner System's Auto Replenisher continuously monitors and maintains consistent color density of the toner.

Even with all the high performance features, the 68000 Series is easy to run and maintain. You command all its features from a simple, four-button control panel. And you have front access to toner and media.

Reliability is excellent. And CalComp
supports you with a 1-year on-site warranty and a full line of supplies.

A quick call is all it takes to find out more about the fastest electrostatic plotter: call 800-932-1212. In Canada, call 416-635-9010.

We're expecting to hear from you.

## Wedraw on your imagination.

## CalComp

A Lockheed Company

# Until Now, Density A Pretty Awkwa 

# And Speed Were rd Combination. 



## AMD Presents The MACH ${ }^{\text {" }}$ Family Of High Speed, High Density PLDs.

Nothing can squash an elegant, high density design faster than a slow, unpredictable and expensive PLD. That's why we've developed the MACH PLD family-for both density, and speed.

The MACH family gives you everything you need in a PLD on state-of-the-art CMOS: Densities up to 128 macrocells or 3600 equivalent gates. Clock speeds up to 66.7 MHz . And absolutely predictable, worst-case delays as low as 12 ns per 16 product term macrocell.

And they work for peanuts. The MACH family can bring your costs down as low as a penny per gate-up to 40\%

| Model <br> Number | Equiv. <br> Gates | Macro <br> Cells | Max. <br> Delay | System <br> Speed | I/O <br> Pins | Hard-Wired <br> Option |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| MACH 110 | 900 | 32 | 12ns | 66.7 MHz | 44 | MASC 110 |
| MACH 210 | 1800 | 64 | 12 ns | 66.7 MHz | 44 | MASC 210 |
| MACH 120* | 1200 | 48 | 15 ns | 50 MHz | 68 | MASC 120 |
| MACH 220* | 2400 | 96 | 15 ns | 50 MHz | 68 | MASC 2200 |
| MACH 130 | 1800 | 64 | 15 ns | 50 MHz | 84 | MASC 130 |
| MACH 230* | 3600 | 128 | 15 ns | 50 MHz | 84 | MASC 230 |
| Available Q4 1991. |  |  |  |  |  |  | less than other high density PLDs. With the MACH family you'll get to market faster, too. Because it's supported by most popular design tools: Including ABEL", CUPL,' LOG/iC.' MINC, OrCad, ${ }^{\text {² }}$ and AMD's hardware and software support from over 20 additional FusionPLD partners.

Every MACH part migrates easily to a pin-compatible hard-wired MASC"' counterpart-for high volume orders with no redesign, no NRE, no performance glitches, no problems.

So don't horse around with slow, unpredictable, high density PLDs-start designing with the MACH family from AMD. Call 1-800-222-9323 for more information.

## Advanced Micro Devices

## Making mighty modems micro.

## That'sATET



## "Customerizing."


"Customerizing" means helping you develop fast, compact, low-power V. 32 modem solutions-with the high-level integration needed for laptop/portable applications. The AT\&T V.32 Data Pump consists of only three surface-mountable devices: A single DSP16A digital signal processor-ROMcoded with software to handle receive, transmit and echo can-cellation-complies with the V .32 standard, and is compatible with V.22bis, V.22, V.21, V.23, Bell212A and Bell103; a 16-bit linear codec allows for fully digital echo cancellation; and a controller chip integrates CPU bus interface and line interface circuitry. The 0.9 micron CMOS design draws less than 0.5 watt, versus 1.5 to 2 watts in many competing products. Sleep-mode function takes power consumption down to 50 mW . And to speed design-in, EIA/TIA Automode is built into the solution. In addition, your Data Access Arrangement (DAA) can utilize AT\&T high-performance solid state relays and transformers. For more on how AT\&T "Customerizing" can help you develop better V. 32 modem or other datacomm solutions, just give AT\&T Microelectronics a call at 1800 372-2447, Ext. 626. In Canada, call 1800 553-2448, Ext. 626.

## LCD Proto Kit

Everything you need to start your LCD application .... create complex screens in just a few hours!


Kit also includes:

(\$595 pre-assembled $\&$ tested)
*The CY325 40-pin CMOS LCD Controller IC is available from stock @ \$75/singles, $\$ 20 / 1000$ s (Surface mount also avail in qty.)

## CyberneticMicroSystems

$\qquad$ Box 3000 - San Gregorio CA 94074
Tel: 415-726-3000 • Fax: 415-726-3003

CIRCLE 102 F0R U.S. RESPONSE
CIRCLE 103 FOR RESPONSE OUTSIDE THE U.S.

## Thriving On Resoling Chaos

I$n$ the latest issue of the American Engineering Association's newsletter, American Engineer, AEA member Dean S. Carpenter offers a cogent definition of an engineer in a lead article titled "Engineers: Today's Problem Solvers." Carpenter notes that the June, 1989, Delta Airlines Sky magazine carried an article that postulated a new personality type; in addition to the well-known type A and B personalities, there are also type C personalities-persons who thrive on resolving chaos. Carpenter then comments: "I know lots of these people-they're called engineers," and proceeds to describe engineers as problem solvers who improve with experience. He closes his commentary with "We are a valuable personality type that should be respected and not a technological 'drill bit' which gets dull and useless in ten years or less."

Although it hardly seems necessary here, within the bounds of the ELECTRONICDESIGN readership, one fact still bears repeating: engineers, more than any other group within a company, are the key people in adopting, applying, and deploying new technology. The product development group is growing in size with the inclusion of marketing, test, and manufacturing specialists. In particular, it seems that much is being said these days about the influence of a company's marketing group in shaping the configuration of new products. Most electronics marketers are engineers-they must be, to be able to deal with the highly technical material involved. And those marketers often are best able to translate customer needs into performance specifications for new products, because they are the closest to customers; we often have made that point here in the pages of ELECTRONIC DESIGN.

However, let's keep things in perspective: that viewpoint just underscores the fact that design engineers are the primary force behind converting performance specifications into new products-the people who, from day one in a project, make the critical design decisions that ultimately determine a product's success. In today's world of fast-paced technology advances with ever shrinking product life cycles, experienced engineers, with their seemingly innate ability to thrive on bringing order to chaos, are needed more than ever.
(By the way, if you would like information about joining the AEA, an organization that does appreciate the importance of experienced engineers and is dedicated to improving the lot of American engineers, contact AEA
vice president Richard Tax at P.O. Box 2012, River Vale, NJ 07675, (201) 664-0803.)


Editor-in-Chief



## dc to 2000 MHz amplifier series

SPECIFICATIONS

| MODEL | FREQ. <br> MHz | GAIN, dB |  |  |  | - MAX PWR. dBm | $\begin{aligned} & \mathrm{NF} \\ & \mathrm{~dB} \end{aligned}$ | $\begin{aligned} & \text { PRICE } \\ & \text { Ea. } \end{aligned}$ | \$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & 100 \\ & \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 1000 \\ & \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 2000 \\ & \mathrm{MHz} \end{aligned}$ | Min. (note) |  |  |  |  |
| MAR-1 | DC-1000 | 18.5 | 15.5 | - | 13.0 | 0 | 5.0 | 0.99 | (00) |
| MAR-2 | DC-2000 | 13 | 12.5 | 11 | 8.5 | +3 | 6.5 | 1.50 | 5) |
| MAR-3 | DC-2000 | 13 | 12.5 | 10.5 | 8.0 | +8 | 6.0 | 1.70 | (25) |
| MAR-4 | DC-1000 | 8.2 | 8.0 | - | 7.0 | +11 | 7.0 | 1.90 | (25) |
| MAR-6 | DC-2000 | 20 | 16 | 11 | 9 | 0 | 2.8 | 1.29 | (25) |
| MAR-7 | DC-2000 | 13.5 | 12.5 | 10.5 | 8.5 | +3 | 5.0 | 1.90 | (25) |
| MAR-8 | DC-1000 | 33 | 23 | - | 19 | +10 | 3.5 | 2.20 | (25) |

NOTE: Minimum gain at highest frequency point and over full temperature range - IdB Gain Compression
+4 dBm 1 to 2 GHz

## designers amplifier kit, DAK-2

5 of each model, total 35 amplifiers

only $\$ 59.95$ finding new ways

Unbelievable, until now ...tiny monolithic wideband amplifiers for as low as 99 cents. These rugged 0.085 in.diam.,plastic-packaged units are 50ohm* input/output impedance, unconditionally stable regardless of load*, and easily cascadable. Models in the MAR-series offer up to 33 dB gain, 0 to +11 dBm output, noise figure as low as 2.8 dB , and up to DC-2000MHz bandwidth.
MAR-8, Input/Output Impedance is not 500 hms, see data sheet Stable for source/load impedance VSWR less than 3:1

Also, for your design convenience, Mini-Circuits offers chip coupling capacitors at 12 cents each. ${ }^{\dagger}$

| $\begin{gathered} \text { Size } \\ \text { (mils) } \end{gathered}$ | Tolerance | Temperature Characteristic | Value |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 80 \times 50 \\ & 80 \times 50 \end{aligned}$ | $\begin{array}{r} 5 \% \\ 10 \% \end{array}$ | $\begin{aligned} & \text { NPO } \\ & \text { X7R } \end{aligned}$ | $10,22,47,68,100,220,470,680,1000 \mathrm{pf}$ 2200, 4700, 6800, 10,000 pf |
| $120 \times 60$ | $10 \%$ | X7R | .022, 047. $068,1 \mu \mathrm{f}$ |

setting higher standards

## You have to build a to build just

## ThenewTekTDSSeries

More than a million Tektronix oscilloscopes have all been leading up to this: the most powerful, versatile, and intuitive instruments ever developed for the mainstream of test and measurement.

The new TDS 500 Series is the culmination of everything Tek has learned in the design, manufacture and use of digitizing oscilloscopes. It's an achievement made possible only by the unique integration of acquisition functions and combinational trigger logic onto a single board.

Only by the development of a milestone multiprocessor architecture.

Only by the addition of Tek's TriStar ${ }^{\text {TM }}$ Digital Signal Processor (DSP).

Only by Tek's capacity for taking the hard work out of high performance.

The TDS Series performs, live, up-
dates and measurements that inhibit most other digitizing scopes. Its real-

time DSP lets you perform single-shot averaging and extend resolution to 12 bits. The TDS Series arms you with up to four full-featured channels. 500 MHz bandwidth. Up to $1 \mathrm{GS} / \mathrm{s}$ sampling and 4 ns peak detect.

Up to 50 K record lengths. Time interval,

2 ns glitch, runt, pattern and state triggers. With acquisition sensitivity and fast overdrive recovery bringing greater waveform detail within your grasp.


And if you think oscilloscopes aren't as easy to use and comprehend as they


## million oscilloscopes one like this.


powerful instruments from the world's leading supplier of digitizing and analog oscilloscopes. To get a firsthand feel for why performance like this only comes along about once in a million scopes, contact your Tek sales engineer or call 1-800-426-2200.

CIRCLE 208 FOR U.S. RESPONSE
One company measures up.
CIRCLE 209 FOR RESPONSE OUTSIDE THE U.S.

## VEXX'S and PHAEE-LOBKID-LOOP-IGKO

## VCXO's Series M2000

 1MHz to 67 Mhz

These VCXO's are used to improve a phase distorted or noisy signal by replacing it with the extremely low jitter of the crystal. Typical uses are in T1 ( 12.352 MHz ), DS3 $(44.736 \mathrm{MHz}$ ) and Sonet. VCXO's are now available with ECL output.


With MF VCXO's, since the specification is computer-tested over the full operating temperatures, you can be assured that the specified frequency-deviation is what you get for capture range.

|  | Control Voltage | Deviation |
| :--- | :---: | :--- |
| M2001 | 0.3 to 10 V | $\pm 175 \mathrm{ppm}$ |
| M2002 | 0.2 to 4 V | $\pm 75 \mathrm{ppm}$ |
| M2003 | 0.3 to 10 V | $\pm 300 \mathrm{ppm}$ |
| M2004 | 0.3 to 10 V | $\pm 125 \mathrm{ppm}$ |
| M2005 | 1.0 to 4 V | $\pm 75-300 \mathrm{ppm}$ |
| M2006 | 0 to 5 V | $\pm 150 \mathrm{ppm}$ |
| M2007 | 0.5 to 4.5 V | $\pm 250 \mathrm{ppm}$ |

## PHASE-LOCKED LOOP-VCXO'S <br> Series M2010, M2015 <br> 

This is the complete loop, including the phase-comparator and the VCXO, in just one package. Add the dividers to match the frequencies. Oscillators from 10 to 30 MHz .


M F Electronics has received the coveted
Outstanding Supplier Award for 1991 from SiliconGraphics. CIRCLE 267 FOR U.S. RESPONSE HFELECTRONICS CORP.

[^1]
## Credit VESA For Standards

In today's video graphics market, compliance to standards is required to achieve $100 \%$ system compatibility. Standards guide product development and help shorten design cycles, tighten budgets, and differentiate products. For these reasons, the Video Electronic Standards Association (VESA) was formed in an effort to standardize extended video-graphics modes. Its membership is open to anyone involved with graphics.

Standard PCs and graphical-user interfaces (GUIs) further the need for high-performance graphics. While PC graphics implementation has traditionally been one of the best ways to differentiate system performance, it's also been one of the most exasperating compatibility


RICHARD NASS COMPUTER SYSTEMS problems facing designers. "As a result, designers must decide whether to differentiate through higher performance and 'enhanced' graphic modes and risk not being supported by software developers," notes Jim Anderson, Chairman of VESA.
The first VESA standard, known as "Mode 6Ah" defines consistent initialization numbers for 800 -by 600 -pixel, 16 -color Super VGA (SVGA) resolution. Mode 6Ah gives software engineers concrete specifications for all VESA-compliant SVGA boards, making it easier to build applications. Putting the specification on paper was a small step technologically, but it marked the first time that major graphics companies worked together to end the confusion created by multiple graphics architectures. Since issuing Mode 6Ah, VESA has published ten standards and four technical guidelines, and has developed a programming toolkit. VESA now contains four technical committees with charters to explore all available video-graphics technologies, develop standards proposals, and present proposed standards to VESA's entire voting membership.
The committees consist of design engineers working on specific graphics projects for their companies. Hence, the companies have a vested interest in proposed standards. By participating in VESA technical committees, engineers can influence standards development in their early stages. At the same time, they can get a head start on their own development projects.

The SVGA committee has defined more than a dozen VESA BIOS extension calls to support extended-mode VGA operation. Software developers can use SVGA's VESA driver to support almost all of the SVGA products available today.

VESA's XGA committee addresses the transferring of IBM's XGA for Micro Channel to EISA- and AT-bus platforms. IBM Corp., White Plains, N.Y., and SGS-Thomson Microelectronics, Carrollton, Texas, to whom IBM recently licensed its XGA chip set, are two active participants on the XGA committee, along with many other companies interested in this emerging standard. An XGA-standard proposal presented at the October 20 VESA meeting is expected to be voted on in early 1992. In addition, a standard for a protected-mode driver that supports Unix and OS/2 environments was voted on.
The multimedia committee's objective is to define and standardize emerging multimedia technologies. The first proposals will define standards for connectors and signal levels. For instance, one proposal will discuss which audio and video input and output jacks should be used to ensure that all parts of a multimedia environment work together.

VESA also has a GUI-X forum to address issues involving hardware acceleratorsforGUIs, such as X-Windows systems, Windows 3.0, Presentation Manager, and CAD environments. With the forum, GUI developers can interact with designers of chip sets, drivers, and systems.

Future VESA-related columns will appear in ELECTRONICDESIGN'SPC Design section throughout 1992. Those columns will explore various emerging video-graphics technologies and VESA standards in detail. For information on VESA, call (408) 971-7525.

CIRCLE 120 FOR U.S. RESPONSE
CIRCLE 121 FOR RESPONSE OUTSIDE THE U.S.


## As you would expect, the perfect Christmas calculator can do polar plots.

The HP 48SX will revolutionize the way you work.
No wonder the revolutionary HP 48SX is on so many wish lists this year. It's the only scientific calculator that has over 2100 built-in functions and custom capabilities.
You can type an equation just like it appears in a textbook. Graph an equation and determine its characteristics while
viewing it. Or, with automatic unit management, enter data in any given unit and get the answer in the unit you want. And all with the option of accessing PCs via a built-in serial I/O.
And when you buy an HP 48SX this holiday season, you'll also be helping America's kids excel! Your purchase of an HP 48SX will help equip selected high schools with a $\$ 5,000$ set of cal-
culators and other key teaching materials.
So put an HP 48SX on your shopping list now, and see your nearest HP retailer today. HP calculators. The best for your success.

## POWER SPLITERS COMBINERS

## the world's largest selection 2 KHz to 8 GHz from $\$ 495$

With over 300 models, from 2-way to 48 -way, $0^{\circ}, 90^{\circ}$ and $180^{\circ}$, a variety of pin and connector packages, 50 and 75 ohm, covering 2 KHz to 8000 MHz , Mini-Circuits offers the world's largest selection of off-the-shelf power splitter/combiners. So why compromise your systems design when you can select the power splitter/combiner that closely matches your specific package and frequency band requirements at lowest cost and with immediate delivery.

And we will handle your "special" needs, such as wider bandwidth, higher isolation, intermixed connectors, etc. courteously with rapid turnaround time.

Of course, all units come with our one-year guarantee. Unprecedented 4.5 sigma unit-to-unit repeatability also guaranteed, meaning units ordered today or next year will provide performance identical to those delivered last year.

For detailed specs and performance data, refer to the MicroWaves Product Directory, EEM or MIni-Circuits RF/IF Signal Processing Handbook, Vol. II. Or contact us for our free 68-page RF/IF Signal Processing Guide. CIRCLE 182 FOR U.S. RESPONSE CIRCLE 183 FOR RESPONSE OUTSIDE THE U.S.
finding new ways
setting higher standards
$\square$ Mini-Circuits
P.O. Box 350166, Brooklyn, New York 11235-0003 (718) 934-4500 Fax (718) 332-4661 Domestic and International Telexes: 6852844 or 620156



# What good is spowerswitch that maknes jellies and jams? 

| SONTPOL |
| :---: |
| LOAD |Whether you're designing controls for a line of catsup, lightbulbs, tires or jellies, we've got the power switch to preserve uptime. The IR8400 Quad Supervisory switch.

Its serial diagnostics keep you current at all times. From error flags for flash reporting through the detailed follow-up report on load, switch,
voltage, and temperature status. And it's not just smart, it's tough.
visory controls to manage any industrial application, or office and medical The IR8400 is completely self-protected. Short-proof. Open-circuit proof. And practically bulletproof, with power-limiting to operate and protect high-in-rush loads.

But that's not all. With one to fouramp flexibility, you get the super-
equipment over a 6 V to 28 V operating range. Watching your uptime? Write or call for a data sheet on the terrific IR8400: 1-800-245-5549.
Even ifyou're not injellies, it'll keep you out of jams.

## I

## TECHNOLOGY NEWSLETTER

A programmable-laser customization tool for multichip-module(MCM) interconnection substrates is the object of a continuing project at the Microelecfense Applied解 alternative MCM designs from weeks to hours. By coupling the laser tool with a special version of MCC's Quick Turn Around Interconnect technology, "blank" interconnection substrates can be made in advance. The final (customized) layer of circuitry will be "drawn" using the laser tool. A built-in router selects the laser operations required to transform the generic substrate into custom circuitry for the given module. DARPA authorized $\$ 1.2$ million for Phase II of the development, providing for integration of the first phase's components into one or more functional demonstrations of the technology. In doing so, MCC will expand its scope from using its own substrates to using those produced by outside vendors. $D M$

MICROCONTROLLER SPORTS
512 -BYTE ON-CHIP RAMThe first 80C51-compatible controller to feature 512 bytes of on-chip RAM has arrived claims Philips Semiconductors, Eindhoven, the Netherlands. The 83C528 also has 32 kbytes of on-chip ROM, which together with the high RAM capacity allows the device to run compiled application software programs written in high-level languages like PL/M and C. According to the company, the limited RAM and ROM capacity of existing 80C51-compatible microcontrollers often requires programs to be handcrafted in assembly language. This results in higher software-development costs and programs that are more difficult to debug. The 512-byte RAM of the 83C528 also supplies enough space for context switching, especially for stacking enhancements in internal memory. Another feature, a watchdog timer with its own on-chip oscillator, allows the timer to run during power-down mode and wake up the microcontroller from that mode when a watchdog-timer overflow occurs. The 83 C 528 can also be awoken by an external interrupt signal, which allows it to continue program execution from the status of the last program instruction executed before it entered the power-down mode. JG

A 200-page report entitled "Mixed Analog-Digital Simulation in the 1990s" is available from Technology Information Publishing, Aptos, Calif. The report is intended for engineers using, supporting, or developing analog and digital simulators. It provides a comprehensive, comparative analysis and selection guide for commercial simulators, and describes how their impact on modern design methodology serves as a gateway to new and advanced circuit designs. Hans Klein, Ph.D., authored the report, which sells for $\$ 995$ in the U.S. and $\$ 1350$ abroad. Contact Technology Information Publishing at (408) $685-9217$. In Europe, call the Denmark office at 4543712044. LM

With an eye to PC users as well as to CAD engineers, Compaq Computer Corp. has unleashed a line of modular PCs that can be upgraded by lifting controller EISA with now prose 1 , and memory expa cluding a custom memory controller. Separate subsystems also mean that users can upgrade more than processors and memory, typical of other modular systems. At the low end is the Deskpro $386 / 25 \mathrm{M}$, built around a $25-\mathrm{MHz} 386$ processor with a $25-\mathrm{MHz}$ cache memory controller. At the high end is the Deskpro $486 / 33 \mathrm{M}$, with a $33-\mathrm{MHz} 486$ processor (other models sport 16 - or $25-\mathrm{MHz}$ versions of the 486 ), an integrated cache controller with 8 kbytes of cache memory, and an integrated 387 -compatible numeric coprocessor. System prices range from $\$ 3099$ to $\$ 7199$. Upgrade prices go from $\$ 169$ for a 1-Mbyte memory expansion SIMM to $\$ 1999$ for a kit to upgrade to the fastest 486 processor. SVT

SUbMICRON CMOS Gate-
ArRAY FaMILY Widened
A submicron $0.7-\mu \mathrm{m}$ triple-metal CMOS gate-array family offers $250-\mathrm{ps}$ speeds and high densities, and has the industry's widest range of sizes, ac-

## TECHNOLOGY NEWSLETTER

efficiency isn't compromised. The ISB24000 Complete series reduces costs and improves system speed by driving standard backplanes directly. The I/O features include variable slewrate control, independent I/ $O$ and core-power distribution, and compatibility with EISA, ISA, MCA, and SCSI standards. Other features include compatibility with the emerging $3.3-\mathrm{V}$ standard, excellent clock distribution for minimum skew, and testability support at the device and system level, with full support for the IEEE 1149.1 JTAG specification. JG

## Glass Media Takes 2.5-IN. Hard Drive To 180 Mbytes

Using glass media in 2-1/2-in. hard-disk drives isn't new, but taking the technology to 180 Mbytes is. Areal Technology Inc., San Jose, Calif., achieves this plateau in its A180 drive. Glass disks, claims Areal, are harder, flatter, and smoother than advanced thin-film aluminum disks used in competitive drives. These factors permit the A180 drive to store more data per square inch, increasing the drive's areal density (the amount of data that can be stored per square inch of disk surface). Because more data can be stored with fewer platters, and ultimately fewer heads, manufacturing costs, size, weight, and power consumption are reduced, while reliability is increased. Areal rates the A180 drive at 80,000 start-stop cycles before failure. Because of the media's hard surface, it's more resistant to failure from inadvertent head-disk contact while in transit. Stiction is also less of an issue with glass media than other types of media because it's less prone to chipping. Stiction occurs when humidity within a drive combines with tiny particles chipped from the disk surface by the heads. The A180 drive should be available by the end of the year. $R N$

PATENT ISSUED FOR The U.S. Patent Office has issued a patent to Aldec, Newbury Park, Calif., for the selective simulation technology used in Aldec's Susie logic simulator. product lets designers choose a specific area of interest for viewing and simulation. This speeds the overall verification time by as much as 100 to 1000 times over traditional methods. The new technology changes the way that designers can work. For instance, using the selective simulation, they can first verify the core of the design and then selectively allow other areas of interest to interact with the core. For more information on the selective simulation technology, call Aldec at (805) 499-6867. LM

The TC-9 Technical Committee on Sensors of the Institute of Electrical and Electronic Engineers has formed a task group to develop standards for terminology and units covering pressure and acceleration sensors. A draft revision, the Sensor Terminology Standard, is being circulated to interested parties for comments. The draft revision covers three major areas: general definitions, technology-related terminology, and performance-related definitions. The Instrument Society of America already has such standards, which have been adopted by some industries. Now with the development of silicon micromachined sensors, the need for standards acceptable by all industries (i.e. process control, automotive, medical, industrial controls, etc.) has become even more important. The draft revision was developed by Dr. Janusz Bryzek of Lucas Novasensor, Fremont, Calif., and Dr. Kenneth G. Kreider of the National Institute of Standards and Technology, Gaithersburg, Md. Interested parties may contact Dr. Bryzek at (510) 490-9100 (fax is 510-770-0645) or Dr. Kreider (fax is 301-975-3845). RA

When it comes to saving system power, chip designers typically have two options-either slow down the system or reduce the power-supply voltage.解 are usually unacceptable. So designers at Advanced Micro Devices, Austin, altered the transistor characteristics of their CMOS process to create versions of their 80386 -family replacements that can operate at supply voltages of 3.3 V . As a result, the Am386SXLV and DXLV can save about $40 \%$ of power consumed by a 5 -V implementation. AMD also orchestrated the development of several related low-voltage circuits from suppliers of motherboard logic chip sets, video controllers, and other chips so that the rest of a portable computer can also be implemented with chips operating at 3.3 V . To ease system control of power consumption, a system-management interrupt capability was given to the CPU chips, a feature that matches the capability Intel gave its high-integration 80386SL processor, which was designed for portable computer systems. (Note: The AMD low-voltage processors will be featured in our next issue.) DB

## If you can seeit, we can print it.




No matter what application you're using, no matter what monitor you're viewing it on, the CH5500 video color printer can produce a hard copy. It supports over 350 video sourcesmore than any other printer.

Moreover, since the CH5500 doesn't use software, it captures your image fast-so you can get back to work. And it offers outstanding 300 dpi quality in both $A$ and $B$ sizes.

To find out more, give us a call at 1-800-873-4561, Dept. SI-H4.
After all, we pioneered video color printing. And we still do it best. Anybody can see that.

# ISNT IT TIME yOU CONVERTED? 

Face it, now that your new system is approved for production, your work is really only half over. Now's the time to convert those FPGAs and EPLDs into low-cost, highly efficient gate arrays.

It's easier than you think, no matter what "they" say.
Atmel will transfer your user-programmable logic to mass-produced gate arrays, painlessly and quickly. We'll match your system timing nanosecond for nanosecond using your design files. We'll cut your production costs substantially. And, we'll make it easy. Need proof?

PROOF


How can Atmel manage this? Because we've been designing and manufacturing both userprogrammable logic and factory-programmed gate arrays from day one.

Just give us your JEDEC files or netlist and we'll put your logic into the best gate arrays in town. We'll make you a convert. The people who make the difference.

## VME Gets 10-Times Boost as Ten-Year anniversary Gift

The VMEbus will mark its tenth anniversary with a performance level that has soared to an all-time high of 3.2 Gbits/s-a 10 -fold increase. This performance boost is due to Autobahn, a technology developed at PEP Modular Computers, Carnegie, Pa., which can transfer digital data to the serial bus at a rate of 400 Mbytes/s. Josef Kreidl, PEP's president, and one of the key architects behind Autobahn, says that he's been working out the details of Autobahn over the last few years, but the IC technology wasn't available until recently. Autobahn I, slated for arrival in early 1992, will transfer data across the bus at 200 Mbytes/s. By the end of next year, Autobahn II should arrive, completing the push to 400 Mbytes/s (see the figure).

The data transfer takes place as a differential serial exchange on two existing, though rarely used, pins of the VMEbus, SERCLK and SERDAT. The bus' existing datatransfer features can be used simultaneously because everything else is the same. Although Autobahn was designed for the VMEbus, it's actually busindependent. It can be used with any bus structure containing two spare pins, such as Futurebus + . In addition, Autobahn is compatible with the IEEE 1014 VMEbus specification and its proposed extensions, including VME64 and SSBLT. The new technology will probably use eight address-modifier codes that aren't presently being utilized.


Autobahn reduces datatransfer latency on the bus to nearly zero. This feature will be a big boost to such applications as graphics, image processing, and mass storage. The same technology can also be applied to transparent cache transfers in multiprocessing schemes and fast data updates for redundant systems. Because the basic transfer mechanism is serial, any bus width can be defined. Hence, it lends itself to nearly instantaneous bus-width conversions. Autobahn can also serve as a high-speed bridge between two generations of buses, such as VME and Futurebus+.

Autobahn's design includes a very sophisticated high-frequency signal line that can be mounted to the VME backplane in the form of a small piggyback. Because the signal is transferred differentially, there's very little attenuation, noise, or crosstalk in the two signal lines. A differential transfer means that while one line voltage has a positive signal and the other has a negative signal, a positive change on
one line produces the exact same signal on the negative line in the negative direction.

The high transfer rates are made possible due to advancing IC technology. Although the original plans included gallium-arsenide parts, PEP turned to ECL gate arrays developed by Motorola Semiconductor, Austin, Texas, when multipoint backplane noise problems couldn't be rectified. ECL's line-driver characteristics allow longer distances and multipoint con-
nections. In addition, because of the low 0.15-to-0.5V level of the ECL signal, crosstalk and RFI are inherently small when compared to VME's 0-to-5-V TTL signal.

The chip set for Autobahn I should be available in the first quarter of next year. The set includes an ECL multiplexer-demultiplexer, a phase-locked loop, a prescaler, a voltagecontrolled oscillator, and a dc-dc converter. The set should consume a total of about 1 W . The chips will initially operate in the $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ temperature range, later expanding to the full military range. By the end of 1992, the five Autobahn parts should be integrated into one chip. The Autobahn II chips should appear by the end of 1992. National Semiconductor Corp., Santa Clara, Calif., will also be a supplier of the ECL Autobahn chips. Kreidl notes that the cost of implementation shouldn't exceed $\$ 100$ when volume shipments commence.

RICHARD NASS

## 3D Silicon VLSI PRocess Offers Five Times The Density 0f 2D Techniques

Tlypically, to satisfy the growing demand for a larger number of logic functions on a chip, die size is increased and feature sizes decreased. But further scaling of present two-dimensional circuit technologies down to the submicron region is becoming more and more difficult. Three-dimensional stacking of transistors
would thus seem a logical method for raising on-chip circuit complexity.

This is the approach taken by a group of researchers at Germany's Institute for Microelectronics Stuttgart (IMS). Using a 3D CMOS technology called Epilog, they've pushed VLSI circuit density two to five times beyond the levels attainable with compa-

## TECHNOLOGY ADVANCES

rable 2D CMOS techniques now in use (see the figure, top).
IMS feels that the Epilog technology is a milestone in VLSI circuit development, and after a 7 -year R\&D phase, has now reached maturity. "It has advanced to a point where the industry could use it to build commercial 3D VLSI parts," says Bernd Höfflinger, director of IMS and the man behind the new technology.

He believes the industry could apply Epilog to commercial devices within two years-first perhaps to fabricate transistor-intensive SRAMs, and later to produce VLSI logic circuits. For its part, IMS has already created basic circuits, such as inverters, selectors, and 2-input NAND gates, using the Epilog technology. One such fabricated circuit is a 3D inverter (see the figure, bottom).

These basic circuits could be used to build a cell library with standard devices like NOR gates, latches, flip-flops, and so on. The 3D CMOS designs can be done using wellknown methods for compiling a standard-cell net list.

Special macro blocks can also be developed. These include adders, multipliers, SRAMs and contentaddressable memories. To build a full adder, for example, only basic circuits

are used. A parallel multiplier can easily be made by abutting a half-adder line, a full-adder array, and a ripple-adder line.

Conventional 2D CMOS VLSI devices, for all of their high-speed, highfunctionality and low-cost advantages per function, have a number of shortcomings. The interaction between the closely spaced transistors can lead to disastrous latch-up. Also, the large area occupied by the interconnections can result in high load capacitance, increased power dissipation, and slower speed. Worst of all is the chance of electromigration, whereby the ions in the metal interconnections can produce catastrophic short-circuits.

Investigated for more than a decade, 3D or stacked CMOS technologies have been based mainly on polycrystalline silicon films on oxide. But efforts to recrystallize the films haven't led to any prod-ucts-except to some mar-ginal-performance, highresistance polysilicon thinfilm load transistors used in six-transistor-cell CMOS SRAMs.
"The real issues of 3D CMOS integration are sili-con-film quality, surface planarity, the vias between the different layers, process complexity, device and interconnect density, and thermal budget-that is, the sum of all high-temperature cycles encountered in the fabrication process," states Höfflinger. "It may be hard to believe, butit's true that the Epilog technology is a high-quality yet simple method that satisfies all the criteria that 3D CMOS integration dictates."

## The Next World Standard for Embedded Systems <br> 

## IDT's R3051 RISController"'

## MIPS ${ }^{\oplus}$ RISC for $\$ 30$

The 32 -bit R3051 ${ }^{\text {mo }}$ outperforms the 1960 and AMD 29 K , and has everything you need in a high-performance, low-cost CPU:

- Larger Cache - up to 10KBytes of I and D cache on-chip for PostScript ${ }^{\text {e }}$, networking, or X protocols.
- 4-Deep Read and Write Buffers - allow the CPU to run at full speed, even in low-cost DRAM designs.
- Multi-Sourcing-provides form, fit, and function interchangeable products at competitive prices.
- Development Support - $100 \%$ software compatible with low-cost MIPS and IDT development tools on PC, SPARC, MIPS, and Macintosh ${ }^{\text {® }}$ host platforms.


## - In Production Now!


"We selected the R3051 for its outstanding performance at remarkably low cost."
John Wakerly
Vice President of Engineering
Alantec, Leader in internetworking systems

## Evaluate the R3051 Today

For a limited time, we're offering a complete R3051 Evaluation Kit, including an evaluation board and software, for $\$ 595$ (an $\$ 895$ value).

Call our toll-free hotline to get an IDT RISC Product Roadmap and complete information on the R3051 Evaluation Kit, so you can evaluate the next $\mu \mathrm{P}$ standard for embedded systems today.


Integrated Device Technology, Inc.

## TECHNOLOGY ADVANCES

The new technology starts from a standard bulk NMOS process and uses selective silicon epitaxy to grow a single-crystal vertical connectionthe silicon via. Following this is a lateral crystalline overgrowth over the underlying oxide and polysilicon structures. This overgrowth extends across a characteristic device length. The silicon islands formed in this process are bounded by a plasma oxide that serves as lateral isolation and as a spacer for perfect planarization of the resulting stacked transistor structures. Planarization is achieved by chemo-mechanical polishing.
The Epilog technology (it's name derives from epitaxial lateral overgrowth) uses some steps, such as selective epitaxy, that
have been worked out in the early 1980s at the MIT Lincoln Laboratories in Cambridge, Mass., and at what was then the RCA Laboratories in Princeton, N.J. In 1984, Höfflinger, who headed the School of Electrical Engineering at Purdue University, Lafayette, Ind., refined these steps and worked out the 3D CMOS concept that he and his associates brought to maturity at the Stuttgart institute.

Epilog's features and capabilities can best be illustrated by using a high-performance, true six-transistor cell for a CMOS SRAM. The minimum cell size could be held to less than $150 \mathrm{~L}^{2}$, where L is the minimum feature size and the assumed metal pitch is 5 L . So when L equals, say, 0.8 $\mu \mathrm{m}$, the cell area would be
less than $100 \mu \mathrm{~m}^{2}$. That would be about half as small as an SRAM cell using conventional 2D CMOS technology.

The cycle time depends on the memory organization and would be typically from 10 to 15 ns . The minimum quiescent currents are low because of the high quality of the silicon films and the pn junctions. The inherently latch-up- and electromigration-free cell with only two aluminumsilicon contacts can be made with a single-metal, minimum-complexity process of only nine masks.

Because of the absolutely planar surface achieved by chemo-mechanical polishing, a standard metal process can be used. The perfect planarity also allows a narrow pitch to be employed. A dual-gate

PMOS load ensures that the cell has excellent transfer characteristics for maximum pull-up and pulldown speed. The PMOS off-on current ratio can be as high as $1: 100,000,000$.
With a two-layer metal interconnect on a perfectly plane surface, seven interconnect levels-three global and four local-are available. Using a maximum of ten masks, the twometal 3D fabrication process, given the inherent planarity, is simpler than the comparable 2D twometal process that requires 11 to 12 masks. The buried silicon ground plane and the silicon sinkers and vias not only provide superb density, but also eliminate ground bounce and metal contact as well as electromigration.

JOHN GOSCH

## Upgradable Servers Made Possible With Modular Motherboard Design

Aredesign of the main system board employed in a family of multiprocessor compute servers plus other upgrades allows users to get systems with performance ratings ranging from 50 to over 90 Specmarks. To achieve such performance levels, the justreleased 600 series servers from Sun Microsystems Inc., Mountain View, Calif., sport a redesigned 9U VME CPU card that was employed in the 400 -series servers. By using an existing card format, users are given a choice-they can either upgrade existing systems with a board swap or purchase new complete systems.

The revamped CPU
board represents a design approach change for Sun Microsystems, explains Thomas Minot, the company's manager of electronic design automation market development. It's the first Sun Microsystems server CPU card that includes from 64 to 640 Mbytes of main memory (see the figure).

In addition, the revamped CPU board contains two Mbus slots that hold two of the dual-processor Spare CPU modules released last month by the Ross Technology Div. of Cypress Semiconductor Corp., Austin, Texas (ELECTROINC DESIGN, Sept. 26, 1991, p. 170). Each postcard-sized module contains two $40-\mathrm{MHz}$ Spare CPU and floating-point-unit
chips along with two CY7C605 multiprocessor memory management units and 64 kbytes of cache memory for each CPU.
The daughtercard modules connect to the motherboard using the 64 -bit Mbus interface, allowing data transfers of as much as $320 \mathrm{Mbytes} / \mathrm{s}$. By placing the CPUs on the Mbus daughtercards, Sun Microsystems allows simple sys-tem-CPU upgrades from their own efforts or from other card suppliers. Supplementing the motherboard are four SBus slots into which users can add various I/O support and graphics functions.

One possible upgrade path for the CPUs might have Texas Instruments
create an Mbus card version of its soon-to-be-released biCMOS SuperSparc chip subsystem (the CPU is known in the industry as the Viking, its code name during the development phase).

Estimates indicate that the 3 -million-plus-transistor Viking chip will deliver two to three times the performance of existing Spare CPUs. As a result, system performance is boosted between two and three times, delivering from 100 to over 200 Specmarks for dualand quad-CPU systems.

In addition to the spruced-up motherboard with the high-speed CPU modules, Sun Microsystems defined a new diskdrive performance level with a 1.3-Gbyte drive that accesses in just 11.5 ms .

To control the drives and handle the multiple proces-


For months we've been saying that our nine new Nonvolatile Serially Programmable (NSP) devices are a "whole new ballgame" when it comes to designing electronic systems and hybrid circuits.

Now to help speed your evaluation, the Semiconductor Products Center of Hughes Aircraft Company is offering a special evaluation kit to assist in the development phase of your design. All you need is an IBM ${ }^{\text {TM }}$ compatible PC. You can read and program any of the NSP devices, including future NSP devices, right from your keyboard.

The kit contains all the necessary hardware and software. You can be up and running in just minutes. Included is a custom interface circuit, cable to connect to the parallel port of your PC, sample devices, data sheets, complete documentation, and "quick start" instructions.

The Evaluation Kit allows you to program and test a single NSP device or to access a ring of up to 15 devices. Moreover, three operating modes provide real flexibility for setting the state of the NSP devices. All can be programmed directly from the keyboard.

Send for your kit today at our special introductory price of $\$ 50.00$. To help expedite your orders, we have arranged through our distributor to accept major credit cards for your added convenience. Phone or fax your request to: Zeus Components, call (714) 921-9000 or FAX
(714) 921-2715. Or call our plant at (714) 759-6589 or FAX (714) 759-2913.

## TECHNOLOGY ADVANCES

sors, designers at Sun Microsystems also ported the Solaris 1.0 Sun operating system to the board. That software also includes storage-control routines that allow disk striping to improve access time for sequential files that are divided (striped) across several disk drives (a software Raid level-3 implementation). Additional software features permit disk concatenation to handle files that are too large for any single drive, and mirroring to provide on-line backup with a spare drive.

For two of the three servers in the family-the 630 and 670 MP -the system can address up to 26 Gbytes of storage, while the largestbox, the 690MP,
can handle up to 52 Gbytes of storage. That large system employs IPI disk drives so that dual-ported systems can be implemented, improving overall system availability and permitting one of the two sys-
tem interfaces to fail without totally shutting down the system.
Thanks to the higherperformance CPUs, the faster drives, the better multiprocessor operating system, and more intelli-

gent I/O control, the Specmarks specifications showed more than a doubling in performance level from the previous highend model-the SS490and the number I/O transactions/s increased by over $60 \%$ over the older system.

Prices for a base-model dual-CPU 600 -series server, which includes a CDROM drive for software distribution, 64 Mbytes of main memory, one 1.3Gbyte hard-disk drive, and 5 VME card slots, start as low as $\$ 45,000$.

For more information on Sun Microsystem's revamped CPU board, contact Michael Schafir at (415) 969-9131. DAVE BURSKY

## Our 10ns SRAMs take you beyond 40 MHz with



## Rotating Matrix Makes Inage Processing Quicker and Easier <br> for medical imaging, ra-

B$y$ using a 2D fre-quency-domain processor that works in tandem with a fast-Fouri-er-transform (FFT) processor, Array Microsystems, Colorado Springs, Colo., developed a two-board solution that processes images much faster than is possible with competitive techniques. The company's a66545 Cornerturn frequency-domain array processor board, when used with the firm's a66540 board, can process an entire 256 -by-256-pixel image in 15.2 ms and 30 frames $/ \mathrm{s}$. The 6U VME-based Cornerturn board is designed
dar, sonar, and other 2D image-processing applications. The two-board set features performance of 400 MOPS at a clock rate of up to 40 MHz .

Key to the board's operation is the rotation of the image's X-Y matrix in real time by $90^{\circ}$. By rotating the matrix, memory on the Cornerturn board sees the video-data columns as rows, making it easy to sequentially address the data to the FFT processor (see the figure).

Data representing an image is typically stored in a matrix of X rows by Y col-
umns. To process that data, each point is passed though the system's processor, and an FFT is performed on that data.

Fundamentally, two-dimensional FFTs are processed by first going through the one-dimensional FFTs on each row of data. Next, an FFT is performed on each column. Doing the FFTs on the columns may cause problems because the data is stored in one big block of sequential memory. Hence, when doing the FFT on the first row of a 512 -by-512-pixel matrix, the 512 points are beside each other sequentially in memory. Therefore, it's easy to pick up those points and perform the FFTs. But when the
columns are addressed, the task becomes much more difficult. In the computer's memory, the first point is at location zero. The computer's memory sees the next point as being 512 points away. As a result, those points can't be processed sequentially.
The FFTs are performed in order to put the image into the frequency domain. Here, it's easier to operate on and filter the image. After doing the forward FFT, the data could be filtered by a simple multiplication or just observed to see what the frequency content of that image is. Then, an inverse FFT could be performed to get back to the spatial domain with the filtered data. Because of

# That's AT\&T "Customerizing." 



AT\&T's new 0.8 micron CMOS SRAMs offer 10ns low-power cache solutions. Going RISC or CISC? Clock rates running at 40 MHz or more? We'll help you handle it.

AT\&T provides a full line of high-speed cache data RAMs and tag RAMs, one of which is sure to give you a total cache solution.
Optimized for RISC
Our 0.8 micron CMOS SRAMs are optimized to provide high performance, low power cache solutions for the leading RISC and CISC processors. The Sun SPARCstation*, for example, uses the

ATT7C157 16Kx16 data SRAM. Optimized for the SPARC* RISC architecture, the ATT7C157 provides an elegant 2-chip solution with no

Product family highlights

| Part \# | Orgn. | Speeds(ns) | Features |
| :--- | :--- | :--- | :--- |
| ATT7C180 | $4 \mathrm{Kx4}$ | $10,12,15$, <br> $20,25 \mathrm{~ns}$ | Tag RaM, Flash <br> Clear \& Comparator |
| ATT7C116 | $2 \mathrm{Kx8}$ | $10,12,15$, <br> $20,25 \mathrm{~ns}$ | Common I/O <br> Output Enable |
| ATT7C166 | $16 \mathrm{Kx4}$ | $10,12,15$, <br> $20,25 \mathrm{~ns}$ | Common I/O <br> Output Enable |
| ATT7C185 | $8 \mathrm{~K} \times 8$ | $10,12,15$, <br> $20,25 \mathrm{~ns}$ | Common I/O <br> Output Enable <br> Two Chip Enables |
| ATT7C174 | $8 \mathrm{Kx8}$ | $12,15,20,25 \mathrm{~ns}$ | Tag RaM, Flash <br> Clear \& Comparator |
| ATT7C183 | $2 \times 4 \mathrm{Kx16}$ <br> Or 8Kx16 | $25,35,45 \mathrm{~ns}$ | Cache RAM for <br> 386 Systems |
| ATT7C194 | $64 \mathrm{Kx4}$ | $15,20,25 \mathrm{~ns}$ | Common I/O |
| ATT7C199 | $32 \mathrm{Kx8} 8$ | $12,15,20,25 \mathrm{~ns}$ | Common I/O |
| ATT7C157 | $16 \mathrm{Kx16}$ | $15,20,24,33 \mathrm{~ns}$ | Synchronous | glue logic required.

"Customerizing"
AT\&T's 10 ns 64 K and 12 ns 256K SRAMs enhance 2nd level MIPS ${ }^{\dagger}$ RISC caches. And our 12ns tag RAMs accelerate PC architectures. That's what we mean by "Customerizing."

For more information, just give AT\&T a call at 1800 372-2447, ext. 635. In Canada, call 1800 553-2448, ext. 635. Or contact your authorized AT\&T distributor. -SPARC station is a trademark and SPARC is a registered trademark of SPARC International, Inc +MIPS is a registered trademark of MIPS Computer Systems

CIRCLE 86 FOR U.S. RESPONSE
CIRCLE 87 FOR RESPONSE OUTSIDE THE U.S.

## TECHNOLOGY ADVANCES

the manner in which the image is set up, the inverse FFT could be executed using the same rotational procedure as the original FFT.
It's widely recognized that these operations should be performed in the frequency domain. Until now, though, it couldn't be done in real time. "Even with a TI 320 -based DSP chip, it typically takes anywhere from tens of seconds to many minutes to do the transform," says Tony DiRenzo, vice president of board products at Array Microsystems.
To help speed up the image processing, methods were developed to perform some of the processing in the spatial domain. One technique is to do spatial convolutions. This involves taking a small 2D kernel, a 3 -by-3 matrix, for example, and convolving it with the entire 512 -by-512-pixel matrix. Because it's difficult to determine the coefficients in the spatial domain, this method isn't as effective or as precise as working in the frequency domain. Particular frequencies can'tbe extracted

as easily, so a lot of trial and error is probably required.

A good example of image processing is in today's frame grabbers and cameras. Most frame grabbers are monochrome (digitized gray scale), while most cameras are color. In the camera, color information is typically carried in a subcarrier at around 3.5 MHz .

If a color image is digitized with a monochrome frame grabber, a herring-bone pattern will appear through the image representing that frequency. In the frequency domain, the $3.5-\mathrm{MHz}$ subcarrier frequency could be notched out and brought back to the spatial domain, looking "clean as a whistle."
"With an i860-based so-
lution, people can get down to something on the order of 1 frame/s," says DiRenzo. That's a much slower rate than the $30-\mathrm{frame} / \mathrm{s}$ rate possible with the twoboard Array Microsystem solution.

For more information on the Cornerturn array, contact Array Microsystems at (719) 540-7900.

RICHARD NASS

Memory-Card Standard Expands To Include I/0 Functions

Promising to change the designer's approach to portablecomputer design as well as other applications, the just-released PC memorycard standard version 2.0 , and the accompanying BIOS-level socket services software specification (release 1.0), provide a common definition to promote card interchangeability. Morever, an extension that sits on top of the standard offers guidelines for add-
ing I/O functions, such as modems and network-interface cards, in the same 68 -pin card slot that the memory cards plug into.
The latest release of the standard supersedes the previous version and has the full support of both the Personal Computer Memory Card International Association, Sunnyvale, Calif., and the Japan Electronic Industry Development Association, Tokyo, Japan. Both have over 150
member firms and organizations. A chapter in Taipei, Taiwan has also been formed at the Institute for Information Industry.

Memory cards are practical replacements for floppy disks or other storage devices in applications that demand rugged, yet removable storage and I/O functions. Although the memory-card standard doesn't define the memory type inside the cards, it does define the physical
size and connector arrangement for the card, plus the pressure and torque for the connectors, pin functions, and power supplies. The latest version has extensions for dual-voltage operation (5 or 3.3 V ), definitions for ex-ecute-in-place (XIP) software, improved memory performance, clearer definitions and explanations of memory-card functions, IEEE nomenclature for timing charts, and require-

## TECHNOLOGY ADVANCES

ments for reliability and testmethods.

A key addition, the XIP procedure definition, allows systems to execute code directly from a PCMCIA card rather than loading the code into system RAM before executing. That minimizes the amount of system RAM needed to run a program. Application programs, however, must be modified to conform to the XIP memory model.

As defined in the standard, all memory cards will have the same length and width- 3.37 by 2.126 in . ( 85.6 by 54 mm )-but there will be two types that differ only in thickness. Type I cards will be $0.13-\mathrm{in}$. thick, while Type II cards are
0.196 -in. thick (3.3 and 5 mm , respectively). Inside the cards, almost any memory type can be used-static RAM, EPROM, EEPROM, and flash, among others, are all possibilities. Control of the cards (programming, timing, etc.) is provided by the host sys-tem-a PC or instrument, or some other product. To simplify the interface to the host, several firms, including Fujitsu Microelectronics Inc., San Jose, Calif., and Intel Corp., Folsom, Calif., developed dedicated CMOS chips that control multiple memory cards and reduce the support circuitry needed to less than $2 \mathrm{in}^{2}{ }^{2}$ on the pc board.

The cards can have ei-
ther an 8- or 16-bit data interface to the host. Both modes include a 26 -bit address range. For I/O-card functions, some of the pin functions on the socket change definition to handle such I/O operations as: receive an input signal, deliver an output, and handle a secondary voltage for the card. When used as an I/ Ocard interface, the connector follows the definition set forth by Intel; Phoenix Technologies Ltd., Norwood, Mass.; SystemSoft Corp., Natick, Mass.; and a number of other companies in what is called the ExCA (exchangeable card) interface. Cards implemented with the ExCA interface can contain functions like modems or net-
work adapters, or even instrumentation frontends.

Although the host side of either the memory or I/ O-card interface is defined, the application side is open to the card manufacturer to define. Any interface within the available cardedge space can be implemented. The ExCA specifications are freely available from Intel to any company that wishes to build ExCAcompatible cards. Intel is considering the creation of an independent testing laboratory to certify compatibility. All cards that meet the interface definition will carry the ExCA logo. Contact the PCMCIA at (408) $720-0170$ or Intel at (800) 548-4725.

DAVE BURSKY


SCSI - Initiator/Error Generator

- Test full range of H/W and S/W conditions in SCSI targets.
* Generate a range of error conditions.
- Act as a flawless and predictable "GOLD STANDARD" SCSI host.
- Act as a functional automatic tester. .

Ancot's SCSI Initiator/Error Generator is powerful, easier to use and costs less. Designed to improve product quality as well as reduce time and labor in manufacturing, repair and development applications. Distributors in Germany, France, United Kingdom, and Italy. Call today for product data sheets, demo disc, or to make arrangements for an evaluation unit in your facility.


지 (415) 322-5322
Fax: (415) 322-0455
115 Constitution Drive,
CIRCLE 84 FOR U.S. RESPONSE
CIRCLE 85 FOR RESPONSE OUTSIDE THE U.S.

## Get the warranty of a lifetime.



At Gould, we're so sure about the reliability of our new 4060 family of high-performance digital storage oscilloscopes, we back them with the longest warranty in the industry. You're fully covered for as long as we manufacture the product-or five yearswhichever is longer.

How can we make that promise? With complete confidence.

Because we control quality every step of the way. Everything from our ASIC and advanced surface-mount technology to our sophisticated burn-in process is designed to provide you with the most reliable DSO made.

And the high performance you need for both repetitive and transient signal capture.

Available in 2 - and 4 -channel versions, the 4060 gives you $400 \mathrm{MS} /$ sec sampling at a 150 MHz

bandwidth, 8-bit resolution, on-screen signal measurement and analysis, plus glitch capture. What's more, you can get IEEE-488.2 and RS-423 interfaces, and an integral 4-color pen plotter or thermal array printer for instant hardcopy. Our intuitive push-button panel makes everything strikingly simple to use.

In fact, about the only thing we haven't built into the 4060 series is a
high price. It's about half of what you're used to paying.

And you'll find the same advantages across Gould's entire line of new oscilloscopes.

For an on-site demonstration, and details regarding the warranty, call Gould at (216) 328-7000. You'll be glad you did for years to come.

Yes! Rush me a free 4060 brochure
$\square$ Have a Gould representative call to arrange a demonstration
$\square$ Send me a free DSO catalog
Name: $\qquad$
Title: $\qquad$
Company
Street: $\qquad$
City: $\qquad$ State: $\qquad$ Zip: $\qquad$
Telephone: $\qquad$
Send to: Gould Inc., Test and Measurement Group. 8333 Rockside Road, Valley View, Ohio 44125 Fax: (216) $328-7400$

ED 10/24/91

## TECHNOLOGY ANALYSIS

# ITC '91 Foctses 0n TESTABILITY ISSUES 

## A Joint Meeting Of Two IEEE WorkingGroups Highlights Discussions On Design-For-Test AndConcurrent Engineering.

John Novellino
 est: Faster, Better, Sooner-that's the theme of the 1991 International Test Conference, which offers attendees 128 papers, 17 tutorials, 6 panel sessions, and a poster session, all aimed at easing the burden of testing today's complex circuits. Papers will cover the latest techniques for reducing the cost and time devoted to testing designs. One strong point at this year's meeting is discussions of current and future design-for-test (DFT) techniques.

The three days of technical sessions at the Opryland Hotel and Convention Center kick off with a keynote address by Phil Robinson, president of Mentor Graphics' Concurrent Engineering Group. The opening plenary session also includes an invited paper by Frank Wright, manufacturing manager of Raytheon's Advanced Device Center. A highlight of this year's conference is a luncheon meeting on Monday co-hosted by the IEEE


1. THE MINIMUM ON-CHIP CIRCUITRY required by the proposed IEEE P1149.2 standard includes a scan-access port (SAP), dedicated or shared I/0 registers, an implementation detail register (IDR), and a bypass register.


# More guaranteed good news. 

Good news travels fast.
Because now you can get the industry's longest warranty on the fastest digital storage oscilloscope in its class.

The new Gould 465 portable DSO.

The 465 gives you 100 MHz bandwidth with a full $200 \mathrm{MS} / \mathrm{sec}$ sampling on two channels-which is up to 20 times faster than similarly priced DSOs. Combined with 2GS/sec equivalent time sampling, the 465 excels at capturing both repetitive and transient signals.

That's in addition to all the advanced features packed into this small DSO, like automatic on-screen measurements, persistence mode, glitch capture, IEEE-488.2 (SCPI) and RS-423 interfaces, and a built-in 4 -color pen plotter. All intuitively simple to use.

And like the rest of Gould's new line of DSOs, the 465 is warranteed as long as Gould manufactures the prod-uct-or a full five years-whichever is longer.

For an on-site demonstration, and details regarding the warranty, call Gould today at (216) 328-7000. You'll like what you see. Guaranteed.

Yes! $\square$ Rush me a free 465 brochure
$\square$ Have a Gould representative call to arrange a demonstration
$\square$ Send me a free DSO catalog
Name: $\qquad$
Title: $\qquad$
Company:
Street:
$\qquad$
City: $\qquad$ State: $\qquad$ Zip: $\qquad$
Telephone: $\qquad$
Send to: Gould Inc., Test and Measurement Group, 8333 Rockside Road, Valley View, Ohio 44125. Fax: (216) $328-7400$.

ED 10/24/91

M0Dular ate System Tests Telecommunications Equipment

The GR9000 Telecommunications Test and Measurement System performs production tests to international telecommunications standards. The system handles a variety of international protocols and applications, including voice, proprietary, DS-series, and the European CEPT-series transmission interfaces. Use of the new Geneva (GenRad Extended VXIbus Architecture) results in an open, modular, configurable tester. Also, the VXIscan signal-routing subsystem quickly and easily connects any instrument to any unit-un-der-test pin. For data acquisition and control, the GR9000 features National Instruments' LabWindows software, which supports the largest library of VXIbus and GPIB instrument drivers in the industry. Using LabWindows, GenRad developed a hierarchy of graphical function panels for telecommunications tests. These mouse-driven, color panels produce

P1149.2 and P1149.3 Standards Working Groups. The groups are defining a test architecture and test interface, respectively, and will seek comments from attendees on the
standard C code and allow fast testprogram generation. In a typical configuration, the GR9000 costs $\$ 225,000$. Delivery is in 90 days. GenRad Inc., Concord, MA; (508) 369-4400. Eliनान 50 II

groups' work to date.
In a repeat of a popular event at last year's ITC, the IEEE 1149.1 Working Group will hold an open meeting on Monday evening (Panel

# COMBINATION INSTRUMENT PR0GRAMS AND TESTS FPGAS 

$\stackrel{\substack{\text { Con } \\ \text { PRo } \\ \text { T }}}{ }$
he ETS200-PRO offers users the ability to program and test FPGA ASICs and FPLDs in one benchtop instrument. The unit features per-pin programmability of stimulus, three-state, real-time compare, dynamic mask, and data acquisition. Also, 16 programmable timing generators supply 500 -ps timing resolution. The tester allows continuous edge placement with no dead zones, and multiple formats, including window and edge compare. Pin-to-pin skew is $\pm 1$ ns, and maximum memory depth is 64 kvectors. Maximum pin count is 192. The ETS200-PRO is available immediately. A 96 -pin system with a 16 -kvector memory costs

less than $\$ 32,000$. Field-programmable options include a de parametric measurement unit, additional power sources, and added software utilities.

Hilevel Technology Inc., Irvine, CA; (714) 727-2100. H1HGIF 507

- Booth 1403
1). Last year's meeting highlighted the need for a language to facilitate the interchange of test patterns and diagnostic data during boundaryscan testing. Thus this year's discussion will revolve around the group's work on a language for describing standardized test logic for ICs.

The conference theme reflects the primary challenge to a maturing electronics industry, according to program chairman Kenneth Mandl. That is, how can engineers satisfy growing customer expectations of quality in an increasingly cost-competitive market? The technical program covers three broad areas: traditional electronic test topics, con-current-engineering strategies and techniques, and the application of design and test techniques. The tutorials and professional group meetings will be held on the weekend of October 26-27. The technical sessions and exhibits are October 28-30.

Robinson's address will support the conference theme by describing how concurrent engineering can create designs that are easier and faster to test. He will talk about the paradigm shift needed to move test development to the earliest possible point in the product design cycle. The address will also cover how vendors and users of design automation have accepted the need for concurrent engineering and what steps they're taking to ensure its success.

On the other hand, Wright will explain to attendees how test and its database can support the analysis and synthesis of improvements to both the manufacture and design of semiconductors. Such improvements will ensure that semiconductor manufacturers, and their customers, will realize their goals of reduced device failures.

The meeting hosted by the P1149.2 and P1149.3 groups is meant to be an educational session rather than a working-group meeting. The IEEE 1149.1 boundary-scan standard published last year has received much publicity, and both working groups felt it was time to give the test-engineering community a status report on the progress of other standards work. But group leaders hope for an

## ITC '91 PREVIEW

interactive meeting, with attendees supplying feedback and adding new ideas to the mix.

The P1149.2 group's job is to develop a standard for scan-based testing of individual chips that can also be extended to the board and system levels. One important difference between IEEE 1149.1 and P1149.2 is that the former concentrated on boundary scan and merely provided the hooks needed for other techniques, such as internal scan. But according to Bulent Dervisoglu, who chairs the P1149.2 working group, the new standard will consider internal scan as essential. Dervisoglu is a consulting engineer at the Chelmsford Systems Laboratory in Hew-lett-Packard's Workstation Systems Div., Chelmsford, Mass.

The P1149.2 standard will coexist with 1149.1, and will not replace it, says Dervisoglu. In fact, it will permit parallel as well as serial scan

## Mixed-Signal Tester Uses VXI TECHNOLOGY

The S790VXI mixedsignal tester performs test and diagnostic procedures on complex printed-circuit boards. Some mixed-signal testers offer synchronization only in the measurement area with synch triggering, but the S790VXI synchronizes Schlumberger's Universal digital pin electronics and VXIbus instrument connections on one unified high-speed backplane. The unit's test head accommodates 10 VXIbus instruments with a real-time universal controller that handles both analog and digital activity. More instruments can be added using the MXIbus. Functional and in-circuit capabilities are available on up to


1792 universal pins at data rates to 40 MHz . S790VXI prices start at $\$ 275,000$, and delivery is within 120 days.

Schlumberger Technologies, ATE Div., San Jose, CA; (408) 4375129. GITHIF 508

Booth 403

## Tapping the <br> INTERCONNECTION <br> MULTILAYER PC BOARDS

CACHE

| -BMP <br> - OLS | -FASTSRAMS ATAT <br> - CMOSASIC CONTRO |
| :--- | :--- |

CPU / LOGIC



4. 0

## todays fastest CPUs.



# That'sAT\&T "Customerizing." 

"Customerizing" means providing the component solutions and support technology your systems need to help keep pace with CPU speeds up to 50 MHz and beyond.

Faster CPUs demand higher-

## Cache Solutions

Microprocessor-specific, fast SRAMs for 10 to 15 ns cache tag and data.

And a proven ASIC capability for differentiated Cache Controllers.

performance cache, I/O bus, peripheral logic and interconnect: bigger, faster, denser, smarter. We have what it takes to close this CPU I/O gap, while reducing chip count and development costs.

CPU/Logic and Bus Solutions
Industry-pacing submicron Standard Cell CMOS ASICs for high speed, highly integrated core logic.

ECL ASICs with up to 2.2 GHz I/O buffer speeds and delays under 140 ps .

High speed bus interfacing with 200-400 Mbits/s 41-Series Interface ICs.
And custom clocks to meet the tight timing specs of todays fastest CPUs.

Interconnection Solutions
Up to 22-layer PC Boards with 5 mil line density.

And Multichip Modules that can reduce interchip delays to under 1 ns.
AT\&T also provides Application Teams to work with your team, along with the expertise of AT\&T Bell Laboratories.
For more about AT\&T's
"One-Stop-Shop Solutions," get our PC/Workstation Solutions brochure.
Just give AT\&T Microelectronics
a call at $1800372-2447$, ext. 636.
In Canada, call:
1800 553-2448, ext. 636.
chains for both internal and boundary scan, which is basically a chipbased technique that facilitates testing of board-level interconnections. But P1149.2 will require the minimal on-chip circuitry for boundary scan, leaving some aspects of 1149.1 , such
as the parallel update stage, as options. "If, as a designer, you intend to solve your board-level problem in a slightly different way, then we should not force you to implement some of these features that 1149.1 includes," says Dervisoglu.

# Cood Stines $\&$ Bad Signs 

Looking for a low-noise, fast-switching signal source? Good Sines MM
Whether it's automatic test equipment, satellite uplinks, EW communications or imaging systems, Programmed Test Sources has a frequency synthesizer to fit your needs. GE MRI units, Teradyne Testers, Varian Spectrometers . . . all use PTS synthesizers.

## Bad Signs \$\$\$

And while other manufacturers have big dollar signs, PTS synthesizers start as low as $\$ 2,010$.
PTS manufactures a complete line of precision synthesizers covering the 100 KHz to 1 GHz frequency range with switching times as fast as $1 \mu$ second for our direct digital models. And plenty of other options as well, like resolution down to .1 hertz (millihertz available as special order), GPIB and digital phase rotation.
Just as important, along with every PTS synthesizer comes our "absolutely everything covered" 2-year warranty. At the end of two years comes our flat $\$ 350^{*}$ service charge for any repair up to the year 2001! PTS has a commitment to quality you won't find anywhere else.
Find out how PTS synthesizers used the world over can help you in your application today. Call for our complete catalog, or to talk to an applications engineer.

* $\$ 500.00$ for PTS 1000.
Call (508) 486-3008 Fax (508) 486-4495

PROGRAMMED TEST SOURCES, Inc. 9 Beaver Brook Road, P. O. Box 517, Littleton, MA 01460


CIRCLE 124 FOR U.S. RESPONSE
CIRCLE 125 FOR RESPONSE OUTSIDE THE U.S.

The boundary-scan standard uses a test-access port (TAP) controller that Dervisoglu says is too complex for some of the basic operations envisioned by P1149.2. As a result, the P1149.2 standard will implement a combinatorial scan-access port (SAP) controller. The basic SAP will need only two pins on the chip, but it can be extended to include additional test functions if the designer wishes. Other on-chip circuitry specified by the proposal includes an I/O register cell associated with each I/O pin, an Implementation Detail Register (IDR) for accessing implementationspecific features of the component or additional information about its testability features, and a bypass register for shifting scan data in or out of a multicomponent scan path (see the figure).

Meanwhile, the P1149.3 working group is defining a third type of testability bus. It's intended to be a family of buses under the umbrella of the overall 1149 effort. The P1149.3 standard was originally aimed at providing direct access between test resources and unit-under-test internal nodes in real-time or at-speed applications. That goal has been expanded, according to Fred Harrison, the working group's secretary and former chair.
"It's taking on several functions," says Harrison. "One is to give that direct access into a circuit, so that you can either generate a signal into a node or read a signal at a node in real time. The second area or responsibility that it's taking on is to act as an interface with buses like 1149.1 and P1149.2." For instance, a board might have two 1149.1 boundaryscan chains and a P1149.2 internalscan chain. A P1149.3 bus would then supply the interface or channel through which the test resources could access those chains.

The 1149 subdivisions grew out of a realization that boundary scan has limitations, according to Harrison, who is president of C\&H Engineering in Austin, Texas. "What many of us-and this is not a unanimous opin-ion-wanted to see was a multiplicity of ways to help people address the test problem," he says. The P1149.3

## ITC '91 PREVIEW

# M0DULES ENHANCE BOUNDARY-SCAN SOFTWARE 

Two new software modules and a process-oriented graphical user interface based on Windows 3.0 have been added to a software package for testing printedcircuit boards with boundary-scan devices. The Victory 2.0 release includes the Virtual Component/Cluster Test (VCCT) module, which allows the boundary register to be used as virtual channels to test non-boundary-scan devices that can't be accessed by a bed-of-nails fixture. In addition, the Boundary Functional Test (BFT) module lets users test the internal circuitry of individual boundary-scan devices. Using Boundary-Scan Description Language device data and circuit board netlists, Victory 2.0 generates tests for Teradyne's L-series testers. Victory 2.0, which runs on VAX and PC platforms, can be ordered now. Prices start at $\$ 5000$.

Teradyne Inc., Boston, MA; (617) 482-2700. ChiBGIF509

- Booth 703

document will create testability features that designers can place on their boards or in their systems. It will not require on-chip circuitry, as boundary scan does, although that will be an option.

The open meeting of the IEEE 1149.1 group is only one of six panels. Another panel that should draw interest is Software Testing: State of the Practice. Panel members will describe current practices used for software testing, focusing on their successful experiences. A third panel will look at the acceptance barriers confronting DFT and built-in selftest (BIST). Members will discuss
possible reasons for a continuing reluctance on the part of some designers to incorporate DFT and BIST into their circuits. The three remaining panels will address the question of whether IC burn-in testing is still required and will discuss trends in automotive electronics testing and the need for education in test engineering.

DFT and BIST also get extensive treatment in the tutorials, with eight of the sessions emphasizing one or both of those techniques. A two-session tutorial, Advanced Techniques in Testing (tutorials 4 and 12), concentrates on fault simulation and

## Cmos Chip Cuts IC Production Tester's Cost

Apatented CMOS IC called the V-chip incorporates all tester pin-timing circuitry, allowing the Super Compact (SC) 212 to offer full resource-per-pin capability in an economical, compact system. The 212-which is optimized for production testing of ASICs, PLDs, chip sets, and microcontrollers-covers only 30 sq . ft. and requires far less power and cooling than ECL-based systems. The tester has 400 Mbytes of unformatted disk storage, 20 Mbytes of CPU memory, and 150 Mbytes of
streaming tape backup. The test cycle is an integer multiple of the system reference clock, with a clock period between 20 and 40 ns . The tester features multiple edges per pin, on-thefly switching, and multiple parametric measurement units. The 212 will be available in production quantities at the end of the first quarter of 1992. Prices range from $\$ 2500$ to $\$ 3500$ per pin, depending on configuration.

Credence Systems Corp., Fremont, CA; (415) 657-7400. CTRGIF 510
Booth 1619

DFT on the first day and on automatic test generation (ATG) and BIST on day two. In the first-day session, the discussion starts with fault-simulation procedures that offer differing trade-offs between generality and efficiency. The DFT portion involves advanced scan techniques dealing with partial scan, the design and optimization of multiple scan chains, and boundary scan (IEEE 1149.1).
The second session reviews ATG concepts, then discusses techniques used in advanced ATG systems for such tasks as accelerating ATG algorithms, selecting and targeting faults, fault-independent test generation, integrating different test-generation methods, and others. The BIST portion begins with a brief overview of compression techniques.
Built-in Self-Test I and II (tutorials 1 and 9 ) will describe the state of the art in the technology. The first session addresses the technical issues of BIST using pseudorandom inputs. Subjects in the second session include diagnostic aids for signature test, an improved cutting algorithm, partitioning for test, and ac test.

| H0w Valuable? | Circle |
| :--- | ---: |
| HIGHLY | 515 |
| Moderately | 516 |
| SLIGHTLY | 517 |



# Multistep, Monolithic 10-And-12-Bit ADCs Digitize 5-To-20-MHz Sine waves At Nyquist. 12-BIT IC ADCS SAMPLE Signals at Up To 20 MHz 

TFrank G00denough he integration of discrete and hybrid devices into monolithic form continues at a breakneck pace, especially in analog-todigital and digital-to-analog converters. Just over a year ago, for example, the cover of ELECTRONIC DESIGN announced the first 12-bit ADCs, 1 -by-2-in. chip-and-wire hybrids that sample at 20 MHz . Even $10-\mathrm{MHz}$-sampling-rate ADCs were hybrids then (ELECTRONIC DESIGN, Sept. 13, 1990, p. 47). Such hybrids were less than three years old, replacing board-level ADCs of 5 by 7 in . Now Signal Processing Technologies (SPT), formerly a division of Honeywell, and Analog Devices (ADI), have each come up with monolithic 12 -bit ADCs that sample at 10 and 20 MHz (Fig. 1).

The SPT7912 from SPT produces 12-bit digital words of sampled analog voltages at 20 MHz , while the ADI AD872 does the same at 10 MHz . In addition, each sports one or more 10 -bit kid brothers that employ similar architectures. SPT's 10-bit, SPT7814 samples and converts at 40 MHz , and its 7810 samples at 20 MHz . ADI's 10 -bit AD773 runs at 18 MHz . The SPT 10-bit converters arrived a bit ahead of the 12 -bit version (ELECTRONIC DESIGN, June 27, $p$. 153). In addition to smaller size and lower cost, the 12 -bit IC converters typically use an order-of-magnitude less power.

Both the ADI and the SPT converters employ pipelined, multistep architectures (see "Stepping through the pipe," p. 58). But there's little to compare them with architecturally. That's because both families represent the first standard-product IC (or hybrid) ADCs that use more than two conversion steps in their operation (the exception is ADI's AD671, a non-sampling 12 -bit, $2-\mathrm{MHz}$ design that uses four steps). The proprietary

(patented) architecture of the SPT converters employs a set of algorithms called "trigonometric interpolation," creating a whole new ball game in high-speed, greater-than-8-bit ADC design (Fig. 2). On the other hand, the 3-step/4-step (10-bit/12-bit) ADI architecture might be considered conventional because it's an extension of most present two-step designs, although it incorporates numerous patented circuit-design innovations (Fig. 3).

# 12-BIT 10/20-MHz-SAMPLING-RATE ADCs 


(a)

(b)

I1. ADVANCED FINE-LINE PROCESSES have made possible two 12 -bit analogtodigital converters that sample at high frequencies in monolithic form. The SPT7912 from Signal Processing Technologies is a 16,600 -mil ${ }^{2}$ bipolar chip with 2000 transistors that samples at 20 MHz (a). The AD872 from Analog Devices is an even denser $75,000-\mathrm{mil}^{2}$ bipolar-CMOS chip with 11,000 transistors that samples at 10 MHz (b).

All five ADC specifications are spelled out (see the table).

Sampling 12 bits at 10 or 20 MHz produces signals with a tremendous amount of resolution. Therefore, the question arises: Where can such ADCs find applications? Recording and TV studios, doctor offices, electronics labs, and even some homes use high-sampling-rate ADCs. Communications links and police cars also use them. But these applications generally have 8 and 10 bits of resolution. Still, they presently use large and bulky devices that dissipate much power and have prohibitive price tags. Now that integration (and its attendant lower costs) has put the price of ADCs within reach of more users, the new ADCs may find homes in these applications as well as challenge the imagination of system designers, since their price-performance lends them to over and undersampling applications.

While there's a dichotomy between 10 - and 12 -bit ADC applications, significant overlapping will occur, depending on cost-performance trade-offs. Today, 10-bit devices are
a natural for professional video; tomorrow they'll be needed for highdefinition TV (HDTV), machine vision, and potentially even camcorders. They'll also find their way into oscilloscopes, spectrum analyzers, industrial and medical imaging, various military systems.

The 12 -bit converters will find homes in sophisticated spread-spectrum radio and radar receivers, where they'll join direct-digital-synthesis (DDS) DACs in the reception, reconstruction, and generation of analog waveforms (ELECTRONIC DESIGN, Sept. 12, p. 63). They'll also be used in infrared (IR) imaging systems that use focal-plane-array ICs with one sensor/pixel. The output of the array is multiplexed, pixel-bypixel, into the ADC. While the bandwidth of each sampled input is relatively low, the desired data rate is high for motion-detection applications using a large 360,000 -pixel ( $600-$ by-600) array

Each SPT converter requires just 20 full-time comparators and 21 additional circuits that perform part-time comparisons. The output is also com-
pletely free of sparkle codes. Following a low-capacitance-input ( 5 -pF) buffer, a four-bit flash converter produces the four most-significant bits (MSBs). It also eliminates the input signal's need to remain constant while waiting for the remaining portions of the circuit to settle.

In parallel with the flash converter, an analog circuit called the "analog gain-compression processor" (a prescaler) transforms the input signal into a waveform for further processing by trigonometric algorithms. The ADC also does the job of the DAC and summing amplifier found in conventional subranging ADCs, and does it without latching the digital word or reconstructing the analog signal with a DAC.
After the initial analog-processing step, the signal enters a bank of sam-ple-and-hold amplifiers (SHAs) that sequentially feed an array of interpolators to produce the eight leastsignificant bits (LSBs). This technique is somewhat analogous to a successive-approximation-register (SAR) converter. Within the converter, time delays between the analog signals and the interpolator outputs, and the propagation time of digital words to the latches at the output of the 4 -bit flash, become significant as the input signal's slew rate rises with its frequency. The problem stems from disagreements between comparators in successive stages of the conversion process in detecting the same input-signal level. Patented er-ror-correction/decoding circuits fix this problem by letting early stages enable logic transitions. Later stages, where the LSBs are decoded, act on those transitions.

The bank of SHAs between the analog processor and the interpolators reduces the need for a fast 12 -bit-accurate SHA on the front-end of the ADC. That's because the internal SHAs pipeline out the delays through the relatively slow interpolators. The converter's speed is limited only by the 4-bit input-flash ADC and the bandwidth of the analog processor, both of which multiply the frequency before it reaches the SHAs. Frequency (gain-bandwidth) multiplication represents a generic

# 12-BIT 10/20-MHz-SAMPLING-RATE ADCs 

problem. It limits the performance of all multistep-architecture ADCs , including the SAR. Each additional stage in any multistep ADC doubles the small-signal bandwidth requirement, albeit reducing the accuracy of that stage by a similar factor.

Frequency multiplication (and complexity not easily handled by hybrids) has restricted earlier subranging converters to two steps, preventing optimization of device size and power. Most two-step hybrids add a SHA on the front-end, reducing ADC bandwidth so that it settles to a given accuracy within a given time (including the SHA's settling). The SHA must settle rapidly and accurately while driving the high and usually code-dependent input capacitance of a 6 -to-8-bit flash ADC , making it difficult to produce at reasonable cost and power.

Adding SHAs after the compression stage eases the accuracy and signal-swing requirements of the SHAs while they pipeline out the slow interpolators. Like most highspeed SHAs, those on the SPT chips treat errors due to charge injection, droop, settling time into hold, and clock jitter, as common-mode effects and eliminate them at the input to the interpolators, at the expense of bandwidth-limiting, frequency-multiplication effects in the input compression stage. But the low input capacitance reduces drive requirements and lowers the demands on an external SHA if a user decides to add one to improve dynamic performance. The interpolators further reduce the total number of active devices (relative to earlier designs) and thus reduce power dissipation.

Like the SPT converters, the ADI converters also add SHAs. The AD872 and AD773 represent fourand three-step versions, respectively, of the conventional two-step ADC. In the 12 -bit AD872, a pair of stages (steps) precede the basic twostep elements described in "Stepping through the pipe" (Fig. 3, again). Each ADC consists of a SHA, a flash ADC (quantizer), a DAC, and a gain-producing residue-current-summing network. The first stage of the 12 -bit AD872 uses a 3 -bit flash ADC, which has to supply only

| 10- AND 12-BIT MONOLITHIC ADGS SAMPLING AT 10 TO 40 MHz |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Model | Units | SPT9712 | SPT714 | sp77810 | AD872 | AD773 |
| Conditions for specifications |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| Sampling rate | MHz | 20 | 40 | 20 | 10 | 18 |
| Input signal | v | 2 | 2 | 2 | 1 | 0.5 |
| Supply rails | v |  | $-(+5$ and -5.2$)-$ |  |  |  |
| Specification |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| Differential nonlinearity ( $25^{\circ} \mathrm{C}$ ) | $\pm$ LSB | 0.5 (t) | 0.5 (t) | 0.5(t) | 0.5 (t) | 0.5 (t) |
| Differential nonlinearity (OT) | $\pm$ LSB | NS | NS | NS | 1 | 1 |
| Input missing codes |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| Resistance (t) | k $\Omega$ | 300 | 300 | 300 | 50 | 50 |
| Capacitance (t) | pF | 5 | 5 | 5 | 10 | 10 |
| Power dissipation | w | 1.8 | 1.8 | 1.8 | 1.2(t) | 1.4 |
| Ac specificications |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| $\mathrm{f}_{\mathrm{m}}=1 \mathrm{MHz}$ | NA | 10.7(t) | $9(t)$ | 8.7 (t) | 11.3(t) | 9.2(t) |
| $\mathrm{t}_{\mathrm{m}}=3.58 \mathrm{MHz}$ | NA | 9.5 (t) | 8.8 (t) | 8.7 (t) | NS | NS |
| $\mathrm{t}_{\mathrm{m}}=8.1 \mathrm{MHz}$ | NA | Ns | Ns | Ns | Ns | 8.7 (t) |
| $\mathrm{tm}_{\mathrm{m}}=9 \mathrm{MHz}$ | NA | NS | ns | NS | NS | 8.5 (1) |
| $\mathrm{t}_{\mathrm{m}}=10.3 \mathrm{MHz}$ | NA | TBD | 7.5(t) | 7.3 (t) | ns | ns |
| Signalito-noise ratio without harmonics |  |  |  |  |  |  |
| $\mathrm{tm}_{\mathrm{m}}=1 \mathrm{MHz}$ | dB | 68 (t) | 57 | 55 | NS | NS |
| $\mathrm{t}_{\mathrm{m}}=3.58 \mathrm{MHz}$ | dB | 67 (t) | 56 | 55 | ns | Ns |
| $\mathrm{f}_{\mathrm{m}}=10.3 \mathrm{MHz}$ | dB | TBD | 50 | 48 | NS | NS |
| Total dynamic error (TDE) |  |  |  |  |  |  |
| $\mathrm{tm}_{\mathrm{m}}=1 \mathrm{MHz}$ | dB | 66 (t) | 52 | 55 | NS | NS |
| $\mathrm{t}_{\mathrm{m}}=3.58 \mathrm{MHz}$ | dB | 59 (t) | 52 | 54 | NS | ns |
| $\mathrm{t}_{\mathrm{m}}=10.3 \mathrm{MHz}$ | dB | TBD | 44 | 44 | NS | ns |
| Signal-to-(noise + distortion), $\left(\mathbf{S} /\left(\begin{array}{l}(N+D)\end{array}\right)\right.$ |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{m}}=1 \mathrm{MHz}$ | ${ }^{\text {dB }}$ | NS | NS | NS | 67 | 52 |
| $\mathrm{f}_{\mathrm{m}}=4.99 / 8.1 \mathrm{MHz}$ | dB | NS | NS | NS | 65 | NS |
| $\mathrm{t}_{\mathrm{m}}=8.1 \mathrm{MHz}$ | dB | Ns | NS | NS | NS | 50 |
| $\mathrm{tm}_{\mathrm{m}}=9 \mathrm{MHz}$ | dB | NS | ns | NS | ns | 46 |
| Total harmonic distortion (THD) |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{m}}=1 \mathrm{MHz}$ | -dB | 66 (t) | 57 | 54 | 68,72(t) | 58,64(t) |
| $\mathrm{t}_{\mathrm{m}}=3.58 \mathrm{MHz}$ | -dB | 62 (t) | 56 | 52 | ns | ns |
| $\mathrm{t}_{\mathrm{m}}=4.99 \mathrm{MHz}$ | -dB | NS | NS | NS | 64 | Ns |
| $\mathrm{tm}_{\mathrm{m}}=9 \mathrm{MHz}$ | -dB | NS | NS | Ns | NS | 47,56(t) |
| $\mathrm{t}_{\mathrm{m}}=10.3 \mathrm{MHz}$ | -dB | тво | 46,48(t) | 46,48(t) | NS | NS |
| Spurious-free dynamic range (SFDR) |  |  |  |  |  |  |
| $\mathrm{f}_{\mathrm{m}}=1 \mathrm{MHz}$ | -dB | 70(t) | 70(t) | 70(t) | 65 | $67($ ) |
| $\mathrm{t}_{\mathrm{m}}=3.58 \mathrm{MHz}$ | -dB | TBD | ns | ns | ns | ns |
| $\mathrm{t}_{\mathrm{m}}=4.99 \mathrm{MHz}$ | - ${ }^{\text {B }}$ | NS | NS | ns | 70 | ns |
| $\mathrm{t}_{\mathrm{m}}=10.3 \mathrm{MHz}$ | -dB | TBD | NS | Ns | ns | ns |
| Intermodulation distortion (IMD) ( $\mathrm{f}_{\text {in }}=1.0 \mathrm{MHz}$ and 1.05 MHz ) |  |  |  |  |  |  |
| ( $\mathrm{f}_{\text {in }}=1.0 \mathrm{MHz}$ and 1.05 MHz ) Second-order products | dB | NS | NS | NS | NS | 69(t) |
| Third-order products | dB | NS | NS | Ns | NS | 63(t) |
| Input bandwidth (-3dB) |  |  |  |  |  |  |
| Smal-signal (t) | MHz | 120 | 120 | 120 | 75 | ns |
| Fullpower (t) | MHz | Ns | Ns | Ns | 50 | 100 |
| Aperture iitter (t) | ps ms | 5 | 5 | 5 | 10 | 10 |
| Differential phase | Degrees | NS | NS | ns | NS | 0.2 |
| Differential gain Pin | \% | NS | NS | Ns | NS | 0.8 |
| Pipeline delay (latency) clock cycles |  | 1 | 1 | 990 | 3 | 4 |
| Price (100s) |  | \$385 | \$109 | \$99 | \$185 | \$55 |

All specifications are maximums or minimums unless noted typical $(t)$. $O T=$ over temperature. $T B D=$ to be determined. NS $=$ not specified. $N A=$ not applicable.

## 12-BIT 10/20-MHz-SAMPLING-RATE ADCs

4-bit accuracy. However, the SHA and DAC must be 12 -bit accurate. The remaining stages use 4-bit flash ADCs and DACs. The 12-bit device uses a total of 56 comparators.

The secret behind the AD872's performance, besides pipelining, is several innovative ana$\log$ circuit techniques in and between blocks. Most are described in detail in the IEEE Journal of Solid-State Circuits (Vol. 26, No. 8, Aug. 1991, p. 1103). In pipelining, steps one and three can acquire new samples from the input and the previous step respectively, while steps two and four quantize signals acquired from previous steps. At the next clock cycle, steps one and three quantize the signals they've just acquired, while steps two and four obtain new samples.

The handling of sig-

2. SAMPLING SIGNALS AT 20 MHz , this 12 -bit ADC's flash circuit provides the 4 most-significant bits. A series of interpolators offer the 8 least-significant bits.
nals as currents and voltages represents the major circuit innovation used to process pipe signals (Fig. 3, again). While the SHAs must drive the quantizers with voltages, the SHAs' unique circuits also take current signals from the summing networks and provide currentoutput signals to those networks. This enables low-impedance, cur-rent-summing techniques to generate the residue signals. Speed climbs with no capacitance to charge.

Implementing interstage gain in an open-loop manner with scaled current sources also avoids gain-bandwidth (frequency multiplication) effects that usually limit sampling rates in subranging ADCs. Interstage gain is determined by lasertrimming resistors to set the values of the current sources. This gain maintains reasonable input-signal levels for the second and third quan-
tizers and substantially reduces the noise from the second, third, and fourth stages. Errors are minimized by using differential circuits from the input SHA through the fourth quantizer's outputs.

Adding the overlapping digital (binary) words from the four quantizers results in digital error correction being performed in the following manner:

## Digital words

$$
\begin{aligned}
& \text { step } 1=\mathrm{AAA} \\
& \text { step } 2=\text { BBBB } \\
& \text { step } 3=\quad \text { CCCC } \\
& \text { step } 4=\quad \text { DDDD }
\end{aligned}
$$

## Binary sum $=$

## XXXXXXXXXXXXXXX

The final result is the converter's 12 -bit output word plus the over-
range bit. Because the converter takes a bipolar analog input voltage, looking at the overrange bit and the MSB determines if the overrange is positive or negative.

Aside from being easy to drive (5 to 10 pF of input capacitance and an input resistance over $50 \mathrm{k} \Omega$ ), needing both plus and minus $5-\mathrm{V}$ supplies, and providing an overrange output, the two families of converters share little in pins-out characteristics, including many specifications (see the table and Figs. 2 and 3, again). Even devices within the families differ in more than just resolution and/ or sampling rate. For example, the ADI units are TTL/CMOS-compatible while the initial SPT ADCs use ECL. However, SPT converters using TTL will soon be available; they will use 300 mW less power or about 1.5 W . For specified performance,

## All It Takes Is The Right Power



Unitrode Integrated Circuits announces the next generation of industry standard current mode PWM's. With increased demands on higher density/performance power supply designs, consider these features of the UC3823A and UC3825A family:

- Adjustable blanking of leading edge current noise
- Trimmed oscillator discharge for accurate frequency and dead time control
- Latched over current comparator
- Full cycle restart after fault
- Outputs active during UVLO
- Optional UVLO thresholds
- MHz+ performance

We guarantee a continued commitment to uncompromised quality. Look to Unitrode Integrated Circuits to provide unique solutions for your design needs. For more information on the UC3823A and UC3825A family, contact your Unitrode Representative or call:

(603)424-2410

7 Continental Boulevard, Merrimack, NH 03054 FAX (603) 424-3460
"THE CURRENT MODE PWM LEADER"
$\square$ INTEGRATED CIRCUITS
UNITRODE

## The 29K Family.



Low-cost 32-bit
RISC processor


Original 32-bit


32-bit RISC processor with on-chip floating point.


32-bit RISC processor
with 8 K cache and
Scalable Clocking technology.

It's all in the family-the $29 \mathrm{~K}^{\mathrm{mm}}$ Family, that is. All the performance you need in a 32-bit embedded RISC processor. And all the support you need from our Fusion $29 \mathrm{~K}^{\text {su }}$ Partners, to bring your products to market faster than ever.

The 29 K Family is the 32 -bit embedded RISC architecture that keeps your performance high and your system costs low. And all 29 K Family members are binary compatible, so your software runs on each device, without modification.

New family members push the performance envelope further: Our Am29030" and Am29035 ${ }^{\text {m }}$ processors offer advanced features like large on-chip caches, Scalable Clocking" technology and programmable bus sizing-which ease design and lower system costs. With additional family members on the way.

The 29 K Family also has the best embedded RISC support available-the Fusion29K Partners.The Fusion29K Partners include over

# The 

EPDPipeline Associates Octree VLSI TEChnology，inc． Dロ［TDR DESIGN Electronic Design Solutions Knight Tool Company
 Ironics EG\＆G Wakefield Advanced Interconnections

## 【ip

 HEWLETTPACKARD


Microtec
Research Inc．Tektronix

## CBIOMATION

Quintar

## 12-BIT 10/20-MHz-SAMPLING-RATE ADCs

the SPT units need a $\pm 2$-V full-scale input while the AD872 only needs $\pm 1$ V , and the AD773, only $\pm 500 \mathrm{mV}$.

The SPT converters have two sig-nal-input pins. They connect on-chip to drive a single-ended $300-\mathrm{k} \Omega / 5-\mathrm{pF}$ impedance circuit. They can also be used together with an op amp to implement a force-sense-type input. The two inputs to both ADI converters, on the other hand, are true differential inputs specified as $50-\mathrm{k} \Omega$ resistances. Converters from either family should be easy to drive with many op amps or doubly terminated transmission lines.

The AD872 alone carries its own voltage reference, and can be used for a system reference. An external reference can also be used. Conversely, the $500-\Omega$ internal reference ladder inside the SPT converters must be driven, with plus and minus 2.5 V at the top and bottom, respectively, from a low-impedance source, such as an op amp. To ensure 12-bit accuracy, the SPT7912 provides both
force and sense input nodes at the top and bottom of the ladder. Moreover, because these pins can be driven with a variable voltage permitting changes in full-scale signal on the fly, the SPT7912 can be considered a multiplying ADC (changing the reference varies the full-scale signal). In fact, the bandwidth of the reference ladder typically runs 50 MHz .
Comparing the specifications of these converters isn't a trivial task for several reasons. To start, Analog Devices has joined the growing (and very popular with the user) trend of adding minimum $\left(\mathrm{t}_{\text {min }}\right)$ to maximum $\left(\mathrm{t}_{\text {max }}\right)$ temperatures to the basic conditions for all specifications called out at the top of the data sheet. SPT data sheets, though, list $25^{\circ} \mathrm{C}$ as the temperature for the specifications (the final data sheet will also call out $\mathrm{t}_{\text {min }}$ to $\mathrm{t}_{\text {max }}$ as a condition for the specifications). In addition, because sampling rates run between 10 and 40 MHz , a different set of input-signal frequencies are used to define the ac
(dynamic) specifications of each converter. And ADI specifies signal-to(noise + distortion), or $\mathrm{S} /(\mathrm{N}+\mathrm{D})$, while SPT specifies total dynamic error (TDE) and signal-to-noise ratio (without harmonics). According to SPT, TDE is similar to $\mathrm{S} /(\mathrm{N}+\mathrm{D})$.

In addition, although both companies are sampling their converters, these new ICs aren't fully characterized, particularly for the dynamic specifications that require a rigorous and time-consuming task to obtain. For example, only the AD773 offers values for differential phase and gain, or for a spurious-free dynamic range. The first two specifications are vital for 10-bit video applications; the last specification is important for 12-bit receivers.

While innovative designers fought the limitations of physics to successfully overcome effects that made these ADCs "theoretically" impossible to design, they would've still been impossible to produce without access to high-speed analog semicon-

## Every connecting product for every kind



## 12-BIT 10/20-MHz-SAMPLING-RATE ADCs


3. THE SAMPLE-AND-HOLD AMPLIFIER on the input of this 12 -bit/ $10-\mathrm{MHz}, 4$-step ADC, and the first DAC stage, must be 12 bit accurate. But the 3 -bit flash circuit need only be 4 -bit accurate.

## of connection.

## That's AT\&T "Customerizing."



AT\&T is your one-stop quality source for everything from cable to splicing and test equipment.
Whether it's data cable, composite cable, optical cable or fiber, AT\&T has it all.
Along with 110 Connecting Blocks, ST ${ }^{*}$ Connectors, FDDI Jumpers, and any number of other connecting products.
Everything you need in copper and fiber optics for the transmission of voice, data, image, and remote sensing.
Everything you need for all your applications, such as LAN and harsh environment, off-the-shelf or custom designed.

Technical support? We'll work side-by-side with you to design special situation connections. And we'll provide system as well as component solutions.
You also have AT\&T's assurance of product quality and reliability. Backed by the design and technology expertise of AT\&T Bell Laboratories. And by a century of AT\&T cable and apparatus manufacturing experience.
Everything you need. Exactly the way you need it. That's "Customerizing."
For more information, just give AT\&T a call at $1800344-0223$, ext. 1053 . Or FAX us at 602 233-5888.

## Our six-row connector lets you change the ground rules.

|  |
| :---: |



## THIS IS AMPTODAY.



AMP TBC Plus connectors give you complete freedomin ground and signal assignment, so youcan write your own 'ground rules' for outstanding electrical performance in high-speed, high-density backplane applications.
Because they aretue 6 -row connectors and you assign ground where you need it, near end and far end noise voltage figures in the $<10$ ns risetime range are far below connectors that limit ground to the outer rows or 'planes' (TBC Plus performance is even better when configured the same way'!).

Our economical twin-beam receptacle
design is unique in offering greatly reduced inductance in the outermost long' row of pins, and matched propagation delay in all lines.

Nate performanceof AMP TBC Plus cornectors uith evenly dispersed


| तิ 16 Near End Noise Voltage |  |  |  | Far End Noise Voltage |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\text { 등 } 16$ |  |  |  |  |  |  |
| $\pm$ |  |  |  |  |  |  |
| 言 |  |  |  |  |  |  |
| ${\stackrel{\circ}{ } 0^{10}}^{10}$ |  |  |  |  |  |  |
| \% |  |  |  |  |  |  |
| \% |  |  |  |  |  |  |
|  |  |  | - |  |  |  |
| (1) |  | - |  |  |  |  |
| $\stackrel{0}{2}$ |  | - |  | $\pm$ |  | - |
| LOGIC: | ACMOS | AST | ECL | ACMOS | AST | ECL |
| Tr | 4 ns | 2ns | Ins | 4ns | 2 ns | 1ns |

Competitive Connector

- TBC Plus (All Grounds Outside Rows) TBC Plus (Grounds Evenly Dispersed)

Capacitance is a mere 2pf, max, line-to-line. Modular configuration ( 90 -and 120-position sections) provides 'building block' flexibility, with applications to 810 positions or more. Header posts in staggered heights allow four-level sequenced mating.
For the Plus in high-speed performance, call our Product Information Center at $1-800-522-6752(\operatorname{fax} 717-561-6110)$. AMP Incorporated, Harrisburg, PA 17105-3608. In Canada call $416-475-6222$. For design assistance in characterized back-plane assemblies, contact AMP Packaging Systems, 512-244-5100.

# 12-BIT 10/20-MHz-SAMPLING-RATE ADCs 

ductor processes on which to build them. The ADI chips are built on a fine-line $(2-\mu \mathrm{m})$, advanced bipolarCMOS process called ABCMOS. The $\mathrm{f}_{\mathrm{T}}$ of its npn transistors runs 2 to 3 GHz . Moreover, although the process needs 19 mask steps, including laser-trimmable thin-film resistors, it's not a laboratory or pilot-line process. Instead, it's a robust commercial technology that ADI builds on for its audio DACs in CD players.
The density of the process lets the 12-bit AD872's designers squeeze its 11,000 transistors (about six times that of a 574 ) on a $75,000-\mathrm{mil}^{2}$ die (just over 0.25 in . on a side). Both of the

ADI converters were developed under a contract for the U.S. Army Strategic Defense Command. Minimum modifications of the commercial process flow, and the addition of several mask steps, create a radia-tion-tolerant version of the process called RBCMOS. Moreover, a common set of layout rules allows the same layout database to generate masks for devices, such as the AD872, to be built on either process.
The SPT converters are fabricated on a very high speed, fine-geometry non-complementary, bipolar process that, like ABCMOS, has access to la-ser-trimmable thin-film resistors.

The 12-bit ADC employs just 2000 transistors on a tiny $16,600-$ mil $^{2}$ ( 89 by 187 mils) chip.

Like most complex, high-speed, mixed-signal devices, the "simple" job of hooking up and testing the ADCs turns out to be fairly complicated. To make the job of evaluation easier for the user, both ADI and SPT created evaluation boards containing, at a minimum, a reconstruction DAC, a reference, and interface circuitry. SPT's board is somewhat more complex and comes with a 15 page application note. Analog Devices makes their boards, along with a converter, available to potential us-

## STEPPING THROUGH THE PIPE

ADC architectures break down into several classes for resolution and speed. Each class represents a compromise between the number of comparators, clock cycles, and sample-and-hold amplifiers (SHAs), if any. The more comparators, the faster the device, but also the larger and more costly it becomes. Adding clock cycles sacrifices speed but cuts the number of comparators and usually simplifies the device. SHAs add sampling to the ADC (theoretically an ADC without sampling is merely a quantizer), which permits the quantizing of fast-changing signals and makes pipelined converters possible. The "right" SHA can up the performance of virtually any ADC.

Flash ADCs, the fastest quantizers, employ $2^{n}-1$ comparators, where n is the resolution in bits, but they take only one clock cycle. A 12 -bit flash ADC would take 4096-1 comparators. So far, practicality has limited them to 10 -bit resolution. Integrating, tracking, and successive-approximationregister (SAR) converters take just one comparator. However, their clock cycles range from $n$ for the SAR to over $2^{n}$ for the integrating converter. Other architectures use a comparator and a clock cycle per bit of resolution.

Basically, a multistep (often
called multipass or subranging) converter combines the speed of the flash, with the multiple clock cycles of the other designs. Though most multistep converters have applied their input signal sequentially to two or more flash ADCs (or to a single flash two or more times), one or more flash circuits could be used with any of the other architectures or with a new one (the SPT converters).
In a multistep converter, the sum of the resolution of each step is equal to or greater than the specified resolution of the complete converter. For example, a 12-bit two-step ADC might use two, 6 -bit flash ADCs and thus require just 126 comparators (until now, most multistep ADCs have been two-step devices, often called half-flash ADCs). However, most multistep converters (and all those with 12 -bit or greater resolution) employ digital error correction. The sum of the resolutions of their two or more flash circuits exceeds the specified resolution of the complete converter, usually by one or more bits.

A typical 12 -bit two-step ADC consists of a 6 - and an 8 -bit flash ADC, a 12 -bit-accurate 6 -bit DAC, a summing circuit with (or followed by) gain, and digital-correction logic stages (see the figure, a). The input voltage $V_{\mathrm{in}}$ is applied to the input of the 6 -bit flash. At
the Convert command, the clock strobes its 127 comparators. The six output lines are fed to the DAC and the digital-correction logic.

The combination of a 12 -bit-accurate DAC and digital error correction relieves the flash's fast comparators from having to provide 12 -bit accuracy-it's easier to build fast, 12 -bit-accurate DACs than fast, 12 -bit-accurate comparators. The output of the DAC is summed with the input signal. The difference (often called the residue) is gained up by amplifier A whose maximum output voltage equals the full-scale input voltage of the 8 -bit flash. The 8 -bit circuit's 255 comparators are strobed by a second clock pulse, and its 8 -bit output is applied to the correction logic. The 14 input bits correct the MSBs to produce a 12-bit-accurate output word.

A conversion time of 200 ns and a throughput of 5 MHz is achievable if the propagation delay of the comparators is about 80 ns , the DAC and summing amplifier settle in about 10 ns each, and the error correction and other logic takes 20 ns . However, the input must not change during the 200 ns period, thereby limiting the maximum signal frequency (for a 2 - V pk-pk sine wave) for 12 -bit accuracy to under 1 kHz . Such a design suits many relatively slow inputs that are multiplexed and con-

## 12-BIT 10/20-MHz-SAMPLING-RATE ADCs

ers for the asking. SPT, on the other hand, is charging $\$ 495$ per board.

These converters all represent the start of a new generation of highspeed monolithic ADCs. The lowerpower TTL versions are expected from SPT by year's end, and slower versions (for example, units with sampling rates of 5 MHz or even lower) sometime next year. Because the architecture of the SPT converters may lend itself to higher-resolution designs, higher-resolution ADCs may yet become available from SPT. One of ADI's test chips (for ADI's military contract) had an automatic gain-ranging front-end that provid-
ed four bits of additional dynamic range, resulting in a 16 -bit converter with 12 -bit accuracy. The gain is changed on a sample-by-sample basis. A commercial version of this ADC may emerge by the end of 1992.

All three SPT converters are available in die form. The 10 -bit units come in 28-pin and the 12-bit SPT7912 in 32-pin double-width ceramic DIPs. Additionally, the SPT7814 comes in a 28 -pin LCC. All handle the industrialtemperature range. The AD773 is also available in a 28 -pin doublewidth ceramic DIP and a 28 -pin plastic skinny DIP. The AD872 comes in a 44-pin LCC. Both operate over the
commercial-temperature range. Both SPT and ADI will have military devices by sometime next year. $\square$

## Price And Availabilty

All SPT and ADI converters are sampling at the present time. See the table for prices.

Signal Processing Technologies Inc., 1510 Quail Lake Loop, Colorado Springs, CO 80906; Richard Mintle, (719) 540-3900.

CIRCLE 511
Analog Devices Inc., 181 Ballardvale St., Wilmington, MA 01887; Paul Errico, (617) 937-1297.

CIRCLE 512

| How Valuable? | Circle |
| :--- | ---: |
| Highly | 518 |
| Moderately | 519 |
| SLightly | 520 |

verted rapidly.
Adding a fast SHA with 100 -ns acquisition time and 20 -ps aperture uncertainty (jitter) raises total conversion time to about 300 ns, and the throughput rate (now sampling rate) drops to about 3.30 MHz (see the figure, $b$ ). But now
the converter easily handles Ny -quist-rate sine waves, and an extra clock period must be added for the SHA to acquire the signal. The conversion thus requires three clock cycles of about 100 ns each.

Alternatively, adding the SHA can turn the circuit into a pipe-

lined converter with at least twice the sampling rate. At clock-cycle zero, the SHA is put into hold, storing the sample it has just acquired; flash ${ }_{1}$ is strobed (latched), holding a digital word representing the the SHA's sample; and flash $_{2}$ is unlatched. While the DAC and summing/gain circuits settle, comparators in flash ${ }_{2}$ "acquire" the latter's output. At clock-cycle one, flash ${ }_{2}$ is strobed, its output is fed to the correction logic and output, and both the SHA and flash ${ }_{1}$ are put into the acquire mode to get a new sample. At clock-cycle two, the SHA is again put into hold and the events of clock-cycle zero repeated. At clock-cycle three, the events of clock-cycle one are repeated and the data word for the sample taken at clock-cycle two is fed to the correction logic.

While such a pipelined conversion (two data samples are always in the pipeline) still takes two clock cycles, the sampling rate is doubled because both conversion steps are performed each cycle. The hypothetical converter described in the previous paragraph could sample at about 10 MHz . The delay between taking the first sample and the availability of its value as a digital output word, called latency, is usually specified in clock cycles. In most applications, the delay isn't critical.

## TRW PRESENTS A GROWING LINE OF COLOR PALETTE DACS.

 (BET YOUNEVER KNEW WE HAD SUCH A COLORFUL PAST.)

Years ago, TRW pioneered the technology for the DACs of today. And for decades, our name has been synonymous with the highest quality products. So it seems only natural to apply TRW's legendary standards to a growing line of Monolithic Color Palette D/A Converters, for high definition color graphics applications.

Take for example our third Color Palette DAC in the last year - the TMC0458. This stand-alone triple 8 -bit DAC doesn't require a costly companion synchronization chip. Yet it's pin-compatible with the in-dustry-standard 458's.

full MILSTD 883 compliant processing.
All with the quality orientation that is to be expected from TRW LSI - whose high standards in video technology earned an Emmy award in 1989.

Our growing line of Color Palette DACs also includes the industry-standard triple 6-bit TMC0171 and TMC0176, for low-cost VGA graphics. Plus, all these products have the full spec performance that is synonymous with TRW standards.

Ask for the data sheets, applications and other information on our Color Palette DACs today. From the company
It provides pixel rates up to 135 MHz , with a $256 \times 24$ color palette and a $4 \times 24$ overlay palette - thereby supporting up to 256 simultaneous colors from a 16.8 million color palette. So CRTs of high performance graphics systems will have it made in the shades.

The red, green and blue channel analog outputs of the TMC0458 are RS-343A compatible. And its color palette can be queried by the host computer asynchronously with respect to pixel data. Plus you get the benefits of CMOS technology. And of course we have whose pioneering spirit has always made us a shade better.

Call or write: TRW LSI Products Inc., P.O. Box 2472, La Jolla, CA 92038 (619) 457-1000, FAX (619) 455-6314 (800) TRW-LSIP (800) 879.5747


TRW LSI Products Inc.

## LINE SCAN PROCESSOR CUTS INSPECTION COSTS IN HALF


"Our DT2856 is the only processor board designed exclusively for EG\&G Reticon, Loral Fairchild, and other line scan cameras.
--Fred Molinari, President
Complete camera interface for PC AT
Complete camera controls on boards
20 kHz to 20 MHz sample rate
Up to 8 K pixels per line
Works with single or dual channel cameras
Real-time processing
Template matching for web inspection
Run length encoding for fast measurement
Binary compression
Double buffered memory for fast data transfer
10 MHz DT-Connect ${ }^{\text {TM }}$ interface to auxiliary processors
Compensates for lighting and sensor irregularities Gain \& offset correction on pixel-by-pixel basis

## FREE software

Setup/calibration utility
Driver and library
Quantity pricing available
Fast 5-day delivery
Callfor FREE Catalog
(508) 481-3700

In Canada, call (800) 268-0427


> Applications

- Inspection

Paper, Metals, Forest Products Film, Textiles

- Document processing


## DATA TRANSLATION

World Headquarters: Data Translation, Inc., 100 Locke Drive, Marlboro, MA 01752-1192 USA, (508) 481-3700, Fax (508) 481-8620, Tlx 951646
United Kingdom Headquarters: Data Translation Ltd., The Muberry Business Park, Wokingham, Berkshire RGl1 2QJ, U.K., (134) 793838, Fax (734) 776670, $11 \times 94011914$
Germany Headquarters: Data Translation GmbH, Im Weilerlen 10, 7120 Bietigheim-Bissingen, Germany $7142-54025$, Fax 7142.64042
International Sales Offices: Australia (2) 699-8300; Austria 22-236-7660; Belgium (2) 466-8199; Brazil (11) 240-0598; Canada (416) 625-1907; China (1) 513 -7766 x 1222; Denmark 42 274511; Finland (0) 3511800; France (1) 69077802;
Greece (1) 361 -4300; Hong Kong (5) 448963; India (22) 23-1040; Israel 52-545685; Italy (2) 82470.1; Japan (3) 502-5550, (3) 5379-1971; Korea (2) 718-9521; Malaysia 3-2486788; Netherlands (70) 399.6360; New Zealand (9) 415-8362;
Norway (2) 531250 ; Poland (22) 580701; Portugal (1) 7934834; Singapore 338-1300; South Africa (12) 803-7680/93; Spain (1) $555-8112$; Sweden (8) 76178 20; Switzerland (1) $386-8686$; Taiwan (2) 3039836
DT-Connect is a trademark and Data Translation is a registered trademark of Data Translation, Inc. All other trademarks and registered trademarks are the property of their respective holders.

# To Make Optimum Decisions, Study Advanced Logic And Learn An Orderly Method For Choosing Among Them With This Guide. 

## Avoid Conflsion In Choosing digital Logic

## WILLIAM HALL

National Semiconductor Corporation, 333 Western Avenue, MS-01-07, South Portland, ME 04106; (207) 775-8100.

s recently as 1985 , designers of logic-based systems had only ten logic families to choose parts from for their designs. Those families differed enough in speed and power consumption to make the selection process relatively simple. Since then, over twenty new logic families have been introduced, some with very subtle differences.

The reason for the proliferation of logic types is the trend toward ASICs. As designers use more ASIC devices, they demand a more nearly perfect match between their custom designs and the standard logic used to "glue" those custom chips into systems. Because most circuit functions are performed by the ASICs, the designers are less impressed by logic families that boast a broad array of functions than by devices with cutting-edge performance. Basically, all they want are interface devices-but with outstanding specifications.

The response of the semiconductor manufacturers has been to keep their logic interface devices at the cutting edge of the performance envelope-one step ahead of the ASIC solutions-by emphasizing four key areas: speed, power, drive, and noise. No single family can be best in all categories, so new families have been introduced, each representing an optimization of two (or


1. DYNAMIC POWER DISSIPATION can be a tricky parameter to evaluate. Although this plot of supply current versus frequency for a standardized test fixture indicates that CMOS and bipolar technologies cross over at about 12 to 15 MHz , practical experience suggests that the crossover will occur at a higher frequency. The reason: the standardized fixture imposes an unrealistically high load on the CMOS devices.
sometimes even three) of the performance parameters. Such efforts have greatly increased the number of logic families on the market.

Further complicating the designer's selection process among these families is that each performance area can no longer be described with one parameter, but is instead described by several subparameters. For example, power today isn't specified as a single number, but as two or three: there's static power, dynamic power, and (in the case of CMOS) TTL power.

How is one to make an intelligent choice from among the plethora of logic types currently available? Get a good working knowledge of the basic logic types, see where the new types fit into the overall picture, and then use a flow-chart approach to make the selection. Here's how.

## First There Was TTL

The first major logic familyStandard TTL-hit the scene in the late 1960s. It was quickly followed by the CD4000 series CMOS family. Although the CD4000's propagation delays approached 100 ns , it captured a significant share of the market because of its negligible static power consumption. For the next twenty years, designers and their subsequent systems fell into either the low-power CMOS camp or the higher-speed bipolar TTL realm.

During that time, improvements were made in both technologies. TTL evolved into Low Power Schottky (LS), which reduced TTL power, and into Schottky (S) for increased speed

2. THE OPTIMUM CHOICE of technology for a bus transceiver depends on precisely what the transceiver will be doing. In this example, the constantly toggling main transceiver is best implemented in advanced bipolar, whereas the secondaries will do better with CMOS.
and drive. TTL recombined in the late 1970s to form FAST (Fairchild Advanced Schottky TTL). Through advances in process geometries, FAST logic successfully integrated the low power of LS and the speed and drive of S into one comprehensive logic family.

At the same time, CMOS underwent a similar technology transformation. The development of $5-\mathrm{V}$ po-lysilicon-gate high-speed CMOS (HCMOS) gave system designers a CMOS solution that was four times faster than its $15-\mathrm{V}$ metal-gate CD4000 predecessor. HCMOS split into two extensions: HC to interface with CMOS devices and HCT to interface with TTL devices.

CMOS speeds increased again with the introduction of two advanced CMOS technologies-AC/ ACT (Advanced CMOS Technology) and FCT (FAST CMOS Technolo-gy)-in both cases they were built

TABE 1: LOCIG FAWILY OUERUIW

| Product <br> family | Year <br> introduced | Speed | Static <br> supply <br> current | High/low drive |
| :---: | :---: | :---: | :---: | :---: |
| Std TTL | 1968 | 40 ns | 30 mA | $-2 / 32 \mathrm{~mA}$ |
| CD4K/74C | 1970 | 70 ns | 0.3 mA | $-0.48 / 6.4 \mathrm{~mA}$ |
| LS/S | 1971 | 18 ns | 54 mA | $-15 / 24 \mathrm{~mA}$ |
| ${\mathrm{HC} / \mathrm{HCT}^{1}}^{\mathrm{FAST}^{2}}$ | 1977 | 25 ns | 0.08 mA | $-6 / 6 \mathrm{~mA}$ |
| AS $^{2}$ | 1978 | 6.5 ns | 90 mA | $-15 / 64 \mathrm{~mA}$ |
| ALS $^{2}$ | 1980 | 6.2 ns | 90 mA | $-15 / 64 \mathrm{~mA}$ |
| $\mathrm{AC}^{2} \mathrm{ACT}^{3}$ | 1980 | 10 ns | 27 mA | $-15 / 64 \mathrm{~mA}$ |
| $\mathrm{FCT}^{3}$ | 1985 | 10 ns | 0.08 mA | $-24 / 24 \mathrm{~mA}$ |
|  | 1986 | 6.5 ns | 1.5 mA | $-15 / 64 \mathrm{~mA}$ |

[^2]with design rules of less than 2 microns. The latter technology signaled the first time that CMOS speeds and drive reached parity with TTL, for FCT was simply a CMOS version of FAST.

However, these highspeed, high-drive, devices with CMOS output swings were rather noisy. Although noise had always been recognized as an important
system parameter, it became a major differentiating factor among technologies with the introduction of advanced CMOS technologies.

## Choosing An Old Standby

Even though there are vast performance differences among logic families, a number of major commonalities also exist (Table 1). Established families tend to be low in cost, be available from multiple vendors, have proven track records, and offer many functions. However, system designers must beware of technologies where suppliers are dropping out and component prices are on the rise. This is currently true of Standard TTL, CD4000 series CMOS, Low Power Schottky, and Schottky.
The most popular older families for new designs make up the lower two-thirds of Table 1, and can be grouped as shown into three broad categories based on speed, noise, and power consumption.
Within each category, significant differences show up. For example, ALS uses one-third the power of FAST but is only slightly more than half its speed; AC/ACT maximizes transmission drive with symmetrical $\pm 75-\mathrm{mA}$ output current; and FCT maximizes static termination drive with an $\mathrm{I}_{\mathrm{OL}}$ specification of 64 mA .

Choosing among these older technologies is fairly straightforward. The process begins with the macro categories. The designer of a commercial, low-cost portable computer might go through the following se- SELECTION
lection steps:
Because the end product should carry a low price tag, a mature technology is most appropriate because of its low component cost. Because low power consumption is essential in a portable PC, a CMOS-based technology is almost mandatory. If the system will operate at 12 MHz or below, then HC/HCT is ideal. If it's to operate above 16 MHz , AC/ACT will be needed. Between 12 MHz and 16 MHz , a detailed timing analysis can determine which technology to use.

## What's New?

That simple selection process can get quite complex when newer logic families are considered. To see how, the four major categories of new logic families must be discussed (Table 2). They are:

- Second-generation advanced CMOS (ACMOS) that emphasizes low noise (ACQ, ACTQ).
- Second-generation ACMOS that emphasizes speed (FCTx, FCTxT).
- Second-generation advanced bipolar TTL[FASTr].
- First-generation biCMOS (BCT).

Unlike mature families, these technologies are typically sourced by fewer than three suppliers, and feature mostly bus-interface devices. They typically offer various word widths $(9,10,16,18$, and 32 bits), special provisions to make them easily testable, and built-in series resistors.

In addition, they tend to be packaged in surface-mountable packages with 25 -mil pin spacing to cut their footprints in half. The functionality and packaging, coupled with a new generation of specifications, gives today's designers unprecedented flexibility. To exploit that flexibility, though, the new families' performance trade-offs must be fully understood by designers.
$A C Q / A C T Q$ is a pure ACMOS technology. Its advanced circuitry minimizes all types of noise while maintaining extremely low CMOS power at respectable speeds. In addition, ACQ/ACTQ features symmetrical $\pm 24-\mathrm{mA} \mathrm{dc}$ and $\pm 75-\mathrm{mA}$ ac outputs to drive low-impedance transmission lines. Many designers who
like first-generation ACMOS specifications but became disillusioned with its noise aspects have migrated to this technology.

Similar to its predecessor, ACQ/ ACTQ is available in a version with CMOS input levels (ACQ) and in a TTL-interface version (ACTQ). The ACQ version sports higher (low-level) noise margins with the switching threshold at $50 \%$ of $\mathrm{V}_{\mathrm{CC}}$, propagation delays that are 1 to 2 ns faster, and a full set of ac/dc specifications at a supply voltage of 3.3 V .
FCTx and FCTxT are spin-offs from the original FCT family. Although both are pure CMOS technologies with TTL-compatible input levels, FCTx has CMOS output swings while FCTxT utilizes reduced-swing TTL-like outputs for lower noise. In some cases, those reduced swings have cut FCT noise in half. However, ground bounce still tends to be above 1.5 V in a test fixture. Both the CMOS- and TTL-output versions come in three speed grades ( $\mathrm{A}, \mathrm{B}$, and C), with propagation delays ranging from 4.1 to 4.8 ns on popular buffer-type devices. In addition, FCTx and FCTxT feature an $\mathrm{I}_{\text {OL }}$ rating of 64 mA for driving bipolar-type terminations.

FASTr is currently the fastest $5-\mathrm{V}$ logic family on the market (other than ECL, of course). Its propagation delays are down to a mere 3.9 ns . With up to $40 \%$ power reduction over its predecessor, FASTr became the natural choice for designers who were comfortable with FAST/AS but needed even more speed, high drive, and low noise.

BCT is a biCMOS technology. It's largely TTL for high speed but strategically utilizes CMOS transistors in its TRI-STATE circuitry. Al-
though BCT uses more static power than ACMOS technologies and isn't as fast as FASTr, it doesn't have any weaknesses. It combines excellent dynamic power, extremely low noise, and a $64-\mathrm{mA}_{\mathrm{OL}}$ to provide a solid balance of the four key selection criteria designers are concerned with.

## Analyze The Application

Because of the compression of performance characteristics of the four newest technologies, system designers must select their technology on the basis of subparameters, as mentioned earlier. To do so requires that the subparameters be related to specific aspects of the system under design. The selection process usually begins with a power analysis.

Power is the most complex and sometimes most misunderstood selection criterion. Systems that are portable, battery operated, lightweight, or require above average reliability must clearly make minimizing power consumption a top priority. But determining which advanced logic family will use the least power in a given system isn't always a clear-cut choice.

Several incorrect assumptions are commonly made in that connection. Designers who misunderstand the dynamic power component of CMOS may erroneously choose ACMOS as the lowest power option for all applications. Conversely, those who understand dynamic power may be misled by test fixture comparisons or databook calculations that fail to accurately represent a real system. It's also important to understand that biCMOS families (such as BCT) have a static power consumption more in line with bipolar than ACMOS.

On the device level, the power con-

| Family | Year introduced | Number suppliers | Technology base | 1/0 levels | Speed | Maximum static supply current | High/low drive |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ACQ | 1989 | 2 | CMOS | CMOS/CMOS | 6.0 ns | $80 \mu \mathrm{~A}$ | -24/24 mA |
| ACTQ | 1989 | 2 | CMOS | TLLCMOS | 7.5 ns | $80 \mu \mathrm{~A}$ | -24/24 mA |
| FCTx | 1987 | 3 | CMOS | TTL/CMOS | 4.1-4.8 ns | 1.5 mA | -15/64 mA |
| FCTXT | 1990 | 2 | CMOS | TL/TTL | $4.1-4.8 \mathrm{~ns}$ | 1.5 mA | -15/64 mA |
| FASTr | 1990 | 1 | Bipolar | TL/TTL | 3.9 ns | 50 mA | -15/64 mA |
| BCT | 1987 | 2 | BiCMOS | TL/TTL | 5.5 ns | 10 mA | -15/64 mA |
| $x=A, B, C$ (3 speed grades) |  |  |  |  |  |  |  |


3. DRIVING TRANSMISSION LINES is clearly the province of the CMOS technologies. The bipolar-based families barely meet $\mathrm{V}_{\mathrm{IH}}$ levels because of their weak $\mathrm{I}_{\mathrm{OH}}$ capability. Note that these traces were taken without pull-up resistors. The outputs of the bipolar-based families would increase dramatically if such terminations were used, but so would their power consumption.
that crossover, it's not true that FASTr and BCT are always more power efficient than CMOS at frequencies above that range. To see why, several points must be considered.

First, the standard test fixture load of 500 $\Omega$ shunted by 50 pF imposes a large penalty on the ACMOS devices with their $5-\mathrm{V}$ swing. Compared with the $3-V$ TTL swing, the penalty is calculated to be 19.2 mA at 10 MHz . In an actual system with highimpedance loads and recommended low-power CMOS termination schemes, the load would be much lighter and the penalty to CMOS would not exist.

TTL/ACMOS crossover frequencies in real-life, constantly switching systems are typically above 20 MHz . Above that point, advanced bipolar and biCMOS technologies exhibit lower dynamic power and may be preferred over ACMOS-if the applications indeed involve constant switching. However, most applications share switching duty cycles with two or more devices. In those applications, the real advantage of ACMOS lies in its negligible static power dissipation.

Designers must scrutinize their own systems to determine which technology will really consume the least power. Where power-down and TRISTATE conditions exist, ACMOS is ideal. However, if active signals are present on a powered-down device, BCT or FASTr offer better I/O protection. Where higher speed pipelining exists, FASTr or BCT are best.

To see how the choice of logic family is intimately related to the

## The Taming of the Slew

...TachoMod Handles Your Fastest Loads

## IESIGN APPLIGATIONS <br> ADVANCED LOGIC SELECTION

precise nature of the application, consider the case of a microprocessor bus interface (Fig. 2). Only two of the secondary transceivers are active at any given time (in non-broadcast modes) while the remaining $\mathrm{N}-1$ transceivers remain in TRI-STATE.
Therefore, the way to minimize overall power consumption is to use ACMOS for those transceivers even though the data frequencies are well above 20 MHz . As the number of secondary transceivers attached to the bus gets larger, the power advantage of ACMOS over FASTr or BCT becomes more pronounced. ACMOS's low static power consumption minimizes the loading caused by the many inactive devices.
On the other hand, because the main bus transceiver is always toggling, the best choice for that part with the same operating frequency is FASTr or BCT. That transceiver's higher static dissipation is vastly outweighed by its lower dynamic consumption at high frequency.
In contrast to power dissipation, comparing logic family speeds is a snap. All that's needed is to analyze the requirements, then match them with the propagation delay times published in the various logic family
databooks. In approaching a timing analysis, the designer begins by determining the clock period and subtracting all of the delay elements and setup times in a specific path. Typically, ASIC, memory, and VLSI devices

| System clock speed | Clock period | Predominant logic | Propagation Delay | \% of Fastest clock period |
| :---: | :---: | :---: | :---: | :---: |
| 2. 10 MHz | 100-500 ns | HC, LS | 18-25 ns | 22\% |
| $10-30 \mathrm{MHz}$ | 33-100 ns | ALS, AS, FAST, FACT, FACT QS | $6.5-10 \mathrm{~ns}$ | 25\% |
| 30.66 MHz | $15-33 \mathrm{~ns}$ | FASTr, BCT, FCTA | 3.5-5 ns | 28\% |

The 25\% Rule: Throughout system evolution, logic delays have represented approximately $25 \%$ of the total system clock cycle.
FASTr, BCT, and FCTA easily meet the speed requirements of systems with clock rates in excess of 30 MHz .
are considered first, with the remaining time allocated for logic.

## The Timing Budget

Historically, logic has typically accounted for approximately $25 \%$ of the timing budget for a given path (Table 3). To maintain that percentage for systems based on high-speed RISC and 486-type processors, such logic devices as FASTr, BCT, and FCTA are required. For 286 - and 386 based systems, ACMOS such as ACQ and ACTQ , are ideal.
Designers should pay close attention to propagation delays when several outputs change state at the same time. In databooks, most $\mathrm{T}_{\mathrm{PD}} \mathrm{S}$ are specified under single-output switching conditions. Consequently,

5. ELECTROMAGNETIC RADIATION is fast emerging as the most important noise specification for many applications. Despite its low ground bounce and output swing, BCT comes in second behind $A C Q / A C T Q$ because of the latter's output waveshaping, as this plot shows.
these numbers may not always represent the worst case in a real-world environment.
When several outputs switch together, the ground currents increase, extending the propagation delays. Most advanced families supply derating numbers in the applications section of the databook for evaluating multiple-output-switching (M-O-S) conditions (a typical derating figure is 250 ps for each additional switching output).
BCT and FASTr are unique in that their databooks include $\mathrm{T}_{\mathrm{PD}}$ figures that are valid under M-O-S conditions (all outputs switching). For example, the $\mathrm{T}_{\mathrm{PLH} / \mathrm{HL}}$ for the 74FR244 is specified at 3.9 ns over the commercial temperature range under single-output-switching (S-O-S) conditions and at 5.0 ns under M-O-S conditions.

## Loading Considerations

Other specification advancements deal with changing load conditions. Early logic was specified into a $15-\mathrm{pF}$ load. As bus applications became more popular, and ATE stray capacitance prevented accurate $15-\mathrm{pF}$ measurements, a $50-\mathrm{pF}$ load became standard.

However, 50 pF falls short of emulating the load imposed by a highly capacitive memory array. The $\mathrm{T}_{\mathrm{PD}}$ of BCT and FASTr are specified for a $250-\mathrm{pF}$ and a $50-\mathrm{pF}$ load; other families stick to 50 pF as a standard capacitive load and provide derating curves. For example, the previously cited 3.9 -ns FASTr specification is valid for 50 pF . It grows to 7.3 ns when the part must work into 250 pF .

Current-drive applications can be divided into two types: static loading and transmission-line driving. The

## In all the world, there's only one place to get RS232 \& RS422 line drivers $\boldsymbol{\&}_{2}$ receivers on ONE chip.

A single multi-channel driver/receiver IC that provides software-selectable RS232 and RS422 interfacing. Both operating modes are fully EIA standards-compatible. A built-in soft-ware-controlled loopback test function allows for system testing with no additional parts.

The Sipex SP301 and SP302 RS232/422 Line Driver/Receiver products do all this and more.

- Software-selectable RS232 AND RS422
- Built-in loopback test function
- Significant pc real estate reduction
- 28-pin, surface mount packaging
- Advanced low power, BiCMOS construction
- Available from stock


## Call. What in the world are you waiting for?


static-drive capabilities of the various logic families are easily compared using databook $\mathrm{I}_{\mathrm{OL}}$ and $\mathrm{I}_{\mathrm{OH}}$ specifications. By examining the databooks for the four technologies, it shows that ACQ/ACTQ has a $\pm 24-$ mA symmetrical drive whereas FCTx/xT, BCT, and FASTr have ratings of 64 mA for $\mathrm{I}_{0 \mathrm{~L}}$ and -15 mA for $\mathrm{I}_{\mathrm{OH}}$. The advantage in static drive definitely goes to the technologies with the $64-\mathrm{mA}_{\mathrm{OL}}$.
That's important for many of today's standard buses, such as the VMEbus, which requires a Thevenin termination at both ends. Because of the dual termination, any device that drives the VMEbus may have to sink up to 48 mA of current-unless, of course, a blocking capacitor is placed in series with the termination resistors, which is occasionally done.

One consequence of the continuing move toward tighter circuitboard trace geometries is that line impedances are dropping, creating a need for increased transmission-line drive capability. In addition, as more devices are attached to the lines, their distributed capacitances further decrease the impedance into which logic drivers must work. When line driving is an important consideration, $\mathrm{ACQ} / \mathrm{ACTQ}$ and FCTA have a significant edge over other logic types (Fig. 3). As the figure shows, they easily drive a $50-\Omega$ line to better than 3.4 V with the incident wave.

By comparison, BCT and FASTr must strain to provide a $\mathrm{V}_{\mathrm{OH}}$ level of 2.0 V on a $50-\Omega$ line without the aid of power-consuming pull-up resistors. Without such terminating resistors, they can't reliably drive lines with impedances of less than $50 \Omega$.
A heavily loaded pc-board trace with a characteristic impedance of $100 \Omega$ can easily have an effective impedance below $50 \Omega$. Therefore, great care should be taken by designers to select a logic family with sufficient transmission-line drive. Unfortunately, high speed and drive capability tend to be accompanied by increased noise.
Noise can be divided into two main categories: that which originates in the device, and that which is generat-


## 6. THE THREE MAIN AREAS in which logic is applied are bus interfacing (a), $_{\text {a }}$

pipeline architecture (b), and clock distribution (c). Each has its own unique requirements, and may therefore be best served by a logic family different from the others.
ed by the system.
Device-generated phenomena are typically lumped into the category of ground bounce. They're caused by switching transients flowing through device power and ground inductances. Ground bounce manifests itself in several ways, of which the most important is positive ground bounce ( $\mathrm{V}_{\text {oLP }}$ ).
$\mathrm{V}_{\text {oLp }}$ pulses generally aren't a problem on synchronous data lines because they occur during the part of the clock cycle when data is regarded as invalid. However, if the amplitude is great enough, problems can occur when the $V_{\text {oLp }}$ pulse appears on an asynchronous signal, such as a clock line, reset, preset, memory write enable, load signal, or other control line (Fig. 4).
The figure shows a worst-case
fixture and would easily remain below $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ in an actual system. FCTA $V_{\text {OLP }}$ could cross a TTL $V_{\text {IL }}$ in an actual system. Therefore, FCTA isn't recommended for driving asynchronous signals where quiet output switching conditions can occur.

## Test Fixture Effects

As with power consumption, caution must be exercised when analyzing test-fixture data. The test fixture is a good comparative tool, but it doesn't correlate well to ground bounce in an actual system. As in the power case, the culprit is unrealistic loading.
Because of the distributed nature of system capacitive loading, typical system ground bounce is only 50 to $65 \%$ of test-fixture ground bounce for the same total capacitance. comparison of the ground bounce in a test fixture for the four technologies under consideration. Clearly, $\mathrm{ACQ} / \mathrm{ACTQ}, \mathrm{BCT}$, and FASTr exhibit excellent groundbounce characteristics (between 0.8 V and 1.0 V ) in a test

| TABE 4\% TBAEMTA TME EOMPAREO |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Family | Trise | $T_{\text {fall }}$ | Voltage Swing* | Line length (in.) |
| ACQ/ACTQ | 4.5 ns | 5.0 ns | 4.9 V | 16 |
| FCTx | 4.0 ns | 1.5 ns | 4.8 V | 6 |
| FASTr | 4.5 ns | 2.0 ns | 3.4 V | 10 |
| BCT | 4.5 ns | 2.5 ns | 3.4 V | 12 |

${ }^{*} V_{C C}=5 \mathrm{~V}$
Rise and fall times are the key parameters in determining whether a given pc-board trace will exhibit transmission-line effects and necessitate termination. The slow rise and fall times of ACQ/ACTQ necessitate terminations to eliminate ringing only for lines longer than 16 inches.

## A Promise For Both Of Us

 To Keep.Promises only count when they're kept. This one is no exception.

In the coming months, you will see a number of corporate advertisements from AVX. Each is different by virtue of its subject matter - our diverse product line, our advanced manufacturing capability, quality assurance, to name but a few. Yet all give voice to a single, steadfast goal. AVX will do whatever it takes to surpass customer expectations, in every area of the company, every working day.

AVX is so determined to hold to this promise, we'd like you to hold it as well. So we invite you to tear out this page and place it on the wall beside your desk. From that moment forward, call any AVX location anywhere in the world whenever you need our assistance, whether it's finding the right component or solving a special requirement. And call us on it if we ever fail to measure up to your expectations.

At AVX, we believe nothing is more important than the trust between you - the customer - and us. So this promise is not one we make lightly. We intend to keep it. We must keep it. We hope you will, too.

Thank you.

Marshall D. Butler
Chief Executive Officer
AVX Corporation

Undershoot ( $\mathrm{V}_{\text {OLV }}$ ) can be a problem when driving other devices that lack adequate input protection. Some DRAMs, PALs, and DACs are sensitive to $\mathrm{V}_{\text {oLV }}$ greater than -1.5 V .

As Figure 4 makes clear, the undershoot characteristics of the four technologies under consideration pose no threat to sensitive devices: Their $\mathrm{V}_{\text {OLV }}$ is no greater than -1.2 V . However, that's not necessarily the case with all new advanced logic technologies. So any new family's $\mathrm{V}_{\text {OLV }}$ characteristics should be studied before any of its members are used to drive a sensitive input.

## Transmission-Line Ringing

Unlike device-generated noise, system-generated noise can be controlled by proper design techniques regardless of technology. The differences among the various technology families is one of degree-more care must be taken with the faster families than the slower ones.

Consider transmission-line ringing. All technologies can cause the same level of ringing on a transmission line. Conversely, all technologies can be terminated with equal effectiveness. What separates them is the length of pc-board trace or wire that requires termination. The faster the technology, the shorter the trace that must be terminated.

A metallic connection will behave as a transmission line and exhibit ringing if its one-way propagation delay is greater than one-third of the signal's minimum rise or fall time, which ever is shorter. On a given circuit board, the faster technologies are likely to require terminations on a larger number of system traces than the slower ones, resulting in added cost and increased use of valuable board real estate (Table 4).

Table 4 compares pulse edge rates for the various technologies, and shows the line lengths above which termination is required. The
slow edge rates of ACQ/ACTQ require terminations on pc-board trace lengths greater than 16 in ., whereas FCTx/xT families require terminations on all lines greater than 6 in. The others fall between those two extremes.

When terminating transmission lines driven by the ACMOS technologies, it's best to use series or ac terminations to maintain low system power, while parallel or Thevenin terminations can be used for FASTr and BCT.

Crosstalk is another category of system-generated noise that can be controlled by proper design. It comes about when currents are coupled from one signal line to another.

The amount of capacitive crosstalk current is proportional to the signal's edge rate and to the coupling capacitance between the signal lines. Other than choosing a logic family with a low edge rate, if other considerations permit, the best way to control crosstalk is to minimize the coupling capacitance. Such minimizing techniques include:

- Increasing the spacing between
signal lines.
- Using multilayer pc boards.
- Keeping the trace directions on adjacent layers of multilayer pc boards orthogonal to each other.
- Shielding the layers of a multilayer pe board with ground and power planes.
- Shielding susceptible lines with ground and power traces.
- Using coaxial, differential, or twisted-pair wiring.
EMI-that is, radiated noise-is the most complex of all noise types. It requires thought at all levels of design, from IC selection through board layout to system shielding.
In considering ICs as sources of radiated noise, the designer is best advised to take a frequency-domain point of view. In general, the more high-frequency energy in a chip's output waveform, the greater the amount of system-level EMI that chip will generate. As a general rule, the spectral composition of a waveform tilts toward the higher frequencies as rise and fall times decrease, and as the transitions get sharper.
Logic is a major contributor to sys-


7. A SYSTEMATIC methodology for choosing logic families is provided by this flow chart. The left side is for applications in which minimizing power consumption is most important. The right is for speed. As one
proceeds down the chart to optimize secondary parameters, the primary parameters are somewhat compromised.


ర. IIIX AND MATCH: This chart, which matches logic families and applications, is useful mainly as a starting point for logic selection. Mid-range applications may well require a mix of technologies for optimum performance.
tor with this type of configuration because of the short trace lengths, low loading, and synchroneity involved.

Clock distribution circuits (Fig. 6c) are excellent examples of the differentiating characteristics of logic. Such circuits generally run at high speed, involve very long controlledimpedance paths, and are extremely sensitive to both system- and devicegenerated noise.

Like the pipeline architecture, clock-distribution circuitry saves little or no power by using ACMOS at high clock frequencies. Nevertheless it may require ACMOS for voltagelevel compatibility with other devices or for its transmission-line driving capability.
tem-level EMI because logic interface devices tend to be used to drive high-current and/or long board traces, such as those used to distribute the system clock.

Because they have the slowest edge rates, ACTQ and BCT present the fewest problems concerning EMI. Even though BCT has excellent ground-bounce levels and a re-duced-swing output, designers should be aware that ACQ/ACTQ's output waveshaping produces slower rise and fall times and more rounded transition corners. It therefore radiates less spectral energy across the entire frequency range (Fig. 5).

Even the noisiest technology can be dealt with by the proper application of board-design and systemshielding techniques. As might be expected, however, there's usually a cost penalty associated with protecting against EMI. Thus, whenever possible, a low-EMI technology like ACQ/ACTQ should be used.

There are three main categories of logic applications in most systems: bus interfacing, pipeline architecture, and clock distribution (Fig. 6). As stated earlier, the secondary TRISTATEable elements in the bus (Fig.

6a) should typically be implemented in ACMOS to reduce power, whereas the primary bus drivers should be implemented in FASTr or BCT for high-frequency operation. Because most bus operation is synchronous, noise other than EMI should not be a factor in logic selection.

If VME-type termination requirements exist, then FCTx, FASTr, or BCT must be used. On the other hand, if transmission impedances dip below $50 \Omega$, then ACQ/ACTQ and FCTA become the families of choice. Clearly, if both requirements prevail, the selection is limited to FCTA.
The logic used in the pipeline architecture (Fig. 6b) will be almost entirely dictated by speed. In such applications, the logic is usually required to refresh the system clock, and can therefore consume no more than 10 to $20 \%$ of the system clock period. Speed, clearly, is an essential ingredient.

At the higher frequencies, FASTr and BCT may use less total power than ACMOS; however, ACMOS may nevertheless be required to maintain voltage-level compatibility with ASIC inputs. Noise and drive are not usually a differentiating fac-

The traces that distribute the system clock are usually heavily loaded, low-impedance transmission lines, which almost always require terminations. Designers are free to choose an ac termination so that $64-\mathrm{mA}$ stat-ic-drive capability isn't needed unless the designer wants to minimize the component count by using a parallel termination.

If the clock distributor has to deal with only one frequency (Fig. $6 c$, left), there won't be quiet output, so ground bounce should not be a problem, even with FCTA. However, because of the great length of most clock lines, EMI and crosstalk will be issues. If FCC guidelines must be met, then a low-radiation technology like ACQ/ACTQ or FASTr should be used.

If, on the other hand, the clock distributor must handle multiple frequencies (Fig. 6c, right), then things will be quite different on several counts. First, because the average frequency throughout the system is much lower than the system clock rate, pure CMOS technologies, such as ACQ/ACTQ or FCTA, will usually yield the lowest power. However, ground bounce will be a consider-

## IN THE ERA OF MegaChip '" TECHNOLOGIES

## We've squeezed more ABT Widebus as fast

# speed from our logic. as 4.1 ns ! 


ith our new Advanced BiCMOS interface logic (ABT) family, you get the speed, drive and low power you need to optimize the performance of processors operating at 33 MHz and above.
Fabricated in our 0.8 -micron BiCMOS process, this new family delivers maximum speeds down to 4.1 ns over recommended operating conditions. Typical performance of the devices is in the 2.5to $3.0-\mathrm{ns}$ range.
Other critical performance parameters are as impressive. Drive capability is 32 to 64 mA . Static power consumption is typically 2 mA (ICCH, IOCZ) and 30 mA (ICCL). Ground bounce is less than 800 mV typ.

## All this in Widebus

Our ABT family, a second-generation advance of our leadership BiCMOS (BCT) family, includes versions of our 16-, 18- and 20-bit-width Widebus functions.
Among the many ABT Widebus functions released is the 'ABT16244, a 16 -bit buffer and line driver. It exhibits much greater stability of propagation delay (see chart), which results in a lower derating factor across the number of outputs switched.
Also in volume production are the Widebus 'ABT16245 16 -bit bidirectional bus transceiver and the 'ABT16543 and 'ABT16952 16-bit bidirectional registered bus transceivers. As in our successful Advanced CMOS Logic (ACL) Widebus family, these devices come in our leadership surface-mount shrink small-outline package (SSOP) that gives you twice the number of $\mathrm{I} / \mathrm{Os}$ as a standard smalloutline package in the same space.

Unique additions included
There are also new devices in our ABT Widebus family featuring greater density and functionality. Our 'ABT16500A is a good example. An 18 -bit registered transceiver, it combines D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes.


TI's speed advantage: In a one-to-one comparison, a TI 'ABT16244 16-bit Advanced BiCMOS driver proves to be much faster and more stable than Advanced Bipolar and standard CMOS octal drivers.

To complement our full line of Widebus products, our ABT family will include at least 39 octal buffers/ drivers, flip-flops, transceivers and registered transceivers.

Squeeze more out of your system with a free sample 'ABT16500A: Call 1-800-336-5236, ext. 3009
To learn firsthand how our new ABT family can boost the performance of your bus-interface designs, get a free 'ABT16500A transceiver and data sheet. Just complete and mail the return card or call the number above.

ation. The higher frequency clock lines could couple ground bounce pulses onto the lower-frequency lines causing system malfunction. For that reason, FCTA isn't recommended for multifrequency clock buffering.

When selecting logic for clock circuits, several other characteristics specific to clock driving must also be considered. For example, skew between switching outputs must be kept to a minimum to maintain tight system timing. The four logic families under discussion have a guaranteed pin-to-pin output skew of less than 1.0 ns , but that won't necessarily be true for all advanced technology families.

Secondly, because clock distribution always occurs in an M-O-S environment, design is easier with such families as FASTr and BCT, which guarantee their $\mathrm{T}_{\mathrm{PD}} \mathrm{S}$ under M-O-S conditions (of course, derating factors can be used for other technologies, but it's less convenient).

Finally, duty cycle integrity is a primary consideration to most clock designers. The faster technologies like FCTA, FASTr, and BCT typically keep duty-cycle degradation below $5 \%$.

## A Selection Methodology

To crystallize the trade-offs that must be made when choosing a logic family for a particular application, one can make good use of a flow chart (Fig. 7). It also offers a uniform methodology for making selections and helps prevent accidental oversights.

The charting process begins by asking the user to decide whether speed, power, or noise is of primary importance for his or her application. It then proceeds down to issues of secondary, and then tertiary importance. At each decision point, the chart asks whether a given parameter should be chosen more or less stringently.

If the less stringent branch is taken, the remaining parameter is optimized automatically. If the more stringent option is selected, the user gets to choose again. Unfortunately, because all parameters can't be opti-
mized at the same time, the further the overall optimization proceeds, the more likely the primary parameter is to be compromised.

To see how the process works, consider the design of a notebook PC bus circuit. Clearly, static power will be chosen as the primary concern. The chart then dictates that the second decision be made on speed. If the system is to operate below approximately 25 MHz , then transition times on the order of 6.0 to 7.5 ns are acceptable, and the chart suggests ACQ/ACTQ, which has the lowest noise of all the remaining options. If higher speed is needed, then the user is asked to make a decision based on noise performance.

## Tradeoffs

The less stringent choice yields FCTx, the faster of the two remaining possibilities; the other calls for BCT. Because the notebook will need to meet FCC regulations, BCT will probably be the right choice. But it should be noted that the further down the flow chart one goes, the more power the technology usesand low power was the primary condition to be optimized.

Similarly, a designer of a highspeed minicomputer will pick speed as the primary concern. As the designer works down the right side of the chart, it may be desirable to optimize power and noise. However, the technologies become slower as the designer goes further down the chart.

The considerations discussed in this article clearly apply to the broad middle range of applications in which technologies overlap. With certain applications, however, the best choices are immediately obvious (Fig. 8).

For example, some lower speed, low-power applications, such as disk drive controllers, are best implemented in ACQ/ACTQ, whereas high-end pipeline DSP functions are clearly best suited for FASTr. For the ultimate in high-speed applications, including super computers and array processors, ECL technologies are employed.

ECL is so obviously suited for
high-speed applications, and only high-speed applications, that it was unnecessary to include it in the preceding discussions.
Mid-range applications like workstations may use a combination of the technologies to optimize specific paths within the system. For those systems, following the guidelines presented in this paper for matching device characteristics on the subparameter level to system architecture and system performance requirements is essential to optimize system design. $\square$

## References:

Blood, W. R., MECL System Design Handbook, Motorola Inc., 1983.
National Semiconductor Corp., "Terminations for Advanced CMOS Logic," Applications Note 610, May 1989.
National Semiconductor Corp., "Understanding and Minimizing Ground Bounce," Applications Note 640, December 1989.
National Semiconductor Corp., "FACT Advanced CMOS Logic Databook," 1990.
National Semiconductor Corp., "FAST Advanced Schottky TTL Logic Databook," 1990.
Violette, J. L. Norman, Donald R. J. White, and Michael F. Violette, Electromagnetic Compatibility Handbook, Van Nostrand Reinhold Co.: New York, 1987.
FAST and TRI-STATE are registered trademarks of National Semiconductor Corp.

FACT, FACT Quiet Series, FACT QS, and FASTr are trademarks of National Semiconductor Corp.

William M. Hall, National Semiconductor's Strategic Marketing Manager for its Advanced Logic Group, directs all new product development activities. He graduated from Drexel University in Philadelphia.

| H0w Valuable? | Circle |
| :--- | ---: |
| HIGHLY | 524 |
| MoDERATELY | 525 |
| SLIGHTLY | 526 |

It's not often that the basic precepts under which designers work get challenged. But now some industry experts are questioning MIL-HDBK-217's validity. For many years, it's guided engineers concerned with reliability. Will it continue to do so? Here are three views on the subject that highlight the growing controversy. We'd like to know how you feel about the issue.

# MIL-HDBK-217: It Geis My Vote Of CONFIDENCE 

I$n$ the January issue of this magazine, I wrote an article discussing the techniques of design for reliability. One technique I advocated at that time was the use of stress analysis and derating in elec-tronic-circuit design. Among the points covered in the article was the need for some method to measure the reliability of your designs on a "real time" basis as you do the design work. Therefore, you can make the necessary design adjustments to achieve the desired reliability. I recommended several methods of doing this, including using the methods of MIL-HDBK217 in a computer-aided, reliabilityprediction program to simplify the process.

This method of reliability prediction was one of several reliability design methods used during the time from October 1980 through October 1990. It was employed to improve the reliability of our products by a factor of ten and meet the challenge given to us by John Young, the President of Hewlett-Packard Co. This improvement was measured by using actual field reliability data from the beginning 6-month period compared to the ending 6 -month period. It's important that you understand that reliability engineering isn't just predicting reliability and changing the


ROY WHEELER WHO RECENTLY RETIRED FROM HEWLETTPACKARD, WAS PRODUCT QUALITY ENGINEERING MANAGER AT HP'S COLORADO CPRINGS DIVISION. HE HOLDS A BSEE FROM THE UNIVERSITY OF ILLINOIS. that I would like to comment on. The first article was published in the October 1990 issue of PCIM, Power Conversion and Intelligent Motion. This recent article is the latest of several by Charles T. Leonard of the Boeing Commercial Airplane Group that criticized the use of MIL-HDBK-217 techniques to analyze the reliability of electronic circuits. In the October article,
it was suggested that the MIL-HDBK-217 offers only one solution to the problem of failure rate reduction. The solution is the reduction of operating temperature. The point is that reducing temperature is accomplished at great expense in weight and total operating power by fans and other costly cooling methods. While this may be true in the data quoted in the article, it's not generally the case, and certainly not in the use of MIL-HDBK217 predictions at the division of Hewlett-Packard where I worked.
I'm unaware of a single instance where our response to issues raised by the reliability prediction process was to reduce the ambient temperature. As I stated in my article, the appropriate response to this kind of issue is design changes to reduce the stress on the component where the stress level was found to be too high. This almost always involves reduced current, voltage, power, or increased stress rating by changing the choice of component used.

Mr. Leonard's article criticizes the modeling techniques of MIL-HDBK217 as not realistically predicting the actual field failures of our equipment. My response is that the modeling techniques of MIL-HDBK-217 are based on millions of hours of field failure data and well known and understood principles of the physics of the failure of electronic devices. While the actual model used is a much simplified view of the actual failure mechanisms and cannot be proven theoretically, I have found by experience that this model is a reasonable and "good enough" predictor of failures to be a very effective tool. The use of the tool is to find design weaknesses without the time and expense of life testing each design.

In our modern electronic circuits, the failure rate of individual parts are generally measured in a few failures per billion hours of operation. To use life tests or field failure data to find these failure rates would take thousands of circuits tested over years of time-a completely impractical approach in the fast paced business we work in.

Let me give you a simple logical ar-

## THE

gument to support the use of MIL-HDBK-217 for predicting reliability. These methods just make the assumption that reliability is related in some fashion to the stress applied. I will support that argument by asking you to accept that in the limit, at Zero stress, even a faulty part will not fail. For a particular failure mode, the Zero stress environment might be dry cold storage with no voltage or current.
This is the limit condition of no stress. The other limit is at very high stress. Here, even a perfect part would fail with temperature, voltage, current, or power set so high as to melt, breakdown, cause migration of metal or doping, etc., of some critical element of the part and cause immediate failure.

All that you have to accept to give the MIL-HDBK-217 value is that these two conditions are connected by some continuous probability curve of some shape. The relationship assumed for the MIL-HDBK prediction is exponential, but this is certainly not correct for some failures. It's a reasonably good approximation of field failure experience when considered as a whole, over a lot of experience with a lot of different failure mechanisms and a lot of different parts.

Another criticism leveled at MIL-HDBK-217 is that it won't predict the failures in a well designed piece of electronic equipment. I agree. The whole point of the prediction is to design out the kind of failures the process predicts. I consider it as a success that these kinds of failures rarely show up any more in actual field experience.

I can tell you from my experience of many years of designing electronics that it's only since we started paying careful attention to the stress analysis of our designs that we stopped having these kind of failures. The prediction methods of MIL-HDBK-217 are just a tool to make sure we haven't overlooked a stress problem that will lead to field failures later.

The other problems, shown by the data in the October article as the ma-
jor cause of electronic-equipment failures, are what's left after proper design has eliminated the stress-induced failures. We as designers of electronic equipment should also be working to eliminate these failures. Things like user abuse, assembly errors, no trouble found, etc., are things that can and should be addressed at the design level to eliminate the root causes of these problems. Our designs should be nearly impossible to damage by any reasonable level of abuse, so easy to assemble correctly that to assemble them incorrectly is a rare event, so well designed that to misdiagnose a problem is nearly impossible.

One more comment about this October article. While the suggestions concerning cost-effective design are valid from a thermal design point of view, it's safe to say that it's a rare circuit indeed where you can place components on the board in the manner that was suggested.

The first thing the circuit has to do is deliver the electronic performance it was designed for. This requires placing the components in the proper relationship for circuit performance, which usually severely limits placing the components to achieve the desired ideal passive cooling that was advocated.

This isn't meant to minimize the need for good thermal design as part of the design process. I just wanted to say that there are other design considerations that necessarily take priority over the placement of components for optimum passive cooling.

The March 14 issue of Electronic Design contains the second article I want to talk about. It's a very entertaining if somewhat inaccurate article by one of my favorite authors, Bob Pease. If you haven't yet read it, please do so. I think you will enjoy it. In his article, Bob took some pretty heavy hits at statistics and people that use themand also people that use MIL-HDBK-217 methods to predict reliability.

Bob and Mark Twain both agreed that statistics were the work of the devil. I have to disagree. In fact, I would go so far to say that both Bob
and Mark make or made use of statistics every day in the conduct of their daily activities. Everybody does.

Bob and I are contemporaries. When he was working toward his BSEE at MIT, I was doing the same at the University of Illinois. At Illinois, and perhaps at MIT also, a course in statistics was required for graduation in the school of electrical engineering.

I wonder if Bob might just be pulling your leg a little with his comments on the subject of statistical analysis. In fact, I would go so far to say that I believe with a " $99.99 \%$ confidence" (statistical talk meaning "damn sure") that his company uses statistical techniques in almost every aspect of the design and manufacture of semiconductor devices.
There's another point where I really have to differ with Bob. That's when he totally discounts the use of MIL-HDBK-217 for predicting reliability performance of electronics. Bob made the point that both statistics in general and MIL-HDBK-217 in particular were faulty because he had seen people use them and get incorrect answers.

You will pardon meif I observe that this is somewhat like refusing to use a hammer because you once saw someone hit his thumb with one. Statistics and MIL-HDBK-217 are tools. Sure they can and have been misused by people that don't take the time to understand the tool and how it works. I hope that you will look beyond the humor of Bob's article and my response to see the value in both these tools. I don't see how you can survive in a modern high-tech industry without them.

If you're interested in this topic I can recommend a good companion article that addresses the issue of reliability prediction. It appeared in the November/December 1990 issue of the Journal of the Institute for Environmental Science and is titled "Use and Application of MIL-HDBK-217."

Roy Wheeler
18890 Augusta Drive
Monument, CO 80132
(719) 481-3851

# MIL-HDBK-217: IT's Time To Rethink It 

In the January 10th issue of Electronic Design, the article "Design for Reliability Reshapes Designing," authored by Roy Wheeler, states that its purpose is to "convince you to take another look at the way you do your job." There's no questioning the high quality of the products of Mr. Wheeler's organization, Hewlett-Packard, or of their dedication to high quality. However, his products possibly could be made better and at lower


CHARLES LEONARD AN ENGINEER FOR THE BOEING COMMERCIAL AIRPLANE GROUP, INVESTIGATES THE MECHANICAL ENGINEERING ASPECTS OF RELI-ABILITY-ENHANCING ACTIVITES EMPLOYED FOR ELECTRONIC EQUIPMENT. cost if some fondly heldideas are modernized. Some of his reliability improvement recommendations are similar to some that are common to the aerospace industry, where reliability is the item of first importance and virtually any cost that yields improved reliability will be accepted. However, some activities should be questioned, for they may result in unnecessary costs and actually degrade reliability because of addi- tional complexity.

My employer is concerned regarding the costs from following the recommendation taken from 217 . We have joined with some 16 others who are equally concerned to sponsor research at the Electronic Packaging Research Center at the University of Maryland toimprovethe
technical base. We feel that a new paradigm for cost-effective reliability is badly needed, directed mainly to packaging issues.
The sources of concernare the beliefs:
-That parts are the dominant source of unreliability.Ourresearchindicates that properly selected and installed parts are quite reliable and cause a trivial fraction of failures.
-That parts fail in a mathematically predictableway. We find that partsfail for a reason, and when the cause of the failure is identified and corrected, the cause is almost universally one of design, application, processes, etc., and not at all something that's predictable.
-That failures are accelerated exponentially by temperature. Our research indicates this concept to be fallacious. It appears that temperature is largely a scapegoat blamed for electronic failures, a fig leaf that covers technical nakedness. The temperature effects can be accommodated by design so that in moderateranges, temperature canbe removed as a consideration for reliability. Or stated another way, reliability would not be improved by lowering the temperature. Therefore, the challenge is to remove the cause of the problem, not to lower the temperature. Elevating the temperature for design can sometimes lead to major reductions in cost, weight, complexity, and other penalties.
-That screened or MIL-spec parts willoperatemorereliably.Ourresearch indicatesthisisn'tnecessarilytrue.Part supplier controls and track record of successes are far more important.
-That derating to large amounts provides improved reliability. Our research indicates this isn't the case. Derating can allow use of poorly made parts, but a better tactic seems to at-
tack the source of the problem-manufacturing controls.

One example of the costs that can accompany the temperature ingredients of "Reliability" efforts illustrates the point. A major ground-based missile system is to be provided with a complex cooling system for electronics to improve the probability of the rocket's proper operation on demand. The rationale used by the reliability-and-manufacturability engineers was to take the specified MTBF of the boxes to be used and their coolant interface temperature, then select a new, lower, interface temperature that gives a calculated improvement to desired levels using 217's Arrhenius relationship. By so doing, a new temperature was established, and thus the operational requirement for a complex cooling system was established. All in the name of "Reliability." Never mind that there are no data concerning actual box performance, what the actual failure mechanisms are, or what stimulates them, or what roletemperature plays, if any. Never mind that the cooling system itself is so complex that it's a plumber's nightmare, and weighs a ton-and-a-half!

Roy discusses examples of sources of unreliability that he has experienced. In each case, his corrective action required a design or process change. Doing the things encouraged by 217 to a greater extent wouldn't have made one bit of difference. Operating cooler, buying parts to tighter screening levels, or using fewer of them would not change anything except raise costs. These are the same conclusions as ours. Therefore, if it doesn't make any difference, why do it? And, how much of the activities that we do actually affect the end results, and how do we know? Could we do less of the expensive and complex things and not reduce reliability? These are important questions and it's time we have good answers for them. We don't have good answers now.

Roy's discussion concerning the futility of accelerated testing as a means to demonstrate reliability is puzzling. We have a good bit of information to demonstrate exactly the opposite. In fact, we're in the process of expanding our activities in this area, using the

## Looks like you could use our new



Let's face it. When you pick a new microprocessor that takes performance to new heights, it's only natural to wonder what support you'll have.

Not to worry. Because Applied Microsystems has
 everything you need to develop your embedded system now. So

The EL 3200 is the only completely integrated development system for the i960 CA microprocessor.
you'll be up and running to meet tight schedules.
Intel supports us supporting you.

They asked us to back their robust $1960^{\mathrm{mom}} \mathrm{CA}$ microprocessor with a high

## i960"CA development system.


performance development system that's built to go. So we did.

Which means you get our fully tested EL 3200 emulator, complete with power features such as 40 MHz clock speed.

Advanced trace and event. And up to 4 MB of overlay memory, all at RISC speeds.

And all with fully integrated software backed by Intel, including a highlyoptimized compiler, assembler, disassembler and source-level debugger.

What's more, our system is completely networked for Sun ${ }^{\circ}$ and PC setups. And has a windowed interface common to all our EL systems, making it much easier to learn and use.

This should have your design team flying.

## Our roots are in embedded design.

As a matter of fact, supporting your development business is our only business.

Which means you get the most dedicated technical expertise in the business. Like timely phone support from our own application engineers. Complete installation and systems training. And free
application articles.
It's exactly the kind of development support you'd expect from a company that's installed over 15,000 development systems worldwide for 16and 32-bit designs.
Before your bough breaks, call us.

We'd like to send you more details about our i960 CA development support, plus a guide on sizing up a development systems company.

Just call 1-800-343-3659
(in Washington, 206-882-2000). We can help. No matter what your design team
 is up to.


Packaging Research Center. Maybe I'll have a full story for the readers in the future.
For another vision of the same question, Bob Pease's Pease Porridge in the March 14, 1991 issue referredtoa Guest Editorial of mine ("Is Reliability Prediction Methodology for the Birds?," PCIM,Power Conversion and Intelligent Motion, November, 1988). The message I relayed was that Failure Prediction Methodology, FPM, (MIL-HDBK-217, etc.) is erroneously based, causing damage to those who take guidance fromits concepts. Some of the actions guided by FPM may not produce desired or intended results, all the while causing increased costs, complexity, and other penalties like increased weight and volume. To use Mr. Pease's expression, "worse than useless" definitely applies to certain current uses of FPM. Notwithstanding the gross deficiencies and misleading aspects of FPM, it has become widely accepted as engineering guidance for reliability, such that it's now the single most influential document in existence today affecting high-quality electronic equipment.
Mr.Pease picked up upon a portion of my argument, which stated that one should not look tolowered temperature as a means of improving the reliability or performance of electronic equipment. The source of unhappiness with equipment that's performing below expectations may have nothing at all to do with its temperature. He refers to the "silliness of 217," a sentiment I thoroughly support, though he recognizes that those in "some businesses" must use it regardless. He then goes on to state, "...but in the industrial and instrumentbusiness, wedon'treally have tofollowitsevery silly quirkand whim." From this, one could assume that Mr. Pease has, and others in his field have, escaped the damage from FPM, and that they operate at greater heights of intellectual integrity by not being befuddled by FPM.
The concepts of 217, however, have pervaded even Mr. Pease's organization. The device manufacturing industry has years of complicity in perpetuating the foundation cornerstone of 217 , the notion of the exponential ef-
fects of temperature (the "Arrhenius relationship") on reliability. Devices manufactured by his company, and those of virtually all others in the industry, are sold with representations of Arrhenius-based predictions of failures versus temperature. "Base failure rate" data are gathered by device manufacturers by their operating a number of devices at a high temperature/electrical stress, measuring operating time and counting failures. Then, using the Arrhenius relationship and othermanipulations, they generate and publish the well-known curves of exponential failures versus temperature.
Never mind that the failures occurring at the high stress condition are due to failure mechanisms that don't usually follow Arrhenius. And never mind that the failures that do occur are usually due to built-in defectsin the devices under test, which could be eliminated by closer process controls. The high stress failures are usually attributable to failure mechanisms that don't occur in properly designed systems. Extrapolating those failures at high stress conditions to more usual conditions of use employing Arrhenius models gives a falsely pessimistic picture of the failures that should be anticipated at lower-stressusual operational condition. Arrhenius models attach undeserved value to temperature reduction by emphasizing a quick fix rather
than exposing the problem.
When device manufacturers are queried concerning the technical base for their temperature/failure rate representations, the " $\pi$ T factor" of 217 , their usual response is to the effect that 'there's no basic for the representation, but that's what everyone else uses, so we do the same!!' They make the plea that to validate failure rates at lowered temperatures would take too long ( $10^{6}$ hours is 114 years!) to be of value. In fact, the time to failure at lowered stress conditions may actually be several service lifetimes for devices that are carefully controlled in the manufacturing process, applied properly, and installed with care.
It's time we look critically into the things we do to produce our products, and to open issues that have laid dormant for years. The statement has been made that 217 is a valuable tool and 25 years of good application is behind it. I can't think of a better reason to open it up for scrutiny. We did just that, and we're quite unhappy at what we've found.

Charles T. Leonard<br>Boeing Commercial Airplane Group Box 3707<br>Mail Stop 6U-ER<br>Seattle, WA 98124<br>(206) 477-0278



BOB PEASE
OBTAINED A BSEE
FROM MIT IN 1961
AND IS STAFF SCIENTIST AT NATIONAL SEMICONDUCTOR CORP., SANTA
Clara, Calif.

## What's Aut This MIL-HDBK-217 Stuff, Anyhow?

With all due respect to Roy Wheeler's views, I must say that I tend to agree with Charles Leonard about MIL-HDBK-217. Just because a tool once did some good doesn't mean that it's not now systematically doing harm. Designing circuits and systems to meet 217 wastes a lot of time and energy and money that would be well invested in other methods of improving reliability.
As for derating factors that are foolishly maintained in
systems like 217, I must say that I once heard of a request from HewlettPackard for op amps and other ICs to have an absolute max rating of $2 x$ the operating voltage. Because it's unreasonable to ask a $\pm 15$-V LM741 to have an absolute max rating of $\pm 30 \mathrm{~V}$, this leads to a system where LM741s can only be operated on $\pm 9-\mathrm{V}$ supplies. They can then have a $2: 1$ safety factor versus the normal $\pm 18-\mathrm{V}$ absolute max rating.
It really doesn't seem reasonable to me that LM741s operating on $\pm 9 \mathrm{~V}$ will be appreciably more reliable than on $\pm 12$ or $\pm 15 \mathrm{~V}$. It also seems unreasonable to specify high-voltage amplifiers such as LM344, just to be able to run on $\pm 15 \mathrm{~V}$ with a big safety margin. And, I don't see much point in operating TTL ICs on a +3 -V supply to give them that $2: 1$ safety factor.
I've also seen many customers asking,"How many transistors are in your IC?" Of course, when we ask why they need to know, they explain that 217 requires them to. Now I see that Analog Devices has even started listing the "number of transistors" in the characteristics column of some of their data sheets, so that users can get this valuable (?) piece of information without bugging the customer-service people at ADI.
Of course, if the computed reliability isn't good enough with a 42-transistor IC, the reliability would be even better with a 22-transistor IC (just choose an amplifier with the input-protection transistors omitted and the output protect/current limit transistors deleted).
Andit would beevenhigheryet with a UA702 that has only 9 transistors, RIGHT? But, Mr. Leonard is much moreknowledgeable than Iaminthese areas, and I will let him address these topics.
At this point, I will address some of Mr. Wheeler's questions about what I said about statistics. First of all, when I attended MIT in 1961, NO, there was not any specific requirement to study a course in statistics.
In similar fashion, there was no specific requirement to study a course on digital computers or operational amplifiers. We did study lots of obscure
topics that were much more generally valuable, like large motors and microwave VSWRs.

Do I use statistics every day? I use many kinds of math, but almost always when I want to look at a distribution, I look at a one-dimensional distribution. Some people call them histograms, but around here we often call them "ADARTs", which is apparently an old name devised by Teradyne (I think it's an acronym for Automatic Distribution Analysis in Real Time).
I have an absolute preference for looking at ADARTS, and a well-rooted aversion to any analysis that simply says, "Average value $=1.20168 \mathrm{mV}$, sigma $=0.17357 \mathrm{mV}$." Too many evils are hidden when the data aren't Gaussian. Yes, it's possible to get your statistical tools to check the data to see if thedistributionis Gaussian, butalmost nobody checks that.

I mentioned in an earlier column that when the yield to a $1 \%$ accuracy spec is worse after trimming than before, somebody is being badly fooled. And letting the statisticians wield a bigger whip isn't likely to solve the problems. No, I eschew statistics. Yes, I use graphical methods of analysis, which I use to solve problems that other people get into when they let themselves be fooled by statistics and computers (not to mention spreadsheets that deceive and lie....). Some of our product engineers get some very good software that lets them provide two-dimensional plots (scatter-plots) that are quite educational.This I encourage...

Do other people at NSC use statistics? Well, I'm sure some people do. As long as they don't do any harm, so long as they don't do it in the streets and scare the horses, I shan't complain. But, when they screw up, well, I'm the guy they call in to fix the problem.

You ask me why I condemn statistics in my column. Well, already I'm getting letters from people who say "You think things are screwed up at your company, you should see how bad they are at $m y$ company."

Then some truly horrifying stories are spilled out. (So far, I've gotten about 150 letters about my column. A few dozen simply like my column. A few dozen agreed that Golden-Eared
experts were fools when it came to splices. But many people have volunteered examples of outrageous things in the industry).
Like the guy who wrote that his boss started to chew him out for having bad averages and bad distributions on some of his older designs. When he searched into the situation, he found that the test engineers were taking statistics on the data without throwing out the dead units.
So, if there were more shorts one week, and more opens the next week, the average value would go all over the place, even though the distribution of the good parts wasn't moving anywhere at all.
In another case, an engineer designed some operational amplifiers that had extremely high gain, well above 150 dB . The QC people condemned the performance because they wanted to see a correlation between the gain at room temp, and the gain at hot and cold. Well, the gain was so high that you could not see any correlation at all, so they made him do $100 \%$ testing at hot and cold, even though there was no rational reason to do so. They never did find any failures or problems, but they made him perform useless, unnecessary tests that were never required on low-gain or medium-high-gain amplifiers. He was willing to list a relaxed spec at hot and cold temperatures, to give a good safety margin, and ensure that a bad part wouldneverbe shipped that failed the spec. But the QC people refused to accept that on this very-high-gain part, even though that was permitted in the past.
So, I will continue to point out that the absent-minded use of any computerized procedures, such as Spice, or Statistics, or Spreadsheets, or Analog Synthesis, or any other mindless use of computers, can lead to serious problems. Ofcourse, there are absurd problems at many other places in the industry, and I'm pleased to see that many of Electronic Design's readers count me as a helpful resource when I point out these problems.
In Mr. Wheeler's column in this issue, he points out that "...it's a rare circuit indeed where you can place com-


## You Need TimingDesigner ${ }^{\text {TM }}$ - the Fast, Accurate Way to Draw and Analyze Timing Diagrams!

Put away your pencil, eraser and aspirin. TimingDesigner makes it easy to enter and modify timing diagrams in minutes instead of hours. And it makes doing a thorough job of worst case timing analysis fun...not a headache!

## $\Delta$ TimingDesigner calculates

 timing margins and instantly highlights timing violations. You can increase clock speeds, minimize parts costs, and still be sure your circuit will work when manufactured.$\Delta$ TimingDesigner automatically generates complete, clear, standardized timing documentation.
$\Delta$ TimingDesigner runs under Windows ${ }^{T M} 3.0$, which means it supports hundreds of printers, plotters, graphics cards, and interfaces with other Windows 3.0 applications.
Be a hero! Use TimingDesigner to give your company more reliable, competitive designs. Call Chronology today at $1-800-800-6494$ and find out how to get a free demonstration.


CHRONOLOGY
2721 152nd Ave. NE • Redmond, WA 98052
(206) 869-4227 • FAX: (206) 869-4229

New V1.2 - Added Features, Lower Price!
ponentson the boardin the mannerthat was suggested... there are other design considerations that necessarily take priority over the placement of components for optimum passive cooling." Maybe in high-powered instruments, passive cooling isn't an important con-sideration-youjust give up on the passive cooling and throw in a fan. But, if you don't let every other engineer pull an absolute priority over the need for wise location of hot components and good thermal management, it's indeed possible to negotiate a good thermal layout without degrading other electrical specifications. Certainly on $m y$ chips, I have to arrange the high-power components very carefully, as thermal gradients are a critical aspect of the performance. And I don't have any option to put a tiny little blower on the hot end ofmy chip toprevent it from heating the precision front end. Even 5 or 10 mW can be disastrous if not properly managed.
Just last week, I had to troubleshoot a "newly improved circuit," which the engineer had carefully analyzed with Spice and other tools. The performance was awful. Finally, I spotted a strategic error in the layout. It turned out there was absolutely nothing wrong with the schematic, but the circuit's performance was destroyed by a bad layout.
Therefore, when you use statistics, as with any kind of mathematical or computerized scheme, you do so at your peril. If you use the tools wisely, that's fine.

But, if you get in the habit of letting the computer do all of the easy stuff, you may forget the basics. Then you will gradually lose the perception of when a situation is normal and when it's going very wrong. I don't think you can train your computer to watch out for every kind of "wrong." And that's my point.

## All for now. / Comments invited!

RAP / Robert A. Pease / Engineer

## Address:

Mail Stop C2500A
National Semiconductor
P.O. Box 58090

Santa Clara, CA 95052-8090

## INDUSTRIAL STRENGTH POWER



For immediate delivery of converters or for additional information call Vicor Express today at 1-800-735-6200.


23 Frontage Road • Andover, MA 01810 TEL: (508) 470-2900 • FAX: (508) 475-6715


## Take a Look at LabWindows" 2.0

LabWindows 2.0 brings a new look to data acquisition and instrument control. The new look is graphical-a graphical user interface for your acquisition and control system.

## Create a Graphical User Interface

With LabWindows 2.0, you can easily create custom graphics panels to interface with your DOS-based system. Using the graphical editor and standard development tools, you can develop a system that combines data acquisition, data analysis, and data presentation.

## Program with C or BASIC

When you develop a system with LabWindows 2.0, you have the benefit of using standard programming languages with development tools designed specifically for data acquisition and instrument control.

## Use any Acquisition Hardware

LabWindows 2.0 has libraries of functions to control data acquisition hardware ranging from plug-in boards to industry-standard GPIB, VXI, and

RS-232 instruments. You can develop a system with LabWindows to meet all of your measurement and control needs.

## SEE US AT ISA BOOTH \#5949

Take a look at the new LabWindows 2.0. You'll like what you see.

NATIONAL INSTRUMENTS ${ }^{\circ}$
The Software is the Instrument ${ }^{\otimes}$
6504 Bridge Point Parkway
Austin, TX 78730-5039
(512) 794-0100
(800) 433-3488 (U.S. and Canada)



Introducing Adaptec's new AIC-6260.
You're already a big believer in the performance and connectibility of SCSI. But you're also digging around for an uncomplicated way to design-in SCSI to your AT motherboard. Well. . .Eureka! Now with Adaptec's new AIC-6260, you've just hit pay dirt.

After all, it makes a lot of sense that a single-chip solution is easier to design-in than multiple chip packages. They're also more reliable. And take up less real estate. Plus, since we've built the AT bus in, designing SCSI in is as easy as connecting signal lines dot-to-dot.

What's more, we get you to market in the fastest
possible time. That's because industry-standard, Adaptec-developed SCSI software drivers and BIOS are ready and available. For all major peripherals under all major operating systems. All this, and a complete design-in package, too. Which means, you can now afford to design the performance and connectivity of SCSI in your system as a standard feature So step on it. And call us at 1-800-227-1817, ext. 52 today. We think you're going to really dig it

## adaptec

When you're serious about SCSI.


Maclivesh Portables Git Total

## Renesian

A COMPLETE REDESIGN of the Macintosh portable by Apple Computer Inc., Cupertino, Calif., has cut system weight, improved usability, and packed more features into a smaller package. Apple's designers improved the base design and created three base models from which to select: the low-end $16-\mathrm{MHz} 68000-$ based PowerBook 100, the mid-range $16-\mathrm{MHz} 68030$-based PowerBook 140, and the high-end PowerBook 170 made for the power user. The 170 employs a $25-\mathrm{MHz} 68030$ running with a 68882 math coprocessor. All three are notebook-style portables that deliver about three hours of battery life and weigh 5.1 to 7.5 lbs ., depending on model and options. The PB 100 and 140 come with 2 Mbytes of RAM and a $20-$ Mbyte $2.5-\mathrm{in}$ hard-disk drive. The PB 170 starts with 4 Mbytes of RAM, a 40 -Mbyte hard-disk drive, and a built-in $2400-$ baud MNP5 modem. Unlike the original portable, the PB 100 and 140 use a passive-matrix 640 -by- 400 -pixel flatpanel display, with backlighting standard. An active-matrix display, however, is used in the PB 170. All keyboards include a built-in trackball mouse. But unlike the first Mac portable that has a left- or right-side mounting option, the new portables have the trackball mounted in the center of what would be the keyboard region. And unlike conventional laptops that place the keys at the lowermost edge of the computer, the keys are pushed up near the top of the machine, near the hinges that hold the display panel. That design gives users a clear palm-rest area on the computer, hopefully reducing wrist strain and preventing the lower keys from being mis-struck from unintended pressure from the edge of the hand. Base prices for the portables range from $\$ 2300$ to $\$ 4600$. Call Apple at (408) 996-1010. DB CIRCLE 455

> PC CIII Sts Support 3.3 V For 386, 486

A PAIR OF CHIP SETS and a single-chip motherboard logic subsystem-the Bluejay, Falcon, and Ea-gle-have been optimized from the ground up to support the 80386DX, 80486, and 386SXL processors. The trio of chip sets are available from Elite Microelectronics Inc., San Jose, Calif. The Bluejay single-chip subsystem works from a $3.3-\mathrm{V}$ supply and operates with a 20 - or $25-$ MHz CPU. The Falcon chip set for the 486 (the e88C411 and C412) includes "power-burst" data transfer for a sec-ond-level cache and the DRAM main memory. All cachecontrol logic, except for the tag RAMs, is on the C411 memory/cache control chip. A five-word-deep postedwrite buffer in the Falcon chip set improves CPU performance by allowing the CPU to write several words sequentially into the buffer without waiting for the memory subsystem. Writes are done in the background while
the CPU begins its next task. The power-burst sequence moves data in 2-1-1-1 bursts for cache transfers and 3-1-11 for DRAM transfers, improving overall data-transfer efficiency. The chip set also implements a local-bus interface, which when used for time-dependent I/O functions such as video output, can enhance system performance by almost $20 \%$ over the AT-bus I/O interface. The Eagle chip set for the 386DX, unveiled late in 1990, will be upgraded to $33-$ and $40-\mathrm{MHz}$ versions. Each chip has powermanagement logic to help minimize system power consumption. Samples of all chips are available. Call Jeff Winters at (408) 943-0500. dB CIRCLE 456

## New Battery SCHEME TRIMS Weight And Siz

## A VALVE-REGULATED

 sealed lead-acid rechargeable battery, designed as a flat, thin package-just 3.12 by 5.32 by 0.332 in .-has the right shape to fit neatly into portable computers. The rectangular cell uses space much more efficiently than cylindrical or cube-shaped batteries. The planar energy cell from Portable Energy Products Inc., Scotts Valley, Calif., provides improved lead-acid efficiency-between 40 and $60 \%$-over earlier lead-acid cells. It has an accurate "gas gauge" voltagedecline characteristic that can determine the exact amount of charge remaining, enabling users to gauge the amount of system use time available. The lead-acid cells also have a slow self-discharge rate. They can be left fully charged on a shelf for about a year before recharging. The initial cell to be released, the PLA350250, is specified at 2 V , and 5 ampere-hours. In lots of 200,000 , it will go for $\$ 6.50$ apiece. Contact Gerry Monneypenny, (408) 439-5100. DB CIRCLE 457
## LAN Adaptiths, Tools, Ewhalce Meworils

 A HIGHLY INTEGRATED seven-chip card design for a 16-bit (AT-bus) Ethernet (thick or thin cable) or 10baseT unshielded twisted-pair cable has been developed by Intel Corp., Hillsboro, Ore., for high-performance networking. And for even higher performance, there's a $32-$ bit EtherExpress bus-master adapter for EISA-based systems. Token-ring cards are available for 8 - or 16 -bit ISA, 16 -bit Micro-Channel-Architecture, and 16 -bit EISA bus-based systems. The TokenExpress cards operate at 4 or $16 \mathrm{Mbits} / \mathrm{s}$ with shielded or unshielded twisted-pair cabling. List prices for the network adapter cards range from under $\$ 200$ to almost $\$ 900$ in single-unit lots. To support the large networks, Intel also created NetSight, a family of network-management tools. These include NetSentry, a full-featured network monitor; Analyst, a low-cost portable protocol analyzer; and NetSight Professional, a combination monitor and analyzer that includes real-time data collection and diagnosis. The tools are supported by a software utility, LanSight Support, a windows-compatible upgrade of Intel's previously released version of LanSight. For groups sending facsimiles from network nodes, Intel has also developed fax server software that runs on the previously released $\mathrm{Sa}-$ tisFAXtion board. The software consists of the server software and LanSpool FAX, a routine that brings outbound fax capabilities to the just-released LanSpool 3.0 print server. Contact Intel at (503) 629-7354. DB CIRCLE 458
# 15 UNTOE <br> MOUR FASTEONRCE FOR ANALOCSMMICHES 

Looking for the perfect analog switch or multiplexer? With Future's broad inventory from Siliconix, we've got exactly what you need. Everything from low-cost, industrystandard analog switches, such as the DG211, to fast fault-protected multiplexers, like the DG458, and specialized highperformance video crosspoint switches, like the DG884.

SPST, DPST, SPDT, duals, quads all the popular switch configurations are on the shelf and ready for your manufacturing lines.

Take advantage of Siliconix' advanced technologies for your new designs. The DG400 family of silicon-gate CMOS switches offers lower leakages, higher accuracy, and faster operation in functional and pin-for-pin replacements for industrystandard part numbers. The DG400 series provides enchanced electrostatic discharge protection ( 4000 V minimum).


For your high-performance designs, Siliconix' video switches boast bandwidths to 500 MHz . This means your crosstalk and off-isolation performance can be improved by 20 to 30 dB . These switches, multiplexers, and

The DG400s are TTL and CMOS compatible. And they're versatile, operating from a variety of voltages, ranging from single $+5-\mathrm{V}$ to $\pm 22-\mathrm{V}$ supplies.

| KEY FEATURES | SPEC | DEVICES |
| :--- | :--- | :--- |
| Lowest On-Resistance | $10 \Omega$ | DG180, DG183, DG186 |
| Lowest Leakage, $\mathrm{I}_{\text {s(off) }}$ | 0.25 nA | DG411, DG412, DG413 |
| Fastest Turn-On Time | 45 ns | DG601 |
| Lowest Charge Injection | 2 pC | DG441, DG442 |
| Highest Bandwidth | 500 MHz | DG540, DG541 |
| Lowest Power <br> Consumption | $35 \mu \mathrm{~W}$ | DG401, DG403, DG405 |
| Fastest Fault- <br> Protected Multiplexer | 200 ns | DG458 |
| Best Video Crosspoint | 300 MHz | DG884 |
| Smallest Physical Size | $\mathrm{SO-8}$ | DG417, DG418, DG419 |

crosspoint arrays reduce board space, power dissipation, component count, and costs while simplifying system design and improving reliability.

And you can count on Future Electronics' delivery performance to match the quality and performance of Siliconix' analog switches and multiplexers. Call Future Electronics for your next analog switch order. And profit irom immediate, off-theshelf delivery - and unmatched product expertise.

For the latest Siliconix Integrated Circuits Data Book, call 1-800-554-5565, ext. 567.
Siliconix

## F <br> FUTURE

| alabama |  |
| :---: | :---: |
| Huntsville | (205) 830-2322 |
| ARIZONA |  |
| Phoenix | (602) 968-7140 |
| CALIFORNIA |  |
| San Jose | (408) 434-1122 |
| Chatsworth | (818) $772-6240$ |
| Itvine | (714) 250-4141 |
| San Diego | (619) 278-5020 |
| colorado |  |
| Broomtield | (303) 421-0123 |


| CONNECTICUT |  |
| :--- | :--- |
| Bethel |  |
| (203) 743-9594 |  |
| FLORIDA |  |
| Orlando | $(407) 767-8414$ |
| Largo | (813) 530-1222 |
| GEORGIA |  |
| Norcross $(404) 441-7676$ <br> ILLINOIS  <br> Hoffman Estates (708) 882-1255 <br> MARYAND  <br> Columbia (301) 290-0600 |  |


| MASSACHUSETTS |  | NEW YORK |  |
| :---: | :---: | :---: | :---: |
| Bolton | (508) 779-3000 | Liverpool | (315) 451-2371 |
| MICHIGAN |  | Rochester | (716) 272-1120 |
| Livonia | (313) 261-5270 | Hauppauge | (516) 234-4000 |
| MINNESOTA |  | NORTH CAROL |  |
| Eden Praire | (612) 944-2200 | Raleigh | (919) 790-7111 |
| MISSOURI |  | OHIO |  |
| St. Louis | (314) 469-6805 | Mayfield Heights | (216) 449-6996 |
| NEW JERSEY |  | OREGON |  |
| Parsippany | (201) 299-0400 | Beaverton | (503) 645-9454 |


| Pennsylvania |  |
| :---: | :---: |
| Martion | (609) 778-7600 |
| TEXAS |  |
| Houston | (713) 556-8696 |
| Richardson | (214) 437-2437 |
| UTAH |  |
| Salt Lake City | (801) 972-8489 |
| WASHINGTON |  |
| Redmond | (206) 881-8199 |
| WISCONSIN |  |
| Waukesha | (414) 786-1884 |

(514) 694-7710 (418) $877-6666$ (613) $820-8313$
(416) $612-9200$ (416) $612-9200$
(204) $786-7711$ (204) $786-7711$ (403) 250-5550 (604) 294-1166

# Comdex/Fall '91: Data Storage Still Ranks High Among The Issues <br> Floppy-drive and tape-backup technologies don't sit back and rest on their laurels. 

BY RICHARDNASS

Like last year's event, disk drives are the talk of the town at this year's Comdex/Fall '91. But whereas hard-disk drives took center stage at last year's show, floppy-disk drives are stealing some of the scenes at this year's meeting. Also receiving more attention are magnetic-tape drives for backup applications.

Both floppy- and hard-disk drive capacities are increasing as their size shrinks. Last year, the show emphasized hard-disk drives, which took the path lined with higher capacities and smaller form factors. One such case was the unveiling of a $2-1 / 2-\mathrm{in}$. hard-disk drive with substantial capacities. Now the floppy-disk drive is taking that small form-factor, high-capacity trail.

The Flextra drive from Brier Technology Inc., Norcross, Ga., is an example of this trend. The company has been shipping its 25-Mbyte Flextra floppy-disk drive for about a year, and has recently increased the drive's throughput performance by $70 \%$. The throughput increase comes from adding internal caching to the drive.

Brier's drive differs from typical floppy-disk drives in how it reads the patterns on the disk. The conventional drive uses a stepper motor that has no way of knowing its position because it lacks feedback from the media. On Brier's proprietary media, an embedded servo pattern is written to both sides of the disk. The pattern saturates down through the coating to the Mylar, but not through to the other side.

The pattern consists of curves going in one direction on one side of the disk and in the opposite direction on the other side. The servo head on each side of the disk reads the pattern. When writing, the head moves across the disk and drops a string of data by sending a current pulse through the head. Then, the process continues-the head moves across to the next set of curves, drops another string of data, and so on, with short time intervals between the two heads. The heads keep track of their position by noting the time interval between them. Hard disks, unlike conventional floppies, use a servo scheme.

The servo track separates Brier's drive from competitor's drives because of its precision. In addition, Brier feels that it can take the drive to even higher capacities. The company says that there wasn't any standard for this type of "media tracking" when the Flextra was first announced. Now, some high-density floppies use a scheme called sector servo, where the drive gets information from the disk, but not in a continuous fashion like the Brier disk. The head moves along the disk searching for the information. Also,
the Brier head-carriage mechanism is a voice-coil actuator that operates at a very high speed- 14 ms from track to track. The stepper motor used in traditional floppy-disk drives is inherently slower.

The barium-ferrite material used in the Brier media differs from that used in standard 1.44-Mbyte disks. However, it's the same material that's employed in the 4-Mbyte disks released recently. Users get the 25 -Mbyte disks directly from Brier for about $\$ 25$. The drives start at $\$ 850$ each.

A second floppy-disk drive just released doesn't focus on high capacity, yet it's the smallest $3-1 / 2-\mathrm{in}$. floppy-disk drive currently available. Teac America Inc., Data Storage Products Div., Montebello, Calif., offers the FD05 with a height of just $1 / 2 \mathrm{in}$. (Fig. 1). The company feels that it has reached the theoretical size limit with the FD05.

Teac's designers met many challenges in trying to squeeze a fully compatible drive into a $1 / 2$-in.-high form factor. One obstacle was that there couldn't be much extra space when inserting the disk. In a $1 / 2$-in.-high unit, the path the media follows when entering the drive must be very specific-there's no room for play. Because the drive is built with dual heads to read the information on either side of the disk, the head-carriage assembly had to be made much thinner. Also, the drive's sheet-metal cover is thinner than its base by 0.1 mm to provide some extra clearance.

Other floppy-disk drive makers have released near-1/2in. models. For example, in June of this year, Mitsubishi


1. Low-profile $3-1 / 2$-in. floppy-disk drives were previously 1 -in. high. Teac's FD05 cuts that form factor in half-the drive measures 12.7 mm ( $1 / 2 \mathrm{in}$.).

2. The gap length in a read/write head is the opening between the read and write head coils. Newer head materials, such as thin films, allow a smaller gap length, which leads to higher storage capacities.

Electronics America Inc., Torrance, Calif., released a 14.8mm -high drive. The MF355E drive features downward read-write operation and power-saving options when in the standby mode. At the time, Mitsubishi said it was the smallest drive available.

To push a 2-Mbyte floppy-disk drive to a 4-Mbyte capacity, its head must be modified. The magnetic head gap in the 4-Mbyte drive is much narrower than in the 2-Mbyte unit, meaning that the magnetic pattern laid down on the disk is smaller. As a result, more patterns fit on the disk. Because different media types are used, a 2-Mbyte disk will work in a 4-Mbyte drive, but only in the 2-Mbyte mode. A 4-Mbyte drive, on the other hand, works in three modes: 4 Mbytes (2.88 Mbytes formatted), 2 Mbytes (1.44 Mbytes formatted), and 1 Mbyte ( 720 kbytes formatted).

As volumes go up and cost comes down, 4-Mbyte floppydisk drives should replace 2-Mbyte drives, even though a 4Mbyte drive is harder to build due to its more complex $\mathrm{read} / \mathrm{write}$ head. The 4-Mbyte system does require a different controller because the data-transfer rate is twice as fast as the $2-\mathrm{Mbyte}$ system. This also means a change in the system BIOS is needed.

Some intermediate-capacity drives will probably fill the gap between the 4 - and $25-\mathrm{Mbyte}$ drives. There is some effort, for example, to standardize these drives, particularly at 10 and 20 Mbytes.

Not to get left out in the cold, hard-drive makers are also producing large-capacity and small form-factor drives. For instance, there's the Apache 2585 from Maxtor Corp., San Jose, Calif., an $85-\mathrm{Mbyte} 2-1 / 2-\mathrm{in}$. model that's available with either an AT or SCSI interface. The drive boasts a seek time of 15 ms , a data-transfer rate of $8 \mathrm{Mbytes} / \mathrm{s}$, and a mean-time-between-failure (MTBF) rating of 250,000 hours. With multiple power-management modes, the drive draws 1.1 W when idling, 0.2 W in the sleep mode, and 2.7 W during read/write operations. By using a high level of VLSI technology, all of the 2585's components fit on one side of a board. The dual-platter 2585 weighs 6 oz . OEM-
quantity pricing is $\$ 395$ each.
A second 2-1/2-in. hard drive shatters the $100-\mathrm{Mbyte}$ barrier. The ST9144 from Seagate Technology, Scotts Valley, Calif., holds 128 Mbytes on its three platters. The drive boasts an average seek time of 16 ms and a latency of 8.7 ms . The four-phase power management cuts the power consumption in seek and read-write modes to $2 \mathrm{~W}, 1 \mathrm{~W}$ in idle mode, and 0.3 W in standby and sleep modes. The drive can withstand an operational shock of 10 Gs ( 150 Gs non-operational) and has an MTBF of 150,000 hours. Its operating environment is from $5^{\circ}$ to $55^{\circ} \mathrm{C}$. Priced at $\$ 595$, evaluation units of the ST9144 will be available in December, with production scheduled to commence in the first quarter of 1992. Two versions will be available, one with a PC/AT interface and one with a SCSI interface.

Floppy-disk drives are only part of the removable-media story gaining momentum. Tape backup is also receiving much attention. Because designers now work with extremely large files, these files can't be backed up easily on floppy disks. This is where magnetic-tape storage comes in. Thanks to some recent developments in the Quarter-Inch Cartridge (QIC) Committee, a magnetic-tape standards group, tape backup is becoming quick and easy. And the number of magnetic-tape drives sold indicates users' increased confidence in this method. According to QIC, the installed base of $1 / 4-\mathrm{in}$. tape drives exceeds 7 million.

There are two main classes of $1 / 4-\mathrm{in}$. cartridge drives, the mini cartridges (DC2000) and the large full-size data cartridges (DC6000). QIC 40 and 80, two drive standards, both employ floppy-drive interfaces using a modified-fre-quency-modulation (MFM) code. Cost can be reduced by sharing an interface with a floppy-disk drive. The difference between QIC 40 and 80 is the linear recording density and track pitch. The former's recording density, specified in flux reversals/in. (FRI), is 10,000 FRI on 20 tracks; the latter's recording density is 14,700 FRI on 28 tracks.

Quarter-inch cartridge technology uses longitudinal recording, meaning that each recording stripe goes the full length of the tape. Within each stripe, one bit is recorded in $1 / 14,700$ of an inch. Therefore, there are 14,700 possible polarity changes/in. on each stripe.

On the smaller tape drives incorporating a floppy interface, data is stored similarly to how its stored on a floppy disk. Both devices store in sectors, but the tape puts several tracks on one physical tape track. Hence, the data for a particular file is all in the same place, making recovery quicker. On a disk, data is scattered about, wherever there's unoccupied space.

Tapes can be interchanged between different manufacturers' drives as long as both drives comply with the QIC physical and logical interchange standards. The physical standards correspond to the FRI and the track width, while the logical standards correspond to the directory structure (how a file and filename are saved).

By using a different material to construct the heads, higher track densities could be used. The tapes can go up to 42,000 FRI and 34 tracks. Typically implemented in metal, the new heads will be fabricated from thin films, like the
magneto-resistive (MR) types under investigation. That lends them to smaller gap-length geometries, and, in turn, higher precision (Fig. 2). A smaller gap length also helps push the drives to higher capacities.

Today's read/write heads employ inductive pick-ups in the gap to sense magnetic-field changes. Conversely, thinfilm heads use a resistive element in the gap. Changes in the resistance value corresponding to magnetic-field changes are sensed. Magneto-resistive heads are desirable because the tape can pass by at any speed. Therefore, the tape drive could theoretically run as fast as the computer, even in a multiuser system.

MR heads are also turning up in hard-disk drives, specifically in a drive released by IBM Corp., Rochester, Minn. Its 1 -Gbyte drive fits in a 3-1/2-in. form factor.

As tracks become narrower in magnetic-tape storage, the need grows for a servoing technique like that used in floppy- and hard-disk drives. That's because moving tape doesn't always follow a perfectly straight path, making it even more difficult to read narrower-width tracks. The use of servoing could lead to an increase in the number of tracks, from 30 to 144. In fact, the QIC committee recently decided to adopt servoing technology. Using the new technology, storage levels in large cartridges can be pushed from 2 to 10 Gbytes, and in mini cartridges from 400 Mbytes to 3 Gbytes.

Using the servoing technique, prewritten servo tracks are incorporated onto the tape. Then, a servo mechanism is built into the drive to follow these tracks with high precision, increasing the tape's track density. "Servoing will probably appear on the next generation of magnetic-tape drives, in about two years," says Alan Richards, vice president of engineering at Colorado Memory Systems, Loveland, Colo., one of the leaders in $1 / 4-\mathrm{in}$. tape drives.

The QIC committee is also looking at run-length limited (RLL) coding. This approach pushes the recording density to 50,800 FRI, translating to 67,733 bits/in. RLL coding supplies more bits per inch than the number of flux repetitions. The information on the tape can be coded so that it transmits with fewer flux reversals. One flux reversal isn't needed for each bit change. For example, if there are five consecutive ones, each bit wouldn't require a flux reversal. Therefore, fewer changes are made in the magnetic field to

3. A VGA graphics subsystem can be constructed with just five chips. The design occupies just 30 $\mathrm{cm}^{2}$ (shown here in actual size). This implementation is suitable for portable-system design.
transmit the same data.
In addition to rising capacities, transfer rates in $1 / 4-\mathrm{in}$. tape drives have also increased. With the servoing drive, two channels can be active at one time, doubling the transfer rate. Using QIC 80, the transfer rate ranges from 63 to 125 kbytes/s.

0n the system side, Sparc-based computing has elbowed its way into the Comdex foray. The Sparcbook 1, from Tadpole Technology Inc., San Jose, Calif., is a notebook-sized computer based on the Cypress Semiconductor CY7C-601A-25UC integer unit running at 25 MHz . Coupled with the 604A Sparc reference MMU and 64 kbytes of zero-wait-state cache memory, the Sparcbook 1 offers 18 MIPS of performance.

The core system is built with two conventional pc boards with parts surface-mounted to both sides of the boards. The core consists of the processor, 8 or 32 Mbytes of DRAM, and an Ethernet interface. The system offers DOS emulation, running as a task under Unix. Prices for the Sparcbook 1 start at $\$ 5950$ for an 85 -Mbyte hard-disk version.

AST Research Inc., Irvine, Calif., recently announced what the company calls the fastest notebook PC avail-able-a $25-\mathrm{MHz}$ model. The Premium Exec $386 \mathrm{SX} / 25$ is based on AMD's AM386SXL-25 processor. The 7-lb. computer features 4 Mbytes of RAM and an 80-Mbyte harddisk drive. The AMD processor gives users the advantage of high speed without sacrificing any battery life. The system sells for $\$ 4795$

A third portable PC, the SuperTablet from Tusk Inc., Lake Park, Fla., is one of the first that's based on Intel's 386SL microprocessor. The system can handle either a pen or keyboard input. The 6-lb. computer comes with an 11-1/ 2-in. VGA display, a 124-Mbyte shock-proof hard-disk drive, 64 kbytes of cache memory, and 8 Mbytes of RAM, expandable to 32 Mbytes. A 9600 -baud modem is standard. The system will eventually run such operating systems as DOS, UNIX, OS/2, Windows 3.0, PenApps, and PenPoint. Prices for the system will probably range from $\$ 5500$ to $\$ 6500$ each.

The SuperTablet should be in volume production in the first quarter of next year. Though Tusk wants to make the system available earlier than next year, the operating systems from Go Corp., Foster City, Calif., and Microsoft Corp., Redmond, Wash., aren't ready yet. "The real market for pen-based systems will take off when Windows for pen systems becomes available," says Chuck Krallman, Tusk's chief executive officer.

The system has three modes of operation. It can be used as a notebook PC, a desktop computer, or as a pen tablet. The detachable display, called the roving unit, contains all of the computing power. Consequently, the roving unit is all that's needed to take the system on the go as a pen portable. As a desktop, the entire computer hooks up to a docking station.

The SuperTablet is encapsulated in a ballistic housing that's made to withstand all of the bouncing around experienced by a portable system. "We've even shot one of our machines with a shotgun and it survived," said Krallman. The unit is completely sealed and can even be dropped in water.

A small circuit board inside the pen alleviates some of the intelligence typically needed by the digitizer. The digitizer has a resolution of two-thousandths of an inch. The pen's point is equipped with a button that clicks when it's touched to the screen, activating the pen. There's also a second button on the pen that operates like a mouse button.

Tusk tried to implement as many features of the 386 SL processor as possible. Virus protection plus suspend-resume and clock slow-down features that turn off certain components are three that were instituted. Because other features will be implemented later, Tusk employed a tele-phone-upgradable BIOS. This way, users can upgrade at a later time.

A second pen-based system that employs a $20-\mathrm{MHz}$ Intel 386SL is the PenMaster, from Samsung Information Systems America Inc., San Jose, Calif. Built for the power user, the system can hold 20 Mbytes of RAM and a $120-\mathrm{Mbyte}$ hard-disk drive. The system's software permits the stylus to write or edit documents by printing on the back-lit VGA screen. In addition, users can delete a word by drawing a line through it, or add a word or phrase by inserting a caret at the desired location. The $5-\mathrm{lb}$. computer measures 9.25 by 11.5 by 1.48 in . Samsung plans to sample the PenMaster in April of 1992, with production starting in September.

Pen-based computing is on the minds of many leadingedge designers, exemplified by a forum at Comdex devoted to that topic. The forum, Comdex Jumps (Japan-U.S. Marketing Partnership Summit), invites the U.S. and Japanese companies to jointly participate in a series of product presentations and demonstrations, discussions of technology, and informal one-on-one sessions. Some of the participants include Grid Systems, IBM, Microsoft, NCR, PenMagic Software, and Phoenix Technologies.

At the chip level, AT\&T Microelectronics, Allentown, Pa ., is offering a high-resolution graphics chip set that shortens the design cycle and reduces board space. These two features make the chip set suitable for portable PCs as well as desktops. In a motherboard implementation, the board space required is just $30 \mathrm{~cm}^{2}$ (Fig. 3).

The $0.9-\mu \mathrm{m}$ CMOS chip set consists of a Super VGA controller (ATT20C100), a clock synthesizer (ATT20C200), and a selection of four RAMDACs. The controller manipulates data to the monitor at 72 MHz , while supporting a $70-\mathrm{Hz}$ video-display refresh at a resolution of 1024 by 768 pixels. The single-chip controller is housed in a 132 -pin quad flat pack.

4. The DP8496 SCSI hard-disk controller from National Semiconductor supplies on-chip single-ended transceivers to drive the SCSI II bus. The part maximizes data transfer by offloading tasks from the drive's embedded microcontroller.

The clock synthesizer has 32 selectable frequencies, up to 80 MHz . Because the device has an on-chip loop filter, no external loop-filter components are needed. A power-down input, packaged in a 20-pin DIP, is offered for portable applications.

The set of RAMDACs (ATT20C475A/476A/477A/ 478A) is plug- and function-compatible with industrystandard parts. The 6- or 8-bit devices are each available in versions running at $66,80,100$, or 110 MHz . Typical power consumption for the RAMDACs is 500 mW . Available with an on-chip voltage reference accurate to better than $\pm 3 \%$, these parts can also be powered down.

Samples of the AT\&T chip set are available now. The controller will go into production in the first quarter of next year; the clock synthesizer is slated for the second quarter. The RAMDACs are in production now. Evaluation kits for each chip, which are available now, consist of an evaluation board, an application manual, and all of the necessary software.

Also designed for portable computers is the $\mathrm{Si9405DY}$, a p-channel logic-level load switch that overcomes the difficulties of high-side load switching. The part, from Siliconix Inc., Santa Clara, Calif., doesn't require the extra drive circuitry typically needed by n-channel high-side switches. It also has a very low on-resistance ( $0.12 \Omega$ ), even when operating from logic signals. Housed in a compact SO-8 package, the Si9405DY is available now for 95 cents each in large quantities.

Two SCSI hard-disk controllers from National Semiconductor Corp., Santa Clara, Calif., boast features such as SCSI-bus transfer rates up to $10 \mathrm{Mbytes} / \mathrm{s}$ and a hardwired sequencer that permits data rates of $50 \mathrm{Mbits} / \mathrm{s}$. The DP8496 and DP8497 each contain a disk data controller, a SCSI-II-compatible bus controller, a processor interface, and a buffer-memory manager. The devices also include on-chip intelligence that offloads the embedded microcontroller in a disk drive while maximizing data-transfer rates between the read-write channel, buffer memory, and the SCSI bus.

The DP8496 supplies on-chip single-ended transceivers for driving the SCSI bus, while the DP8497 offers all of the

## COMDEX PREVIEW

control signals necessary to control external differential transceivers (Fig. 4). Both chips are available now in 100pin plastic quad flat packs. Large-quantity prices start at $\$ 23$ each for a $33-\mathrm{MHz}$ version.

An IC that's designed to read the photoelectric current in optomagnetic disk drives comes from Fujitsu Microelectronics Inc., San Jose, Calif. The MB4150 read amplifier is a wide-bandwidth ( $40-\mathrm{MHz}$ typical) part dedicated to reproducing the data stored on high-speed, read-write optomagnetic disks. It extracts the magnetic-optical (MO) and address-identification signals from the current levels of two photodiodes. The read amplifier contains two balanced I-V amplifiers that convert the photodiode currents into equivalent voltage levels. From these voltages, a summing amplifier and a differential amplifier obtain the ID signal, while a second differential amplifier extracts the written data. Available now in a 16 -pin shrink small-outline package, the MB4150 read amplifier is priced at $\$ 5$ each in 1000-piece quantities.

S-MOS Systems Inc., San Jose, Calif., a pioneer in lowpower and low-voltage components, has released a $3-\mathrm{V}$ floppy-disk controller that's earmarked for next-generation drives. Called the SPC2055, the IC combines high speed and density with the low power consumption needed to effectively build 4-Mbyte floppy-disk drives. Data rates up to $1 \mathrm{Mbits} / \mathrm{s}$ are supported.

The 3-V part's high speed is facilitated by an on-chip analog phase-locked-loop data separator. The separator connects directly to the PC's bus through high-current line drivers of 12 mA from the host and 38 mA from the drive itself.

The SPC2055 is housed in an 80-pin quad flat pack and a very-thin quad flat pack (VQFP). The VQFP's height is a mere 1.4 mm . The part will be sampling in December and should be in volume production in the first quarter of next year. In quantities of 1000 , it will sell for $\$ 5.50$ each.

As always, Comdex hosts a diversity of products that are usually launched at this trade show. For example, MiniBoard, a multifunctional miniature keyboard, is being released by Marquardt Switches Inc., Cazenovia, N.Y. The 82-key keyboard features all of the functionality of a fullsize keyboard, even though it measures just 12.2 by 5.91 in. MiniBoard is fully compatible with the IBM PC/XT/AT and PS/2 formats.

This year's Comdex conference features two new showcases, each with its own dedicated site: multimedia and network computing. There will be a host of conference sessions addressing multimedia, supported by IBM, one of the leaders in this technology. There are also a number of sessions devoted to networking technologies, products, and applications.

## HOW VALUABLE?

HIGHLYCIRCLE 527MODERATELYCIRCLE 528SLIGHTLYCIRCLE 529

\title{

MiniBoard. <br> |  | Marquardt MiniBoard |
| :---: | :---: |
|  | vs. |
|  | Conventional |
| ¢TMPTT川! | Keyboard |

Build it in. For a sleeker, trimmer product.
Plugit in. For more desk space, instantly.
Either way, the MarquardtMiniBoard ${ }^{\text {MM }}$ gives youa $51 \%$ smallerfootprint than ordinary keyboards. Yet thanks toitsreliablefull-size,full-travelelectromechanicalkeys, touch-typistscanhardlyfeel thedifference.

Whether youneed it cased, caseless, or customized, give us a call. You'll find the Marquardt MiniBoard better than thealternatives. Inside andout.

## ( <br> MARQUARDT

The Key to Your Success.
Marquardt Switches Inc. • 2711 Route 20 East •Cazenovia, New York 13035 315/655-8050 - Telefax: 315/655-8042
SEE US AT COMDEX BOOTH \#R8326
CIRCLE 118 FOR U.S. RESPONSE
CIRCLE 119 FOR RESPONSE OUTSIDE THE U.S.

## Coming Attractions...

## November 7 <br> CASE

Object-oriented technology is receiving more and more attention-many claim that it will make development problems easier. In fact, object paradigms touch numerous aspects of code development, often in surprising and not so obvious ways. Our Design Application Feature this issue offers a fresh look at CASE and how this leading-edge technology is making designer's lives easier.

Programmable Logic
Development Tools: A Designers' Guide
One of the fastest growing market segments, programmable logic development tools enable designers to
greatly shorten time to market and get their products to market fast. This Electronic Design special, edited by CAE Editor Lisa Maliniak, consists of two Design Application Features as well as a manufacturers guide to design tools for programmable logic. There's also a bevy of new product modules, which bring designers the very latest in this hot marketplace.

## Ideas For Design

Electronic Design was the first and is still the leader with innovative circuit designs. We show our readers how to hook up the total systemfrom passive to active components. That's why Electronic Design's Ideas for Design continue to be "readers' favorites" month after month.

## November 21

## Analog And

Mixedsignal ASICs
If designers can put their analog or mixed-signal circuit or system on a printed circuit board, they can also put it on one or several ASICs. Doing so will cut size, cost, and power; increase reliability and the proprietary nature of their product; and raise product performance. In this Technology Analysis Feature, our resident analog expert Frank Goodenough offers a series of brief case histories based on a survey of 30 engineers designing with mixed-signals. He examines the problems they encountered as well as their solutions. It's a must-read for any designer interested in this cut-ting-edge technology.

## Special Section: PIPS

(Power sources, Interconnections, Passive components, and Switches and relays)
Electronic Design's popular PIPS sections are a unique look at basic products. Our PIPS coverage this issue focuses on packaging, EMI and RFI shielding, and materials, including a who's who of these manufacturers and their products, giving this issue great shelf-life. In addition to a technical article on packaging, power, interconnections, passives, switches and relays are all capsulized.

## WESCON PREview

This year's WESCON (Nov. 19-21, San Francisco) promises to be one of the year's major showcases for manufacturers of components, interconnections, test instruments, hardware, and CAE software. Communications Editor Milt Leonard previews major new product introductions as well as technical papers to be presented at the show. This horizontal industry-wide show/ feature is geared toward all senior designers and test engineers.

## In Every Issue...

Our Ideas For Design along with our Technology Newsletter, New Products, and Quick Look sections bring Electronic Design readers the latest in test and measurement, computeraided engineering, and components.

## Analog Solutions For Tough Design Problems

New +5V RS-232 Transceiver Doubles Speed of Existing +5V RS-232 Devices!

MAX232A PROPAGATION DELAY

he MAX232A +5 V dual RS-232 transceiver is guaranteed to operate at data rates up to $116 \mathrm{~kb} / \mathrm{s}$, while driving real loads -2500 pF and $3 \mathrm{k} \Omega$. And, the MAX232A uses space-saving $0.1 \mu \mathrm{~F}$ caps
(CIRCLE 238)
RS-232 Dual Transceiver Saves 67mW of Power in Shutdown Mode

AVERAGE SUPPLY CURRENT WITH RS-232 LOADS


TRANSMIT-TO-SHUTDOWNRATIO
The MAX222 dual transceiver is guaranteed for data rates up to $116 \mathrm{~kb} / \mathrm{s}$ and operates with space-saving $0.1 \mu \mathrm{~F}$ capacitors. It saves up to 67 mW of power by reducing supply current from 13.5 mA during norma operation to only $10 \mu \mathrm{~A}$ in shutdown mode.
(CIRCLE 241)
Self-Contained 8-Ch 12-Bit System Simplifies "Analog In-to-Data Out"


The MAX180/181 have a progammable mux $7.5 \mu \mathrm{~s}$ conversion times, 6 MHz full-power bandwidth track/holds, and a $25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ low voltage reference.
(CIRCLE 244)
+5V-Powered, Dual RS-232 Transceiver Needs No External Components


The MAX233A dual RS-232 transceiver saves board space by integrating all charge-pump capacitors needed for +5 V operation within a $20-\mathrm{pin}$ DIP or SO package. Guaranteed data rates up to $116 \mathrm{~kb} / \mathrm{s}$. (CIRCLE 239)
Power-Saving RS-232 Dual Transceiver Stays Active in Shutdown Mode


The MAX242 dual transceiver is guaranteed for data rates up to $116 \mathrm{~kb} / \mathrm{s}$ and saves space with $0.1 \mu \mathrm{~F}$ external capacitors. It features a shutdown mode that saves up to 67 mW of power. And, the MAX242 receivers remain active in the shutdown mode. Separate three-state output controls allow bused configurations. (CIRCLE 242)
Calibrated 12-Bit ADC with T/H Has $\pm 1 L S B$ Accuracy


The MAX178 $60 \mu \mathrm{~s}$ ADC is calibrated for $\pm 1$ LSB total unadjusted error, providing true 12-bit performance over the full military temperature range.

RS-232 Transceiver Simplifies Cabling


The MAX243 switches between 2-wire and 4-wire interfaces without interrupting communications, and requires no cable change or extra jumpers. This device operates with $0.1 \mu \mathrm{~F}$ capacitors, and is guaranteed for data rates up to $116 \mathrm{~kb} / \mathrm{s}$. (CIRCLE 240)
RS-232 Transceivers at 1/10th the Power!


The MAX220 dual +5 V transceiver is designed specifically for low-power operation. Quiescent operating supply current is a mere $500 \mu \mathrm{~A}$ unloaded. And, the MAX220 is guaranteed to operate at data rates up to $20 \mathrm{~kb} / \mathrm{s}$
(CIRCLE 243)
4-Channel ADC with T/H Maintains $\pm 1$ LSB Accuracy


With no gain, offset, or linearity adjustments, the total error for a MAX182 stays below $\pm 1$ LSB from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for all codes. Pin-compatible upgrade for AD7582.

Regulated Charge Pumps Generate High-Side Voltages and Eliminate Expensive FETs


The MAX622/623 high-side, charge-pump converters provide the supply voltage required to drive low-cost, N -Channel MOSFET switches in high-current applications.
(CIRCLE 247)

## Switches Reduce Leakage Currents to 10pA max



The MAX $326 / 327$ quad, SPST. CMOS analog switches have low 10pA max leakage and operate from single or dual supplies. Upgrade to DG201A/202 and DG211/212.
(CIRCLE 250)
Precision Video Buffer Amplifier Guarantees 0.99V/V Gain Over Temp


The MAX405 combines 180 MHz bandwidth, $650 \mathrm{~V} / \mathrm{us}$ slew rate, and $0.01^{\circ}$ diff phase and $0.03 \%$ diff gain from $\pm 5 \mathrm{~V}$ supplies. Available in small 8 -pin DIP or SO packages.
(CIRCLE 253)

5V Linear Voltage Regulator Has 150mV Dropout at $\mathbf{2 0 0 m A}$


The MAX667 is the only CMOS linear voltage regulator that has both low dropout and ultra-low. $20 \mu \mathrm{~A}$, no-load quiescent current. Ideal for battery-powered applications.

## 2MHz Micropower Op Amp -

 7V/ $\mu$ s Slew Rate from < $\mathbf{7 5} \mu \mathrm{A}$

No other op amp matches the new MAX402's combination of high speed and micropower operation. It has a 2 MHz unity-gain bandwidth and draws only $75 \mu \mathrm{~A}$ max supply current.
(CIRCLE 251)
8ns, 18mW Comparators Operate from Single +5V Supply


The MAX900 series of single/dual/quad comparators offer 8 ns response time and draw only 3.6 mA per comparator from $\mathrm{a}+5 \mathrm{~V}$ supply. Unlike other high-speed comparators, the common mode voltage range extends below ground for single +5 V applications.
(CIRCLE 254)

100 mA -Output, Monolithic Voltage Converter Upgrades ICL7660


The MAX660 charge-pump voltage inverter converts $\mathrm{a}+1.5 \mathrm{~V}$ to +5.5 V input to $\mathrm{a}-1.5 \mathrm{~V}$ to -5.5 V output. It is a pin-compatible, high-current ICL7660 upgrade. 100 mA is supplied with only a 0.65 V voltage drop. Efficiency exceeds $90 \%$ for most applications. (CIRCLE 249)
10MHz Micropower Op Amp Slews at 40V/ $\mu$ s - From Less Than $375 \mu \mathrm{~A}$ Supply Current

MAX403OPEN-LOOPGAIN


The MAX403 is unity gain stable and uses $1 / 10$ th the supply current of an OP37. Ideal for low-power signal processing and remote sensors.
(CIRCLE 252)
World's Lowest Cost 12-Bit, $3 \mu \mathrm{~s}$ ADC - Only \$15*


The MAX183/184/185 BiCMOS, high-speed, 12-bit ADCs have low code-edge noise and low 90 mW power consumption. These devices, with wide input range $(+15 \mathrm{~V},+10 \mathrm{~V}$ or $\pm 5 \mathrm{~V})$ and versatile power-supply operation $(+5 \mathrm{~V}$ and -12 V to $-15 \mathrm{~V})$, are ideal for PC data-acquisition cards. -FOBUSA 1000 pc (CIRCLE 255)

| $\star$ DATA SHEETS $\star$ |  |  |  |  |  | $\star$ FREE SAMPLES <br> For applications assistance, call (408) 737-7600, FAX (408) 737-7194 or write Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MAX232A | (CIRCLE 238) | MAX178 | (CIRCLE 245) | MAX403 | (CIRCLE 252) |  |
| MAX233A | (CIRCLE 239) | MAX182 | (CIRCLE 246) | MAX405 | (CIRCLE 253) |  |
| MAX243 | (CIRCLE 240) | MAX622/623 | (CIRCLE 247) | MAX900/1/2/3 | (CIRCLE 254) |  |
| MAX 222 | (CIRCLE 241) | MAX667 | (CIRCLE 248) | MAX183/ | (CIRCLE 255) |  |
| MAX242 | (CIRCLE 242) | MAX660 | (CIRCLE 249) | MAX184/185 |  |  |
| MAX220 | (CIRCLE 243) | MAX326/327 | (CIRCLE 250) |  |  |  |
| MAX180/181 | (CIRCLE 244) | MAX402 | (CIRCLE 251) |  |  |  |

SBC OFFERS SMALL SIZE, LOW POWER


The I386SX single-board computer (SBC) features a watchdog timer, advanced power-fail detect circuitry, and support for 1.5 Mbytes of flash memory. The compact board ( 10 by 4.75 in .) operates with less than 6.5 W of power while running at 20 or 25 MHz . Because of its small size and low power draw, the I386SX is suitable for battery-operated equipment, factory-floor automation, and embedded controllers. The board comes standard with an IDE-floppy disk controller, two serial ports, one parallel port, and a socket for an 80387SX math coprocessor. It supports up to 16 Mbytes of page-mode interleaved SIMM DRAM.

## I-Bus Inc.

9596 Chesapeake Dr.
San Diego, CA 92123;
(619) 569-0646

- CIRCLE 541

FRAME GRABBER WORKS UNDER POOR CONDITIONS


Better effective resolution can be applied to signal data that's taken in under low light or low contrast conditions with the DT2867-LC precision frame grabber. These conditions are more prevalent in microscopy and astronomy work. The device contains a continuously adjustable analog-todigital offset and reference, and a separate programmable gain amplifier. These functions fine-tune the board's input range to allow over 16,000 selectable ranges. Consequently, the board makes it possible
to select gains from less than 0.5 to greater than 16 , enabling input ranges of 0 to 0.060 V , to 0 to 1.920 V .

Images from video cameras, VCRs, or still-video devices are captured in real time ( $1 / 30$ second) with full 640 -by- 480 -pixel spatial resolution and 256 gray scales. For jitterfree image capture, a phase-lockedloop circuit compensates for sync aberrations common to VCRs. To synchronize image capture with an external event, the DT2867-LC frame grabs can be initialized with an external trigger. The frame grabber is available now for $\$ 2495$.

## Data Translation Inc.

100 Locke Dr.
Marlboro, MA 01752;
(508) 481-3700

- CIRCLE 542


## - GRAPHICS ACCELERATOR PUSHES SUPER VGA

Operating at an average speed that's ten times faster than standard super VGA cards in the Windows environment, the Fahrenheit $1280^{\circ}$ accelerator offers flicker-free graphics. The board supports most popular resolutions and is fully backward compatible with previous graphics standards. It comes with drivers for Windows 3.X and AutoCAD. Two configurations are available: 512 kbytes and 1 Mbyte. The board sells for $\$ 449$ ( 512 kbytes) and $\$ 549$ (1 Mbyte).

Orchid Technology
45365 Northport Loop West Fremont, CA 94538;
(415) 683-0300

- CIRCLE 543


## CONTROLLER EASES EISA BOARD DESIGNS

When designing add-in boards for EISA bus systems, consider the HD64981F ESIC (EISA slave interface controller) as a flexible, cost-effective building block. The controller can transfer data at $33 \mathrm{Mbytes} / \mathrm{s}$. Built-in control registers permit programming of the on-board peripheral functions. Using these registers, the chip decodes the addresses of two memory and four I/O areas. Each memory and I/O area includes a wait-state generator. Applications for the ESIC range from simple EISA add-in boards, such as serial or parallel ports, data-acquisition, and IEEE-488 instrumentation control-
lers, to complex board like graphics controllers, network interfaces, and disk controllers. The HD64981F is housed in a 100 -pin quad flat pack. Available now, it sells for $\$ 16$ in 1000 unit quantities. An evaluation board is also available.

```
Hitachi America Ltd.
2000 Sierra Point Pkwy.
Brisbane, CA 94005;
(415) 589-8300
- CIRCLE 544
```


## EISA SYSTEMS BENEFIT FROM SCSI ADAPTER

Fast SCSI II support comes to 32 -bit EISA systems using the RF5600 SCSI adapter from Ciprico Inc. When connected to fast SCSI II drives, the adapter can transfer data at rates up to $10 \mathrm{Mbits} / \mathrm{s}$. The board's

architecture features separate data paths for simultaneous transfer of SCSI data and commands into an onboard queue. The command queue and the adapter's microprocessor work together to reduce SCSI command overhead. By sorting and combining commands, the RF5600 further minimizes overhead by reducing disk seek times for multisector transfers.

The adapter comes with SoftCache, a powerful caching utility that uses system memory to cache disk data. Files that are frequently read get stored in cache, eliminating disk accesses on subsequent requests for the same file.

Up to eight RF5600s can be installed in each EISA system, and each adapter can control up to seven SCSI devices, for a total or 56 SCSI devices per system. Most operating systems are supported, including NetWare 3.11 and SCO Unix and Xenix. DOS is supported by the onboard BIOS EPROM. The RF5600 is available now for $\$ 795$.

## Ciprico Inc.

2955 Xenium Lane
Plymouth, MN 55441;
(612) 559-2034

- CIRCLE 545


## PG DESIAN PRODUGTS

## PROCESSOR UPGRADE CONVERTS 286 TO 386

The capabilities of an 80286-based PS/2 can be upgraded using the SnapIn 386 upgrade module. The compact module boosts system performance up to that of an 80386SXbased system. The device plugs directly into the socket of an IBM PS/2 Model 50 or 60 . The upgrade PC has the ability to run 32 -bit applications that take advantage of the 80386SX. Upgrading with the SnapIn 386 permits users to run Windows 3.0 in 386 enhanced mode. The module will connect with an Intel 287 XL math coprocessor, which is equivalent to the 80387SX coprocessor. It comes with 16 kbytes of cache memory, as well as a DOS device driver. An OS/2 device driver is available. Available now, the SnapIn 386 sells for $\$ 495$.

## Intel Corp.

5200 N.E. Elam Young Pkwy.
Hillsboro, OR 97124;
(800) 538-3373 or
(503) 629-7354

- CIRCLE 546


## CONNECT OPTICAL DRIVE TO PC

Connectivity problems between operating systems and rewritable optical drives are solved by the OCU125S intelligent hardware interface. Common integration obstacles include variations in block size or the lack of removable media support. By using the $0 C U-125 \mathrm{~S}$, all $5-1 / 4$-in. rewritable optical drives can attach easily to most PCs that have SCSI support. Operating system support includes DOS, Netware, OS/2, Ultrix, Unix, and VMS. Specific software drivers aren't needed if the hardware interface is used. Optical subsystems run with standard oper-ating-system commands. Features of the OCU-125S include 256 -kbyte cache RAM and a battery-backed cache. The interface sells for $\$ 895$.

Ten X Technology Inc.
4807 Spicewood Springs Rd.
Bldg. 3, Suite 3200
Austin, TX 78759;
(512) 346-8360

- CIRCLE 547


## KIT BRIDGES GAP FROM PCs TO SPARCSTATIONS

A workstation's power and functionality can be carried over to a PC using the Sparcard Kit, which contains all of the components needed to upgrade a standard PC to full SparcStation functionality. The kit comes with the hardware, software, cables, and step-by-step documentation to ensure easy migration for any PC user. The hardware includes a PC add-in card with a $25-\mathrm{MHz}$ RISC processor, 8 Mbytes of DRAM, a color frame buffer, two SCSI connectors, one SBus slot, and on-board Ethernet support. The software includes a DOS interface and Opus' port of SunOS 4.1.1, which enables PC users to run both MS-DOS and SunOS. The diskless configuration sells for $\$ 4495$. A 213 -Mbyte hard drive can be added for $\$ 1135$.

## Opus Systems Inc.

329 North Bernardo
Mountain View, CA 94043;
(415) 960-4040

- CIRCLE 548


## How well does Texas Instruments support



EL DISPLAY ACTS AS TOUCH SCREEN


Functioning as either a standard EGA terminal or as a touch screen, the ViewBox electroluminescent (EL) display is enclosed in a rugged, splash-proof cast-aluminum housing. The EL display has a resolution of 640 by 350 pixels with a highly visible bright-orange screen. The optional touch screen, which contains 1024 by 1024 points, uses a capacitive method to detect operator touches. The touch screen comes with calibration and mouse-driver software. The ViewBox sells for $\$ 1995$; the touch-
screen option costs $\$ 700$.
Pro-Log Corp.
2555 Garden Rd.
Monterey, CA 93940;
(800) 538-9570 or (408) 372-4593
-CIRCLE 549

## 17-IN. COLOR MONITOR FEATURES DMS

The 5017/FST 17-in. color monitor features autoscanning, a full square tube, and digital memory sizing (DMS). It adapts automatically to any horizontal frequency between 30 and 64 kHz . DMS ensures a consistently high-quality output of constantly used signals. Using the touch-sensitive controls, users can optimize the image for any incoming signal and store the setting in the monitor's memory. DMS then recognizes the signal and adjusts the image automatically, according to the users' preset instructions. The full square tube reduces glare from reflections and minimizes distortion.

Microvitec Inc.
1943 Providence Ct.

College Park, GA 30337; (404) 991-2246

- CIRCLE 550


## FREE SCANNER TOOLKITS AVAILABLE

To support a family of SCSI scanners, Ricoh Corp. is offering IBM PC and Apple Macintosh toolkits with complete driver support. The toolkit supports MS-DOS, Windows 3.0, and all Macintosh systems, including System 7. With the kit, designers can connect multiple scanners to the same SCSI bus. Users previously had to re-cable the scanner each time they wanted to access more than one scanner for a specific application. The free kit comes with scanner drivers, a sample application with source code, a programmer's guide and reference, and specifications for all Ricoh scanners.

Ricoh Corp.
5 Dedrick Pl.
West Caldwell, NJ 07006;
(201) 882-2000

- CIRCLE 551


# the JTAG/IEEE 1149.1 testability standard? Let us count the ways. 

Texas Instruments was the first electronics company to develop products for implementing the JTAG/IEEE 1149.1 testability standard. Here's the latest of a fast-growing list of TI products compatible with the 1149.1 standard.
Standard Logic

1. BiCMOS (BCT) Octals (5)
2. Advanced $\mathrm{BiCMOS}(\mathrm{ABT})$ Octals (8)
3. Advanced BiCMOS (ABT) Widebus ${ }^{\text {T" }}$ (7)
Support Devices
4. Test Bus Controller
5. Digital Bus Monitor
6. Scan Path Linker
7. Scan Path Selector Application-Specific Memory 8. Diary

Digital Signal Processors
9. TMS320C40
10. TMS 320 C 50
11. TMS320C51

Floating-Point Processor 12. TMS34082

Futurebus ${ }^{\text {TM }}$
13. Protocol I/O Controller
14. Arbitration Controller
15. Programmable Arbiter
16. Data Path Unit
17. Protocol and Cache Controller
18. Data Path for Cache Gate Arrays
19. TGC100 Family ( 14 macros)
20. TGB1000 Family (15 macros)

Standard Cells
21. TSC700 Family ( 14 macros) Diagnostic Software Tools 22. ASSET ${ }^{\text {™ }}$

## Comprehensive support

TI offers a wide selection of literature as well as training and educational testability courses.

For more information, call
1-800-336-5236, ext. 3911
If you would like to know more about JTAG/IEEE 1149.1 and how it's being supported by Texas Instruments, please request
a copy of our
"Testability Q\&A Update."

When it comes to JTAG/IEEE 1149.1 testability support, you can count on TI



Finally, a SPARC chip set that comes equipped
with everything you need for the Sun.

Now, from the Advanced Products Division of Fujitsu Microelectronics - something new under the Sun. A SPARC ${ }^{*}$ chip set that offers the world's most advanced, cost-effective solutions for Sun-compatible workstation designs and specialized, compute-intensive applications. Including voice response, medical imaging and pattern recognition systems.

Our new SPARC chip set is packed with all of the advanced features you need to differentiate your systems from Sun and yesterday's Sun clones. Such as higher integration. More system flexibility. Clock speeds of up to 40 MHz . And graphics options. All at a price to help


Delivering the Creative Advantage
you outshine the competition.
Plus, to get you to market faster, we offer three distinct hardware designs: Busless, Sbus and VME bus. What's more, from our alliance with INTERACTIVE Systems Corporation- the premier independent UNIX source-comes the latest SunOS ${ }^{m \times 1}$ 4.1.1 ported to each design.

And with comprehensive documentation and training, you'll find your place in the Sun more quickly.

So equip yourself with everything you need to develop the highest performance SPARC-based systems. Call us at $1-800-523-0034$. And discover why our new SPARC chip set is the perfect Sun set.

# Less Equals More: Latest Phip Sets Offer More Functionality With Fewer Chips 

BY DAVEBURSKY

|n an effort to cost-reduce the personal computer and RISC-based workstations, several suppliers have developed multiple generations of off-the-shelf chip sets. The PC's open architecture has been both a blessing and a curse for system designers and chip-set manufacturers. The standard functions that should be included in the base motherboard make it easy to define the chip set needed to minimize board area and system cost. However, that same "fixed" architecture (and the millions of lines of software based on it) places some restrictions on the innovative freedom designers have when maximizing performance or adding new features.

Though bound by those architectural restrictions, designers have found ways to innovate in the areas of caching, local bus interfaces, power management, and user-programmable features. Today, a seemingly unlimited variety of chip sets for the XT, AT, EISA, and even Micro Channel Architecture (MCA) buses are available (see the table). But what constitutes a chip set? Today's base computer, which most users consider acceptable, is yesterday's dream machine. No longer is a hard-disk drive an option. Color VGA displays have become the de facto standard for viewing. And most programs require a trackball or mouse (thus requiring a serial port or bus interface). A number of early chip sets, however, didn't include such functions as the keyboard interface, floppy-disk controller, video controller, serial or parallel I/O ports, and hard-disk controller. That's because those were functions IBM Corp. relegated to the add-in card for the XT or AT bus.

Thus, even though manufacturers talk about one-, two-, or three-chip sets to implement a motherboard, system designers must still add at least two more logic chips to supply the disk control, video, and serial and parallel I/O. These supporting chips aren't counted by most companies as part of the base chip set. But perhaps they should be, so that designers get a better picture of what's needed. Chip manufacturers have, of course, plied their integration skills on those chips as well. "Combo" chips, now available from several suppliers, contain serial and parallel ports, a floppy-disk controller, real-time clock, and an integrated-drive-electronics (IDE) interface.

The IDE drive interface is much simpler than the original ST-506 type used on the earlier add-in drive-controller cards. In IDE systems, the controller is integrated into the disk drive, requiring just a simple bus-interface card with some decoders and buffers. Because the controller is embedded in the drive, the motherboard-resident logic needed
to control the drive becomes trivial.
Because the peripheral control functions aren't part of the main chip set, they form the main area in which system designers can innovate or design systems targeted at specific market segments. For instance, rather than just adding one or two serial ports on a high-end system, perhaps the system could be designed with eight serial ports and be used as a server. Or, rather than the IDE interface, maybe a higher-performance ESDI or SCSI disk controller could be integrated right on the motherboard. In the video realm, the latest VGA controllers are so well integrated that an entire color-VGA or super-VGA subsystem can be designed onto only a few square inches of the motherboard. In workstation designs, a basic video-graphics capability, an Ethernet interface, and a SCSI port are standard features. With some integration, the inclusion of those functions can be simplified.

Most companies at least offer chip sets for AT-bus implementations of the 16 -bit 80286 , the 16 - or 32 -bit bus versions of the 80386 , and the 32 -bit 80486 microprocessors. Furthermore, workstation architectures are starting to solidify around the Sun Microsystems Sparc architecture and the Mips Computer Systems R3000 processor. The Advanced Products Division of Fujitsu Microelectronics Inc., San Jose, Calif., and Tera Microsystems are among several companies that have created chip sets for Sparc-architecture processors, while LSI Logic and Bull-Micral, Minneapolis, Minn., have developed chip sets for use with the Mips architecture.

Concerning the 80286 and the 80386 SX, a number of companies have compressed the logic down to one VLSI chip and between 6 and 10 simple MSI-level parts. With the 80386DX and the 80486, most systems use two to four VLSI chips for the basic motherboard, though single-chip solutions are emerging. EISA and MCA chip-set implementations are a little more complicated-the latest chip sets can put the logic onto three to eight large chips. The EISA-bus chip sets aren't that widely available. The four best known suppliers of these sets include Intel, OPTi, Symphony Labs, and Texas Instruments. Chip sets for the IBM MCA are even scarcer-just Chips and Technologies, Intel, and Toshiba have offerings.

One distinction drawn between chip sets is type of cache control, if any, that they implement. Some chip sets rely on yet another support chip, such as Intel's cache controller or a competing equivalent from other sources. Different sets, like those from Elite, Mosel, Symphony, and others, inte-

## SIEMENS


grate the cache controller as part of one of the chips in the chip set. Cache implementations can be write-through or write-back, and proponents for each approach claim that its architecture is better in cost or performance. But the application actually makes that determination.

Another direction some chip-set vendors have taken is to create a secondary bus that isolates the CPU, cache, and floating-point unit from the rest of the system. By separating the CPU subsystem from the main system memory and all of the system logic, the CPU core block can be upgraded without disturbing the rest of the system. Consequently, cost is reduced while performance is upgraded. Toshiba adopted that approach when designing its MCA chip set. Similarly, Tera Microsystems created a processor bus for the Sparc-based CPU block.

Many companies used a similar approach in PCs as far back as the S-100 bus computers. At that time, the level of integration dictated the need for modularity, with the CPU on one card, I/O on another card, RAM on a third, and so on. Most recently, Compaq Corp., Houston, Texas, unveiled a modular PC family that allows any of five main system sections to be upgraded by simply replacing one of the modules with a newer version.

In addition to using a processor bus to "disconnect" the CPU clock from the system clock, some new recent new
chip-set offerings allow the video subsystem to tie directly into the $20-$ to $-40-\mathrm{MHz}$ processor bus rather than the slow, $8-\mathrm{MHz}$ AT-bus. With this local-bus interface, the video subsystem can accelerate many data-transfer operations. As a result, new data can be put on the screen more rapidly. Furthermore, because the video data no longer goes over the AT bus, the bus is freed up for other activities.
Notable trends in the area of portable systems include chip sets that have power-management capacity and the ability to operate at low voltages. Almost every chip set for battery-powered systems includes some control logic that will work with the BIOS. This permits unused sections of the system to power down after various preset periods, thus saving battery power. Multiple clock-speed settings are also a means to conserve power-several chip sets automatically scale down the clock by ratios of 4 to 10 . Because the systems are CMOS, any reduction in clock frequency linearly translates into a reduction in power consumption.

## HOW VALUABLE?

HIGHLY
CIRCLE 530
MODERATELY
SLIGHTLY
CIRCLE 531
CIRCLE 532


## Dynamic 320 Series <br> Tactile Pushbutton Switches <br> Offering flexibility for single key or keyboard layouts. <br> - Momentary SPST or SPDT <br> - 8 Standard Colors <br> - Custom Printing Available



- Gold-plated Dome-style Contacts
- 15 Cap Styles
- Custom Cap Designs Welcome

Tested to over 1 million actuations, they're ideal for instrumentation, test
equipment and professional audio gear. they're ideal for instrumentation, test
equipment and professional audio gear. Their small size ( $1 / 2^{\prime \prime}$ square) makes them suitable for small hand-held equipment.

Put the Power of the Press at your


## FG GHIP SETS PRODUCTS

## SINGLE-CHIP CONTROLLER REPLACES NINE PARTS

Designed for 486SX- and 486DXbased systems, the VL82C486 is a 1$\mu \mathrm{m}$ CMOS single-chip chip set that can operate at speeds ranging up to 33 MHz . The 208 -lead device replaces nine components on a typical PC motherboard. The parts include two DMA controllers, a programmable interval timer, a clock generator and ready interface, two interrupt controllers, a memory mapper, and a bus controller. The VL82C486 also incorporates a memory-refresh controller and bus steering, as well as parity checking, burst-mode control, and

parity-checking logic.
By including the memory-control logic on the device, the VL82C486 supplies direct support for up to 64

Mbytes of system DRAM. This lets the controller drive up to four banks of 256 -kbyte, or 1 - or 4 -Mbyte DRAMs without any external buffering.

Samples of the VL82C486 controller will be available in the fourth quarter, with volume production expected to commence in the first quarter of 1992. Single units will sell for about $\$ 75$; volume quantities will go for about $\$ 46$.

VLSI Technology Inc.
8375 South River Pkwy.
Tempe, AZ 85284;
(602) 752-8574

CIRCLE 470

## A SAWPING OF CHIP SEIS

| A GAMPTHEFBIPSES |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacturer | Model | Number of chips in set | Processors supported | Speeds supported | Additional features |
| ACC Microelectronics Corp. 3295 Scott Blvd. <br> Santa Clara, CA 95054 <br> (408) 980-0622 <br> Circle 481 | $\begin{gathered} 2046 \\ 82021 \\ 2036 \\ 82300 \end{gathered}$ | $\begin{aligned} & 1 \\ & 4 \\ & 1 \\ & 3 \end{aligned}$ | $\begin{gathered} \text { 80386DX, 80486SX/DX } \\ \text { 80286, 80386SX } \\ 80286,80386 \mathrm{SX} \\ 80386 \mathrm{SX} \end{gathered}$ | up to 50 MHz <br> $16,20,25 \mathrm{MHz}$ <br> $12,16,20,25 \mathrm{MHz}$ <br> $20,25 \mathrm{MHz}$ | Supports double-phase clock 386 systems to 40 MHz (2046). <br> Supports 512 kbytes of cache memory (2046). Supports up to 64 Mbytes of memory (2046). |
| Appian Technology Inc. 477 N. Mathilda Ave. Sunnyvale, CA 94086 (408) $730-5400$ Circle 482 | A90 | 1 | 80386SX | $16,20 \mathrm{MHz}$ | > Aimed at notebook PCs. Power-management controller. Expansion--bus buffer. Intelligent look-ahead memory coprocessor. |
| Chips \& Technologies 3050 Zanker Rd. <br> San Jose, CA 95134 (408) $434-0600$ Circle 483 | PEAK/DM M/PAX SCATsX CHIPSliteSX | $\begin{aligned} & 3 \\ & 5 \\ & 1 \\ & 4 \end{aligned}$ | $\begin{gathered} \text { 80386, } 80486 \\ 80486 \\ \text { 80386SX } \\ \text { 80386SX } \end{gathered}$ | $20,25,33,40 \mathrm{MHz}$ <br> $25,33,50 \mathrm{MHz}$ <br> $16,20,25 \mathrm{MHz}$ <br> $16,20,25 \mathrm{MHz}$ | Integrated cache support (PEAK/DM). <br> Supports up to six $8048650-\mathrm{MHz}$ processors (M/ $P A X) \text {. }$ <br> 128 -bit wide bus (M/PAX). <br> Aimed at notebook and desktop PCs (SCATsx, CHIPS- <br> liteSX). <br> Includes power-control unit, LCD controller, and universal I/O controller (CHIPSliteSX). |
| Elite Microelectronics Inc. 4003 North First St. San Jose, CA 95131 (408) 943-0500 Circle 484 | Falcon | 2 | 80486SX/DX | up to 50 MHz | Secondary-level cache support. 486 burst support. Local-bus graphics support. |
| Fujitsu Microelectronics Inc. 50 Rio Robles, Bldg. 3 <br> San Jose, CA 95134 <br> (408) 922-9722 <br> Circle 485 | Sparc chipset | 5 | Sparc | up to 40 MHz | Built-in video controller. <br> Supports up to 512 Mbytes of main memory. Cache addressing up to 256 kbytes. |
| Headland Technology Inc. 46221 Landing Pkwy. <br> Fremont, CA 94538 <br> (510) 623-7857 <br> Circle 486 | HT15 <br> HT18 <br> HT21 <br> HT22 <br> HTK32O | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 2 \end{aligned}$ | $\begin{gathered} \text { 80386SX/SXL } \\ \text { 80386SX } \\ \text { 80286,80386SX } \\ \text { 80286, 80386SX } \\ \text { 80386DX } \end{gathered}$ | $16,20 \mathrm{MHz}$ $16,20,25 \mathrm{MHz}$ $16,20 \mathrm{MHz}$ $16,20,25 \mathrm{MHz}$ 25, 33, 40 MHz | CPU local bus support (HT15). <br> Up to 16 Mbytes memory supported (HT15, HT22). <br> Up to 20 Mbytes memory supported (HT18). Up to 8 Mbytes memory supported (HT21). Internal cache controller (HTK320). |
| Intel Corp. <br> 1900 Prairie City Rd. <br> Folsom, CA 95630 <br> (916) 351-2747 <br> Circle 487 | $\begin{gathered} 82350 \mathrm{DT} \\ 82311 \end{gathered}$ | $\begin{aligned} & 7 \\ & 7 \end{aligned}$ | $\begin{gathered} \text { 80386DX, 80486SX/DX } \\ \text { 80386SX/DX } \end{gathered}$ | $\begin{gathered} 20,25,33 \mathrm{MHz} \\ 16,20,25,33 \mathrm{MHz} \end{gathered}$ | EISA compatible (82350DT). <br> Tuned to maximize intel's cache controller (82350DT). <br> Micro Channel compatible (82311). Supports up to 16 Mbytes of page-interleaved DRAM (82311). |
| LSI Logic Corp. 1551 McCarthy Blvd. Milpitas, CA 95035 (408) 433-8000 Circle 488 | MipSET | 8 | R3000 | 25 MHz | Complies with ARC specifications. Runs both ACE-specified operating systems. |
| Mosel Corp. <br> 914 W. Maude Ave. <br> Sunnyvale, CA 94086 <br> (408) 733-4556 <br> Circle 489 | MS400 | 1 | 80386DX, 80486SX/DX | $20,25,33,40,50 \mathrm{MHz}$ | Supports 64 Mbytes of main memory. Supports 64 -bit data path to DRAM. |

## MIPS CHIP SET

## SUPPORTS ARC SPECS

System designers can now build high-performance, low-cost computers that are fully compliant with the Advanced Computing Environment's (ACE) Advanced RISC Computing (ARC) specification Rev. 1.0. The MipSET, a chip set from LSI Logic Corp. that was upgraded to become fully compliant, runs at 25 MHz and is based on the LR3000A CPU and the LR3010A floating-point accelerator (FPA). This upgrade reduced the number of chips in the set from eight to six.

Systems built with the MipSET use two buses for internal communication. The C-bus is for communications between the CPU and the cache
memory, while the L-bus is for communications between the CPU, main memory, and I/O devices.

A new member was added to the previous version of the chip set: The


LR3208 video-frame controller drives a 1024 by 768 by 8 terminal consistent with the ARC specification.

The chip set can be used with either ARC-compatible designs or more traditional Unix systems, such as those supporting AT\&T's Unix System V, Rev. 4.0. The chip set's other components include a reset-interrupt controller, a bus controller, a DRAM controller, a DRAM data buffer, and a block-transfer buffer. The MipSET is priced at $\$ 495$ in 10,000-piece quantities.

LSI Logic Corp.
1551 McCarthy Blvd.
Milpitas, CA 95035;
(408) 433-8000

- CIRCLE 471

| A SMMPTNA OF BIP SES |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Oak Technology Inc. 139 Kifer Ct. <br> Sunnyvale, CA 94086 (408) 737-0888 Circle 490 | OakNote | 3 | 80286, 80386SX | up to 25 MHz | Power management is OS independent. Local-bus video support. Requires only one external TTL for complete motherboard. |
| OPTi Inc. 2525 Walsh Ave. <br> Santa Clara, CA 95051 <br> (408) 980-8178 <br> Circle 491 | $\begin{gathered} \text { SXPI } \\ \text { DXNB } \\ \text { 486SXWB } \\ \text { DXPI } \\ \text { EISAWB } \end{gathered}$ | $\begin{aligned} & 2 \\ & 2 \\ & 3 \\ & 2 \\ & 4 \end{aligned}$ | 80386SX 80386DL, 80486SX 80486SX/DX 80386DX, 80486SX/DX 80386DX, 80486SX/DX | $16,20,25 \mathrm{MHz}$ $20,25,33 \mathrm{MHz}$ $20,25,33 \mathrm{MHz}$ $20,25,33,40 \mathrm{MHz}$ $20,25,33,40,50 \mathrm{MHz}$ | Built-in power-management features (DXNB). On-chip comparator for hit-miss detection (486SXWB). <br> Built-in local bus support (DXPI). EISA compatible (EISAWB). Integrated cache comparator (EISAWB). |
| Symphony Laboratories 2620 Augustine Dr., Suite 250 Santa Clara, CA 95054 (408) 986-1701 <br> Circle 492 | SL82C360 SL82C460 SL82C470 | $\begin{gathered} 2 \text { or } 3 \\ 2 \text { or } 3 \\ 3 \end{gathered}$ | $\begin{gathered} \text { 80386SX/DX } \\ \text { 80486DX } \\ \text { 80386X, 80486SX/DX } \end{gathered}$ | $\begin{gathered} 16,20,25,33,40,50 \mathrm{MHz} \\ 25,33,40,50 \mathrm{MHz} \\ 16,20,25,33,40,50 \mathrm{MHz} \end{gathered}$ | Supports up to 1 Mbyte of cache memory (SL82C360, SL82C470). <br> Built-in cache-posted write buffers (SL82C460). EISA compatible (SL82C470). |
| Tera Microsystems 5200 Great American Pkwy., \#250 <br> Santa Clara, CA 95054 <br> (408) 987-5600 <br> Circle 493 | microCORE | 4 | Sparc | $25,33,40 \mathrm{MHz}$ | 1.0- $\mu \mathrm{m}$ CMOS technology. Interfaces with AMD's Lance Ethernet controller. |
| Texas Instruments 8330 LBJ Freeway 75243 <br> Dallas, TX 75265 <br> (214) 997-5470 <br> Circle 494 | TACT82S411 <br> TACT83000 <br> TACT84500 | $\begin{gathered} 1 \\ 3(\mathrm{SX}) \text { or } 4(\mathrm{DX}) \\ 4 \end{gathered}$ | ```80286, 80386SX 80386SX/DX, 80486SX/ DX 80386SX/DX, 80486SX/ DX``` | $12,16,20 \mathrm{MHz}$ $20,25,33,50 \mathrm{MHz}$ $20,25,33,50 \mathrm{MHz}$ | EMS 4.0. <br> NEAT compatible (82S411). <br> Highly software programmable (83000). Supports 16 -Mbit DRAMs (845000). EISA compatible (84500). |
| Toshiba America Inc. 9775 Toledo Way Irvine, CA 92718 (714) 455-2000 Circle 495 | MCA chipset | 4 | 80486DX | $25,33 \mathrm{MHz}$ | Micro Channel compatible. Eight DMA channels. <br> Supports secondary-level cache. Supports up to 16 Mbytes of memory. |
| Via Technologies Inc. 860 East Arques Ave. Sunnyvale, CA 94086 (408) $746-2200$ Circle 496 | Flex II | 2 | 80386SX/DX | $16,20,25,33 \mathrm{MHz}$ | Configurable through programmable registers. |
| VLSI Technology Inc. 8375 S. River Pkwy. Tempe, AZ 85284 (602) 752-8574 Circle 497 | $\begin{gathered} \text { VL82C286 } \\ \text { VL82C386 } \\ \text { VL82C310/311 } \\ \text { VL82C486 } \end{gathered}$ | $\begin{aligned} & 2 \\ & 3 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \text { 80286, 80386SX } \\ & 80386 D X \\ & \text { 80286, 80386SX } \\ & 80486 S X / D X \end{aligned}$ | up to 25 MHz up to 33 MHz up to 25 MHz up to 33 MHz | Shadow RAM support. <br> Built-in sleep features (VL82C286, VL82C386). Support for up to 64 Mbytes of DRAM (VL82C486). |
| Western Digital 8105 Irvine Center Dr. Irvine, CA 92718 (714) $932-6250$ Circle 498 | WD7700 WD7700LP WD7900 WD7900LV WD8600 WD8600LP | $\begin{aligned} & 3 \\ & 3 \\ & 3 \\ & 3 \\ & 3 \\ & 3 \end{aligned}$ | 80386SX 80386SX 80386SX 80386SX 80386DX, 80486SX/DX 80386DX, 80486SX/DX | up to 25 MHz up to 25 MHz up to 25 MHz up to 25 MHz 25, 50 MHz $25,50 \mathrm{MHz}$ | Real-time clock with CMOS RAM. <br> Internal cache control (WD7700, WD7700LP, <br> WD7900, WD7900LV). <br> Advanced power management (WD8600LP). |

## Go ahead. Scream.



BURST CYCLE

It's time to take the brakes off your 486 machine and let it fly to its full potential.

How? With a BurstRAM ${ }^{\text {TM }}$ from Motorola.
These new Fast Static devices run at cycle times faster than most microprocessors. Stretching the limits of system performance to the peak for which enhanced 50 MHz processors are designed.

The key to the BurstRAM is our burst cycle protocol and the timely way it transfers several consecutive words in quick succession. The on-chip burst counter and specific logic let the BurstRAM interface directly
with the microprocessor and the cache controller without extra logic.

Once again, Motorola delivers just what it takes to enhance system performance. Like precocious design solutions. Preeminent technology. Relentless product support. And a very broad portfolio of Fast Statics. Not to mention a complete line of FSRAM and DRAM modules.

Want to read all about it? Send in the coupon on the opposite page and we'll show you just how far Motorola can take you. In no time at all.

## If you like what's new, wait 'til you see what's next.

## - CONTROLLER SUPPORTS MULTIPLE 386s

Supporting both the Intel 386SX and the AMD 386SX/SXL processors, the HT15 offers a complete set of ISA core logic components packaged in one 184 -pin chip. The part's high performance comes from its zero-wait-state memory-control technique and page-mode memory controller. The combination of these memory-controller options offers designers optimal flexibility. The controller can handle CPU speeds up to 25 MHz . Up to 16 Mbytes of on-board memory are supported.

## Headland Technology Inc.

46221 Landing Pkwy.
Fremont, CA 94538;
(415) 623-7857

## - CIRCLE 472

## - CONTROLLER SUPPORTS

 PORTABLE 386, 486Designers of laptop or notebook PCs can pack their systems with work-station-like power using the ACC2146 single-chip AT controller. The controller supports 486 DX , 486SX, and 386DX microprocessors. The 2046 integrates most of the logic and performance of a 20 - to $50-\mathrm{MHz} \sin -$ gle-phase-clock-based 486 AT system into one 208 -pin plastic quad flat pack. The chip also supports a dou-ble-phase-clock-based 386 AT system up to 40 MHz . In addition, it contains support for up to 512 kbytes of di-rect-mapped cache-control memory, shadow RAM for video and system BIOS, and dynamic-memory remapping. The controller can handle one to four memory banks of 32 -bit DRAM, using 256 -kbyte, or 1 - or 4 Mbyte DRAMs on a system board that allows up to 64 Mbytes of onboard memory. The timings for DRAM parameters are programmable. In quantities of 1000 , the $25-\mathrm{MHz}$ part costs $\$ 100$, the $33-\mathrm{MHz}$ part is $\$ 125$, and the $40-\mathrm{MHz}$ part costs $\$ 140$.

ACC Microelectronics Corp.
3295 Scott Blvd.
Santa Clara, CA 95054;
(408) 980-0622

## - CIRCLE 473

## NOTEBOOK CHIP SET CONTAINS INTEGRATED PMU

Built with an integrated power-management unit (PMU) this 32-bit notebook PC chip set enables designers
to build 386DXL and 486SX systems running at 20,25 , or 33 MHz . Each chip in the two-chip set is housed in a 208 -pin quad flat pack. The integrated write-back cache controller can support up to 256 kbytes of static RAM. It maximizes performance while complementing the page-interleaved memory controller, which is capable of supporting up to 64 Mbytes of DRAM.
The PMU reduces system power consumption by supplying sleep and suspend-resume functionality. It also takes full advantage of the pow-er-saving features found in the DXL CPU. The chip set costs $\$ 60$ in OEM quantities. Volume shipments should start in the fourth quarter.

## OPTi Inc.

## 2525 Walsh Ave.

Santa Clara, CA 95051;
(408) 980-8178

- CIRCLE 474


## BUILD EISA BUS

SYSTEM TO 50 MHZ
The SL82C470 chip set offers a highperformance, highly integrated, cost-effective implementation for PCs based on the 32 -bit EISA bus. The chip set supports 386DX, 486SX, and 486DX processors operating at speeds from 20 to 50 MHz .
The chip set can operate in either standard or buffered configurations. In the standard configuration, the cache subsystem is dedicated to bus snooping, while a DMA or master device becomes active. In the buffered configuration, the CPUcache operation continues as bus snooping is performed for the DMA or master device. This helps achieve maximum concurrency between the CPU and the EISA bus.
In addition to the chip set and memory devices, only ten TTL parts are required to complete a motherboard design. If a buffered configuration is being implemented, five extra parts are required. The set consists of three components: an integrated cache-DRAM controller, an EISA bus controller, and a DMA controller. Each chip is packaged in a 160 -pin plastic quad flat pack.

[^3]
# Read between the lines. 

What's new in Motorola's Fast Static lineup? This chart gives you but a glimpse. Mail in the coupon below for our complete quarterly update of new Memory products. We think you'll like our line of thinking.

| MOTOROLA FAST STATIC RAMS |  |  |
| :---: | :---: | :---: |
| $256 \mathrm{~K} \times 4$ | MCM6229 | 25ns |
| $128 \mathrm{~K} \times 8$ | MCM6226 | 25ns |
| $256 \mathrm{~K} \times 1$ | MCM6207 | 15/20/25ns |
| $64 \mathrm{~K} \times 4$ | MCM6708• | 10/12ns |
|  | MCM6709•® (0E) | 10/12ns |
|  | MCM6208 | 15/20/25ns |
|  | MCM6209 (0E) | 15/20/25ns |
| $32 \mathrm{~K} \times 8$ | MCM6706 ${ }^{\text {E }}$ | 10/12ns |
|  | MCM6206 | 15/17/20/25ns ${ }^{\text {* }}$ |
| $32 \mathrm{~K} \times 9$ | MCM6205 | 15/17/20/25ns* |
| $16 \mathrm{~K} \times 4$ | MCM6288 | 10*/12/15/20/25ns* |
|  | MCM6290 (0E) | 10*/12/15/20/25ns* |
| $64 \mathrm{~K} \times 1$ | MCM6287 | 12/15/20/25ns* |
| $8 \mathrm{~K} \times 8$ | MCM6264 | 124/15/20/25ns* |
| $8 \mathrm{~K} \times 9$ | MCM6265 | 124/15/20/25ns |
| $4 \mathrm{~K} \times 4$ | MCM6268 | 20/25/35 n $^{\text {* }}$ |
|  | MCM6269 (CS) | 20/25/35ns |
|  | MCM6270 (OE) | 20/25/35ns |




MOTOROLA

## RF TRANSFORMERS

## Over 50 off-the-shelf models... $3 \mathrm{KHz}-800 \mathrm{MHz}$ from $\$ 325$

Having difficulty locating RF or pulse transformers with low droop, fast risetime or a particular impedance ratio over a specific frequency range?... Mini-Circuits offers a solution.

Choose impedance ratios from $1: 1$ to $36: 1$, connector or pin versions (plastic or metal case built to meet MIL-T-21038 and MIL-T-55831 requirements*). Ultra-wideband response achieves low droop and fast risetime for pulse applications. Ratings up to 1000 M ohms insulation resistance and up to 1000 V dielectric voltage. For wide dynamic range applications involving up to 100 mA DC primary current, use the T-H series. Coaxial connector models are offered with 50 and 75 ohm impedance; BNC standard; request other types. Available for immediate delivery with one-year guarantee.

CIRCLE 186 FOR U.S. RESPONSE
CIRCLE 187 FOR RESPONSE OUTSIDE THE U.S.
finding new ways ...
setting higher standards
PO. Box 350166, Brooklyn, New York 11235-0003 (718) 934-4500
ADx (718) 332-4661 Domestic and International Telexes: 6852844 or 620156

## case styles

T. TH, case W 38, X 65 bent lead version, KK81 bent lead version TMO, case A 11, + case B 13 FT, FTB, case H 16 NEW TC SURFACE MOUNT MODELS from 1 MHz to 1500 MHz

NSN GUIDE
MCL NO. NSN
FTB1-1-75 5950-01-132-8034 FTB1-6 5950-01-225-8773 T1-1 5950-10-128-3745 T1-1T 5950-01-153-0668 T2-1 5950-01-106-1218 T3-1T 5950-01-153-0298 T4-1 5950-01-024-7626 T9-1 5950-01-105-8153 T16-1 5950-01-094-7439 TMO1-1 5950-01-178-2612

## MCL NO. NSN

TMO2-1
TMO2.5-6
TMO2.5-6T
TMO3-1T
TMO4-1
TMO4-2
TMO4-6
TMO5-1T
TMO9-1
TMO16-1

NSN
5950-01-183-6414
$5950-01-215-4038$ 5950-01-215-4038 $5950-01-215-8697$
$5950-01-168-7512$ 5950-01-168-7512 5950-01-067-1012 5950-01-091-3553 5950-01-132-8102 5950-01-183-0779 5950-01-141-0174 5950-01-138-4593

# ₹ロTTHE SMART WAY 521 T0 MEASURE $I_{\text {C }}$ <br> JOHN DUNN 

181 Marion Ave., Merrick, NY 11566; (516) 378-2149.

$T$he obvious way to measure a transistor's collector current, $\mathrm{I}_{\mathrm{C}}$, is to insert a small sampling resistor in series with the collector, and then to measure the voltage drop across that re-


1. THE DIRECT way to measure collector current-at the collector-can lead to common-mode problems and collector loading.
sistor (Fig. 1). Because the resistor floats above ground, the measuring instrument must have a differential input or be preceded by a differential amplifier. If the collector voltage is high, finding a differential amplifier with a suitable common-mode range may be difficult. Finding one at a feasible price may not be possible. Moreover, even if a suitable amplifier is found, its input capacitance may seriously affect the transistor's perfor-mance-limiting its bandwidth, among other things.

A better solution is to determine $\mathrm{I}_{\mathrm{C}}$ indirectly, as the difference between the emitter and base currents. A network of resistors combines with a differential amplifier to sample those currents, and subtract one from the other (Fig. 2). Because the

# 522 <br> Circuit Tailors Triangle Waveforms 

V.V.SHKARUPIN<br>P.O. Box 690/4, Kiev -65, USSR, 252065.

With this triangle wave generator, the user can adjust its four key parameters independently of each other (Fig. 1). The parameters, which are maximum amplitude, minimum amplitude, frequency, and shape, completely determine the triangular waveform.

The high and low amplitudes are determined by the externally supplied voltages $\mathrm{V}_{\mathrm{H}}$ and $\mathrm{V}_{\mathrm{L}}$, respectively. The frequency is determined by capacitor C and potentiometer $\mathrm{R}_{3}$, regardless of the position of the wiper on $\mathrm{R}_{3}$. The waveform's shape - that is, the relative durations of its positive and negative slopes-is adjusted by varying $\mathrm{R}_{3}$.

Potentiometer $\mathrm{R}_{3}$ provides two different resistance paths for the inte-
grator formed by itself, capacitor C, and the 741 op amp. The negative-going portion of the triangle wave, $\mathrm{V}_{1}$,


## 2. THE INDIRECT way, which <br> finds the collector current by subtraction, leaves the collector circuit completely untouched.

voltages in this configuration are much closer to ground, the commonmode requirements for the differential amplifier are easily met. Also, with no connection to the collector circuit, the amplifier's input capacitance is of much less concern.

For the component values of Fig. 2 and a unity-gain differential amplifier, the output voltage is approximately one volt per milliampere of collector current. $\square$
is produced when switches $\mathrm{S}_{2}$ and $\mathrm{S}_{3}$ of the HI5046 are closed (Fig. 2). It's given by:
$\mathrm{V}_{1}=\mathrm{V}_{\mathrm{H}}-\left(1 / \tau_{1}\right)\left\{\left[\left(\mathrm{V}_{\mathrm{L}}+\mathrm{V}_{\mathrm{H}}\right) / 2\right]-\mathrm{V}_{\mathrm{L}}\right\} \mathrm{t}$ where $\tau_{1}$ is the time constant R " C and $t$ is measured from $t_{1}$. When the decreasing voltage $\mathrm{V}_{1}$ reaches $\mathrm{V}_{\mathrm{L}}$, the LM311 comparator changes state, causing switches $\mathrm{S}_{2}$ and $\mathrm{S}_{3}$ to open, and $S_{1}$ and $S_{4}$ to close. That


1. ALL IMPORTANT PARAMETERS of a triangle wave can be adjusted independently with this simple generator circuit. The value of potentiometer $R_{3}$, with that of capacitor $C$, determines the generator's frequency. As $R_{3}$ is adjusted, $R^{\prime}$ and $R^{\prime \prime}$ change, varying the shape of the waveform.

## IDEAS FOR DESIGN


2. VARYING potentiometer $\mathrm{R}_{3}$ in Figure 1 changes the shape of the triangle wave, moving the location of point $t_{2}$ between points $\mathrm{t}_{1}$ and $\mathrm{t}_{3}$, which remain stationary.
marks the beginning of the positivegoing portion of the waveform, $\mathrm{V}_{2}$, which is described by:
$\mathrm{V}_{2}=\mathrm{V}_{\mathrm{L}}+\left(1 / \tau_{2}\right)\left\{\mathrm{V}_{\mathrm{L}}-\left[\left(\mathrm{V}_{\mathrm{L}}+\mathrm{V}_{\mathrm{H}}\right) / 2\right]\right\} \mathrm{t}$ where $\tau_{2}$ is the time constant R'C and t is measured from $t_{2}$.

The duration of waveform segment $V_{1}$ is easily seen to be $2 \tau_{1}$, while the duration of segment $\mathrm{V}_{2}$ is $2 \tau_{2}$. Hence, the total period of the trian-
gle waveform is:
$\mathrm{T}=2\left(\tau_{1}+\tau_{2}\right)=2\left(\mathrm{R}^{\prime}+\mathrm{R}^{\prime \prime}\right) \mathrm{C}=2 \mathrm{R}_{3} \mathrm{C}$.
Thus, the frequency of the triangle wave, given by:
$\mathrm{F}=1 / \mathrm{T}=1 / 2 \mathrm{R}_{3} \mathrm{C}$,
depends only on $\mathrm{R}_{3}$ and C , independent of all other values. It's most conveniently changed by adjusting the value of the capacitor. $\square$

# 52 VOLTAGE DIVIDER 

## HENN0 NORMET

Diversified Electronics Inc., P.O. Box 490207, Leesburg, FL 34749-0207; 904-787-7259.

Although fixed-precision components like $1 \%$ metalfilm resistors and highly accurate IC voltage references are readily available today at modest cost, the same cannot be said for variable components. Even relatively expensive potentiometers, with linearities of 1 or $2 \%$, typically have resistance tolerances of $5 \%$. Thus, building a precision adjustable voltage divider isn't a trivial task.

Because higher-priced pots by themselves don't deliver high-precision performance, designers who need precision variable voltage dividers typically opt for low-cost components and add small trimmers for calibration (Fig. 1). The calibrating adjustments, unfortunately, are interdependent and must be completed in a specific, time-consuming sequence. Replacing the pot, of course, requires that the complete calibration procedure be repeated.

Fortunately, there's a faster, easier way. An active divider circuit can, in fact, eliminate the need for calibration adjustments altogether ( Fig .


[^4]

## 1. INTERDEPENDENT

calibrating adjustments make trimming this voltage divider a tedious business. The calibration procedure must be repeated whenever the 5 k pot is replaced.
2). With the component values shown in the diagram, the circuit provides a $0.5-2.0-\mathrm{V}$ output from a $2.5-\mathrm{V}$ reference, regardless of the pot's tolerance. The circuit uses two unity-gain voltage followers to set the pot terminals at voltages determined by the voltage reference and the precision fixed resistors-2.001 V and 0.499 V , in this case. The third op amp supplies a low-impedance output, and eliminates loading errors.
Though this circuit removes overall pot tolerance as a source of error, it doesn't affect linearity. The linearity of the output can still be no better than that of the pot itself. $\square$


## When it comes to microcontrollers The Choice Is Not Always Plain.

Hitachi's new H8/300 Family of 8-Bit Microcontrollers is beefier, and includes all the extras: The best in price/performance. High-level language capability. ZTAT" one-time user-programmable EPROM. The most on-chip peripherals.

Hitachi's new and growing H8/300 Family of Microcontrollers takes 8 -bit beyond the ordinary, offering the right mix of ingredients to satisfy your embedded-control appetite. Hitachi's new H8/300
Series' recipe for success includes:
The best price-performance. Put more spice into your applications with the new CMOS H8/300 Family. These microcontrollers combine a modern, general-purpose register architecture with fast processor speeds, and include a CPU core with a maximum 10 MHz clock speed for minimum instruction cycle times of 200 ns ... 16 -bit adds and subtracts in a mere $200 \mathrm{~ns} . .$. $8 \times 8$-bit multiplies or $16 / 8$-bit divides in only $1.4 \mu \mathrm{~s}$. . and up to 32 Kbytes of ROM.
High level language capability. Enjoy fast development and easy maintenance, without the slow program execution typical of old-fashioned software. Hitachi's H8/300 microcontrollers work with "C", Forth, and real-time operating systems, like Hitachi's $\mu$ ITRON. You can also use fuzzy logic compilers to put advanced capabilities, such as artificial
 intelligence, into embedded systemsquickly and easily.

ZTAT. Get to market fast with Hitachi's ZTAT (Zero Turn-Around Time) one-time userprogrammable EPROM. With these low-cost plastic package devices, production can start the very same day you finish development-with no mask charges, lead times, or large quantity commitments. You have a choice for every phase of your product's life cycle: Ceramic windowed devices for development...ZTAT for quick, small-to-medium-scale production...mask ROM devices for lowest-cost large-scale production.
On-chip peripherals. Now you can reduce your whole embedded control system to a single chip, thanks to the H8/300 Family's right mix of onchip peripherals. Choose from a variety of timers, interrupts, and I/O ports, 8 -bit A/Ds, serial communications channels, PWM timers, EEPROM, and much more.

Cirlce 166 for Literature Only(U.S. Response)
Circle 167 Have Hitachi Representative Call (U.S. Response)
Cirlce 168 for Literature Only (Response Outside U.S.)
Circle 169 Have Hitachi Representative Call (Response Outside U.S.)

| Description | $\begin{gathered} \mathrm{H} 8 / 310 \\ \text { Smart-Card IC } \end{gathered}$ | H8/322 <br> General-Purpose <br> Real-Time <br> Controller | $\mathrm{H} 8 / 323$ <br> General-Purpose <br> Real-Time <br> Controller | H8/324 General-Purpose Real-Time Controller | H8/325 General-Purpose Real-Time Controller | H8/330 High-End Real-Time Controller | $\begin{gathered} \mathrm{H} 8 / 350 \\ \begin{array}{c} \text { Servo-Positioning } \\ \text { Controller } \end{array} \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROM/RAM/EEPROM | 10K/256/8K | 8K/256/0 | 16K/512/0 | 24K/1K/0 | $32 \mathrm{~K} / 1 \mathrm{~K} / 0$ | $16 \mathrm{~K} / 512 / 0$ | 32K/512/0 |
| Timers |  |  | 3 |  |  | 5 | 10 |
| Serial Channel |  |  | 2 |  |  | 1 | 2 |
| A/D Converter |  |  |  |  |  | 8-Bit, 8 Channel | $\begin{gathered} \text { 8-Bit, } \\ 16 \text { Channel } \end{gathered}$ |
| Interrupts |  |  | 4 Ext 16 Int |  |  | 9 External 19 Internal | 9 External 47 Internal |
| I/O Ports | $\begin{aligned} & \text { 1-Bit I/O } \\ & \text { Common } \end{aligned}$ |  | $\begin{array}{r} 47 \text { I/ } / \\ 4 \text { Input } \end{array}$ | $\begin{aligned} & 10 \\ & \text { Only } \end{aligned}$ |  | $\begin{gathered} 58 \mathrm{I} / \mathrm{O} \\ 8 \text { Input Only } \end{gathered}$ | $\begin{gathered} 50 \mathrm{I} / \mathrm{O} \\ 16 \text { Input Only } \\ \hline \end{gathered}$ |
| Other Features | Security Function |  | Parallel Han <br> Programmable P | dshake Port ll-up for All I/O |  | 15-Byte DPRAM, Prog. Pull-up for $\mathrm{I} / \mathrm{O}$ | $\begin{aligned} & \text { One 19-Bit } \\ & \text { Timer, } \\ & \text { Timer Network } \end{aligned}$ |
| Package | Die Form COB* SOP-10 |  | DP-6 QPP DC- 64 S w | $\begin{aligned} & 64 \mathrm{~S} \\ & -64 \\ & \text { /Window } \end{aligned}$ |  | PLCC-84 QFP-80 LCC-84 w/Window | PLCC-84 QFP-80 LCC- 84 w/Window |

*Call your Hitachi representative for availability.


8/300 Family includes comprehensive development support:
Documentation, easy-to-use cross-development tools, in-circuit emulators, and evaluation boards (with additional choices from third-party

The new Hitachi H8/300 Family of Microcontrollers. We've added all the right ingredients, so your next design can go beyond the ordinary. For more information, call or write today.

Literature Fast Action: For product literature only, CALL TOLL FREE, 1-800-285-1601; ask for literature number M21A001.

Hitachi America, Ltd.
Semiconductor \& I.C. Division Hitachi Plaza
2000 Sierra Point Parkway
Brisbane, CA 94005-1819

Our Standards Set Standards


It's no bigger than this ad ( 6 U VMEbus to be exact). It doesn't suck power like less efficient controllers. It's RISC-based for super performance. It connects single or dual attached stations from a single VME slot. It supports a variety of media, from fiber to twisted pair. It's ANSI X3T9 FDDI standard compliant. It's certified by the Advanced Networking Test Center ${ }^{\text {TM }}$ and the University of New Hampshire Interoperability Lab (Interphase is a charter member of both).

And, IT'S AVAILABLE...RIGHT NOW.

The Interphase V/FDDI 4211 Peregrine is at work right now in some of the industry's leading open systems networks. Put Interphase high performance expertise to work for you.
Call or FAX us today for information about Interphase FDDI solutions, including VME and Multibus controllers, the new fiberHUB FDDI Concentrator and the FDDI System Designer's Kit. We've also got proven Ethernet and Token-Ring products to tell you about.
(214) 919-9000

FAX: (214) 919-9200
In Europe:
(44) 869-321222

FAX: (44) 869-247720
$\underset{\text { CORPORATION }}{\text { INTERPHASE }}$
8) 1991 Interphase Corporation Specifications subject to change without notice. Interphase
is a registered trademark of Interphase Corporation. Advanced Networking Test is a registered trademark of laterphase Corporation. Advanced Networking Test Center is a trademark of Advanced Micro Devices, Inc.

## a) $\frac{\text { Elemancien }}{\operatorname{Cu}}$

## markit facts

IIore and more digital audio tape drives are being pressed into use to back up networks and desktop systems. And shipments of DAT drives should overtake $8-\mathrm{mm}$ drives this year, according to Freeman Associates. The Santa Barbara, Calif., market researchers predict that this year, 169,000 DAT drives will ship. That figure is $157 \%$ more than 1990 shipments of 65,800 drives. That compares with $127,2008-\mathrm{mm}$ units, which represents an increase of $27 \%$ over 1990's shipments of 100,200 drives.

The revenue picture shapes up differently because DAT drives cost less than 8mm ones. Revenues for DAT drives will reach only $84 \%$ of 8 -mm drives this year, but are expected to top $8-\mathrm{mm}$ revenues in 1992 and stay on top.

All in all, tape drives using helical scan technique-DAT, $8-\mathrm{mm}$, and VHS-should have an OEM value of $\$ 957$ million in 1996. This represents annual growth of $27 \%$ from the 1990 market, worth $\$ 231$ million. The lion's share of this market goes to the DAT and $8-\mathrm{mm}$ drives for data recording, with VHS being applied to specialized, high-performance tasks.

DAT drives in 3.5 -in. enclosures, which today store 2 Gbytes, will eventually pack 10 Gbytes, thanks to data compression and metal film tape. Also look for strong competition among drive manufacturers, which should keep prices low. At least 19 companies make DAT drives. And $8-\mathrm{mm}$ drives should stay strong to serve workstations that use high-capacity hard drives and networked desktop systems. Data compression should increase capacity in these drives too.

## TALES FROM THE SKUNK WORKS

1he key attributes of an effective skunk works are instability, self-organization, overlapping development phases, multi-learning, subtle control, and organizational transfer of knowledge. It starts with instability, when the team is given a goal, not a plan, by upper management. The team's goal should be aggressive, for example, "Build a replacement for our best product with half the manufacturing cost and the same quality."

Once given a goal, the team is self-organizing. Separate and autonomous, the team develops its own plan. Once the team's plan is ap-proved-and approving the plan means committing the agreed-to resource and budget-the team leader takes it from there. Management opens its purse and shuts its mouth, except at milestone reviews. A skunk works without autonomy is just a facade.

The effective skunk works is self-transcendental. It must break through, not extend, known limits to achieve the goal. The best teams are cross-fertilizing. The members have diverse backgrounds, and they draw from and share their knowledge.

The correct project approach is overlap, so all phases evolve in parallel. In my book I called this the Fat Arrow: the team members interact closely, subtly, rapidly, and without organizational friction. In the concept phase the technologist and guru (guru: the marketing equivalent of a chief engineer) iterate market need and com-
petitive opportunity against cost, risk, and schedule to make effective choices. Later this iteration is expanded to include production test, quality, and other issues. These early tradeoffs are critical. The time of creation, when over $90 \%$ of the investment is still ahead of you, entrenches most of the project's cost, risk, and success factors.

The team is multi-learning, which means its members draw their knowledge from everywhere. They use their experience, study competitive products, and examine seemingly unrelated things. Perhaps a feature from a consumer product might benefit a new type of computer. Anything is fair game for the team's innovation.

The control of the team should be subtle. This is not what one learns in most MBA classes, but it is true. Leadership, especially by example, is crucial. Management by directive or objective is usually inappropriate. You manage a skunk works by selection and developing a common vision. You want competent, fast-track, results-oriented people. If you do this right, the energy released is amazing. (The saying, "Which way did they go? I am their leader and need to be in front"" usually prompts wry smiles from those who have been there.) Constructive peer pressure is encouraged but withholding information is cause for removal.
John D. Trudel is director of The Trudel Group, 52001 Columbia River Hwy., Scappoose, OR 97056; (503) 690-3300.

## Q UIGK REVIEWS

At least 100 practical examples of analog circuit simulations are given in A Spice Cookbook by Karl Heniz Mueller. The reference, which comes with a disk, enables experienced engineers as well as novice Spice users, to model circuits and to develop future analog circuit simulations.

Circuit applications include RF, power, filter, digital, and microwave. For each example, the book gives a technical overview, including related equations, background data, schematic, lsSpice netlist, and resulting output graphs. Many circuit examples have a section that gives lsSpice tips and covers situations encountered during circuit simulation such as circuit initialization, convergence, Spice syntax pitfalls, device modeling, and circuit partitioning.

A Spice Cookbook is available from Charles Hymowitz, Intusoft, P. O. Box 710, San Pedro, CA 90733-0710; (213) 833-0710; fax (213) 833-9658. List price is $\$ 49.95$, including a disk. Educational discounts are available.

CIRCLE 451

Written by a technical placement specialist, Job Search for the Technical Professional guides engineers through a job search from mental outlook to resume writing all the way to interview techniques. Author David J. Moore points out that engineering jobs are more complex than other professional positions. As a result, job requirements are more stringent; competition for the best jobs is keen. That's all the more reason for technical job seekers to refresh their communication skills-written and oral.

Asserting that most hiring managers devote just 30 seconds or so to reading a resume, Moore suggests writing an FAB instead. This document tells an employer what a candidate has done (features); what the candidate has done with these features (accomplishments); and how a prospective employer might benefit from what has been accomplished (benefits). The FAB not only sets a candidate apart from the usual onslaught of resumes, Moore says, but also becomes a marketing tool to sell the job seeker to the employer. It's also good preparation for an effective interview.

Moore goes on to offer practical suggestions on creating a job search network, improving interpersonal skills, and negotiating salary. The book sells for $\$ 29.95$ in cloth and \$14.95 in paperback.

Contact John Wiley \& Sons Inc., Professional, Reference, and Trade Group, 605 Third Ave., New York, NY 10158-0012 (ISBN 0-471-53137-5).

CIRCLE 452
Clater

## QUIGK NEWS: EDUGATION

©ontrol theory, implementation, and applications using TI's family of digital signal processors are covered in one-day seminars to be held around the U. S. this fall. The seminars describe how to implement control applications, like hard-disk drives, robotics, and motor control, with TI TMS320 DSP chips. Motor control theory is covered as well. The seminars are aimed at engineers and engineering managers involved in designing control systems and those who evaluate DSPs for control applications. A seminar will be held in Milwaukee on Nov. 4; in Chicago on Nov. 6; in Detroit on Nov. 8; in Cleveland on Nov. 11; in Toronto on Nov. 13; in Rochester, N. Y. on Nov. 15.

Registration fee for the seminar is $\$ 50$, which includes lunch, seminar workbook, and TI's application book, Digital Control Applications with the TMS320 family. Contact Texas Instruments Inc., Semiconductor Group, SC-91058, P. O. Box 809066, Dallas, TX 75380-9066; (800) $336-5236$, ext. 700 or (214) 995-6611, ext. 700.

CIRCLE 453

## K W E T S K O R N E R ...Perspectives on Time--10-Market

## BY RON KMETOVICZ

President, Time to Market Associates Inc.
Cupertino, Calif:; (408) 446-4458; fax (408) 253-6085

Improving time-to-market performance helps eliminate tech-
 nological change as a delay factor. The reason is obvious: Get the project/program done before a change can take place! In engineering terms, if the frequency, f , of product development and technological change are held equal and an effective phase relationship is established, then negative effect from this delay element is avoided (see the figure).

For most industries, you can gain an insight on the rate of technology turnover as a function of time. In the illustration, the predicted arrival from suppliers of new microproces-sors-the technology that paces product development-is determined (f). With this timing information in hand, the organization adjusts its product-development process $(\boldsymbol{\theta})$ to mirror arrival of the new technology-the company's new product follows right on the heels of the processor's introduction $(\theta+\mathrm{f})$. Taking this action helps the organization survive in the marketplace.

An organization that does little to understand the rate at which new technology can be expected to appear, however, will find itself in the situation set by the third timing diagram. Here the product based on the first generation of microprocessor arrives late ( $\mathrm{F}>\mathrm{f}$ ). Nonetheless, it's still ahead of the next generation of technology. Sales are lost, profits reduced, but marginal success will probably be achieved. Still, this extended TTM hammers the next product into market defeat. As shown, a product based on second-generation technology enters the market much later than the competitor's model and also at the same time the competitor introduces the third-generation model.

Set the timing of developing a new product to mirror the timing of new technology. Don't think that this is impossible until you've looked at some trends. Often, it's easy to predict how frequently technology will change. From that data, apply some engineering judgment to set your process timing requirements. Then design and install a productdevelopment process that works within this window of opportunity. Strive to err by being too quick!


## 

FAX VODEM \faks'vō-dem $\backslash n$
[ origin: Yamaha LSI ] 1: world's first single-chip multimedia communications device 2: Fax/data/ ADPCM voice and caller I.D. 3: transfers data, fax and voice via a single line

If you're one of
those people who goes around integrating communications devices into PCs, laptops and other hardware, we've got two words for you - FAX VODEM ${ }^{\top 4}$.
What do they mean? In a word, plenty. Yamaha defined FAX VODEM on September 26, 1991, as a major breakthrough in multimedia communications. And now it's going to change the way you communicate. Because with FAX VODEM, you'll be able to integrate Fax. Data. ADPCM voice communications. And caller I.D. All on a single line. And all with a single-chip LSI that'll give your
products multimedia communications capabilities you never thought possible.
Sound to good to be true? It's not. And we'd like to prove it to you. Just fill out the coupon below and fax this ad to us at (408) 437-8791. We'll send you all the nitty gritty technical details that wouldn't fit in this ad. We'll even send you a FREE desk calendar that'll define FAX VODEM still more.

So start integrating FAX VODEM into your new products. And when your colleagues notice what a great communicator you've become, just tell them you've got two words for people like them.


Offer expires December 31, 1991. Good while supply lasts.

[^5]
## DISHING UP DOLLARS FOR MILITARY SATELLITE COMMUNICATIONS



Total 1991 market $\$ 1.62$ billion

| $\square$Air Force <br> $\$ 1.11$ billion <br> Navy, Marine Corps <br> $\$ 412.6$ million |
| :--- | :--- |
| Army $\square$ <br> $\$ 84.5$ million Defense agencies <br> $\$ 13.6$ million <br>  Source: Frost \& Sullivan |

U.S. military communications depend on satellites, so much so that the U.S. will spend $\$ 2$ billion on them in 1992. The communications area is one of the few defense sectors to expand rather than to shrink, say New York market researchers Frost \& Sullivan Inc. Growth lies in tactical termi-nals-extremely high frequency, super high frequency, and ultra high frequency-and in network-control equipment. Opportunities abound in ground communications. That sector should expand from its one-third share in 1991 to more than half of the market by 1996.

## QUICK NEWS

Small, high-tech businesses are getting some help to tap into online public and private technology, services, and expertise under a program from the U. S. Commerce Department's National Institute of Standards and Technology (NIST) and the Small Business Administration (SBA). The Technology Access Program helps pay for small businesses' access to commercial, on-line data services. In Oregon, the program subsidizes access to Dialog, Vutech, CompuServe, and NASA databases and supplies access to consultants through a newly developed Oregon Network of Experts. In Pennsylvania, databases include Batorlink, Cartermill, CompuServe, Dialog Information Services, Dun \& Bradstreet, Edin, and Knowledge Express Data Systems. Contact NIST, Administration A903, Gaithersburg, MD 20899.

## OFFERS YOU GAN'T REFUSE

as more and more designers work with digital signal processors so grows the need for information on DSP design. New software and hardware has improved Dr. BuB, Motorola's 24 -hour DSP bulletin board. The system now has downloadable routines for the DSP96002, 56116, and 56000/1. Registered users can download files, send e-mail to the sysop or another user, and join discussions about digital signal processing and other topics. Expert applications engineers log on every day to monitor and join discussions. To login, dial (512) 891-DSP1 (891-3771) for 2400, 1200 , or 300 baud modems. For the 1200 -baud V. 22 European standard, dial (512) 891-3772. Set the character format to 8 data, no parity. After making the connection, first-time users can $\log$ in as a guest or open a new account by selecting new, then following the prompts. Help is available at most levels. For answers to questions, leave mail for the sysop. For further information, contact Motorola's Digital Signal Processor Operation, Mail Drop 0E314, 6501 William Cannon Dr. West, Austin, TX 78735-8598.

CIRCLE 454

Bield-programmable gate arrays-the fastest growing category of programmable logic-are the subject of a free series of technical seminars to be given by Texas Instruments. TI developed the technical series to assist users in understanding the FPGA antifuse architecture and the role of FPGAs in design applications. The series will be held in 24 cities in the U.S. and Canada through late November. For more information on dates and times or to register, call TI at (800) 336-5236, ext. 3713.


# PEASE PORRIDGE 

## Whar's Au This Quake Shake Sutf, AnyHow?

You only have to read the newspaper occasionallyany newspaper-to be aware of the earthquakes that occasionally rock and rattle various areas of California. People wholive in the hills above Santa Cruz are VERY aware. For several years, I've proposed that we Californians need a good earthquake detector. Then suddenly I came up with 3 good ideasthree ideas with different levels of sophistication and usefulness. When a major scientific panel came up with an idea quite similar to my best idea, I asked the editors at Electronic Design to expedite this column.


## BOB PEASE

OBTAINED A BSEE FROM MIT IN 1961 AND IS STAFF
SCIENTIST AT NATIONAL SEMICONDUCTOR CORP., SANTA CLARA, CALIF.

Originally, a friend of mine, Carl Nelson, proposed to make a quake detector/recorder out of 10 cans of beans. You put one right near the edge of the pantry shelf, one further back, etc., and the last one you GLUE down to the back of the shelf. If the front one rolls off, you had a little quake; if the last one is smashed by falling beams, you know that was The Big One-and everything in between. But, you need to do this in at least 2 dimensions, in 4 directions, and most people would find this bulky, expensive, and dangerous.

So my first invention, costing as little as $\$ 1$, is to set up a stack of 30 pen-
nies, a stack of 25 pennies, and stacks of 20,10 , and 5 pennies, on a standard sheet of paper. After a quake, you can see which of the piles fell, and in which direction. I set up one of these at home and one at work. During the big 7.1 quake, at home, the stack of 30 pennies fell, and the 20 , but not the 25 . At work, everything fell except the 5 . So, for a small investment, you can compare notes with your friends. It's not absolutely calibrated, but you can get a ballpark indication of the amount of shock in your area.
I was still not completely satisfied, so I designed another detectorrecorder. It's not exactly as technically correct or elegant as a seismograph built with levers and 10,000 turns of wire, as shown in The Scientific American. But you can use the littlecircuitshown below, to betriggered by a "swaying pendulum," and make a stretched-out pulse of perhaps 60 or 120 seconds.

This pulse can turn on your tape recorder or your camcorder for a minute or two to detect the creaking or rattling of things in your house. If you hear sirens, then the neighborhood may be on fire. If it also turns on a little radio, you can hear the radio announcer say, "Oh, my Gosh, that's a big one." If all the books fall out of your book-case, that will all be recorded, too. I just got it built up this weekend. I haven't yet seen how touchy it is about false alarms, but I can live with that....

On a more serious level, I realized that every time I climb under my car to work on something, or jack up the car even to change a tire, or climb up a ladder, I wish I could get an early warning of a far-off quake. When the workers at the Cypress Structure in

Oakland were using their heavy equipment to demolish the ruined concrete, they had the benefit of a little radio transmitter that would detect any quake down by Loma Prieta, the epicenter. A little radio receiver at the work site would give them 10 or 20 seconds of warning to jump off their crane, to get away from the dangerous piles of rubble, and increase their safety considerably. I don't know who engineered this, but as far as it went, it was a darned good idea. It must have made those brave workers feel a little less nervous about a quake sneaking up on them.

Well, I want to take that idea and expand it. I want to add in a bunch of features and make it available to everybody:

- I want to have a whole bunch of quake detectors, scattered all around the San Francisco Bay Area, located at interesting sites near and along each major fault. (Los Angeles can have their own network, and so can Tokyo).
-I want all of the sensors to transmit the warning of any significant quakes to a suitable central station, which can process the information and send it out immediately on two or more radio stations or TV channels.

The first radio station can monitor ALL quakes, large, medium, or small, and broadcast the information, and you can tune it in if you're going up on a ladder or under your car, or if you are just interested or curious. This will be a clear channel that will broadcast nothing but earthquake information and other related emergency info (tsunami reports, etc.), with an occasional tone to let you know you really are tuned in.

Thesecondradiostation would monitor all BIG quakes. Then you might just leave this station on all the time, even when you're asleep, so if it wakes you up with a computerized voice saying "Big one, Loma Prieta, Big one, BIG ONE...." you would have some warning to get under a table or a doorway, to grabaflashlight or a video camera, or to head for your kids' bedroom, or whatever you have decided in advance to do.
This second channel would be avail-

# PEASE PORRIDGE 

able to any other radio station, for a small charge, so it could break in and give you advance warning, even if you're listening to a ball game, or the opera, or whatever. It could add onto a TV station, and break into the regular program material. The number of useful, life-saving possibilities is large but
finite. You can use your own imagination.
Let's say you're listening and you hear about a quakestarting in Sonoma. If you live in San Francisco, you know that's a few dozen miles away, so you have a number of seconds (at the rate of about 1.8 second per mile) to get in a safe mode.If you live in adjacent Napa county, you might have only a few seconds. So, the broadcast would have to tell you the location of the strongest shock, from a standard list of places, and you would have to be prepared to act suitably and instantly, depending on where YOU are located. You have to plan in advance, and you have to recognize all of the places on the standard list.
The sensors have to give you a very quick indication of what is the significance of the magnitude of the quake. I read in one popular scientific tabloid that some scientists were planning to set up a network of sensors and (digital) computers to analyze the data, and then give a warning in just " 15 or 20 seconds." Don't look now, guys, but most of the people closest to the quake will be hit with the shock in only 5 or 10 seconds.
A perfectly computed analysisin 15 seconds would be no help at all. The key to the sensor is to have some wide-range logarithmic amplifiers and sensors that can put out appropriate signals for every size of tremor. Back in October of 1989, a friend of mine was standing in his garage, about 3 miles from the epicenter. He said, "In the first second, it knocked me on my butt". If a quake

$$
\begin{aligned}
& \text { THE FIRST GATE ACTS AS AHI-Z } \\
& \text { PREAMP with input noemally hish. } \\
& \text { THE NEXT CATE ACTS AS AN } \\
& \text { "ACTINTY DETECTOR": ANY EOGE, } \\
& \text { RISING or FALLING, CAUSES IT To put } \\
& \text { OUT A HiGH PULSE FOR } 0.1 \text { Secad. } \\
& \text { THENPN HELPS STRETCH THAT PULSE } \\
& \text { FOR } 50 \text { SECONS. THE OTHER } 2 \text { GATES } \\
& \text { ARE ALSO HIGH - Z PrEAARS WHICH } \\
& \text { ARE AL SHE PNP AS A SWITTH \& } \\
& \text { TURN ON THE TPPE RECOPEER FOR A } \\
& \text { FEW Dozen secines After Anv Activiry': } \\
& \text { NOTE, OLIY ONE FALSE EVEMT/VGGR... RAP P190-97 }
\end{aligned}
$$

of that magnitude comes along, you can have pretty simple sensors, linear and logarithmic amplifiers, and discriminators or comparators that will get out the message "in the first second," which is the right kind of warning to save lives.
What if the quake's center is so deep underground (as it was in the Loma Prieta quake of 1989) that the shock waves hit areas several miles away from ground-zero, at just about the same time as it arrives at the sensors at ground-zero? Easy-drill a deep hole and put a few sensors down deep, to give advanced warning. Every mile of depth can help another few vital seconds.
Obviously, there are lots of practical and legal considerations. What if some driver gets the message and jams on his brakes, causing a pile-up worse than the quake damage? What if people get nervous and panicky and the first thing they do is call their lawyers? Obviously, the practical considerations aren't trivial. Still, if we plan a little, this system can be much better than no warning at all.
When I had this radio-warning idea back in December of 1989, I took it immediately to our Patent Committee at

National. They considered the scheme and decided it wasn't related to any of Na tional's business, so they told me I could do anything I wanted to with it. I sent a technical note to a couple of the major radio and TV stations and newspapers in the Bay Area. The silence was almost overwhelming. But in late August of 1991, a National Research Panel of experts from the National Academy of Sciences proposed a similar plan to assemble a system of seismometers, computers, and radios to give people an early warning*.I immediately wrote off to the chairman, Mr. I. Selwyn Sacks of the Carnegie Institution in Washington. Soon I hope to hear more about their proposals. But you have already heard about my plans and proposals.

So, if this system gets going and it saves your life someday, you can buy me a beer. Fully-paid licenses, of course, are available at a very reasonable fee.

You may not have many earthquakes in your area, but you have to agree, it's certainly a fascinating and challenging set of problems to think about. Maybe you have ideas that are better than mine, or that would improve mine when added toit. You don't have to sit on top of a big fault to have good ideas.

All for now. / Comments invited! / RAP / Robert A. Pease / Engineer

Address:
Mail Stop C2500A
National Semiconductor
P.O. Box 58090

Santa Clara, CA 95052-8090

* "Experts Push High-Tech Quake Detection System," Warning of even a few seconds could save lives; San Francisco Chronicle, August 28, 1991, page 1.


## Pot Cores, E Cores, I Cores, U Cores, Toroid Cores, Square Cores, EC Cores, ETD Cores, EP Cores



## And Most Important... Our Service Corps.

In ferrites and advanced ceramic materials, nobody offers you more choices than Philips Components Discrete Products Division. And nobody works harder to deliver them faster. Wherever you're working-in power, telecommunications, test and instrumentation, EMI suppression or lighting - we offer the compositions, shapes and sizes to match your needs.

We supply standard cores, shielding beads, chokes and rods. And specialty products: ferrite recording heads and materials, solid state laser and nonlinear crystalline materials and HIP services.

We're positioned to serve you better. With computer-controlled fast-changeover elevator kilns that make us more responsive to customer demands. With a technically knowledgeable sales force.


With three regional customer service centers and national sales support. And with ongoing capital investment and cost-cutting programs such as SPC and MRPII. Ready to move your design ahead with more compact components at higher frequencies? Depend on Philips Components. For applications and engineering


## Philips Components

PHILIPS

## Challenging the limits of is the core of our success.



For NCR, it's defined by the very things that drive our industry. The changing technology that is the core of what we do. And people who join you in a partnership and provide service that actually exceeds customer expectation.

Because our designers avidly pursue new ideas, they can help make the complex a bit simpler.

And when your challenge is to design a system that goes beyond known boundaries - they will provide myriad resources to help you push that design to the limit.
Those resources include industryleading products like mixed-signal ASICs, Ethernet and SCSI, already considered standards. Or, when your latest design requires a
custom solution, these products become the cores for unique devices - providing ever-increasing levels of integration in everdecreasing space. Moreover, because you can design systems at higher levels of abstraction... you're free to explore a universe of limitless applications... and still save time, money and reduce the


## our universe



Semiconductors
risks associated with new product
introductions.
And your design, when completed, will test and perform exactly as agreed. After all, your success, and ours... depends on it.

## For more information, call NCR Microelectronics Division: 1-800-334-5454.

## HOW SUN SNAPPED UP THE LEAD IN SPARC MULTIPROCESSING.

## Sun Microsystem's"new 90 SPEC thruput multiprocessing SPARCserver is powered by our new SPARCore Modules.

We have consistently delivered a performance advantage in SPARC RISC chipsets. Now, we are introducing SPARCore ${ }^{\text {Tu }}$ high-performance uniprocessing and multiprocessing Modules. Cypress modules provide you (and Sun) with significant competitive advantages based on innovative technology:

1. Short-Cut to Market. With this much complexity running at $40+\mathrm{MHz}$ speeds, there are non-trivial issues to integrating the CPU chipset. Using our fully integrated, tested SPARCore modules, you save time, not to mention manufacturing and testing costs. We deliver fully tested modules, with MPU, FPU, MMU, and Cache, for the price of the chipset.
2. Plug and Play on MBus. You design your system to the MBus standard, and you can plug in modules offering a range of speed/power options, to keep your product current without major redesign. This modular approach provides a designed-in upgrade path to keep you on the leading edge.


## 8-Bit Voltager OUTPएIT DACs Sport 11-Bit Resolution



## Frank Goodenolgh

n 8 -bit DAC is an 8 -bit DAC is an 8 -bit DAC. Well... not always. Micro Linear's latest 8 -bit digital-to-analog converters give you 11 bits of resolution and dynamic range. The four members of this new family of "anything but conventional" 8 -bit voltage-output DACs-the ML2340/41 and ML50/51-offer a number of innovative features for the first time (Fig. 1). However, one feature in particular stands out. A 2 -bit input word on the gain-control inputs sets the output op amp gain at $1 / 4,1 / 2,1$, and 2 . That is, changing the gaincontrol bits from 00 through 01 and 10 to 11 doubles the full-scale output voltage three times. Each doubling essentially adds a bit of resolution and dynamic range to give you a final effective resolution and dynamic range of 11 bits (Fig. 2).

Moreover, the DACs' ability to operate from a single power supply enables them to provide unipolar or bipolar output voltages. Comparator $\mathrm{C}_{1}$ monitors the $\mathrm{V}_{\mathrm{ZS}}$ pin. By connecting the comparator to less than 1 V , you can get a unipolar output that swings from the voltage on that pin to within 100 mV of the plus power-supply rail (at maximum gain). If the $\mathrm{V}_{\mathrm{ZS}} \mathrm{pin}$ is connected to greater than 1.5 V , you can get a bipolar output swinging around $\mathrm{V}_{\mathrm{ZS}}$ (Fig. 2, again).
And if those analog circuit tricks aren't cunning enough, how about a second comparator, $\mathrm{C}_{2}$, that monitors the power-supply voltage? If it's less than approximately 7.5 V , the internal reference is set at 2.25 V (ML2340/41) or 2.5 V (ML2350/51). If the power-supply rail is above 7.5 V , the reference voltage automatically doubles.
Though aimed at single-supply applications, particularly disk-drive and automotive uses, these DACs can fill a variety of size-8 DAC shoes. The ability to change the amplifier's gain is especially useful in servos. These include the speed-control loop for the voice-coil head-positioning motor in a disk drive, and the speed or position control loop for automotive actuators.

In a position-servo application, the set-point input drives the $\mathrm{V}_{\mathrm{ZS}}$ pin, while the digital input word to the DAC represents the error signal. When a new set point is applied, the error signal is large. Thus, maximum gain is required. If operating in the bipolar mode from a 12 -V power-supply rail, each code change represents

1. A TW0-BIT W0RD on the gain-control inputs of the single-buffered ML2340/2350 8 -bit DAC changes the output voltage by a factor of up to eight. As a result, 11-bit resolution and dynamic range is provided. The double-buffered version, the ML2341/2351, is identical except for the additional circuitry shown within the dotted lines.

## 8-BIT DACs WITH 11-BIT DYNAMIC RANGE

35 mV . As the servo begins to home in on the set point, the gain is reduced until reaching corrections as fine as 5 mV per code change.
In a speed-control loop, $\mathrm{V}_{\mathrm{ZS}}$ is tied to ground for unipolar (unidirectional) operation, and to the reference for bipolar (bidirectional) operation. The digital word to the DAC represents the speed command, which will have a maximum value when motion is requested. As the set point is approached, the DAC's analog output will be reduced in amplitude by decreasing the value of the digital word and also by decreasing the gain of the opamp.

## Keeping Up

With a 30 -ns maximum write time and no hold time, the DACs can keep up with the latest microprocessors. Each DAC output sources and sinks a minimum of 10 mA and swings to within 10 mV of ground and 40 mV of the plus power-supply rail as it drives a load of $100 \mathrm{k} \Omega$. While driving aq load of $1000 \Omega$, it swings within 1 V of both power-supply rails and settles to within 1/2 LSB of those levels

|  | ML2340 <br> buffered | ML2350 buffered | ML2341 buffered | ML2351 buffered |
| :---: | :---: | :---: | :---: | :---: |
| Characteristic Digital interface | Single | Single | Double | Double |
| Voltage reference (V) | 2.25 or 4.5 | 2.5 or 5 | 2.25 or 4.5 | 2.5 or 5 |
| Packages | $\begin{aligned} & \text { 18-pin DIP } \\ & \text { 18-pin SOIC } \end{aligned}$ | $\begin{aligned} & \text { 18-pin DIP } \\ & \text { 18-pin SOIC } \end{aligned}$ | $\begin{aligned} & 20-\text { pin DIP } \\ & 20 \text {-pin PCC } \end{aligned}$ | $\begin{aligned} & 20 \text {-pin DIP } \\ & 20 \text {-pin PCC } \end{aligned}$ |

in under $3 \mu$ s maximum. Settling time to within $1 / 2-$ LSB accuracy and to within 100 mV of the power-supply rails takes $6 \mu$ s maximum. Any gain change requires $3 \mu \mathrm{~s}$ maximum. Such specifications are more than fast enough for virtually any electromechanical servo-loop application.
The four DAC models differ chiefly in their reference voltage, digital interface (double or single buffered) and packages (see the table). Micro Linear states that operating-temperature (T) conditions for all specifications (including those mentioned previously) run from $\mathrm{T}_{\min }$ to $\mathrm{T}_{\max }$ and from both 5 - and 12 -V power-supply rails. In addition, it specifies the reference voltage at $25^{\circ} \mathrm{C}$. The temperature coefficient of the reference typi-

2. THE ML2340 FAMILY of 8 -bit DACs from Micro Linear can supply a unipolar output voltage from zero to the reference voltage multiplied by the gain by setting $V_{z S}$ below 1 V (a). Setting $\mathrm{V}_{\mathrm{Zs}}$ above 1 V provides a bipolar output, around $\mathrm{V}_{\mathrm{Zs}}$, which is also a function of the reference voltage and the gain (b).
cally runs $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.
Three performance grades are available. They permit devices to be selected with maximum differential and integral linearity (DNL and INL) errors of $\pm 1 / 2$ or $\pm 1 / 4$ LSB while independently selecting between maximum gain errors of $\pm 2 \%$ and $\pm 2.5 \%$. These specifications hold regardless of gain setting, and whether operating in a bipolar or unipolar mode. Because DNL over temperature is better than $\pm 1$ LSB, monotonicity, which is mandatory for servo-loop applications, is assured. Offset error in the unipolar mode runs a maximum of $\pm 24 \mathrm{mV}$, and no more than $\pm 10 \mathrm{mV}, \pm 2.5$ LSB in the bipolar mode.

Segmentation (using multiple equal current sources for two or more MSBs), not often found in 8 -bit DACs, ensures a DNL of better than $\pm 1$ LSB and minimizes glitches at the major carry as well. These DACs segment the four MSBs. Their output op amp, and the resistor networks around it, convert their output current to a voltage (Fig. 1, again). Driving their reference inputs with a variable dc or an ac voltage turns these ICs into multiplying DACs.

Ideally, the voltage level at the $\mathrm{V}_{\mathrm{ZS}}$ pin represents the voltage that will be produced at a DAC's output if the input word is set to all zeros. In the unipolar mode, it's usually connected to the negative power-supply rail. An all-ones input code then sets the output voltage level to the voltage level at the reference input, multiplied by the gain (Fig. 2, again).

Typically, when operating

# WERE GIIING THE 22V10 AWELL DESERVED REST. 

ADT首趹 EP610PC 

The 22 V 10 was a pretty good part in its day. But now its days are numbered.
Because Altera's new 15 ns EP610 is more dense, flexible and less costly.

In fact, the EP610 delivers 60\% more macrocells than the 22V10. Which lets you pack a lot more functionality into the same board space and give any design a shot of new life.

And while the 22 V 10 was rigid, the EP610's programmable clocks and flip-flops give you incredible flexibility. Which means you can program the EP610's registers for D-, T-, JK- or SRoperation or for asynchronous clocks. So it's perfect for all kinds of applications, including counters, state machines, memory and peripheral
interfaces, asynchronous logic and more.
Best of all, you get all this at a lower price than the 22 V 10 .

The EP610 also gives you a wide selection of low-cost Altera and third-party development tools to choose from. And a great future to look forward to - the rest of the Altera Classic ${ }^{\text {TM }}$ EPLD family. Like our 68-pin, 48-macrocell, 20ns EP1810 with more density and I/O than other mid-range CMOS PLDs. And our 12ns, 20-pin EP330 that replaces over 20 kinds of PAL's and GAL's.

So call (800) 44-EP610 for a Classic EPLD data book and a free Altera EP610 sample.

And breathe new life into your designs.
 (408) 984-2800/Fax: (408) 248-6924



SU40P

SU65P

- 85-264 VAC universal input
- 30W/40W/65W output power
- Single to quad outputs
- compact footprints
2.76 " $\times 5.12$ " $x 1.5^{\prime \prime}$ (30w series)

3"x5"x1.5"(40W series)
3.5 " $\times 6$ " $\times 1.7^{\prime \prime}(65 \mathrm{~W}$ series)

1.Fully agency approved 2.Available from stock 3.Low cost

Call today for quantity pricing and complete details on standard or custom-made products.

October 21-25, 1991
Las Vegas, Nevada
Booth No. S0665

6818-G Patterson Pass Road, Livermore, CA 94550
TEI:(415)373-1008
Fax:(415)373-1168
Tlx:559291 FORTRON UD CIRCLE 108 FOR U.S. RESPONSE
CIRCLE 109 FOR RESPONSE OUTSIDE THE U.S.

## 8-BIT DACs WITH 11-BIT DYNAMIC RANGE

in the bipolar-mode, the $\mathrm{V}_{\mathrm{ZS}}$ pin connects to the reference and the output swings above and below it. However, other voltages can drive the pin, such as the output of a second DAC.

The input word applied to the basic DAC is in a two's-complement-binary format, resulting in an output voltage equal to $\mathrm{V}_{\mathrm{ZS}}$ for an all-zeros input. An input code of one followed by all zeros $(10000000)$ produces an output of $\mathrm{V}_{\mathrm{ZS}}$, minus the full-scale voltage. An input code of zero followed by all ones (01111111) produces an output of $\mathrm{V}_{\mathrm{ZS}}$, plus the fullscale voltage. As in the unipolar mode, the full-scale voltage is the voltage at the reference input multiplied by the gain.
The unique dual-voltage reference (it sources 5 mA and sinks 1 mA ) lies at either 2.25 V (or 2.5 V ), or 4.5 V (or 5 V ), depending on whether the voltage on the plus power-supply rail is above or below 7.5 V (see the table, again). As a result, to prevent the reference and thus the output from oscillating between two values, the device should not be operated from a 7-to-8-V plus power-supply rail.

On the other hand, operating from this power-supply rail could provide some interesting performance: For example, it offers another bit of dynamic range and could make a very interesting variable-amplitude square-wave generator. It should also be noted that while $7-8 \mathrm{~V}$ isn't a standard power-supply rail, some mix of batteries might reach those levels while discharging or charging. And with a current drain of between 5 or 10 mA from 5 - and $12-\mathrm{V}$ powersupply rails, respectively, these DACs are a natural for batterypowered applications.

## Flow-Through Words

When choosing between the sin-gle-buffered ML2340/50 DAC and double-buffered ML2341/51 DAC, both of which offer two (digital) operating modes, you can select a wide range of digital I/O flexibility (Fig. 1, again). The I/ 0 of the single-buffered ML2340/50 DAC consists of just the 8 data inputs and the Transfer input. In the single-buffered mode, the input words pass through
an 8-bit transparent latch on the rising edge of the Transfer command. Because the latch's outputs connect directly to the inputs of the current DAC, changes in the digital wordwhile Transfer is active-causes an immediate change in the DAC's output voltage. To hold the digital word on the latch, the Transfer input must be brought low while the data is stable. In the flow-through mode, the input latch is bypassed. The Transfer input is held high and any changes in the data appear at the DAC's analog output.
The I/O of the double-buffered ML2341/2351 DAC adds a Chip Select and a Write input to the data and Transfer inputs. Operating in a sin-gle-buffered mode, the DAC's Transfer input is held high to put the DAC latch in a transparent mode. The rising edge of a command on the Write input, when the Chip Select input is low, latches the input word into the input latch and updates the analog output.

In the double-buffered mode, the rising edge of a command on the DAC's Write input while the Chip Select input is low latches the data into the input latch. Bringing the DAC's Transfer input high then moves the data into the DAC latch, updating the analog output.

A power-on Reset internal to all four DACs initializes them when power is first applied. The reset interval, typically $8 \mu \mathrm{~s}$, starts when the supply rail reaches about 2 V . During this period, every latch is set to all zeros. $\square$

## Price And Availabilty

Commercial-, extended-industrial-, and military-temperature grade DACs are available. In quantities of 100, pricing for the single-buffered ML2340/ML2350 starts at $\$ 3.75$ each in 18 -pin plastic DIPs. Their double-buffered cohorts in the same quantity each go forjust 10 cents more. Surface-mount-packaged DACs will be available by year's end.
Micro Linear Corp., 2092 Concourse Dr., San Jose, CA 95131; Al Tremain, (408) 433-5200.

CIRCLE 513

| How Valuable? | Circle |
| :--- | ---: |
| HIGHLY | 534 |
| MoDERATELY | 535 |
| SLIGHTLY | 536 |

# Chif Set, Standard Take 1/4.N. TAPE 

 Magneto-Resistive Heads, A Four-Chip Set Increases Tape

$n$ a recent announcement, the Quarter-Inch Cartridge (QIC) Committee disclosed a new standard that raises the capacity of quarterinch magnetic-tape drives from 2 to 10 Gbytes. To reach such capacities, changes had to be made in the recording head, and servoing technology had to be added to the tape drive. These alterations require modifications to the drive's electronics. To meet that demand, International Microelectronic Products (IMP) Inc., San Jose, Calif., is offering a chip set that completely integrates the read-write and servo channels for magneto-resistive (MR) heads. MR heads offer greater bit and track densities and produce a much larger signal output than current technologies.

The chip set is the product of a joint development project involving IMP and 3M Co., St. Paul, Minn. The parts will be manufactured and sold by IMP, and will also be used in 3 M data cartridges that employ magnetic tape. 3 M is a main supplier of data cartridges.

The set consists of four chips: the IMP52C414 quad magneto-resistive preamplifier, the IMP52C434 quad write driver, the IMP52C464 read-channel signal processor, and the IMP52C484 servo analog front end. The set was built with a $1.2-\mu \mathrm{m}$ CMOS process. IMP claims that this is the first time CMOS has been used as a low-noise preamplifier for an MR-head-based system. Previously, the functions were implemented in bipolar technology. The chip set operates from a single-ended, $+5-\mathrm{V}$ supply. Many previous chip sets required an additional $12-\mathrm{V}$ supply.

The chip set is currently specific to QIC tape drives. In the future, IMP will try to migrate the technology to hard-disk applications using MR heads. The company feels it has a jump on the competition because it has already invested a few years working with MR technology. Its goal is to be the first to supply a single-chip read channel with an electronic filter to the hard-diskdrive makers. IMP feels that this is the first true integration of dedicated read, write, and servo channels done in CMOS that are targeted for MR heads. It's also the first chip set designed for QIC drives with storage capacities greater than 2 Gbytes.

The set is compatible with all QIC drives dating back to the $40-\mathrm{Mbyte}$ standard. It was originally designed to meet the QIC 6-Gbyte standard, but it can also fulfill the recently announced 10-Gbyte standard. In addition, the

## 10-GBYTE 1/4-IN.TAPE CHIP SET



T0 BUILD A QIC-COMPATIBLE TAPE DRIVE using the IMP chip set, two quad preamplifier chips, two read-channel signal processors, one quad write driver, and one servo front-end chip are required. This configuration can store 10 Gbytes of data. The 10Gbyte standard was recently passed by the QIC committee.
chip set pushes the range for the data-transfer rate to 30 to 72 Mbytes/min.

IMP contends that the 414 is the first commercial preamplifier for MR heads. The MR heads offer a higher signal level and permit higher tape densities. They differ from earlier heads because a bias current is required. As the MR head passes over a flux transition, the resistance changes. When the bias current is applied to the resistance change, the resulting voltage change is sensed. The 414 supplies the needed biasing.
Very little noise should be present in the bias current, a factor that influenced the switching from bipolar to CMOS. The preamplifier doesn't
require any external circuitry, except for some resistors that set the sense current and one that serves as a current reference.
The chip contains four independent amplifiers. In the QIC 6000 standard, the tape holds 96 tracks of data and 16 tracks of servo information. The 10 -Gbyte standard increases the number of data tracks to 144, plus 24 tracks of servo information. At any one time, the head could be reading one servo track and two data tracks. IMP realized the potential for incoming standards to read four tracks simultaneously. Consequently, the chip set is partitioned in four separate chips to allow for future upgrades by the QIC commit-
tee. The chip's fourth amplifier helps support older standards where the track width is wider and a servo isn't used.

The 434 write driver, which can be configured through the serial interface, contains four input channels that can be gated to any of the four driver outputs. The chip's inputs can all write data simultaneously. Configuring consists of mapping the inputs to the outputs. The chip's write current is programmable, which lets the drive program the optimum write current. Too much or too little current could have an adverse effect on the bit-error rate (the probability of one error occurring in a particular number of data bits). According to IMP, this feature doesn't exist on any other write driver.
Automatic demagnetization is another feature that IMP maintains doesn't exist in competitive products. After each write cycle, the write current is ramped down and the output is toggled, erasing any residual magnetization that might be on the head. Although the part runs at 5 V , clamping doesn't occur until the output reaches 8 V . If it's clamped earlier, the settling time would increase. This is because the time constant of an RLC network is $L / R$, where a small $R$ corresponds to a large settling time. With this method, fast transitions are achieved, as well as a high data rate.

## Conbo Chip

The read-channel signal processor, which includes a gain block, filtering, a pulse detector, and a data separator, is commonly referred to as a combo chip. It contains a multiplexer on the input to select any one of eight preamplifiers. A drive typically contains two quad-amplifier chips to form a row of forward and backward read elements, so that everything written to the tape can also be read. The gain block can be digitally programmed through the serial interface.
An analog automatic gain-control loop controls the gain once it's been set in the right range. And the filter supplies equalization for amplitude and phase distortion for the input

## Introducing The New CADSTAR...

## IT ALMOST READS YOUR MIND.

CADSTAR's revolutionary new user interface almost reads your mind, anticipating your next move and intelligently defaulting to the most likely action. For example, if you pick a part, CADSTAR lets you move it without selecting an action from a menu. If you pick a connection, you can manually route it instantly.

CADSTAR's new Motif style graphical interface has clear, logical menus integrated across all functions. The best part is, you'll rarely need to use those menus! Imagine software so smart, it knows what you want to do next. CADSTAR is easy to learn, and it drastically reduces keystrokes, saving you hours.

## The Power Remains

CADSTAR remains the most powerful design software you can
run on a PC. Unique features like comprehensive, automatic/interactive routines for placement, gate and pin swapping, and routing give you remarkable design flexibility. Racal-Redac continues to enhance the design technology used by thousands of engineers worldwide. CADSTAR includes:

- Integrated Schematic Capture, PCB Layout, Autorouting,
Manufacturing Outputs
- 5,000 part library
- Double sided SMDs
- Curved tracks \& copper, teardrop pads
- Copper maximization
- Blind \& buried vias
- Toll Free hotline support CADSTAR works with Racal-
Redac's 386 Advanced Router, the
most powerful PC based router available. It features 32 bit, gridless, shove aside, rip up and retry technology for $100 \%$ routing completion.


## Is There A CADSTAR In Your Future?

Call or write for your free CADSTAR demo disk and brochure. See for yourself how powerful, and easy to use, new CADSTAR really is. Call (508) 692-4900.

## CADSTAR

RACAL-REDAC

[^6]
## RF/MICROWAVE COMPONENTS ACROSS THE COMMUNICATIONS SPECTRUM



## Semiconductors to Supercomponents

When it comes to high performance, high volume, and high frequency, no one matches Avantek. For over 25 years, we've been the leader in developing new levels of circuitperformance for communications systems across the spectrum. Avantek provides cost effective solutions for the most particular design requirements. Our product line is continuously growing both in process and application leader-
ship. We offer both Si and GaAs based products providing the best performance/price choice for any high-frequency design. Discreet devices, ICs, hybrids, or system subassemblies, Avantek has the broadest line of standard components-literally thousands -for kilohertz to Gigahertz applications, and lightwave components too.

- Surface-mount plastic
integrated circuits
- Low-noise amplifiers
- High-power amplifiers

- Active and passive mixers
- DRO, VCO, and YIG tuned oscillators
- Limiters
- Attenuators
- Switches
- Frequency converters
- Multiplexers


## We Can Help Today

Your local Avantek sales engineer is an engineer, trained and experienced in critical RF/microwave design-in situations and uniquely qualified to support you. Ready to provide design literature, CAD modeling software, or prototype samples. Backed by application engineering teams, your Avantek sales
engineer makes the design-in process fast, reliable, confident, and affordable.

## The Largest <br> RF/Microwave Component Distribution Network

With over 20 major stocking locations, and a worldwide transshipment operation, Avantek delivers millions of parts every month. We meet the demands of the most demanding JIT program, or supply a critical single prototype with the same matchless service and support. Call us today to hear how we can support your great designs.

Call 1-800-AVANTEK

## 10-GBYTE 1/4-IN.-TAPE CHIP SET

read signal. It bandlimits the signal's noise and performs a pulse-limiting function that narrows the pulses to minimize interaction between adjacent pulses. IMP claims that no other vendor's parts supply both magnitude and phase equalization.

For phase adjustment, the 464 contains two stages of lead-lag. It also attenuates low-frequency noise, a characteristic of the MR head. Users can program the amount of pulse slimming, the location of poles and zeros that affect phase equalization, and where the filter's cutoff should be. The chip's pulse detector senses the filter's output and determines where the pulse reaches its peak, then supplies an output pulse corresponding to that peak. The hysteresis for qualification is also programmable.

The 464's on-chip data separator extracts a clock from the data and synchronizes the data to that clock. It allows a phase-locked loop (PLL) to operate over a wide range of data rates and supplies the backwardread compatibility for different QIC standards, including varying tape speeds, encoding schemes, and corresponding data rates. The PLL can be programmed to support each standard.

## Front-End Control

The QIC standard is the first to support a servo. The servo functions are handled by the 484 analog front end. This part combines with a DSP chip, such as a TMS32010, to implement the servo loop filter. All of the analog outputs are supplied by the front-end chip so that the loop filter can be implemented in the analog domain. The implementation of the loop filter depends on the mechanics of the specific drive. The servo positions the head on the tape after determining which tracks are being read. It contains coarse and fine positioning.

Fine positioning is achieved by placing a modulated carrier on the tape. The servo front end demodulates the servo signal and provides a signal that corresponds to the head's position on that servo track. The demodulated signal is then taken off-
chip to either the DSP IC or the analog servo filter. In the DSP implementation, the signal is taken back on-chip to a digital-to-analog converter that drives a voice coil, ultimately supplying the fine head positioning. The coarse positioning is done by a stepper motor.

The chip contains two demodulators, one for each row of read elements. The demodulators read the two elements, then take an average to get the most-accurate head positioning and compensate for any rotation that might exist in the head assembly. The part also improves noise sensitivity while compensating for small dropouts. The chip's programmable circuitry detects different error conditions, such as out-of-range signals, dropout detection, and whether a servo or data track is being read.
The drive talks to the front-end chip, then the front-end chip converses with the DSP chip. Hence, all of the control goes through the front-end part. A typical system would contain two quad preamplifier chips, two read-channel signal processors, one quad write driver, and one servo front-end chip (see the figure).

In a one-data-track system, all that's needed is one preamplifier, one servo, one read-channel signal processor, and one write driver. It's also possible to increase the number of tracks by adding more preamplifiers, read-channel signal processors, and write drivers. That's one reason why the servo front end was kept separate from the read-channel processor.

## Price And Availabilty

The chip set goes for $\$ 300$ in single-unit quantities. Production should begin in the first quarter of next year. Depending on the configuration, the chip set should sell for $\$ 35$ to $\$ 65$ by the end of 1992 in OEM quantities.

International Microelectronic Products Inc., 2830 N. First St., San Jose, CA 95134; (408) 432-9100.

CIRCLE 514

| H0w Valuable? | CIRCLE |
| :--- | ---: |
| Highly | 537 |
| MODERATELY | 538 |
| SLIGHTLY | 539 |

## NO WAITING AVANTEK DELIVERS TODAY



North American Distributors

Northeast
Nu Horizons
(617) 246-4442 MA

Sickles Distribution Sales (617) 862-5100 MA

East Central
Applied Specialties, Inc.
(301) 595-5395 MD

Nu Horizons
(301) 995-6330 MD
(201) 882-8300 NJ
(516) $226-6000 \mathrm{NY}$
(215) 557-6450 PA

Penstock East
(800) 842-4035 NJ
(516) 368-2773 NY
(215) 383-9536 PA

Southeast
Penstock, Inc.
(404) $951-0300 \mathrm{GA}$

Nu Horizons
(305) 735-2555 FL

## North Central

 Penstock Midwest(708) 934-3700 IL
(317) 784-3870 IN

South Central
Insight Electronics, Inc.
(800) 677-7716 TX

Penstock, Inc.
(214) 701-9555 TX

Northwest
Insight Electronics, Inc. (800) 677-7716

Penstock, Inc.
(800) PENSTOCK
(206) 454-2371 WA

Southwest/Rocky Mountain Insight Electronics
(800) 677-7716

Sertek, Inc.
(800) 334-7127

Canada
Sertek, Inc.
(800) 548-0409

## International

Distributors
Europe
Italy
BFI-Ibexsa SpA
(39) 2-331-005-35 Milan
(39) 6-8088191 Rome Germany/Switzerland/Austria
BFI-Ibexsa Electronik GmbH
(49) 89-3195135

France/Belgium
Scie Dimes
(33) 1-69-41-8282

Sweden/Norway/Finland
BFI-Ibexsa Nordic AB
(46-8) 626-99-00
U.K.

BFI-lbexsa Electronics LTD. (44) 62-288-2467

Asia and Far East Japan
Yamada Corporation
(81) 03-3475-1121

## Oki MCUsFor Total Toolset Support.

f incomplete support is preventing your MCU design from moving forward, it's time to join the nX crew at Oki. Our nX MCUs provide the high-performance upgrades and powerful toolset support needed to propel your design swiftly to the finish line.

Choose from a range of nX-generation 8 -bit or 16 -bit MCUs-all available in OTP versions-and with a variety of on-chip features such as timers, A/Ds, I/Os, and PWMs.

Our OMFICE (In-Circuit Emulator) and evaluation modules (EVMs) expedite programming and emulation. The OMFICE has real-time hardware tracing, which simplifies debugging of timecritical programs. And with nX, you receive complete software support-including assemblers, debuggers, converters, and translators.

So whether you're starting a new design or want to convert your resident 80C51 codes, look to the team that won't leave your design dead in the water. With nX and Oki's total tool support, your design glides smoothly from concept to code-in record time.

Call 1-800-OKI-6388 for our nX Brochure (ask for Package 052), and get your MCU design off to a fast start.

| Oki Toolset Support for nX |  |  |  |
| :---: | :---: | :---: | :---: |
| Description | 65K | 66K | 67K |
| Software |  |  |  |
| Relocateable Assembler | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| Linker | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ |
| Librarian | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| Symbolic Debugger | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ |
| Object Converter | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ |
| Object Analyzer |  |  | $\sqrt{ }$ |
| 80C51 Translator | $\sqrt{ }$ |  |  |
| C-Compiler | * | * | $\sqrt{ }$ |
| C-Debugger | * | * | $\checkmark$ |
| Hardware |  |  |  |
| OMFICE + EVM65524 | $\checkmark$ |  |  |
| OMFICE + EVM66201 |  | $\sqrt{ }$ |  |
| OMFICE + EVM67620 |  |  | $\sqrt{ }$ |
| * Under development |  |  |  |

## JOIN THE TEAM WITH ALL THE MCU TOOLS.



## OKI

Semiconductor
785 North Mary Avenue
Sunnyvale, CA 94086-2909
1-800-0K1-6388
(Ask for Package 052)

# 660-MHz Digital Tester Runs The Gamut 0F IC APPLICATIONS Jonn Novzurio 

As digital devices become faster and more complexand more costly to test-users have been looking for solutions that can economically solve the entire test problem. HewlettPackard's answer to this quest is the HP 83000 Model F660, a high-performance, digital test system that tests the most advanced digital devices in both engineering and production applications. The system performs prototype verification, characterization, failure analysis, and production testing for ASICs, standard ICs, multichip modules, gate arrays, PLDs, and even high-speed boards.
The HP 83000 F660 boasts some impressive specifications: a top operating frequency of 660 MHz (nonmultiplexed), measurement accuracy of 50 ps , and edge-placement accuracy of 80 ps at the I/O connector plane. A level range of -2.5 to +5.5 V , with a maximum swing of 5 V , is suitable for testing a variety of technologies, including ECL, CMOS, and GaAs. A 1-Mvector memory is standard; 4 Mvectors is optional.
All driver-receiver pin electronics for one channel are built on a single hybrid. This high level of integration accommodates 16 channels on one I/ 0 board. Besides the driver-receiver electronics each board holds two timing generators, a formatter and real-time-compare (RTC) logic, an error map, three level generators, a vector memory, and sequencing electronics. Using the RTC logic, the F660 checks the sampled data in real-time against the expected results stored in the vector memory. The compare result is stored in the error map.
The compact test head mainframe holds up to 32 boards for a maximum channel capacity is 512 pins (see the figure). But HP plans to introduce the capability to add a second mainframe, which would double the channel count.
The F660 includes one dc paramet-ric-measurement unit (PMU) per I/O

board. All installed PMUs can run in parallel, for faster de measurements.
The system's tester-per-pin architecture allows users to select timing, levels, and sequence control on a perpin basis, with the ability to change those set-up parameters during the test procedure. Data formats include nonreturn to zero, delayed nonreturn to zero, return to zero, return to one, and return to complement. Users can switch to tristate at any time on any format.

HP is offering four device-undertest (DUT) interfaces. The 512 -pin interface is compatible with the HP 82000 -series IC evaluation system. (HP 82000 files and test setups can be used on the F660 and the user interface is similar.) A 1024-pin interface is available for systems with the second mainframe. In addition, a wa-fer-prober interface connects the probe card directly to the pin electronics using coaxial cables to maintain signal fidelity.
Finally, a multipurpose interface creates a mechanical connection to the mainframe as well as an electrical connection to the I/O boards. This type of arrangement gives users the ability to design their own customized interface to the DUT. The interfaces can be quickly changed without tools.

A high-speed fiber-optic link connects the system controller, an HP 9000 Series 400 workstation, to the tester hardware. This link speeds both the commands from the work-
station and the downloading of data to the tester. In addition, data is sent in a compressed format, which speeds up downloading by a factor of five, compared with uncompressed transmission.

The industry-standard, open-architecture controller supports the XTerminal networking standard. As a result, one person can be on-line running a test program on the F660 hardware while three others are developing test programs off-line at remote terminals.
The F660's software includes a new fast-Shmoo facility that is fives times quicker than normal Shmoo software. This can be very helpful in device characterization, which requires many Shmoo plots.

To closely integrate design, simulation, and test development, the F660's user interface software works with a number of popular CAE packages. Also, most of the HP 83000 setup data is stored in ASCII format, so users can edit the data offline using any editing tool, including word processing software. IEEE1149.1 boundary-scan testing can be performed using HP boundary-scan software, which includes the bound-ary-scan description language (BSDL)

The HP 83000 Model F660 price depends on configuration, with a typical 256 -channel system selling for about $\$ 1.6$ million.

Hewlett-Packard Co., 19310 Pruneridge Ave., Cupertino, CA 95014; (800) 759-0900. CIRCLE 571

## FUTABA

Sets the Standards in Custom Vacuum Fluorescent Displays and Vacuum Fluorescent Modules


## CUSTOM DESIGN

Futaba is the leading global supplier of vacuum fluorescent displays and modules. We have the capability, technology, and market knowledge to provide you with the most cost effective display system tailored to your specific application.

Futaba's high brightness fluorescent display products range from simple numeric and dot matrix displays to large multi-color


Electronic Instrument Panel to J.I. CASE Tractors. graphic panels.

## TECHNICAL SUPPORT

Futaba engineers have a broad range of application experience including automotive, point of sale, appliance, medical, and instrumentation products. They are ready to assist you in optimizing your display system design.

## U.S. MANUFACTURING

Futaba's state-of-the-art SMD manufacturing facility in Schaumburg, Illinois provides local service, JIT delivery, and reinforces its commitment to supply the North American market.

## QUALITY

Futaba's number one commitment is supplying products having the highest level of quality. Quality begins with the initial design and is controlled throughout the manufacturing process by using SPC and having well trained and motivated employees.

Futaba is dedicated to the principal of continuous improvement and always strives to provide the highest level of customer satisfaction.

Pick up the phone - take advantage of our superior technical background and design expertise. Call or write for more information on Futaba custom vacuum fluorescent display modules.


Appliance Control Display.


711 E. State Parkway Schaumburg, IL 60173

FAX 708-884-1635


Actual Size

## New, full-featured products at lowest cost

- 1 and 2 watt ratings
- 5, 12 and 24VDC inputs
- $5, \pm 12, \pm 15 \mathrm{VDC}$ outputs
-500VDC I/O isolation
- I/O pi filters
- Compact SIP package
- High reliability design

Priced from \$5.59 to \$8.24 (1,000 pieces)

Shindengen is a $\$ 500$ million power conversion company that is known world wide for quality, reliability, performance and value. Resulting from over 40 years experience, our AC/DC and $D C / D C$ product lines range from 1 watt to over 3,750 watts.

## CALL OR WRITE US TODAY FOR COMPLETE INFORMATION OR A FREE 1991 CATALOG



Shindengen America, Inc
2649 Townsgate Road, Suite 200 Westlake Village, CA 91361
Toll Free (800) 634-3654 (West)
Toll Free (800) 543-6525 (East) FAX (805) 373-3710

# Generator Boasts VERSATLLITY, ACCURACY 

Digital signal processing technology and direct digital synthesis combine to create a versatile, easy-to-use multifunction generator with excellent signal quality. The $20-\mathrm{MHz}$ Model 2030 generates a wide range of nonstandard waveforms by means of simple menu-driven selection.

The instrument's dynamic range is 80 dB at up to 100 kHz , and amplitude accuracy is $\pm 1 \%$. Frequency and amplitude resolution are 1 ppm and $0.05 \%$, respectively. Modulation choices include am (SSB, DSB, SSB-SC, DSB-SC), fm , phase, and exclusive $(\sin \mathrm{x}) / \mathrm{x}$ (band-limited burst). Users can also select custom modulations with a com-bine-waveforms graphical user interface.

Front-panel operation is through either the keypad or a multifunction rotary knob with detents. The unit stores 15 user-defined waveform setups in a nonvolatile memory. Users can select a $50-$ or $600-\Omega$ output. Arbitrary waveform data can be downloaded through the 2030's IEEE-488 or RS-232 ports into a 256-kpoint waveform memory. The instrument can then output the waveform at up to $50 \mathrm{Mpoints} / \mathrm{s}$.

The 2030 generates waveforms by calculating the selected waveshape, along with digital corrections for the

analog output stages. This technique yields nearly ideal sine, haversine, square, triangle, ramp, and pulse waveforms. Linear and log sweeps are phase continuous. White noise can be added to any waveform. Because the chosen modulation signals are merely a part of the waveshape calculation, they have virtually no distortion or frequency limits.

The Model 2030 costs $\$ 3995$, including isolated output, full waveform generation capability, RS-232 and IEEE488 interfaces, and PC software.

Analogic Corp. 8 Centennial Dr. Peabody, MA 01961; (508) 9773000. GTBEIF 572

- JOHN NOVELLINO


## B0ARDS EXPAND MAC DATA ACQUISITION TASKS

Three plug-in boards expand data-acquisition options for users of the Macintosh LC and Macintosh II. The Lab-LC is a multifunction analog, digital, and timing I/O board for the Mac LC. The board has eight 12 -bit single-ended analog input channels, two 12 -bit analog output channels, 24 TTL digital I/O lines, and three user-available 16 -bit counter-timer channels for timing I/O functions. The NB-TIO-10 and NB-DIO-96 are for the Mac II. The NB-TIO10 is a timing and digital I/O interface with ten $16-$ bit, $7-\mathrm{MHz}$, user-configurable counter-timers, and 16 TTL digital I/O lines organized into two 8-bit, bitconfigurable ports. The NB-DIO-96 has 96 TTL digital I/O lines organized into 128 -bit ports. The board can operate in either unidirectional or bidirectional mode, generate interrupt requests, and handshake with peripheral equipment.

The Lab-LC costs $\$ 695$; the NB-TIO-10, $\$ 495$, and the NB-DIO-96, $\$ 355$. All are available immediately.


[^7]

## Your Single Source Enclosure Company

Bud Industries, Inc. Phone: (216) 946-3200 or (602) 979-0300.
FAX: 216-951-4015 or 602-878-5371.

## PUT PURE goLD IN EVERY PC YOU SHIP FOR 30 s PER WATT



- Standard "mini-AT" packaging
- 100W, 130W, 150W and 220W
- Meets UL, CSA, TUV and Class B EMI standards
- Less than 30¢̣ per watt in quantity

Improve the reliability of every personal computer you ship and still cut your component costs by selecting the new GPC-4000 Series of power supplies. We specialize in high quality, fast turnaround and great value. Plus great selection. No matter what your product, Golden Power Systems meets your performance and price goals.
Put us to the test. Call or write today to get detailed information about the GPC-4000 Series and our complete product line of power supplies.

> Golden Power Systems DISCOVER THE NEW GOLD STANDARD IN OEM POWER SUPPLIES.

2125-B Madera Rd. Simi Valley, CA 93065 805.582.4400 - Phone 805.582.3230 - Fax

CIRCLE 228 FOR U.S. RESPONSE CIRCLE 229 FOR RESPONSE OUTSIDE THE U.S.

## UV Pen Makes Possible LOW-COST PHOTO-PLOTTER

By swapping the standard pen of a standard X-Y plotter with an ultraviolet (UV) light source, Mega Electronics Ltd. reckons that it can sidestep some of the time-consuming photographic processes involved in translating output from CAD software for pc boards and the like into photoresist masks. The standard route to etching masks is to plot pc-board layouts oversize on paper as camera-ready artwork, then photographically reduce them to final size on UV-sensitive film.
Mega's Photoplot consists of a high-intensity UV-light generator that transmits a fine beam of light through a $1.3-\mathrm{m}$ length of optical fiber to a light pen mounted on the plotter. Light to the pen is controlled automatically by a shutter as it's raised and lowered over the plotter bed. In that way, pcboard track patterns can be written at final size directly onto UV-sensitive film.
The company stresses that the system can be operated in normal ambient light and requires no modification to existing computer or plotter hardware or software. Two light-pen styles are available to produce minimum track widths of 0.2 or 0.35 mm . Mega also offers a film-processing kit with 50 sheets of A3-sized UV-sensitive film, developer and fixer, processing trays, dryer, and other accessories.
Factory price of the Photoplot is $£ 1,698.00$ for the 0.2 -mmresolution system, and $£ 1,495.00$ for the $0.35-\mathrm{mm}$ system.

Mega Electronic Ltd., Mega House, Grip Industrial Estate, Linton, Cambridge, CB1 6 NR, United Kingdom. Telephone +44 (0) 223893900 . ClizelF $\mathbf{5 7 B}$ PETER FLETCHER

## TAKE 50-MHZ SYSTEM ON THE R0AD

Now $50-\mathrm{MHz}$ computing has become portable. The PAC $486-50 \mathrm{E}$ combines a $50-\mathrm{MHz} 486$ processor with 32-bit EISA architecture to maximize performance. The system has 128 kbytes of external RAM cache and 1 Mbyte of dedicated
 memory attached to disk I/O. These features permit the machine to achieve 21.5 MIPS. Although the $486-50 \mathrm{E}$ is a portable system, it maintains some of the expandability found in desktop computers. There are three full-size EISA expansion slots with bus-mastering capability. In addition, an optional expansion chassis, the Back-PAC, offers three more full-size ISA slots, as well as a $200-\mathrm{W}$ power supply and a cooling fan. Hard-disk drives afford storage of 40 to 420 Mbytes. Up to 32 Mbytes of system RAM is available. Users can choose between two VGAcompatible display options. The base price for the $486-50 \mathrm{E}$ is \$16,995.
Dolch Computer Systems, 372 Turquoise St., Milpitas, CA 95035; (408) 957-6575. Glicir 517

## Local Bus Graphics Solutions

## The Next Standard in VGA Performance

The industry's first local bus VGA controller, the HT216, dramatically improves the performance of all graphics applications.

## Local Bus CPU Implementation-

## The Bus of the Future

The standard VGA controller is limited by the 8 MHz ISA Bus bottleneck. The HT216's CPU local bus allows commands and pixel data to be transferred at CPU speeds up to 33 MHz . That means the HT216 takes full advantage of fast 386 and 486 clock speeds. The result-greatly improved performance without the high cost of a graphics co-processor.

## Optimizes Windows ${ }^{\text {™ }}$ Performance

 The HT216 features a 32 -bit system address bus interface, and an independent dot and memory clock, which permit the processing ofasynchronous events. By placing the VGA graphics controller on the CPU local bus and incorporating Windows raster operations functions, the HT216 displays Windows applications two to four times faster than standard VGA controllers-at very little added cost.


## Core Logic that

 Supports Local BusHeadland also offers a family of 386SX/DX core logic products that supports the local bus HT216.

The HTK320 supports the 386DX at system frequencies of up to 40 MHz and supports local bus peripherals, including the HT216. The HT15 runs at zero wait states with the 386SX to

## Catch the Bus of the Future

Call Headland Technology to find out more about the HT216 and our other local bus graphics and core logic products. Catch the local bus now. Don't get left behind.

## Headland <br> Technology Inc <br> Call 800-238-0101

All brand and product names are registered trademarks of their respective companie CIRCLE 230 FOR U.S. RESPONSE CIRCLE 231 FOR RESPONSE OUTSIDE THE U.S

$$
5
$$



# Kit Connects HP LaserJet T0 IBM MAINFRAME 

AHewlett-Packard LaserJet printer can be connected to an IBM mainframe or midrange computer using the Blue Kit, from MPI Technologies. The kit is a coax-twinax IPDS (intelligent printer data stream) emulation package that supplies the compatibility. IPDS is the host-to-printer page-description protocol for advanced printing systems operating under IBM's Systems Application Architecture (SAA) interconnection standards. The Blue Kit is compatible with the HP LaserJet Series IID. IIP, III, and IIID printers.
The kit consists of a coax-twinax interface board and an IPDS emulation cartridge. The board is inserted into the printer's I/O slot and the cartridge is plugged into the printer's left cartridge slot. Then the cable is connected to the mainframe computer. After connection, the printer can be used in three modes: PCL mode by a PC, IPDS mode by the IBM mainframe or midrange computer, or by an IBM mainframe in non-IPDS mode. The printer can automatically switch between the PC and the IBM host without any front-panel

intervention. This is accomplished by recognizing the incoming data traffic and time-out values. By installing a RAM upgrade into the printer, the Blue Kit can quickly complete time-consuming jobs such as vector graphics and raster images. The kit sells for $\$ 2600$. It comes with a one-year warranty.

MPI Technologies Inc., 4952
Warner Ave., Suite 301, Hunting-
ton Beach, CA 92649; (714) 840 -
8077. GIBGIF 578

RICHARD NASS

## SBC IS BundLED WITH COLOR LCD

The DisplayPac combines a rugged $20-\mathrm{MHz}$ 80386SX singleboard computer, a 10.4 -in. color LCD display, and a resistive touchscreen in an 11.5 - by 8.5 by 2 -in. package. The system is suitable for embed-

ded applications because of its small size, ruggedness, and low power consumption ( 31 W ).
The thin-film transistor (TFT) display features a built-in, high-intensity
fluorescent backlight for cool operation, even in harsh environments. The display's high speed permits the use of animation and moving displays. A host of applications become available due to the display's high-resolution color capabilities.
The DisplayPac comes with up to 4 Mbytes of DRAM, up to 1.5 Mbytes of EPROM/RAM disk, two serial ports, speaker, printer, and keyboard ports, a real-time clock, hard- and floppy-disk interfaces, and support for a math coprocessor. MS-DOS can be run from the on-board RAM/ROM disk, making a totally diskless system. Expansion modules can be added using the PC bus expansion slots or through the industrystandard iSBX connectors. The base color configuration is priced at $\$ 6174$. Monochrome models are available for $\$ 2083$.


## LaN T00LS Improve Speed and Reliability

In a spate of networking introductions, 3Com has come up with highperformance desktop wiring hub-LinkBuilder 3GH-that gives users access to individual $10-\mathrm{Mbit} / \mathrm{s}$ Ethernet links as well as to $100-\mathrm{Mbit} / \mathrm{s}$ FDDI channels. For bridge and router solutions, the company also released Netbuilder II, a compact bridge/router that adds FDDI to the bridging options.
LinkBuilder 3GH employs a multiprocessing architecture based on RISC processors as well as fault-tolerant design to ensure maximum network up time. The main components of LinkBuilder include Ethernet, token ring, and FDDI on the system backplane, and slots for 12 different modules. Up to 10 buses can be supported inside the chassis- 3 Ethernet, 3 FDDI, 3 token ring, and 1 VME. Each of the modules for the private Ethernet LANs supports up to eight ports. In the modules, a RISC processor from AMD's 29000 family exercises control. (The NetBuilder also uses the 29000 on its base unit.) For overall system control, the system board uses a Motorola-family 68030 CPU. Features such as hot swapping allow users to change modules without turning off the power to the network, and a hot-standby feature permits redundant system managers to take over if the primary controller should fail. For maximum up time, a redundant $1000-\mathrm{W}$ power supply is an option.

The resulting performance of the system amounts to filtering rates of over 500,000 packets/s for Ethernet-toFDDI bridging, and an aggregate throughput of more than 400,000 packets/s. The FDDI backbone connectivity module links directly with a dual ring or to a concentrator-the module self-configures for single or dual attachment. A concentrator module that ties four ports to primary, secondary, or tertiary rings is also available.

An 800-Mbit/s backplane in the NetBuilder II system allows maximum throughput when the system has to support high-speed interfaces such as FDDI and T3. The system comes in either a four or eight-slot chassis, and supports multiprotocol routing with the use of modules for FDDI, Ethernet, and T1/E1 wide-area networks. Future modules will include token ring, T3, and others. Protocol support for bridging includes spanning tree and translation bridging and SRT. For multiprotocol routing the system handles all major protocols, including TCP/IP, (OSPF,

RIP, EGP), OSI (EIS-IS and IS-IS), XNS, IPX, DECNet, AppleTalk, and wide-area network protocols too

Prices for LinkBuilder 3GH range from $\$ 27,500$ to about $\$ 150,000$. NetBuilder II prices range from $\$ 10,495$ up
to about $\$ 32,695$. Both systems will be available late in the fourth quarter.

3Com Corp., 5400 Bayfront Plaza, P. O. Box 58145, Santa Clara, CA 95052; (408) 764-5000. GITHIF 594 - DAVE BURSKY

## Star Printer Mechanisms. The only choice for the long run.

When it comes to selecting a 28 or 40 column dot matrix printer mechanism, there's only one name to turn to: Star. For lots of good reasons.

Reasons like a bidirectional 9 wire printing head with multiple copy capabilities. And high speed graphic capabilities that are second to none. Plus, you can choose from options like an auto cutter and various paper widths.

Star Printer Mechanisms.
Built to stand the test of time.


Call For Details 1-800-STAR OEM • IN NJ (908) 572-9512
CIRCLE 114 FOR U.S. RESPONSE
CIRCLE 115 FOR RESPONSE OUTSIDE THE U.S.


Behlman's AC Power Source is perfect for 50 Hz or 60 Hz testing òf sensitive medical instruments and consumer products, as well as 400 Hz avionics testing. A built-in computer can simulate a brownout in Brunei or a line sag in Singapore. It gives you up to a big 9000 VA of clean power. Only the price is small, starting at $\$ 2,350$. For a free brochure, write to Behlman, 6 Nevada Dr., Lake Success, New York 11042, or call (800) 456-2006 today.


BEHLMAN
An Astrosystems Company

CIRCLE 94 FOR U.S. RESPONSE CIRCLE 95 FOR RESPONSE OUTSIDE THE U.S.

# ThREE-CHIP SET SUPPORTS all M0dem and Fax Standards 

The Universal Modem Engine from Phylon Inc. is a three-chip solution for supporting all voice-band and fax modem standards, including V. $32 \mathrm{bis}(14,400 \mathrm{bits} / \mathrm{s}$ ). The chip set consists of the PHY-02 digitalanalog interface, the PHY-10 transmit digital signal processor, and the PHY11 receive DSP. Key to the architecture is the mixed-signal PHY-02 front-end chip. Containing an equal mix of analog and digital circuitry, the PHY-02 includes filters, analog-to-digital converters, and echo-cancellation circuits to maintain good dynamic range and low distortion. An automatic networkbalancing feature gives a signal-tonoise ratio of 10 to 15 dB .

Maximum dynamic range is ensured by fully differential circuits and autocalibrating converters. Additional functions include a speaker drive, a pair of 8-bit DACs for observing the
eye-pattern, a common-mode reference generator, and a resistance-to-digital converter for measuring the value of the programming resistor in the phone jack of programmable-mode installations.
The PHY-10 digital-signal processor (DSP) handles transmission while the PHY-11 DSP controls data reception. These chips accept 40 simple commands from the modem host microprocessor for controlling functions ranging from modulation selection to data I/O. The DSPs also control protocol negotiation with other modems and provide diagnostics such as analog and digital loopback testing. The chip set is available now for $\$ 65$ per set in quantities of 10,000 . A module configuration costs $\$ 90$ in the same quantities.

Phylon, Inc., 4027 Clipper Ct., Fremont, CA 94538; (415) 6562606. CIRCIF 59S

- MILTLEONARD


# NETWORK CHIPS IMPLEMENT ETHERNET AND TOKEN RING 

For use in PCs and LAN adapter cards, the ChipsLAN two-chip set from Chips and Technologies Inc. handles both Ethernet (IEEE 802.3) and token-ring (IEEE 802.5) network protocols. Connecting directly to an 80386 SX or -DX local bus, the 82C581 LAN controller operates as a bus master while transferring data between host memory and the network. The 82 C 581 supplies statistics for network management and supports soft-ware-programmable changes in protocol type and speeds, or I/O and memory base-address locations.

The controller interfaces with the network media through the 82 C 585 serial interface chip, which has an attachment unit interface for 10Base5 and 10Base2, and a transceiver for 10BaseT Ethernet. It also supports token ring on shielded or unshielded twisted-pair cables. Manchester encoding/decoding functions and constant-gain phaselocked loop (PLL) circuits supply the decoding and recovery of clock and data for receiving and encoding for transmitting.

A third chip, the 82C576, interfaces the ChipsLAN to a Micro Channel bus. The 82 C 581 comes in a 208 -pin plastic
quad flatpack (PQFP), the 82 C 585 is in a 64 -pin PQFP or a 68 -pin plastic leaded chip carrier. Priced at $\$ 90$ in 1000 -piece quantities, the ChipsLAN chipset will be sampled in the fourth quarter this year.

Chips and Technologies, Inc., 3050 Zanker Rd., San Jose, CA 95134; Gavin Bourne, (408) 434-0600.

## INTEGRATED DEVICE TARGETS GHZ J0BS

Intended for spread-spectrum receivers, cordless and cellular telephones, and pagers working at radio frequencies of up to 1 GHz , the SL6442 integrated radio front-end chip contains a low-noise amplifier with automatic gain control. The chip operates from a single 5 -V supply, requires 4 mA of current during operation, and powers down to less than $7 \mu \mathrm{~A}$ in the standby mode. It's housed in a 20 -lead SO package and sells for $\$ 16$ each in quantities of 100 .
GEC Plessey Semiconductors Ltd., Cheney Manor Swindon Wiltshire, SN2 2QW, United Kingdom; Phone: +44 (0)793 51800 GIGGIF588

## NEW PRODUCTS <br> SOFTWARE

# Build Data-Acquisition and ANALYSIS T00L IN WIND0ws 3.0 

Using Snap-Master for Windows 3.0, designers of data-acquisition systems can define custom test instruments that duplicate the proficiency of conventional instruments. The icon-based software takes advantage of the Windows graphical user interface as well as the expandedmemory capabilities.
Snap-Master operates at the maximum speed of the analog-to-digital hardware, up to $400 \mathrm{ksamples} / \mathrm{s}$. It can control sensors, transducers, actuators, and signal conditioners. The tool can also simultaneously handle several data-acquisition cards operating on different types of data, including analog-to-digital plug-in cards, digital bits, counters, or proprietary devices. This can be done at different sample rates with few limitations on how the data is acquired, displayed, analyzed, or stored. Snap-Master can displat different data sources on the same screen with zoom or pan capabilities. Plots can be put into a strip-chart

## form.

To create a custom test instrument, the user defines the flow of data through the test system with a flow chart. Graphical icons represent each element of the instrument. The icons are connected together with data pipes to route the data flow through the system. Dialogue boxes define the details for each icon, including channel settings. Setup time can be reduced by performing group operations on similar channels, thereby bypassing the need to define settings for each channel. In addition, defaults are supplied if they aren't set by the user.
Hardware requirements include an IBM-compatible PC, 2 Mbytes of system memory (4 Mbytes recommended), EGA, VGA, AT\&T, or Hercules graphics, MSDOS 3.0 or higher, and the applicable analog I/O hardware. A math coprocessor is recommended. Snap-Master is priced at $\$ 995$ and is available now.

HEM Data Corp., 1733612 Mile Rd.,
Suite 200, Southfield, MI 48076;
(313) 559-5607. CHIBIF 583

- RICHARD NASS


## REAL-TIME DEBUGGER RUNS IN X-WIND0WS

Offering users an X-windows Motif interface, the LDB debugger for realtime Unix and Posix software supplies both source- and kernel-level debugging. Those levels support debugging of multiple threads and/or multiple processes.

The source-level debugger can pass blocked signals or stop signals to the process being debugged and can generate (or not generate) a message when the signal occurs. The debugger also gives users an unlimited number of breakpoints, all of which are assigned ID numbers. The points can be set to be absolute, always stop, conditional, or stop only if a certain condition is met.

Furthermore, breakpoints can be disabled or deleted according to their ID number. Additional features include watch points and trace points, single stepping, and stack examination.

The software also permits users to search and examine source files, print search directories, examine data or symbol tables, alter code execution,
and construct command subroutines. LDB can also debug a program remotely, using an Ethernet link as the interface to the system.

The initial release of the LDB de-

bugger will support LynxOS, a ROMable real-time Unix. Then, versions of LDB will be released in 1992 to handle standard Unix variants. The current release will be an 80386 AT source-level applications debugger and sells for $\$ 895$.

Lynx Real-Time Systems Inc., 16780 Lark Ave., Los Gatos, CA 95030; Dr.
Moses Joseph, (408) 354-7770.
CIRGIF 584


Behlman's AC Power Source works perfectly to simulate the power that's available in all 172 nations. Use it to do sophisticated 50 Hz testing of trash compactors for tiny Tuvala, as well as 400 Hz avionics testing in Alaska. It gives you up to 9000 VA of clean power, at prices that won't clean you out, starting at just $\mathbf{\$ 2 , 3 5 0}$. Call (800) 456-2006 today, or write: Behlman, 6 Nevada Drive, Lake Success, New York 11042.


BEHLMAN
An Astrosystems Company

CIRCLE 96 FOR U.S. RESPONSE CIRCLE 97 FOR RESPONSE OUTSIDE THE U.S.

## SOFTWARE HELPS USERS DESIGN FOR QUALITY

Engineers can design products for manufacturing and quality using the Simultaneous Engineering Design System (SEDS) from Pacific Numerix that combines the company's pc-board analysis tools into one system. SEDS provides software for thermal, vibration, fatigue, soldering, and transmissionline analysis. In addition, this analysis can take place before the board is routed. The company claims that when products are run through the system, they can pass through manufacturing easier and be of higher quality. SEDS runs on all Unix workstations that use the X-Windows and Motif standards. Pricing starts at $\$ 20,000$ for a standalone system and $\$ 30,000$ for a network version.
Pacific Numerix, 1200 Prospect St.,
Suite 300, La Jolla, CA 92037; (619)
587-0500. CHIGEF 602

## AUTOPLACER TOOL USES INTELLIGENT ALGORITHMS

The MaxPlace interactive autoplacement program runs on DOS, Unix, and Apple operating systems. Many of the tool's features are built with intelligent algorithms created to satisfy requests from CAD designers. For instance, MaxPlace calculates the available board space automatically and places components in order of their importance and priority as desired by the designer. In addition, the parts are placed in the most optimum routing position.


You get fast hardware and software support for all the popular languages. A software library and time saving utilities are included that make instrument control easier than ever before. Ask about our no risk guarantee.
(DRPI) source code, and a trial license for an ObjectStore Software Developers Tool Kit used for Unix workstations. DRPI is a procedural interface guideline proposed by the CFI to give users a means of exchanging design information among point tools with a CAD framework. The Prototyping Program, including initial consulting and training, costs $\$ 4995$.

Object Design Inc., One New England Executive Park, Burlington, MA 01803; (617) 270-9797. GIBGIF G04

## Create Complex Cad F00TPRINTS IN SECONDS

The CAD Manager is a CAD compiler from Expert Views Inc. that extracts package-dimension information from the company's centralized database and generates CAD footprints that meet layout, documentation, and manufacturing standards. Even a complicated footprint, requiring hours to create by hand, can be generated in seconds using CAD Manager and exported into a pc-board design system. CAD Manager compiles the footprint graphics into IGES, the standard for transferring information between CAD systems. CAD Manager, which runs on Unix workstations, is shipping now. It operates as part of the company's Component Information System.

Expert Views Inc., 100 Fifth Ave., Waltham, MA 02154; (617) 890-0333.
CIRGIE 605

Component Cluster technology is also included. It's the same rule-based procedure designers use when they look at a schematic and mentally take note of which components should be grouped together or next to a particular component. MaxPlace is shipping now. The DOS version costs about $\$ 4500$. Contact the company for Unix and Macintosh pricing.
Massteck Ltd., P.O. Box 1130, 95 Russell St., Littleton, MA 01460; (508) 4860197. CTRGIF 603

## PROTOTYPING PROGRAM AIDS CFI COMPLIANCE

Object Design now has a CAD Framework Initiative (CFI) Prototyping Program for its object-oriented databasemanagement system called ObjectStore. The company provides program participants with a complete package of services, ObjectStore Design Representation Programming Interface


E L E C T $\quad$ C $\quad \mathbf{O}$

## PRESSURE SENSORS DELIVER DIGITALLY CALIBRATED OUTPUTS

Five pressure sensors from SenSym Inc. deliver digitally calibrated digital outputs for absolute, differential, and gage-pressure measurements. These range from 0-1 psi to $0-100 \mathrm{psi}$ with a resolution of $1: 10,000$. Based on a semiconductor sensing element, the SMRT series sensors use a RISC microprocessor with on-board EPROM to perform linear interpolation for error correction over pressure and temperature ranges. Maximum error is $0.5 \%$ of full scale over temperatures from $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Long-term stability is better than $0.1 \%$ full-scale, and response time is under 80 ms maximum.
For use with noncorrosive fluids and gases, the SMRT series sensors deliver a synchronous, serial digital output for direct interface to microprocessorbased systems. Output signals are in a 16-bit, signed-binary, two's comple-

ment format. Operating from a $5-\mathrm{V}$ power supply, the sensors are packaged in a thermoplastic housing with with a standard single in-line package connector and barbed ports for plastic hose hook-up. SMRT sensors are available now at prices starting from $\$ 115$ each in 100-piece quantities.
An evaluation kit for the sensors, which supplies RS-232 and LCD outputs, plus all the necessary signal-con-
ditioning circuitry, costs $\$ 385$ apiece in single quantities.

SenSym, Inc., 1244 Reamwood Ave., Sunnyvale, CA 94089; (408) 7441500. GIBGIF 589

MILT LEONARD

## ACTUATORS PRECISELY CONTROL FLOWS

Extremely precise, high-speed flow control of gases and liquids is the forte of the ASB series of ceramic actuators. The multilayer piezoelectric actuators are hermetically sealed in a metal case for use underwater or in oil. Thanks to the actuators' conversion of electrical energy into mechanical movement, users can control movement into the micron range. Six products are offered in surface- and pad-mounting types. Prices range from $\$ 450$ to $\$ 790$ each, depending on package, displacement variation, and quantity. Delivery is in from 8 to 10 weeks.

NEC Electronics Inc., 401 Ellis St., P.O. Box 7241, Mountain View, CA 94039; (415) 960-6000. GIBGIF 550

## Are You Still Using An Old Fashioned Mouse?



Don't get left behind in the Dark Ages. Upgrade to Mouse-trak ${ }^{\text {TM }}$. Because

And since Mouse-trak ${ }^{T M}$ offers a 30 -day money back guarantee, you can't lose. Call today.

Penton Publishing's Camera Department started recycling chemicals from film wastewater 25 years ago...long before the ecologically-smart idea was widely recognized.
For almost as many years, the Penton Press Division has been recycling scrap paper, obsolete inventory, and printing press waste materials. In 1991, Penton Press will recycle some 5500 tons of paper, 9 tons of aluminum plates, and 3 tons of scrap film negatives. Furthermore, the Press Division has invested $\$ 500,000$ in air pollution control equipment.
Company-wide, the recycling spirit has spread from Cleveland headquarters to offices throughout the country.
Penton Publishing believes these practices make a significant quality-of-life difference for people today... and will help create a safer, healthier environment for generations to come.

Penton Publishing

Mouse-trak ${ }^{\text {TM }}$ gives you unique features ideal for CAD :

- Instant cursor speed control
- User-definable keys
- Click and drag mode

Mouse-trak ${ }^{\text {TM }}$ helps you get more done, too. According to independent studies, Mouse-trak ${ }^{\text {TM }}$ is $27 \%$ faster and more accurate than the leading mouse. It's also more comfortable and takes up less work space.


## Premium GaAs at Regular Prices



If you're considering powering your MMIC-based system with conventional MESFETs, STOP! TRW can drastically increase the performance - and mileage - of your MMIC investment.

In our MMIC foundry, we're producing premium GaAs HEMT and HBT MMICs for prices comparable to what you're now paying for MESFETs. Which means you could be using high performance, low noise HEMTs or high efficiency HBTs - without paying more at the pump.

What's more, TRW GaAs MMICs include performance-enhancing backside vias and air bridges - at no extra charge.

Our GaAs prices are level because our fabrication efficiency is high. We've achieved nearly $85 \%$ process commonality among our HEMT, HBT, and MESFET technologies. So we can use one flexible fabrication line to pump out all three types of MMICs.

We also keep costs down with
computer-aided manufacturing, statistical process control, and the MMIC industry's most highly automated on-wafer dc and RF probe testing techniques.

For more information on our affordable, high octane MMICs, please call: 1-800-GETMMIC.

MMIC Foundry Services Manager TRW Electronics \& Technology Division One Space Park
Redondo Beach, CA 90278
Fax: 213.812.7011

A sample of our current GaAs prices:

| Technology | Price $^{*}$ |
| :--- | :--- |
| $0.2 \mu \mathrm{~m}$ HEMT | $\$ 29 \mathrm{~K}$ |
| $2.0 \mu \mathrm{~m}$ Emitter HBT | $\$ 29 \mathrm{~K}$ |
| $0.5 \mu \mathrm{~m}$ MESFET | $\$ 29 \mathrm{~K}$ |

*Prices are for processing six 3 -inch wafers per our established PCM yield specifications. Masks, rule checks, design rules, die testing and special requirements will be quoted on request. All prices are subject to change without notice.


44 GHz HEMT Downconverter

## TR쿠

## TRW is the name and <br> Mark of TRW Inc. <br> Printed in U.S.A.

# RISC-Based Controller Handles Windows With Ease dave brosky 

Taking aim at X -window terminals and other graphicsbased applications, the LR33020 "self-embedding" controller from LSI Logic simplifies the design of high-performance video systems. Employing a modified version of the MIPS R3000 RISC processor CPU at its core, the 33020 adds to that processor 4 kbytes of di-rect-mapped instruction cache and 1 kbyte of data cache (also directmapped), support of interleaved DRAM and video RAM, automatic wait-state generators, a 1-word-deep write buffer, two PS/2-style serial interface (for a keyboard and mouse), and two 24 -bit general-purpose timer/counters and one 12 -bit DRAM refresh timer.

To support the video and graphics applications, designers also added a dedicated bit block transfer (BitBLT) coprocessor, flexible video timing generation, a video data FIFO register for speed matching with a DRAM-based frame buffer), and four DMA channels for pixel-move operations and display refresh.

With its on-board caches and graphics hardware, the chip can drastically reduce the system chip count for X-window terminals, laserprinter controllers, and other imaging hardware. That overall reduction in chip count reduces system power consumption and size. Since the processor is also software compatible with the MIPS family, software written for R3000 or R2000 CPUs can easily be migrated to the 33020 .

The BitBLT unit on the chip is implemented as coprocessor 2 on the MIPS coprocessor interface that is part of the R3000 core. Existing R3000 instructions-MTC2, MFC2, SWC2, and LWC2-are used for loading and reading the coprocessor registers. Source-to-destination data moves with bit alignment can be done with the coprocessor, and within the block is a 16 -function logical unit that performs Boolean operations on the image data. Pixel depths

can be as small as 1 bit and increase in powers of 2 up to 32 bits. For efficient control of font bit maps, the coprocessor also includes a color expansion capability and hardware support for bit-map transparency. Two of the chip's DMA channels control the pixel movements during BitBLTs.

The video timing block on the chip generates the Hsync, Vsync, and Blank signals and generates the timing from a video-clock input that can be asynchronous to the CPU's system clock input. So that page printers can also be implemented by the LR 33020, the Vsync signal can be programmed to deliver a bidirectional output to rapidly draw the scan line. Interrupts can be generated either after each scan line or on a single scan line.

An on-chip 32-word-by-32-bit FIFO register and video shifter allows the chip to employ lower cost DRAMs rather then the higher performance and more expensive VRAMs. Thanks to the buffer, high-resolution monochrome and medium-resolution color displays or laser printers can employ the controller with DRAMs to trim system costs. One of the two remaining DMA controllers on the chip is used to minimize CPU
and bus overheads by performing the block transfer of refresh data from the DRAM; however, the controller can also support VRAMs to implement the highest resolution or more bits per pixel. The serial video output can contain $1,2,4$, or 8 bits for each video clock period. Furthermore, when VRAM is used, the FIFO buffer can store hardware cursor data and, as a result, enhance cursor performace.

Since the controller chip is trying to lower system cost, it can boot up from either 8 - or 32 -bit memories. On-chip logic does the byte gathering with a single 8-bit-wide memory employed for system booting.

The $25-$ and $33-\mathrm{MHz}$ versions of the LR33020 come in either a 208 -lead metal quad-sided flat package or a 224-lead ceramic pin-gird array. A 40MHz version will also be available in the PGA option. In lots of 1000 , the $25-\mathrm{MHz}$ MQFP-housed LR33020 graphics controller sells for $\$ 129$ apiece. Samples will be available late this quarter, with product quantities at the end of the first quarter of 1992. Military-qualified parts will be available in late 1992.

LSI Logic Corp., 1551 McCarthy Blvd., Milpitas, CA 95035; (408) 4338000.

CIRCLE 580

## DC-DC Converter Transformers and Power Inductors

These units have gull wing construction which is compatible with tube fed automatic placement equipment or pick and place manufacturing techniques. Transformers can be used for self-saturating or linear switching applications. The Inductors are ideal for noise, spike and power filtering applications in Power Supplies, DC-DC Converters and Switching Regulators.

- Operation over ambient temperature range from $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$
- All units are magnetically shielded
- All units exceed the requirements of MIL-T-27 $\left(+130^{\circ} \mathrm{C}\right)$
- Transformers have input voltages of $5 \mathrm{~V}, 12 \mathrm{~V}, 24 \mathrm{~V}$ and 48 V . Output voltages to 300 V .
- Transformers can be used for self-saturating or linear switching applications
- Schematics and parts list provided with transformers
- Inductors to 20 mH with DC currents to 23 amps
- Inductors have split windings
 Electronics, Inc. 453 N. MacQuesten Pkwy. Mt. Vernon, N.Y. 10552 Call Toll Free 800-431-1064 IN NEW YORK CALL 914-699-5514


## 186 CHMOS MICROPROCESSORS Feature Low P0WER

Anew low-power microcomputer and two new highly integrated microcomputers with power-management features are designed for modems, LAN controllers, disk drives, and other data-intensive applications. Built using Intel's $1-\mu \mathrm{m}$ CHMOS process, the three new microcontrollers use a new static CPU core, resulting in higher performance and lower power consumption.

The 80C186XL processor is feature-for-feature compatible with the Intel 80C186 processor, yet has $25 \%$ higher performance and $50 \%$ lower power consumption. This product, which operates at up to 20 MHz , allows current users of the 80 C 186 processor to upgrade their product easily and also affords development of new portable designs.

Available in 3 - and $5-\mathrm{V}$ versions, the 80C186EA processor has three powermanagement modes-idle, which freezes the CPU clock while keeping peripherals active; powerdown, which freezes all internal clocks; and powersave, which uses a programmable in-
ternal clock divided to allow processes to occur at a slower rate. Applications using the 3-V processor (designated 80L186EA) can run on two AA batteries with an $80 \%$ reduction in power vs. a standard 80C186 processor.

Also available with idle, powerdown, and powersave, the 80 C 186 EA microprocessor has four direct memory access (DMA) channels, two interrupt controllers, 22 input/output pins, and four timers, besides standard 186 processor peripherals.

Two serial channels afford interprocessor communications, diagnostics, and interfacing with modems; two I/O ports make it possible to connect to scanners, LEDs, keypads, and displays. All devices are available now. The 80C186XL, the 80C186EA, and 80L186EA are priced at $\$ 11.80$ each; and the 80 C 186 EC is $\$ 17.70$ each, all in lots of 1000 .

Intel Corp., Literature Packet LP89, P. O. Box 7641, Mt. Prospect, IL 60056-7641; (800) 468-8118.

## GIRGIF 581

JON CAMPBELL

## Data Compression IC Runs Fast, Handles Multitasking

By upping the clock frequency to 50 MHz and enhancing the onchip logic to expand the addressing range and handle multitasking operations, Stac Electronics has created the first data-compression chip that can handle network traffic. It can compress and decompress files that have been packetized and transmitted over networks by multitasking-quickly switching between more than 1500 concurrent full-duplex communication sessions. Such a capability suits the chip for use in LAN cards and in bridges and routers.

The state of the compression chip for each session is stored in an external memory-either 16 Mbytes of DRAM or 256 kbytes of SRAM (maximum)and the chip quickly switches between states to keep track of each session. An on-chip DRAM and memory controller handles refresh, addressing, and read and write-strobe generation.

When running at 50 MHz , the 9705 delivers compressed data at rate of 2.5 Mbytes/s. That is about $35 \%$ faster
than the previous, non-multitasking versions of the chip. The worst-case average lossless data compression ratio is 2:1 and for best case situations-CAD and image files-the chip can achieve 18:1 results. Such compression rates can drastically improve network transfer speeds without any data loss. In contrast, image files compressed with lossey schemes can't recover content lost by compression. Decompression rates are faster than compression speed: Received files can be delivered at up to 6 Mbytes/s.

The CMOS chip was also intended for use in portable systems, either for networking or for storage applications, and has a low-power standby mode that consumes just 1.5 mW from a $5-\mathrm{V}$ supply. The chip is pin-and-software compatible with the company's 9704 chip and in lots of 50,000 sells for $\$ 24$ apiece. Samples are available now.

Stac Electronics, 5993 Avenida Encinas, Carlsbad, CA 92008; Steve Koschmann, (619) 431-7474.

## CIBGIF 582

DAVE BURSKY

# Tiriturl Cumpsitiliciosint Wirlilit hivit libit hlofunt 



The qualities that make our metal enclosures great can also be found in our polymer composites.

Our complete line of composite enclosures provides virtually every level of protection to handle even the most stressing environment.

The handsome, streamlined design can elegantly incorporate our innovative options-from molded latches to see-through covers.

Our 15 basic styles, matching JIC and NEMA sizes, provide sizing and performance to meet all of your enclosure needs.

And of course, all our composite enclosures are supported by the widest and most experienced service and distribution network in the business.

Now every enclosure you need, whether it be metal or composite, can come from the leader in enclosures-Hoffman.

For a free brochure on our complete line of composite enclosures, write Hoffman Engineering, 900 Ehlen Drive, Anoka, MN 55303, or call (612) 421-2240.

## Toffruan

A Pentair Company

# 3M Announces Double-Coated Foil Shielding Tape 

## Copper foil base with electrically-conductive adhesive on both sides for reliable point-to-point grounding.

AUSTIN, Tex. - This new UL Recognized tape has a multitude of uses in electronic design, test, and QC laboratories where good grounding paths are required. Other applications include shielding of PC boards, microwave antennas and display boards; grounding and static charge draining.
Scotch ${ }^{\text {TM }}$ Brand Electrical Tape \#1182 features a dynamic range over a frequency from 1 MHz to 1 GHz. EMI/RFI shielding effectiveness was measured in the Near Field using a modified Mil Std 285 test procedure.
In IC applica-


Scotch Brand Foil Shielding Tape \#1182 is supplied on a liner that permits easy handling and dispensing in either random or definite lengths without curling. tions the copper foil also provides an excellent heat conductive path to protect sensitive areas from excessive thermal exposure - Class $155^{\circ} \mathrm{C}$ continuous operating temperature.
It is supplied on a liner that permits easy handling and die-cutting without seriously wrinkling the foil backing. A complete line of standard dispensers is available to increase productivity and the application of Scotch Brand Foil Shielding Tapes. They are available with liner take-up attachments and deliver either random or definite lengths. Custom application equipment can be designed for automatic or semi automatic production.
Scotch Brand Foil Shielding Tape \#1182 is one in a family of metal foil tapes.
For more information contact a 3M Electrical Specialties Division representative or authorized distributor or call 1-800-233-3636.

3M Electrical Specialties Division PO Box 2963
Austin, TX 78769-2963

## CIRCLE 80 FOR U.S. RESPONSE

 CIRCLE 81 FOR RESPONSE OUTSIDE THE U.S.
## B0ARD HANDLER EASES IN-LINE TEST



Smooth integration into an automated factory is promised by an automated board handler for in-line factory testing of surface-mounted pc boards. The handler is designed to link Teradyne's Z-series in-circuit testers with "handsoff" board-assembly lines. In addition, the handler functions with any SMEMA-standard conveyer to accommodate surface-mounting and through-hole boards built to SMEMA standards. Mounting directly on the tester, the handler uses a mechanical push-down fixture and accepts boards from 4 to 18 in . wide. A motorized lift eases fixture changeovers. Handling cycle time is 7 seconds/board. Pricing starts at $\$ 50,000$.

Teradyne Inc., 321 Harrison Ave., Boston, MA 02118; (617) 482-2700. CHRGIF 589

## THIN-FILM C0ATING SYSTEM SUITS R\&D TASKS

The L400 line of vacuum coating systems is now available in both sputtering and evaporation configurations. Both versions can be adapted to suit various R\&D applications and can be retrofitted to accommodate changes in task definitions. For example, the coating chamber lid of the sputtering version can accept various cathodes with diameters from 50 to 200 mm . Simultaneous sputtering from three $50-\mathrm{mm}$-diameter cathodes focused on the center of the substrate carrier is also possible. There's a choice of power supplies, thus allowing both RF and dc sputtering operation. Besides horizontal sputtering (either up or down), vertically oriented substrates can be sputtered simply by rotating the coating chamber 90 de-grees-a unique option among R\&D coating systems. More information and pricing on request.

[^8]

Just Published! A practical handbook to help you design today's sophisticated machinesSTANDARD HANDBOOK OF MACHINE design
By Joseph E. Shigley and Charles R. Mischke
1,632 pages, 929 illustrations, \$119.50
The entire subject of machine design is presented with emphasis on solving problems that arise daily in engineering design. The wide range of new materials, new components, new processes, and new analytical tools that have brought great changes in the way machines are designed have been covered to permit the design of machines in the future to meet more rigorous standards of reliability, safety, lighter weight, greater speed, and compactness. Use of computeraided design methods as well as other ma-chine-computation facilities are integrated throughout the handbook and presented in such a manner that future developments in computer hardware and software will not render the contents of the handbook obsolete.
47 GIANT SECTIONS fully cover every aspect of machine design.
To order your copy, complete the coupon below and mail to: Penton Education Division, 1100 Superior Avenue, Cleveland, Ohio 44114 or, for faster service, call 800-321-7003 (In Ohio, call 216-696-7000).

## ORDER FORM

Please send me__ copy(s) of STANDARD HANDBOOK OF MACHINE DESIGN. I understand that I can review it for 15 days and, if not satisfied, return it for full refund or credit.
> $\square$ My payment is enclosed for post-age-free shipment in the U.S. and Canada.
> $\square$ Bill my company and include shipping and handling charges. Company purchase order required.
> $\square$ Charge my: $\square$ MasterCard
> $\square$ Visa $\square$ American Express Card

Account No.
Exp. Date
Name

Company
Address $\qquad$
City
State $\qquad$ Zip

Signature
Penton Education Division - 1100 Superior Avenue - Cleveland, Ohio 44114

## Now catch the bugs that defy logic.




The HP16500A logic analysis system shows what's bothering your designs.
Power up a new design and you're in for a battle. That's when you need the HP 16500 A logic analysis system. With one modular system, you can focus measurement power on those press-
ing problems. Before things get out of hand.
Choose from a wide range of modules. The state/timing module provides advanced capabilities, including 100 MHz state speed for debugging RISC and high-end CISC processors.
There's a $1 \mathrm{GSa} / \mathrm{s}$ scope for sin-gle-shot troubleshooting. A 1 GHz timing module for precision timeinterval measurements. And pattern generation for functional testing.
And you get the industry's broadest microprocessor and bus support....more than 100 solutions to speed and simplify debugging of virtually any microprocessor based design. Plus an intuitive
full-color, touch-screen interface to make setup and operation easier too.
So take control of the debugging process. Call 1-800-452-4844.
Ask for Ext. 2601 and we'll send a brochure on the analysis system that can catch the toughest bugs before they start bothering you.
There is a better way.

## (ip) <br> HEWLETT <br> PACKARD

[^9]

HTBasic from TransEra will turn your PC into a scientific workstation at a fraction of the cost. A real alternative to a high-priced dedicated workstation, a PC with HTBasic gives you the capabilities you need for complex scientific/engineering applications, while retaining compatibility to run and share data with standard PC software.

The savings don't end with the workstation itself. With an HTBasic system, you can use industry-standard printers, graphic output devices, and networking systems. You get the flexibility you need to lay out the system you want without being tied to limited offerings from one supplier.
HTBasic is a state-of-the-art language which gives you a number of advanced scientific/engineering features not found in other BASIC packages.

Features such as data acquisition and IEEE-488/RS-232 instrument control syntax, COMPLEX arithmetic, matrix mathematics, complete HP-style graphics, a comprehensive on-line help facility, and many more, add up to increased productivity for all levels of users.

The right choice for your next engineering workstation is a PC with HTBasic. Call or write us today for more information.

## TransEra

Engineering Excellence for 15 Years $^{\mathrm{TM}}$
3707 N. Canyon Road Provo, UT 84604
(801) 224-6550 Fax (801) 224-0355

DIRECTCONNECTION


## "Tango-PCB PLUS is the most intuifive CAD program I've ever used."

"The Tango-PCB PLUS circuit board design tool is light and simple. Its Window ${ }^{\text {TM }}$-like interface is very easy to use. Tango does what I want it to do in the logical way it ought to be done I heartily done. Theartily recommend it to others." Mike Simmonds Mike Simmonds
VP, reararbeq
manufacturer Tango's feature-rich circuit board layout and autoroute packages offer high performance and ease of use. Their affordable prices include great documentation and tech support and a money-back
guarantee.

## Tango

See for yourself. Call today to order yo
free PCB/Route evaluation package. 800 488-0680 619 554-1000 • FAX: 619 554-1019
ACCEL Technologies, Inc
6825 Flanders Drive • San Diego, CA • 92121 - USA
Contact us for the representative nearest you.
ACCEL TECHNOLOGY
CIRCLE 400


BOARD LEVEL, HIGHCURRENT CONNECTORS

- High current, low • Blind mate voltage drop capability
- Power distribution applications
- Board-to-board configurations

F JDR Microdevices ${ }^{\circ}$ 2233 Samaritan Lane, San Jose, CA 95124


## Prototype Cards

Decode and buffering circuitry supported Bus pins silk-screened on both sides for easy wiring; all holes plated through.
JDR-PR2 8-Bit Card
$\$ 29.95$
JDR-PR1 8-Bit Card w/o decode .. \$27.95
JDR-PR10 16-Bit Card w/decode . \$34.95
Part kits available

## Extender Cards

EXT-8088 8-Bit for 8088 ................. $\mathbf{\$ 2 9 . 9 5}$
EXT-80286 16-Bit for 286/386 ........ \$39.95
EXT-16 16-Bit for Microchannel ..... \$69.95

## Call for a free 100-pg. catalog <br> $800=538=5000$

JDR
CIRCLE 413

A D S
A D

## CHIPSAFE

For Safely Storing, Organizing, Archiving and Transporting Your IC Components


Our handsome, Crushproof, Dust-Tight, Snap-fastened IC Storage alburns with ESD protection are the perfect solution for physically and electrically protecting your library of IC MASTERS, MODS, REVS and samples. In stock for immediate delivery.

$$
\begin{array}{|l|l|l|l|}
\hline \text { Product } & \text { Mocell } & \text { Size } & \text { Chip Capacity (OIP) } \\
\hline
\end{array}
$$




Che

 | ChipPockerer | 400 | $3^{*} \times 4^{*}$ | 55 | 26 | 7 | 5 | Shit pocket size | $\$ 6.95$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | iTOI $\qquad$ TEL: (617) 332-1010 iTOI ENTERPRISES CIRCLE 410

## Instant Microcontroller



## Instant C Programming

Don't use a microprocessor, use a SmartBlock ${ }^{\text {TM }}$ microcontroller module to build your custom controller. Our \$195 interactive Dynamic $\mathbf{C}^{\text {TM }}$ development system makes programming easy $3.5 \times 2.5$ inch module includes microprocessor memory, time/date clock, eeprom, watchdog serial ports and more. As low as $\$ 59$ in quantity The efficiency of a custom design without the headaches.

## Z-World Engineering

1724 Picasso Ave., Davis, CA 95616 USA Tel: (916) 753-3722
Regular Fax: (916) 753-5141
Automatic Fax: (916)-753-0618
(Call from your fax, request data sheet \#14.)


Free Catalog
The World's Largest Collection of Adapters \& Accessories for VLSI/Surface Mount Devices

- Emulator Pods \& Adapters - Debugging Accessories
- Debug Tools
- Prototyping Adapters
- Programming Adapters
- Custom Engineering
- Socket Converters

Emulation Technology, Inc.
2344 Walsh Ave. Santa Clara, CA 95051 Phone: 408-982-0660 FAX:408-982-0664
 EMULATION TECHNOLOGY

## PCXI

INDUSTRIAL COMPUTERS


EISA and AT bus, rackmount industrial computers. Modular, interchangeable, multi-vendor industrial PCs Noise, emissions, power, ground, airflow \& cooling are specified \& verifiable. All PC functions, from CPU (286/386/486) to power supplies, are enclosed \& protected in metal-shielded modules, with front pane connectors.
RAPID SYSTEMS

## 206-547-8311

RAPID SYSTEMS

# The SCSI bus. Powerful enough to lay you out flat. 

Take it from people who knowbetter than anyone. SCSI complexity is growing. Through evolution in the bus. Through endless new configurations.

Still, SCSI's a "standard." And, as an integrator or peripheral manufacturer, you can't simply "pass." You're in. For host adapter firmware development, driver design, device evaluation, testing and inspection. Or for peripheral firmware design, testing, support and repair. And you need the tools and support that ensure productivity, accuracy and compatibility. For today's SCSI tasks - and tomorrow's.

That's why Adaptec's Development

Systems Operation came into being a half decade ago. And why we're here today, with proven success in SCSI test and development tools. With a customer list that's a worldwide
"Who's Who" in computers, peripherals, telecommunications and a dozen other industries. It's also why our 4th-generation SCSI Development and Test System and our array of task-specific test systems - from our Bus Analyzer to our Disk Basher - bring a unique level of confidence. About host/device emulation, upgrading, service and support, third-party resources and the other issues that determine the success
of SCSI-related endeavors. SCSI challenges. Adaptec solutions. That's virtually SCSI's past. So, if SCSI's part of your future, you'll want to call or write us soon. We can't promise to end SCSI complexity. But we can deliver tools and support powerful enough to make you, not SCSI, the master. So nothing ends up flat out except the speed and accuracy of your SCSI design and test activities.

## adaptec

When you're serious about SCSI.
691 South Milpitas Blvd.
Milpitas, CA 95035
1-800-227-1817 ext. 53


## DIRECT CONNECTION

## SCSI CONTROLLERS FOR IBM COMPATIBLES

- Low cost, high performance MS-DOS, DR-DOS, Microsoft Windows $3 . x$ compatible
- Hard disk ROM BIOS with embedded format utility


SC 352FM


Supports tape and optical drives, scanners, printers, etc.
Optional MSCDEX CDROM support

- Two-year warranty

Additional features:

- SC352FM supports up to 4 floppy drives
- SB 352M is SCSI only
- Password security feature

Great for laptops!
$\$ 149$
(Qty. 1 - quantity discounts available)
Boca Design, Inc.
(407)451-4462 • FAX (407)451-4463

Call for custom hardware \& software requirements Fax orders accepted

BOCA DESIGN
CIRCLE 404


## SIMPLIFY BOARD LAYOUT

MICRO/Q 1000 ceramic decoupling capacitors share board mounting holes with IC pins to simplify board design. Now add more active devices with increased density in the same space, or design the same package on a smaller board.
Send for your free information.
ROGERS CORPORATION
2400 S. Roosevelt St.
Tempe, AZ 85282. Phone: (602) 967-0624
ROGERS CORP.
CIRCLE 418


MOOULARJACKS: 0 +80\% D.Sub CONNECTORS: Male or Female, 9, 15 and 25 pin. AGENTS WANTED 1755 Osgood St. N. Andover, MA 01845 Inquiries 508 682-6936 FAX 5006689 -9484 Toll Free Ordering 800 343-1455

## Free Circular Connector

 Catalog from LEMOLEMO's new circular connector catalog highlights expanded shell and insert designs. Insert configurations are available in single, multi or mixed designs

including signal, coaxial, triaxial, high voltage, fiber optic and fluidic/
pneumatic. Shell styles are available in standard chrome plated brass,
anodized aluminum, plastic or
stainless steel.

## 

P.O. Box 11488, Santa Rosa, CA 95406

Phone (800) 444-LEMO Fax (707) 578-0869
LEMO
CIRCLE 417


- A 4K frame trace buffer with odvonced searching copobilities.
- Hyperlinked On-line help guides youthroughthe emulation process.
- iceMASTER connect eosilyto your PP, requires no disossembly, or exponsion slots. Works on ony PC ( DOS or OS/2), MicroChannel or EISA. Even loptops! - iceMASTER is versatile: iceMASTER-8051, iceMASTER-68HC11 and iceMASTER-COPS support most fomily derivotives.
- Try iceMASTER risk tree! Sotisistation Guaronteed or refurn for ofull refund!*
- RENTALS AVAILABLE! Ideal for consultonts ond researchers!
- Call today for free demo disk ond ask about a free

8051 Macro Assembler! (800) 638-2423
${ }^{1}$, 1 MMeraLink

METALINK CORP.
CIRCLE 411


NEW SCHEMATIC AND PCB SOFTWARE
With support for extended and expanded memory, HiWIRE II can handle your most demanding schematic and PCB designs quickly and easily. The unique HiWIRE editor allows you to display and edit schematics and PCBs simultaneously, using the same commands for each. HiWIRE II is \$995, and is guaranteed.

## WINTEK CORPORATION,

1801 South Street, Lafayette, IN 47904 (800) 742-6809 or (317) 448-1903

WINTEK
CIRCLE 425

## RELIABILITY PREDICTION SOFTWARE

## ARE YOUR PRODUCTS RELIABLE?

The RelCalc 2 Software Package predicts the reliability of your systemusing the part stress procedure of MIL-HDBK-217E, and runs on the IBM PC and full compatibles. Say goodbye to tedious, time consuming, and error prone manual methods! RelCalc 2 is very easy to use, and features menu windows, library functions, global editing for what-if? trials, and clear report formats. Try our Demo Package for $\$ 25$.

T-CUBED SYSTEMS, 31220 La Baya Drive \# 110 , Westlake Village, CA 91362. (818) 991-0057 • FAX: (818) 991-1281

T-CUBED SYSTEMS
CIRCLE 424


NOISE REDUCTION FOR SMT-PLCCs
Micro/Q® 3500SM family of surface mount capacitors designed to fit under PLCCs. Pads absorb CTE between board and device during soldering. Low inductance, 0.5-0.6 nanoHenries. Choose Z5V or X7R dielectric. Tape and reel format available. Use under MPUs, DSPs, GSPs, FPPs, gate arrays, standard cells, fully custom ASICs. Send for your free sample.

## Rogers Corp.

2400 S. Roosevelt St. Tempe, AZ 85282
(602) 967-0624

ROGERS CORP.
CIRCLE 419


ELECTROSTATIC dischanale simulato ESS-630A
U.S.A WATAHAN NOHARA INTERNATIONAL, INC. TEL(800)366-3515

NOISEKEN


Burn-in Connector Multi-Pin Signal \& Power
L Series blind matable rack and panel connectors provide signal and power capability in a rugged float mountable connector. Optional 8, 15, 25, 50 and 200 amp contacts are available. The low insertion and extraction force contacts provide extensive mechanical life with contact resistance from .25 to 2.5 milliohms. For Additional Information, Contact:

Hypertronics Corporation 16 Brent Drive
Hudson, Massachusetts 01749 (800) 225-9228

FAX: (508) 568-0680
HYPERTONICS
CIRCLE 407

##  SACB PCB PARTLIST

Use a PC to enter your circuit, run mixed mode simulations, prepare netlists, partlists, etc. Then port all the data to your workstation for final integration.

With CapSPICE you get more workstation seats per K\$\$ ... and with plenty of compute power

## Check us out

NW Silicon Specialists, Inc Portland, OR 97229 CapSPICE links CapFAST ${ }^{\text {mM }}$ to PSpice ${ }^{\text {® }}$ CALL (503) 645-8297

FAX (503)690-9396

NW SILICON
CIRCLE 406

## IEEE 488.2

Hardware for IBM PC/AT, Micro Channel, Sun, Macintosh, DEC, and NeXT.

Software for DOS,
UNIX, WMS, menu-driven
and icon-driven environments.
IEEE 488 extenders, analyzers, converters, analog I/O, and digital I/O.

## Call for your free IEEE catalog



IOtech, Inc. • 25971 Cannon Road Cleveland, Ohio 44146•(216) 439-4091 IOTECH CIRCLE 409


LITTELFUSE SHOCKSAFE FUSEHOLDERS
New international holders eliminate possibility of electric shock per IES standard 65 and 257 . Universal body accepts $3 A G, 5 \times 20 \mathrm{~mm}$ and miniature $2 A G$ fuses depending on knob selected. 5 types, 2 knob styles and 2 terminal styles permit design flexibility. Color coded letters on knobs provide immediate fuse size identification. Anti-tease feature eliminates circuit interruption when knob is accidentally depressed.
For information call (708) 824-1188.
LITTELFUSE, INC. 800 E. Northwest Highway Des Plaines, IL 60016 Phone: (708) 824-1188

LITTELFUSE
CIRCLE 426


- Schematic Entry • SPICE Simulation - Model Libraries - Waveform Graphics Intusoft has it all at an Affordable Price! Integrated, Easy to use Simulation Environment, Featuring: A powerful SPICE (ISSPICE) simulator performing AC, DC Transient, Noise, Fourier, Distortion, Sensitivity, Monte Carlo, and Temperature analyses, Extensive model libraries, Schematic entry, and Waveform processing. Starting at $\$ 95$ for IsSPICE, complete systems are available for $\$ 815$.
Call Or Write For
Your Free Demo and
Intormation Kit!
intusoft
O. Box 710 San Pedro CA 90733-0710
Tel. 213-833-0710
Fax 213-833-9658
INTUSOFT
CIRCLE 408


300 MHz Programmable Pulse Generator
from LeCroy
3 Good Reasons to buy your next pulse generator from LeCroy: 1: Performance ( $300 \mathrm{MHz}, 300 \mathrm{psec}$ )

2: Price (around $\$ 8,000$ )
3: Reliability (backed by a 5 -year warranty) Programmable Pulse Generator Mainframe ( $\$ 5,900$ ) accepts up to two plug-in modules that feature combinations of repetition rates (to 300 MHz ), edge transition times (to 300 psec ) and output swings (to 16 Volts P-P into 50 ). Modules are priced from $\$ 1,000$ to $\$ 2,200$. Contact Art Pini at LeCroy Corporation: (914) 578-6020.
LECROY CORP.
CIRCLE 421



# SMART SOLID-STATE CIRCUIT BREAKERS 



Smart Solid-State Power Controllers (SSPCs) are replacing electromechanical circuit breakers in the next generation land, sea, air, and space vehicles. They provide status outputs and permit logic input control. This supports smart electrical load management, since computer or digital logic can now manage the electrical distribution. DDC's 28 Vdc, SSP21110 and 270 Vdc, SSP-21116 series, can be remotely located near the load because of the digital controls they support. These SSPC series offer standard models, differing in rated current, so that fault ("instant trip") and true $\mathrm{I}^{2} \mathrm{~T}$ trip characteristics can be selected to protect wiring and loads. This reliable protection, reduces the overall weight and costs associated with derating requirements of con-
ventional electromechanical protection devices.

Using power MOSFET switches, these power controllers offer low "ON" resistance, low voltage drop, high "OFF" impedance, and low power dissipation. Built with power MOSFETs and custom monolithics, many options such as $\mathrm{I}^{2} \mathrm{~T}$ trip curve tailoring, output rise and fall times, custom packaging, power-on reset characteristics, input control (TTL, CMOS, with/with-out hysteresis), status outputs, and a variety of custom current ranges are possible. They offer small size, low power, and high reliability, since there are no mechanical parts.

The SSPCs are designed with isolation between the load power and the 5 V control logic input and the status outputs, to prevent back propagation of transients and power
spikes. Therefore the case, dc power, and 5 V logic are all electrically isolated.

The status outputs also provide BIT information and an indication of a minimum load current. The status lines are TTL/CMOS compatible in order to support a consolidated electrical load management center (ELMC) of control.

The SSP-21110 and SSP-21116 series will operate over the full military temperature range from - 55 to $+125^{\circ} \mathrm{C}$ (to $+105^{\circ} \mathrm{C}$ without derating). Military screening and optional packaging are available upon request. The SSP-21116, 270 Vdc, series, 2-5 amperes will be available in a smaller package.

Please contact Steve Friedman at (516) 567-5600 extension 381 for further information concerning the SSPC products.

> D D C
> ILC DATA DEVICE CORPORATION ${ }^{\text {® }}$

[^10]Truly incredible...superfast 3nsec GaAs SPDT reflective or absorptive switches with built-in driver, available in pc plug-in or SMA connector models, from only $\$ 19.95$. So why bother designing and building a driver interface to further complicate your subsystem and take added space when you can specify Mini-Circuits' latest innovative integrated components?

Check the outstanding performance of these units...high isolation, excellent return loss (even in the "off" state for absorptive models) and 3-sigma guaranteed unit-to-unit repeatability for insertion loss. These rugged devices operate over a $-55^{\circ}$ to $+100^{\circ} \mathrm{C}$ span. Plug-in models are housed in a tiny plastic case and are available in tape-and-reel format ( 1500 units max, 24mm). All models are available for immediate delivery with a one-year guarantee.

SPECIFICATIONS (typ)
$\left.\begin{array}{lccc} & \begin{array}{r}\text { Absorptive SPDT } \\ \text { YSWA-2-50DR }\end{array} \\ \text { ZYSWA-2-50DR }\end{array}\right\}$

Reflective SPDT YSW-2-50DR ZYSW-2-50DR

| dc- | $500-$ | $2000-$ |
| :---: | :---: | :---: |
| 500 | 2000 | 5000 |
| 0.9 | 1.3 | 1.4 |
| 50 | 40 | 28 |
| 20 | 20 | 24 |
| 22 | 22 | 26 |
| 1.4 | 1.4 | 1.4 |
| 30 | 30 | 30 |



Mini-Circuits

# Setting The IC Standard For SCSI Active Termination. 



## Compact. Simple. Low Power.

## Surface Mount SCSI Terminator.

Now you can achieve high efficiency SCSI termination in a surface mount IC. The LT11172.85 is a 2.85 V device trimmed Actual Size $\pm 1 \%$ to provide a high performance solution for active SCSI termination. And with active termination you'll get higher noise margins and improved cable impedance matching. Even at higher speeds you'll have fewer data errors.

The LT1117-2.85 consumes only 50 mW - that's 16 times less than the 800 mW drain of passive terminators. The tiny SOT-223 surface mount package eliminates size, space and mounting headaches, too-it's small nough to mount inside the

(Graph depicts typical units from multiple lots.)


TOUGH PRODUCTS FOR TOUGH APPLICATIONS.
connector! The LT1117-2.85 doesn't consume excessive power or produce unacceptable outputs as TERMPWR conditions change. Regulation of the 2.85 V active termination is guaranteed down to a 3.95 V TERMPWR input at 500 mA of load current. In addition, the output is fully protected with short circuit current and thermal limiting.

If you're fed up with termination schemes that degrade your SCSI performance, solve those problems today. Save space and power with the LT1117-2.85. It's priced at $\$ 1.95$ in 100 up quantities and available now! For more information contact Linear Technology Corporation, 1630 McCarthy Blvd., Milpitas, CA 95035. Or call 800-637-5545.


[^0]:    ©1991 Intel Corporation. All product names are trademarks of their respective owners.

[^1]:    10 Commerce Drive
    New Rochelle, NY 10801
    914-576-6570 Fax: 914-576-6204

[^2]:    ${ }^{1}$ Low speed, low noise, low power.
    ${ }^{2}$ High speed, low noise, high power.
    ${ }^{3}$ High speed, high noise, low power.

[^3]:    Symphony Laboratories
    2620 Augustine Dr., \#250
    Santa Clara, CA 95054;
    (408) 986-1701

    - CIRCLE 475

[^4]:    2. CALIBRATION IS ELIMINATED with this active circuit, which uses op amps to fix the potentials at the pot terminals. The third op amp gets rid of errors caused by loading of the potentiometer.
[^5]:    © 1991, Yamaha Corporation of America, Systems Technology Division, 981 Ridder Park Drive, San Jose, CA 95131 (408) 437-3133. Yamaha LSI, Systems Technology Division and the Yamaha logo are registered trademarks and FAX VODEM is a trademark of Yamaha Corporation of America

[^6]:    Racal-Redac, Inc. 238 Littleton Road
    Westford, MA 01886-9984, USA Phone: (508) 692-4900 Fax: (508) 692-4725

[^7]:    National Instruments Corp., 6504 Bridge Point Pkwy., Austin, TX 787305039; (800) 433-3488 or (512) 7940100. GIBGIF 573

[^8]:    Leybold AG, D-6450 Hanau 1, Germany. Phone: (0049) 6181-34-4406.
    GIBGIF 600

[^9]:    * In Canada call 1-800-387-3867, Dept. 429 O1991 Hewlet-Packard Co. TMCOLI23ED

[^10]:    HEADCUARTERS AND MAIN PLANT: ILC Data Device Corporation, 105 Wilbur Place, Bohemia, NY 11716 (516) 567-5600, TLX:310-685-2203, FAX: (516) 567-7358, (516) 563-5208

    WEST COAST (CA): GARDEN GROVE, (714) 895-9777, FAX: (714) 895-4988;
    WOODLAND HILLS, (818) 992-1772, FAX: (818) 887-1372; SAN JOSE, (408) 236-3260, FAX: (408) 244-9767 WASHINGTON, D.C. AREA: (703) 450-7900, FAX: (703) 450-6610
    NORTHERN NEW JERSEY: (201) 785-1734, FAX: (201) 785-4132
    NORTHERN NEW JERSEY: (201) 785-1734, FAX: (201) 785-4132
    UNITED KINGDON: 44 (635) 40158, FAX: 44 (635) 32264; FRANCE. 33 (1) $4333-5888$ FAX: 33 (1) $4334-9762$; UNITED KINGDON: $44(635) 40158$, FAX: $44(635) 32264$; FRANCE: $33(1) 4333-5888$, FAX: $33(1) 4334-9762$
    GERMANY: $49(8191) 3105$ FAX: $49(8191) 47433$; SWEDEN: $46(8) 920635$, FAX: $46(8) 353181$ GERMANY: 49 (8191) 3105, FAX: 49 (8191) 47433; SWEDEN: 46 (8) 920635 , FAX: 46 (8) 353181 JAPAN: 81 (33) 814-7688, FAX: 81 (33) 814-7689; IRELAND: 353 (21) 341065, FAX: 353 (21) 341568

