YAMAHA L S I

NO.84-13

YM2203

FM Operator Type-N(OPN)

OUTLINE

OPN (FM OPERATOR TYPE-N) is a new type synthesizer which can produce all sounds required owing to the FM sound source system. It is provided with a built-in register which can store sound information and be connected easily with a microprocessor or microcomputer. It also comprises a square wave sound source different from the sound source according to the FM system and a noise generator.

FEATURES


- *The FM system sound source produce three different sounds simultaneously.
- *One of the above three sounds can be set to the mode by which specific sound effects and composite sine wave sound are synthesized.
- *Two programmable timers are incorporated.
- *8 bits general purpose input/output ports of two system are incorporated.
- *Three square wave sounds and white noise can be produced in addition to the FM system sounds.
- *Clock divider is built in so that wide operating frequency range is obtained.
- *Input and output are compatible with TTL.
- *Nch-Si gate MOS LSI is used.
- * Single phase power source of 5V is used.
- *This is compatible with software of YM2149 and AY-3-8910 and 8912 produced by GI.

YM2203 カタログ
CATALOG NO.: LSI-2122032
1989.11

TERMINAL DIAGRAM

GND		40	D0
DI	2	39	φS
D2	3	38	$\phi \mathbf{M}$
D3	4	37	A 0
D4	5	36	RD
D5	6	35	WR
D6	7	34	CS
D7	8	33	10B7
IOA7	9	32	10B6
1046	10	31	10B5
1045	11	30	I0B4
IOA4	12	29	10B3
IOA3	13	28	10B2
10A2	14	27	IOB I
IOAI	15	26	1 0B 0
IOAO	16	25	IRQ
AGND	17	24	ĪC
ANALOG CHANNEL C	18	23	OP-0
ANALOG CHANNEL B	19	22	SH
ANALOG CHANNEL A	20	21	VDD

BLOCK DIAGRAM



DESCRIPTION OF TERMINAL FUNCTION

1. φ**M**

This is the master clock of the OPN. The FM sound source and square wave sound source operate, based on this clock. The maximum input frequency up to 4.2MHz can be input by using a built-in 1/6 divider.

2. $\phi \mathbf{S} \cdot \mathbf{SH}$

These are the clock (ϕ s) and the synchronous signal (SH). They drive a D/A converter which converts digital output of the FM sound source into analog output.

3. D_0 through D_7

These 8-bit bi-directional bus exchange the data and address between the OPN and the micro-processor.

4. $\overline{CS} \cdot \overline{RD} \cdot \overline{WR} \cdot A_0$

These signals control bi-directional bus of $D_0\,$ through $D_7\,.$

$\overline{\mathrm{CS}}$ $\overline{\mathrm{F}}$	RD	WF	ξA ₀	
0	1	0	0	Writes address into the register of the OPN.
0	1	0	1	Writes the resister content into the OPN.
0	0	1	0	Reads the OPN status.
0	0	1	1	Reads the content of the OPN register.
1	х	x	x	D_0 through D_7 bus line become high impedance.

* Read enable register addresses 00 througe 0F (16 bits).

5. IRQ

This is an interrupt signal sent from two timers. It can be masked by the program.

6. IC

This signal resets the system at low level. All the content of register array become "0".

7. **OP-O**

This outputs the FM modulated audio signal as 13-bit serial data. Accordingly, an external D/A converter is necessary.

8. Analog channel A, B and C

They are analog square wave audio signals. They can be mixed by setting resistance because of source follower.

9. IOA_0 through IOA_7 , IOB_0 through IOB_7

They are two sets of 8-bit input/output ports. Each terminal incorporates pull up resistance.

10. AGND

This is analog ground terminal for the D/A converter which is built in the square wave sound source section.

11. Vdd

This is a power terminal of + 5 V.

12. GND

This is a ground terminal.

DESCRIPTION OF FUNCTIONS

The OPN is controlled based on the data written into the register. Accordingly, a microprocessor is free from the sound control operation except sending the data to the register.

The FM sound source determines a sound by the combination (modulation) of four sin waves. All the modulation systems such as feedback FM, simple FM and multiple FM are possible. In respect to the square wave sound source, this is compatible with YM2149 (SSG) and AY-3-8910 and 8912 (PSG.GI) in the use of the software. Therefore, function of the OPN can be improved by the exchange with the above LSI.

Each block of the OPN functions as follows.

*Envelope generator (EG): Determines the modulation index of the envelope and modulation wave of the FM sound source.

- *Phase generator (PG): Determines the sin wave phase at each time step of the FM sound source.
- *Operator (OP): Calculates the E sin θ value on the basis of the amplitude from the envelope generator and the phase from the phase generator.
- *Accumulator (ACC): Accumulates and adds operator output of each channel to mix each sound of the FM sound source and matches with the D/A converter.

* Square wave sound source/noise generator:

do-
ınd
am-
ock,
ice

☆ Register content and address map

The OPN register is provided with the internal address as shown in the address map. The content of each register (address) is as follows.

(1)	\$ 00 ~ \$ 05	Generates frequency of the square wave sound source.
(2)	\$ 06	Generates frequency of noise source.
(3)	\$ 07	Controls the input and output of the input and output ports and the output of musical sound and noise.
(4)	\$ 08 ~ \$ 0A	Controls sound volume. It is possible to select the fixed sound volume system (program- mable) or the variable sound volume system.
(5)	\$ 0B ~ \$ 0C	Controls the envelope cycle in the variable sound volume sytem.
(6)	\$ 0D	Specifies the envelope shape in the variable sound volume system.
(7)	\$0E ~ \$0F	8 bit general-purpose input and output ports.
(8)	\$ 21	Test information, always set to "0".
(9)	\$ 24 ~ \$ 26	Gives the set time of Timers A and B.

(10)	\$ 27	Controls the operation of Timers A and B, and sets the third channel mode of the FM sound source.
(11)	\$ 2D ~ \$ 2F	Specifies the dividing number of the input clock. The dividing numbers 2 through 6 are for the FM sound source, and the numbers 1 through 4 are for square wave sound source.
(12)	\$ 30 ~ \$ 3E	Controls Detune and Multiple. This is used to set tones. This controls the relationship between the fundamental wave and harmonic.
(13)	\$40~\$4E	Gives the total level. This information becomes the modulation index of the sound volume and modulation wave of the modulated wave.
(14)	\$50~\$5E	Key -Scale controls the rate of change of $A \cdot D \cdot S$ and R according to the keyboard information. Attack rate gives the rate of change of the envelope at the time of attack.
(15)	\$ 60 ~ \$ 6E	Decay Rate shows the rate of change of the envelope at the time of decay.
(16)	\$70~\$7E	Sustain Rate shows the rate of change of the envelope at the time of sustain.
(17)	\$80~\$8E	Sustain level shows the level of the shift from decay to sustain. Release rate shows the rate of change of the envelope at the time of release.
(18)	\$ 90 ~ \$ 9E	Generates the envelope including the repeat pattern similar to that of square wave sound source.
(19)	\$ A0 ~ \$ A6	Gives key-code (F-number) of each channel.
(20)	\$ A8 ~ \$ AE	Gives the key-code (F-number) of three channels when set to the special mode.
(21)	\$ B0 ~ \$ B2	Gives the modulation system (connection) of the FM modulation and the modulation factor of the feedback FM (self-feedback).

☆ FM system

In the FM system, musical sounds are synthesized by controlling various high harmonic waves by use of the frequency modulation.

The basic equation of the FM system is as follows.

 $F = A \sin (\omega Ct + I \sin \omega Mt)$

-(1)

Where A is output amplitude, I is modulation index, and ωC and ωM are angular frequencies of carrier and modulator, respectively.

This equation can also be expressed as follows.

Where, Jn (I) is the first class Bessel function of nth. As shown in the above equation, the FM system contains various harmonics and can control them.

The OPN provides the multiple FM modulation and feedback FM modulation shown in (3) and (4) in addition to the above FM modulation to produce every possible sound.

$$F = A \sin \left[\omega Ct + I_1 \sin \left(\omega M_1 t + I_2 \sin \omega M_2 t \right) \right] - (3)$$

$$F = A \sin \left(\omega Ct + \beta F \right) - (4)$$

YM2203

*** WRITE DATA**

ADDRESS							
21	TEST						
24	TIMER-A						
25	TIMER -A						
26	TIMER-B						
27	MODE RESET ENABLE LOAI B A B A B A				LOAD B A		
28					CH		
2D							
2E							
2F							
30		DT		7		MULTI	
3E							
40					TL		
4E		L					
50	K	s	Λ			AR	
5E							
60		/					
6 E						DR	
70		/	Λ				
7E		/				SR	
80							
		SL RR			2		
8E							
90				/			
		/	/			SSG-	EG
9E							
A0 A1 A2				F-Nu	ım.	1	
A4 A5 A6		/		BLOC	K	F-N	um. 2
A8 A9 AA			3C	H * 1	F-Nu	ım. 1	
AC		/	30	CH *		3CH	*
AD AE		/		BLO	CK		lum. 2
B0 B1 B2				FB		CON	INECT

I CI T	
	EST DATA
	t significant bits of TIMER-A
	significant bits of TIMER-A
	R-B DATA
	R-A/B control and 3 channel mode
	N/OFF e-scaler.
	ion of the dividing numbers of $1/3$ and $1/6$.
	divider to the dividing number of $1/2$.
Detun	e / Multiple
(Add	tresses at 33, 37 and 3B are empty.)
Total	Level
(Add	tresses at 43, 47 and 4B are empty.)
Key S	cale / Attack Rate
(Add	tresses at 53, 57 and 5B are empty.)
Decay	Rate
(Add	dresses at 63, 67 and 6B are empty.)
Sustai	n Rate
(Add	tresses at 73, 77 and 7B are empty.)
Sustai	n Level / Release Rate
(Add	tresses at 83, 87 and 8B are empty.)
SSG-T	ype Envelop Control
	dresses at 93, 97 and 9B are empty.)
F-Nun	nbers / BLOCK
3CH-3	slot

Self-Feedback / Connection

* READ / WRITE DATA

ADDRESS
00
01
02
03
04
05
06
07
08
09
0 A
0B
0C
0D
0E
0F

	Fi	ne Tun	e		
	Coarse Tune				
	Fi	ne Tune			
	C	oarse T	une		
	Fi	ne Tun	e		
	_	C	oarse T	une	
		Perio	d Cont	rol	
IN/OUT IOB IOA	/	/Noise		/Tone	
/	Μ	I Level			
	М	Level			
	М		Level		
	Fi	ne Tun	e		
	Соа	rse Tu	ne		
	С	ATT	ALT	HLD	
	I/C) Port-	A		
	1/0) Port-	В		

COMMENT	
Channel-A Tone Period	
Channel-B Tone Period	
Channel-C Tone Deriod	
Noise Period	
ENABLE	
Channel-A Amplitude	
Channel-B Amplitude	
Channel-C Amplitude	
Envelop Period	
Envelop Shape/Cycle	
/O Port Date	

*****READ DATA

ADDRESS

××

	 FLAG
BUSY	TLAG
	BA

COMMENT

Status

ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Rating

ITEM	RATING	UNIT
Terminal voltage	-0.3 ~ 7.0	V
Ambient operating temperature	0~70	°C
Storage temperature	$-50 \sim 125$	°C

2. Recommended Operation Conditions

ITEM	SYMBOL	MIN.	STD.	MAX.	UNIT
Supply voltage	VDD	4.75	5.0	5.25	V
Supply voltage	Vss	0	0	0	V

3. DC Characteristics

ITEM		SYMBOL	CONDITIONS	MIN.	STD.	MAX.	UNIT
Input high level voltage	Total input	VIH		2.0		VDD	v
Input low level voltage	Total input	VIL		- 0.3		0.8	V
Input leakage current	ϕ M, \overline{WR} , \overline{RD} , A ₀	IL	Vin = $0 \sim 5V$	- 10		10	μA
Three-State (off) input current	$D_0 \sim D_7$	I TS L	Vin = $0 \sim 5V$	- 10		10	μΑ
Output higl level voltage	Output except IRQ	VOH ₁	$IOH_1 = 0.4mA$	2.4			V
Output Ingi level voltage	Output except IRQ	VOH ₂	$IOM_2 = 40\mu A$	3.3			V
Output low level voltage	Total output	Vol	IOL = 2mA			0.4	V
Output leakage current (off)	ĪRQ	IOL	Voh = $0 \sim 5V$	- 10		10	μA
Analog output voltage	ANALOG-CHA, B, C	VOA	Max. Sound volume, no mixing	0.95		1.35	Vpp
Power current		Idd				120	mA
Pull-up resistance	$\begin{split} & \text{IOA}_0 \sim \text{IOA}_7, \\ & \text{IOB}_0 \sim \text{IOB}_7, \\ & \overline{\text{IC}}, \overline{\text{CS}} \end{split}$	R pu		60		600	kΩ
Input capacitance	Total input	C ₁	f = 1MHz			10	pF
Output capacitance	Total output	Co	$1 - 1 M \Pi Z$			10	pF

AC CHARACTERISTICS

4. AC Characteristics

ITEM		SYMBOL	CONDITIONS	MIN.	STD.	MAX.	UNIT
Input clock frequency	φΜ	fC	Pre-scaler function (Fig. A-1)	0.7		4.2	MHz
Input clock duty	φM			40	50	60	%
Input clock rise time	φM	TR	(Fig. A-1)			50	ns
Input clock breaking time	φΜ	TF	(Fig. A-1)			50	ns

Access to FM sound source

ITE	M	SYMBOL	CONDITIONS	MIN.	STD.	MAX.	UNIT
Address set-up time	A_0	TAS	(Figs. A-2 and A-3)	10			ns
Address hold time	A ₀	ТАН	(Figs. A-2 and A-3)	10			ns
Chip select write width	CS	TCSW	(Fig. A-2)	200			ns
Chip select read width	CS	TCSR	(Fig. A-3)	250			ns
Write pulse write width	WR	Tww	(Fig. A-2)	200			ns
Write data set-up time	$D_0 \sim D_7$	Twds	(Fig. A-2)	100			ns
Write data hold time	$D_0 \sim D_7$	TWDH	(Fig. A-3)	20			ns
Read pulse width	RD	TRW	(Fig. A-3)	250			ns
Read data access time	$D_0 \sim D_7$	TACC	CL = 100pF (Fig. A-3)			250	ns
Read data hold time	$D_0 \sim D_7$	TRDH	(Fig. A-3)	10			ns
Output vice time	φs	TOR ₁	CL = 100pF (Fig. A-4)			200	ns
Output rise time	OP–O, SH	TOR ₂	CL = 100 pF (Fig. A-5)			300	ns
	φs	TOF ₁	CL = 100pF (Fig. A-4)			200	ns
Output rise time	OP–O, SH	TOF ₂	CL = 100pF (Fig. A-5)			300	ns

Access to SSG sound sourse

ITEN	1	SYMBOL	CONDITIONS	MIN.	STD.	MAX.	UNIT
Address set-up time	A ₀	TSAS	(Figs. A-7 and A-8)	10			ns
Address hold time	A ₀	TSAH	(Figs. A-7 and A-8)	10			ns
Chip select writh width	CS	TSCSW	(Fig. A-7)	250			ns
Chip select read width	CS	TSCSR	(Fig. A-8)	400			ns
Write pulse write width	WR	TSWW	(Fig. A-7)	250			ns
Write data set-up time	$D_0 \sim D_7$	TSWDS	(Fig. A-7)	0			ns
Write data hold time	$D_0 \sim D_7$	TSWDH	(Fig. A-7)	20			ns
Read pulse width	RD	TSRW	(Fig. A-8)	400			ns
Read data access time	$D_0 \sim D_7$	TSACC	CL = 100pF (Fig. A-8)			400	ns
Read data hold time	$D_0 \sim D_7$	TSRDH	(Fig. A-8)	10			ns

ITEM		SYMBOL	CONDITIONS	MIN.	STD.	MAX.	UNIT
Reset pulse width	ĪC	TICW	(Fig. A-9)	72*			cycle

 \ast Depends on the dividing number of prescaler.

Pulse width = (dividing number) \times 12

TIMING DIAGRAM (Timing is set on the basis of the values: VIH = 2.0V and VIL = 0.8V.)




Fig. A-1 Clock timing




Fig. A-2 FM section write timing




Fig. A-3 FM section read timing


Note.


TCSW, Tww and TWDH are determined based on the time when either \overline{CS} or \overline{WR} goes to the high level.


Note.


TAAC is determined based on the time when either \overline{CS} or \overline{RD} goes to the low level. TCSR, TRW and TRDH are determined based on the time when either \overline{CS} or \overline{RD} goes to the high level.

YM2203












Fig. A-5 ϕ M and SH \cdot OP-O




Fig. A-6 Timing of ϕ s and OP-O/CH at each dividing number




Fig. 6-7 SSG section write timing




Fig. A-8 SSG section read timing

Note.

TswDS is determined based on the time when either \overline{CS} or \overline{WR} goes to the low level.

TSCW, TSWW and TSWDH are determined based on the time when either \overline{CS} or \overline{WR} goes to the High level.

Note.

TSACC is determined based on the time when either \overline{CS} or \overline{RD} goes to the low level. TSCSR, TSRW and TSRDH are determined based on the time when either \overline{CS} or \overline{RD} goes to the High level.





Fig. A-9 Reset pulse

• OUTER DIMENSION DRAWING



The specifications of this product are subject to improvement changes without prior notice.

AGENCY	
	 Address inquiries to: Semi-conductor Sales Department Head Office 203, Matsunokijima, Toyooka-mura, Iwata-gun, Shizuoka-ken, 438-01 Electronic Equipment business section Tel. 0539-62-4918 Fax. 0539-62-5054 Tokyo Office 2-17-11, Takanawa, Minato-ku, Tokyo, 108 Tel. 03-5488-5431 Fax. 03-5488-5088 Osaka Office 3-12-9, Minami Senba, Chuo-ku, Osaka City, Osaka, 542 Shinsaibashi Plaza Bldg. 4F Tel. 06-252-7980 Fax. 06-252-5615 U.S.A. Office YAMAHA Systems Technology. 100 Century Center Court, San Jose, CA95112 Tel. 408-467-2300 Fax. 408-437-8791