# *Floorplanner Guide*

Introduction

**Design Flow** 

**Getting Started** 

Using the Floorplanner

Menu Command Reference

Glossary



The Xilinx logo shown above is a registered trademark of Xilinx, Inc.

FPGA Architect, FPGA Foundry, NeoCAD, NeoCAD EPIC, NeoCAD PRISM, NeoROUTE, Timing Wizard, TRACE, XACT, XILINX, XC2064, XC3090, XC4005, XC5210, and XC-DS501 are registered trademarks of Xilinx, Inc.



The shadow X shown above is a trademark of Xilinx, Inc.

All XC-prefix product designations, A.K.A. Speed, Alliance Series, AllianceCORE, BITA, CLC, Configurable Logic Cell, CORE Generator, CoreGenerator, CoreLINX, Dual Block, EZTag, FastCLK, FastCONNECT, FastFLASH, FastMap, Foundation, HardWire, LCA, LogiBLOX, Logic Cell, LogiCORE, LogicProfessor, MicroVia, PLUSASM, PowerGuide, PowerMaze, QPro, RealPCI, RealPCI 64/66, SelectI/O, Select-RAM, Select-RAM+, Smartguide, Smart-IP, SmartSearch, Smartspec, SMARTSwitch, Spartan, TrueMap, UIM, VectorMaze, VersaBlock, VersaRing, Virtex, WebLINX, XABEL, XACT*step*, XACT*step* Advanced, XACT*step* Foundry, XACT-Floorplanner, XACT-Performance, XAM, XAPP, X-BLOX, X-BLOX plus, XChecker, XDM, XDS, XEPLD, Xilinx Foundation Series, XPP, XSI, and ZERO+ are trademarks of Xilinx, Inc. The Programmable Logic Company and The Programmable Gate Array Company are service marks of Xilinx, Inc.

All other trademarks are the property of their respective owners.

Xilinx, Inc. does not assume any liability arising out of the application or use of any product described or shown herein; nor does it convey any license under its patents, copyrights, or maskwork rights or any rights of others. Xilinx, Inc. reserves the right to make changes, at any time, in order to improve reliability, function or design and to supply the best product possible. Xilinx, Inc. will not assume responsibility for the use of any circuitry described herein other than circuitry entirely embodied in its products. Xilinx, Inc. devices and products are protected under one or more of the following U.S. Patents: 4,642,487; 4,695,740; 4,706,216; 4,713,557; 4,746,822; 4,750,155; 4,758,985; 4,820,937; 4,821,233; 4,835,418; 4,855,619; 4,855,669; 4,902,910; 4,940,909; 4,967,107; 5,012,135; 5,023,606; 5,028,821; 5,047,710; 5,068,603; 5,140,193; 5,148,390; 5,155,432; 5,166,858; 5,224,056; 5,243,238; 5,245,277; 5,267,187; 5,291,079; 5,295,090; 5,302,866; 5,319,252; 5,319,254; 5,321,704; 5,329,174; 5,329,181; 5,331,220; 5,331,226; 5,332,929; 5,337,255; 5,343,406; 5,349,248; 5,349,249; 5,349,250; 5,349,691; 5,357,153; 5,360,747; 5,361,229; 5,362,999; 5,365,125; 5,367,207; 5,386,154; 5,394,104; 5,399,924; 5,399,925; 5,410,189; 5,410,194; 5,414,377; 5,422,833; 5,426,378; 5,426,379; 5,430,687; 5,432,719; 5,448,181; 5,448,493; 5,450,021; 5,450,022; 5,453,706; 5,455,525; 5,466,117; 5,469,003; 5,475,253; 5,477,414; 5,481,206; 5,483,478; 5,486,707; 5,486,776; 5,488,316; 5,489,858; 5,489,866; 5,491,353; 5,495,196; 5,498,979; 5,498,989; 5,499,192; 5,500,608; 5,500,609; 5,502,000; 5,502,440; 5,504,439; 5,506,518; 5,506,523; 5,506,878; 5,513,124; 5,517,135; 5,521,835; 5,521,837; 5,523,963; 5,523,971; 5,524,097; 5,526,322; 5,528,169; 5,528,176; 5,530,378; 5,530,384; 5,546,018; 5,550,839; 5,550,843; 5,552,722; 5,553,001; 5,559,751; 5,561,367; 5,561,629; 5,561,631; 5,563,527; 5,563,528; 5,563,529; 5,563,827; 5,565,792; 5,566,123; 5,570,051; 5,574,634; 5,574,655; 5,578,946; 5,581,198; 5,581,199; 5,581,738; 5,583,450; 5,583,452; 5,592,105; 5,594,367; 5,598,424; 5,600,263; 5,600,264; 5,600,271; 5,600,597; 5,608,342; 5,610,536; 5,610,790; 5,610,829; 5,612,633; 5,617,021; 5,617,041; 5,617,327; 5,617,573; 5,623,387; 5,627,480; 5,629,637; 5,629,886; 5,631,577; 5,631,583; 5,635,851; 5,636,368; 5,640,106; 5,642,058; 5,646,545; 5,646,547; 5,646,564; 5,646,903; 5,648,732; 5,648,913; 5,650,672; 5,650,946; 5,652,904; 5,654,631; 5,656,950; 5,657,290; 5,659,484; 5,661,660; 5,661,685; 5,670,896; 5,670,897; 5,672,966; 5,673,198; 5,675,262; 5,675,270; 5,675,589; 5,677,638; 5,682,107; 5,689,133; 5,689,516; 5,691,907; 5,691,912; 5,694,047; 5,694,056; 5,724,276; 5,694,399; 5,696,454; 5,701,091; 5,701,441; 5,703,759; 5,705,932; 5,705,938; 5,708,597; 5,712,579; 5,715,197; 5,717,340; 5,719,506; 5,719,507; 5,724,276; 5,726,484; 5,726,584; 5,734,866; 5,734,868; 5,737,234; 5,737,235; 5,737,631; 5,742,178; 5,742,531; 5,744,974; 5,744,979; 5,744,995; 5,748,942; 5,748,979; 5,752,006; 5,752,035; 5,754,459; 5,758,192; 5,760,603; 5,760,604; 5,760,607; 5,761,483; 5,764,076; 5,764,534; 5,764,564; 5,768,179; 5,770,951; 5,773,993; 5,778,439; 5,781,756; 5,784,313; 5,784,577; 5,786,240; 5,787,007; 5,789,938; 5,790,479;

5,790,882; 5,795,068; 5,796,269; 5,798,656; 5,801,546; 5,801,547; 5,801,548; 5,811,985; 5,815,004; 5,815,016; 5,815,404; 5,815,405; 5,818,255; 5,818,730; 5,821,772; 5,821,774; 5,825,202; 5,825,662; 5,825,787; 5,828,230; 5,828,231; 5,828,236; 5,828,608; 5,831,448; 5,831,460; 5,831,845; 5,831,907; 5,835,402; 5,838,167; 5,838,901; 5,838,954; 5,841,296; 5,841,867; 5,844,422; 5,844,424; 5,844,829; 5,844,844; 5,847,577; 5,847,579; 5,847,580; 5,847,993; 5,852,323; Re. 34,363, Re. 34,444, and Re. 34,808. Other U.S. and foreign patents pending. Xilinx, Inc. does not represent that devices shown or products described herein are free from patent infringement or from any other third party right. Xilinx, Inc. assumes no obligation to correct any errors contained herein or to advise any user of this text of any correction if such be made. Xilinx, Inc. will not assume any liability for the accuracy or correctness of any engineering or software support or assistance provided to a user.

Xilinx products are not intended for use in life support appliances, devices, or systems. Use of a Xilinx product in such applications without the written consent of the appropriate Xilinx officer is prohibited.

Copyright 1991-1999 Xilinx, Inc. All Rights Reserved.

Xilinx Development System

### **About This Manual**

This manual describes the Xilinx<sup>®</sup> Floorplanner, a graphically based tool that allows you to interactively and automatically place logic symbols from a hierarchical design into a Xilinx target FPGA.

Before using this manual, you should be familiar with the operations that are common to all Xilinx's software tools: how to bring up the system, select a tool for use, specify operations, and manage design data. These topics are covered in the *Quick Start Guide*. Other publications you can consult for related information are the *Development System Reference Guide* and the *HDL Synthesis for FPGAs Design Guide*.

### **Additional Resources**

For additional information, go to http://support.xilinx.com. The following table lists some of the resources you can access from this page. You can also directly access some of these resources using the provided URLs.

Resource	Description/URL
Tutorial	Tutorials covering Xilinx design flows, from design entry to verification and debugging http://support.xilinx.com/support/techsup/tutorials/index.htm
Answers Database	Current listing of solution records for the Xilinx software tools Search this database using the search function at http://support.xilinx.com/support/searchtd.htm
Application Notes	Descriptions of device-specific design techniques and approaches http://support.xilinx.com/apps/appsweb.htm

Resource	Description/URL
Data Book	Pages from <i>The Programmable Logic Data Book</i> , which describe device- specific information on Xilinx device characteristics, including read- back, boundary scan, configuration, length count, and debugging http://support.xilinx.com/partinfo/databook.htm
Xcell Journals	Quarterly journals for Xilinx programmable logic users http://support.xilinx.com/xcell/xcell.htm
Tech Tips	Latest news, design tips, and patch information on the Xilinx design environment http://support.xilinx.com/support/techsup/journals/index.htm

### **Manual Contents**

This manual covers the following topics.

- Chapter 1, "Introduction," provides an overview of the Floorplanner interface, including basic operations, input and output files, and supported FPGA architectures.
- Chapter 2, "Design Flow," describes four distinct work flows in which you can use the Floorplanner.
- Chapter 3, "Getting Started," describes how to invoke the Floorplanner from the Design Manager or as a standalone tool, and provides more details about the interface.
- Chapter 4, "Using the Floorplanner," describes several important floorplanning procedures for implementing high-density designs in the XC4000 and Spartan FPGA families.
- Chapter 5, "Menu Command Reference," describes the Floorplanner menu commands and associated dialog boxes and toolbar buttons.
- Appendix A, "Glossary," defines the terms used in this manual.

### Conventions

This manual uses the following typographical and online document conventions. An example illustrates each typographical convention.

### Typographical

The following conventions are used for all documents.

• Courier font indicates messages, prompts, and program files that the system displays.

speed grade: -100

• Courier bold indicates literal commands that you enter in a syntactical statement. However, braces "{}" in Courier bold are not literal and square brackets "[]" in Courier bold are literal only in the case of bus specifications, such as bus [7:0].

rpt\_del\_net=

Courier bold also indicates commands that you select from a menu.

 $\texttt{File} \rightarrow \texttt{Open}$ 

- *Italic font* denotes the following items.
  - Variables in a syntax statement for which you must supply values

edif2ngd design\_name

• References to other manuals

See the *Development System Reference Guide* for more information.

• Emphasis in text

If a wire is drawn so that it overlaps the pin of a symbol, the two nets are *not* connected.

• Square brackets "[]" indicate an optional entry or parameter. However, in bus specifications, such as bus [7:0], they are required.

edif2ngd [option\_name] design\_name

• Braces "{}" enclose a list of items from which you must choose one or more.

lowpwr ={on | off}

• A vertical bar " | " separates items in a list of choices.

```
lowpwr ={on | off}
```

• A vertical ellipsis indicates repetitive material that has been omitted.

```
IOB #1: Name = QOUT'
IOB #2: Name = CLKIN'
.
```

• A horizontal ellipsis "..." indicates that an item can be repeated one or more times.

allow block block\_name loc1 loc2 . . . locn;

#### **Online Document**

The following conventions are used for online documents.

- Red-underlined text indicates an interbook link, which is a crossreference to another book. Click the red-underlined text to open the specified cross-reference.
- Blue-underlined text indicates an intrabook link, which is a crossreference within a book. Click the blue-underlined text to open the specified cross-reference.

### Contents

#### **About This Manual**

Additional Resources	. i
Manual Contents	. ii

#### Conventions

Typographical	. iii
Online Document	. iv

#### Chapter 1 Introduction

What is the Floorplanner?1	-1
Floorplanner Icon 1	
	-3
Floorplanning Prerequisites 1	-3
Features of the Floorplanner1	-4
Supported Architectures1	-4
New Files 1	-4
nput Files 1	-5
Dutput Files 1	-6

#### Chapter 2 Design Flow

Place and Route, then Floorplan 2	2-1
Floorplanning Prior to Place and Route 2	2-3
Iterative Floorplanning	2-4
Incremental Design Changes 2	2-5

#### Chapter 3 Getting Started

Running the Floorplanner	3-1
Design Manager Interface	3-2
Command Line Interface	3-4
Floorplanner Interface	3-5
•	

Status Bar
Mouse 3-6
Keyboard
Dialog Boxes
The Floorplanner Windows
Primary Window
Design Hierarchy Window 3-10
Hierarchy Display 3-11
Selecting Logic
Expanding and Collapsing Hierarchical Groups 3-12
Hierarchical Group Annotation
Symbol Annotation
Design Nets Window 3-15
Floorplan Window 3-15
Resource Graphics 3-17
Placement Window 3-18
Closing the Current Design
Exiting the Floorplanner 3-19

#### Chapter 4 Using the Floorplanner

Opening a File	4-3
Saving a File	4-3
Using Colors	4-4
In the Design Hierarchy Window	4-4
In the Floorplan Window	4-4
Distinguishing Logic	4-5
Floorplanning Logic	
Floorplanning Designs that Contain RPMs	
Creating Groups	4-9
Manual Grouping	
Automatic Grouping	
Using Area Constraints	
Flattening and Building the Hierarchy	4-12
How to Flatten the Hierarchy	4-12
How to Rebuild the Hierarchy	4-13
Walking Through the Design	4-13
Finding Logic	
Finding Nets	
Displaying the Ratsnest	
Using the Ratsnest	
Viewing Selected Nets in the Ratsnest	

Analyzing PAR Placement	4-15
Analyzing PAR Placement for Timing Constraints	4-18
From the Design Manager	4-18
Using Find and Ratsnest to Find Critical Nets	4-19
Finding Logic Connected to Nets	4-22
Displaying Resources and Logic	4-22
Performing Detailed Manual Placement	4-24
Checking the Floorplan	4-25
Aligning Symbols	
Working with Patterns	
Creating a Pattern	4-30
Using a Pattern	4-30
How to Interleave Buses	
Design Example	4-31
Iterative Floorplanning	4-40
Floorplanning Incremental Schematic Changes	
Design Example	4-41
Making Small Modifications to Automatic Placement	4-45
Lock Down I/Os from Automatically Placed Design	4-45
Getting Started With an Unfamiliar Design	4-46
Creating Hierarchy at a Higher Level	4-46
Creating Subgroups	4-47
Floorplanning the New Hierarchy	4-48

#### Chapter 5 Menu Command Reference

Menus 5	j-1
File Menu 5	j-2
Edit Menu5	j-2
View Menu5	j-3
Hierarchy Menu5	-4
Floorplan Menu	5-5
Window Menu 5	j-6
Help Menu5	j-6
Commands	<b>5-</b> 6
About Floorplanner (Help Menu)5	j-6
Allow (Floorplan Menu) 5	j-7
Arrange Icons (Window Menu)5	j-7
Assign Area Constraint (Floorplan Menu)5	j-7
Bring Area To Front (Floorplan Menu)	5-7
Capture Pattern (Floorplan Menu) 5	j-7
Cascade (Window Menu)5	5-8
Check Floorplan (Floorplan Menu) 5	j-8

Close (File Menu)	5-9
Collapse (Hierarchy Menu)	5-9
Colors (Edit Menu)	
Congestion (View Menu)	5-11
Constrain from Placement (Floorplan Menu)	
Distribute Options (Floorplan Menu)	
Exit (File Menu)	5-13
Expand (Hierarchy Menu)	
Find (Edit Menu)	
Flatten Groups (Hierarchy Menu)	5-17
Flip Horizontal (Floorplan Menu)	
Flip Vertical (Floorplan Menu)	5-17
Floorplan (View Menu)	
Goto Next (View Menu)	5-18
Goto Previous (View Menu)	
Group (Hierarchy Menu)	5-18
Group By (Hierarchy Menu)	5-19
Help Topics (Help Menu)	5-21
Hierarchy (View Menu)	
Impose Pattern (Floorplan Menu)	5-21
Move (Hierarchy Menu)	
Nets (View Menu)	5-22
New (File Menu)	
New Window (Window Menu)	5-24
Open (File Menu)	5-24
Options (View Menu)	
Resources	
Logic	5-27
Ratsnest	5-28
Congestion	5-30
Placement (View Menu)	5-32
Print (File Menu)	5-32
Print Preview (File Menu)	5-32
Print Setup (File Menu)	5-33
Prohibit (Floorplan Menu)	5-33
Properties (Edit Menu)	
Push Area To Back (Floorplan Menu)	
Rebuild (Hierarchy Menu)	5-34
Refresh (View Menu)	
Remove (Floorplan Menu)	
Remove All (Floorplan Menu)	
Remove Groups (Hierarchy Menu)	5-35

Poplace All with Discoment (Electrolan Manu)		E 2E
Replace All with Placement (Floorplan Menu)		
Save (File Menu)		
Save As (File Menu)		
Select Loads (Edit Menu)		
Select Sources (Edit Menu)		
Sort (Hierarchy Menu)		
Split (Window Menu)		
Status Bar (View Menu)		
Tile Compare (Window Menu)		
Tile Normal (Window Menu)		
Toolbar (View Menu)		
Undo (Edit Menu)		
Unselect All (Edit Menu)		
Update (File Menu)		
Zoom (View Menu)	է	5-40
Full View	{	5-41
In	{	5-41
Out	{	5-41
То Вох	{	5-41
To Selected	{	5-41
Toolbar	{	5-41
Assign Area Constraint	{	5-41
Distribution Direction		
Distribute Up		
Distribute Down		
Distribute Left		
Distribute Right		
Distribute One at a Time		
Capture Pattern		
Impose Pattern		
Flip Vertical		
Flip Horizontal		
Labels		
Ratsnest		
Resources		
Zoom In		
Zoom Out		
Zoom Full View		
Zoom To Area		
Zoom To Selected		
		5-40

#### Appendix A Glossary

BEL	A-1
block	A-1
BUFT	A-1
CLB	A-1
critical path	A-1
design hierarchy	A-1
DFF	A-2
guide file	A-2
HDL	A-2
IOB (input/output block)	A-2
I/O blocks	
I/O pads	A-2
logic icon	
logic icons in transit	A-2
longlines	A-3
map	A-3
menu bar	A-3
net	A-3
optimize	A-3
pad	A-3
place	A-3
ratsnest	A-4
resource graphics	A-4
route	A-4
router	A-4
schematic	A-4
selecting logic	A-4
status bar	A-4
tristate buffer	
toolbar	A-5

# **Chapter 1**


### Introduction

This chapter describes the graphical interface and the important features and capabilities of the Xilinx Floorplanner. It contains the following sections.

- "What is the Floorplanner?" is a general introduction to the Floorplanner tool.
- "Floorplanner Icon" shows the icon that appears in the Design Manager window.
- "Why Floorplan?" explains how the Floorplanner can help you improve the performance and density of your design.
- "Floorplanning Prerequisites" explains the necessary requirements for successful floorplanning.
- "Features of the Floorplanner" lists the features provided by the Floorplanner.
- "Supported Architectures" lists the Xilinx device families that Floorplanner supports.
- "New Files" describes the two new file types that Floorplanner uses.
- "Input Files" lists the files that Floorplanner uses as input.
- "Output Files" lists the files that Floorplanner generates.

### What is the Floorplanner?

The Floorplanner is a graphical placement tool that gives you control over placing a design into a target FPGA using a "drag and drop" paradigm with the mouse pointer. The Floorplanner displays a hierarchical representation of the design in the Design Hierarchy window using hierarchy structure lines and colors to distinguish the different hierarchical levels. The Floorplan window displays the floorplan of the target device into which you place logic from the hierarchy. The following figure shows the windows on the PC version.



#### Figure 1-1 Floorplanner Window

Logic symbols represent each level of hierarchy in the Design Hierarchy window. You can modify that hierarchy in the Floorplanner without changing the original design.

You use the mouse to select the logic from the Design Hierarchy window and place it in the FPGA represented in the Floorplan window.

Alternatively, you can invoke the Floorplanner after running the automatic place and route tools to view and possibly improve the results of the automatic implementation.

#### **Floorplanner Icon**

The Floorplanner can be started by clicking the Floorplanner icon in the Design Manager screen. The following figure shows the icon.



### Why Floorplan?

Floorplanning is an optional methodology to help you improve performance and density of a fully, automatically placed and routed design. Floorplanning is particularly useful on structured designs and data path logic. With the Floorplanner, you see where to place logic in the floorplan for optimal results, placing data paths exactly at the desired location on the die.

With the Floorplanner, you can floorplan your design prior to or after running PAR. In an iterative design flow, you floorplan and place and route, interactively. You can modify the logic placement in the Floorplan window as often as necessary to achieve your design goals. You can save the iterations of your floorplanned design to use later as a constraints file for MAP.

### **Floorplanning Prerequisites**

The Floorplanner is specifically intended to assist those users who require some degree of handcrafting for their designs. You must understand both the details of the device architectures and how floorplanning can be used to refine a design. Successful floorplanning is very much an iterative process and it can take time to develop a floorplan that outperforms an "automatically" processed design.

Because of the nature of the Floorplanner's interaction with the automatic MAP and PAR tools, several prerequisites are necessary in order to floorplan your design successfully.

- Detailed knowledge of the specifics of the target architecture and part
- Detailed knowledge of the specifics of the design being implemented

- A design that lends itself to floorplanning
- A willingness to iterate a floorplan to achieve the desired results
- Realistic performance and density goals

### Features of the Floorplanner

The Floorplanner provides an easy-to-use graphical interface that offers the following features.

- Interacts at a high level of the design hierarchy, as well as with low-level elements such as I/Os, function generators, tristate buffers, flip-flops, and RAM/ROM
- Captures and imposes complex patterns, which is useful for repetitive logic structures such as interleaved buses
- Automatically distributes logic into columns or rows
- Uses dynamic rubberbanding to show the ratsnest connections
- Finds logic or nets by name or connectivity
- Permits design hierarchy rearrangement to simplify floorplanning
- Groups logic by connectivity or function
- Identifies placement problems in the Floorplan window
- Provides online help

### **Supported Architectures**

The Floorplanner supports all Xilinx architectures in the Spartan<sup>TM</sup>, Spartan<sup>2TM</sup>, Virtex<sup>TM</sup>, and XC4000<sup>TM</sup> device families.

### **New Files**

There are two new file types that Floorplanner uses that you need to be aware of.

• FNF

The Floorplanner Netlist File (FNF) is the floorplanner's database. Its core function is to retain a record of all the (physical) constraints entered in the Floorplan window. If the FNF is generated using a placed NCD file, the placement information is also recorded in the FNF for use by the placement window. Additionally, the FNF file retains user-created groups from the Design Hierarchy window. When design modifications are made (modified source files (.ngd) or new placement (.ncd)), the existing FNF file can be updated with the new information using the File  $\rightarrow$ Update command. This allows for design iterations without the loss of your previous work. Any design archive should include the FNF file to allow subsequent design or constraint modifications.

• MFP

The Mapper Floorplan (MFP) file links the Floorplanner to the M1 flow by directing MAP behavior. It is the intervention into the map phase of the flow that permits you to floorplan at the BEL (Basic Element) level. The MFP is a subset (physical constraints only) of the FNF file. The FNF2MFP utility is automatically invoked when saving a floorplan, which produces an MFP file from the relevant information in the FNF file. The MFP file name always has the same root name as the FNF file, for example, design.fnf and design.mfp.

**Note:** The Floorplanner cannot read MFP files. You must save the FNF file in order to archive floorplan information.

#### **Input Files**

The Floorplanner can read in the following input files.

• NCD

This file is generated by either MAP or PAR. It is used by the Floorplanner during the File  $\rightarrow$  New command to generate the physical design for the FNF file.

• NGD

This file is generated by NGDBuild. It is used by the Floorplanner during the **File**  $\rightarrow$  **New** command to correlate the physical design to the logical design when creating the FNF file.

• FNF

A previous version of this file, which was generated by a File  $\rightarrow$  **Save** in the Floorplanner, can optionally be used in the creation of a new FNF file. If used, it helps retain design constraints between floorplanning iterations.

### **Output Files**

The Floorplanner generates the following output files.

• FNF

The FNF file is the Floorplanner's database. It can be saved by using the File  $\rightarrow$  Save command.

• MFP

This file is generated when the FNF file is saved in the Floorplanner. It is used as an input to MAP to transfer physical constraints from the Floorplanner back to the automatic implementation tools.

## **Chapter 2**

### **Design Flow**

This chapter describes the four different design flows that you can use with the Floorplanner to implement your design in a Xilinx FPGA. Accompanying each design flow is a comprehensive flow chart that indicates the programs you use, the input files required, and output files that are generated. The four design flows are described in the following sections.

- "Place and Route, then Floorplan"
- "Floorplanning Prior to Place and Route"
- "Iterative Floorplanning"
- "Incremental Design Changes"

Xilinx strongly recommends that you read the *HDL Synthesis and Simulation Design Guide* before attempting to floorplan your HDL designs. This document explains HDL-specific design issues and understanding them will make floorplanning your HDL designs easier and more effective.

The design flows in this chapter present a general picture of where the Floorplanner fits in the Xilinx design flow; in some instances the descriptions of the design flows are more relevant to designers using schematic capture tools than to designers using HDL.

#### Place and Route, then Floorplan

The first design flow describes how to Floorplan your design after placing and routing your design. This is the preferred methodology because it allows you to view both the physical constraints for the design and the results of the automatic placement.

You enter your design using either a schematic capture tool or HDL. Next, run MAP and PAR to place and route the design in a target FPGA device. To view and improve performance of the automatic implementation, create a new Floorplan Netlist File within the Floorplanner from the placed and routed NCD file. Next, use the Floorplanner to constrain critical paths or adjust the automatic placement. Finally, run MAP and PAR with the newly generated MFP file to obtain the results of the floorplanned design. Refer to the design flow in the following figure.




Figure 2-1 PAR Before Floorplanning Design Flow

### **Floorplanning Prior to Place and Route**

The second design flow is to floorplan your design before using PAR to place and route it. In this flow, you enter your design using either a schematic capture tool or HDL. Run MAP on the design to create a physical design file (NCD). Use the Floorplanner to define placement constraints by manually placing selected logic into the resources of the target device. Next, run MAP and PAR to fit the design into the target FPGA using the Floorplan constraints. Refer to the design flow in the following figure.




Figure 2-2 Floorplan First Design Flow

### **Iterative Floorplanning**

In the third design flow, iterative floorplanning, you enter the design using a schematic capture tool or HDL. Next, use the Floorplanner to constrain portions of the design. Then, run MAP and PAR to map, place, and route the design into the target FPGA.

Based on the results of the automatic place and route tools, you can modify the currently floorplanned logic or select another portion of the design to constrain. Run MAP and PAR again with the new floorplanner constraints.

In addition, you can make small modifications to the placement done by PAR. After copying the placement over to the Floorplan window, you can make small changes to the Floorplan and save the new fullyconstrained FNF file. The Floorplan  $\rightarrow$  Constrain All From Placement command fully constrains the placement of the design and can be used to fix small performance problems, such as a few design elements that are not optimally placed.

Repeat this Floorplanner-to-MAP and PAR loop until you have achieved your performance goals for the design. Refer to the design flow in the following figure.

Note that the same NGD file is used throughout the design flow.




Figure 2-3 Iterative Floorplanning Design Flow

### **Incremental Design Changes**

In the fourth design flow, you make changes to the schematic of a design that has been previously implemented in an FPGA, with or without floorplanning. You must re-implement the design into the target device while making only minimal changes to the previous implementation. These changes could be one or more of the following.

- Adding logic
- Removing logic
- Changing existing logic

If you used the Floorplanner to floorplan the original design, use the Floorplanner now to correlate the logic in that design with the new changes, and adjust the constraints information accordingly. Next, use the Floorplanner's output MFP file to constrain the design during the mapping and placement phases of the implementation.

For HDL users, incremental design change is more complex with HDL designs because the synthesis tools change symbol names whenever the compilation method changes. When applying a previous revision of your Floorplan to the newly synthesized revision, it may be necessary to constrain some or all of the previously floorplanned elements.




Figure 2-4 Incremental Design Change Design Flow

# **Chapter 3**

### **Getting Started**

This chapter describes how to start and exit the Floorplanner. It also explains the basic elements and operations of the Floorplanner graphical user interface (GUI).

This chapter contains the following sections.

- "Running the Floorplanner" describes how to start the Floorplanner.
- "Design Manager Interface" explains how to use the Design Manager to run the Floorplanner.
- "Command Line Interface" shows the syntax to use when running NGDBuild, MAP, and PAR in a command window as part of the floorplanning process.
- "Floorplanner Interface" describes the GUI.
- "Closing the Current Design" describes how to close the current design without exiting the Floorplanner.
- "Exiting the Floorplanner" explains how to save your current design and exit the Floorplanner.

#### **Running the Floorplanner**

You can run the Floorplanner on a PC running Windows NT<sup>®</sup> or on an HP-based or Solaris<sup>®</sup>-based workstation under Design Manager. You can input either an HDL-based design or a schematic-based design.

The following figure shows the Design Manager screen from which you can launch the Floorplanner.




Figure 3-1 Design Manager Window

You can invoke the Floorplanner from the Design Manager in either of two ways.

- Select the  $Tools \rightarrow Floorplanner$  command.
- Click the Floorplanner toolbox button. In the above figure, this is the third button from the top in the toolbar on the right.

Refer to the *Design Manager/Flow Engine Guide* for more details about invoking the Floorplanner from the Design Manager.

### **Design Manager Interface**

When you use the Floorplanner, an MFP file is generated that contains mapping information. You can instruct the Design Manager to use this file as a guide for mapping an implementation revision. To guide a design with Floorplan files, do the following steps. For more information, refer to the *Design Manager/Flow Engine Guide*.

- 1. In the Design Manager project view, select an implementation revision that has been mapped and modified using the Floor-planner.
- 2. Select  $\texttt{Design} \rightarrow \texttt{Set Floorplan File(s)}$  from the Design Manager.

The Set Floorplan File(s) dialog box appears, as shown below.

Set Floorplan File(s)			
<u>F</u> loorplan Design:	None	4	
ОК	Cancel	<u>H</u> elp	

Figure 3-2 Set Floorplan File(s) Dialog Box

- 3. Select a Floorplan guide design from the Floorplan Design dropdown list.
  - Select an existing implementation revision.
  - Select None if you do not want to guide the design.
  - Select **Project Clipboard** to guide from the implementation revision copied to your project clipboard. If no data exists in the clipboard or if you want to copy new data to the clipboard, use the **Copy floorplan data to project clipboard** option in the Implement dialog box. This dialog box is described in the "Menu Commands" chapter of the *Design Manager/Flow Engine Guide*.
  - Select Custom to guide from any mapped file in your file system, including designs not generated from within the Design Manager. This option invokes the Custom dialog box, shown in the following figure. You can specify an FNF file for the Floorplanning File field and an MFP file for the Floorplanned Guide File field.

	Custom	
<u>F</u> loorplanning File:	[]	Browse
Floorplanned <u>G</u> uide File:		Browse
	OK Cancel	Help

Figure 3-3 Custom Dialog Box (Floorplan Files)

4. The Flow Engine uses the selected file to guide the implementation.

#### **Command Line Interface**

As shown in the "PAR Before Floorplanning Design Flow" figure of the "Design Flow" chapter, the Floorplanner interacts with the core flow by first reading in an NCD file generated by MAP or PAR and an NGD file generated by NGDBuild. Next, it writes out a *design*.fnf file, which stores all the Floorplanning information, and a *design*.mfp file, which is used during MAP to apply the floorplanning constraints. Following is a sample of the command lines that would be used in a typical floorplanning session.

ngdbuild -p part\_name design\_name

map -p part\_name -o map.ncd design\_name.ngd design\_name.pcf

par map.ncd design\_name.ncd design\_name.pcf

Use File  $\rightarrow$  New in the Floorplanner to create a floorplan and File  $\rightarrow$  Save to create *design\_name*.fnf and *design\_name*.mfp.

map -fp design\_name.mfp -p part\_name -o map.ncd
design\_name.ngd design\_name.pcf

**Note:** The **-fp** option above tells MAP to use the Floorplanner constraints in the MFP file.

par map.ncd design\_name.ncd design\_name.pcf

#### **Floorplanner Interface**

The Floorplanner GUI consists of the primary Floorplanner window and four sub-windows labelled Floorplan, Placement, Design Hierarchy, and Design Nets. The primary window also contains pulldown menus, dialog boxes, a toolbar, and a status bar.

The Floorplanner GUI uses pull-down menus that contain all of the necessary commands to floorplan your design. The menus contain many commands that open dialog boxes, from which you can select various options and parameters for that command. Other commands act immediately on the selected logic.

Window operations, such as opening, closing, sizing, and moving are consistent with the window environment of your particular platform.

#### Toolbar

The toolbar is a feature on the Floorplanner that gives you pushbutton access to many tasks. You can zoom in and out of the Floorplan window and enable the display of resource graphics, labels, and ratsnest lines. It also gives you pushbutton access to changing the distribution direction for placing logic symbols.

You can use the toolbar buttons shown in the following figure instead of the pull-down menus to perform some of the basic operations in the Floorplan window. For a complete description of the toolbar buttons, refer to the "Toolbar" section of the "Menu Command Reference" chapter.

**Note:** The toolbar also contains buttons for a number of standard system functions, such as opening a file and printing. These buttons are not shown below.



#### Figure 3-4 Floorplanner Toolbar

#### **Status Bar**

The status bar is at the bottom of the primary window. In this area, the Floorplanner displays various resource information. To the far

right it displays current row and column coordinates when the mouse pointer is in the Floorplan window.

The status bar also provides information about the toolbar buttons. When the toolbar is enabled and you move the mouse pointer over a toolbar button, the Floorplanner displays the name of that button and its function.

#### Mouse

The mouse is integral to many operations. Use it to select and place logic, access commands from the menus, and perform various window operations. Selecting logic in the Floorplanner windows is a "drag-and-drop" operation using the mouse pointer. You select logic from the hierarchical design in the Design Hierarchy window by placing the pointer over the symbol icon or hierarchical group name and clicking the left mouse button. Then you drag the pointer to the Floorplan window (a ghost image of the selected logic moves with the pointer) and release the mouse button to drop the logic at the pointer's location in the window.

To make multiple logic selections in the Floorplanner, use the standard windows procedures.

- To make multiple consecutive selections, click the left mouse button when the pointer is over the first selection. Then move the pointer to the last item, press and hold down the Shift key, and click the left mouse button.
- To make multiple nonconsecutive selections, click the left mouse button when the pointer is over the first selection. Then hold down the Control (Ctrl) key and click the left mouse button over each additional selection. Clicking on a selection that is already highlighted deselects that choice.

#### Keyboard

The Floorplanner uses the keyboard function keys that are mapped to specific menu commands and Floorplanner functions for ease of use. The following table lists the keyboard shortcuts for the Floorplanner and shows the related toolbar button, if any. You should exercise care when using the keyboard shortcuts.

Function Key	Menu Command/Function	Toolbar Button
F1	$\mathtt{Help}  ightarrow \mathtt{Help}$ Topics	None
F2	View  ightarrow Options	None
F3	Hierarchy $\rightarrow$ Group	None
F4	Edit  ightarrow Colors	None
F5	$\mathtt{View}  ightarrow \mathtt{Refresh}$	None
F6	$\mathtt{View}  ightarrow \mathtt{Zoom}$ to Selected	<b>Q</b>
F7	View $\rightarrow$ Zoom In	<b>€</b>
F8	View  ightarrow Zoom Out	Q
F9	View $ ightarrow$ Zoom to Box	۹
F10	Change focus to the menu bar	None
F11	$View  ightarrow  extsf{Zoom Full View}$	Q
Del	$\texttt{Floorplan} \rightarrow \texttt{Remove}$	None
Esc	Cancel current operation	None

#### **Dialog Boxes**

The Floorplanner has many commands that, when invoked, open dialog boxes that contain default settings for command execution. These types of commands have an ellipsis (...) after the command name in the menu.

The dialog boxes are composed of the following elements.

- Edit boxes, in which you can type information such as a different path name
- List boxes, which list design information such as net names
- Buttons, which allow you browse information and easily change the way a command functions

The "Using the Floorplanner" chapter provides a detailed description of the Floorplanner dialog boxes in the command descriptions.

### **The Floorplanner Windows**

The primary Floorplanner window contains four sub-windows: Design Hierarchy, Design Nets, Floorplan, and Placement. Descriptions of these windows follow.

#### **Primary Window**

When you invoke the Floorplanner, the primary window, shown in the following figure, is the first window to display on your monitor.

K floorplanner	
Eile ⊻iew Help DIEFE X BEL SYN SYCE>R ST KA 22	
For Help, press F1	ROCO

Figure 3-5 Floorplanner Primary Window

To begin floorplanning, select  $\texttt{File} \rightarrow \texttt{New}$  to create a Floorplan file.

When you load a Floorplan file using the  $\texttt{File} \rightarrow \texttt{New}$  or  $\texttt{File} \rightarrow \texttt{Open}$  command, the Design Hierarchy, Design Nets, Floorplan, and Placement windows are opened, as shown in the following figure.

**Note:** The Placement window only appears if PAR was run on the NCD file used to create the Floorplan file (FNF).




Figure 3-6 Floorplanner Windows

### **Design Hierarchy Window**

The Floorplanner generates a hierarchical representation from the NGD and NCD input files. The Design Hierarchy window, shown in the following figure, displays a fully expandable and annotated hierarchy. The header line indicates the name of the design that is currently loaded.





Figure 3-7 Design Hierarchy Window


#### **Hierarchy Display**

The Floorplanner uses colors in the hierarchy display to distinguish the levels in the hierarchy, which are annotated with the instance name from the design file. Hierarchy structure lines are black lines that traverse the colored areas and show the hierarchy of each hierarchical group. Each hierarchical group has a gray box with a minus sign, "–", or a plus sign, "+". The "–" indicates that the hierarchical group is expanded to show the next lower level of hierarchy. The "+" indicates that the hierarchical group is collapsed, and that lower levels of hierarchy exist for that hierarchical group.

### **Selecting Logic**

When you place the mouse pointer over a hierarchical group instance name or its logic symbol icon (in the Design Hierarchy window) and click the left mouse button, you select that logic. The Floorplanner displays selected logic in the Design Hierarchy window in reverse video. (If Flashing is enabled, the selected logic in the Floorplan window flashes.) When you select a hierarchical group, you also select all the sub-hierarchy in that hierarchical group. When you select logic at some lower level, the Floorplanner draws a rectangular box around all associated higher levels of hierarchy. The following figure shows an example. The \$71586/REG hierarchical group is the selected logic, as indicated by the reverse video. The hierarchical groups hpmvsel and \$71586/REG are the higher-level associated logic, as indicated by the box around those hierarchical group names.





#### **Expanding and Collapsing Hierarchical Groups**

Click the left mouse button on the Expand/Collapse button when it displays the "+" sign to expand a hierarchical group and display the next level of hierarchy. The logic elements that comprise each hierarchical group appear as an icon between the Expand/Collapse button and the instance name. The following figure shows a sample hierarchy.




Figure 3-9 Hierarchical Group Display in the Design Hierarchy Window

#### **Hierarchical Group Annotation**

Each hierarchical group in the design hierarchy contains the instance name and symbol counts and, optionally, the group or source name. The symbol count is the number of FPGA resources required to accommodate that hierarchical group in the floorplan. Groups that you create with either the Group or Group By commands contain a non-hierarchical name and symbol count.

In the case of the XC4000 family, the FPGA resources are categorized by type, such as FG (function generator), BUFTs (tristate buffers), DFFs (registers), IOBs (input/output pads), RAM/ROM, and related logic. The following figure shows the important parts of a hierarchical group.





Figure 3-10 Hierarchical Group Annotation

#### **Symbol Annotation**

The symbol line represents the lowest hierarchy of any hierarchical group. It represents a single resource requirement of the design. The symbol line contains a logic icon, the symbol name, symbol type, and the list of pin:net pairs. The following figure shows one of the symbol instances of the expanded hierarchical group, XBL/AC4/SUM (shown in the above figure). It labels the important parts of the symbol line.



#### Figure 3-11 Symbol Annotation

In this figure, the logic icon that is shown represents a single 4-input function generator (FG) named \$FG\_XBL/AC4/S3; its output connects to net XBL/AC4/S3; its inputs connect to the nets IA3, XBL/AC4/SUM/C2, and XBL/Q43.

The symbol instance name is the corresponding symbol in the source netlist. For function generators or CLBs, it is a name that the mapping

software (MAP) provides. For other symbols, it is the name in the schematic that either you or the schematic entry tool chooses.

The symbol type refers to the type of resource that the symbol requires. Examples of symbol types are DFF (D-type flip-flop), IOB (Input/Output buffer), CLB (configurable logic block), FG (function generator), and BUFT (tristate buffer).

#### **Design Nets Window**

The Design Nets window lists the nets that connect the logic in the design. This window is shown in the following figure.

🖹 test.fnf Design Nets	- 🗆 ×
ADRBUS<0>	
ADRBUS<1>	
ADRBUS<2>	
ADRBUS<3>	
ADRBUS<4>	
ag1/n128<0>	
ag1/n375	
ag1/n395	
ag1/n396	
ag1/n397	
ag1/n398	
ag1/n415	
	Ľ
•	


Figure 3-12 Design Nets Window

You can list either all nets in the design or just the nets that are currently displayed in the Floorplan window. To switch from one list to the other, click the right mouse button to bring up a menu and then click the List Visible Nets or List All Nets command in that menu.

When only the visible nets are listed in the window, the heading of the window changes to Visible Nets.

### **Floorplan Window**

The Floorplan window displays the die for a selected part type, such as XC4005EPC84. This window, shown in the following figure, is a



scrollable, scalable view of a resource map of the device that is specified in the design.

#### Figure 3-13 Floorplan Window

You floorplan by dragging selected logic from the Design Hierarchy window and dropping it into this window.

When a new Floorplan file (FNF) is created for a design and a previous FNF does not exist, the Floorplan window displays any physical design constraints that are in the initial design netlist, the UCF file, or the NCF file. If a previous Floorplan file does exist and is specified in the creation of the FNF file, the initial Floorplan constraints are generated from the previous FNF file. All netlist, UCF, and NCF constraints are ignored, unless they exist in the previous FNF.

#### **Resource Graphics**

Each device family architecture has specific resources on the die. You can display these resources using the Resources panel of the  $view \rightarrow Options$  command. For example the resource graphics for the XC4000 family include I/O pads, function generators, registers, RAM/ROM, and BUFTs in the CLBs. With this feature, you control the view of the logic and available device resources. The fewer resources you display in the window, the faster the screen refreshes.

In the XC4000 family devices, flip-flops display as rectangles, function generators as trapezoids, and BUFTs as triangles. The following figure shows an example of the resource graphics available in a quadrant of the Floorplan window.

**Note:** The global buffers have a pair of dedicated I/O pads that can also connect to other logic. The lines in the floorplan die show which I/O pad is dedicated to that buffer.





Figure 3-14 Resource Graphics for an XC4000 Device

#### **Placement Window**

The Placement window displays the design after it has been placed and routed. This window is shown in the following figure. This is a very useful function to help evaluate the properties of an automatically generated placement.



#### Figure 3-15 Placement Window

The elements in the Placement Window cannot be moved or modified without loading in new placement information from a placed NCD file using the File  $\rightarrow$  New or File  $\rightarrow$  Update commands. To translate placement information into Floorplan constraints, use the Floorplan  $\rightarrow$  Constrain From Placement or Floorplan  $\rightarrow$  Replace All With Placement commands.

### **Closing the Current Design**

To close the current design without exiting the Floorplanner, select the  $\texttt{File} \rightarrow \texttt{Close}$  command. If you have not made any changes to the current design, the windows that contain the design close while the Floorplanner window remains open.

If you have made any changes to the design in the Floorplanner, a dialog box prompts you to save those changes. Click the appropriate button.

- If you click **Yes**, the Floorplanner writes out an FNF file that is a snapshot of the floorplanned logic and the Floorplanner environment. In addition, the Floorplanner runs a utility to create an MFP file containing all physically constrained elements in the FNF file. The current design then closes.
- If you click **No**, the current design closes without saving the changes to the design.
- If you click Cancel, the dialog box closes and you can continue with the current floorplanning session.

# **Exiting the Floorplanner**

To exit from the current floorplanning session, select File  $\rightarrow$  Exit. If you have not made any changes to the design, the Floorplanner window closes.

If you have floorplanned any logic, a dialog box displays and prompts you to save the changes to the current floorplan. Click the appropriate button.

- If you click **Yes**, the Floorplanner writes out an FNF file that is a snapshot of the floorplanned logic and the Floorplanner environment. In addition, the Floorplanner runs a utility to create an MFP file containing all physically constrained elements in the FNF file. The Floorplanner window closes.
- If you click **No**, the Floorplanner window closes without saving the changes to the current design.
- If you click Cancel, the dialog box closes and you can continue with the current floorplanning session.

# **Chapter 4**

# Using the Floorplanner

This chapter provides step-by-step instructions for performing the important floorplanning tasks.

These procedures are presented in sequential order; however, not every task that can be performed is documented in this chapter. Floorplanning a design may require you to repeat some procedures several times. Consult the design flows in the "Design Flow" chapter to aid your floorplanning efforts.

For information on starting and exiting the Floorplanner, see the "Getting Started" chapter.

This chapter contains the following sections.

- "Opening a File" describes how to load a design file into the Floorplanner.
- "Saving a File" explains how to save your floorplanned design.
- "Using Colors" explains how to assign different colors to the hierarchical groups display.
- "Floorplanning Logic" describes how to move logic symbols from the Design Hierarchy window to the Floorplan window.
- "Floorplanning Designs that Contain RPMs" explains how to floorplan designs that contain Relationally Placed Macros (RPMs).
- "Creating Groups" explains how to rearrange and regroup the design hierarchy.
- "Using Area Constraints" describes how to create area constraints.
- "Flattening and Building the Hierarchy" describes how to flatten and rebuild the design hierarchy.

- "Walking Through the Design" describes how to select successive logic by connectivity rather than by name.
- "Analyzing PAR Placement" describes how to analyze the placement results that PAR generates.
- "Analyzing PAR Placement for Timing Constraints" describes how to analyze the placement of floorplanned logic by PAR with respect to Timing Constraints.
- "Finding Logic Connected to Nets" explains how to find logic that is connected to nets in the floorplanned design.
- "Displaying Resources and Logic" describes how to display the logic resources that are available on the FPGA.
- "Performing Detailed Manual Placement" explains how to manually place logic into the Floorplanner window.
- "Checking the Floorplan" describes how to check the floorplanned logic for placement problems.
- "Aligning Symbols" describes how to align symbols in the Floorplan window to reduce unnecessary routing.
- "Working with Patterns" describes how to work with patterns when you place selected logic in the Floorplan window.
- "How to Interleave Buses" describes how to interleave buses in the Floorplan design.
- "Iterative Floorplanning" explains how to floorplan your design iteratively.
- "Floorplanning Incremental Schematic Changes" describes how to make incremental changes to a design that has been previously implemented in an FPGA.
- "Making Small Modifications to Automatic Placement" describes how to make small changes to an automatically placed design in order to fix packing or placement problems.
- "Lock Down I/Os from Automatically Placed Design" describes how to select the I/Os from an automatically placed and routed design and lock them down in the Floorplan window.
- "Getting Started With an Unfamiliar Design" describes how to familiarize yourself with the connectivity of someone else's design.

# **Opening a File**

To load a design file in the Floorplanner, follow these steps.

1. Select File  $\rightarrow$  Open.

This command opens the Open File dialog box where you specify which FNF file to load. In this dialog box, you can also change directories if the desired FNF file is in a directory other than the current directory.

- 2. Scroll the files list box until you find the desired design file in the list.
- 3. Double-click on the design file name or select the file name and then click Open to open the Floorplanner windows.

When you load in an FNF file, the Floorplanner reads the file, loads the correct device (part type), opens the Design Hierarchy window with a hierarchical design, and opens the Floorplan window with the correct FPGA die.

**Note:** If an FNF file exists in the current directory and it is newer than the NCD and NGD files, the Floorplanner reads in the FNF file. Otherwise, it opens a dialog box that asks if you want to update the FNF file from the newer NCD or NGD files.

# Saving a File

To save your floorplanned design, select  $\texttt{File} \rightarrow \texttt{Save}.$ 

The Save command creates a file with the same name as the current design and the extension .fnf. The information stored in this file includes the design's hierarchy organization, floorplanned logic, and net, logic, and color assignments.

This file represents a snapshot of the current state of the floorplan that you can use later.

In addition, whenever the FNF file is saved, the floorplanner automatically creates an MFP file. The MFP file contains all the physical constraints for the design that appear in the Floorplan window, and is used as an input to MAP.

# Using Colors

The Floorplanner automatically assigns unique colors to hierarchical groups when it reads a new design. Hierarchical nodes that have one lower level of hierarchy are set to the color of that lower level node. Hierarchical groups with more than one lower level of hierarchy, as well as individual symbols, are not assigned colors. Individual symbols without assigned colors inherit the color of the lowest level of associated hierarchy.

You can change the colors of any hierarchical group using the Edit  $\rightarrow$  Colors command. If you assign a color to a symbol, that symbol is always shown in that color in both windows. If you assign a color to a hierarchical group, the colorless symbols under that node will appear in that group's color.

**Note:** You can remove color assignments using the Auto Assign button in the Colors dialog box.

The following sections describe using colors in the Design Hierarchy window and in the Floorplan window. The last section describes how to use colors to distinguish between floorplanned logic and place and routed logic.

#### In the Design Hierarchy Window

- 1. Select the hierarchical groups and symbols for which you want to change colors.
- 2. Select  $\texttt{Edit} \rightarrow \texttt{Colors}$ .

This command opens the Edit Colors dialog box.

- 3. Click the button that displays the color you want to use.
- 4. Click Apply to change to the new color.

#### In the Floorplan Window

- 1. Select the logic by dragging out an area around the desired logic for which you want to change colors, or click the left mouse button on an individual symbol.
- 2. Select  $\texttt{Edit} \rightarrow \texttt{Colors}$ .

This command opens the Edit Colors dialog box.

- 3. Click the button that displays the color you want to use.
- 4. Make sure the Apply to Symbols radio button is selected.
- 5. Click Apply to change to the new color.

# **Distinguishing Logic**

You can use the **Edit**  $\rightarrow$  **Colors** command to distinguish placed and routed logic and floorplanned logic. You can change the color of the floorplanned logic to a color not used in the hierarchy. Then, when you view the placement window, the unique color distinguishes the placed and routed logic from floorplanned logic in the design.

- 1. Select all the logic in the design.
- 2. Select  $\texttt{Edit} \rightarrow \texttt{Colors}$ .
- 3. Choose a new color for the selected logic from the palette in the Edit Colors dialog box.

**Note:** When colors are automatically assigned, the first two and the last two colors are not included. You can use one of those colors to make the logic distinguishable from the rest of the design.

- 4. Click Apply.
- 5. Select the floorplanned logic by dragging the mouse pointer over the entire Floorplan window.
- 6. Choose a different color from the palette in the Edit Colors dialog box for the selected floorplanned logic.
- 7. Click Apply.
- If the NCD file that was used to create the Floorplanner file contained placement information, selecting View → Placement will show the entire placed design, with the Floorplanned logic in a different color than the non-floorplanned logic.

**Note:** You can use the Auto Assign button in the Edit Colors dialog box to return to a normal display.

# **Floorplanning Logic**

This procedure explains how to select, move, and manipulate logic symbols from the Design Hierarchy window to the Floorplan window.

- 1. Select the desired logic from the Design Hierarchy window. There are two ways to do this.
  - Using the mouse, place the pointer on the logic group icon of the desired hierarchical group and click the left mouse button.



# Figure 4-1 Select an Icon Stack from the Design Hierarchy Window

• Select Edit → Find to find and select the desired logic. In the Find dialog box, you can type in the instance name, choose a specific type of logic, such as I/O Pads for IOBs, Flip-Flops for DFF, or type of connection.

Click Find.

If the search criteria that you applied is correct, an arrow will point to the applicable instance or hierarchical group in the Design Hierarchy window.


- 2. Use the mouse and click on the found logic or hierarchical group icon.
- 3. If you want to move an individual piece of logic, expand the hierarchical group and click on the desired logic icon.

The logic icons change to a ghost image as you move the mouse pointer.

When moving more than one icon at a time, you must use one of the four directional arrow toolbar buttons to determine the distribution direction. The default direction is from top to bottom.

4. Move the mouse pointer from the Design Hierarchy window to the desired location on the FPGA in the Floorplan window.


A ghost image of the selected logic icons showing the allocation direction moves with the pointer.



# Figure 4-2 Icons in Transit from the Design Hierarchy Window to the Floorplan Window

5. At the desired location in the Floorplanner window, click the left mouse button to place the logic. The Floorplanner places the logic according to the distribution direction you have chosen.

If you have Ratsnest turned on, you will see black lines indicating logic connectivity to the group you have just selected and placed.





# **Floorplanning Designs that Contain RPMs**

This procedure explains how to floorplan designs that contain Relationally Placed Macros (RPMs). RPMs are optimized macros that have the relative positions of the logic locked down. For this reason, you can only place RPMs as a whole unit into the Floorplan window.

You must have enough resources in the Floorplan window to accommodate the entire RPM, because it must be placed in its entirety. For example, if an RPM is four CLBs in height and the largest vacancy in the die is 3 CLBs high, the RPM will not fit.

Perform the following steps to place an RPM in the Floorplan window.

- 1. Select the desired RPM from the Design Hierarchy window.
- 2. Place the selected RPM into the Floorplan window in an area that can accommodate the entire RPM.

**Note:** A good floorplanning practice is to floorplan both the RPM and the logic it is driving in a specific set of locations.

# **Creating Groups**

The hierarchical representation of your design is a result of mapping your original design; it might not be optimized for your floorplanning preferences. To make floorplanning easier, you can rearrange and regroup the design hierarchy.

**Note:** The function or connectivity of logic elements may be a reason for you to place them together as a group.

### **Manual Grouping**

- 1. In the Design Hierarchy window, select the logic that you want to group.
- 2. Select the first piece of logic with the left mouse button and subsequent logic with the middle mouse button. Or, select subsequent logic by holding down the control key and pressing the left mouse button.
- 3. Select Hierarchy  $\rightarrow$  Group, or press the F3 key.

The Floorplanner creates a new group and assigns an arbitrary name to the group "GRP0". The text line looks as follows.

GRP0 "Grouped by: User" [symbol count]

[symbol count] is the number of logic elements

The Floorplanner labels subsequent new user-created groups "GRP1", "GRP2", and so on.

4. Use the  $\texttt{Edit} \to \texttt{Properties}$  command to give the new group a better name.

The newly created group occupies a position in the lowest level of hierarchy that is common to all logic that comprises the group.

The following figures illustrate how to create a new group in the design hierarchy.

The first figure shows the four D-type flip-flops that appear in reverse video. These are the logic symbols that have been selected to form a new group.




Figure 4-4 Select Logic for Grouping

The next figure shows the new group. The new group is named GRP0 (highlighted in reverse video). It is the first new group to be created in the design. Note that the four flip-flops are no longer part of XBL and AC4, respectively, as indicated by the new symbol counts.




Figure 4-5 The Floorplanner Creates New Group

The Floorplanner places the new group in the hierarchy near the group XBL, the lowest level of hierarchy that is common to the four flip-flops chosen for the group. When you expand the new group, you see that the four flip-flops are now in the new group.

The following figure shows the new group expanded. You can place this new group as a unit on the floorplan die.




Figure 4-6 GRP0 Expanded to Show Logic Elements

#### **Automatic Grouping**

It is often more convenient to group logic by common type or signal names. Creating such groups can make it easier to floorplan.

For example, you might want to make a group of all the BUFTs that have a common output enable. In this case, do the following steps.

1. Select  $\texttt{Edit} \rightarrow \texttt{Find}$ .

This command opens the Find dialog box.

- 2. Select a BUFT in the Design Hierarchy window that contains the enable signal of interest by clicking the mouse on the appropriate line (on the BUFT's instance name).
- 3. In the Connections list box, select Common Enable (BUFTs, DFFs, IO).
- 4. Click Find.
- 5. Click Select Found.

The Floorplanner searches throughout the design hierarchy and highlights each BUFT that meets the criteria you selected.

**Note:** The Floorplanner automatically expands groups that have sub-hierarchy that meet the find criteria.

6. Select Hierarchy  $\rightarrow$  Group, or press the F3 key.

The Floorplanner creates a new group and assigns an arbitrary name to the group "GRP0" (if this is the first user-created group). The text line looks as follows.

GRP0 "Grouped by: User" [symbol count]

[symbol count] is the number of logic elements

**Note:** You can also use the Hierarchy  $\rightarrow$  Group By command to create these types of groups.

# **Using Area Constraints**

Area constraints are a way of restricting where PAR can place a particular piece of logic. By reducing PAR's search area for placing logic, PAR's performance may be improved.

To create an area constraint, do the following steps.

- 1. Select a hierarchical group in the Design Hierarchy window.
- 2. Select  $Floorplan \rightarrow Assign Area Constraint or click on the toolbar button.$
- 3. In the Floorplan window, use the mouse to drag out a rectangular box where you want the area constraint to be located. The area constraint will cover all the tiles that are inside the drag box.

Area constraints may overlap each other. Select Floorplan  $\rightarrow$  Bring Area To Front or Floorplan  $\rightarrow$  Push Area To Back to move a selected area constraint in front of or behind another.

# Flattening and Building the Hierarchy

You may have floorplanned the design and saved it. Then you realize that you must make a change to the design at the schematic level that deletes some logic. When you read in the FNF file, the Floorplanner reads in the old hierarchy. Due to the changes made at the schematic level, the old hierarchy may represent divisions that are no longer valid.

#### How to Flatten the Hierarchy

You must select a hierarchical node to enable the Flatten Groups command.

This procedure explains how to flatten the hierarchy in the Design Hierarchy window.

1. Select the part of the design hierarchy that you want to flatten. You can select just the level of hierarchy that contains the logic that was changed in the schematic.

To flatten the entire hierarchy, select the top-level hierarchy.

2. Select Hierarchy  $\rightarrow$  Flatten Groups.

The Floorplanner removes all lower level hierarchy from the selected hierarchical node and moves all of the associated symbols up in the hierarchy.

#### How to Rebuild the Hierarchy

To rebuild the hierarchy using symbol instance names, select Hierarchy  $\rightarrow$  Rebuild. The Floorplanner builds a hierarchy tree and places the selected logic symbols in their proper positions in that tree.

**Note:** The Rebuild command works on all logic, not just selected logic.

# Walking Through the Design

This procedure explains how to select successive logic by connectivity rather than by name. This process helps you see which floorplanned logic elements drive other logic in the design.

# **Finding Logic**

- 1. Determine the logic that is of interest.
- 2. Select  $\texttt{Edit} \rightarrow \texttt{Find}$ .

This command opens the Find dialog box.

- 3. In the Connections list box, select either Loading Selected Logic or Driving Selected Logic.
- 4. Click Find.
- 5. Click Select Found.

The Floorplanner searches the design for the appropriate symbols. The Floorplanner highlights the first "found" symbol in the Design Hierarchy window with an arrowhead at the left of the symbol line text. Matching symbols in the Floorplan window flash (blink) if you have enabled Flashing.

#### **Finding Nets**

- 1. Determine the nets that you want to find.
- 2. Select  $\texttt{Edit} \rightarrow \texttt{Find}$ .

This command opens the Find dialog box.

- 3. In the Type list box, select Nets.
- 4. Use the Name dialog box, or Connections list box to find the desired net(s).
- 5. Click Find.
- 6. Click Select Found.

For logic that is placed in the Floorplan or Placement windows, the Floorplanner searches the design and highlights the appropriate nets by drawing them as red lines. Note that only currently selected nets appear in red; previously found nets, which were deselected, are drawn with black lines.

#### **Displaying the Ratsnest**

The Floorplanner shows connectivity between logic symbols in the Floorplan window with the aid of the ratsnest display. A ratsnest is a display of lines between logic blocks that indicate connections between the inputs and the outputs of floorplanned logic.

By default, the Floorplanner automatically displays ratsnest for selected floorplanned logic and selected nets. Whenever you place selected logic in the Floorplan window, the ratsnest displays the connectivity between the logic symbols.

#### **Using the Ratsnest**

By default, the ratsnest is on. As you place selected logic in the Floorplan window, the ratsnest lines show connectivity. You can see which logic is connected to a given net by selecting nets in the Ratsnest dialog box and choosing the appropriate connection.

1. Select some floorplanned logic. Use the mouse to draw an area around the desired logic or click on an individual piece of logic.

The Floorplanner draws the ratsnest to the associated logic.

- 2. In the Design Nets window, use the right mouse button to click List Visible Nets. The names of the nets connected to the selected logic appear in the window.
- 3. Select a net in the Design Nets window and look at the Floorplan window.

The Floorplanner draws a ratsnest of the selected net in red.

#### **Viewing Selected Nets in the Ratsnest**

Use the Design Nets window to display specific nets in the Floorplan window. Click on a net in the Design Nets window. The Floorplanner window displays the net in red lines. To display consecutive nets in the Design Nets window, hold down the Shift key while selecting the desired nets. To display non-consecutive nets, hold down the Control key while making your selections.

# **Analyzing PAR Placement**

This procedure describes how to analyze the placement results that PAR generates. You must first run PAR to generate an NCD file with placement information.

- 1. Select File  $\rightarrow$  Update and read in the NCD and NGD files.
- 2. Select  $View \rightarrow Placement$  in order to display the Placement window.

**Note:** If the Placement window is empty, this indicates that the NCD file used to generate the Floorplanner netlist did not contain placement information. Make sure that you have run PAR and selected **File**  $\rightarrow$  Update, specifying the placed NCD file.

- 3. Examine the Placement window for the following potential problems.
  - BUFTs with common output enables that are not vertically aligned or cross over longlines midpoints
  - RAM that is misaligned so as to prevent control signals from being routed on longlines
  - RPMs, BUFTs, and other groups source and load nets are close together

Structured logic elements that cross longline splitters into another quadrant

Refer to the following figure. Note the positions of the darkcolored BUFTs on the left. The placement is inefficient because two different longlines are required for the output enable signal. These BUFTs are misaligned because they are in two columns, which require different longlines, and are split between two different quadrants, crossing longline midpoints. Now, look at the light-colored BUFTs on the right. These BUFTs represent proper alignment in the FPGA because the common output enable signals connect to same vertical longline.




Figure 4-7 BUFT Placement

The following figure illustrates flip-flop to BUFT alignment in the FPGA. The left half of the example shows ineffective placement; see how the ratsnest lines intersect. The right half of the example shows the proper alignment of the flip-flops and their associated BUFTs as indicated by the parallel ratsnest.




Figure 4-8 Flip-flop/BUFT Alignment Example

**Note:** For clarity, the flip-flops and BUFTs occupy two different tiles. Normally, you would place this logic in the same tile to minimize the length of the ratsnest.

The following figure shows an example of groups placed so that the source and load nets are in proximity. In many cases, where there is sufficient routing resources, you want to place source and load nets close together.




Figure 4-9 Viewing Placed Logic Symbols Using the Ratsnest

**Note:** In the example, the middle group is the selected logic from which the ratsnest shows its source nets and load nets.

- 4. To see that PAR placed group symbols efficiently, select them from the Placement window or the Design Hierarchy window.
- 5. Step through the design, selecting critical groups, and using the Ratsnest to view the distance between selected groups and their sources and loads.

The Floorplanner highlights the selected symbols in the Placement window.

# **Analyzing PAR Placement for Timing Constraints**

This procedure explains how to analyze the placement of floorplanned logic by PAR with respect to Timing Constraints. If you are using the Design Manager, follow the instructions in that section.

You should analyze the logic placement in the following sequence.

- 1. Examine the PAR report for Timing Constraints that were not met.
- 2. Use Timing Analyzer to find those Timing Constraints that were not met.
- 3. Use the Floorplanner ratsnest to view the path.
- 4. If sub-optimal placement is causing the timing constraints to fail, floorplanning constraints can be used to improve the placement of logic to shorten time delays.
- 5. Rerun MAP and PAR with the new floorplanning constraints.

#### From the Design Manager

If you are running the Floorplanner from the Design Manager, follow these steps to analyze the placement with regard to your Timing Constraints.

- 1. Select a routed implementation revision from the Project View.
- 2. Open up the Report Browser in one of two ways.
  - Select Utilities  $\rightarrow$  Report Browser.
  - Click the Report Browser toolbar button.

- 3. From the Report Browser, double-click on the Post Layout Timing Report icon.
- 4. Examine the report for any missed Timing Constraints.
- 5. If you find that there are missed Timing Constraints in your design, click the **Timing Analyzer** toolbox button in the Design Manager.

This step opens the Timing Analyzer window that displays the report file.

- 6. Select Analyze  $\rightarrow$  Timing Constraints in the Timing Analyzer window.
- 7. Select File  $\rightarrow$  Save in the Timing Analyzer window to save the timing report.

Following is a portion of a sample TRCE report.

Data path myaddr21 to syn294866 contains 4 levels of logic:

Path starting from Comp: IOB.PAD То Delay type Delay(ns) Physical Resource Logical Resource(s) \_\_\_\_\_ IOB.I1 Tpid 1.089R myaddr21 myaddr21 my\_addr21 net (fanout=3) 2.984R my\_addr21 CLB.G3 CLB.Y Tilo 1.190R N279 syn295958 2.984R syn295958 1.959R syn294869 net (fanout=4) CLB.G4 CLB.X Tiho syn323918 syn294869 net (fanout=2) 2.984R syn294869 Tihck 1.640R syn294866 CLB.G1 CLB.K syn323905 my\_next\_state<3> my\_current\_state<3> \_\_\_\_\_

Total (5.878ns logic, 8.952ns route) 14.830ns

#### **Using Find and Ratsnest to Find Critical Nets**

With the edited TRCE report, you can use the Floorplanner **Find** command to display the paths that need fixing.


- 1. Select  $\texttt{Edit} \rightarrow \texttt{Find}$  in the Floorplanner window.
- 2. In the Find dialog box, set the Type field to Nets. Turn Auto Goto on and Auto Select off.
- 3. In the Find dialog box, type the name of the first net in the TRCE report into the Name field. In the above example, the first net (identified by the first occurrence of the word "net" in the Delay type column) is my\_addr21.
- 4. Click Find in the Find dialog box.
- 5. In the Design Nets window an arrow appears next to the net specified in the Find dialog box. Select this net. The net is displayed in the Placement window.
- 6. Repeat steps 3 through 5 for each net listed in the TRCE report. In the Design Nets window hold down the Control button when you select each additional net. This ensures that the previous nets remain selected.

When done, the Placement window shows the full path described in the TRCE report.

**Note:** You can also identify nets that have long delays by looking at the TRCE report and searching for the net by name.

The Floorplanner displays the ratsnest in red. The length of the ratsnest does not correlate to a specific time delay. However, by moving logic blocks to shorten the ratsnest, you can improve on the delays.


The following figure shows the ratsnest for a failed Timing Constraint.



# Figure 4-10 Ratsnest of the Failed Timing Constraint Path in the Floorplan Window

Now that you know where the routing delay is in the Floorplan window, you can manually move logic blocks to shorten the ratsnest and improve the routing delays to meet the Timing Constraint.

The following figure shows the example design. Compare this figure with the previous one and see that the logic block has been repositioned to be closer to the IOB.



#### Figure 4-11 Repositioned Logic in Floorplan Window

- 7. Save the Floorplanner file.
- 8. Rerun MAP and PAR with the new floorplan constraints to see whether the new placement meets the Timing Constraint in the design.

# **Finding Logic Connected to Nets**

It is often difficult to find a specific piece of logic or the nets that connect them. The following procedure explains how to find logic that is connected to nets in the floorplanned design.

You choose the desired selection criteria such as name or connection. The Floorplanner places a black arrow to the left of the name of the found logic in the Design Hierarchy window. When the ratsnest is turned on, the Floorplanner draws black lines between logic in the Floorplan and Placement windows, indicating connectivity to the selected logic.

- 1. Select  $\texttt{Edit} \rightarrow \texttt{Find}$  to open the Find dialog box.
- 2. Fill in the Search Criteria for the desired net. Set the Type field to Nets.
- 3. Click Find.
- 4. Click Select Found.

All nets that meet the search criteria are selected in the Design Nets window.

5. In the Find dialog box, fill in the Search Criteria. Set the Type field to the desired logic. In the Connections field, choose the connection type (either Loading Selected Nets or Driving Selected Nets) that you want from the list.

For example, if you choose "Driving Selected Nets" the Floorplanner finds all the logic symbols that drive the input to the selected net as indicated by a black arrowhead to the left of the symbol name in the Design Nets window.

- 6. Click Find.
- If any symbols are found, click Select Found to highlight them in the Design Hierarchy, Placement, and Floorplan windows. (The symbols are only highlighted in the Floorplan window if the logic has been floorplanned.)

# **Displaying Resources and Logic**

You can display the logic resources that are available on the FPGA in the Floorplan and Placement windows. For example, the XC4000

family has these resources: F, G, and H function generators, Global Buffers, D-type flip-flops, Tristate Buffers, I/O, and RAM/ROM.

**Note:** Screen refreshes take longer when you display all of the resource graphics in the Floorplan and Placement windows than when you just use the default settings.


By default the CLB resources are turned off to reduce the clutter in the Floorplan window. Only the Grid and I/O options are enabled.

- 1. Activate either the Floorplan or Placement window by clicking on the window title bar with the left mouse button.
- 2. Select  $\texttt{View} \rightarrow \texttt{Options}$  or press the F2 key.

This command opens the Options dialog box.

3. In the Resources panel, determine the type of resources that you want displayed in the selected (either Placement or Floorplan) window and click those boxes to enable the display.

The following figure illustrates a partial display for an XC4000 device with all of the resources in the CLB enabled for display.





The following table shows how resources and placed logic affect which information the floorplan and placement windows display.

Resources	Placed Logic	Display
Off	Off	Blank
On	Off	Shows available resources (not occupied by logic)
Off	On	Shows used resources
On	On	Shows both used and available resources

 Table 4-1
 Resource Graphics Display

# **Performing Detailed Manual Placement**

This procedure describes how to manually place logic into the Floorplan window, by selecting individual symbols from the design hierarchy and placing them in the Floorplan window.

Note: You can only place an RPM as an entire group.


Perform the following steps to manually placed selected logic into the Floorplan window.

1. Expand a node in the Design Hierarchy window to show all of the symbols under that hierarchy. The following figure shows an example of an expanded hierarchical group.

Ξ.	XBL/AC4/SUM [7 FGs]
F₽	\$FG_XBL/AC4/SUM/C2 [ FG ] O: XBL/AC4/SUM/C2 I2: XBL/Q42 I1: IA2 I0: XBL/AC4/SUM/C1
-2	\$FG_XBL/AC4/SUM/C1 [ FG ] O: XBL/AC4/SUM/C1 I3: XBL/Q41 I2: IA1 I1: IA0 I0: XBL/Q40
	\$FG_XBL/AC4/S3 [ FG ] 0: XBL/AC4/S3 I2: IA3 I1: XBL/AC4/SUM/C2 I0: XBL/Q43
	\$FG_XBL/AC4/S2 [ FG ] O: XBL/AC4/S2 I2: IA2 I1: XBL/AC4/SUM/C1 I0: XBL/Q42
	\$FG_XBL/AC4/S1 [ FG ] O: XBL/AC4/S1 I3: IA1 I2: XBL/Q41 I1: IA0 I0: XBL/Q40
	\$FG_XBL/AC4/S0 [ FG ] O: XBL/AC4/S0 I1: IA0 I0: XBL/Q40
닏꾼	\$FG_CB4 [ FG ] O: CB4 I2: XBL/Q43 I1: IA3 I0: XBL/AC4/SUM/C2

# Figure 4-13 Expanded Hierarchical Group in the Design Hierarchy Window

2. Pick one symbol at a time and place it in the desired location in the Floorplan window. The following figure shows the cascaded Design Hierarchy and Floorplan windows.



#### Figure 4-14 Placed Logic Symbol in the Floorplan Window

3. Repeat step 2 until you have placed all the symbols of the selected node in the Floorplan window.

# **Checking the Floorplan**

The **Floorplan**  $\rightarrow$  **Check Floorplan** command checks the floorplanned logic for placement problems. The Floorplanner opens the Check Floorplan Warnings dialog box and lists the warnings that describe any placement problems. If no problems are found, a message in the dialog box states that "0 Floorplan Errors Found.".

1. You can find the logic that is associated with a warning by double–clicking on that warning in the dialog box.

The Floorplanner zooms in to the problem logic, which appears highlighted.

2. You can also find the problem logic by single-clicking and clicking **Find** on the dialog box.

If you have flashing enabled, the problem logic flashes in the Floorplan window.

### **Aligning Symbols**

This procedure explains how to align symbols. When you are placing logic in the Floorplan window, aligning symbols reduces unnecessary routing between the placed logic elements. You can use the ratsnest to see the alignment of the placed logic.

The following considerations are important when floorplanning the design.

- Align tristate buffer enable signals. By placing tristate buffers with common enable signals in the same column, PAR will utilize a single longline to connect all the enables to the source.
- Align clock enable signals. By placing flip-flops with common clock enables in the same column, PAR will utilize a single longline to connect all the clock enables to the source.
- If an enable is sourced by an I/O, place the IOBs close to the column in which the longline runs to minimize the routing required for connections to that longline.
- Use the Hierarchy → Group By command to create groups of related logic for quicker placement into the floorplan. The following figure shows the Group By dialog box.

Group By	×
Logic Symbols to group Tristate buffer with Common enable inputs Common outputs Flip-flops to Tristate buffers Functions generators or RAM to Flip-flops Function generators to H-Function generators Function generators or RAM to Tristate buffers I/O pads to Tristate buffers	OK Cancel

#### Figure 4-15 Group By Dialog Box

Perform the following steps to align logic symbols in the Floorplan window.

- 1. Prior to floorplanning, use the Hierarchy  $\rightarrow$  Group By command to make groups of flip-flops to tristate buffers.
- 2. Floorplan the groups of flip-flops to tristate buffers (if small enough) into the same quadrant in the Floorplan window.

For additional details, refer to the "Analyzing PAR Placement" section.

3. Floorplan the IOBs such that they are aligned with the flip-flop to tristate buffer groups. Check the ratsnest in the Floorplan window to see the alignment of the placed logic.

The example design shown in the following figure contains 16 flip-flops, 12 IOBs, 16 BUFTs, and one BUFGP.

	-	.,	align" [ 16 DFFs, 12 IOBs, 16 BUFTs, 1 BUFGPs ]
			N125 [ IOB ] 11: OE3
	_		N122 [ IOB ] 11: OE2
	_		N119 [ IOB ] 11: OE1
	_		N112 [IOB] I1: OE0
	_		N109 [ IOB ] 11: CE3
	_	\$1	N106 [ IOB ] 11: CE2
	_	\$1	N103 [ IOB ] 11: CE1
	-	\$1	N100 [ IOB ] 11: CE0
			N69 [ IOB ] O: BUS3
			NGG [ IOB ] O: BUS2
			N63 [ IOB ] O: BUS1
			N62 [ IOB ] O: BUS0 I90 [ BUFGP ] O: CLK I: \$1N92
	-	φı	
	- ±		BUS2<-\$1N39 "Grouped by: DFF to TBUF" [1 DFFs, 1 BUFTs]
	- ±		BUS3<-\$1N45 "Grouped by: DFF to TBUF" [1 DFFs, 1 BUFTs]
	- ±		BUS3<-\$1N44 "Grouped by: DFF to TBUF" [1 DFFs, 1 BUFTs]
	- 🔳		BUS3<-\$1N51 "Grouped by: DFF to TBUF" [1 DFFs, 1 BUFTs]
	- 🔳		BUS0<-\$1N14 "Grouped by: DFF to TBUF" [1 DFFs, 1 BUFTs]
	- 🛨		BUS2<-\$1N33 "Grouped by: DFF to TBUF" [1 DFFs, 1 BUFTs]
	- 🛨		BUS1<-\$1N21 "Grouped by: DFF to TBUF" [1 DFFs, 1 BUFTs]
	- 🛨		BUS2<-\$1N32 "Grouped by: DFF to TBUF" [1 DFFs, 1 BUFTs]
	- 王		BUS1<-\$1N20 "Grouped by: DFF to TBUF" [1 DFFs, 1 BUFTs]
	- 王		BUS1<-\$1N27 "Grouped by: DFF to TBUF" [1 DFFs, 1 BUFTs]
	- +		BUS0<-\$1N11 "Grouped by: DFF to TBUF" [1 DFFs, 1 BUFTs]
	- ±		BUS3<-\$1N48 "Grouped by: DFF to TBUF" [1 DFFs, 1 BUFTs]
	- ±		BUS2<-\$1N36 "Grouped by: DFF to TBUF" [1 DFFs, 1 BUFTs]
	- 🔳		BUS1<-\$1N24 "Grouped by: DFF to TBUF" [1 DFFs, 1 BUFTs]
	- ±		BUS0<-\$1N4 "Grouped by: DFF to TBUF" [1 DFFs, 1 BUFTs]
	- 🔳		BUS0<-\$1N8 "Grouped by: DFF to TBUF" [1 DFFs, 1 BUFTs]

Figure 4-16 Example Design

The following figure shows the example design, floorplanned so that the logic symbols are aligned.




Figure 4-17 Properly Aligned Logic Symbols

The following figure shows a closer view of a part of the floorplanned design shown in the previous figure. Note the alignment of the nets sourced by IOBs \$1N100 and \$1N112. BUS3 is aligned to a horizontal longline.




Figure 4-18 Close-up of Aligned Logic Symbols

# **Working with Patterns**

This procedure explains how to work with patterns when you place selected logic in the Floorplan window. You can use the Floorplan  $\rightarrow$  Capture Pattern and Floorplan  $\rightarrow$  Impose Pattern commands or use the Capture Pattern and Impose Pattern toolbar buttons. These commands allow you to create a reference pattern of placed logic that you can use later when you are placing similar logic. The reference pattern represents the relative placement and spacing of individual pieces of floorplanned logic.

**Note:** Except for RPMs, you must have logic placed in the Floorplan window before you can use the Capture Pattern command. RPMs have a pattern. You can pick up an RPM and capture its pattern before dropping it into the Floorplan window.

### **Creating a Pattern**

You can select the Floorplan  $\rightarrow$  Capture Pattern command or use the Capture Pattern toolbar button shown in the following figure.



Follow these steps to create a pattern that captures the placement and spacing information of placed logic in the Floorplan window.

- 1. Select some logic from the Design Hierarchy window and place it in the desired locations in the Floorplan window.
- 2. Select the logic in the Floorplan window, which makes the pattern that you want to capture for future use.
- 3. Select Floorplan  $\rightarrow$  Capture Pattern or click the Capture Pattern toolbar button.

#### **Using a Pattern**

Imposing a pattern can only be done after you have captured a pattern. You can select the Floorplan  $\rightarrow$  Impose Pattern command or use the Impose Pattern toolbar button shown in the following figure.



Follow these steps to use a reference pattern to place selected logic from the design hierarchy into the Floorplan window.

**Note:** Use the **Impose Pattern** command on logic that is similar to the placed logic whose placement was captured as a pattern.

1. Select the desired logic from the design hierarchy.

- 2. Select Floorplan  $\rightarrow$  Impose Pattern or click the Impose Pattern toolbar button.
- 3. Move the selected logic into the Floorplan window.

The Floorplanner reads the placement and spacing information from the reference pattern to place the selected logic.

**Note:** You can use the **Impose Pattern** command on transitory logic or selected logic that is already placed in the Floorplan window.

# How to Interleave Buses

This procedure explains how to interleave buses. The **Floorplan**  $\rightarrow$  **Distribute Options** command makes interleaving easy. Interleaving spreads out the resources associated with a bus, such that other logic can be interspersed with the bus. A goal of interleaving is to minimize the distance between similar bits of interrelated buses.


Perform the following steps each time you begin this procedure.

- 1. Determine the spacing requirements that suits your particular interleave scheme.
- 2. Select Floorplan  $\rightarrow$  Distribute Options and set the Interleave Factor to change the spacing value.

**Note:** An interleave factor of 2 causes the Floorplanner to place selected logic in every second available resource in the floorplan; a value of 3 causes the Floorplanner to place selected logic in every third available resource.

### **Design Example**

The following figure shows the example design. It contains a 16-bit bus (REGISTER\_A/Q) that talks to an 8-bit bus (LITTLE\_BUS\_OUT). The object is to interleave the high-order bits of REGISTER\_A/Q with the low-order bits, and do the same for the input IOBs (DIN).



#### Figure 4-19 Interleave Design Hierarchy

The following figure shows the expanded hierarchy of the interleave design.

	16 DFFs, 25 IOBs, 1 BUFGP	
- 🖸 🖉 "Primitives" [8 FGs, 1	IOBs, 1 BUFGPs ]	
	Rel	
·		
DIN [ 16 IOBs ]		
DIN15 [ IOB ] 11: D15		
- DIN14 [ IOB ] 11: D14		
DIN13 [ IOB ] 11: D13		
DIN12 [IOB] I1: D12 DIN11 [IOB] I1: D11		
DIN10 [108] 11: D10		
DIN7 [ 10B ] 11: D7		
- C DING [ IOB ] 11: D6		
- DIN5 [ 10B ] 11: D5		
- C DIN4 [ IOB ] 11: D4		
- C DIN3 [ IOB ] 11: D3		
- C DIN2 [ IOB ] 11: D2		
- 🖙 DIN1 [ IOB ]  1: D1		
L DING [ IOB ] 11: DO		
L REGISTER_A/Q [ 16 DFF	-e 1	
	a: BIG_BUS15 C: \$1N41 D: D15	
	: BIG_BUS14 C: \$1N41 D: D14	
	2: BIG_BUS13 C: \$1N41 D: D13	
	2: BIG_BUS12 C: \$1N41 D: D12	
– 💭 REGISTER_A/Q11 [ DFF ] G	2: BIG_BUS11 C: \$1N41 D: D11	
🗕 💭 REGISTER_A/Q10 [ DFF ] G	2: BIG_BUS10 C: \$1N41 D: D10	
🗕 💭 REGISTER_A/Q9 [ DFF ] 🔍	BIG_BUS9 C: \$1N41 D: D9	
🗕 💭 REGISTER_A/Q8 [ DFF ] 🔍	BIG_BUS8 C: \$1N41 D: D8	
🗕 🐺 🛛 REGISTER_A/Q7 [ DFF ] 🔍		
🗕 🐺 🛛 REGISTER_A/Q6 [ DFF ] 🔍		
FEGISTER_A/Q5 [ DFF ] Q:		
REGISTER_A/Q4 [ DFF ] Q:		
REGISTER_A/Q3 [ DFF ] Q:		
REGISTER_A/Q2 [ DFF ] Q:		
REGISTER_A/Q1 [ DFF ] Q:		
EGISTER_A/Q0 [DFF] Q:	BIG_BUSU C:\$1141 D: DU	

Figure 4-20 Interleave Design Hierarchy Expanded

The following procedure shows how to interleave the REGISTER\_A/  ${\bf Q}$  and DIN bits.

- 1. Use Group from the Hierarchy menu to create four new groups from the expanded hierarchy. This will make floorplanning easier.
  - REGISTER\_A\_LSB
  - REGISTER\_A\_MSB
  - DIN\_LSB
  - DIN\_MSB


The following figure shows the interleave design hierarchy with the four new groups. Note the "Grouped by: User" annotation on the symbol line.

Ē	interleave_test" [8 FGs, 16 DFFs, 25 IOBs, 1 BUFGPs]	
- 🔳	"Primitives" [8 FGs, 1 IOBs, 1 BUFGPs]	
- 🗉	LITTLE_BUS_OUT [8 IOBs]	
┣圓	DIN [16 IOBs]	
	DIN_LSB "Grouped by: User" [8 IOBs]	
L	DIN_MSB "Grouped by: User" [8 IOBs]	
L REGISTER_A/Q [ 16 DFFs ]		
- 🛨 🏟 REGISTER_A_LSB "Grouped by: User" [8 DFFs]		
L	<b>REGISTER_A_MSB</b> "Grouped by: User" [8 DFFs]	

#### Figure 4-21 Interleave Design with New Groups

**Note:** The placement used throughout this example is exploded to make it easier to view; it is not optimal floorplanning placement. During floorplanning you would choose a placement that is closer together, resulting in shorter interconnections.


The next six figures show step-by-step the sequence for placing the groups of logic into the Floorplan window. The seventh figure shows the final placement in the Floorplan window of the interleave design. The ratsnest display shows the relative distance and connectivity of the nets.



2. Place the REGISTER\_A\_MSB group in the design.




3. Interleave the REGISTER\_A\_LSB group with the REGISTER\_A\_MSB group.




# Figure 4-23 REGISTER\_A\_LSB Group Interleaved with REGISTER\_A\_MSB


4. Place the DIN\_MSB group to align with the REGISTER\_A\_MSB group.




#### Figure 4-24 DIN\_MSB Placed to Align with REGISTER\_A\_MSB

5. Interleave the DIN\_LSB group with the DIN\_MSB group. This aligns DIN\_LSB with REGISTER\_A\_LSB.







6. Place 2-in-1 multiplexers to align with the A/Q bus.





7. Place the LITTLE\_BUS\_OUT group to align with the multiplexers.








Figure 4-28 Final Placement of Interleave Design

# **Iterative Floorplanning**

This procedure explains how to floorplan your design iteratively. In this method, you manually place the structured logic of the design. Next, run MAP and PAR to automatically map and place the random logic of the design. Repeat this cycle of manual and automatic map and placement until you have placed the critical paths of the design in the FPGA floorplan.

Perform the following steps to floorplan iteratively.

- 1. Work with the most critical path first.
- 2. From this part of your design, floorplan the structured logic.
- 3. Select File  $\rightarrow$  Save to save the floorplan and generate an MFP file.
- 4. Run MAP and PAR, using the new MFP file, to obtain a placed design.

When PAR is done, select **File**  $\rightarrow$  **Update** to read the placed design file in the Floorplanner. You can either make changes to the original floorplan and repeat these steps, or move on to floorplanning more logic.

# **Floorplanning Incremental Schematic Changes**

Xilinx defines incremental designing as making changes, at the design entry stage, to a design that has been previously implemented in an FPGA, with or without floorplanning. These changes can include the following.

- Adding logic
- Removing logic
- Changing existing logic

The following procedure explains only how to make incremental changes when you have used the Floorplanner to floorplan the original design.

**Note:** This procedure may not work as well with HDL designs. Using the HDL coding tips in the *Synopsys Synthesis and Simulation Design Guide* will make incremental floorplanning on HDL designs easier.

#### **Design Example**

The schematic-based design has been floorplanned and a change in the design requires that you add some logic to the original schematic.

1. Make the necessary changes to the schematic design.

**Note:** Whenever you make changes to the schematic, you must run NGDBuild and MAP to regenerate a new mapped or placed NCD file.

- 2. Select File  $\rightarrow$  Update to open a file open dialog box.
- 3. Select the new NGD and NCD files to read in to the Floorplanner.

The Floorplanner reads in the *design*.ncd. Whenever an FNF file exists for the design, Floorplanner reads it in addition to reading the NGD and NCD files. The logic that was floorplanned is again placed into the same location in the Floorplan window.


The next three figures show the design example schematic, the design hierarchy of the NGD and NCD files, and the floorplanned design.

The following figure shows the original schematic of the design example.

|--|--|--|

Figure 4-29 Design Example

The following figure shows the design hierarchy of the example in the Design Hierarchy window.



#### Figure 4-30 Design Example Design Hierarchy

The following figure shows the floorplanned design example.





Figure 4-31 Floorplanned Design Example

The following figure shows the design example schematic that has been modified. A two-input AND gate, an OBUF, and an OPAD have been added to the design.



#### Figure 4-32 Changes to the Original Schematic

When the design is reloaded into the Floorplanner, the newly added logic appears in the Design hierarchy. In the following figure, two new symbols \$1N57 [IOB] and \$FG\_SIG\_OUT [FG] still remain in the hierarchy (as indicated by the logic symbol icon) and may be placed into the floorplan.




Figure 4-33 Design Hierarchy of New NCD File

# **Making Small Modifications to Automatic Placement**

This procedure describes how to make small changes to an automatically placed design in order to fix packing or placement problems. A scenario when this might be required is when the automatic placement tools meet timing on all paths except one, and the one path that is failing is due to bad logic placement in the path. Using the Floorplanner you can copy the entire automatic placement to the Floorplan window, and then make the small modifications necessary to fix the timing problems. You can then re-map and place and route the design.

- 1. Use the Placement window and timing reports to identify problems in the automatic placement.
- 2. Select Floorplan  $\rightarrow$  Replace All with Placement to copy the entire placed design from the placed design over to the Floorplan window.
- 3. Make the changes to the Floorplan window to correct any placement that was causing timing problems in the initial timing analysis.
- 4. Select File  $\rightarrow$  Save to save the floorplan and generate an MFP file.
- 5. Map the design using the newly created MFP file.
- 6. Place and route the design to determine if the new placement constraints allows the design to meet the required timing.

# Lock Down I/Os from Automatically Placed Design

This procedure describes how to select the I/Os from an automatically placed and routed design and lock them down in the Floorplan window. This procedure could be extended to show how other internal logic components can be locked down in the Floorplan window from the Placement Window.

- 1. Select  $Window \rightarrow Tile Compare$  to display the Placement and Floorplan windows next to each other.
- 2. Select  $\texttt{Edit} \rightarrow \texttt{Find}$  to display the Find dialog window.
- 3. In the Find dialog window, set the Types drop-down to "I/O Pads".

- 4. Click Find.
- 5. Click Select All to select all the I/Os in the design.
- 6. Select Floorplan  $\rightarrow$  Constrain from Placement to copy all the I/O locations from the Placement window to the Floorplan window.
- 7. You can now make modifications to the automatic I/O placement by moving the I/Os in the Floorplan window.

# **Getting Started With an Unfamiliar Design**

This procedure explains how to use the Floorplanner to familiarize yourself with the connectivity of someone else's design.

There may be occasions when you must floorplan a design with which you are unfamiliar. There are some basic steps you can take to make the floorplanning tasks more efficient.

- View the schematic or HDL to understand the structure of the design and data paths.
- Determine the design's structure, such as RAM and buses.
- Try to determine the performance requirements of the design.

When you load a design, the Floorplanner uses net and symbol names to create a design hierarchy. Some designs may contain little information about the hierarchy. For such designs, you could create a fake hierarchy by following these steps.

- 1. Select Hierarchy  $\rightarrow$  Group By to open the dialog box.
- 2. Group columns of tristate buffers, and simple function generator, flip-flop, and tristate buffer relationships.
- 3. Click **ok** when you are done.

#### **Creating Hierarchy at a Higher Level**

To create groups of logic at a higher level, follow these steps.

- 1. Select  $\texttt{Edit} \rightarrow \texttt{Find}$  to open the Find dialog box.
- 2. Use the dialog box to find and select all of the IOBs in the design.
- 3. Create a group of these IOBs using the F3 key, or the Hierarchy  $\rightarrow$  Group command.

The grouped IOBs appear in a stack in the Design Hierarchy window.

4. Expand that stack, then scroll through the list, looking at the pin types on the symbols.

#### **Creating Subgroups**

- Make subgroups of those IOBs with pins named "I" (input IOBs), "O" (output IOBs), and those IOBs with both "I" and "O" pins (bidirectional IOBs).
- 2. Select the group of input IOBs.
- Identify the symbols in the group that directly load the new group using either the Edit → Select Loads command, or open the Edit → Find dialog box and choosing the Loading Selected Logic connection.
- 4. Make a group of those symbols.
- 5. Repeat steps 3 and 4 to create additional groups of related symbols. Stop when the groups become too large, too small, or too complex to be of value.

**Note:** Each time you make a subgroup, manually de-select the nodes that have been previously grouped.

- 6. Select the group of Output IOBs.
- 7. Perform the same sequence (steps 2 through 5) as before, but change the connection type or search criteria to Sourcing Selecting Logic.
- 8. Each time that symbols are selected, scroll through the lists and adjust the selections as appropriate.

The goal is to break large groups into more manageable sizes, without creating a large number of small groups.

- 9. Repeat the process of making subgroups (steps 7 and 8) with the group of bidirectional IOBs, for each direction.
- 10. If there are other known structures in the design such as RPMs or tristate buffer columns, use them as a starting point for making other subgroups.

### **Floorplanning the New Hierarchy**

After you have manageable groups of logic for the design, you can begin floorplanning.

- 1. Use the Placement window and timing reports to identify problems in the automatic placement.
- 2. Floorplan the IOBs.

Use the Edit  $\rightarrow$  Select Loads and Edit  $\rightarrow$  Select Sources commands, as well as the Edit  $\rightarrow$  Find dialog box to guide you in a systematic manner.

3. Use the ratsnest display in the Floorplan window to identify which symbols need rearranging to reduce interconnect congestion.

# **Chapter 5**

# Menu Command Reference

This chapter describes the Floorplanner graphical user interface commands, dialog boxes, and toolbar buttons. The commands are listed in alphabetical order by command name. This chapter contains the following sections.

- "Menus" describes the pull-down menus that are available in the Floorplanner window.
- "Commands" describes the GUI commands that are available in the menus.
- "Toolbar" describes the buttons that are available in the toolbar.

### Menus

The PC and workstation versions of the Floorplanner have the same menus. However, some dialog boxes may look slightly different on the two platforms due to the different window environments. The functionality is the same on both platforms, though the location of the fields and buttons on the dialog box may vary. The names of some fields may also vary between the PC and workstation versions. For example, on the Open dialog box, the PC uses File name while the workstation version uses Files.

**Note:** The dialog boxes shown in this chapter reflect the PC version of the Floorplanner.

### File Menu

The File Menu contains commands that open and close windows, save designs, print floorplanned logic, and exit the Floorplanner. The File menu contains the following commands.

New	Select a new NCD file
Open	Open an FNF file for processing
Close	Close windows, unload current design and floorplan
Save	Create a floorplan and constraints file
Save As	Create a floorplan and constraints file under a new design name or design direc- tory
Update	Update the floorplan with new NGD and NCD files
Print	Print out floorplan or design hierarchy
Print Preview	Display what the printed page will look like
Print Setup	Set print options
Exit	Exit the Floorplanner

#### **Edit Menu**

The Edit Menu contains commands that find and select specified logic types and nets in the design, copy and save logic patterns in the floorplan, and change the colors of logic. The following commands are in the Edit menu.

Undo	Undo the last command
Colors	Change logic and nets colors
Find	Find and select logic symbols
Select Loads	Select logic connected to outputs of selected logic
Select Sources	Select logic connected to inputs of selected logic

Unselect All	Unselect all design logic and nets
Properties Show detailed information about	
_	object and allow object to be renamed

### **View Menu**

The commands in the View window refresh the screens, adjust the view of the FPGA die, display logic resources in the die, display connectivity lines (ratsnest), show routing density, and enable the toolbar and status bar.

Refresh	Clear and redraw all open windows
$\textbf{Zoom} \rightarrow \textbf{Full View}$	Show the entire FPGA
$Zoom \rightarrow In$	Reduce the FPGA view area (objects get bigger)
$Zoom \rightarrow Out$	Enlarge the FPGA view area (objects get smaller)
$Zoom \rightarrow To Box$	Use the mouse to specify the FPGA view area
$\textbf{Zoom} \rightarrow \textbf{To Selected}$	Set the FPGA view area so that all selected logic is visible
Goto Next	Scroll next selected logic to the top of Design Hierarchy window
Goto Previous	Scroll previously selected logic line to top of Design Hierarchy window
Hierarchy	Select the Design Hierarchy window
Nets	Select the Design Nets window
Floorplan	Select the Floorplanner window
Placement	Select the Placement window
Congestion	Display the probable routing density in Floorplan window
$Options \rightarrow Resources$	Control the display of FPGA resource graphics in the placement and floorplan views
$Options \rightarrow Logic$	Control the display of logic element types in the placement and floorplan views

$Options \rightarrow Ratsnest$	Control the display of ratsnest connection lines
Options $\rightarrow$ Congestion	Control the display of congestion density thresholds in the design
Toolbar	Toggle the presence of the toolbar at the top of the Floorplan window
Status Bar	Toggle the presence of the status bar at the bottom of the Floorplan window

### **Hierarchy Menu**

The Hierarchy menu contains commands that expand and collapse the hierarchy, group specific logic together, move and sort hierarchical groups, and flatten and rebuild the hierarchy.

Collapse	Collapse selected hierarchical groups
Expand	Expand full branch of hierarchical groups for viewing
Group	Create new hierarchical groups containing selected elements
Group By	Create new hierarchical groups based on connectivity
Remove Groups	Remove selected hierarchical groups from hierarchy tree
Move	Use the mouse to move selected logic to new locations in hierarchy
Sort	Change the order of symbols and hierar- chical groups based on sort criteria
Flatten Groups	Remove all sub-hierarchical groups under the selected group
Rebuild	Use symbol instance names to build a hierarchy tree

### **Floorplan Menu**

The Floorplan menu contains commands that change the spacing and distribution mode of logic in the floorplan, change the orientation of placed logic, allocate and constrain areas of the floorplan, and remove logic from the floorplan.

_	
Distribute Options	Set the distribute mode for icon stack
Assign Area Constraint	Create an area constraint for a selected hierarchical group
Bring Area To Front	Bring the selected area constraint to the front in a Floorplan view
Push Area To Back	Push the selected area constraint to the back in a Floorplan view
Flip Vertical	Flip logic symbol placement vertically
Flip Horizontal	Flip logic symbol placement horizontally
Capture Pattern	Copy and save selected icon pattern
Impose Pattern	Use saved pattern for logic placement
Constrain from Place- ment	Place in floorplan all selected objects according to the placement view
Replace All with Place- ment	Place in floorplan all objects according to the placement view
Prohibit	Reserve resources on the die to constrain PAR
Allow	Free up reserved resources on FPGA
Remove	Remove selected logic from the floorplan
Remove All	Remove all logic from the floorplan
Check Floorplan	Perform design rule checks on floor- planned logic

#### Window Menu

The Window menu contains commands that are specific to window operations, which include tiling, cascading, sizing, and minimizing the Floorplanner windows, as well as changing the active window.

New Window	Create a copy of the currently selected window
Tile Normal	Arrange windows so the Floorplan and Placement windows overlap
Tile Compare	Arrange windows to compare the Floor- plan and Placement windows side by side
Cascade	Arrange windows in an overlapping pattern with title bars visible
Arrange Icons	Arrange minimized windows in rows
Split	Split the currently selected window into quadrants

### Help Menu

The Help Menu contains commands that open the online help, search on specified topics, and give copyright information about the Floorplanner.

Help Topics	Open search list topics
About Floorplanner	View copyright information for the Floor- planner

# Commands

The following section describes the commands and associated dialog boxes that are available in the Floorplanner.

# About Floorplanner (Help Menu)

This command opens the About Floorplanner dialog box, which presents copyright and logo information.

#### Allow (Floorplan Menu)

This command allows you to use the mouse to make available those resources in the FPGA that were marked prohibited.

You invoke the command, then click or drag the mouse on the resources in the Floorplan window that you want to make available.

[Note: this command is not yet supported.]

#### Arrange Icons (Window Menu)

This command arranges the minimized Design Hierarchy and Floorplan window icons in the lower left quadrant of the Floorplanner window on the PC.

#### Assign Area Constraint (Floorplan Menu)

This command creates an area constraint. When you select a hierarchical group and drag out a box in the Floorplan window, an area constraint is created for that group. The rectangular area constraint created covers all the tiles that are inside the drag box.

### Bring Area To Front (Floorplan Menu)

This command brings to the front a selected area constraint that is currently behind another area constraint in the Floorplan view.

#### **Capture Pattern (Floorplan Menu)**

This command makes a copy of the currently selected logic icon pattern, and saves it as the "reference" pattern. The reference pattern represents the relative placement and spacing of individual pieces of floorplanned logic.

You can impose this reference pattern onto other logic of similar makeup, using the Impose Pattern command or the Impose Pattern toolbar button.

The Floorplanner saves the reference pattern as a list, in the same order that the selected symbols are found in the Design Hierarchy window. When you use this command to capture a pattern, the Floorplan Impose Pattern menu and toolbar buttons become enabled.

#### **Cascade (Window Menu)**

This command arranges the open windows diagonally down the screen so they overlap one on top of another. The active window is on top.

### **Check Floorplan (Floorplan Menu)**

This command checks the floorplanned logic for the following design rules:

- Tristate buffers with common outputs are aligned horizontally
- No tristate buffers with different outputs lie on the same horizontal longline
- Flip-flops in a single CLB tile have common CLK, CE, RD, and SD signals
- Two 16-bit memory elements in a CLB tile share their write enable inputs
- FG to FGH function generator connections are valid

If there are errors in the floorplanned logic, the Floorplanner opens the Check Floorplan Warnings dialog box shown in the following figure. Consult the error descriptions to pinpoint the logic responsible for each error in both the Design Hierarchy and Floorplan windows.

Check Floorplan Warnings	×
0 Floorplan Errors Found	
Find ReCheck	Close

#### Figure 5-1 Check Floorplan Warnings Dialog Box

The dialog box contains these buttons and fields.

• Warning Messages – lists warnings found while checking the floorplan. You can scroll through this list. Double-clicking on an item causes the Floorplanner to zoom the Floorplan window to the problem area.

- Find finds the warnings when you click the button. The Floorplan and Design Hierarchy windows zoom and pan to the logic causing the current warning. This is the default.
- ReCheck reinitiates the placement checks, and updates the warning messages to the results. Use this button to recheck the floorplan as you fix the problems causing the errors and warnings.

## **Close (File Menu)**

This command closes the current design. Close frees up all memory associated with the current (loaded) design.


If you have edited either the floorplan or hierarchy since the last Open or Save command, Close opens a dialog box that asks whether you want to save the changes before closing the design. Click **Yes** to save the floorplan under the same name as the loaded design. Click **No** to close the dialog box and the design. All changes made to the design hierarchy and the floorplan are lost. Click **Cancel** to close the dialog box, allowing you to continue with the current floorplanning session.

#### **Collapse (Hierarchy Menu)**

This command collapses the selected, expanded hierarchical groups in the Design Hierarchy window so that the sub-hierarchy is no longer visible. Logic icons that represent the lower hierarchical levels appear to the left of the text line for the collapsed logic in the Design Hierarchy window.

# Colors (Edit Menu)

This command opens the Colors dialog box shown in the following figure, where you change the color associated with logic or nets. The dialog box shows the current color that is assigned to a particular logic node or net. Use the Color Select region to change from one color to another.



#### Figure 5-2 Edit Colors Dialog Box

The dialog box contains these buttons and fields.

- Current Color shows the color of the currently selected color button in the box in the upper right corner (above Apply).
- Color Select causes the Floorplanner to use that color when you click Apply or Define Color. There is one button for each available color.
- Auto Assign automatically assigns colors to all selected logic nodes. The Floorplanner sequentially assigns colors to hierar-chical nodes, and assigns symbols the color of their parent.
- Define Color opens the Define Color dialog box. Use this dialog box to edit the RGB (Red, Green, Blue) definitions that are associated with the currently chosen Color Select button. You can also define custom colors and assign them to the Color Select buttons.
- Default Palette sets all Color Select buttons to their default colors.
- Apply to Symbols causes the Floorplanner to apply the color changes to the selected logic symbols or hierarchical groups when you click Apply.
- Apply to Nets causes the Floorplanner to apply the color changes to the selected nets and their ratsnest lines in the Floorplan window when you click Apply.
- Apply sets the color of all currently selected logic or nets to the currently chosen Color Select Button, based on the selection status of the Nets and Symbols settings.

#### **Congestion (View Menu)**

This command is a toggle switch that either puts the Floorplan window into the congestion map display mode or restores it to the normal mode of display.

The congestion map mode gives you information about the congestion of each tile in the FPGA. Congestion is defined as the probable routing density for each CLB tile.

To adjust the color display of the congestion graph, open the  $\texttt{View} \rightarrow \texttt{Options}$  dialog box and select the Congestion panel. This dialog box also shows the maximum and average values of the routing densities through the CLBs that have placed logic.

Use this command to help locate areas with potential routing problems in the design.

### **Constrain from Placement (Floorplan Menu)**

This command updates the floorplanned design after PAR is run. It places in the floorplan all selected objects in the Design Hierarchy according to where PAR has placed them in the input NCD file (Placement view). If objects already in the floorplan are in the way, they will be removed.

#### **Distribute Options (Floorplan Menu)**

This command opens the Distribution Options dialog box that allows you to set the interleave factor and the distribution direction.

Distribution Options		×
-Interleave Factor-		
🔽 Reset after use	<b>⊥</b> 1 ▼	Cancel
Distribution Direction-		
	Up	
Left	Single	Right
	Down	

Figure 5-3 Distribution Options Dialog Box

The dialog box contains these buttons and fields.

• Interleave Factor – changes the spacing that the Floorplanner uses during distribution and allocation when you drop logic icon stacks in the Floorplan window in the distribute mode.

A value of 1 means no separation between adjacent resource allocations. A value of 2 means that every other resource is allocated. The maximum value allowed is 9.

Use this feature to help you place an interleaved bus pattern.

• Distribution Direction – the distribution direction can be up, down, left, right, or single. The single direction allows you to select and drop only one logic icon at a time, allowing you to manually pick the locations one by one.

You can also set the distribution direction using the five direction buttons in the toolbar.

The Floorplanner associates the first logic icon with the resource in the Floorplan window at the current mouse pointer location. The next logic icon, and subsequent logic icons thereafter, are associated with resources located above, below, to the right or left of the current mouse pointer location, depending on the distribution direction.

The Floorplanner distributes the selected logic icon stacks until it either reaches an edge of the FPGA, encounters an obstruction

from previously placed logic, or until it uses all the selected logic icons.

If you stop the layout and have not used all of the logic icons in transit (selected logic icons that are to be moved from the Design Hierarchy window to the Floorplanner window), these logic icons remain in transit. You must find another location for the placement of these logic icons.

## Exit (File Menu)

This command exits the Floorplanner. If you have edited the data in your design since the last Open or Save command, Exit opens a dialog box that asks whether you want to save the changes before terminating the Floorplanner. Click **Yes** to save the changes you made to the design hierarchy and floorplan in an FNF file before exiting the Floorplanner. Click **No** to exit the Floorplanner without saving the changes you have made to the design. Click **Cancel** to close the dialog box, allowing you to continue with the current floorplanning session.

## **Expand (Hierarchy Menu)**

This command expands all currently selected hierarchical groups so that the sub-hierarchical levels and symbols display in the Design Hierarchy window.

Expand fully expands the hierarchical branches to the lowest level. It recursively expands all selected hierarchical groups until the symbols display in the Design Hierarchy window.

## Find (Edit Menu)

This command opens the Find dialog box shown in the following figure. This dialog box allows you to select the criteria that you want the Floorplanner to use when finding logic symbols in the design hierarchy and Floorplan window.

When you click **Find**, the Floorplanner finds those logic symbols that meet all the criteria that you have defined.

Find	? ×
Search Criteria	Find
Name:	
Match whole word only ( may use wildcards ? and * )	Nst Prv
Type: Status:	Select Found
Connections 💽	🗖 Auto Goto
Clear From File:	Auto Select
Nothing Found	Close

#### Figure 5-4 Find Dialog Box

The dialog box contains these buttons and fields.

- Name finds only symbols that have instance names containing a user-entered pattern. You can use the standard wildcards, "\*" and "?".
- Match whole word only finds only symbols that have instance names exactly matching a user-entered pattern. You can use the standard wildcards, "\*" and "?".
- Type finds a particular type of symbol. Valid symbol types are as follows.
  - blank (default, no type indicated)
  - Nets
  - Hierarchical Groups
  - I/O Pads
  - Function Generators
  - Flip-Flops
  - Tristate Buffers
  - Global Buffers
  - Memory
  - Carry logic

**Note:** The Floorplanner finds Hierarchical Groups if their names match the Name criterion, and if the group contains symbols that match the Connections and From File criteria.

- Status finds only symbols that have the chosen status. If the symbol Type selected is Nets, the following status choices are available.
  - blank (default, no connection criteria is indicated)
  - Selected finds only nets that are selected in the Design Nets window.
  - Visible finds only nets that are visible in the Floorplanner window.

For all other symbol Types, the following status choices are available.

- blank (default, no connection criteria is indicated)
- Selected finds only symbols that are selected.
- Floorplanned finds only symbols that are in the Floorplanner window.
- Not Floorplanned finds only symbols that are not in the Floorplanner window.
- Connection finds only symbols that are connected to currently selected symbols or nets. If the symbol Type selected is Nets, the following connections are available.
  - blank (default, no connection criteria is indicated)
  - Driven By Selected Logic finds nets whose origin is within the selected region in the Floorplanner window.
  - Sourcing Selected Logic finds nets that have a destination within the selected region in the Floorplanner window.
  - Within Selected Logic finds nets that have both their origin and at least one destination within the selected region in the Floorplanner window.
  - Into Selected Logic finds nets that either have their origin or have a destination within the selected region in the Floor-planner window. This choice is a combination of the Driven By Selected Logic and Sourcing Selected Logic choices.

For all other symbol Types, the following connections are available.

- blank (default, no connection criteria is indicated)
- Loading Selected Logic finds logic that has inputs directly connected to outputs of selected logic.
- Driving Selected Logic finds logic that has outputs directly connected to inputs of selected logic.
- Connected To Selected Logic finds logic that has either inputs directly connected to outputs of selected logic or outputs directly connected to inputs of selected logic. This choice is a combination of the above two choices.
- Loading Selected Nets finds logic that has inputs directly connected to selected nets.
- Driving Selected Nets finds logic that has outputs directly connected to selected nets.
- Common Outputs (BUFTs) finds all BUFTs with the same output net as the selected BUFTs.
- Common Enables (BUFTs, DFFs, IO) finds all similar symbols with the same enable net as the selected symbols.
- From File finds only symbols that have instance names matching names in a designated text file. You can type the file name or click **Browse** to bring up the standard File Open dialog box from which you can select a file.
- Clear clears all search criteria controls.
- Find searches for the logic symbols that meet the selection criteria you have chosen and marks those symbols or hierarchical groups as found. It automatically scrolls the Design Hierarchy window to the first item found.
- Nxt displays the next found item.
- Prv displays the previously found item.
- Select Found selects all found items.
- Auto Goto when selected, moves the Floorplan display so that the found item is in the center of the window.

- Auto Select when selected, causes Nxt and Prv to make the current found element the selected element.
- Number of Symbols Found message displays a message at the bottom of the dialog box that states the number of symbols that met the search criteria.

### Flatten Groups (Hierarchy Menu)

This command flattens the selected portions of the design by removing hierarchical names from the lower-level logic, moving all associated symbols up the hierarchy so that their parent is the highest level selected marco.

### Flip Horizontal (Floorplan Menu)

This command flips the selected floorplanned logic symbols so that symbols on the left move to the right, and the symbols on the right move to the left.

If you use this command on selected floorplanned logic that is not in transit, that logic is flipped in place.

Flipping symbols in the Floorplan window does not affect the design hierarchy.

## Flip Vertical (Floorplan Menu)

This command flips the selected floorplanned logic symbols so that the symbols at the top move to the bottom, and the symbols at the bottom move to the top. If you use this command on selected floorplanned logic that is not in transit, that logic is flipped in place.

Flipping symbols in the Floorplan window does not affect the design hierarchy.

## Floorplan (View Menu)

This command gives the Floorplan window the keyboard focus. If the windows are cascaded, it puts the Floorplan window at the front of the screen.

## Goto Next (View Menu)

This command selects the first or next element in the Design Hierarchy window that meets the criteria of the most recent find operation. If necessary, it scrolls the window to bring the selected element into view.

### **Goto Previous (View Menu)**

This command selects the previous element in the Design Hierarchy window that meets the criteria of the most recent find operation. If necessary, it scrolls the window to bring the selected element into view.

## **Group (Hierarchy Menu)**

This command creates a new hierarchical group in the design. The Floorplanner places the new group into the hierarchical display in the Design Hierarchy window and moves all the selected symbols and logic into that new group.

The Floorplanner assigns an arbitrary name to the new group, GRP*n*. Successive new user-created groups are named GRPn+1. You may rename any new group with a more meaningful name using the Edit  $\rightarrow$  Properties command.

Use this command when you want to work with tightly coupled logic as a unit. For example, you might have a group of flip-flops that drive a group of tristate buffers. It might make more sense to work with a single group composed of flip-flops and tristate buffers than it does to work with a group of flip-flops and a group of tristate buffers.

Following are some other examples for user-created groups.

- Group all the flip-flops that go into a counter
- Group BUFTs that have the same output signal
- Group D flip-flops that drive BUFTs
- Group function generators that drive D flip-flops
- Group function generators, flip-flops, and other state machine logic together, define an area in the floorplan for that group

## Group By (Hierarchy Menu)

This command opens the Group By dialog box. This dialog box allows you to create new hierarchical groups based on the direct connectivity between function generators, flip-flops, BUFTs, and CLBs. You can also create new groups based on tristate buffers with common enable or output signals.

Use this command when you want to work with tightly coupled logic as a unit.

For example, you can use the Tristate buffer with Common enable inputs option to build a group that represents a column of BUFTs.

Next, you can use the Function generators or RAM to Tristate buffers option to create a set of groups that contain those pairs, within the first grouping.

Then, you can use the Function generators or RAM to Flip-flops option to create groups of those pairs.

The final result would be groups of function generators and flip-flop pairs that are grouped with BUFTs, all of which are grouped into the original BUFT column.

The following figure shows the Group By dialog box.

Group By	×
Logic Symbols to group Tristate buffer with: Common enable inputs Common outputs Flip-flops to Tristate buffers Functions generators or RAM to Flip-flops Function generators to H-Function generators Function generators or RAM to Tristate buffers I/O pads to Tristate buffers	OK Cancel

Figure 5-5 Group By Dialog Box

When you select more than one group, the Floorplanner creates the groups in the order they appear on the dialog box.

The dialog box contains these buttons and fields.

• Tristate buffer with Common enable inputs – creates groups of tristate buffers that have the same net connected to their output enable pin. The new group is placed nearest to the common parent for all tristate buffers in the group.

The new grouping corresponds to columns of BUFTs in the FPGA architecture. This function is mutually exclusive with the Tristate buffer with Common outputs group.

• Tristate buffer with Common outputs – creates groups of tristate buffers that all have the same net connected to their output pins. The Floorplanner places the new group in the hierarchy so that the parent hierarchical node is the nearest common parent for all tristate buffers in the group.

The new grouping corresponds to rows of BUFTs in the FPGA architecture. This function is mutually exclusive with the Tristate buffer with Common enable inputs group.

- Flip-flops to Tristate buffers creates groups of flip-flop to tristate buffer pairs. The flip-flop drives the primary input of the tristate buffer. The Floorplanner places the new groups in the hierarchy so that the parent hierarchical nodes are nearest the original tristate buffer parent hierarchical node.
- Function generators or RAM to Flip-flops creates groups of function generator and flip-flop or, RAM and flip-flop pairs, in which the function generator or RAM drives the D input of the flip-flop. The Floorplanner places the new groups in the hierarchy so that their parent hierarchical nodes are nearest the original flip-flop parent hierarchical node.
- Function generators to H-Function generators creates groups of function generator pairs or triplets in which the function generator is an H-type function generator and the other function generators have their outputs directly and exclusively connected to the H-type function generator inputs. The Floorplanner places the new groups in the hierarchy so that their parent hierarchical nodes are nearest the original H function generator parent hierarchical node.
- Function generators or RAM to Tristate buffers creates groups of function generator (RAM) and tristate buffer pairs in which the function generator drives the primary input of the tristate buffer.

The Floorplanner places the new groups in the hierarchy so that their parent hierarchical nodes are nearest the original tristate buffer parent hierarchical node.

• I/O pads to Tristate buffers – creates groups of IOB-to-Tristate buffer pairs in which the IOB drives the primary input of the tristate buffer. The Floorplanner places the new groups in the hierarchy so that their parent hierarchical nodes are nearest the original tristate buffer parent hierarchical node.

## Help Topics (Help Menu)

This command opens the online help facility for the Floorplanner and initially displays the contents page of the online help.

The contents page is the first page of the online help and lists the available subjects. From this page you can access the online help topics, including command descriptions and procedures, look up glossary terms, search on keywords, and use bookmarks.

## **Hierarchy (View Menu)**

This command gives the Design Hierarchy window the keyboard focus. If the windows are cascaded, it puts the Design Hierarchy window at the front of the screen.

## Impose Pattern (Floorplan Menu)

This command imposes a relative placement upon the logic currently in transit or selected, that corresponds to the reference pattern, saved with the Capture Pattern command. You can also use this command on logic that is already placed in the Floorplan window.

The Floorplanner imposes the reference pattern upon the transitory logic by matching symbol for symbol in the order they are found in the Design Hierarchy window.

This command is disabled until you use either the Capture Pattern command or Capture Pattern toolbar button to make a pattern.

## Move (Hierarchy Menu)

This command allows you to use the mouse to designate a location within the hierarchy tree to where the Floorplanner moves all selected hierarchical groups and symbols.

When you select this command, the mouse pointer appears as a thick horizontal line that lies between lines of text in the Design Hierarchy window. This "node move" cursor indicates that the mouse is in the mode of designating the location.

You complete the move of the selected logic to the desired location (indicated by the cursor) by clicking the mouse button. You can cancel the move with the ESC key.

Use this command to reorganize symbols for placement into the Floorplan window using the distribute mode.

## Nets (View Menu)

This command gives the Design Nets window the keyboard focus. If the windows are cascaded, it puts the Design Nets window at the front of the screen.

## New (File Menu)

This command opens the dialog box shown in the following figure.

Select Mapp	ed, Placed, or Routed Design (N	CD) F	ile		?	х
Look jn:	🔄 nt	•	£	<b>d</b> i	0-0- 5-5- 0-0-	
File <u>n</u> ame:	*.ncd				<u>O</u> pen	
Files of type:	Mapped design files (*.ncd)		-		Cancel	
	Dpen as read-only					

#### Figure 5-6 New Design Dialog Box

Choose from a list of NCD files that you want to load into the Floorplanner and click **Open**. The New Floorplan dialog box, shown in the following figure, opens.

New Floorplan		×
Design name:	Тор	Cancel
Source File Locations:		
Design Source (NGD) File:		
Mapped Design (NCD) File:	E:\test\xproj\ver1\rev1\Top.ncd	
Previous Floorplan (FNF) File:	E:\test\xproj\ver1\rev1\Top.fnf	

#### Figure 5-7 New Floorplan Dialog Box

Enter the path for a Design Source (NGD) file. Use the Browse button to search different directories.

If a previous Floorplan File (FNF) exists, enter its path in the dialog box. This field may be left blank.

Click OK to load the design. The Floorplanner reads the selected files and opens a Design Hierarchy window and a Floorplan window for that design.

The dialog box contains these buttons and fields.

- Look in lists both the directories accessible from the current directory and the files whose extension matches the one specified in the Files of type box. You can change the current directory by double-clicking in this list.
- File name displays the file that is currently selected in the list of files that match the selected file type. You can also edit the name of the file you want to open.
- Files of type –displays the file extension for which you want to search the current directory.
- Open as read-only open the selected design file in read-only mode.

### New Window (Window Menu)

This command creates a new instance of the currently selected window. Any changes you make in the new window are reflected in the original one.

## **Open (File Menu)**

This command opens the dialog box shown in the following figure. Choose from a list of FNF files that you want to load into the Floorplanner.

The Floorplanner reads the selected FNF file and opens a Design Hierarchy window and a Floorplan window for that design, based on the device and package file specified in the design. The Floorplanner also reads any constraints (NCD) files of the same name, if they are present in the directory of the selected FNF file.

Open					? ×
Look jn:	🔄 nt	-	<b>E</b>	Ċ	0-0- 5-5- 0-0-
test.fnf					
File <u>n</u> ame:	*.fnf				<u>O</u> pen
Files of <u>type</u> :	Floorplan files (*.fnf)		-		Cancel
	C Open as read-only			_	

#### Figure 5-8 Open Dialog Box

The dialog box contains these buttons and fields.

- Look in lists both the directories accessible from the current directory and the files whose extension matches the one specified in the Files of type box. You can change the current directory by double-clicking in this list.
- File name displays the file that is currently selected in the list of files that match the selected file type. You can also edit the name of the file you want to open.
- Files of type –displays the file extension for which you want to search the current directory.
- Open as read-only open the selected design file in read-only mode.

## **Options (View Menu)**

The Options dialog box allows you to control the appearance of the Floorplan and Placement views. The dialog box contains four panels that determine the following.

• What FPGA resources are displayed in the Floorplan and Placement window display of the selected floorplan.

- What logic elements are displayed in the Floorplan and Placement window display of the selected floorplan.
- The appearance of the ratsnest.
- The appearance of the congestion map.

#### Resources

This panel controls what unoccupied resources are displayed on the FPGA in the Floorplanner and Placement windows.

Resources	×			
Resources Logic Ratsnest Congestion				
Floorplan and Placement Views				
Function generators and RAM				
Flip flops and Latches				
Tristate buffers				
🔽 1/O pads and Global buffers 🛛 🗹 Grid				

Figure 5-9 Resources Dialog Box

The dialog box contains these buttons and fields.

- Function generators and RAM controls the display of the function generator, RAM, and carry logic resource graphics in the Floorplan and Placement windows. The default is off.
- Flip flops and Latches controls the display of D flip-flop resource graphics in the Floorplan and Placement windows. It does not display flip-flops that are associated with IOBs. The default is off.

- Tristate buffers controls the display of tristate buffer resource graphics in the Floorplan and Placement windows. The default is off.
- I/O pads and Global buffers controls the display of IOB and global buffer resource graphics in the Floorplan and Placement windows. The default is on.
- Grid controls the display of the grid, column and row labels, and I/O pin labels in the Floorplan and Placement windows. The default is on.

### Logic

This panel controls what occupied resources are displayed on the FPGA in the Floorplanner and Placement windows.

Resources	×
Resources Logic Ratsnest Congestion	
Floorplan and Placement Views	
Function generators and RAM	
Flip flops and Latches 🔲 Labels	
Tristate buffers 🔽 Flash selected	
I/O pads and Global buffers	
Hierarchy View	
Icon stacks	

#### Figure 5-10 Logic Dialog Box

The dialog box contains these buttons and fields.

• Function generators and RAM – controls the display of placed function generator, RAM/ROM, and carry-logic logic symbols and logic icons in the Floorplan and Placement windows. The default is on.

- Flip flops and Latches controls the display of placed D flip-flop placed logic symbols and logic icons in the Floorplan and Placement windows. It does not display flip-flops that are associated with IOBs. The default is on.
- Tristate buffers controls the display of placed tristate buffer logic symbols and logic icons in the Floorplan and Placement windows. The default is on.
- I/O pads and Global buffers controls the display of placed IOB and global buffer logic symbols and logic icons in the Floorplan and Placement windows. The default is on.
- Labels controls the display of text labels associated with logic icons in the Floorplan and Placement windows. The default is off.
- Flash selected controls whether selected symbols in the design flash or not in the Floorplan and Placement windows. The default is on.
- Icon stacks controls the stacking of symbols in the Hierarchy window. The default is on.

### Ratsnest

This panel controls which nets are present in the ratsnest display and how the Floorplanner and Placement windows present those nets.

You can disable nets using Selected Nets: Disable. The Floorplanner excludes disabled nets from automatically displaying when you click **Disable**. By default, all nets driven from global buffers are disabled.

Resources	×
Resources Logic Ratsne	st Congestion
Floorplan and Placement V Display nets connected Direction arrows Rubberbands Orthogonal routing	
Net View List only nets visible in the Floorplan View	Selected Nets: Enable Disable

#### Figure 5-11 Ratsnest Dialog Box

The dialog box contains these buttons and fields.

- Display nets connected to selected logic controls whether only the nets connected to the selected logic are displayed or all nets are displayed in the Floorplan and Placement windows are displayed. The default is on.
- Direction Arrows controls the display of direction arrowheads at the load pins of lines in the Floorplan and Placement windows. The default is on.
- Rubberbands controls the display of stretching the lines that represent nets when moving icons or patterns in the Floorplan and Placement windows. The default is on.
- Orthogonal Routing when selected, nets are drawn following only horizontal and vertical paths in the Floorplan and Placement windows. When not selected, nets are drawn as straight lines between the source and load pins. The default is off.
- Mode select one of the following modes.
  - Minimum span displays only one line from a signal source pin to the nearest load pin of a placed symbol. Other load

pins within that placed symbol are connected to the first load pin.

- Source To Load displays only lines beginning at signal source pins and extending to all load pins. This is the default.
- All Connected Points displays lines between all connected pins, irrespective of whether they are loads or source. This mode generally results in a cluttered display.
- List only nets visible in the Floorplan View controls whether all nets are listed in the Design Nets window or just the ones visible in Floorplan and Placement windows. The default is off.
- Selected Nets select one of the following modes.
  - Enable enables all selected nets for addition to the Displayed Nets list when you use the All or Insert buttons, or when appropriate in automatic mode.
  - Disable disables all selected nets and prohibits you from adding them to the Displayed Nets list. Disabled nets appear in light gray in the ratsnest display.

#### Congestion

This panel controls the value of the colors assigned to the congestion map in the Floorplan and Placement windows.

Resources	×
Resources Logic Ratsnest Congestion	on
Floorplan and Placement Views	Key >= 2058! .1777 .8421 .9357;
Orientation:	10292 19650 -1871 -9357 0
Scale: -842150451 Max: -421075225 Ave	rage: -42107522!

#### Figure 5-12 Congestion Dialog Box

The dialog box contains these buttons and fields.

- Range this slide bar changes the congestion values assigned to each color.
- Auto automatically adjusts the values assigned to each color so that only one spot (the highest congestion value) is red.
- Key a read-only field that shows the values currently assigned to each color.
- Orientation select one of the following modes.
  - Maximum (default) show both vertical and horizontal congestion.
  - Vertical show only vertical congestion.
  - Horizontal show only horizontal congestion.
- Select critical nets display all nets that contribute to the spots shown in red.
- Statistics a read-only field that displays statistics associated with the nets.

### **Placement (View Menu)**

This command gives the Placement window the keyboard focus. If the windows are cascaded, it puts the Placement window at the front of the screen.

## Print (File Menu)

This command allows you to print an image of the floorplanned logic currently displayed in the Floorplan window. The command opens a standard Print dialog box, shown in the following figure. You can set various properties associated with printing, such as the name of the printer, number of copies, paper size, and so forth.

Prin	t		? ×
F	Printer		
	<u>N</u> ame:	\\PCPRINT\gumby	▼ <u>P</u> roperties
1	Status:	Ready	
	Туре:	Dataproducts LZR 2080 v2011.1	13
1	Where:	UNIVERSE:GUMBY_3	
	Comment:		Print to file
F	<sup>p</sup> rint range		Copies
	• <u>A</u> II		Number of <u>c</u> opies:
	C Pages	<u>from:</u> 1 <u>to:</u> 1	11 22 33
	C Select	ion	
			OK Cancel

Figure 5-13 Print Dialog Box

## **Print Preview (File Menu)**

This command displays a window that shows what the printed page will look like. You can click **Print** to print the page or **Close** to close the preview window and return to the Floorplanner window. You can also change the size of the displayed page by clicking **Zoom In** and **Zoom Out**.

### Print Setup (File Menu)

This command opens a standard Print Setup dialog box, shown in the following figure. You can set the print properties, such as the name of the printer, the size of the paper, and the orientation of the page.

Print Setup			? ×
Printer —			
<u>N</u> ame:	\\PCPRINT\gumby		<u>P</u> roperties
Status:	Ready		
Type:	Dataproducts LZR 2080 v2011.113		
Where:	UNIVERSE:GUMBY_3		
Comment			
Paper —		- Orientation	]
Size:	Letter	A	Portrait
<u>S</u> ource:	Automatically Select		C L <u>a</u> ndscape
Net <u>w</u> ork.		OK	Cancel

Figure 5-14 Print Setup Dialog Box

## Prohibit (Floorplan Menu)

This command allows you to lock specified resources on the die by preventing PAR from being able to place logic at those locations.

Invoke the command, then click or drag the mouse on the resources in the Floorplan window that you want to designate as prohibited.

When the constraints file is generated, the Floorplanner creates a prohibit instance record for each resource that must be reserved. The block record instructs PAR not to place logic at those locations.

**Note:** You cannot prohibit global buffers because you cannot specify this type of limitation in the constraints file without prohibiting the use of some IOBs. You also cannot prohibit carry logic.

[Note: this command is not yet supported.]

## **Properties (Edit Menu)**

This command opens the Hierarchical Node Properties dialog box. You can use this command to rename a selected hierarchical group.

## Push Area To Back (Floorplan Menu)

This command pushes the selected area constraint behind an area constraint it currently overlaps in the Floorplan view.

## **Rebuild (Hierarchy Menu)**

This command constructs a hierarchy tree using the symbol instance names in the design. It also builds subtrees for these symbols that are associated with selected nodes. The Floorplanner derives the new hierarchical groups from the symbol instance names.

This command is enabled only when there is logic that is selected.

### **Refresh (View Menu)**

This command clears and redraws all open windows associated with the Floorplanner.

Use this command whenever you need to clean up the display.

## Remove (Floorplan Menu)

This command removes all selected logic from the Floorplan window and returns them to the Design Hierarchy window.

Use this command to remove selected symbols from the floorplan.

## **Remove All (Floorplan Menu)**

This command removes all logic icons in the design from the Floorplan window and returns them to the design hierarchy in the Design Hierarchy window.

Use this command to remove all the symbols from the floorplan, and create an empty resource map.

## **Remove Groups (Hierarchy Menu)**

This command removes the selected group from the design hierarchy. This command is enabled only when you have one or more groups selected from the Design Hierarchy window.

When the Floorplanner ungroups a hierarchical group, it does not ungroup the associated lower-level logic, even though it is selected.

## **Replace All with Placement (Floorplan Menu)**

This command is used to update the floorplanned design after PAR is run. It places in the floorplan all objects in the Design Hierarchy (whether selected or not) according to where PAR has placed them. If objects already in the floorplan are in the way, they will be removed.

## Save (File Menu)

This command saves the current design as an FNF file with the name of the current design. This file contains information about the design including, hierarchy organization, symbol and node to resource association, net and logic color assignments.


You can use this file later to restore this information to the design.

Save also creates a constraints file for the floorplan, which you can use when running PAR.

## Save As (File Menu)

This command opens the dialog box shown in the following figure. Use this command to create a floorplan file of the current design under a different file name. You can also use this command to change directories and save the new design file name in a directory other than the current directory.

The name of the design currently loaded in the Floorplanner changes to the new name.



#### Figure 5-15 Save As Dialog Box

The dialog box contains these buttons and fields.

- Save in lists both the directories accessible from the current directory and the files whose extension matches the one specified in the Files of type box. You can change the current directory by double-clicking in this list.
- File name displays the file that is currently selected in the list of files that match the selected file type. You can also edit the name of the file you want to save.
- Save as type displays the file extension for which you want to search the current directory. You can select the file extension from a list of available file extensions.

## Select Loads (Edit Menu)

This command allows you to select logic symbols whose inputs connect to selected logic outputs. You can only use Select Loads when there is logic that is selected.

Use this command to determine data flow.

## Select Sources (Edit Menu)

This command allows you to select logic symbols whose outputs connect to selected logic inputs. You can only use Select Sources when there is logic that is selected.

Use this command to determine data flow.

## Sort (Hierarchy Menu)

This command opens the Sort dialog box shown in the following figure. Use this command to change the order in which Floorplanner displays the hierarchical groups and symbols in the Design Hierarchy window.

The ordering of symbols is important for distributed floorplanning because the symbols are distributed in the order in which they are listed in the hierarchy window.

Sort	? ×
<ul> <li>Sort in ascending order</li> <li>Sort in descending order</li> </ul>	<ul> <li>Sort Selected Logic</li> <li>Sort All Logic</li> </ul>
<ul> <li>Sort by symbol names</li> <li>Sort by output net names</li> </ul>	C Sort All Nets
Apply Close	

Figure 5-16 Sort Dialog Box

The dialog box contains these buttons and fields.

- Sort in ascending order rearranges the currently selected logic in the hierarchical lists so that the first (top most) node or net name has the lowest ASCII value (closest to 'a' or '0'). For a bus, this results in the least significant bit at the top, such as databus0.
- Sort in descending order rearranges the currently selected hierarchical groups in the hierarchical lists so that the first (top most) node or net name has the highest ASCII value (closest to 'Z'). For

a bus, this results in the most significant bit at the top, such as databus31 for a 32-bit bus. This is the default.

- Sort by symbol name rearranges currently selected hierarchical groups in the hierarchical lists based on the symbol instance names.
- Sort by output net names rearranges the currently selected hierarchical groups in the hierarchical lists based on the symbol instance (pad) names for IOBs, input net names for tristate buffers, and output net names for all other logic. This is the default.
- Sort Selected Logic sort only the selected logic in the Design Hierarchy window. This is the default.
- Sort All Logic sort all logic in the Design Hierarchy window.
- Sort All Nets sort the nets in the Design Nets window.

## Split (Window Menu)

This command enables you to split the window into four views. Invoking the command creates a crosshair in the currently selected window. Move the center of the crosshair to the desired location and click the left mouse button. The window will split into four views.

To change to two views or go back to one view, move the cursor on one of the division lines, hold the left mouse button down, and move the line off the side of the window.

## Status Bar (View Menu)

This command toggles the presence of the status bar at the bottom of the window. The status bar displays informative messages relating to the toolbar buttons and the Floorplanner.

## Tile Compare (Window Menu)

This command arranges the open windows so that the Floorplanner and Placement windows are side by side. The active window is selected.

## **Tile Normal (Window Menu)**

This command arranges the open windows side by side with the Floorplanner and Placement windows overlapping one another. The active window is on top.

## **Toolbar (View Menu)**

This command (available when the Floorplan window is in focus) toggles the presence of the toolbar just below the menus. (On the workstation version, the toolbar appears under the menus on the Floorplan window). The toolbar contains buttons for easy access to many commands. The following figure shows the toolbar.



#### Figure 5-17 Floorplanner Toolbar

See the "Toolbar" section for a detailed description of each toolbar button.

## Undo (Edit Menu)

This command undoes the most recent command or floorplanning operation. Undo only affects commands that actually change the hierarchy tree or the way that resources are allocated to symbols. You can also use this command to undo any changes made using the mouse to move logic, such as the following.

Undo	Distribute (in place)
Group	Flip Vertical
Group By	Flip Horizontal
Remove Groups	Impose Pattern
Move	Prohibit
Sort	Allow
Flatten Groups	Remove
Rebuild	Remove All

## **Unselect All (Edit Menu)**

This command deselects all logic and nets in the design. The design logic and nets must be selected before you can perform any hierarchical or floorplan operations on them.

## **Update (File Menu)**

This command opens the Update dialog box shown in the following figure. Use this command after you have saved a Floorplanner design and run PAR or the source logic. The Update command reloads the new NCD file, NGD file, or both, and incorporates them into the design.

Update Design Data 🛛 🔀			
			Cancel
	- Source File Locations:		
	Design Source (NGD)	C:\fplan\bin\nt\test.ngd	
	Placed, or Routed (NCD)	C:\fplan\bin\nt\test.ncd	

#### Figure 5-18 Update Dialog Box

The dialog box contains these buttons and fields.

- Design Source (NGD) loads the new NGD file into the design. Use the browse box at the right to locate a file in a different directory.
- Place, or Routed (NCD) loads the new NCD file into the design. Use the browse box at the right to locate a file in a different directory. If the NCD is placed, the placement is shown in the Placement window.

## Zoom (View Menu)

There are five functions available from the Zoom command. Use these functions to adjust the display of the Floorplan window.

#### **Full View**

This command sets the scale and the pan position so that the entire FPGA map fits in the window. It also sets automatic resizing, where resizing of the window automatically rescales the view.

#### In

This command changes the scale so that objects appear larger. It also clears automatic resizing.

#### Out

This command changes the scale so that objects appear smaller. It also clears automatic resizing.

#### To Box

This command allows you to use the mouse to drag out an area, then automatically sets the scale and the pan position so that the area is visible. It also clears automatic resizing.

After dragging out a single area, the mouse reverts to the normal Select mode.

### **To Selected**

This command sets the scale and the pan position so that all selected logic is visible. It also clears automatic resizing.

## Toolbar

The following buttons are available from the toolbar. They are listed here in the order they appear on the toolbar from left to right.

## **Assign Area Constraint**

The Assign Area Constraint button shown below creates an area constraint.



When you select a hierarchical group and drag out a box in the Floorplan window, an area constraint is created for that group. The rectangular area constraint created covers all the tiles that are inside the drag box.

## **Distribution Direction**

The five buttons shown below set the distribution direction of the icons when you place them in the Floorplan window. You drop icons into the Floorplan window starting with the resource indicated by the cursor and continue upward (up position), downward (down position), to the left (left position), or to the right (right position) until all icons have been dropped, an occupied resource is encountered, or the edge of the FPGA map has been reached.

### **Distribute Up**



**Distribute Down** 



**Distribute Left** 



**Distribute Right** 



### **Distribute One at a Time**



The Distribute One at a Time button allows you to distribute one logic icon at a time. Each time you click the mouse button on a resource, that resource is allocated to the next logic icon. These logic icons do not affect patterns.

## **Capture Pattern**

The Capture Pattern button shown below makes a copy of the currently selected logic icon pattern, and saves it as the "reference" pattern. You can apply the reference pattern to other logic of similar makeup using the menu command or toolbar button. The Floorplanner saves the reference pattern as a list, keeping the selection order of the symbols as same as they appear in the Design Hierarchy window.



### **Impose Pattern**

The Impose Pattern button shown below imposes a relative placement upon the logic currently in transit or floorplanned and selected, that corresponds to the reference pattern saved with the Capture Pattern command. The reference pattern is imposed on the transitory logic by matching symbols one by one in the order in which they are found in the Design Hierarchy window.



This button is grayed out when it is inoperative. It is enabled when a pattern has been captured.

## **Flip Vertical**

The Flip Vertical button shown below flips the selected logic so that the symbols at the top move to the bottom and the symbols at the bottom move to the top.



If you use this button on selected logic that is not in transit, the logic is flipped in place. Flipping symbols in the Floorplan window does not affect the design hierarchy.

## **Flip Horizontal**

The Flip Horizontal button shown below flips the selected logic so that symbols on the left move to the right and the symbols on the right move to the left.



If you use this button on selected logic that is floorplanned, the logic is flipped in place. Flipping symbols in the Floorplan window does not affect the design hierarchy.

### Labels

The Labels button shown below toggles the display of symbol names and instance names of floorplanned logic in the Floorplan window. The default is off.



The Labels button will not function if the floorplan or placement view is zoomed out too far to effectively display the label names.

### Ratsnest

The Ratsnest button shown below toggles the display of the ratsnest (net connectivity lines) in the floorplan. When enabled, vectors are

drawn on the Floorplan window between floorplanned logic to show connectivity between the inputs and outputs. The default is on.



Disabling this option may result in smoother movement of large groups of floorplanned logic.

### Resources

The Resources button shown below toggles the display of resource graphics in the floorplan. When enabled, the resources that are in the CLB, such as function generators, flip-flops, and tristate buffers are drawn in each CLB. The default is off.



## Zoom In

The Zoom In button shown below enlarges the objects in the window.



## Zoom Out

The Zoom Out button shown below reduces the objects in the window.



## Zoom Full View

The Zoom Full View button shown below sets the scale and pan position so that the entire FPGA map fits in the window. It also sets automatic resizing, where resizing of the window automatically rescales the view.



## Zoom To Area

The Zoom To Area button shown below puts the pointer into the area pick mode, where you can use the mouse to drag out an area that is then used to set the scale and pan position. After dragging out a single area, the cursor reverts to the normal Select mode.



## **Zoom To Selected**

The Zoom To Selected button shown below sets the scale and the pan position so that all selected logic is visible. This command also clears automatic resizing.



# **Appendix A**

# Glossary

	This appendix contains glossary definitions of the terms used in this manual.	
BEL		
	A basic element, for example, an individual flip-flop or LUT.	
block		
	A group consisting of one or more logic functions.	
BUFT		
	Tristate buffer.	
CLB	Configurable Logic Block.	
critical path		
ernear pau	A signal in a section of combinatorial logic that limits the speed of the logic. Synchronous elements begin and end a critical path, which may include an I/O pad.	

# design hierarchy

A graphical representation of the MAP file in the Floorplanner Design Hierarchy window.

# DFF

D-Latch or flip-flop.

## guide file

An NCD file representing a previously placed and routed design, which is used in a subsequent place and route operation.

## HDL

Hardware Description Language. The most common HDLs in use today are Verilog and VHDL. They describe designs in a technologyindependent manner using a high level of abstraction.

# IOB (input/output block)

An IOB is a collection or grouping of basic elements (BELs) that implement the input and output functions of an FPGA device.

## I/O blocks

The input/output logic of the device containing pin drivers, registers, and latches, and tristate control functions.

## I/O pads

The input/output pads interface the design logic with the pins of the device.

## logic icon

Graphical representation of a logic resource, such as a flip-flop, buffer, or register.

## logic icons in transit

Selected logic that is being moved from one location to another in the Floorplanner.

longlines	
	Each CLB column has four dedicated global vertical longlines, and each of these lines connects to a primary global net or to any secondary global net. These lines are very fast.
map	
	The process of assigning a design's logic elements to the specific FPGA physical elements that actually implement logic functions in a target device.
menu bar	
	The area located at the top of the main window that provides access to the menus.
net	
	A logical connection between two or more symbol instance pins. After routing, the abstract concept of a net is transformed to a phys- ical connection called a wire.
optimize	
	The process of transforming a design to decrease its area or to increase its speed performance.
pad	
	The physical bonding pad on an integrated circuit. All signals on a chip must enter and leave by way of a pad. Pads are connected to package pins in order for signals to enter or leave an integrated circuit package.
place	
	The process of assigning logic from your design to physical cell loca- tions in the FPGA.

## ratsnest

Lines that indicate connectivity between logic in the Floorplanner or Placement window.

## resource graphics

Graphical representation of elements in the target FPGA Floorplan window, such as function generators, registers, tristate buffers in the CLB, and IOBs.

### route

The process of assigning logical nets to physical wire segments in the FPGA that interconnect logic cells.

### router

The utility that connects all appropriate pins to create the design's nets.

## schematic

An electronic drawing representing a design in terms of primitive elements.

## selecting logic

In the Floorplanner, the process of using the mouse to choose logic in either the Design Hierarchy window or the Floorplan window for placement, movement, or processing.

## status bar

An area located at the bottom of a window that provides information about the commands that you are about to select or that are being processed.

## tristate buffer

A logic primitive with three possible output states.

## toolbar

A field located under the menu bar at the top of your window. It contains a series of icons (buttons) that you click on to execute some of the most commonly used commands. These buttons are an alternative to the menu commands.