

ADVANCED VL-IDE DISK CONTROLLER

GENERAL DESCRIPTION

The W83759A is an advanced version of Winbond's popular VL-IDE interface chip, the W83759. The W83759A retains all of the features and compatibility of the W83759 (the chip meets the ANSI ATA 4.0 specification for IDE hard disk operation and the VESA VL-Bus 2.0 specification for PC local bus devices) while incorporating new features to meet Enhanced IDE, SFF-8011, ATA-2, and Fast-ATA specifications.

Supports Disk Capacity of Greater than 528 MB

The W83759A's driver can handle remapping from BIOS CHS mode to HDD LBA mode. This scheme enables users to break the 528 MB per drive barrier, allowing full use of BIOS INT13 CHS information in drives with a capacity of up to 8.4 GB.

High Speed Host Transfer Rate

The W83759A supports Enhanced IDE PIO mode 3 and Fast ATA PIO mode 3 and 4 timing; jumper settings or driver programming can be used to select the PIO mode and a 33 or 50 MHz VL-Bus clock. Different programming timing can be selected for different drives in the same system. The burst transfer rate is shown in the following table.

ATA PIO MODE	IDE COMMAND CYCLE TIME (nS)	BURST TRANSFER RATE (MB/sec)	IORDY THROTTLE CONTROL
0	600	3.33	Option
1	383	5.22	Option
2	240	8.33	Option
3	180	11.1	Required
4	120	16.6	Required


Dual IDE Channels

Like the W83759, the W83759A supports a secondary IDE address (170h-177h/376h) and IRQ15 for applications with four hard disk drives. Additionally, the primary and secondary channels can be independently enabled or disabled by jumper settings or software programming.

Non-disk IDE Peripherals

Because the command cycle can be programmed individually for each drive and dual IDE channels are supported, non-disk IDE peripherals (such as an ATAPI CD-ROM or tape drive) can be attached to the secondary IDE without affecting the transfer rate of the ATA disk drive. Sales of ATAPI IDE CD-ROMs are expected to grow rapidly as these devices become a standard part of many users' desktop PC setup.

Fiectronics Corp.



The W83759A provides all of the next-generation ATA-IDE requirements, including support for high capacity disk drives, high speed host transfers, multiple IDE peripherals, and non-disk IDE peripherals. It makes high-performance, low-cost, easy-to-use IDE machines possible.

The W83759A is pin-to-pin backward compatible with the W83759. In addition to the advanced features described above, the W83759A supports automatic power-down, standby, and suspend APM power management states for green PC applications. This new chip is packaged in a 100-pin QFP.

The table below compares the W83759 and W83759A:

	W83759	W83759A
Dual Channel IDE	Yes	Yes
8.4 G Max. Cap.	Software Driving	Software Driving
PIO Mode 3, 4 Control	No	Yes*
DMA Mode Control	No	Yes*
IOCHRDY Control	No	Yes*
IDE Timing Control	Jumper	Jumper or Driver*
Prefetch Control	No	Yes*
Power Saving Control	No	Yes*
ATAPI Protocol	Software Driving	Software Driving

* All control is drive-by-drive (per drive selectability)




FEATURES

- Pin-to-pin backward compatible with W83759 VL-IDE Interface chip
- VESA VL-Bus Rev 2.0 compatible, connects directly to local bus and four IDE drives
- Direct interface to various ANSI ATA/ATA-2/FAST ATA/IDE-2/Enhanced IDE drives
- Supports 32 and 16-bit data transfer
- Fully software programmable for command active/recovery time and address setup, data hold time
- Built-in VL-Bus to 16-bit IO data buffer for special applications
- Fully supports Enhanced IDE features, including Fast PIO, Mode 3/4, IORDY flow control, prefetch control
- Supports dual channels to allow up to four drives or non-disk devices (ATAPI CD-ROM and tape drives)
- · Pipeline pre-fetched reads and posted writes for concurrent disk and host operations
- Independent access timing for all drives (primary/secondary and master/slave)
- All Enhanced IDE new features may be disabled/enabled via driver or power-on setting by per drive selectability
- ATA/Mode 0-4 PIO speed may be set as default timing of each drive via power-on jumper setting
- Supports slave DMA mode protocol (reserved)
- Supports auto power-down, standby, suspend APM power management state for green PCs
- Primary and secondary channel can be independently enabled/disabled by software or jumper setting
- Supports drivers for DOS, Windows, OS/2, UNIX, and Netware
- Packaged in 100-pin QFP



PIN CONFIGURATION





PIN DESCRIPTION

SYMBOL	PIN	TYPE	DESCRIPTION			
VL-Bus Interface						
ADV	100	I-PU	Advanced mode indicator. When high, chip is in W83759A mode. When low, chip is in W83759 mode.			
LCLK	89	I	VL-Bus clock.			
SYSRST	99	Ι	System reset. When active, the power-on setting pin acts as input.			
LADS	95	I	Address data strobe. An active low input signal indicates that there is a valid address and command on the bus.			
IORDY /HDC	98	I	In W83759A mode: Enhanced IDE IORDY flow control input. Used to throttle disk's PIO data transfers to improve PIO mode. In W83759 mode: Host data or code status. Used to distinguish between IO and interrupt or halt cycles.			
HMIO	97	I-PU	Host memory or I/O status. Used to distinguish between memory and I/O cycles.			
HWR	96	Ι	Host write or read status. Used to distinguish between write and read cycles.			
BE2 BE0	1 2	I	Byte enable bits 2 and 0 from the host CPU address bus. These active low inputs specify which bytes will be valid for host read and write data transfers. When $\overline{BE2}$ is low, the host perform a 32-bit hard disk data transfer cycle when \overline{LDEV} is active.			
LDEV	92	0	Local device. An active low output signal which indicates that the current host CPU command cycle is a valid W83759A I/O address (1F0h or 170h).			
LRDY	93	Tri-O	Local ready. An active low output that indicates when a CPU transfer has been completed. During a cycle LRDY will first be enabled and driven high. When the cycle is completed, LRDY will immediately be pulled low and will remain active for one T-state. Then it will drive high for one T-state before finally being disabled to end the sequence. This signal is shared with all other VL-Bus targets and driven by W83759A only during cycles W83759A has claimed as its own.			



Pin Description, continued	Pin	Descriptio	on. continued
----------------------------	-----	------------	---------------

SYMBOL	PIN	TYPE	DESCRIPTION	
RDYRTN	94	I	Ready return. An active low signal that indicates the end of the current host CPU transfer. Usually RDYRTN is tied directly to the RDY signal of the host CPU.	
HA[9:2]	10-3	I	Host address bits 9 through 2 from the host address bus.	
HD[31:0]	11–14 19–39 42–45	I/O	Host data. This is the 32-bit bidirectional data bus that connects to the host CPU. HD[7:0] define the lowest data byte, while D[31:24] define the most significant byte by the $\overline{BE[2:0]}$ signals. The HD bus is normally in a high-impedance state and is driven by the W83759A only during data register (1F0h or 170h) read cycles	
			and VGA ($\overline{VGAOEH} = 0$ or $\overline{VGAOEL} = 0$) read cycles.	
	Drive Interface			
PRDYEN /IDE0CS0	61	I/O -PU	When SYSRST is active, this is an input that latches on the rising edge of SYSRST. PRDYEN: A high input enables the IORDY flow control function of the primary channel (IDE0) and a low input disables the IDE0's flow control function.	
			$\overline{\text{IDE0CS0}}$: When $\overline{\text{SYSRST}}$ is inactive, this pin is an active low output used to select the command block registers in the IDE0 drive (1F0h–1F7h).	
SRDYEN /IDE0CS1	62	I/O -PU	When SYSRST is active, this is an input that latches on the rising edge of SYSRST. SRDYEN: A high input enables the IORDY flow control function of the secondary channel (IDE1) and a low disables the IDE1's flow control function.	
			IDE0CS1: When SYSRST is inactive, this pin is an active low output used to select the alternate status register of the control block registers in the IDE0 drive (3F6).	



SYMBOL	PIN	TYPE	DESCRIPTION	
ENIDE /IDE1CS0	63	I/O -PU	When \overline{SYSRST} is active, this is an input that latches on the rising edge of \overline{SYSRST} .	
			ENIDE: In W83759 mode (ADV = low), this power-on-setting pin controls if the chip enable or disable. In W83759A mode (ADV = high), this pin controls if the IDE0 channel enable or disable. A high input enables and a low input disables the IDE0 channel.	
			IDE1CS0 : When SYSRST is inactive, this pin is an active low output and is used to select the command block registers in the IDE1 drive (170h–177h).	
TEST /IDE1CS1	64	I/O -PU	When $\overline{\text{SYSRST}}$ is active, this is an input that latches on the rising edge of $\overline{\text{SYSRST}}$.	
			TEST: In W83759 mode, this power-on-setting pin controls whether both dual channels are enabled or only the primary channel is enabled. A high input enables IDE0 and IDE1 simultaneously and a low input enables IDE0 only. In W83759A mode, this pin controls whether the IDE1 channel enable or disable controls the IDE0 channel as ENIDE.	
			IDE1CS1: When SYSRST is inactive, this pin is an active low output used to select the alternate status register of the control block registers in the IDE1 drive (376).	
EMD1 / IDEIOR	70	I/O -PU	When $\overline{\text{SYSRST}}$ is active, this is an input that latches on the rising edge of $\overline{\text{SYSRST}}$.	
			EMD1: This power-on-setting pin combines with EMD0 to set the initial enhanced timing mode of hard disk access cycles when the enhanced mode is selected via the POSS3 configuration register.	
			$\overline{\text{IDEIOR}}$: Drive I/O read. An active low output that enables data to be read from the drive. The duration and repetition rate of $\overline{\text{IDEIOR}}$ cycles are determined by the type of IDE drive, as specified by MD1 and MD0, in W83759 mode or by $\overline{\text{EMD1}}$ and $\overline{\text{EMD0}}$ in W83759A enhanced mode.	



SYMBOL	PIN	TYPE	DESCRIPTION					
EMD0 /IDEIOW	71	I/O -PU	When \overline{SYSRST} is active, this is an input that latches on the rising edge of \overline{SYSRST} .					
			$\overline{\text{EMD0}}$: This power-on-setting pin combines with $\overline{\text{EMD1}}$ to set the initial enhanced timing mode of hard disk access cycles when the enhanced mode is selected via the POSS3 configuration register.					
			ATA PIO mode	Access Time	EMD1	EMD0		
			2	240 nS	1	1		
			3	180 nS	1	0		
			3	180 nS	0	1		
			4	120 nS	0	0		
			be written to th	e drive. The d	uration a	and repet	t that enables data to ition rate of IDEIOW e, as specified by	
MD1 /IDEA2,	69	I/O -PD	When \overline{SYSRST} is active, these pins function as inputs and latch on the rising edge of \overline{SYSRST} .					
MD0 /IDEA1	68		MD1, MD0: ATA mode of IDE Drive. MD0 and MD1 are used to select the hard disk access time.					
			ATA PIO mode Access Time EMD1 EMD0					
			0	600 nS	0	0		
			0+	500 nS	0	1		
			1	400 nS	1	0		
			2	240 nS	1	1		
			IDEA2, IDEA1: IDE drive address bits 2 and 1. Drive address bits 2 and 1 are outputs to the IDE connector for register selection in the drive.					



Pin Description, continued

SYMBOL	PIN	TYPE	DESCRIPTION		
SP1 /IDEA0	67	I/O -PD	When $\overline{\text{SYSRST}}$ is active, this pin is an input that latches on the rising edge of $\overline{\text{SYSRST}}$.		
			SP1: VL-Bus speed select. A high input configures the W83759A to run at from 33 MHz to 50 MHz; a low input configures the W83759A to run at under 33 MHz.		
			IDEA0: IDE drive address bit 0. Drive address bit 0 is output to the IDE connector for register selection in the drive.		
IDD[15:0]	72–87	I/O -PU	When $\overline{\text{SYSRST}}$ is active, these pins function as inputs and latch on the rising edge of $\overline{\text{SYSRST}}$.		
			As power-on setting pins, IDD[15:8] are latched to the POSS3 register and IDD[7:0] are latched to the POSS2 register.		
			As the drive data bus, bits 15 through 0 are the 16-bit bidirectional data bus that connects to the IDE drive.		
			IDD[7:0] define the lowest data byte. The IDD bus is normally in a pull-high state and is driven with valid data by the W83759A only during IDE or VGA ($\overline{VGAOEH} = 0$ or		
			$\overrightarrow{VGAOEL} = 0$) write cycles.		
ISA-Bus Interface					
SA[1:0]	47, 46	I	ISA address bits 1 and 0. Used to select the hard disk I/O registers.		
SD[7:0]	58-51	I/O	These signals provide data bus bits 0 through 7 for the CPU and IDE I/O devices. SD0 is the least significant bit and SD7 is the most significant bit.		
XIOR	48	I	$\overline{\text{XIOR}}$ instructs the hard disk I/O device to drive its data onto the SD data bus.		
XIOW	49	I	$\overline{\text{XIOW}}$ instructs the hard disk I/O device to read the data on the SD data bus.		
AEN	50	I	When this line is active (high), the DMA controller has control of the address bus. A low is the address enable.		



Pin Description, continued

SYMBOL	PIN	TYPE	DESCRIPTION				
Special Bus Control Interface							
SUSP,	59	I-PU	This pin is	This pin is a multi-function input pin.			
DACK, VGAOEH			SUSP : In suspend enable mode, indicates that the W83759A will enter the suspend state when low and resume operation when high.				
				DACK : In DMA transfer enable mode, used to indicate when the DMA transfer cycle occurs.			
			VGAOEH: In VGA buffer enable mode, this active low input controls the input enable for the data transceivers that connect the ID[15:0] pins to the HD[31:16] pins.				
DMASL,	60	I/O	When SY	When SYSRST is active, this pin is an input that latches on the			
VGAOEL		-PU	rising edg	e of SYSF	IST		
/ISDENH			DMASL: This power-on setting pin combines with SUSPEN (IDD11 power-on setting pin) to determine which mode the W83759A is in.				
			DMASL SUSPEN Mode				
			1	х	VGA buffer enable		
			0	1	Suspend enable		
			0 0 DMA transfer enable				
			VGAOEL: In VGA buffer enable mode, this active low input controls the input enable for the data transceivers that connect the ID[15:0] pins to the HD[15:0] pins.				
			ISDENH : In DMA transfer enable mode, this output pin controls the activity of the high byte buffer between IDD[15:8] and SD[15:8].				
Vcc	41, 65, 91		+5V power supply				
GND	15, 40, 66, 88, 90		Ground reference				

Electronics Corp.

CONFIGURATION REGISTERS

Several configuration registers are implemented in the W83759A. These registers are accessible in single-chip mode through the index/data port. The index/data port address is 1B4h/1B8h or 134h/138h, depending on whether pin IDD0 is high or low at power-on.

When the W83759A is in multi-chip mode (IDD1 is low at power-on setting), an ID code should be written to 1B0h/130h (IDIN port). The W83759A will then enter the programming sequence if the ID code matches the chip ID (determined by IDD2, IDD3 at power-on setting) or leave the programming sequence if the ID code does not match. After the chip has entered the programming sequence, the chip ID can be read by reading 1BCh/13Ch (IDOUT port).

	IDD0_P is HIGH	IDD0_P is LOW
IDIN port (W/O)	1B0h*	130h**
Index port (R/W)	1B4h	134h
data port (R/W)	1B8h	138h
IDOUT port (R/O)	1BCh	13Ch

* The alias base addresses of 1B0h are XB0h and YB0h, where "X" means 0, 4, 8, C and "Y" means 1, 5, 9, D.

** The alias base addresses of 130h are X30h and Y30h, where "X" means 0, 4, 8, C and "Y" means 1, 5, 9, D.

INDEX	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default Value
80h(R/O) POSS1	ADV	SP1	MD1	MD0	PRDYEN	SRDYEN	IDEN1	IDEN0	8Fh
81h(R/W) POSP1	ADV_P	SP1_P	MD1_P	MD0_P	PRDYEN_P	SRDYEN_P	IDEN1_P	IDEN0_P	8Fh
82h(R/O) POSS2	PD0LEN	PD1LEN	SD0LEN	SD1LEN	DSL1	DSL0	CRLK#	CRSL	FFh
83h(R/W) POSP2	PD0LE_P	PD1LEN_P	SD0LEN_P	SD1LEN_P	DSL1_P	DSL0_P	CRLK#_P	CRSL_P	FFh
84h(R/O) POSS3	PD0EM#	PD1EM#	SD0EM#	SD1EM#	SUSPEN	STBY#	APD	SWAP#	FFh
85h(R/W) POSP3	PD0EM#_P	PD1EM#_P	SD0EM#_P	SD1EM#_P	SUSPEN_P	STBY#_P	APD_P	SWAP#_P	FFh
86h(R/W) ALTCTL	DMASL#_ P	Reserved	EMD1	EMD0	PEMD1_P	PEMD0_P	SEMD1_P	SEMD0_P	80h
87h(R/O) REVID	DMASL#	Reserved	PDRV	SDRV	Rev 3	Rev 2	Rev 1	Rev 0	8Ah
88h(R/W) PD0TIM0	PD0ACT3	PD0ACT2	PD0ACT1	PD0ACT0	PD0RCV3	PD0RCV2	PD0RCV1	PD0RCV0	00h
89h(R/W) PD0TIM1	PD0AST1	PD0AST0	PD0DHT1	PD0DHT0	PD0PRE#	PD0DMA#	PD0RDY#	PD0ADV	00h
8Ah(R/W) PD1TIM0	PD1ACT3	PD1ACT2	PD1ACT1	PD1ACT0	PD1RCV3	PD1RCV2	PD1RCV1	PD1RCV0	00h
8Bh(R/W) PD1TIM1	PD1AST1	PD1AST0	PD1DHT1	PD1DHT0	PD1PRE#	PD1DMA#	PD1RDY#	PD1ADV	00h
8Ch(R/W) SD0TIM0	SD0ACT3	SD0ACT2	SD0ACT1	SD0ACT0	SD0RCV3	SD0RCV2	SD0RCV1	SD0RCV0	00h
8Dh(R/W) SD0TIM1	SD0AST1	SD0AST0	SD0DHT1	SD0DHT0	SD0PRE#	SD0DMA#	SD0RDY#	SD0ADV	00h
8Eh(R/W) SD1TIM0	SD1ACT3	SD1ACT2	SD1ACT1	SD1ACT0	SD1RCV3	SD1RCV2	SD1RCV1	SD1RCV0	00h
8Fh(R/W) SD1TIM1	SD1AST1	SD1AST0	SD1DHT1	SD1DHT0	SD1PRE#	SD1DMA#	SD1RDY#	SD1ADV	00h

Index map of configuration registers:



CRX80h (F	POSS1)	Read Only	Power	on Setting S	tatus 1			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
ADV	SP1	MD1	MD0	PRDYEN	SRDYEN	IDEN1	IDEN0	
Bit	7	ADV		on setting va application m	alue of ADV p ode	bin		
		0	No ad	vanced mode	e application			
		<u>1</u>	<u>Advan</u>	<u>ced mode ap</u>	plication			
Bit	6	SP1			alue of IDEA			
		<u>0</u> 1	VLCL	<u> </u>				
		1	VLCLł	< > 33 MHz				
Bit 5, 4 MI	D1, MD0				alue of IDEA: ransfer mode			
			MD1	MD0				
			0	0 Mode	0 (cycle tim	<u>e = 600 nS)</u>		
			0	1 Mode	0+ (cycle tim	ie = 500 nS)		
		1 0 Mode 1 (cycle time = 400 nS)						
			1	1 Mode	2 (cycle tim	e = 240 nS)		
Bit	Bit 3 Pl				alue of IDE00 ary channel IC		w control	
			0 Disable IOCHRDY flow control					
			<u>1</u>	Enable IOCI	HRDY flow co	ontrol		
Bit	Bit 2 SRDYEN			Power-on setting value of IDE0CS1 pin Initial state of secondary channel IOCHRDY flow control				
			0	Disable IO	CHRDY flow	control		
			<u>1</u>	Enable IOC	CHRDY flow of	<u>control</u>		
Bit 1	, 0	IDEN1, IDEN0			alue of IDE1C ENable contro		0 pins	
		when ADV_P	IDEN1	IDEN0	Primary II	DE Secor	ndary IDE	
		= 0	Х	0	disabled	disa	abled	
			0	1	enabled	disa	abled	
			<u>1</u>	<u>1</u>	<u>enabled</u>	ena	lbled	



Continued								
		when AD\	/_P	IDEN1	IDEN	0 Primary	DE Seco	ndary IDE
		= 1		0	0	disabled		abled
				1 0	0	disablec enabled		ıbled abled
				<u>1</u>	<u>1</u>	enabled		abled
CRX81h (POSP1) Read / Write			Write		Powe	er-on Setting Pr	ogramming 1	
Bit 7	Bit 6	Bit 5	Bit 4	Bit	3	Bit 2	Bit 1	Bit 0
ADV_P	SP1_P	MD1_P	MD0_P	PRDYE	N_P	SRDYEN_P	IDEN1_P	IDEN0_P
After nowe	r-on the c	ontent of th		rogistor is		to that of the		ter The host

After power-on, the content of the POSP1 register is equal to that of the POSS1 register. The host can program POSP1 to modify the power-on settings.

Bit 7	ADV_P	Programming application mode
		0 No advanced mode application
		1 Advanced mode application
Bit 6	SP1_P	Select VESA bus operating CLK
		0 VLCLK 33 MHz
		1 VLCLK > 33 MHz
Bit 5, 4	MD1_P,	Select default HDD host transfer mode
	MD0_P	MD1_P MD0_P
		<u>0</u> <u>0</u> <u>Mode 0 (cycle time = 600 nS)</u>
		0 1 Mode 0+ (cycle time = 500 nS)
		1 0 Mode 1 (cycle time = 400 nS)
		1 1 Mode 2 (cycle time = 240 nS)
Bit 3	PRDYEN_P	Primary channel IOCHRDY flow control
		0 Disable IOCHRDY flow control
		1 Enable IOCHRDY flow control
Bit 2	SRDYEN_P	Secondary channel IOCHRDY flow control
		0 Disable IOCHRDY flow control
		1 Enable IOCHRDY flow control
Bit 1, 0	IDEN1_P, IDEN0_P	IDE ENable control



Continued

when ADV_P = 0	IDEN1_P X 0 1	IDEN0_P 0 1 <u>1</u>	Primary IDE disabled enabled <u>enabled</u>	Secondary IDE disabled disabled <u>enabled</u>
when ADV_P = 1	IDEN1_P 0 1 0 <u>1</u>	IDEN0_P 0 1 1	Primary IDE disabled disabled enabled <u>enabled</u>	Secondary IDE disabled enabled disabled <u>enabled</u>

CRX82h (POSS2)

Read Only

Power-on Setting Status 2

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PD0LEN	PD1LEN	SD0LEN	SD1LEN	DSL1	DSL0	CRLK	CRSL
Bit	7	PD0LEN			alue of IDD7 p e 0 (PD0) loca		trol
			0	Disable loc	al device		
			<u>1</u>	Enable loca	al device		
Bit 6	6	PD1LEN			alue of IDD6 p e 1 (PD1) loca		trol
			0	Disable loc	al device		
			<u>1</u>	Enable loca	al device		
Bit \$	5	SD0LEN			alue of IDD5 p rive 0 (SD0) l		control
			0	Disable loc	al device		
			<u>1</u>	Enable loca	al device		
Bit 4	4	SD1LEN		•	alue of IDD4 p rive 1 (SD1) l		control
			0	Disable loc	al device		
			<u>1</u>	Enable loca	al device		



CRX83h (POSP2)

Continued							
В	it 3, 2	DSL1, 0	Power-on setting value of IDD3, IDD2 pin Initial Device ID selection (used in multi-chip mode or CR protection scheme)				
			DSL1		DSL0	Device ID	
			0		0	60h	
			0		1	61h	
			1		0	62h	
			<u>1</u>		<u>1</u>	<u>63h</u>	
l	Bit 1 CRLK		Power-on setting value of IDD1 pin Initial Configuration Register locked control				
			0	CR is	auto-loc	cked (used in multi-chip mode)	
			1	<u>CR is</u>	s not auto	o-locked (used in single-chip mode)	
l	Bit 0	CRSL	Power-on setting value of IDD0 pin Initial Configuration Register selection				
			0	CR p	ort addre	ess: 130h, 134h, 138h, 13Ch	
			1	<u>CR p</u>	ortaddres	<u>ess: 1B0h, 1B4h, 1B8h, 1BCh</u>	

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PD0LEN_ P	PD1LEN_ P	SD0LEN_P	SD1LEN_P	DSL1_P	DSL0_P	CRLK _P	CRSL_P

Read / Write

Power-on Setting Programming 2

After power-on, the content of the POSP2 register is equal to that of the POSS2 register. The host can program POSP2 to modify the power-on settings.

Bit 7	PD0LEN_P	Primary Drive 0 (PD0) local device control
		0 Disable local device
		<u>1</u> Enable local device
Bit 6	PD1LEN_P	Primary Drive 1 (PD1) local device control
		0 Disable local device
		<u>1</u> Enable local device
Bit 5	SD0LEN_P	Secondary Drive 0 (SD0) local device control
		0 Disable local device
		<u>1</u> Enable local device



Continued							
Bit 4	SD1LEN_P	Secondary Drive 1(SD1) local device control					
		0 Disable local device					
		<u>1</u> Enable local device					
Bit 3, 2	DSL1, 0_P	Device ID selection (used in multi-chip mode or CR protection scheme)					
		DSL1_P DSL0_P Device ID					
		0 0 60h					
		0 1 61h					
		1 0 62h					
		<u>1 1 63h</u>					
Bit 1	CRLK_P	Configuration Register locked control					
		0 CR is auto-locked (multi-chip mode)					
		<u>1</u> <u>CR is not auto-locked (single-chip mode)</u>					
Bit 0	CRSL_P	Configuration Register selection					
		0 CR port address: 130h, 134h, 138h, 13Ch					
		<u>1</u> <u>CR port address: 1B0h, 1B4h, 1B8h, 1BCh</u>					

CRX84h (F	POSS3)	Read Only		Pow	er-on Setting	Status 3	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PD0EM	PD1EM	SD0EM	SD1EM	SUSPEN	STBY#	APD	SWAP
Bit 7	,	PD0EM	Power-on setting value of IDD15 pin Initial setting of PD0 enhanced timing enable				
			0	Enhanced t	iming		
			<u>1</u>	<u>Programma</u>	able timing		
Bit 6	6	PD1EM		on setting va			
			0	Enhanced t	iming		
			<u>1</u>	Programma	able timing		
Bit 5	5	SD0EM		on setting va			
			0	Enhanced t	iming		
			<u>1</u>	Programma	able timing		



Continued		
Bit 4	SD1EM	Power-on setting value of IDD12 pin Initial setting of SD1 enhanced timing enable 0 Enhanced timing
		1 Programmable timing
Bit 3	SUSPEN	Power-on setting value of IDD11 pin Initial setting of SUSPend function
		0 Support DMA mode if $\overline{DMASL} P = 0$ and $ADV_P = 1$
		1 Support suspend function if $\overline{DMASL}_P = 0$ and $ADV_P = 1$.
Bit 2	STBY	Power-on setting value of IDD10 pin Initial setting of STandBy state
		0 W83759A is in standby state
		<u>1</u> W83759A is in normal state
Bit 1	APD	Power-on setting value of IDD9 pin Initial setting of auto Power-down
		0 Auto power-down off
		<u>1</u> <u>Auto power-down on</u>
Bit 0	SWAP	Power-on setting value of IDD8 pin Initial primary, secondary channel connection select
		0 Primary channel connect to IDE1 Secondary channel connect to IDE0
		1 Primary channel connect to IDE0 Secondary channel connect to IDE1

CRX85h (P	OSP3)	Read/ Write	te Power-on Setting Programming 3				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PD0EM_P	PD1EM_P	SD0EM_P	SD1EM_P	SUSPEN_P	STBY _P	APD_P	SWAP_P
Bit 7		PD0EM_P	Programm 0 Er	setting prograr able setting of hanced timing ogrammable ti	PD0 enhar		ıg enable



Continued						
Bit 6	PD1EM_P	Power-on setting programming of IDD14 pin Programmable setting of PD1 enhanced timing enable				
		0 Enhanced timing				
		1 Programmable timing				
Bit 5	SD0EM_P	Power-on setting programming of IDD13 pin Programmable setting of SD0 enhanced timing enable				
		0 Enhanced timing				
		<u>1</u> Programmable timing				
Bit 4	SD1EM_P	Power-on setting programming of IDD12 pin Programmable setting of SD1 enhanced timing enable				
		0 Enhanced timing				
		<u>1</u> Programmable timing				
Bit 3	SUSPEN_P	Power-on setting value of IDD11 pin Programmable setting of SUSPend function				
		0 Support suspend function if $\overline{DMASL} P = 0$ and $ADV_P = 1$				
		$\frac{1}{and ADV P = 1}$				
Bit 2	STBY_P	Power-on setting value of IDD10 pin Programmable setting of STandBy state				
		0 W83759A is in standby state				
		<u>1</u> W83759A is in normal state				
Bit 1	APD_P	Power-on setting value of IDD9 pin Initial setting of auto power-down				
		0 Auto power-down off				
		1 <u>Auto power-down on</u>				
Bit 0	SWAP_P	Power-on setting programming of IDD8 pin Programmable primary, secondary channel connection select				
		0 Primary channel connect to IDE1 Secondary channel connect to IDE0				
		1 Primary channel connect to IDE0 Secondary channel connect to IDE1				



Continued CRX86h (ALT	CTL) Re	ead / Write		Alternative Control Register					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
DMASL_P	Reserved	EMD1	EMD0	PEMD1_P	PEMD0_P	SEMD1_P	SEMD0_P		
Bit 7	D	MASL_P	After	er-on setting v power-on, thi MA disable/e	s bit can be p	programmed	to modify		
			0	DMA mode ADV_P = 1	enabled if S	SUSPEN_P =	0 and		
			<u>1</u>	DMA mode	disabled				
Bit 6	F	Reserved	0 (de	fault)					
Bit5–4		EMD1, 0 Read Only)	pin	se of power-or I setting of en	U U				
			EMD	1 EMD0	ATA PIO M	lode Cyc	le time (nS)		
			<u>0</u>	<u>0</u>	<u>2</u>	<u>24(</u>	<u>)</u>		
			0	1	3	80			
			1	0	3	80			
			1	1	4	120)		
Bit3–2	PE	EMD1, 0_P	P Initial setting of primary drive enhanced timing After power-on, these bits can be programmed to modify the primary drive enhanced timing.						
			PEM	D1_P PEMD	0_P ATA PI	O mode Cyc	le time (nS)		
			<u>0</u>	<u>0</u>	<u>2</u>	<u>240</u>			
			0	1	3	180			
			1	0	3	180			
			1	`1	4	120			
Bit1–0	SE	EMD1, 0_P	After	l setting of se power-on, the econdary driv	ese bits can b	be programm			
			SEM	D1_P SEMD)_P ATA PIC	Mode Cycle	e time (nS)		
			<u>0</u>	<u>0</u>	<u>2</u>	<u>240</u>			
			0	1	3	180			
			1	0	3	180			
			1	1	4	120			

Publication Release Date: May 1995 Revision A1



CRX87h (I	REVID)	Read Only	Revisio	on ID Numbe	r		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DMASL	Reserved	PDRV	SDRV	Rev 3	Rev 2	Rev 1	Rev 0
Bit	7	DMASL			lue of VGAC		
			0	DMA mode ADV_P = 1	enabled if S	SUSPEN_P =	= 0 and
			<u>1</u>	DMA mode	disabled		
Bit 6	6	Reserved (Read/Write)	0 (defa	ult)			
Bit s	5	PDRV	Primary	y channel cu	rrent drive se	elect	
			<u>0</u>	Master driv	<u>e (default)</u>		
			1	Slave drive			
Bit 4	Bit 4 SDRV Secondary channel current drive select						
			<u>0</u>	Master driv	<u>e (default)</u>		
			1	Slave drive			
Bit 3	B-Bit 0 Rev 3-	-Rev 0 1010	b (default in	A version)			



CRX88h (P	D0TIM0)	Read/Write	ad/Write Primary Drive0 Timing Control 0						
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
PD0ACT3	PD0ACT2	PD0ACT1	PD0ACT0	PD0RCV3	PD0RCV2	PD0RCV1	PD0RCV0		
Bit 7–E	Bit 4	PD0ACT3-0	PD0 D	ata Register	Port (1F0h) I Read/Write	Read/Write A active time (
				1 <u>00</u> 101	<u>17</u>	<u>7/16</u> 3/2	, , , , , , , , , , , , , , , , , , ,		
				10		3/2 3/2			
)11	2	1/3			
				00		5/4			
				01 10		6/5 7/6			
				11		3/7			
				00		9/8			
				01)/9			
)10)11		/10 2/11			
				00		8/12			
				01		1/13			
				10 11		5/14 5/15			
Bit 3–E	Bit O	PD0RCV3-0			Port (1F0h) I		lecovery		
				V	Vrite/Read re	covery time	(clocks)		
			<u>00</u>	000	<u>1</u>	<u>6/15</u>			
				01		2/1			
				010		2/1			
				011 00		3/2 4/3			
				01		5/4			
				10		6/5			
				11		7/6			
				000 001		8/7 9/8			
				10		0/9			
				11		1/10			
				00 01		2/11 3/12			
				10		3/12 4/13			
				11		5/14			



CRX89h (P	D0TIM1)	Read/Write	Primary Drive0 Timing Control 1							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
PD0AST1	PD0AST0	PD0DHT1	PD0DHT0	PD0PRE	PD0DMA	PD0RDY	PD0ADV			
Bit 7–Bi	t 6	PD0AST1-0	PD0 Da	PD0 Data Register Port (1F0h) Address Setup Time Read/Write extra address setup time (clocks)						
			<u>00</u> 01 10 11		0 2 2 3					
Bit 5–Bi	t 4	PD0DHT1-0	PD0 Da	ata Register	Port (1F0h) D	ata Hold Tim	е			
				Read/Write	extra data ho	old time (cloc	ks)			
			<u>00</u> 01 10 11		<u>0</u> 2 2 3					
Bit 3		PD0PRE	Prefeto	h/Post write	control					
			<u>0</u>		ost write enabl					
			1		ost write disab	led				
Bit 2		PD0DMA		PD0 DMA mode control						
			<u>0</u> 1	0 DMA mode enabled						
Bit 1		PDORDY		PD0 Data Register Port (1F0h) IOCHRDY Control <u>0</u> IOCHRDY enabled						
Bit 0		PD0ADV	PD0 Da Enable		Port (1F0h) A	dvanced Tim	ing			
			0	Normal tim setting)	ing (depends o	on SP1, MD1	, MD0			
			1	Advanced t setting)	timing (depend	ds on PD0TIN	VI1-0			



CRX8Ah (F	PD1TIM0)	Read/Write	e Primar	y Drive1 Tim	ing Control 0)		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
PD1ACT3	PD1ACT2	PD1ACT1	PD1ACT0	PD1RCV3	PD1RCV2	PD1RCV1	PD1RCV0	
Bit 7–Bi Bit 3–Bi		PD1ACT3-0 PD1RCV3-0	Definition of these bits same as PD0ACT3-0					
CRX8Bh (PD1TIM1) Read/Write Primary Drive 1 Timing Control 1								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
PD1AST1	PD1AST0	PD1DHT1	PD1DHT0	PD1PRE	PD1DMA	PD1RDY	PD1ADV	
	Bit 7-Bit 6 PD1AST1-0 PD1 Data Register Port (1F0h) Address Setup Time Definition of these bits same as PD0AST1-0							
Bit 5-Bi	t 4	PD1DHT1-0		ata Register on of these b	()			
Bit 3		PD1PRE	<u>0</u>	refetch/Post v <u>Prefetch/Pos</u> Prefetch/Pos	st write enabl			
Bit 2		PD1DMA	PD1 DMA mode control 0 DMA mode enabled 1 DMA mode disabled					
Bit 1		PD1RDY	PD1 Data Register Port (1F0h) IOCHRDY Control <u>0</u> <u>OCHRDY enabled</u> 1 IOCHRDY disabled					
1 IOCHRDY disabled Bit 0 PD1ADV PD1 Data Register Port (1F0h) Advanced Timing Enable 0 Normal timing (depends on SP1, MD1, MD0 setting) 1 Advanced timing (depends on PD1TIM1–0 setting)						, MD0		



CRX8Ch (S	SDOTIMO)	Read/Write	e Second	dary Drive 0	Timing Contr	ol 0			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
SD0ACT3	SD0ACT2	SD0ACT1	SD0ACT0	SD0RCV3	SD0RCV2	SD0RCV1	SD0RCV0		
Bit 7-Bi	t 4	SD0ACT3-0		•	Port (170h) F		ctive Time		
Bit 3-Bit 0 SD0RC					oits same as Port (170h) Re		overy Time		
	Definition of these bits same as PD0RCV3–0								
CRX8Dh (SD0TIM1) Read/Write Secondary Drive 0 Timing Control 1									
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
SD0AST1	SD0AST0	SD0DHT1	SD0DHT0	SD0PRE	SD0DMA	SD0RDY	SD0ADV		
Bit 7-Bit 6 SD0AST1-0 SD0 Data Register Port (170h) Address Setup T Definition of these bits same as PD0AST1-0						p Time			
Bit 5-Bi	t 4	SD0DHT1-0	SD0 Da	ata Register	Port (170h) [Data Hold Tin	ne		
			Definiti	on of these b	oits same as	PD0RDHT1-	0		
Bit 3		SD0PRE	SD0 Pr	SD0 Prefetch/Post write control					
			<u>0</u>	Prefetch/Po	ost write enat	bled			
			1	1 Prefetch/Post write disabled					
Bit 2		SD0DMA	SD0 DI	MA mode co	ntrol				
			<u>0</u>	0 DMA mode enabled					
			1	DMA mode					
Bit 1		SD0RDY		•	Port (170h) I	OCHRDY Co	ontrol		
0 <u>IOCHRDY enabled</u>									
D'I O	1 IOCHRDY disabled								
Bit 0		SD0ADV		•	Port (170h) Ad		-		
				setting)	g (depends o	<u>11 3F 1, IVID I,</u>			
			1	Advanced tim	ing (depends	on SD0TIM1-	-0 setting)		




CRX8Eh (S	SD1TIM0)	Read/Write	e Secon	dary Drive 1	Timing Contr	ol 0			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
SD1ACT3	SD1ACT2	SD1ACT1	SD1ACT0	SD1RCV3	SD1RCV2	SD1RCV1	SD1RCV0		
Bit 7–Bi	t 4	SD1ACT3-0		-	Port (170h) F		ctive Time		
					oits same as				
Bit 3–Bit 0 SD1RCV3–0 SD1 Data Register Port (170h) Read/Write Recovery 7							overy Time		
	Definition of these bits same as PD0RCV3-0								
CRX8Fh (S	CRX8Fh (SD1TIM1) Read/Write Secondary Drive 1 Timing Control 1								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
SD1AST1	SD1AST0	SD1DHT1	SD1DHT0	SD1PRE	SD1DMA	SD1RDY	SD1ADV		
	Bit 7–Bit 6 SD1AST1–0 SD1 Data Register Port (170h) Address Setup Time Definition of these bits same as PD0RCV3–0								
Bit 5–Bi	t 4	SD1DHT1-0		•	Port (170h) [pits same as				
Bit 3		SD1PRE	SD1 P	refetch/Post	write control				
			<u>0</u>	Prefetch/Po	ost write enabled				
			1	Prefetch/Po	st write disab	oled			
Bit 2		SD1DMA	SD1 D	MA mode co	ntrol				
			<u>0</u>	DMA mode					
			1	DMA mode	disabled				
Bit 1 SD1RDY				•	Port (170h) l	OCHRDY Co	ontrol		
				0 IOCHRDY enabled					
1 OCHRDY disabled									
Bit 0		SD1ADV		•	Port (170h) Ad		0		
			0	<u>Normal timir</u> setting)	ng (depends	on SP1, MD ⁻	<u>1, MD0</u>		
			1	Advanced tir	ming (depend	s on SD1TIM	1–0 setting)		




SYSTEM BLOCK DIAGRAM

Data Flow




Address Decode






Control Signal



FUNCTION BLOCK DIAGRAM





FUNCTIONAL DESCRIPTION

Reset Initialization

The CPU clock rate, hard disk access time, hard disk controller enable, and hard disk I/O select are latched at the rising edge of \overline{SYSRST} . These values are used to control the host and drive access signal timing. Additionally, the W83759A is initialized to a known state by an active low on \overline{SYSRST} . Any operation in progress is immediately terminated by \overline{SYSRST} .

Host in Terface

The W83759A operates as a slave device, responding only to cycles within the host I/O address space. The IDE drive data port at address 1F0h (170h) is a 16-bit port that requests a double-word data transfer at address 1F0h (170h). All byte swapping, conversion, word, and double-word assembly are done at the host interface. Table 1 summarizes the W83759A host interface cycle decoding.

HMIO	HDC	HWR	ADDRESS SPACE	HOST BUS CYCLE	W83759A CYCLE
0	1	0	1F0h–1F7h and 3F6h	I/O Read	IDE0 Read Cycle
0	1	1	1F0h–1F7h and 3F6h	I/O Write	IDE0 Write Cycle
0	1	0	170h–177h and 376h	I/O Read	IDE1 Read Cycle
0	1	1	170h–177h and 376h	I/O Write	IDE1 Write Cycle

Table 1. W83759A Cycle Definition

a. CPU WRITE CYCLES

Table 2. W83759A Write Data Operation

	BYTE E	NABLE		W8375	9A INPUT D	ΑΤΑ	I/O ADDRESS
BE3	BE2	BE1	BE0	HD[31:16]	HD[15:0]	SD[7:0]	
1	1	1	0	×	×	Valid	1F1–1F7 (171–177)
1	1	0	1	×	×	Valid	
1	0	1	1	×	×	Valid	
0	1	1	1	×	×	Valid	
1	1	0	0	×	Valid	×	1F0 (170)
0	0	0	0	Valid	Valid	×	

8-bit IDE Write Data Path:

 $\text{CPU} \rightarrow \text{Valid HD Byte} \rightarrow \text{SD[7:0]} \rightarrow \text{W83759A} \rightarrow \text{ID[7:0]}$

16/32-bit IDE Write Data Path:

 $\mathsf{CPU} \to \mathsf{Valid} \; \mathsf{HD} \; \mathsf{Word} \to \mathsf{W83759A} \to \mathsf{ID}[15:0]$



b. CPU READ CYCLES

Table 3. W83759A Read Data Operation

BYTE ENABLE				W83759A OUTPUT DATA			I/O ADDRESS
BE3	BE2	BE1	BE0	HD[31:16]	HD[15:0]	SD[7:0]	
1	1	1	0	×	×	Valid	1F1–1F7 (171–177)
1	1	0	1	×	×	Valid	
1	0	1	1	×	×	Valid	
0	1	1	1	×	×	Valid	
1	1	0	0	×	Valid	×	1F0 (170)
0	0	0	0	Valid	Valid	×	

8-bit IDE Read Data Path: CPU \rightarrow Valid HD Byte \rightarrow Chip Set \rightarrow SD[7:0] \rightarrow W83759A \rightarrow ID[7:0]

16/32-bit IDE Read Data Path: CPU \rightarrow Valid HD Word \rightarrow W83759A \rightarrow ID[15:0]

Drive Interface

The W83759A is designed to work with standard IDE disk drives. For the IDE interface, the W83759A provides a 16-bit data path ID[15;0], address lines IDEA[2:0], decoded device select signals $\overline{\text{IDE0CS0}}$ (IDE1CS0) and IDE0CS1 (IDE1CS1), and decoded command sigals IDEIOR and $\overline{\text{IDE1OW}}$.

During normal operation, the drive address outputs IDEA[2:0] are used to select a register in an IDE drive. These addresses are generated from $\overline{BE2}$, $\overline{BE0}$, HA2 and SA1, SA0. Table 4 summarizes the type enable decoding for normal operation.

HA2	BE2	BE0	SA1	SA0	IDEA[2:0]	I/O ADDRESS
0	1	0	×	×	000	1F0 (170) 16-bit
0	0	0	×	×	000	1F0 (170) 32-bit
0	×	×	0	1	001	1F1 (171)
0	×	×	1	0	010	1F2 (172)
0	×	×	1	1	011	1F3 (173)
1	×	×	0	0	100	1F4 (174)
1	×	×	0	1	101	1F5 (175)
1	×	×	1	0	110	1F6 (176)
1	×	×	1	1	111	1F7 (177)

Table 4. IDEA[2:0] Generation

Two drive chip select signals, IDE0CS0 (IDE1CS0) and IDE0CS1 (IDE1CS1), are generated from the local bus addresses and ISA bus address. The 16-bit data register may be read or written at I/O address 1F0h(170h). The 8-bit IDE command and status registers are at I/O addresses 1F1h through 1F7h (and 171h through 177h). The IDEIOR or IDEIOW commands are generated for all address



regions in which IDE0CS0 (IDE1CS0) and IDE0CS1 (IDE1CS1) are active. Table 5 summarizes the decoding of these sgnals.

Table 5. Drive Select Signal Operation

SELECT SIGNAL	ADDRESS RANGE
IDE0CS0	I/O Address 1F0h through 1F7h
IDE0CS1	I/O Address 3F6h
IDE1CS0	I/O Address 170h through 177h
IDE1CS1	I/O Address 376h

IDE Timing Control

Pin SP1 is used to set the VL-Bus speed. The IDE drive interface will maintain the same ATA PIO timing parameters for IDE drive 16-bit IO access cycles (1F0/170) regardless of whether the VL-Bus operates at 33 or 50 MHz.

In W83759 mode, IDE drive timing is controlled by pins MD1 and MD0, which are used to select the IDE drive PIO mode 0-2. The drive timing depends on the ATA specification for the IDE drive PIO mode selected.

In W83759A mode, IDE drive timing is controlled by pins EMD1 and EMD0, which are used to select the IDE drive PIO mode 2-4. The drive timing depends on the ATA specification for the IDE drive PIO mode selected.

Table 6 summarizes the ATA Rev. 4.0 and ATA-2 PIO timing parameters.

Table 7 and Table 8 summarize the W83759A PIO read/write command pulse and cycle timing when a 16-bit IDE IO access is performed. Because 8-bit IDE IO accesses are always passed to the ISA bus, the W83759A transceives data through the ISA data bus and induces IDE read/write commands from ISA $\overline{XIOR}/\overline{XIOW}$. Thus the 8-bit command timing will always meet ATA timing specifications.

ΑΤΑ ΡΙΟ	MODE 4		ATA PIO MODE 4		MOD)E 3	MOE)E 2	MOE)E 1	MOD)E 0
8/16-bit IO access	Active Pulse	Cycle Time										
16-bit	60	120	80	180	100	240	125	383	165	600		
8-bit	60	120	80	180	290	290	290	383	290	600		

Table 6. ATA Rev. 4.0 and ATA-2 PIO Minimum Timing Parameters

Table 7. PIO Command Pulse and Cycle Timing (W83759 mode)

Unit: LCLK

Unit: nS

SP1	MD1	MD0	IDE WRITE ACTIVE PULSE	IDE READ ACTIVE PULSE	READ/WRITE CYCLE TIME	IDE MODE SELECT
0	0	0	6 (180)	7 (210)	22 (660)	Mode 0
0	0	1	6 (180)	7 (210)	19 (570)	Mode 0+



SP1	MD1	MD0	IDE WRITE	IDE READ		
			ACTIVE PULSE	ACTIVE PULSE	CYCLE TIME	SELECT
0	1	0	8 (240)	9 (270)	13 (390)	Mode 1
0	1	1	4 (120)	5 (150)	9 (270)	Mode 2
1	0	0	9 (180)	10 (200)	31 (620)	Mode 0
1	0	1	9 (180)	10 (200)	27 (540)	Mode 0+
1	1	0	7 (140)	8 (160)	19 (380)	Mode 1
1	1	1	6 (120)	7 (140)	13 (260)	Mode 2

Table 7 PIO Command Pulse and Cycle Timing, continued

Note: It is recommended that SP be set to 0 when LCLK is 33 MHz. The initial default value is SP1 = 0. The timing value (nS) is based on LCLK = 20 nS when SP1 = 1 and LCLK = 30 nS when SP1 = 0.

Table 8. I	PIO Comr	nand Puls	se and Cycle Timing	g (W83759A mode)		Unit: LCLK
SP1	EMD1	EMD0	IDE WRITE ACTIVE PULSE	IDE READ ACTIVE PULSE	READ/WRITE CYCLE TIME	IDE MODE SELECT
0	0	0	4 (120)	5 (150)	8 (240)	Mode 2
0	0	1	3 (90)	4 (120)	6 (180)	Mode 3
0	1	0	3 (90)	4 (120)	6 (180)	Mode 3
0	1	1	2 (60)	3 (90)	4 (120)	Mode 4
1	0	0	4 (80)	5 (100)	11 (220)	Mode 2
1	0	1	4 (80)	5 (100)	9 (180)	Mode 3
1	1	0	3 (60)	4 (80)	7 (140)	Mode 4-

. () N IOO 7 5 0 A · ·

2 (40)

nit: LCLK

Mode 4+

Note: It is recommended that SP be set to 0 when LCLK is 33 MHz. The initial default value is SP1 = 0. The timing value (nS) is based on LCLK = 20 nS when SP1 = 1 and LCLK = 30 nS when SP1 = 0.

3 (60)

Prefetch Control

1

1

1

The W83759A IDE command prefetch feature provides concurrent operations by pipelined readahead of the next data word(s) from the drive while the host is transferring previously requested disk data into system memory. This reduces the amount of time that the host must pause and wait for data to be accessed. While the host is writing data to memory, the W83759A reads data from the disk drive. As soon as the host reads the W83759A data, new data are requested by the W83759A from the disk drive. This prefetch feature is active only for disk data at the 1F0h and 170h IO addresses and does not oprate on other disk register data.

Power-saving Control

The W83759A provides three power-saving modes. In the initial-level power-saving mode, all of the drive's control, address, data, and other signals enter a logic 1 standby state when no IDE disk cycle is active. This reduces unnecessary power use and decreases the amount of EMI radiation generated by driving the long IDE cable continuously.

5 (100)

Winbond Electronics Corp.

After power on, the W83759A automatically enters the "Auto-Power-Down" (APD) mode. In this mode the only active logic inside the W83759A is the host address decoder and bus tracking state machine. Power is saved by not switching logic inside the W83759A that is not being utilized. Whenever an IDE transfer cycle is detected, the W83759A leaves APD mode and the entire chip becomes active. The W83759A enters APD mode again after the completion of an IDE transfer cycle.

To support deep-green systems, the W83759A also provides advanced power saving modes, standby mode, and suspend mode. When standby mode is enabled ($\overline{\text{STBY}}$ bit goes low), all of the logic inside the W83759A is stopped until standby mode is disabled ($\overline{\text{STBY}}$ bit goes high). When suspend mode is enabled (SUSPEN bit goes high and $\overline{\text{DMASL}}$ is low on $\overline{\text{SYSRST}}$ rising), the W83759A will enter suspend state when $\overline{\text{SUSP}}$ goes low and return to normal state when $\overline{\text{SUSP}}$ goes high.

ABSOLUTE MAXIMUM RATINGS

(VDD = 5 V \pm 5%, VSS = 0V)

PARAMETER	RATING	UNIT
Power Supply Voltage	-0.3 to 7.0	V
Input Voltage	Vss-0.3 to VDD +0.3	V
Operating Temperature (Ta)	0 to + 70	°C
Storage Temperature	-55 to + 150	°C

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

DC CHARACTERISTICS

PARAMETER	SYM.	CONDITIONS	MIN.	MAX.	UNIT
Input Low Voltage	Vi∟		-0.3	0.8	V
Input High Voltage	Vін		2.0	Vdd + 0.3	V
Input High Leakage with Pull-Down	ILIHD	VIN = VDD	-	+500	μA
Input Low Leakage with Pull-Up	Ililu	VIN = 0V	-	-500	μA
Input High Leakage	ILIH	VIN = VDD	-	+10	μA
Input Low Leakage	ILIL	VIN = 0V	-	-10	μA
Output Low Voltage	Vol	$IOL = 8 \text{ mA} (\overline{LDEV}, SD, IDE \text{ pins})$ IOL = 6 mA (other pins)	-	0.4	V
Output High Voltage	Vон	$IOL = -8 \text{ mA} (\overline{LDEV}, SD, IDE \text{ pins})$ IOL = -6 mA (other pins)	2.4	Vdd	V
Input Capacitance	CIN		-	5	pF
Output Capacitance	Соит		-	10	рF

 $(TA = 0^{\circ} C \text{ to } +70^{\circ} C, VDD = 5V \pm 5\%, Vss = 0V)$



DC Characteristics, continued

PARAMETER	SYM.	CONDITIONS	MIN.	MAX.	UNIT
Operating Current	Idd	FLCLK = 50 MHz	-	25	mA
Standby Current	ISTBY	All input and I/O pins pulled high, LCLK = VDD	-	800	μA

AC CHARACTERISTICS

All AC timing is measured from the 0.8V and 2.0V on the source signal to the 0.8V and 2.0V level on the signal under test.

AC specifications are given for the following testing conditions:

VDD = 5V \pm 5%, Temp. = 0° C to 70° C

VL-Bus shared signal loading = 100 pF

VL-Bus non-shared signal loading = 33 pF

ISA Bus signal loading = 240 pF

IDE device interface loading = 30 pF

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	FIG.
t1	LCLK Period	20	-	nS	Fig. 1
t2	LCLK High Time	5	-	nS	Fig. 1
t3	LCLK Low Time	5	-	nS	Fig. 1
t4	SYSRST Pulse Width	16	-	LCLK	Fig. 1
t5	POS Pin to SYSRST Setup Time	200	-	nS	Fig. 1
t6	POS Pin Hold Time from SYSRST	10	-	nS	Fig. 1
t7	LADS to LCLK Setup Time	6	-	nS	Fig. 2
t8	LADS Hold Time from LCLK	3	-	nS	Fig. 2
t9	LDEV Active Delay from Address	39		nS	Fig. 2
t10	VESA IO Read Host Data Drive Delay	5	16	nS	Fig. 2, 4
t11	HMIO, HDC, HWR to LCLK Setup Time when LDEV asserted at T2	5	-	nS	Fig. 2, 3
t12	\overline{HMIO} , \overline{HDC} , \overline{HWR} to LCLK Setup Time when \overline{LDEV} asserted at T2	10	-	nS	Fig. 2, 3
t13	IRDY Active Delay from LCLK	5	16	nS	Fig. 2, 3
t14	IRDY Inactive Delay from LCLK	6	18	nS	Fig. 2, 3
t15	RDYRTN to LCLK Setup Time	6	-	nS	Fig. 2, 3
t16	RDYRTN Hold Time from LCLK	3	-	nS	Fig. 2, 3
t17	VESA IO Write Host Data Valid Delay	-	20	nS	Fig. 3
t18	VESA IO Write Host Data Hold Time	0	-	nS	Fig. 3, 5



AC Characteristics, continued

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	FIG.
t19	IDEA[2:0] Valid Delay from Address Valid	-	18	nS	Fig. 4, 5
t20	IDEA[2:0] Invalid Delay from Address Change	5	18	nS	Fig. 4, 5
t21	IDE0CS0, IDE1CS0 Valid Delay from Address valid	-	18	nS	Fig. 4, 5
t22	IDE0CS0, IDE1CS0 Invalid Delay from Address Change	5	18	nS	Fig. 4, 5
t23	IDEIOR, IDEIOW Active Delay from LCLK	-	22	nS	Fig. 4, 5
t24	IDEIOR, IDEIOW Inactive Delay from LCLK	-	24	nS	Fig. 4, 5
t25	IDE Read IDD Data Hold Time from LCLK	0	-	nS	Fig. 4
t26	IDE Read IDD to HD Delay	-	16	nS	Fig. 4
t27	IDE Read HD Float Delay from LCLK	10	30	nS	Fig. 4
t28	IDE Write IDD Drive Delay	-	20	nS	Fig. 5
t29	IDE Write IDD Float Delay	10	30	nS	Fig. 5
t30	IDEA[2:0] Valid Delay from A2 SA[1:0] Valid	-	20	nS	Fig. 6, 7
t31	IDEA[2:0] Invalid Delay from A2 SA[1:0] Change	5	20	nS	Fig. 6, 7
t32	IDE0CS1, IDE1CS1 Valid Delay from Address Valid	-	17	nS	Fig. 6, 7
t33	IDE0CS1, IDE1CS1 Invalid Delay from Address Change	4	17	nS	Fig. 6, 7
t34	ISA IDE Read IDD to SD Delay	8	18	nS	Fig. 6
t35	ISA IDE Read IDD Data Hold Time from IDEIOR	5	-	nS	Fig. 6
t36	ISA IDE Write SD to IDD Delay	8	18	nS	Fig. 7
t37	ISA IDE Wrtie SD Data Hold Time from XIOW	30	-	nS	Fig. 7
t38	VGA Read IDD to HD Delay	-	16	nS	Fig. 8
t39	VGA Read HD Float Delay from VGAOEL	-	20	nS	Fig. 8
t40	VGA Write HD to IDD Delay	-	16	nS	Fig. 9
t41	VGA Write HD Float Delay from VGAOEH	-	20	nS	Fig. 9
t42	ISA IDD Read IDEIOR Active Delay from XIOR	-	20	nS	Fig. 6
t43	ISA IDD Read IDEIOR Inactive Delay from XIOR	-	20	nS	Fig. 6
t44	ISA IDE Write IDEIOW Active Delay from XIOW	-	20	nS	Fig. 7
t45	ISA IDE Write IDEIOW Inactive Delay from XIOW	-	20	nS	Fig. 7



TIMING WAVEFORMS

All AC timing is measured from the 0.8V and 2.0V on the source signal to the 0.8V and 2.0V level on the signal under test.

LCLK, SYSRST, Timing





Figure 1

Note: ENIDE, TEST, SP1, MD1, MD0, PRDYEN, SRDYEN, IDD[15:0], EMD1, EMD0, DMASL are POS (Power-On Setting) pins. When SYSRST is low they are tri-stated as inputs.

VESA IO Read Timing



Note: Local IDE cycle time is determined by SP1, MD1, and MD0 or by SP1, EMD1 and EMD0 at power-on. After power-on the driver can program the timing register to tune the timing.



VESA IO Write Timing




Figure 3



IDE IO Read Timing




Figure 4

- Note: At power-on the recovery time and pulse width are determined by SP1, MD1, and MD0, or by SP1, EMD1 and EMD0 as indicated in Table 7. and Table 8. After power-on the driver can program the timing register to tune the timing.
- Example: When SP = 1 and MD1 = MD0 = 0, the IDEIOR pulse width is 10 LCLK and recovery time is 21 LCLK (cycle time is 31 LCLK).



IDE IO Write Timing




Figure 5

Note: At power-on the recovery time and pulse width are determined by SP1, MD1, and MD0 or by SP1, EMD1, and EMD0 as indicated in Table 7 and Table 8. After power-on the driver can program the timing register to tune the timing.

Example: When SP = 1 and MD1 = MD0 = 0, the IDEIOW pulse width is 9 LCLK and recovery time is 22 LCLK (cycle time is 31 LCLK).



ISA IO Read Timing




Figure 6

ISA IO Write Timing




Figure 7



VGAOEL Read Timing




Figure 8

VGAOEH Write Timing





Figure 9



PACKAGE DIMENSION

100-pin QFP





Headquarters

No. 4, Creation Rd. III, Science-Based Industrial Park, Hsinchu, Taiwan TEL: 886-3-5770066 FAX: 886-3-5792646 http://www.winbond.com.tw/ Voice & Fax-on-demand: 886-2-7197006

Taipei Office

11F, No. 115, Sec. 3, Min-Sheng East Rd., Taipei, Taiwan TEL: 886-2-7190505 FAX: 886-2-7197502

Winbond Electronics (H.K.) Ltd. Rm. 803, World Trade Square, Tower II, 123 Hoi Bun Rd., Kwun Tong, Kowloon, Hong Kong TEL: 852-27516023 FAX: 852-27552064 Winbond Electronics North America Corp. Winbond Memory Lab. Winbond Microelectronics Corp. Winbond Systems Lab. 2730 Orchard Parkway, San Jose, CA 95134, U.S.A. TEL: 1-408-9436666 FAX: 1-408-9436668

Note: All data and specifications are subject to change without notice.