

# 166MHZ CLOCK FOR SIS CHIPSET

### **Table of Content-**

1.	GEN	ERAL D	ESCRIPTION	2				
2.	PRO	DUCT F	EATURES	2				
3.	BLO	CK DIAG	GRAM	3				
4.	PIN (	CONFIG	URATION	4				
5.	PIN [	DESCRII	PTION	4				
	5.1	Crysta	al I/O	4				
	5.2	CPU,	SDRAM, PCI Clock Outputs	5				
	5.3	I <sup>2</sup> C C	ontrol Interface	6				
	5.4		Frequency Outputs					
	5.5	Powe	er Pins	6				
6.	FRE	QUENC	Y SELECTION BY HARDWARE	7				
7.	SEL3	3.3_2.5#	BUFFER SELECTION	7				
8.	FUNCTION DESCRIPTION							
	8.1	2-WIF	RE I2C CONTROL INTERFACE	8				
	8.2	SERI	AL CONTROL REGISTERS	9				
		8.2.1	Frequency table by I2C	9				
		8.2.2	Register 0: CPU Frequency Select Register (default = 0)	10				
		8.2.3	Register 1 : CPU Clock Register (1 = Active, 0 = Inactive)	10				
		8.2.4	Register 2: PCI Clock Register (1 = Active, 0 = Inactive)	11				
		8.2.5	Register 3: Control Register (1 = Active, 0 = Inactive)	11				
		8.2.6	Register 4: SDRAM Register (1 = Active, 0 = Inactive)	11				
		8.2.7	Register 5: SDRAM Register(1 = Active, 0 = Inactive)	12				
		8.2.8	Register 6: Winbond Chip ID Register (Read Only)	12				
9.	ORD	ERING I	INFORMATION	12				
10.	HOW	TO RE	AD THE TOP MARKING	13				
11.	PAC	KAGE D	RAWING AND DIMENSIONS	14				
12.								



#### 1. GENERAL DESCRIPTION

The W83194R-630A is a Clock Synthesizer for SiS 540/630 chipset. W83194R-630A provides all clocks required for high-speed RISC or CISC microprocessor such as AMD,Cyrix,Intel Pentium, Pentium II and also provides 16 different frequencies of CPU clocks frequency setting. All clocks are externally selectable with smooth transitions. The W83194R-630A makes SDRAM in synchronous or asynchronous frequency with CPU clocks.

The W83194R-630A provides  $I^2C$  serial bus interface to program the registers to enable or disable each clock outputs and W83194R-630A provides the 0.5%, 0.75% center type and 0~0.5% down type spread spectrum to reduce EMI.


The W83194R-630A accepts a 14.318 MHz reference crystal as its input and runs on a 3.3V supply. High drive PCI and SDRAM CLOCK outputs typically provide greater than 1 V /ns slew rate into 30 pF loads. CPU CLOCK outputs typically provide better than 1 V /ns slew rate into 20 pF loads as maintaining 50± 5% duty cycle. The fixed frequency outputs as REF, 24MHz, and 48 MHz provide better than 0.5V /ns slew rate.

#### 2. PRODUCT FEATURES

- Supports Pentium<sup>™</sup>, Pentium<sup>™</sup> II, AMD and Cyrix CPUs with I<sup>2</sup>C.
- 3 CPU clocks
- 14 SDRAM clocks for 3 DIMMs
- 7 PCI synchronous clocks.
- Optional single or mixed supply:
   (All Vdd = 3.3V) or (Other s Vdd = 3.3V, VddLCPU=2.5V)
- Skew form CPU to PCI clock 1 to 4 ns, center 2.6 ns
- SDRAM frequency synchronous or asynchronous to CPU clocks
- Smooth frequency switch with selections from 66 to 166mhz
- I<sup>2</sup>C 2-Wire serial interface and I<sup>2</sup>C read back
- 0.5%, 0.75%center type, 0~0.5% down type spread spectrum to reduce EMI
- Programmable registers to enable/stop each output and select modes (mode as Tri-state or Normal)
- 48 MHz for USB
- 24 MHz for super I/O
- Packaged in 48-pin SSOP



#### 3. BLOCK DIAGRAM





### 4. PIN CONFIGURATION

Vdd	] 1 ● 4	
REF0X2/ *FS3	2 4	
Vss	3 4	0. 002.(_1
Xin	] 4 4:	5 CPUCLKO
Xout		4 Vss
VddP	) 6 4:	
PCICLK_F/*FS1	7 4:	
PCICLK1/ *FS2	8 4	<del></del>
PCICLK2/*MODE	9 4	·
Vss	10 3:	
PCICLK3	11 3	92.4
PCICLK4	12 3	7 SDRAM 10
PCICLK5	13 3	6 VddSD
PCICLK6	j 14	5 SDRAM 9
VddP	15 3,	4 SDRAM 8
Vss	16 3;	3
SDRAM 0/CPU_STOP#	17 33	2 SDRAM 7
SDRAM 1/PCI_STOP#	18 3 <sup>-</sup>	1 SDRAM 6
VddSD	19 30	0 VddSD
SDRAM 2/PD#	20 29	9 SDRAM 5
SDRAM 3	21 28	
Vss	22 21	
*SDATA	23 20	
*SDCLK	24 2!	5 24_48MHz/SEL2.5_3.3#

### 5. PIN DESCRIPTION

IN - Input

OUT - Output

I/O - Bi-directional Pin

# - Active Low

ullet - Internal 250k $\Omega$  pull-up

### 5.1 Crystal I/O

SYMBOL	PIN	I/O	FUNCTION
Xin	4	IN	Crystal input with internal loading capacitors and feedback resistors.
Xout	5	OUT	Crystal output at 14.318MHz nominally.



### 5.2 CPU, SDRAM, PCI Clock Outputs

SYMBOL	PIN	I/O	FUNCTION
CPUCLK_F	46	OUT	Low skew (< 250ps) clock outputs for host frequencies such as CPU, Chipset and Cache. VddLCPU is the supply voltage for these outputs. This pin will not be stopped by CPU_STOP#
CPUCLK [ 0:1 ]	45,43	OUT	Low skew (< 250ps) clock outputs for host frequencies such as CPU, Chipset and Cache. VddLCPU is the supply voltage for these outputs.
SDRAM_F	40	OUT	SDRAM clock outputs which have syn. or asyn. frequencies as CPU clocks.
			This pin will not be stopped by CPU_STOP#
SDRAM0/CPU_STOP #	17	I/O	SDRAM clock outputs which have syn. or asyn. frequencies as CPU clocks.
"		OUT  Low skew (< 250ps) clock outputs for host frequencies such as CPU, Chipset and Cache VddLCPU is the supply voltage for these outputs pin will not be stopped by CPU_STOP#  Low skew (< 250ps) clock outputs for host frequencies such as CPU, Chipset and Cache VddLCPU is the supply voltage for these outputs which have syn. or asy frequencies as CPU clocks.  This pin will not be stopped by CPU_STOP#  SDRAM clock outputs which have syn. or asy frequencies as CPU clocks.  CPU_STOP# input pin when MODE=0.  SDRAM clock outputs which have syn. or asy frequencies as CPU clocks.  PCI_STOP# input pin when MODE=0.  SDRAM clock outputs which have syn. or asy frequencies as CPU clocks.  PCI_STOP# input pin when MODE=0.  SDRAM clock outputs which have syn. or asy frequencies as CPU clocks.  PD# input pin when MODE=0.  OUT  SDRAM clock outputs which have syn. or asy frequencies as CPU clocks.  PD# clocks.  PD# input for FS1 at initial power up for H selecting the output frequency of CPU, SDRAP CI clocks.  PCI free-running clock during normal operation  Latched input for FS2 at initial power up for H selecting the output frequency of CPU, SDRAP CI clocks.  PCI clock during normal operation.  Latched input for MODE at initial power up for Selection of CPU_STOP#, PCI_STOP# and P When MODE=1, the above pins are SDRAM of the supplemental selection of CPU_STOP#, PCI_STOP# and P When MODE=1, the above pins are SDRAM of the supplemental selection of CPU_STOP#, PCI_STOP# and P When MODE=1, the above pins are SDRAM of the supplemental selection of CPU_STOP#, PCI_STOP# and P When MODE=1, the above pins are SDRAM of the supplemental supplemental selection of CPU_STOP#, PCI_STOP# and P When MODE=1, the above pins are SDRAM of the supplemental s	CPU_STOP# input pin when MODE=0.
SDRAM1/PCI_STOP#	OP# 18		SDRAM clock outputs which have syn. or asyn. frequencies as CPU clocks.
			PCI_STOP# input pin when MODE=0.
SDRAM2/PD#	20	I/O	SDRAM clock outputs which have syn. or asyn. frequencies as CPU clocks.
			PD# input pin when MODE=0.
SDRAM[3:12]	21,28,29,31,3 2,34,35,37,38, 41	OUT	SDRAM clock outputs which have syn. or asyn. frequencies as CPU clocks.
PCICLK_F/ *FS1	7	I/O	Latched input for FS1 at initial power up for H/W selecting the output frequency of CPU, SDRAM and PCI clocks.
			PCI free-running clock during normal operation.
PCICLK 1/ *FS2	8	I/O	Latched input for FS2 at initial power up for H/W selecting the output frequency of CPU, SDRAM and PCI clocks.
			PCI clock during normal operation.
			Latched input for MODE at initial power up for input selection of CPU_STOP#, PCI_STOP# and PD#.
PCICLK 2/ *MODE	9	I/O	When MODE=1, the above pins are SDRAM clock outputs. When MODE=0, the pins are inputs ACPI pins.
			PCI clock during normal operation.
PCICLK [ 3:6 ]	11,12,13,14	OUT	Low skew (< 250ps) PCI clock outputs.

- 5 -



### 5.3 I<sup>2</sup>C Control Interface

SYMBOL PIN		I/O	FUNCTION
*SDATA	23	I/O	Serial data of I <sup>2</sup> C 2-wire control interface
*SDCLK	24	IN	Serial clock of I <sup>2</sup> C 2-wire control interface

## **5.4 Fixed Frequency Outputs**

SYMBOL	PIN	I/O	FUNCTION
			3.3V, 14.318MHz reference clock output .
DEE01/0 / #E00			Internal 250k $\Omega$ pull-up.
REF0X2 / *FS3	2	I/O	Latched input for FS3 at initial power up for H/W selecting the output frequency of CPU, SDRAM and PCI clocks.
REF1	48	I/O	3.3V , 14.318MHz reference clock output.
24_48MHz/ SEL2.5 3.3#	25	I/O	SEL2.5_3.3# controls the Vdd of CPU. If logic 0 at power on, VddLCPU=3.3V. If logic 1, VddLCPU=2.5
OLL2.5_5.5#			24MHz or 48MHz selected by I2C for Super I/O.
			Internal 250k $\Omega$ pull-up.
48MHz / *FS0	26	I/O	Latched input for FS0 at initial power up for H/W selecting the output frequency of CPU, SDRAM and PCI clocks. 48MHz output for USB during normal operation.

### 5.5 Power Pins

SYMBOL	PIN	FUNCTION			
Vdd	1	Power supply for REF crystal and core logic.			
VddLCPU		Power supply for CPUCLK_F and CPUCLK[0:1], either 2.5V or 3.3V.			
VddP	6,15	Power supply for PCI outputs.			
VddSD	19,27,30,36,42	Power supply for SDRAM and 48/24NHz outputs.			
Vss	3,10,16,22,33,39,44	Circuit Ground.			



### 6. FREQUENCY SELECTION BY HARDWARE

FS3	FS2	FS1	FS0	CPU (MHZ)	SDRAM (MHZ)	PCI (MHZ)	REF (MHZ) IOAPIC
0	0	0	0	66.8	100.2	33.4	14.318
0	0	0	1	100.2	100.2	33.4	14.318
0	0	1	0	83.3	83.3	33.2	14.318
0	0	1	1	133.6	100.2	33.4	14.318
0	1	0	0	75	75	37.5	14.318
0	1	0	1	100.2	133.6	33.4	14.318
0	1	1	0	100.2	150.3	33.4	14.318
0	1	1	1	133.6	133.6	33.4	14.318
1	0	0	0	66.8	66.8	33.4	14.318
1	0	0	1	97	97	32.3	14.318
1	0	1	0	97	129.3	32.3	14.318
1	0	1	1	95.2	95.2	31.7	14.318
1	1	0	0	140	140	35	14.318
1	1	0	1	112	112	37.3	14.318
1	1	1	0	96.2	96.2	32.1	14.318
1	1	1	1	166	166	33.3	14.318

### 7. SEL3.3\_2.5# BUFFER SELECTION

SEL3.3_2.5# ( Pin 25 ) Input Level	CPU Operate at
1	VDDLCPU = 2.5V
0	VDDLCPU = 3.3V



#### 8. FUNCTION DESCRIPTION

#### 8.1 2-WIRE I2C CONTROL INTERFACE

The clock generator is a slave I2C component which can be read back the data stored in the latches for verification. All proceeding bytes must be sent to change one of the control bytes. The 2-wire control interface allows each clock output individually enabled or disabled. On power up, the W83194R-630A initializes with default register settings, and then it ptional to use the 2-wire control interface.

The SDATA signal only changes when the SDCLK signal is low, and is stable when SDCLK is high during normal data transfer. There are only two exceptions. One is a high-to-low transition on SDATA while SDCLK is high used to indicate the beginning of a data transfer cycle. The other is a low-to-high transition on SDATA while SDCLK is high used to indicate the end of a data transfer cycle. Data is always sent as complete 8-bit bytes followed by an acknowledge generated.

Byte writing starts with a start condition followed by 7-bit slave address [1101 0010], command code checking [0000 0000], and byte count checking. After successful reception of each byte, an acknowledge (low) on the SDATA wire will be generated by the clock chip. Controller can start to write to internal I<sup>2</sup>C registers after the string of data. The sequence order is as follows:

Bytes sequence order for I<sup>2</sup>C controller:

Set R/W to 1 when read back the data sequence is as follows, [1101 0011]:

Clock Address A(6:0) & R/W	Ack	Byte 0	Ack	Byte 1	Ack	Byte2, 3, 4 until Stop
-------------------------------	-----	--------	-----	--------	-----	---------------------------



#### 8.2 SERIAL CONTROL REGISTERS

The Pin column lists the affected pin number and the @PowerUp column gives the state at true power up. Registers are set to the values shown only on true power up. "Command Code" byte and "Byte Count" byte must be sent following the acknowledge of the Address Byte. Although the data (bits) in these two bytes are considered "don't care", they must be sent and will be acknowledge. After that, the below described sequence (Register 0, Register 1, Register 2, ....) will be valid and acknowledged.

#### 8.2.1 Frequency table by I2C

SSEL3	SSEL2	SSEL1	SSEL0	CPU	SDRAM	PCI (MHZ)	REF (MHZ)
				(MHZ)	(MHZ)	,	IOAPIC
0	0	0	0	66.8	100.2	33.4	14.318
0	0	0	1	100.2	100.2	33.4	14.318
0	0	1	0	83.3	83.3	33.2	14.318
0	0	1	1	133.6	100.2	33.4	14.318
0	1	0	0	75	75	37.5	14.318
0	1	0	1	100.2	133.6	33.4	14.318
0	1	1	0	100.2	150.3	33.4	14.318
0	1	1	1	133.6	133.6	33.4	14.318
1	0	0	0	66.8	66.8	33.4	14.318
1	0	0	1	97	97	32.3	14.318
1	0	1	0	97	129.3	32.3	14.318
1	0	1	1	95.2	95.2	31.7	14.318
1	1	0	0	140	140	35	14.318
1	1	0	1	112	112	37.3	14.318
1	1	1	0	96.2	96.2	32.1	14.318
1	1	1	1	166	166	33.3	14.318



### 8.2.2 Register 0: CPU Frequency Select Register (default = 0)

BIT	@POWERUP	PIN	DESCRIPTION	
7	0	-	0 = ±0.5% Center type Spread Spectrum Modulation	
/			1 = ±0.75% Center type Spread Spectrum Modulation	
6	0	-	SSEL2 (for frequency table selection by software via I <sup>2</sup> C)	
5	0	-	SSEL1 (for frequency table selection by software via I <sup>2</sup> C)	
4	0	-	SSEL0 (for frequency table selection by software via I <sup>2</sup> C)	
3	0	-	0 = Selection by hardware	
			1 = Selection by software I <sup>2</sup> C - Bit 2, 6:4	
2	0	-	SSEL3 (for frequency table selection by software via I <sup>2</sup> C)	
4	0	-	0 = Normal	
1	0		1 = Spread Spectrum enabled	
0	0	-	0 = Running	
0			1 = Tristate all outputs	

### 8.2.3 Register 1 : CPU Clock Register (1 = Active, 0 = Inactive)

BIT	@POWERUP	PIN	DESCRIPTION	
7	х	-	Latched FS2#	
6	1	-	Reserved	
5	5 1	-	0 = 0.5% down type spread, overrides Byte0-bit7.	
5			1= Center type spread.	
4	1	-	Reserved	
3	1	43	CPUCLK2 (Active / Inactive)	
2	1	45	CPUCLK1 (Active / Inactive)	
1	1	46	CPUCLK0 (Active / Inactive)	
0	1	-	Reserved	



### 8.2.4 Register 2: PCI Clock Register (1 = Active, 0 = Inactive)

BIT	@POWERUP	PIN	DESCRIPTION	
7	1	-	Reserved	
6	1	14	PCICLK6 (Active / Inactive)	
5	1	13	PCICLK5 (Active / Inactive)	
4	1	12	PCICLK4 (Active / Inactive)	
3	1	11	PCICLK3 (Active / Inactive)	
2	1	9	PCICLK2 (Active / Inactive)	
1	1	8	PCICLK1 (Active / Inactive)	
0	1	7	PCICLK0 (Active / Inactive)	

### 8.2.5 Register 3: Control Register (1 = Active, 0 = Inactive)

BIT	@POWERUP	PIN	DESCRIPTION	
7	1	-	1 Pin25 24_48MHz = 24MHz	
/			0 Pin25 24_48MHz = 48MHz	
6	х	-	Latched FS0#	
5	1	26	48MHz (Active / Inactive)	
4	1	25	24-48MHz (Active / Inactive)	
3	1	-	Reserved	
2	1	-	Reserved	
1	1	48	REF1 (Active / Inactive)	
0	1	2	REF0X2 (Active / Inactive)	

### 8.2.6 Register 4: SDRAM Register (1 = Active, 0 = Inactive)

BIT	@POWERUP	PIN	DESCRIPTION	
7	1	41	SDRAM13 (Active / Inactive)	
6	1	40	SDRAM12 (Active / Inactive)	
5	1	38	SDRAM11 (Active / Inactive)	
4	1	37	SDRAM10 (Active / Inactive)	
3	х	Х	Latched FS1#	
2	1	35	SDRAM9 (Active / Inactive)	
1	х	Х	Latched FS3#	
0	1	34	SDRAM8 (Active / Inactive)	



### 8.2.7 Register 5: SDRAM Register(1 = Active, 0 = Inactive)

BIT	@POWERUP	PIN	DESCRIPTION	
7	1	32	SDRAM7 (Active / Inactive)	
6	1	31	SDRAM6 (Active / Inactive)	
5	1	29	SDRAM5 (Active / Inactive)	
4	1	28	SDRAM4 (Active / Inactive)	
3	1	21	SDRAM3 (Active / Inactive)	
2	1	20	SDRAM2 (Active / Inactive)	
1	1	18	SDRAM1 (Active / Inactive)	
0	1	17	SDRAM0 (Active / Inactive)	

### 8.2.8 Register 6: Winbond Chip ID Register (Read Only)

BIT	@POWERUP	PIN	DESCRIPTION
7	0	-	Winbond Chip ID
6	1	-	Winbond Chip ID
5	0	-	Winbond Chip ID
4	1	-	Winbond Chip ID
3	1	-	Winbond Chip ID
2	0	-	Winbond Chip ID
1	0	-	Winbond Chip ID
0	1	-	Winbond Chip ID

### 9. ORDERING INFORMATION

PART NUMBER	PACKAGE TYPE	PRODUCTION FLOW
W83194R-630A	48 PIN SSOP	Commercial, 0°C to +70°C



#### 10. HOW TO READ THE TOP MARKING



1st line: Winbond logo and the type number: W83194R-630A

2nd line: Tracking code 2 8051234

2: wafers manufactured in Winbond FAB 2

**8051234**: wafer production series lot number

3rd line: Tracking code 942 G E D

942: packages made in '99, week 42

G: assembly house ID; O means OSE, G means GR


**E**: Internal use code

**D**: IC revision

All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.



#### 11. PACKAGE DRAWING AND DIMENSIONS





#### 12. REVISION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A1	May 13, 2005	15	Add Important Notice

#### **Important Notice**

Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Further more, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.



Headquarters
No. 4, Creation Rd. III,

Science-Based Industrial Park, Hsinchu, Taiwan TEL: 886-3-5770066 FAX: 886-3-5665577

http://www.winbond.com.tw/
Taipei Office
9F, No.480, Rueiguang Rd.,
Neihu District, Taipei, 114,

Taiwan, R.O.C. TEL: 886-2-8177-7168 FAX: 886-2-8751-3579 **Winbond Electronics Corporation America** 

2727 North First Street, San Jose, CA 95134, U.S.A.

TEL: 1-408-9436666 FAX: 1-408-5441798

**Winbond Electronics Corporation Japan** 

- 15 -

F Daini-ueno BLDG, 3-7-18 Shinyokohama Kohoku-ku, Yokohama, 222-0033 TEL: 81-45-4781881 FAX: 81-45-4781800 Winbond Electronics (Shanghai) Ltd. 27F, 2299 Yan An W. Rd. Shanghai,

200336 China TEL: 86-21-62365999 FAX: 86-21-62365998

Winbond Electronics (H.K.) Ltd. Unit 9-15, 22F, Millennium City, No. 378 Kwun Tong Rd., Kowloon, Hong Kong TEL: 852-27513100 FAX: 852-27552064

Please note that all data and specifications are subject to change without notice.

All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.