## Advance Information

## FE3010B

AT Peripheral Control Device

- $100 \%$ hardware and software compatible to the IBM* AT*
- 15 interrupt channels
- 3 timer channels
- 7 DMA channels
- TTL compatible

D DMA clock rate up to 8 MHz

- Refresh circuitry for 256 K or 1 MB DRAMs
- DMA page registers
1.25 Micron HCMOS Technology
- 84 Pin PLCC

As part of the Western Digital ${ }^{8}$ FE3400B and FE3600B chip sets, the FE3010B AT Peripheral Control Device allows designers to build PC/AT Bus compatible single board computers which will operate at speeds from 6 MHz to 25 MHz with an 80286,16 or 20 MHz with an 80386 SX , or 16 MHz to 33 MHz with an 80386 .

The FE3010B is typically used in conjunction with the FE3001A (AT CPU Control Device), the FE3021 (AT Address Buffer and Memory Control Device), and the FE3031 (Data Buffer Device) to reduce the size of an 80286 or 80386SX-based PC/AT compatible system board by $80 \%$, power by $70 \%$, and component count by $62 \%$. The FE3010B has been designed to be upward-compatible with the Intel* 80386 processor.

The FE3010B contains the functional equivalent of two 8237 DMA Controllers in cascade mode. This block improves the performance of a system by allowing external devices to transfer data directly from the system's memory. The FE3010B also contains the functional equivalent of two 8259 Interrupt Controllers in cascade mode. Additional


Figure 1. FE3600B Chip Set Functional Block Diagram

## Additional References

IBM AT Technical Reference Manual
Intel* Microprocessor and Peripheral Handbook

## Disclaimer

Western Digital Corporation makes no representation or warranty of any kind with regard to the hardware and documentation herein described and especially disclaims any implied warranties of merchantability or fitness for any particular purpose. Further, Western Digital Corporation reserves the right to revise this hardware and associated documentation and to make changes from time to time in the content without obligation of Western Digital Corporation to notify any person of such revisions or changes.

## Copyright

Copyright © 1988, 1989 Western Digital Corporation. All rights reserved. No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, without the prior written permission of Western Digital Corporation, 2445 McCabe Way, Irvine, CA 92714.

Western Digital Corporation reserves the right to make changes or improvements to the equipment, software, hardware, and documentation described herein at any time and without notice.

## Table of Contents

1.0 DMA Control ..... 7
1.1 Overview ..... 7
1.2 Transfer Modes ..... 7
1.3 Transfer Types ..... 7
2.0 Differences with the 8237 Device ..... 10
3.0 FE3010B 8259 Interrupt Controllers ..... 11
3.1 Interrupt Sequence ..... 11
$3.2 \quad$ Set-Up ..... 11
3.3 Operation ..... 12
4.0 FE3010B 8254 Timer ..... 14
4.1 Set-Up ..... 15
4.2 Reading the Counter ..... 15
4.3 Reading Status ..... 15
4.4 Page ..... 16
4.5 Refresh Address ..... 16
5.0 FE3010B Decode ..... 17
5.1 Page Register Decodes ..... 17
5.2 PIO ..... 17
6.0 Absolute Maximum Ratings ..... 18
7.0 Capacitance ..... 18
8.0 DC Characteristics ..... 18
9.0 AC Characteristics ..... 20
List of Illustrations

1. FE3600B Chip Set Functional Block Diagram Cover
2 FE3010B Functional Block Diagram ..... 1
3 FE3010B Pin Locations ..... 2
4 DMA Cycle ..... 22
5 Refresh Cycle ..... 23
6 CPU Cycle ..... 23
7 Interrupt Cycle ..... 24
8 Timer Cycle ..... 24
9 FE3010B 84-Pin Dimensions ..... 25
List of Tables
1 Pin Assignment Information ..... 3
2 DMA Transfer Types ..... 7
3 Command Register Write Format ..... 8
4 Status Register Read Format ..... 8
5 Request Register Write Format ..... 8
6 Mask Register Write Format ..... 9

## List of Tables (Continued)

7 Mode Register Write ..... 9
8 DMA Control Function Map ..... 10
9 Interrupt Sequence Format ..... 11
10 ICW Formats ..... 12
11 OCW Formats ..... 12
12 OCW3 Formats ..... 13
13 Interrupt Controller Function Map ..... 13
14 Control Word Format ..... 14
15 Decode Addresses ..... 17
16 Page Register Decodes ..... 17
17 Decode Bit Functions ..... 17


Figure 2. FE3010B Functional Block Diagram


Figure 3. FE3010B Pin Locations

| PIN | TYPE | SYMBOL | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 |  | VSS | GROUND |
| 2 | I/O | DATA(0) | DATA BIT 0 |
| 3 | I/O | DATA(1) | DATA BIT 1 |
| 4 | I/O | DATA(2) | DATA BIT 2 |
| 5 | I/O | DATA(3) | DATA BIT 3 |
| 6 | I/O | DATA(4) | DATA BIT 4 |
| 7 | I/O | DATA(5) | DATA BIT 5 |
| 8 | I/O | DATA(6) | DATA BIT 6 |
| 9 | I/O | DATA(7) | DATA BIT 7 |
| 10 | I | HLDA | HOLD ACKNOWLEDGE Active high. Acknowledge from the CPU (80286) for a request for the bus from the DMA controller. |
| 11 | I | DMARDY | DMA READY Active high Signal to indicate that the DMA may complete its current cycle. |
| 12 | I | DMACLK | DMA CLOCK <br> System clock/ DMACLK <br> $6 \mathrm{MHz} / 3$ or 6 MHz <br> $8 \mathrm{MHz} / 4$ or 8 MHz <br> $10 \mathrm{MHz} / 5 \mathrm{MHz}$ |
| 13 | I | $\overline{\text { MASTER }}$ | BUS MASTER <br> Active low <br> Signal indicating a master on the expansion bus has bus control. |
| 14 | I | KBINT | KEYBOARD INTERRUPT Active high |
| 15 | I | IRQ3 | INTERRUPT REQUEST 3 Active high |
| 16 | I | IRQ4 | INTERRUPT REQUEST 4 Active high |
| 17 | I | IRQ5 | INTERRUPT REQUEST 5 Active high |
| 18 | I | IRQ6 | INTERRUPT REQUEST 6 <br> Active high |
| 19 | I | IRQ7 | INTERRUPT REQUEST 7 <br> Active high |
| 20 | 0 | INTR | INTERRUPT REQUEST TO CPU (80286) <br> Active high |
| 21 | 0 | OUT1 | TIMER CHANNEL 1 OUTPUT |
| 22 |  | $\mathrm{V}_{\text {SS }}$ | GROUND |

Table 1. Pin Assignment Information

| PIN | TYPE | SYMBOL | FUNCTION |
| :---: | :---: | :---: | :---: |
| 23 | I | TCLK | TIMER CLOCK ( 1.19 MHz clock for timer) |
| 24 | 0 | SPKR | SPEAKER DATA |
| 25 | I | $\overline{\text { IRQ8 }}$ | INTERRUPT REQUEST 8 Active low |
| 26 | I | IRQ9 | INTERRUPT REQUEST 9 <br> Active high |
| 27 | I | IRQ10 | INTERRUPT REQUEST 10 Active high |
| 28 | I | IRQ11 | INTERRUPT REQUEST 11 <br> Active high |
| 29 | 1 | IRQ12 | INTERRUPT REQUEST 12 Active high |
| 30-39 | I/O | AL(0-9) | ADDRESS BIT 0-9 |
| NOTE |  |  |  |
| All addresses going in the FE3010B during CPU cycles are latched with ALE except for A0. This allows compatibility for 16 -bit writes to the FE3010B, although 8-bit accesses are preferred. A0 is latched in the FE3000A or FE3001, so no external latch on A0 is necessary if an FE3000A or FE3001 is used with the FE3010B. |  |  |  |
| 40 | 0 | AH(0) | ADDRESS BIT 10 |
| 41 | 0 | AH(1) | ADDRESS BIT 11 |
| 42 |  | VSS | GROUND |
| 43 |  | VDD | +5 VOLTS SUPPLY |
| 44 | 0 | AH(2) | ADDRESS BIT 12 |
| 45 | 0 | AH(3) | ADDRESS BIT 13 |
| 46 | 0 | AH(4) | ADDRESS BIT 14 |
| 47 | 0 | AH(5) | ADDRESS BIT 15 |
| 48 | 0 | AH(6) | ADDRESS BIT 16 |
| 49 | 0 | AH(7) | ADDRESS BIT 17 |
| 50 | 0 | AH(8) | ADDRESS BIT 18 |
| 51 | 0 | AH(9) | ADDRESS BIT 19 |
| 52 | 0 | $\mathrm{AH}(10)$ | ADDRESS BIT 20 |
| 53 | 0 | AH(11) | ADDRESS BIT 21 |
| 54 | 0 | AH(12) | ADDRESS BIT 22 |

Table 1. Pin Assignment Information (Continued)

| PIN | TYPE | SYMBOL | FUNCTION |
| :---: | :--- | :--- | :--- |
| 55 | O | AH(13) | ADDRESS BIT 23 |

Table I. Pin Assignment Information (Continued)

| PIN | TYPE | SYMBOL | FUNCTION |
| :---: | :---: | :---: | :---: |
| 69 | O | HRQ | DMA REQUEST TO CPU (80286) Active high |
| 70 | O | TC | DMA END OF OPERATION Active high Signal to indicate the DMA controller has finished its cycle. |
| 71 | 0 | AEN | DMA AEN <br> Active high <br> Signal to indicate that the current bus is a DMA cycle. |
| 72 | I | DRQ7 | CHANNEL 7 DMA REQUEST Active high |
| 73 | I | DRQ6 | CHANNEL 6 DMA REQUEST Active high |
| 74 | I | DRQ5 | CHANNEL 5 DMA REQUEST <br> Active high |
| 75 | I | DRQ3 | CHANNEL 3 DMA REQUEST Active high |
| 76 | I | DRQ2 | CHANNEL 2 DMA REQUEST Active high |
| 77 | I | DRQ1 | CHANNEL 1 DMA REQUEST Active high |
| 78 | I | DRQ0 | CHANNEL 0 DMA REQUEST Active high |
| 79 | O | SYSALE | SYSTEM ALE <br> Active high Signal to latch the address in the address latch. |
| 80 | I/O | $\overline{\mathrm{IOR}}$ | I/O READ COMMAND Active low |
| 81 | I/O | İWW | I/O WRITE COMMAND Active low |
| NOTE <br> Data must be valid before $\overline{\overline{O W}}$ to the FE3010B goes low because the leading edge of $\overline{\mathrm{OWW}}$ is used to clock some registers in the FE3010B. This setup time (data valid to $\overline{\mathrm{IOW}}$ active low) is specified at 0 ns minimum, although 10 ns is recommended to compensate for any external variation. |  |  |  |
| 82 | 0 | $\overline{\text { MEMR }}$ | MEMORY READ COMMAND <br> Active low |
| 83 | 0 | MEMW | MEMORY WRITE COMMAND Active low |
| 84 |  | $\mathrm{V}_{\mathrm{DD}}$ | +5 VOLTS SUPPLY |

Table 1. Pin Assignment Information (Continued)

### 1.0 DMA CONTROL

### 1.1 OVERVIEW

The FE3010B contains two 8237 equivalent DMA Controllers. DMA controller \#1 is in the I/O address space from 000 to 00 F and is used for 8 bit transfers. DMA controller \#2 is in the I/O space from 0 C 0 to ODE and is used for 16 bit transfers. Channel 0 of DMA controller \#2 is used to cascade DMA controller \#1.

| AT Bus <br> DMA Channel | DMA <br> Controller | Transfer Type |
| :---: | :--- | :--- |
| 0 | \#1 Channel 0 | 8 bit |
| 1 | \#1 Channel 1 | 8 bit |
| 2 | \#1 Channel 2 | 8 bit |
| 3 | \#1 Channel 3 | 8 bit |
| 4 | \#2 Channel 0 | Cascade DMA <br> Cont. \#1 |
| 5 | \#2 Channel 1 | 16 bit |
| 6 | \#2 Channel 2 | 16 bit |
| 7 | \#2 Channel 3 | 16 bit |

Table 2. DMA Transfer Types

### 1.2 TRANSFER MODES

Each DMA channel may be programmed in Single Transfer Mode, Block Transfer Mode, Demand Transfer Mode, or Cascade Mode.

## SINGLE TRANSFER MODE

In single transfer mode the channel will make one transfer for each request. The word count will be decremented, and the address will be incremented or decremented at the end of each transfer. When the word count goes from 0000 to FFFF, a terminal count (TC) will be generated. To start a transfer the DRQ should be held active high until a DACK is received. If the DRQ is held active through the cycle, only one transfer will take place. The DRQ must go low and then high to start another transfer. The bus will be released between transfers.

## BLOCK MODE TRANSFER

A transfer is started in block mode by a DRQ and continues until a TC is reached. The DRQ should be held active until DACK becomes active. Block mode should be used with caution since refresh will be locked out. The address and word count behave as in single mode.

## DEMAND MODE

In demand mode a transfer will continue to take place until DRQ is inactive or a TC is reached. If the DRQ is dropped, the bus will be released. If DRQ is activated again, the transfer will resume. The address and word count behave as in single mode.

## CASCADE MODE

Cascade mode is used to cascade DMA controller \#2 to DMA controller \#1, and for bus master transfers. A channel in cascade mode will get the bus when a DRQ is active, but the word count and address are ignored. The channel will hold the bus until DRQ is inactive. The IOR, IOW, MEMR, and MEMW signals must be generated by the bus master device. The addresses from the FE3010B are floated when the MASTER signal becomes active.

### 1.3 TRANSFER TYPES

There are three types of transfers - read, write, and verify.

## Read

A read transfers data from memory to an I/O device.
Write
A write transfers data from an I/O device to memory. Verify
A verify transfer is a pseudo transfer that does not generate IOR, IOW, MEMR, or MEMW signals.

## AUTOINITIALIZE

A channel may be programmed to autoinitialize for any transfer type. In this mode when a TC is reached the channel is loaded with the original word count and address, and is ready to start another transfer.

## PRIORITY

Each DMA controller has two types of priority, fixed and rotating. For fixed priority, channel 0 has the highest priority and channel 3 has the lowest. In rotating priority, the last channel to be serviced has the lowest priority. The DMA controller \#2 has priority over the DMA controller \#1.

## EXTENDED WRITE

In normal timing the MEMR or IOR pulse is two clock cycles and the MEMW or IOW is one clock cycle. If extended write is selected, the MEMW or IOW will be the same as the MEMR or IOR.

## BASE AND CURRENT ADDRESS REGISTERS

Each channel has a 16-bit base and current address register. The current address register is loaded from the base register when the base register is loaded or when on an autoinitilize mode. The current address register is incremented or decremented during a transfer.
Addresses are driven to the bus while RFSH is low, indicating a refresh cycle. Only address bits A23-A16 (from the page register) and bits A8-A0 (from the refresh counter) are meaningful during refresh. The address counter gets incremented on the rising edge of RFSH.

## BASE AND CURRENT WORD COUNT

Each channel has a 16-bit base and current word count register. The current word count register is loaded from the base register when the base register is loaded or when on an autoinitilize mode. The current word count is decremented during a transfer.

COMMAND REGISTER WRITE
This register is cleared by a reset or Master Clear command.

| $0-1$ | Unused |
| :--- | :--- |
| 2 | Controller Disable |
| 3 | Must be 0 for extended <br> write, other: no effect |
| 4 | Rotating Priority |
| 5 | Extended Write |
| $6-7$ | Unused |

Table 3. Command Register Write Format

STATUS REGISTER READ
Bits $0-3$ are cleared by a reset, a Master Clear command or a status read.

| 0 | Channel 0 has Reached TC |
| :--- | :--- |
| 1 | Channel 1 has Reached TC |
| 2 | Channel 2 has Reached TC |
| 3 | Channel 3 has Reached TC |
| 4 | Channel 0 DRQ Active |
| 5 | Channel 1 DRQ Active |
| 6 | Channel 2 DRQ Active |
| 7 | Channel 3 DRQ Active |

Table 4. Status Register Read Format

## REQUEST REGISTER WRITE

Each channel may be started by a software request. These request are not affected by the mask register. It is cleared by a reset or a Master Clear command.

| $0-1$ | Channel Number $>$ | 00 | Channel 0 |
| :--- | :--- | :--- | :--- |
| 2 | Request | 01 | Channel 1 |
| $3-7$ | Unused | 10 | Channel 2 |
|  |  | 11 | Channel 3 |

Table 5. Request Register Write Format

## MASK REGISTER WRITE

Each channel has a mask bit associated with it. If it is set the channel is disabled. The bits may be set or cleared by software or set by a TC if the channel is not in autoinitilize mode. All the bits are set by a reset or a Master Clear Function.

| Single Mask |  |
| :--- | :--- |
| $0-1$ | Channel Select |
| 2 | Set/Clear Mask <br> $(0=$ clear, $1=$ Set $)$ |
| $3-7$ | Unused |
| Clear Mask |  |
| $0-7$ | Unused |
| Mask All |  |
| 0 | Channel 0 Mask |
| 1 | Channel 1 Mask |
| 2 | Channel 2 Mask |
| 3 | Channel 3 Mask |
| $4-7$ | Unused |

Table 6. Mask Register Write Format

## MODE REGISTER WRITE

| $0-1$ | Channel Select $>$ | 00 Channel 0 |
| :--- | :--- | :--- |
|  |  | 01 Channel 1 |
|  |  | 10 Channel 2 |
|  |  | 11 Channel 3 |
|  |  |  |
| $2-3$ | Transfer Type | 00 Verify |
|  |  | 01 Write |
|  |  | 10 Read |
|  |  | 11 Unused |
| 4 | Autoinitialize |  |
| 5 | Address Decrement |  |
| $6-7$ | Mode | 00 Demand |
|  |  | 01 Single |
|  |  | 10 Block |
|  |  | 11 Cascade |

Table 7. Mode Register Write

## CLEAR POINTER WRITE

Each DMA controller has a pointer flip flop that indicates which half of the word count or address is being accessed. Each time a word count or address is written or read, the pointer is toggled. When the flip flop is cleared bits $0-7$ are accessed and when it is set bit 8-15 are accessed. The pointer may be cleared by writing to the Clear Pointer. Any data is ignored.

## MASTER CLEAR WRITE

A write to the Master Clear will:

1. Clear the Command Register
2. Clear the Status Register
3. Clear the Request Register
4. Set the Mask Register
5. Clear the Pointer Flip Flop

Any data will be ignored.
And

| I/O Address | Read/Write | DMA Controller | Function |
| :---: | :---: | :---: | :---: |
| 000 | Read/Write | 1 | Channel 0 Address |
| 001 | Read/Write | 1 | Channel 0 Word Count |
| 002 | Read/Write | 1 | Channel 1 Address |
| 003 | Read/Write | 1 | Channel 1 Word Count |
| 004 | Read/Write | 1 | Channel 2 Address |
| 005 | Read/Write | 1 | Channel 2 Word Count |
| 006 | Read/Write | 1 | Channel 3 Address |
| 007 | Read/Write | 1 | Channel 3 Word Count |
| 008 | Read | 1 | Status |
| 008 | Write | 1 | Command Register |
| 009 | Write | 1 | Request Register |
| 00A | Write | 1 | Single Mask |
| 00B | Write | 1 | Mode Register |
| 00C | Write | 1 | Clear Pointer |
| 00D | Write | 1 | Master Clear |
| 00E | Write | 1 | Clear Mask |
| 00F | Write | 1 | Mask All |
| 0C0 | Read/Write | 2 | Channel 0 Address |
| 0 C 2 | Read/Write | 2 | Channel 0 Word Count |
| 0C4 | Read/Write | 2 | Channel 1 Address |
| 0 C 6 | Read/Write | 2 | Channel 1 Word Count |
| 0C8 | Read/Write | 2 | Channel 2 Address |
| 0CA | Read/Write | 2 | Channel 2 Word Count |
| 0CC | Read/Write | 2 | Channel 3 Address |
| OCE | Read/Write | 2 | Channel 3 Word Count |
| 0D0 | Read | 2 | Status |
| 0D0 | Write | 2 | Command Register |
| 0D2 | Write | 2 | Request Register |
| 0D4 | Write | 2 | Single Mask |
| 0D6 | Write | 2 | Mode Register |
| 0D8 | Write | 2 | Clear Pointer |
| 0DA | Write | 2 | Master Clear |
| 0DC | Write | 2 | Clear Mask |
| 0DE | Write | 2 | Mask All |

Table 8. DMA Control Function Map

### 2.0 DIFFERENCES WITH THE 8237 DEVICE

The FE3010B implementation has two differences with the Intel 8237. The DMA address in the 8237 is valid during the entire DMA cycle, while the FE3010B multiplexes the address and transfer count on the address bus. Therefore, addresses A16-A0 from the FE3010B need to be latched with SYSALE coming out from the FE3010B. In the FE3400B chip set, these latches are
provided in the FE3020. In the FE3600B chip set, these latches are in the FE3021.

The second difference is that in the cascade mode, the 8237 does not enable the address outputs, while the FE3010B does. Since the only way to use the cascade mode on an AT system is for BUS Master operation, this is not a problem, since the FE3010B disables its address outputs when the MASTER signal becomes active.

### 3.0 FE3010B 8259 INTERRUPT CONTROLLERS

The FE3010B contains two 8259 equivalent interrupt controllers. Interrupt controller \#1 is in the I/O space 020 to 021 and interrupt controller \#2 is in the I/O space from 0A0 to 0 A 1 . Interrupt 2 of interrupt controller \#1 is used to cascade interrupt controller \#2.

### 3.1 INTERRUPT SEQUENCE

1. An interrupt arrives from a peripheral device, the interrupt may be programmed to be level or edge sensitive. In the level mode the interrupt will keep occuring as long as the interrupt is kept high. In the edge mode it must go low and high for each interrupt. The interrupt will set the appropriate bit in the Interrupt Request Register (IRR).

| System <br> Interrupt | Interrupt <br> Controller | Use |
| :---: | :--- | :--- |
| 0 | \#1 Level 0 | Timer |
| 1 | \#1 Level 1 | Keyboard |
| 2 | \#1 Level 2 | Cascade |
| $3-7$ | \#1 Level 3-7 | AT Bus |
| 8 | \#2 Level 0 | R.T.C. |
| $9-12$ | \#2 Level 1-4 | AT Bus |
| 13 | \#2 Level 5 | Co-Processor |

Table 9. Interrupt Sequence Format
2. If the interrupt has not been masked off it is passed to the priority circuit. There are three types of priority.

## a) Fixed

In fixed priority, interrupt 0 has the highest priority and interrupt 7 has the lowest.

## b) Automatic Rotation

In automatic rotation the last interrupt serviced has the lowest priority.

## c) Specific Rotation

In this mode the lowest priority interrupt can be set by software. The next interrupt will have the highest priority. For example if interrupt 4 is set to the lowest level, the priority will be $5,6,7,0,1,2,3$, and 4 .
3. The interrupt controller sends a IRQ to the CPU
4. The CPU responds with a INTA cycle that freezes priority.
5. The CPU sends another INTA that causes the interrupt controller to send a vector to the CPU and set the appropriate bit in the Interrupt Service Register (ISR) and clear the corresponding bit in the IRR if it is in the edge triggered mode. As long as the bit in the ISR is set, all interrupts at the same level or lower will be inhibited unless programmed for special mask mode.
6. An EOI is issued to end the interrupt. This clears the appropriate bit in the Interrupt Service Register. For the slave adapter (interrupt controller \#2) two EOI's must be issued. There are three types of EOI's.
a) Specific

An EOI is issued by software for a specific interrupt.

## b) Non-Specific

A non-specific EOI is issued by software. The hardware will generate a EOI for the highest level active interrupt.

## c) Automatic

An automatic EOI is a non-specific EOI that is caused by the second INTA.

The interrupt controllers may also be operated in a polled mode. In this mode, the CPU is set to disable the interrupt input. Instead software must issue a poll command. This takes the place of an INTA, and the software can then read the Interrupt Level to determine the interrupt to be serviced.

When cascading is used and the slave has issued an interrupt, other interrupts from the slave are locked out. If it is desired to preserve priority in the slave (i.e. allow higher interrupts to occur when a lower interrupt is being serviced) Special Fully Nested Mode should be programmed in the master. After a non- specific EOI has been sent to the slave, the ISR should be checked to see if any other interrupts are active. If there are no interrupts active a non-specific EOI should be sent to the master.

### 3.2 SET-UP

The interrupt controllers are setup by a writing a series of initialization command words (ICW). The sequence is started by writing ICW1 with data bit $4=1$. ICW 2 is then written followed by ICW3 and ICW4 if they are needed. Refer to the table on the following page.

| ICW1 Write |  |
| :---: | :--- |
| 0 | ICW4 Needed |
| 1 | Not Cascade Mode |
| 2 | Unused |
| 3 | Level Triggered |
| 4 | 1 |
| $5-7$ | Unused |
| ICW2 Write |  |
| $0-2$ | Unused |
| $3-7$ | Interrupt Vector |
| ICW3 Write | (Interrupt Controller \#1 only) |
| $0-1$ | 0 |
| 2 | Interrupt 2 has slave |
| $3-7$ | 0 |
| ICW3 Write |  |
| $0-2$ | Interrupt Controller \# 2 only) |
| $3-7$ | Slave I/D |
| ICW4 | 0 |
| 0 |  |
| 1 | 1 |
| $2-3$ | Auto EOI |
| 4 | 0 |
| $5-7$ | Special Fully Nested Mode |

Table 10. ICW Formats

### 3.3 OPERATION

Once the interrupt controllers are set-up, they may be programmed by Operation Control Words (OCW).

| OCW1 |  |
| :--- | :--- |
| 0 | Interrupt 0 Mask |
| 1 | Interrupt 1 Mask |
| 2 | Interrupt 2 Mask |
| 3 | Interrupt 3 Mask |
| 4 | Interrupt 4 Mask |
| 5 | Interrupt 5 Mask |
| 6 | Interrupt 6 Mask |
| 7 | Interrupt 7 Mask |
| OCW2 |  |
| $0-2$ | Interrupt Level |
| $3-4$ | 0 |
| $5-7$ | 001 Non-specific EOI |
|  | 011 Specific EOI |
|  | 111 Rotate on Specific EOI |
|  | Specific EOI |
|  | 100 Select Rotate on <br> Automatic EOI |
|  | 000 Clear Rotate On <br> Automatic EOI |
|  | 110 Set Priority <br> 010 Unused |

Table 11. OCW Formats

## OCW3

Bits 0, 1, and 2 of OCW3 determine what the next read of the interrupt controller will yield.

| $0-1$ | 00 Unused |
| :--- | :--- |
|  | 01 Unused |
|  | 10 Select Read IRR |
|  | 11 Select Read ISR |
| 2 | Poll Command |
| 3 | 1 |
| 4 | 0 |
| $5-6$ | 00 Unused |
|  | 01 Unused |
|  | 10 Reset Special Mask Mode |
|  | 11 Set Special Mask Mode |
| 7 | 0 |

Table 12. OCW3 Formats

| Interrupt Controller | Address | Function | Read/Write |
| :---: | :--- | :--- | :--- |
| 1 | 020 | ICW1 | Write |
| 1 | 021 | ICW2 | Write |
| 1 | 021 | ICW3 | Write |
| 1 | 021 | ICW4 | Write |
| 1 | 021 | OCW1 | Write |
| 1 | 020 | OCW2 | Write |
| 1 | 020 | OCW3 | Write |
| 1 | 020 | IRR | Read |
| 1 | 020 | ISR | Read |
| 1 | 021 | Mask | Read |
| 1 | 020,021 | Interrupt Level | Read |
| 2 | $0 A 0$ | ICW1 | Write |
| 2 | $0 A 1$ | ICW2 | Write |
| 2 | $0 A 1$ | ICW3 | Write |
| 2 | $0 A 1$ | ICW4 | Write |
| 2 | 0A1 | OCW1 | Write |
| 2 | 0A0 | OCW2 | Write |
| 2 | 0A0 | OCW3 | Write |
| 2 | 0A0 | IRR | Read |
| 2 | 0A0 | ISR | Read |
| 2 | 0A1 | Mask | Read |
| 2 | 0A0,0A1 | Interrupt Level | Read |

Table 13. Interrupt Controller Function Map

### 4.0 FE3010B 8254 TIMER

The FE3010B contains an 8254 equivalent timer that contains three independent counters. All the timers run off a 1.19 MHz clock. The GATE0 and GATE1 signals are tied high. The GATE2 signal is tied to Register 61, bit 0 . The counters decrement when counting. The largest possible count is 0 .

| Timer Channel | Use |
| :--- | :--- |
| 0 | Time of Day (Interrupt) |
| 1 | Refresh Request |
| 2 | Speaker |

Each counter may be programmed for different counting modes and the count may be read back. To initilize a counter the Control Word must be written followed by one or two bytes of count if needed. Each counter may be programmed to count in BCD or binary.

| I/O |  |  |
| :--- | :--- | :--- |
| Address | Use | Read/Write |
| 040 | Timer 0 Count/Status | Read/Write |
| 041 | Timer 1 Count/Status | Read/Write |
| 042 | Timer 2 Count/Status | Read/Write |
| 043 | Control Word | Write |


| CONTROL WORD (format 1) |  |  |
| :--- | :--- | :--- |
| 0 | BCD |  |
| $1-3$ | Mode $>$ | 000 Mode 0 |
|  |  | 001 Mode 1 |
|  |  | X10 Mode 2 |
|  |  | X11 Mode 3 |
|  |  | 100 Mode 4 |
|  |  | 101 Mode 5 |
| $4-5$ | Function $>$ | 00 Counter Latch Command |
|  |  | 01 Read/Write Low Byte |
|  |  | 10 Read/Write High Byte |
|  |  | 11 Read/Write Low Byte then High Byte |
| $6-7$ | Counter | 00 Counter 0 |
|  |  | 01 Counter 1 |
| CONTROL WORD (format 2) |  |  |
| 0 | 0 |  |
| 1 | Select Counter 0 |  |
| 2 | Select Counter 1 |  |
| 3 | Select Counter 2 |  |
| 4 | Latch Status |  |
| 5 | Latch Count |  |
| 6 |  |  |

Table 14. Control Word Format

### 4.1 SET-UP

Each counter may be set in one of 5 modes by writing a command word (format 1). The command word must specify the counter and the number of count bytes to be written. A new count may be written at any time.

## 1. MODE 0 INTERRUPT ON TERMINAL COUNT

The counter starts when the count is loaded. When count $=0$ the counter will continue counting from FFFF in binary mode or 9999 in BCD mode. GATE $=$ 1 enables counting. GATE $=0$ disables counting.

OUT will go low when the counter starts. It will go high when the count $=0$, and stay high until a new count or mode is written.

If a new count is written while the counter is counting, it will be loaded on the next clock pulse.

## 2. MODE 1 HARDWARE RETRIGGERABLE ONE SHOT

The counter starts when GATE goes from low to high. When count $=0$ the counter will continue counting from FFFF in binary mode or 9999 in BCD mode.

Any time GATE goes from low to high the counter will be reloaded with the original count and the counter started.

OUT will go low when GATE goes from low to high. It will go high when count $=0$. If a new count is written while the counter is counting, it will be loaded the next time GATE goes from low to high.

## 3. MODE 2 RATE GENERATOR

The counter starts when the count is loaded. When count $=0$ the counter is reloaded and the counter started again. GATE $=1$ enables counting. GATE $=0$ disables counting. If GATE goes from low to high the counter is reloaded.

OUT will initially be high. When count $=1$ OUT will go low for one clock.

If a new count is written while the counter is counting, it will be loaded the next time count $=0$ or when GATE goes from low to high.

## 4. MODE 3 SQUARE WAVE GENERATOR

The counter starts when the count is loaded. When count $=0$ the counter is reloaded and the counter started again. GATE $=1$ enables counting. GATE $=0$ disables counting. If GATE goes from low to high the counter is reloaded.

When the counter starts OUT will be high. When the count is half done, OUT will go low. If GATE goes low then OUT will go high.

If a new count is written while the counter is counting, it will be loaded the next time count $=0$ or when GATE goes from low to high.

## 5. MODE 4 SOFTWARE TRIGGERED STROBE

The counter starts when the count is loaded. When count $=0$ the counter will continue counting from FFFF in binary mode or 9999 in BCD mode. GATE $=$ 1 enables counting. GATE $=0$ disables counting. OUT will initially be high. When count $=0$ OUT will go low for one clock.

If a new count is written while the counter is counting, it will be loaded on the next clock pulse.

## 6. MODE 5 HARDWARE TRIGGERED STROBE

The counter starts when the count is loaded. When count $=0$ the counter will continue counting from FFFF in binary mode or 9999 in BCD mode. GATE $=$ 1 enables counting. GATE $=0$ disables counting. If GATE goes from low to high the counter is reloaded. OUT will be high when the counter starts. When count $=0$, OUT will go low for one clock. If a new count is written while the counter is counting, it will be loaded the next time count $=0$ or when GATE goes from low to high.

### 4.2 READING THE COUNTER

There are three ways of reading the counters.

1. The count is read directly. This mode can cause false readings due to fact that the counter may be changing while it is read.
2. The count may be read via a Counter Latch Command. (See COMMAND WORD format 1). This command latches the count so it may be read without changing.
3. The count may be read via a Read Back Command. (See COMMAND WORD format 2). This command is the equivalent of multiple Counter Latch Commands.

### 4.3 READING STATUS

The status of a counter may be read by issuing a Read Back Command with data bit $4=0$. (See COMMAND WORD format 2). Bits $0-5$ are the same as the command word for the counter. Bit 6 tells if the last count
that was written has been loaded into the counter. Bit 7 reflects the state of the OUT pin.

| Status Word |  |
| :--- | :--- |
| 0 | BCD |
| $1-3$ | Mode |
| $4-5$ | Function |
| 6 | New Count Written |
| 7 | Out Status |

### 4.4 PAGE

The page register is an 8 -bit by 16 -byte dual-ported RAM. It is used to generate address bits 16 to 23 for 8 bit DMA transfers and address bits 17 to 23 for 16-bit DMA transfers, and refresh cycles. One port of the RAM is a read only port for DMA or refresh cycles, and the other is a read/write port for the 80286 CPU.

### 4.5 REFRESH ADDRESS

This block contains a 9-bit counter that is used for the address during a refresh.

### 5.0 FE3010B DECODE

| Address | Decodes | Hex |
| :---: | :---: | :---: |
| 9876543210 |  |  |
| 00000 XXXXX | DMA Controller 1 (Ch 0-3) | 000-01F |
| 00001 XXXXX | Interrupt Controller Master | 020-03F |
| $00010 \times \mathrm{XXXX}$ | Timer | 040-05F |
| $000110 \times \mathrm{XXX}$ | PortB (PI0) | 060-06F(odd) |
| $000111 \times \mathrm{XX1}$ | Real Time Clock (NRTCCS) | 070-07F (odd) |
| 00100 XXXXX | Page Register | 080-09F |
| 00101 XXXXX | Interrupt Controller Slave | 0A0-0BF |
| 00110 XXXXX | DMA Controller 2 (Ch 4-7) | 0C0-0DF |

Table 15. Decode Addresses

### 5.1 PAGE REGISTER DECODES

| Address | Decode |
| :---: | :---: |
| 0087 | DMA Channel 0 |
| 0083 | DMA Channel 1 |
| 0081 | DMA Channel 2 |
| 0082 | DMA Channel 3 |
| 008 B | DMA Channel 5 |
| 0089 | DMA Channel 6 |
| 008 A | DMA Channel 7 |
| 008 F | Refresh |

Table 16. Page Register Decodes

Note: Page register data appears on address bits A23A16 during refresh and 8 bit DMA cycles. For 16 bit DMA cycles (channels 5-7), the LSB of the page register does not appear, instead the 16 bit DMA address is shifted up one bit and A0 is floated in the FE3010B to be driven by external logic.

### 5.2 PIO

This block contains the control port to control the speaker and timer channel. It also contains circuitry to detect if refresh is running. This condition may be read back as bit 4 . Bits 2 and 3 are read/write, but they do not perform any function. They are used for software compatibility with the IBM PC AT.

| Bit | Function |
| :---: | :--- |
| 5 | OUT2 from timer channel 2 <br> (read only) |
| 4 | Toggles on each refresh <br> (read only) |
| 3 | Enable parity check <br> (active low) |
| 2 | Enable channel check <br> (active low) |
| 1 | Enable speaker (active high) |
| 0 | Gate for timer channel 2 |

Table 17. Decode Bit Functions

Port B (PIO) is an eight bit control and status register on the AT. Bits 0 through 5 are defined in the FE3010B, while bits 6 and 7 are generated in the FE3030. During a read of Port B (address 0061), the FE3010B drives data bits 0-5 and tri-states bits 6 and 7. The FE3030, if used, will drive bits 6 and 7 indicating the parity error and channel check status. Bits 0 through 5 are described below.

Bits 3 and 2 perform no function on the FE3010B, they are duplicated here to provide the read/write capability, but the actual enable functions are performed in the FE3031.

### 6.0 ABSOLUTE MAXIMUM RATINGS *

| $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |
| :--- | :--- |
| Power supply voltage, |  |
| VDD $^{\circ}$ VSS $=0$ | 7.0 V |
| Power dissipation, |  |
| PDMAX @ $\mathrm{V}_{\mathrm{DD}}=5.25 \mathrm{~V}$ | 200 mW |
| Current, $\mathrm{IDD} @ \mathrm{VDD}=5.25 \mathrm{~V}$ | 38 mA |
| Input voltage,VI | 0.0 V to $\mathrm{VDD}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Output voltage,VO | 0.0 V to $\mathrm{VDD}+0.3 \mathrm{~V}$ |
| Operating temperature, TOPT | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature, TSTG | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |

* Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


### 7.0 CAPACITANCE

| $\left(\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{VDD}=0 \mathrm{~V}\right)$ |  |  |  |
| :---: | :---: | :--- | :--- |
| Parameter | Symbol | Max Limits | Test Condition |
| Input capacitance | $\mathrm{C}_{\mathrm{I}}$ | 10 pF | fc=1 MHz unmeasured |
|  |  |  | pins returned to 0V |
| I/O capacitance | $\mathrm{C}_{1 \mathrm{O}}$ | 15 pF |  |

### 8.0 DC CHARACTERISTICS

$\mathrm{TA}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$, these inputs have internal $16 \mathrm{~K} \Omega$ (min.) pullups.
[ALE, DMACLK, DMARDY, DRQ0, DRQ1, DRQ2, DRQ3, DRQ5, DRQ6, DRQ7, HLDA, IRQ3, IRQ4, IRQ5, IRQ6, IRQ7, IRQ9, IRQ10, IRQ11, IRQ12, IRQ14, IRQ15, KBINT, $\overline{\text { CLEAR }}, \overline{\text { INTA }}, \overline{\mathrm{IRQ}} 13$, $\bar{M} A S T E R, ~ \overline{R F S H}$, TLCK, IRQ8]

| Parameter | Symbol | Min | Max | Unit | Test Condition |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Input low <br> voltage | $\mathrm{V}_{\mathrm{IL}}$ | VSS | 0.8 | V | $\mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$ |
| Input high <br> voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | $\mathrm{~V}_{\mathrm{DD}}$ | V | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$ |
| Input low <br> current | $\mathrm{I}_{\mathrm{IL}}$ | $-10.0 \times$ | -300.0 | uA | $\mathrm{V}_{\mathrm{IN}}=0.0 \mathrm{~V}$ |
| Input high <br> current | $\mathrm{I}_{\mathrm{IH}}$ |  | 40.0 | uA | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ |

$[\mathrm{A}(0), \mathrm{A}(1), \mathrm{A}(2), \mathrm{A}(3), \mathrm{A}(4), \mathrm{A}(5), \mathrm{A}(6), \mathrm{A}(7), \mathrm{A}(8), \mathrm{A}(9)$, DATA(0), DATA(1), DATA(2), DATA(3), DATA(4), DATA(5), DATA(6), DATA(7), $\overline{\mathrm{IOR}}, \overline{\mathrm{IOW}}]$

| Parameter | Symbol | Min | Max | Unit | Test Condition |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Input low <br> voltage | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{SS}}$ | 0.8 | V | $\mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$ |
| Input high <br> voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | $\mathrm{~V}_{\mathrm{DD}}$ | V | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$ |
| Input low <br> current | $\mathrm{I}_{\mathrm{IL}}$ | -10.0 | uA | $\mathrm{V}_{\mathrm{IN}}=0.0 \mathrm{~V}$ |  |
| Input high <br> current | $\mathrm{I}_{\mathrm{IH}}$ |  | 10.0 | uA | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ |
| Output low <br> voltage | $\mathrm{V}_{\mathrm{OL}}$ |  | 0.4 | V | $\mathrm{IOL}^{2}=4.0 \mathrm{~mA}$ |
| Output high <br> voltage | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 | V | $\mathrm{IOH}=-4.0 \mathrm{~mA}$ |  |
| Output <br> current | $\mathrm{I}_{\mathrm{OZ}}$ | -10.0 | 10.00 | uA | $0 \mathrm{~V}<\mathrm{V}_{\mathrm{OUT}}<\mathrm{V}_{\mathrm{DD}}$ |

[AEN, DACK0, DACK1, DACK2, HRQ, INTR, $\overline{\text { DACKEN, }} \overline{\text { RTCCS }}$, OUT1, SPKR, SYSALE]

| Parameter | Symbol | Min | Max | Unit | Test Condition |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Output low <br> voltage | $\mathrm{V}_{\mathrm{OL}}$ |  | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |
| Output high <br> voltage | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 |  | V | $\mathrm{IOH}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ |

$[\mathrm{A}(10), \mathrm{A}(11), \mathrm{A}(12), \mathrm{A}(13), \mathrm{A}(14), \mathrm{A}(15), \mathrm{A}(16), \mathrm{A}(17), \mathrm{A}(18), \mathrm{A}(19), \mathrm{A}(20), \mathrm{A}(21), \mathrm{A}(22), \mathrm{A}(23), \overline{\mathrm{MEMR}}$, MEMW ]

| Parameter | Symbol | Min | Max | Unit | Test Condition |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Output low <br> voltage | $V_{\mathrm{OL}}$ |  | 0.4 | V | $\mathrm{IOL}^{2}=4.0 \mathrm{~mA}$ |
| Output high <br> voltage | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 |  | V | $\mathrm{IOH}=-4.0 \mathrm{~mA}$ |
| Output <br> current | $I_{\mathrm{OZ}}$ | -10.0 | 10.00 | uA | $0 \mathrm{~V}<\mathrm{V}_{\text {OUT }}<\mathrm{V}_{\mathrm{DD}}$ |

### 9.0 AC CHARACTERISTICS

$\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V} D=+5 \mathrm{~V}=/-5 \%$ load capacitance $=85 \mathrm{pF}$, operating at 8 MHz .

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| t1 | DRQ high setup time to DMACLK high | 3 | -7 | ns |
| t2 | HRQ active high delay from DMACLK rising edge | 10 | 49 | ns |
| t3 | HLDA high setup time to DMACLK rising edge | -2 | 4 | ns |
| 14 | AEN active high delay from DMACLK falling edge | 14 | 69 | ns |
| t5 | AEN inactive low delay from DMACLK rising edge | 15 | 74 | ns |
| t6 | SYSALE active high delay from DMACLK rising edge | 10 | 54 | ns |
| 17 | SYSALE inactive low delay from DMACLK rising edge | 14 | 69 | ns |
| t8 | $\overline{\mathrm{IOR}}$ and $\overline{\text { MEMR }}$ active low delay from DMACLK rising edge | 12 | 60 | ns |
| t9 | $\overline{\text { IOW }}$ and $\overline{\text { MEMW }}$ active low delay from DMACLK rising edge | 12 | 60 | ns |
| t10 | $\overline{\text { IOR }}$ and MEMR inactive high delay from DMACLK rising edge | 11 | 52 | ns |
| t11 | $\overline{\mathrm{IOW}}$ and $\overline{\text { MEMW }}$ inactive high delay from DMACLK rising edge | 11 | 52 | ns |
| t12 | $\overline{\text { DACKEN }}$ active low delay from DMACLK falling edge | 13 | 63 | ns |
| t13 | DACKEN inactive high delay from DMACLK falling edge | 10 | 49 | ns |
| t14 | TC active high delay from DMACLK falling edge | 11 | 58 | ns |
| t15 | TC inactive low delay from DMACLK falling edge | 13 | 68 | ns |
| t16 | DMARDY high setup time delay to DMACLK rising edge | -13 | 2 | ns |
| t17 | ADDR active delay from AEN rising edge | 2 | 18 | ns |
| t18 | ADDR valid delay from AEN rising edge | 70 | 109 | ns |
| t19 | ADDR float delay from AEN falling edge | 1 | 9 | ns |
| 120 | DATA valid delay from $\overline{\overline{I O R}}$ falling edge | 14 | 68 | ns |
| t21 | DATA float delay from $\overline{\mathrm{IOR}}$ rising edge | 11 | 51 | ns |
| 122 | ADDR valid setup time to SYSALE inactive low | 71 |  | ns |
| 123 | SYSALE inactive low to ADDR valid hold time | 121 |  | ns |
| t24 | ADDR valid delay from $\overline{\text { RFSH }}$ falling edge | 15 | 78 | ns |
| t25 | ADDR float delay from $\overline{\text { RFSH }}$ rising edge | 10 | 60 | ns |
| 126 | SYSALE active high from delay $\overline{\mathrm{RFSH}}$ falling edge | 6 | 29 | ns |
| 127 | SYSALE inactive low delay from $\overline{\text { RFSH }}$ rising edge | 8 | 40 | ns |

### 9.0 AC CHARACTERISTICS (CONTINUED)

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :--- | :--- | :--- |
| t 28 | SYSALE active high delay from ALE rising edge | 5 | 31 | ns |
| t 29 | SYSALE inactive low delay from ALE falling edge | 9 | 46 | ns |
| t 30 | INTR (mstr) active high delay from IRQ rising edge | 11 | 105 | ns |
| t 31 | INTR (slave) active high from ALE rising edge | 27 | 136 | ns |
| t 32 | DATA valid delay from $\overline{\overline{I N T A}}$ falling edge | 17 | 84 | ns |
| t 33 | DATA float delay from $\overline{\text { INTA }}$ rising edge | 9 | 45 | ns |
| t 34 | RTCCS- active low delay from ALE rising edge | 13 | 66 | ns |
| t 35 | RTCSS- inactive high delay from ALE rising edge | 9 | 46 | ns |
| t 36 | OUT1 active high delay from TCLK falling edge | 7 | 53 | ns |
| t 37 | OUT1 inactive low delay from TCLK falling edge | 10 | 63 | ns |
| t 38 | DATA invalid time delay from <br> DATA to $\overline{\mathrm{IOW}}$ inactive high | 9 | 28 | ns |
| t 39 | DATA set-up time to $\overline{\overline{I O W W}}$ active low | 0 |  | ns |



NOTE 1: A16 INCLUDED ONLY FOR 16 BIT TRANSFERS
NOTE 2: A16 INCLUDED ONLY FOR 8 BIT TRANSFERS
Figure 4. DMA Cycle


Figure 5. Refresh Cycle


Figure 6. CPU Cycle


Figure 7. Interrupt Cycle


Figure 8. Timer Cycle


1. Mating Socket: Burndy part number QiLE84P10


Figure 7. Interrupt Cycle


Figure 8. Timer Cycle


1. Mating Socket: Burndy part number Q1LE84P10

Figure 9. FE3010B 84-Pin Dimensions


