TOSHIBA RISC PROCESSOR

TMPR4955AF-200 (TX4955A)

(64-bit RISC MICROPROCESSOR)

1. GENERAL DESCRIPTION

The TMPR4955AF is a 64-bit RISC (Reduced Instruction Set Computer) microprocessor that is a lowcost, low-power microprocessor developed for interactive consumer applications including set-top terminals, LBP(Laser Beam Printer), and video games.

2. FEATURES

- True 64-bit microprocessor, with TX49/H2 core.
- Optimized 5-stage pipeline
- 32-bit System Address/Data bus
- Single or double-precision Floating-Point Operation
- 32-bit physical address space and 64-bit virtual address space.
- 32-bit SysAD bus interface with R4000/R4400/R5000 or TX4300 compatible protcol
- On-chip 32-Kbyte Instruction Cache and 32-Kbyte Data Cache.
- Low power consumption
 - 3.3 /1.5V Dual power supply (I/O:3.3V,Internal:1.5V)

Reduced power mode (Halt)

- Data cache prefetching
- Memory management unit
 - contains 48-double entry JTLB, 2-entry Instruction TLB, and 4-entry Data TLB
- Software compatibility with all MIPS processors
 - MIPS I, II, and III Instruction Set Architecture (ISA)
- EJTAG (Enhanced JTAG) debug support
- Maximum operating frequency
 - Internal:200MHz External:100MHz
- Package : 160-pin QFP

• The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.


[•] The information contained herein is subject to change without notice.

[•]TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook

3. SYSTEM CONFIGURATION

3.1 TMPR4955AF BLOCK DIAGRAM



3.2 BLOCK FUNCTION

D TX49/H2 Core

- True 64-bit microprocessor
- 32, 64-bit integer general purpose registers
- 32, 64-bit floating point general purpose registers
- Optimized 5-stage pipeline
- Instruction Set
 Upward compatible with MIPS I,MIPS II, MIPS III ISA
 MAC(Multiply and Accumulate) instructions
 PREF(Prefetch) instruction
- On-chip 32-Kbyte Instruction Cache and 32-Kbyte Data Cache
 4-way set associative and Lock function support
 Data Cache: Write-back and Write-through support
- MMU

32-bit physical address space and 64-bit virtual address space48-double-entry (even/odd) Joint TLB2-entry Instruction TLB and 4-entry Data TLB

- IEEE754 compatible single and double precision FPU
- Debug Support Unit (DSU) with EJTAG support
- Power management modes (HALT/DOZE)

SysAD BUS I/F

- Bus protocol conversion
 It converts TMPR4955AF Internal GBus Read/Write request into outside SyAD Bus protocol.
- Output buffer level selectable

Synchronizer

• The external interrupt It takes contents of interrupt register and bitwise OR of external interrupt signal (INT(5:0)).

Clock Generator

• Generates the internal operating clock of the TMPR4955AF from external crystal oscillator.

Debug Support Unit (DSU)

• EJTAG function support

Consists of an Enhanced JTAG (EJTAG) Module and a Debug Support Unit (DSU). It can be used to provide single-step execution and hardware break-points for debugging processor systems. EJTAG utilizes JTAG interface and extends the ability to access the inside register contents, host sytem peripherals, and system memory.

4. PIN DESCRIPTION

4.1 PIN OUT (160-pin QFP)

1 Vss	41	Vss	81	VccInt	121	SysAD28
2 BufSel1		TRST*		NMI*		SysAD29
3 JTDO		RdRdy* / (GND)		ExtRqst* / (Ereq*)		VccInt
4 JTDI		WrRdy* / (EOK*)		Reset*		Vss
5 JTCK		ValidIn* / (Evalid*)		ColdReset*		SysAD30
6 JTMS		ValidOut* / (Pvalid*)		VccIO		VccIO
7 VccIO		Release* / (PMaster*)		Endian		Vss
8 Vss		VcclO		VccIO		SysAD31
9 SysAD4		PLLReset*		Vss		SysADC2/ (GND)
10 SysAD5		VccInt		SysAD16		VccInt
11 VccInt		TintDis		VccInt		Vss
12 Vss	52	Vss		Vss	132	SysADC3/ (GND)
13 SysAD6		SysCmd0		SysAD17		VcclO
14 VccIO		SysCmd1		SysAD18	134	Vss
15 Vss		SysCmd2		VcclO	135	SysADC0/ (GND)
16 SysAD7		SysCmd3		Vss		VccInt
17 SysAD8		SysCmd4		SysAD19	137	Vss
18 VccInt		SysCmd5 / (GND)		VccInt	138	SysADC1/ (GND)
19 Vss		VcclO		Vss		SysAD0
20 SysAD9		Vss	100	SysAD20		VccIO
21 VcclO	61	SysCmd6 / (GND)		SysAD21		Vss
22 Vss		SysCmd7 / (GND)		VcclO	142	SysAD1
23 SysAD10		SysCmd8 / (GND)		Vss		SysAD2
24 SysAD11		SysCmdP / (GND)		SysAD22		VccInt
25 VccInt		VccInt	105	VccInt	145	Vss
26 Vss		Vss		Vss	146	SysAD3
27 SysAD12	67	VccIO	107	SysAD23	147	PCST8
28 VccIO	68	HALT/DOZE	108	SysAD24	148	PCST7
29 Vss	69	IntO*	109	VccIO	149	PCST6
30 SysAD13	70	Int1*	110	Vss	150	PCST5
31 SysAD14		Int2*	111	SysAD25	151	PCST4
32 VccInt	72	Int3*	112	VccInt	152	VcclO
33 Vss	73	Int4*	113	Vss	153	Vss
34 SysAD15		Int5*		SysAD26		VccIO
35 BufSel0		VcclO		SysAD27		VssPLL
36 PCST3		Vss		VcclO	156	PLLCAP
37 PCST2		TPC3		MODE43*		VccPLL
38 PCST1		TPC2	118	DivMode1		Vss
39 PCST0		TPC1		DivMode0		MasterClock
40 VccIO		DCLK	120	Vss		VccIO

Note1: "*" means the signal is the low-active.

Note2: MODE43* SysAD Bus protocol select.

0 : TX4300 protocol 1 : R5000 protocol

Note3: At TX4300 protocol mode PReq* signal Is not support.

4.2 PIN FUNCTION

The following is a list of interface, interrupt, and miscellaneous pins available on the TMPR4955AF.

SYSTEM INTERFACE (When MODE43* = 1)

PIN NAME	1/0	FUNCTION
		System address / data bus
SysAD(31:0)	1/0	A 32-bit address and data bus for communication between the processor
		and an external agent.
		System command / data identifier bus
SysCmd(8:0)	1/0	A 9-bit bus for command and data identifier transmission between the
		processor and an external agent.
		System command/data check bus
SysADC(3:0)	1/0	A 4-bit bus containing parity check bits for the SysAD bus during data
		cycles.
SysCmdP	1/0	Reserved for system command/data identifier bus parity
- Cycomai	., 0	For the TMPR4955AF this signal is unused on input and zero on output.
	I	Valid input
ValidIn*		The external agent asserts ValidIn* when it is driving a valid address or data
Validiti		on the SysAD bus and a valid command or data identifier on the SysCmd
		bus.
		Valid output
ValidOut*	0	The processor asserts ValidOut* when it is driving a valid address or data on
		the SysAD bus and a valid command or data identifier on the SysCmd bus.
ExtRqst*	1	External request
	-	An external agent asserts ExtRqst* to request use of the System interface.
Release*	0	Release interface
		Signals that the system interface needs to submit an external request.
WrRdy*	I	Write Ready
		Signals that an external agent can now accept a processor write request.
RdRdy*	I	Read Ready
		Signals that an external agent can now accept a processor read request.

SYSTEM INTERFACE (When MODE43* = 0)

PIN NAME	I / O	FUNCTION
SysAD(31:0)	1/0	System address / data bus A 32-bit address and data bus for communication between the processor and an external agent.
SysCmd(4:0)	1/0	System command / data identifier bus A 9-bit bus for command and data identifier transmission between the processor and an external agent.
SysCmd(8:5) / GND	0	Reserved Always output Low level signal.
SysADC(3:0) / GND	0	Reserved Always output Low level signal.
SysCmdP / GND	0	Reserved Always output Low level signal.
ValidIn* / EValid*	-	Valid input The external agent asserts EValid* when it is driving a valid address or data on the SysAD bus and a valid command or data identifier on the SysCmd bus.
ValidOut* / PValid*	0	Valid output The processor asserts PValid* when it is driving a valid address or data on the SysAD bus and a valid command or data identifier on the SysCmd bus.
ExtRqst* / EReq*	Ι	External request An external agent asserts EReq* to request use of the System interface.
Release* / PMaster*	0	Processor master Show that the TMPR4955AF is the System bus master.
WrRdy* / EOK*	I	External OK Signals that an external agent can now accept a processor write request.
RdRdy* / GND	I	Reserved Always input Low level signal. This signal has the internal pull-down registor.

CLOCK / CONTROL INTERFACE

PIN NAME	1/0		FUNCT	TION				
MasterClock	I		Master clock Master clock input that establishes the processor operating frequency.					
		Set the operational frequency of the System interface						
		DivMode(1:0	<u>)) MasterClock</u>					
DivMode(1:0)		00	50.0MHz	200MHz (1:4)				
Divinoue(1.0)	•	01	80.0MHz	200MHz (1:2.5)				
		10	100.0MHz	200MHz (1:2)				
		11	66.7MHz	200MHz (1:3)				
		Timer-Interr	Timer-Interrupt disable input					
TintDis	I	0 enable Timer-Interrupt (can not use int5*)						
		1 disable Timer-Interrupt						
		HALT/DOZE mode output						
HALT/DOZE	0	This signal indicates that the TMPR4955AF is in the HALT or DOZE mode						
		when this sigr	nal is "H".					
		PLL reset in	put					
			•	of the TMPR4955AF built-in clock				
PLLReset*		generator.						
		0	PLL is halt (no oscillatio	n)				
		1	PLL is enabled.	···				
		Endianess ii						
			initial setting of the endia	n during a reset				
Endian	I		Little Endian					
		0						
		1	Big Endian					

INTERRUPT INTERFACE

PIN NAME	1/0	FUNCTION
Int(5:0)*	I	Interrupt Five general processor interrupts, bit-wise ORed with bits 5:0 of the interrupt register and visible as bits 15:10 of the Cause register.
NMI*	I	Non-maskable interrupt Non-maskable interrupt, ORed with bit 6 of the interrupt register.

JTAG INTERFACE

PIN NAME	1/0	FUNCTION
JTDI	Ι	JTAG data input / Debug interrupt input Run-time mode : input serial data to data/instruction register of JTAG.
		Real-time mode : interrupt line to change the debug unit state from real time mode to Run-time mode.
		JTAG clock input
JTCK	I	The processor receives a serial clock on JTCK. On the rising edge of JTCK, both JTDI and JTMS are sampled.
		JTAG data output / PC Trace output
JTDO/TPC(0)	0	Run-time mode : output serial data from data/instruction register of JTAG.
		Real-time mode : output non-sequential program.
JTMS	I	JTAG command
		JTAG command signal, indicating the incoming serial data is command data.
		Debug Clock
		A clock output for a real-time debug system. The timing of a serial monitor
DCLK	0	bus and PC trace interface signal are all defined by this debug clock DCLK.
		The operation clock of the TMPR4955AF is divided by 3 at the time of a
		serial monitor bus operation.
PCST(8:0)	0	PC trace status
		Output PC trace status information and the mode of the serial monitor bus.
TPC(3:1)	0	PC trace output
		Output a non-sequential program counter at DCLK.
		Test Reset input
TRST*	I	A reset input for a real-time debug system. When TRST* is asserted, the
		debug support unit (DSU) is initialized.

INITIALIZATION INTERFACE

PIN NAME	1/0	FUNCTION
Reset*	I	Soft (Warm) Reset This signal must be asserted synchronously with MasterClock for a soft reset.
ColdReset*	I	Cold reset This signal indicates to the processor that the +3.3V(I/O) and +1.5V(Internal) power supply is stable and the processor should initiate a cold reset sequence, resetting the PLL.
MODE43*	I	MODE43* SysAD Bus protocol select. 0 TX4300 protocol 1 R5000 protocol
BufSel(1:0)	I	Output buffer level Select BufSel(1:0) Level 00 50% (4mA buffer) 01 Reserved 10 150% (12mA buffer) 11 100% (8mA buffer)
PLLCAP	I	PLL connect to capacitor Non connection.

OTHERS

PIN NAME	1/0	FUNCTION
VccPLL	1	Quiet V _{cc} for PLL
		Quiet V_{cc} for the internal phase locked loop. (1.5v)
VssPLL		Quiet V _{ss} for PLL
VSSFLL	1	Quiet V _{ss} for the internal phase locked loop.
N/		Vcc
VccIO	I	Power supply pin for IO.(3.3v)
VccInt		Vcc
veenn	I	Power supply pin for internal.(1.5v)
VSS		Vss
	1	Ground pin

5. ELECTRICAL CHARACTERISTICS

Note: "Be careful of static", please see "From Incoming to Shipping" of General Safety Precautions and Usage Considerations.

5.1 ABSOLUTE MAXIMUM RATINGS

TMPR4955AF-200

 $V_{SS} = 0 V (GND)$

PARAMETER	SYMBOL	RATINGS	UNIT
Supply voltage (for I/O)	VccIOMax	-0.5 to 3.9	V
Supply voltage (for internal)	VccIntMax	-0.5 to 3.0	V
Input voltage ^{(*1) (*2)}	V _{IN}	-0.5 to V _{cc} + 0.3	V
Storage Temperature	T _{STG}	-65 to +150	°C

- Note) If LSI is used above the maximum ratings, permanent destruction of LSI can result. In addition, it is desirable to use LSI for normal operation under the recommended condition. If these conditions are exceeded, reliability of LSI may be adversely affected.
 - (*1) VIN Min. = -1.5V for pulse width less than 10 ns.
 - (*2) keep (VccIO + 0.3V) less than VccIOMax

5.2 RECOMMENDED OPERATING CONDITIONS

TMPR4955AF- 200

 $V_{SS} = 0 V (GND)$

				V	<u>ss – 0 v (G</u>
PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	Unit
Supply Voltage (for I/O)	VccIO		3.1	3.5	V
Supply Voltage (for internal)	VccInt		1.4	1.6	V
Operating Case Temperature	Tc		0	+70	°C

Note : The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC and DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

5.3 DC CHARACTERISTICS

TMPR4955AF-200

		$T_c = 0^{\circ}C$ to 70°C, Vccl	nt = 1.5∖	<u>/ ± 0.1V,V</u>	<u>/ccIO = 3.3 V ±</u>	0.2V
PARAMETER	SYM BOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Output High Voltage	V _{OH}	VccIO = 3.3V,Vss=0V I _{OH} = -4 mA	2.4			V
Output Low Voltage	V _{OL}	VccIO = $3.3V$,Vss= $0V$ I _{OL} = 4 mA			0.4	V
Input High Voltage ^(*2)	V _{IH}		2.0		VccIO+ 0.3	V
Input Low Voltage (*1,2)	V _{IL}		-0.5 (*1)		0.8	V
Operating Current 1 (Normal operation)	I _{CCInt}	VccIO = 3.3V, VccInt = 1.5V, MasterClock=100MHz, PClock = 200MHz		350	550	mA
Operating Current 2 (HALT mode)	I _{CCInt}	VccIO = 3.3V, VccInt = 1.5V, MasterClock=100MHz, PClock = 0MHz			150	mA
Operating Current 3 (MasterClock stopped)	I _{CCInt}	VccIO = 3.3V, VccInt = 1.5V, MasterClock=0MHz, PClock = 0MHz			50	mA
Operating Current	I _{CCIO}	VccIO = 3.3V, VccInt = 1.5 V, MasterClock=100MHz, PClock = 200MHz Load = 25pF		50	60	mA
Input Leakage	ILI	Except (*3)port			± 10	μA
Pull-up ^(*3)	Rinu		30	50	100	Kohm
Pull-down ^(*4)	Rind		30	50	100	Kohm
Output Leakage	I _{LO}				± 20	μA
Input Capacitance	C _{IN}			ļ	10	рF
Output Capacitance	C _{OUT}				10	рF

(*1) V_{IL} Min. = -1.5V for pulse width less than 10 ns.

- (*2) Except for MasterClock input
- (*3) Applies to Int(5:0)*,NMI*, RESET*,JTMS, JTCK, JTDI, TPC1 inputs with pull-up resistor
- (*4) Applies to TRST*,RdRdy*,TPC3,TPC2 inputs with pull-down resistor

5.4 AC CHARACTERISTICS

5.4.1 CLOCK TIMING

TMPR4955AF-200

		$c = 0^{\circ}$ C to 70° C, VCCI	$nt = 1.5V \pm 0$	0.1V,VCCIO =	$3.3 V \pm 0$
PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNITS
MasterClock High	t _{MCH}	Transition 5 ns	3.0		ns
MasterClock Low	t _{MCL}	Transition 5 ns	3.0		ns
MasterClock Frequency (*1)	f _{мск}		20	100.0	MHz
Internal Operation	f _{PCK}		50	200	MHz
Frequency					
MasterClock Period	t _{MCP}		10	50	ns
MasterClock Rise Time	t _{MCR}			2.0	ns
MasterClock Fall Time	t _{MCF}			2.0	ns

 T_{c} = 0°C to 70°C, VccInt = 1.5V \pm 0.1V,VccIO = 3.3 V \pm 0.2V

- (*1) Operation of TMPR495AF is only guaranteed with the Phase Lock Loop enabled.
- (*2) All output timings assume a 25 pF capacitive load. Output timings should be derated where appropriate.

5.4.2 SYSTEM INTERFACE

TMPR4955AF-200


PARAMETER	SYMBOL	MIN.	MAX.	UNITS
Data Output (*1,2,3)	t _{DO}	1.0	6.5	ns
Data Setup (*3)	t _{DS}	3.5		ns
Data Hold (*3)	t _{DH}	1.0		ns

 $T_c = 0^{\circ}C$ to 70°C, VccInt = 1.5V ± 0.1V,VccIO = 3.3 V ± 0.2V, BufSel=100%


- (*1) Timings are measured from 1.5V of the SClock to 1.5V of signal.
- (*2) Capacitive load for all output timings is 25 pF.
- (*3) Data Output, Data Setup and Data Hold apply to all logic signals driven out of or driven into the TMPR4955AF on the system interface. Clocks are specified separately.

5.5 TIMING DIAGRAMS


5.5.1 CLOCK TIMING




5.5.2 PClock to SClock DIVISOR of 2




5.5.3 SYSTEM INTERFACE TIMING



5.5.4 COLD RESET TIMING




5.5.5 WARM RESET TIMING



6. PACKAGE DIMENSION

QFP160-P-2828-0.65A

UNIT : mm



7. PLL Passive Components

The Phase Locked Loop circuit requires several passive components for proper operation, which are connected to VccPLL, and VssPLL, as illustrated in Figure 1.

In addition, the capacitors for PLLCAP (CP) can be connected to either VccPLL. Note that C2 and the Cp capacitors are only incorporated into the QFP package as surface-mounted chip capacitors.




Figure 1 PLL Recommended Circuit

Reference Values:

 $R = 5 \Omega^{(*1)}$ $C1 = 1 nF^{(*1)}$ $C2 = 82 nF^{(*1)}$ $C3 = 10uF^{(*1)}$ $VccInt = 1.5 V \pm 0.1 V$ Note *1 : Change to the suitable value on each board

The inductors (L) can be used as alternatives to the resistors (R) to filter the power supply. It is essential to isolate the analog power and ground for the PLL circuit (VccPLL/VssPLL) from the regular power and ground (VccInt/Vss).

8. Differences Between the TMPR4955F and the TMPR4955AF

	Product Name	TMPR4955F	TMPR4955AF	
	Power Supply: Core	2.5V	1.5V	
	(incl. PLL) I/O	3.3 V	3.3 V	
	Pin Assignment	VcclO	BufSel1	
	(No.2) and (No.35)	VcclO	BufSel0	
	I/O Buffer Drive (Ratio)	1.0	Selectable from 0.5, 1.0 and 1.5	
	(Ralio)		1.0 and 1.5	
Note:	BufSel (1:0) =	11 10 01	00	
	Output Drive Ratio = 1	00% 150% Reserved	50%	
	Influenced Signals	I/O		
	SysAD(31:0)	I/O		
	SysCmd(8:0)	I/O		
	SysADC(3:0)	I/O		
	SysCmdP	I/O		
	ValidOut*	0		
	Release*	0		
	HALTDOZE	0		
9. History				

2000-9-29

2000-10-12 page-9 OTHERS of PIN FUNCTION VccPLL 2.5V -> 1.5V

- 2000-11-17 AC and DC specification
 - PLL passive components
- 2002-1-17 Deleated 167MHz spec.