

ECL Circuits

ECL INDEX NUMERIC

4

TYPE NO.	SEC.-PAGE
ECL2500	4-1
ECL2501	4-1
ECL2502	4-1
ECL2503	4-1
ECL2504	4-1
ECL2505	4-1
ECL2506	4-13
ECL2507	4-13
ECL2508	4-13
ECL2509	4-13
ECL2510	4-13
ECL2511	4-1
ECL2512	4-13
ECL2513	4-13
ECL2515	4-33
ECL2516	4-33
ECL2517	4-45
ECL2520	4-53
ECL2521	4-53
ECL2522	4-53
ECL2523	4-53
ECL2530	4-65
ECL2531	4-65
ECL2536	4-73
ECL2537	4-73
ECL2540	4-85
ECL2541	4-85
ECL2542	4-85

ECL INDEX FUNCTIONAL

FUNCTION	TYPE	SEC.-PAGE
BASIC AND MULTIFUNCTIONAL LOGIC MODULES		
9-Input OR/NOR Gate	ECL2501	4-1
Dual 4-Input OR/NOR Gate	ECL2500	4-1
Triple 2-Input OR/NOR Gate	ECL2502	4-1
Triple 3-Input NOR Gate	ECL2505	4-1
Quadruple 2-Input NOR Gate	ECL2503	4-1
Quadruple Delay/Inverter Gate	ECL2504	4-1
Quadruple 2-Input OR Gate (Common Base)	ECL2511	4-1
4-Wide 2-Input OR-AND/NOR-OR Gate	ECL2509	4-13
4-Wide 3-Input NOR-OR Gate	ECL2506	4-13
4-Wide 3-3-3-2-Input OR-AND/NOR-OR Gate	ECL2510	4-13
5-Wide 2-Input NOR-OR Gate	ECL2507	4-13
6-Wide 2-Input NOR-OR Gate	ECL2508	4-13
Dual 2-Wide 2-Input OR-AND/NOR-OR Gate (Common Input)	ECL2513	4-13
Dual 3-Wide 2-Input NOR-OR Gate (Common Inputs)	ECL2512	4-13
4		
ARITHMETIC AND DECODER MODULES		
4-Bit Group Carry	ECL2515	4-33
Full Sum-Carry Adder	ECL2516	4-33
3-Bit Decoder with Enable	ECL2517	4-45
MULTI-OUTPUT GATES (DRIVERS)		
Dual 2-Input OR/NOR Gate (3 OR Outputs per Gate, 1 NOR Output per Gate)	ECL2520	4-53
Dual 3-Input OR Gate (3 OR Outputs per Gate)	ECL2521	4-53
Dual 3-Input NOR Gate (3 NOR Outputs per Gate)	ECL2523	4-53
Dual 4-Input NOR Gate (2 NOR Outputs per Gate)	ECL2522	4-53
LINE RECEIVERS/DRIVERS		
Dual Differential-Amplifier Receiver	ECL2530	4-65
Dual Line Driver	ECL2531	4-65
CONVERTERS		
Dual HLL-to-ECL OR/NOR	ECL2536	4-73
Dual ECL-to-HLL OR/NOR	ECL2537	4-73
STORAGE (LATCHES)		
Dual D-Type Latch	ECL2540	4-85
Dual Single-Input Gated Clocked Latch	ECL2541	4-85
Dual 2-Input Gated Clocked Latch	ECL2542	4-85

ECL TECHNICAL INFORMATION

ultra-high speed: 2-3 ns

The ECL2500 Series is a compatible catalog family of ultra-high-speed (2-3 ns) ECL functions designed to fulfill the integrated-circuit requirements of next-generation computer systems. Twenty-eight device types perform both multifunction and complex logic, storage, and interface functions (up to 13 gates/package), all of which are offered in the economical industry-standard 16-pin plastic dual-in-line package.

summary of functions

4

	Gates/Pkg	Number of Types	Remarks
Logic			
Basic Gates and Multifunction Gates	1-6	18	Complementary Outputs High Fan-in High Fan-out Dotted Inputs/Outputs Multi-Output
Arithmetic and Decoder	5-12	3	Full Adder 3-Bit Decoder 5-Bit Group Carry
Interface			
Line Driver	2	1	Drives Two 50- Ω Lines
Line Receiver	2	1	High CMRR
High-Level-to-ECL Converter	2	1	Compatible with TTL, DTL, RTL
ECL-to-High-Level Converter	2	1	
Storage			
Multifunction Latch	4	1	Single-input gated
Complex Latch	9-13	2	2-input gated
Total Compatible Functions		28	

ECL TECHNICAL INFORMATION

absolute maximum ratings

Power Supply Voltage (V_{CC} to V_{EE})	6 V
Input Voltage (V_{in} @ $V_{BB} = 0.0$ V)	± 2 V
Output Source Current	40 mA d-c
Storage Temperature Range	-40°C to 150°C

recommended operating conditions

V_{CC} (Pin ③ and/or Pin ⑥)	1.32 V
V_{BB} (Pin ⑯)	OV (Gnd)
V_{EE} (Pin ⑩)	-3.2 V
Operating Temperature Range	0° to 75° C
System Impedance	50Ω

4

electrical characteristics of basic ECL gate

Test Conditions:		$V_{CC} = 1.32$ V, $V_{BB} = 0$,	Typical
		$V_{EE} = -3.2$ V, $T_A = 25^{\circ}\text{C}$	
Fan-out	Speed	t_t (10% – 90% pts)	1-10
	Fan-out = 1		2.8 ns
		t_p (50% pts)*	2.3 ns
	Fan-out = 10	t_t *	4.3 ns
		t_p *	3.5 ns
Power Dissipation/Gate		Unterminated, P_{DU}	30 mW
		Terminated, P_{DT} **	60 mW
Logic Levels:			
		Logical "1"	400 mV
		Logical "0"	-400 mV
Noise Margin			200 mV

*See switching waveforms in figure 6.

**Complementary outputs driving 50Ω to Gnd and 270Ω to -3.2 V.

ECL

TECHNICAL INFORMATION

basic ECL gate


The basic ECL gate configuration is shown in figure 1. The high-speed performance results from the nonsaturating operation of the high- f_T transistor current switches. The high impedance of the load (input to differential amplifier) coupled with the low impedance of the driving source (emitter-follower output) allows high d-c fan-out. High-speed operation and high a-c fan-out are possible because all circuits are designed to operate in a $50\text{-}\Omega$ system. When high-speed operation is a requirement, it is recommended that terminated $50\text{-}\Omega$ transmission lines be utilized to interconnect circuits.

The basic ECL gate design of the ECL2500 Series provides both the output function Y and its complement Z ; however, to maximize logic capability, some modules have only one output.

4


To minimize the number of packages to implement a system, and to reduce external connections, many units in the ECL2500 Series include logical connections between gates within the package. In-phase collector dotting (positive AND logic), out-of-phase emitter dotting (positive OR logic), and multiple inputs common to one package pin have been utilized to provide a very comprehensive logic family. An example of output dotting within the package is shown in figure 2. The positive logic WIRED-AND function is achieved by connecting in-phase collectors and the incorporation of an up-level clamp transistor. The positive logic WIRED-OR function within the package is accomplished by connecting out-of-phase-emitter-follower outputs. This inherent logic flexibility provides the system designer with a logic family with 1.6 times the logic/module density of conventional digital logic families.

figure 1. ECL gate



ECL TECHNICAL INFORMATION

figure 2. ECL output dotting




logic levels

Typical logic levels for the basic gate are 400 mV for a logical "1" and -400 mV for a logical "0" when operating with $V_{CC} = 1.32$ V, $V_{EE} = -3.2$ V, and $V_{REF} = 0$ V. Minimum levels when operating at 25°C free-air temperature and loaded with 50 Ω to ground and 270 Ω pulldown to -3.2 V are ± 350 mV. These logic levels are ensured with inputs at ± 200 mV which provide 150 mV of d-c noise margin. Since the actual threshold is approximately 150 mV and typical output levels are 400 mV, typical d-c noise margin in excess of 200 mV can be expected. Transfer characteristics for the basic gate are shown in figure 3.

For gating functions which have emitter dots or parallel emitter followers, up levels will be increased by 50 mV to 450 mV. Likewise, down levels will increase by a similar amount to -350 mV.

ECL TECHNICAL INFORMATION

figure 3. transfer characteristics-basic ECL gate



loading

To minimize package dissipation and to permit the external WIRED-OR (positive logic) function, the emitter-follower outputs have been left unterminated. The emitter-follower output is capable of driving a load of up to 25 mA d-c, but requires an externally provided negative voltage source and termination. The recommended termination includes a $270\text{-}\Omega$ resistive load (pulldown) to V_{EE} (-3.2 V) and 50\textohm to V_{BB} (GND). To utilize the high-speed characteristics ($\approx 2\text{-ns}$ switching speeds) of the ECL2500 Series, transmission lines or other controlled-impedance systems should be utilized to accomplish interconnections. The 50\textohm to ground provide proper termination when a 50\textohm transmission line is used.

When operating in a controlled-impedance interconnection system, two general classes of fan-out loading are permitted. The first (cluster loading) involves loads which can be connected within two inches from any source (output). The measurement is made between package pins. (Seating plane is used as a reference point.) These loads, called source stubs, are treated as lumped-capacitance loads which increase switching times but cause no reflection problems.

Since ECL circuit outputs may be directly wired together (emitter "dotted") to provide an OR (positive logic) function, cluster loading constraints apply to each of the sources making up the WIRED-OR. Up to ten such outputs may be "dotted" provided no two are more than two inches apart.

ECL TECHNICAL INFORMATION


A second class of fan-out loading is commonly referred to as distributive loading. Such loads are greater than two inches from any source as measured between package pins (seating plane is used as reference point). These loads must be treated as lumped loads along a transmission line. The logic levels and switching speeds of the ECL2500 Series permit a maximum lumped load of 20 pF with less than a 20 per cent reflection coefficient for a 50- Ω printed-circuit line ($\epsilon_r = 4.5$). However, these loads must be 4.5 inches or more apart. Smaller lumped loads may be spaced closer together provided no more than 20 pF exists along any 4.5 inches of line measured outside the two-inch source stub.

Lumped loads may consist of circuit (gate) input capacitance and stub capacitance if used. Capacitances due to circuit inputs are ≈ 5.0 pF per input, while that attributed to stubs is dependent on the type of transmission line used. Figure 4 shows a typical distributive-loading arrangement.

Both cluster and distributive loads may be employed separately or in combination. Termination resistors for a load configuration involving only a cluster may be placed where convenient, but any other configuration requires termination at the end of the transmission line.

4

figure 4. typical distributive loading



ECL INTEGRATED CIRCUITS


TYPES ECL2500 THRU ECL2505, ECL2511 EMITTER-COUPLED-LOGIC GATES

ECL2500 SERIES EMITTER-COUPLED-LOGIC (ECL) BASIC GATES FOR APPLICATION IN ULTRA-HIGH-SPEED DIGITAL SYSTEMS

description

The ECL2500 series is a compatible family of ECL functions with basic gate delays of 2 to 3 ns per stage. The family is specifically designed for operation from 0°C to 75°C.

The ECL2500 family includes:



TYPES ECL2500 THRU ECL2505, ECL2511
BULLETIN NO. DL-S 691-1236, OCTOBER 1969

- Basic Gate Modules
- Multifunction Gate Modules
- Bistable Modules
- Arithmetic Modules
- Interface Modules
- Memory Module

family features

4

- High speed... typical gate propagation delay time of 2.5 ns
- Complementary OR/NOR outputs with capability for wired-OR connections
- Designed for use with transmission lines to ensure maximum signal transmission without noise. Characterized for 50-ohm lines
- High noise immunity: ± 225 mV typical at 25°C

This data sheet covers the basic gate modules. Separate data sheets cover the balance of the ECL2500 modules.

ECL2500 series basic gates

The seven ECL2500 series modules that form the basic gate group are shown in the table below. These modules contain various combinations of the basic ECL gate shown in the schematic of Figure A and the logic diagrams of Figure B.

SUMMARY OF MODULES IN BASIC GATE GROUP

MODULE	GATES PER MODULE	INPUTS PER GATE	POSITIVE LOGIC	OUTPUTS PER GATE	
				Y (OR)	Z (NOR)
ECL2500	2	4	OR/NOR	1	1
ECL2501	1	9	OR/NOR	1	1
ECL2502	3	2	OR/NOR	1	1
ECL2503	4	2	NOR		1
ECL2504	4	1	OR/NOR	1	1
ECL2505	3	3	NOR		1
ECL2511	4	2 (1 common to each gate)	OR	1	

ECL TECHNICAL INFORMATION

unused inputs

To ensure high-speed operation all unused inputs should be tied to -1.0 ± 0.5 V.

power dissipation

Basic gate power drain with outputs unterminated is between 22 mW and 34 mW under the following conditions:

$$\begin{array}{ll} V_{CC} = 1.32 \text{ V} & \text{All inputs at } 400 \text{ mV} \\ V_{EE} = -3.2 \text{ V} & \\ V_{BB} = 0 \text{ V} & \end{array}$$


When terminated into 50Ω to ground and 270Ω to -3.2 V, each emitter-follower output will dissipate an additional 22 mW in the up-level state and approximately 8 mW in the down-level state. Therefore, a basic gate with terminated complementary outputs will dissipate approximately 60 mW.

4

switching times


Switching-time performance at 25°C with various capacitive loadings is described in figure 5. This capacitive loading is directly relatable to a-c fan-out assuming 4.5 pF per gate input. Delay-time degradation with increasing fan-out approximates 75 ps per additional load. Switching-time waveform definitions and output terminations used for testing are shown in figure 6.

figure 5. switching time vs loading



ECL
TECHNICAL INFORMATION

figure 6. switching time waveforms



arithmetic and decoder

In addition to multifunction logic, more complex gating functions such as a 5-Bit Group Carry, Full Sum/Carry Adder, and 3-Bit Decoder have been included in the ECL2500 Series. Each of these modules will implement logic functions found in most large systems.

The 5-Bit Group Carry (ECL2515) is designed to provide the "look-ahead" carry feature required in high-speed adder applications. By utilizing this device and implementing the add function, significant reduction in addition delay time can be achieved as compared to ripple-through-carry addition.


ECL TECHNICAL INFORMATION

The Full Sum-Carry Adder (ECL2516) produces the sum and carry outputs along with their complements for 1-bit additions. This addition can be accomplished in less than 3 ns.

The 3-Bit Decoder with Enable (ECL2517) generates a negative logical "1" on one of eight outputs dependent on the 3-bit binary input. The enable or 4th-bit input permits 4-bit binary decoding when two ECL2517 packages are utilized as shown in figure 7. Also shown is the binary decoding for the eight outputs of the ECL2517.

figure 7. 4-bit binary decode application

4



line driver

Each of the line drivers in the ECL2531 (2 per package) is designed to drive two $50\text{-}\Omega$ transmission lines from both its in-phase and out-of-phase outputs. This permits fanning-out in two directions from each output.

ECL TECHNICAL INFORMATION


line receiver

The Dual Line Receiver (ECL2530) is designed to provide compatibility with the dual-line driver; however, it can be driven by any of the functions in the family. Its unique characteristics stem from optimization of the basic gate differential amplifier allowing input of a differential signal. Common-mode noise rejection of the Line Receiver permits transmission of logic signals over paths which are exposed to rather large noise transients and between areas in a machine which have devices operating at significantly different junction temperatures.

A typical connection arrangement is shown in figure 8.

figure 8. line driver/line receiver application

4



ECL TECHNICAL INFORMATION

multi-output gates (drivers)


Additional fan-out or drive capability is provided in the ECL2500 Series through the use of gates with multiple emitter-follower outputs on either the in-phase or out-of-phase side of a basic gate. Additional logic flexibility can be obtained via external WIRED-OR connections of emitter-followers from these gates.

There are four dual-gate packages in the family which have gates with as many as four inputs or as many as four emitter-followers. Refer to the ECL2520 through ECL2523 for input/output combinations available.

The multiple emitter-follower circuit diagram and logic diagram is shown in figure 9.

4

figure 9. multi-output emitter-followers



ECL TECHNICAL INFORMATION

logic-level converters

Two Dual Logic-Level Converters are offered in the ECL2500 Series.

ECL2536	High-Level Logic to ECL
ECL2537	ECL to High-Level Logic (HLL)

The level converters are so designed that the High-Level-Logic inputs or outputs are compatible with standard saturated logic such as TTL, DTL and RTL.

The ECL2536 contains two HLL-to-ECL converters, each having an HLL input and an ECL input. The ECL input is most often used to inhibit the converter. Worst-case HLL-input levels must be ≥ 1.2 V and ≤ 0.5 V when operating with a V_{CC} of 5.0 V for the input stage.

The ECL2537 contains two ECL-to-HLL converters, each having two ECL inputs. When operating with a $V_{CC} = 5.0$ V and an external pulldown resistor, the output levels are:

Logical "1"	≥ 3.4 V
Logical "0"	≤ 0.4 V

The external pulldown resistor may be varied to satisfy the current-sinking requirement when driving TTL or DTL. Figure 10(b) shows a typical connection.

storage functions

Storage elements in the ECL2500 Series consist of three Dual "D" type flip-flops, commonly referred to as latches.

The ECL2540 is a dual latch which requires both a negative-going clock and its complement to store data presented at the data (D) input. Each latch has complementary outputs and dissipates the least amount of power (≈ 60 mW) of the latches. Refer to the ECL2540 logic diagram for associated switching-time waveforms.

The ECL2541 and ECL2542 provide single-phase clock operation in addition to built-in gating features. Each latch in the ECL2541 has a single gated input, complementary outputs, plus multi-output emitter followers on one side of the latch. Multiple emitter-followers permit fan-out in two directions. Each latch in the ECL2542 has two gated inputs and a single output.

The ECL2541 and ECL2542 are defined for negative-logic inputs and upon application of a logical "1" (low level) clock the complement of the data presented at the \bar{D} input will appear as output Q. Also, both devices have set and reset inputs which operate independent of the clock. The truth tables and switching waveforms applicable to these devices are shown on the data sheet.

4

ECL TECHNICAL INFORMATION

figure 10 (a). TTL to ECL logic-level converter

4






figure 10 (b). ECL to TTL logic-level converter



TYPES ECL2500 THRU ECL2505, ECL2511 EMITTER-COUPLED-LOGIC GATES

schematic



logic

POSITIVE LOGIC
 $A = \text{HIGH}$ $Z = A + B$
 $A = \text{LOW}$ $Y = A \cdot B$

NEGATIVE LOGIC
 $A = \text{HIGH}$ $Z = \overline{A} + \overline{B}$
 $A = \text{LOW}$ $Y = \overline{A} \cdot \overline{B}$

FIGURE B—TYPICAL LOGIC DIAGRAMS

Positive logic OR/NOR functions or negative logic AND/NAND functions are provided at the Y (OR) and Z (NOR) outputs, as shown.

4

Emitter-follower outputs require external pull-down resistors. The wired-OR function can be obtained by connecting emitter-follower outputs of separate gates together. Only one pull-down resistor is required for each wired-OR node.

absolute maximum ratings (see note 1)

Terminal voltages and currents	See table below
Storage temperature range	-40°C to 150°C
Temperature range with supply and bias voltages applied	-40°C to 100°C

TERMINAL VOLTAGE AND/OR CURRENT, $T_A = 0^\circ\text{C}$ TO 75°C (SEE NOTES 2 AND 3)

TERMINAL	REMARKS	VOLTAGE		CURRENT
		CONTINUOUS	20-μs SURGE	
V_{CC}		2 V	4.5 V	
V_{EE}		-4 V	-7 V	
Each Input	All other inputs open	-3.5 V	-4 V	
		2 V	2 V	
Output Y	All inputs high			-40 mA
Output Z	All inputs low			-40 mA


recommended operating conditions

Supply voltage V_{CC}	1.32 V ± 2%
Supply voltage V_{EE}	-3.2 V ± 2%
Reference voltage V_{BB}	0 V (GND)
Reverse bias on unused inputs	-1 V ± 0.5 V
Normalized d-c fan-out	0 to 35
Load on each output	characterized at 270Ω to V_{EE} , 50Ω to GND
Operating free-air temperature range	0°C to 75°C

- NOTES: 1. Absolute maximum ratings are limits beyond which the life of individual devices may be impaired and are never to be exceeded in service or testing.
 2. Maximum terminal conditions must be considered as mutually exclusive.
 3. All voltages are referenced to V_{BB} , which is at GND.

TYPES ECL2500 THRU ECL2505, ECL2511 EMITTER-COUPLED-LOGIC GATES

logic



4

NC—No internal connection

truth tables (for this series, H = positive voltage, L = negative voltage, X = irrelevant)

ECL2500				ECL2501								ECL2502				ECL2503				ECL2504				ECL2511			
A	B	C	D	A	B	C	D	E	F	G	H	I	Y	Z	A	B	Y	Z	A	B	Z	A	Y	Z	A	B	Y
L	L	L	L	L	L	L	L	L	L	L	L	L	L	H	L	L	L	H	L	L	L	H	L	L	L	L	
H	X	X	X	H	X	X	X	X	X	X	X	X	X	H	L	H	X	H	L	H	X	L	H	X	H	L	
X	H	X	X	X	X	X	X	X	X	X	X	X	X	H	L	X	H	H	L	X	H	L	H	H	L	H	
X	X	H	X	X	X	X	X	X	X	X	X	X	X	H	L	X	X	H	L	X	H	L	H	H	L	H	
X	X	X	H	X	X	X	X	X	X	X	X	X	X	H	L	X	X	X	H	X	H	L	X	H	H	L	
X	X	X	X	H	X	X	X	X	X	X	X	X	X	H	L	X	X	X	X	H	X	H	X	H	H	L	
H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	L	H	H	H	L	

1

TEXAS INSTRUMENTS
INCORPORATED

POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

TYPES ECL2500 THRU ECL2505, ECL2511 EMITTER-COUPLED-LOGIC GATES

4

electrical characteristics at specified free-air temperature

PARAMETER	TEST FIGURE	TEST CONDITIONS*	MODULE						SEE NOTE 4			UNIT	
			ECL2500	ECL2501	ECL2502	ECL2503	ECL2504	ECL2505	ECL2511	MIN	TYP	MAX	
V_{IH} High-level input voltage			0°C 25°C 75°C	•	•	•	•	•	•	150 150 150	720 720 720	mV	
V_{IL} Low-level input voltage			0°C 25°C 75°C	•	•	•	•	•	•	-1500 -1500 -1500	-150 -150 -150	mV	
$V_{OH(Y)}$ High-level output voltage at OR output	2	$V_I = 0.2 \text{ V}$	0°C 25°C 75°C	•	•	•	•	•	•	315 350 495	390 425 500 580	mV	
$V_{OL(Y)}$ Low-level output voltage at OR output	2	$V_I = -0.2 \text{ V}$	0°C 25°C 75°C	•	•	•	•	•	•	-505 -490	-445 -425 -350 -310	mV	
$V_{OH(Z)}$ High-level output voltage at NOR output	2	$V_I = -0.2 \text{ V}$	0°C 25°C 75°C	•	•	•	•	•	•	315 350 495	390 425 500 580	mV	
$V_{OL(Z)}$ Low-level output voltage at NOR output	2	$V_I = 0.2 \text{ V}$	0°C 25°C 75°C	•	•	•	•	•	•	-420 -325	-385 -365 -310 -280	mV	
$V_{OL(Z)}$ Low-level output voltage at NOR output	2	$V_I = 0.4 \text{ V}$	0°C 25°C 75°C	•	•	•	•	•	•	-505 -490 -380	-455 -425 -315	mV	
$V_{OH(Y)}$ High-level output voltage at OR output	2	$V_I = 0.15 \text{ V}$	0°C 25°C 75°C	•	•	•	•	•	•	290 325		mV	
$V_{OL(Y)}$ Low-level output voltage at OR output	2	$V_I = -0.15 \text{ V}$	0°C 25°C 75°C	•	•	•	•	•	•		-325 -290		mV
$V_{OH(Z)}$ High-level output voltage at NOR output	2	$V_I = -0.15 \text{ V}$	0°C 25°C 75°C				•	•	•	290 325			mV
$V_{OL(Z)}$ Low-level output voltage at NOR output	2	$V_I = 0.15 \text{ V}$	0°C 25°C 75°C				•	•	•		-290 -260		mV
I_{IH} High-level input current (each input)	3	$V_I = 0.5 \text{ V}$	0°C 25°C 75°C	•	•	•	•	•	•		255 235 200		μA
I_{IL} Low-level input current	4	$V_I = -3.2 \text{ V}$	0°C 25°C 75°C	•	•	•	•	•	•		-0.5† -0.6† -0.9†		μA
I_{CC} or Supply current -IEE	5	$V_I = -0.5 \text{ V}$	25°C	•	•	•	•	•	•	8 4 13 18 18 13 18	15 6 21 28 28 21 28		mA
C_{in} Input capacitance (each input)		See Note 5	25°C	•	•	•	•	•	•		5		pF
Z_{out} Output impedance		See Note 6	25°C	•	•	•	•	•	•		5		Ω

* $V_{BB} = \text{GND}$, $V_{CC} = 1.32 \text{ V} \pm 1\%$, $V_{EE} = -3.20 \text{ V} \pm 1\%$.

† These are worst-case values for nine inputs in parallel. See Supplementary Parameter Measurement Information for each gate.

- NOTES:
- The algebraic convention where the most positive limit is designated as maximum is used in this data sheet for logic voltage levels only, e.g., if -350 mV is a maximum, the typical and minimum limits are more negative voltages.
 - C_{in} is measured using peak-current techniques. A square-wave input pulse is applied, and the input current waveform is integrated with respect to time to determine Q . $C_{in} = Q/V$.
 - Constant-current loads are used to determine the output impedance which is derived from the slope of a V_O vs I_O curve.

TYPES ECL2500 THRU ECL2505, ECL2511 EMITTER-COUPLED-LOGIC GATES

typical operating characteristics at specified free-air temperature (see figure 1)

PARAMETER	C_L	T_A	ECL2500 ECL2502 ECL2504	ECL2501		ECL2503 ECL2505	ECL2511		UNIT
			ANY OUTPUT	Y OUTPUT	Z OUTPUT	ANY OUTPUT	A INPUTS	B INPUT	
			TYP†	TYP†	TYP†	TYP†	TYP†	TYP†	
t_{PHL} Propagation delay time, high-to-low-level output and/or	4 pF	0°C	2.4	2.4	2.6	2.6	2.4	2.7	ns
		25°C	2.3	2.3	2.4	2.5	2.5	2.8	
		75°C	2.4	2.4	2.6	2.6	2.4	2.7	
t_{PLH} Propagation delay time, low-to-high-level output	50 pF	0°C	3.5	3.5	3.8	3.8	3.4	3.4	ns
		25°C	3.3	3.3	3.5	3.5	3.6	3.7	
		75°C	3.5	3.5	3.8	3.8	3.4	3.4	
t_{THL} Transition time, high-to-low-level output and/or	4 pF	0°C	3.3	3.3	5.1	4.3	4.0	4.2	ns
		25°C	3.0	3.0	4.8	4.0	3.8	4.0	
		75°C	3.3	3.3	5.1	4.3	4.0	4.2	
t_{TLH} Transition time, low-to-high-level output	50 pF	0°C	4.2	4.2	4.7	4.4	4.5	4.7	ns
		25°C	3.9	3.9	4.4	4.1	4.3	4.5	
		75°C	4.2	4.2	4.7	4.4	4.5	4.7	

†See Supplementary Parameter Measurement Information for MIN and MAX values at $T_A = 25^\circ\text{C}$.

PARAMETER MEASUREMENT INFORMATION

4





FIGURE 1—PROPAGATION DELAY AND TRANSITION TIMES

- NOTES: 7. The generator has the following characteristics: $Z_{out} = 50 \Omega$, PRR = 1 MHz.
 8. The waveforms are monitored on an oscilloscope with a rise time of less than or equal to 350 ps. Either a high-impedance probe with an input impedance of $100 \text{ k}\Omega$ paralleled by 2 pF , or a $50\text{-}\Omega$ impedance system can be used. The $50\text{-}\Omega$ resistors designated R_O are the oscilloscope input resistance in the $50\text{-}\Omega$ system or discrete resistors with a high-impedance probe.
 9. C_L includes probe and fixture capacitance. A capacitance of 50 pF can be used to approximate an a-c fan-out of 10.


TYPES ECL2500 THRU ECL2505, ECL2511 EMITTER-COUPLED-LOGIC GATES

PARAMETER MEASUREMENT INFORMATION[†]




- A. V_I is applied to each input separately.
- B. Each output is tested separately.

FIGURE 2— V_{OH} AND V_{OL}




Each input is tested separately.

FIGURE 3— I_{IH}



All inputs of all gates are connected in parallel.

FIGURE 4— I_{IL}



- A. All gates are tested simultaneously.
- B. I_{CC} is the total current into all V_{CC} terminals.

FIGURE 5— I_{CC} OR I_{EE}

[†]Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

TYPES ECL2500 THRU ECL2505, ECL2511 EMITTER-COUPLED-LOGIC GATES

SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

electrical characteristics at specified free-air temperature

PARAMETER (SEE NOTE 10)	TERMINALS TO BE TESTED (SEE NOTE 11)		TEST FIGURE	INPUT CONDITIONS			T _A	MIN	TYP	MAX	UNIT
	INPUTS	OUTPUTS		INPUT UNDER TEST	OTHER INPUT(S) OF SAME GATE	INPUTS OF OTHER GATE(S)					

ECL2500 V_{BB} (pin 15) = GND, V_{CC} (pin 3 and pin 6) = 1.32 V, V_{EE} (pin 10) = -3.2 V

V _{OH(Y)}	1,13,14,16 8,9,11,12	2 5	2	0.2 V	-0.5 V	-0.5 V	0°C 25°C 75°C	315 350 425 495 580	390 425 500 580	mV
V _{OL(Y)}	1,13,14,16 8,9,11,12	2 5	2	-0.2 V	-0.5 V	-0.5 V	0°C 25°C 75°C	-505 -490 -385	-445 -425 -310	mV
V _{OH(Z)}	1,13,14,16 8,9,11,12	4 7	2	-0.2 V	-0.5 V	-0.5 V	0°C 25°C 75°C	315 350 495 580	390 425 500 580	mV
V _{OL(Z)}	1,13,14,16 8,9,11,12	4 7	2	0.2 V	-0.5 V	-0.5 V	0°C 25°C 75°C	-420 -325	-385 -310 -280	mV
V _{OL(Z)}	1,13,14,16 8,9,11,12	4 7	2	0.4 V	-0.5 V	-0.5 V	0°C 25°C 75°C	505 490 380	455 425 315	mV
V _{OH(Y)}	12	5	2	0.15 V	-0.5 V	-0.5 V	0°C 25°C 75°C	290 325		mV
V _{OL(Y)}	12	5	2	-0.15 V	-0.5 V	-0.5 V	0°C 25°C 75°C		-325 -290	mV
I _{OH}	1,13,14,16 8,9,11,12		3	0.5 V	-0.5 V	-0.5 V	0°C 25°C 75°C		255 235 200	μA
I _{IL}	1,13,14,16 8,9,11,12		4	All inputs of both gates in parallel at -3.2 V			0°C 25°C 75°C		-0.5 -0.5 -0.8	μA

ECL2501 V_{BB} (pin 15) = GND, V_{CC} (pin 3) = 1.32 V, V_{EE} (pin 10) = -3.2 V

V _{OH(Y)}	1,7,8,9,11, 12,13,14,16	2	2	0.2 V	-0.5 V		0°C 25°C 75°C	315 350 425 495 580	390 425 500 580	mV
V _{OL(Y)}	1,7,8,9,11, 12,13,14,16	2	2	-0.2 V	-0.5 V		0°C 25°C 75°C	-505 -490 -385	-455 -425 -310	mV
V _{OH(Z)}	1,7,8,9,11, 12,13,14,16	4	2	-0.2 V	-0.5 V		0°C 25°C 75°C	315 350 495 580	390 425 500 580	mV
V _{OL(Z)}	1,7,8,9,11, 12,13,14,16	4	2	0.2 V	-0.5 V		0°C 25°C 75°C	420	385 365 310 280	mV
V _{OL(Z)}	1,7,8,9,11, 12,13,14,16	4	2	0.4 V	-0.5 V		0°C 25°C 75°C	-505 -490 -380	455 425 315	mV
V _{OH(Y)}	1	2	2	0.15 V	-0.5 V		0°C 25°C 75°C	290 325		mV
V _{OL(Y)}	1	2	2	-0.15 V	-0.5 V		0°C 25°C 75°C		-325 -290	mV
I _{OH}	1,7,8,9,11, 12,13,14,16		3	0.5 V	-0.5 V		0°C 25°C 75°C		255 235 200	μA
I _{IL}	1,7,8,9,11, 12,13,14,16		4	All inputs in parallel at -3.2 V			0°C 25°C 75°C		-0.5 -0.6 -0.9	μA

- NOTES: 10. See page 4 for defining term associated with each symbol.
 11. Each gate is tested separately unless otherwise noted. See referenced test figure for output termination.
 Gates not under test have their outputs terminated in the same manner, and power applied.

4

TYPES ECL2500 THRU ECL2505, ECL2511 EMITTER-COUPLED-LOGIC GATES

SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

electrical characteristics at specified free-air temperature

PARAMETER (SEE NOTE 10)	TERMINALS TO BE TESTED (SEE NOTE 11)		TEST FIGURE	INPUT CONDITIONS			T _A	MIN	TYP	MAX	UNIT
	INPUTS	OUTPUTS		INPUT UNDER TEST	OTHER INPUT(S) OF SAME GATE	INPUTS OF OTHER GATES					
ECL2502 V _{BB} (pin 15) = GND, V _{CC} (pin 3 and pin 6) = 1.32 V, V _{EE} (pin 10) = -3.2 V											
V _{OH(Y)}	14,16 12,13 9,11	2 4 7	2	0.2 V	-0.5 V	-0.5 V	0°C 25°C 75°C	315 350 495	390 425 500	580	mV
V _{OL(Y)}	14,16 12,13 9,11	2 4 7	2	-0.2 V	-0.5 V	-0.5 V	0°C 25°C 75°C	-505 -490 -385	-445 -425 -310	-350	mV
V _{OH(Z)}	14,16 12,13 9,11	1 5 8	2	-0.2 V	-0.5 V	-0.5 V	0°C 25°C 75°C	315 350 495	390 425 500	580	mV
V _{OL(Z)}	14,16 12,13 9,11	1 5 8	2	0.2 V	-0.5 V	-0.5 V	0°C 25°C 75°C	-420	-385 -365 -325	-310 -280	mV
V _{OL(Z)}	14,16 12,13 9,11	1 5 8	2	0.4 V	-0.5 V	-0.5 V	0°C 25°C 75°C	-505 -490 -380	-455 -425 -315	-350	mV
V _{OH(Y)}	11	7	2	0.15 V	-0.5 V	-0.5 V	0°C 25°C 75°C	290 325			mV
V _{OL(Y)}	11	7	2	-0.15 V	-0.5 V	-0.5 V	0°C 25°C 75°C			-325 -290	mV
I _{IH}	14,16 12,13 9,11		3	0.5 V	-0.5 V	-0.5 V	0°C 25°C 75°C			255 235 200	μA
I _{IL}	14,16 12,13 9,11		4	All inputs of all gates in parallel at -3.2 V			0°C 25°C 75°C			-0.5 -0.5 -0.6	μA
ECL2503 V _{BB} (pin 15) = GND, V _{CC} (pin 3 and pin 6) = 1.32 V, V _{EE} (pin 10) = -3.2 V											
V _{OH(Z)}	1,16 13,14 11,12 8,9	2 4 5 7	2	-0.2 V	-0.5 V	-0.5 V	0°C 25°C 75°C	315 350 495	390 425 500	580	mV
V _{OL(Z)}	1,16 13,14 11,12 8,9	2 4 5 7	2	0.2 V	-0.5 V	-0.5 V	0°C 25°C 75°C	-420	-385 -365 -325	-310 -280	mV
V _{OL(Z)}	1,16 13,14 11,12 8,9	2 4 5 7	2	0.4 V	-0.5 V	-0.5 V	0°C 25°C 75°C	-505 -490 -380	-455 -425 -315	-350	mV
V _{OH(Z)}	9	7	2	-0.15 V	-0.5 V	-0.5 V	0°C 25°C 75°C	290 325			mV
V _{OL(Z)}	9	7	2	0.15 V	-0.5 V	-0.5 V	0°C 25°C 75°C			-290 -260	mV
I _{IH}	1,16 13,14 11,12 8,9		3	0.5 V	-0.5 V	-0.5 V	0°C 25°C 75°C			255 235 200	μA
I _{IL}	1,16 13,14 11,12 8,9		4	All inputs of all gates in parallel at -3.2 V			0°C 25°C 75°C			-0.5 -0.5 -0.8	μA

- NOTES: 10. See page 4 for defining term associated with each symbol.
 11. Each gate is tested separately unless otherwise noted. See referenced test figure for output termination. Gates not under test have their outputs terminated in the same manner, and power applied.

TYPES ECL2500 THRU ECL2505, ECL2511 EMITTER-COUPLED-LOGIC GATES

SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

electrical characteristics at specified free-air temperature

PARAMETER (SEE NOTE 10)	TERMINALS TO BE TESTED (SEE NOTE 11)		TEST FIGURE	INPUT CONDITIONS		T _A	MIN	TYP	MAX	UNIT
	INPUTS	OUTPUTS		INPUT UNDER TEST	OTHER INPUT(S) OF SAME GATE					
	Y	Z								

ECL2504 V_{BB} (pin 15) = GND, V_{CC} (pin 3 and pin 6) = 1.32 V, V_{EE} (pin 10) = -3.2 V

V _{OH(Y)}	14	1	2	0.2 V	-0.5 V	0°C 25°C 75°C	315 350 495	390 425 500	580	mV	
	13	4									
	12	5									
	11	8									
V _{OL(Y)}	14	1	2	-0.2 V	-0.5 V	0°C 25°C 75°C	-505 -490 -385	-445 -425 -310	-350	mV	
	13	4									
	12	5									
	11	8									
V _{OH(Z)}	14	16	2	-0.2 V	-0.5 V	0°C 25°C 75°C	315 350 495	390 425 500	580	mV	
	13	2									
	12	7									
	11	9									
V _{OL(Z)}	14	16	2	0.2 V	-0.5 V	0°C 25°C 75°C	-420	-385 -365 -310	-280	mV	
	13	2									
	12	7									
	11	9									
V _{OH(Y)}	14	16	2	0.4 V	-0.5 V	0°C 25°C 75°C	-505 -490 -380	-455 -425 -315	-315	mV	
	13	2									
V _{OL(Y)}	13	4	2	0.15 V	-0.5 V	0°C 25°C 75°C	290 325			mV	
	13	4									
I _{IH}	14		3	0.5 V	-0.5 V	0°C 25°C 75°C	255 235 200		μA		
	13										
	12										
	11										
I _{IL}	14		4	Inputs of all gates in parallel at -3.2 V		0°C 25°C 75°C	-0.5 -0.5 -0.5		μA		
	13										
	12										
	11										
ECL2505 V _{BB} (pin 15) = GND, V _{CC} (pin 3 and pin 6) = 1.32 V, V _{EE} (pin 10) = -3.2 V											

V _{OH(Z)}	1,14,16	2	2	-0.2 V	-0.5 V	-0.5 V	0°C 25°C 75°C	315 350 495	390 425 500	580	mV	
	11,12,13	4										
	7,8,9	5										
	1,14,16	2										
V _{OL(Z)}	1,14,16	2	2	0.2 V	-0.5 V	-0.5 V	0°C 25°C 75°C	-420	-385 -365 -310	-310	mV	
	11,12,13	4										
	7,8,9	5										
	1,14,16	2										
V _{OL(Z)}	1,14,16	2	2	0.4 V	-0.5 V	-0.5 V	0°C 25°C 75°C	-505 -490 -380	-455 -425 -315	-315	mV	
	11,12,13	4										
	7,8,9	5										
	9	5										
V _{OH(Z)}	9	5	2	-0.15 V	-0.5 V	-0.5 V	0°C 25°C 75°C	290 325			mV	
	9	5										
V _{OL(Z)}	9	5	2	0.15 V	-0.5 V	-0.5 V	0°C 25°C 75°C	-420	-290 -260	-260	mV	
	9	5										
I _{IH}	1,14,16		3	0.5 V	-0.5 V	-0.5 V	0°C 25°C 75°C	255 235 200		μA		
	11,12,13											
	7,8,9											
	1,14,16											
I _{IL}	1,14,16		4	All inputs of all gates in parallel at -3.2 V		0°C 25°C 75°C	-0.5 -0.6 -0.9		-0.5 -0.6 -0.9	μA		
	11,12,13											
	7,8,9											

- NOTES: 10. See page 4 for defining term associated with each symbol.
 11. Each gate is tested separately unless otherwise noted. See referenced test figure for output termination. Gates not under test have their outputs terminated in the same manner, and power applied.

4

TYPES ECL2500 THRU ECL2505, ECL2511 EMITTER-COUPLED-LOGIC GATES

SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

electrical characteristics at specified free-air temperature

PARAMETER (SEE NOTE 10)	TERMINALS TO BE TESTED (SEE NOTE 11)		TEST FIGURE	INPUT CONDITIONS			T _A	MIN	TYP	MAX	UNIT
	INPUTS	OUTPUTS		INPUT UNDER TEST	OTHER INPUT(S) OF SAME GATE	INPUTS OF OTHER GATES					
ECL2511 V _{BB} (pin 15) = GND, V _{CC} (pin 2, pin 3, pin 6, and pin 7) = 1.32 V, V _{EE} (pin 10) = -3.2 V											
V _{OH(Y)}	16,14	1	2	0.2 V	-0.5 V	-0.5 V	0°C 25°C 75°C	315 350 495	390 425 580	500 580	mV
V _{OH(Y)}	13,14	4									
V _{OL(Y)}	12,14	5									
V _{OL(Y)}	9,14	8									
V _{OH(Y)}	16	1	2	0.15 V	-0.5 V	-0.5 V	0°C 25°C 75°C	290 325			mV
V _{OL(Y)}	16	1	2	-0.15 V	-0.5 V	-0.5 V	0°C 25°C 75°C			-325 -290	mV
I _{IH}	16		3				0°C 25°C 75°C			255 235 200	mV
I _{IL}	13			0.5 V	-0.5 V	-0.5 V	0°C 25°C 75°C				
I _{IL}	12										
I _{IL}	9										
I _{IL}	14		3	0.5 V	-0.5 V		0°C 25°C 75°C			1020 940 800	μA
I _{IL}	16		4				0°C 25°C 75°C			-0.5 -0.5 -0.8	μA
I _{IL}	13										
I _{IL}	12										
I _{IL}	9										
I _{IL}	14			All inputs of all gates in parallel at -3.2 V							

NOTES: 10. See page 4 for defining term associated with each symbol.

11. Each gate is tested separately unless otherwise noted. See referenced test figure for output termination. Gates not under test have their outputs terminated in the same manner, and power applied.

GENERAL APPLICATION INFORMATION

Multiple V_{CC} terminals have been supplied to reduce crosstalk noise. All V_{CC} terminals should be connected even if all gates in a module are not used.

Applications of the ECL2500 basic gates at other than data sheet conditions are covered in a separate family application document.

General loading for fan-out may be divided into two classes:

CLASS I

Short-Line or Cluster Loading.

Loads which can be connected within two inches of any source can be treated as lumped capacitive loads which include the gate inputs and stub-line capacitances. Switching times can be interpolated accordingly. No two dotted outputs can be more than two inches apart for this case.

CLASS II

Long-Line or Distributive Loading.

These loads must be treated as lumped loads along a transmission line and termination should be at the end of the transmission chain. No more than 20 pF of load is recommended per 4.5 inches of 50-ohm printed line (with dielectric constant of 4.5) in order that the reflection coefficient be no greater than 20%. If the loads are lumped loads of 20 pF, they must be 4.5 inches apart. If individual gates and CLASS I loads are distributed, they must not exceed the 20 pF per 4.5 inches of line.

TYPES ECL2500 THRU ECL2505, ECL2511 EMITTER-COUPLED-LOGIC GATES

SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION operating characteristics at specified free-air temperature (see figure 1)

TERMINALS TO BE TESTED (SEE NOTES 12, 13, AND 14)				C_L pF	t_{PHL} and/or t_{PLH} PROPAGATION TIMES—ns						t_{TTL} and/or t_{TTL} TRANSITION TIMES—ns								
INPUT	OUTPUT	INPUT	OUTPUT		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX
ECL2500																			
1, 13, 14, 16	8, 9, 11, 12			4	2.4	1.5	2.3	3.3	2.4		3.3	1.7	3.0	4.7		3.3			
				50	3.5	2.4	3.3	4.4	3.5		4.2	2.5	3.9	6.5		4.2			
ECL2501																			
1,7,8, 9,11, 12,13, 14,16				4	2.4	1.5	2.3	3.3	2.4		3.3	1.7	3.0	4.7		3.3			
				50	3.5	2.4	3.3	4.4	3.5		4.2	2.5	3.9	6.5		4.2			
1,7,8, 9,11, 12,13, 14,16				4	2.6	1.6	2.4	3.4	2.6		5.1	2.8	4.8	6.5		5.1			
				50	3.8	2.4	3.5	4.5	3.8		4.7	2.8	4.4	6.5		4.7			
ECL2502																			
2, 14,16	4, 12,13	7, 9,11		4	2.4	1.5	2.3	3.3	2.4		3.3	1.7	3.0	4.7		3.3			
1	5	8		50	3.5	2.4	3.3	4.4	3.5		4.2	2.5	3.9	6.5		4.2			
ECL2503																			
1, 16	2 13, 14	4 11, 12	5 8, 9	7, 9	4	2.6	1.7	2.5	3.5	2.6		4.3	2.8	4.0	5.6		4.3		
					50	3.8	2.4	3.5	4.5	3.8		4.4	2.8	4.1	6.5		4.4		
ECL2504																			
1, 14, 16	4, 13	5, 7	6, 9	8, 9	4	2.4	1.5	2.3	3.3	2.4		3.3	1.7	3.0	4.7		3.3		
					50	3.5	2.4	3.3	4.4	3.5		4.2	2.5	3.9	6.5		4.2		
ECL2505																			
1, 14, 16	2 11, 13	4 12, 14	5 8, 9	7, 9	4	2.6	1.7	2.5	3.5	2.6		4.3	2.8	4.0	5.6		4.3		
					50	3.8	2.4	3.5	4.5	3.8		4.4	2.8	4.1	6.5		4.4		
ECL2511																			
16	1	13	4	12	5	9	8	4	2.4	1.7	2.5	3.5	2.4	4.0	2.6	3.8	5.2	4.0	
								50	3.4	2.4	3.6	4.5	3.4	4.5	2.6	4.3	6.5	4.5	
14	1	14	4	14	5	14	8	4	2.7	1.9	2.8	3.7	2.7	4.2	2.6	4.0	5.4	4.2	
								50	3.4	2.7	3.7	4.9	3.4	4.7	2.6	4.5	6.5	4.7	

- NOTES: 12. Each gate is tested separately.
 13. The input pulse is measured as it is applied sequentially to each input of the gate under test and a waveform measurement is made at each of the outputs of that gate. Times are as defined in Figure 1.
 14. Bias voltages and loads for the gate under test are shown in Figure 1. Unused gates have inputs biased to -0.5 V, outputs under load, and power applied.


4

TYPES ECL2500 THRU ECL2505, ECL2511 EMITTER-COUPLED-LOGIC GATES

mechanical data

The circuit bars are mounted on a 16-lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperatures with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. This package is intended for insertion in mounting-hole rows on 0.300-inch centers. Once the leads are compressed to 0.300-inch separation and inserted, sufficient tension is provided to secure the package in the board during soldering. Silver-plated leads require no additional cleaning or processing when used in soldered assembly.

The plastic case is electrically nonconductive.



4

terminal designations

Pin assignments are shown in the table below and correspond to the logic diagrams on page 3.

Outputs are denoted Y or Z. Inputs are denoted A, B, C, etc.

Respective inputs and outputs are identified by a gate number preceding the pin symbol.

Power is supplied via the V_{CC} , V_{EE} , and V_{BB} terminals.

V_{BB} is a reference voltage.

NC indicates no internal connection.

PIN ASSIGNMENTS

PIN	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
ECL2500	1A	1Y	V_{CC}	1Z	2Y	V_{CC}	2Z	2A	2B	V_{EE}	2C	2D	1B	1C	V_{BB}	1D
ECL2501	A	Y	V_{CC}	Z	NC	NC	B	C	D	V_{EE}	E	F	G	H	V_{BB}	I
ECL2502	1Z	1Y	V_{CC}	2Y	2Z	V_{CC}	3Y	3Z	3A	V_{EE}	3B	2A	2B	1A	V_{BB}	1B
ECL2503	1A	1Z	V_{CC}	2Z	3Z	V_{CC}	4Z	4A	4B	V_{EE}	3A	3B	2A	2B	V_{BB}	1B
ECL2504	1Y	2Z	V_{CC}	2Y	3Y	V_{CC}	3Z	4Y	4Z	V_{EE}	4A	3A	2A	1A	V_{BB}	1Z
ECL2505	1A	1Z	V_{CC}	2Z	3Z	V_{CC}	3A	3B	3C	V_{EE}	2A	2B	2C	1B	V_{BB}	1C
ECL2511	1Y	V_{CC}	V_{CC}	2Y	3Y	V_{CC}	V_{CC}	4Y	4A	V_{EE}	NC	3A	2A	B	V_{BB}	1A

PRINTED IN U.S.A.
TI cannot assume any responsibility for any circuits shown
or represent that they are free from patent infringement.

171

ECL INTEGRATED CIRCUITS

TYPES ECL2506 THRU ECL2510, ECL2512, ECL2513 MULTIFUNCTION EMITTER-COUPLED-LOGIC GATES


ECL2500 SERIES EMITTER-COUPLED-LOGIC (ECL) MULTIFUNCTION GATES FOR APPLICATION IN ULTRA-HIGH-SPEED DIGITAL SYSTEMS

description

The ECL2500 series is a compatible family of ECL functions with basic gate delays of 2 to 3 ns per stage. The family is specifically designed for operation from 0°C to 75°C.

The ECL2500 family includes:

- Basic Gate Modules
- **Multifunction Gate Modules**
- Bistable Modules
- Arithmetic Modules
- Interface Modules
- Memory Module



family features

- High speed . . . typical gate propagation delay time of 2.5 ns
- Complementary OR/NOR outputs with capability for wired-OR connections
- Designed for use with transmission lines to ensure maximum signal transmission without noise. Characterized for 50-ohm lines
- High noise immunity: ± 225 mV typical at 25°C

This data sheet covers the multifunction-gate modules. Separate data sheets cover the balance of the ECL2500 modules.

ECL2500 series multifunction gates

The seven ECL2500 series modules that form the multifunction gate group are shown in the table below. These modules contain various combinations of the multifunction ECL circuit shown in the schematic of Figure A and the logic diagrams of Figure B.

TYPES ECL2506 THRU ECL2510, ECL2512, ECL2513
BULLETIN NO. DL-S 6911245, OCTOBER 1969


4

SUMMARY OF MODULES IN MULTIFUNCTION GATE GROUP


MODULE	GATES PER MODULE	INPUTS PER GATE	POSITIVE LOGIC	OUTPUTS PER MODULE	
				Y	Z
ECL2506	4	3	NOR-OR		1
ECL2507	5	2	NOR-OR		1
ECL2508	6	2	NOR-OR		1
ECL2509	4	2	OR-AND/NOR-OR	1	1
ECL2510	4	3,3,3,2	OR-AND/NOR-OR	1	1
ECL2512	6	2 (1 common to each 2 gates)	NOR-OR		2
ECL2513	4	2 (1 common to 2 gates)	OR-AND/NOR-OR	2	2

TYPES ECL2506 THRU ECL2510, ECL2512, ECL2513 MULTIFUNCTION Emitter-Coupled-Logic GATES

schematic



logic



Positive logic OR-AND/NOR-OR functions or negative logic AND-OR/NAND-AND functions are provided at the Y and Z outputs, as shown.

Emitter-follower outputs require an external pull-down resistor. The wired-OR function can be obtained by connecting emitter-follower outputs of separate gates together. Only one pull-down resistor is required for each wired-OR node.

TYPES ECL2506 THRU ECL2510, ECL2512, ECL2513 MULTIFUNCTION Emitter-Coupled-Logic GATES

truth tables (for this series, H = positive voltage, L = negative voltage, X = irrelevant)

ECL2506

INPUTS						OUTPUT						
A	B	C	D	E	F	G	H	I	J	K	L	Z
L	L	L	X	X	X	X	X	X	X	X	X	H
X	X	X	L	L	L	X	X	X	X	X	X	H
X	X	X	X	X	X	L	L	L	X	X	X	H
X	X	X	X	X	X	X	X	X	L	L	L	H

For a LOW output, at least one input of each gate must be HIGH

H	X	X	H	X	X	H	X	X	H	X	X	L
X	H	X	X	H	X	X	H	X	X	H	X	L
X	X	H	X	X	H	X	X	H	X	X	H	L

ECL2510

INPUTS						OUTPUTS						
A	B	C	D	E	F	G	H	I	J	K	Y	Z
L	L	X	X	X	X	X	X	X	X	X	L	H
X	X	L	L	L	L	X	X	X	X	X	L	H
X	X	X	X	L	L	X	X	X	X	X	L	H
X	X	X	X	X	X	L	L	X	X	X	L	H

For a HIGH Y and LOW Z, at least one input of each gate must be HIGH

H	X	H	X	X	X	H	X	X	H	X	H	L
X	H	X	X	H	X	X	H	X	X	H	X	L
X	X	X	X	H	X	X	H	X	X	H	X	L

ECL2507

INPUTS						OUTPUT				
A	B	C	D	E	F	G	H	I	J	Z
L	L	X	X	X	X	X	X	X	X	H
X	X	L	L	L	L	X	X	X	X	H
X	X	X	X	L	L	X	X	X	X	H
X	X	X	X	X	L	L	X	X	X	H
X	X	X	X	X	X	X	X	L	L	H

For a LOW output, at least one input of each gate must be HIGH

H	X	H	X	H	X	H	X	H	X	L
X	H	X	H	X	H	X	H	X	H	L

4

ECL2512

INPUTS						OUTPUTS							
1A	D	1B	E	1C	F	2A	D	2B	E	2C	F	1Z	2Z
L	L	X	X	X	X	L						H	Determined by inputs
X	X	L	L	X	X		L					H	2A,2B,2C,
X	X	X	X	L	L			L				H	D,E, and F.
H	X	H	X	H	X				L			(See below)	(See below)
X	H	X	H	X	H	H	H	H	H	H	H	H	

For a LOW output from either section, at least one input of each gate in that section must be HIGH

ECL2513





INPUTS						OUTPUTS					
1A	1B	1C	D	2A	2B	2C	D	1Y	1Z	2Y	2Z
L	L	X	X				L	L	H	Determined by inputs	
X	X	L	L				L	L	H	2A,2B,2C, and D.	
H	X	H	X				H	H	L	(See below)	
X	H	X	H				H	H	L		

For a HIGH Y and LOW Z from either section, at least one input of each gate in that section must be HIGH

TYPES ECL2506 THRU ECL2510, ECL2512, ECL2513 MULTIFUNCTION Emitter-Coupled-Logic GATES

logic


4




NC—No internal connection

◇ — Collector Dot

TYPES ECL2506 THRU ECL2510, ECL2512, ECL2513 MULTIFUNCTION Emitter-Coupled-Logic GATES



4



MODULE	POSITIVE LOGIC				NEGATIVE LOGIC			
	Y	Z	Y	Z	Y	Z	Y	Z
ECL2506		$A+B+C+\bar{D}+E+F+G+H+\bar{I}+J+K+L$			$ABC \cdot DEF \cdot GHI \cdot JKL$			
ECL2507		$\bar{A}+B+C+\bar{D}+E+F+G+H+I+\bar{J}$			$AB \cdot CD \cdot EF \cdot GH \cdot IJ$			
ECL2508		$\bar{A}+\bar{B}+C+\bar{D}+\bar{E}+F+G+H+I+\bar{J}+K+L$			$\bar{AB} \cdot \bar{CD} \cdot \bar{EF} \cdot \bar{GH} \cdot \bar{IJ} \cdot \bar{KL}$			
ECL2509	$(A+B)(C+D)(E+F)(G+H)$	$\bar{A}+\bar{B}+\bar{C}+\bar{D}+\bar{E}+\bar{F}+\bar{G}+\bar{H}$	$AB + CD + EF + GH$	$\bar{AB} \cdot \bar{CD} \cdot \bar{EF} \cdot \bar{GH}$				
ECL2510	$(A+B)(C+D+E)(F+G+H)(I+J+K)$	$\bar{A}+\bar{B}+\bar{C}+\bar{D}+\bar{E}+\bar{F}+\bar{G}+\bar{H}+\bar{I}+\bar{J}+\bar{K}$	$AB + CDE + FGH + IJK$	$\bar{AB} \cdot \bar{CDE} \cdot \bar{FGH} \cdot \bar{IJK}$				
ECL2512		$\bar{A}+\bar{D}+B+\bar{E}+C+\bar{F}$			$AD \cdot BE \cdot CF$			
ECL2513	$(A+B)(C+D)$	$\bar{A}+\bar{B}+\bar{C}+\bar{D}$	$AB + CD$	$\bar{AB} \cdot \bar{CD}$				

NC—No internal connection ◊— Collector Dot

TYPES ECL2506 THRU ECL2510, ECL2512, ECL2513 MULTIFUNCTION EMITTER-COUPLED-LOGIC GATES

GENERAL APPLICATION INFORMATION

Multiple V_{CC} terminals have been supplied to reduce crosstalk noise. All V_{CC} terminals should be connected even if all gates in a module are not used.

Applications of the multifunction gates at other than data sheet conditions are covered in a separate ECL2500 series application document.

The multifunction gates divide into two groups with internal wired connections as follows:

4

MODULE	COLLECTOR DOTS	EMITTER DOTS
ECL2513 [†]	2	2
ECL2509	4	4
ECL2510	4	4

[†]Each half

MODULE	EMITTER DOTS
ECL2512 [†]	3
ECL2506	4
ECL2507	5
ECL2508	6

[†]Each half

General loading for fan-out may be divided into two classes:

CLASS I Short-Line or Cluster Loading.

Loads which can be connected within two inches of any source can be treated as lumped capacitive loads which include the gate inputs and stub-line capacitances. Switching times can be interpolated accordingly. No two dotted outputs can be more than two inches apart for this case.

CLASS II Long-Line or Distributive Loading.

These loads must be treated as lumped loads along a transmission line and termination should be at the end of the transmission chain. No more than 20 pF of load is recommended per 4.5 inches of 50-ohm printed line (with dielectric constant of 4.5) in order that the reflection coefficient be no greater than 20%. If the loads are lumped loads of 20 pF, they must be 4.5 inches apart. If individual gates and CLASS I loads are distributed, they must not exceed the 20 pF per 4.5 inches of line.

TYPES ECL2506 THRU ECL2510, ECL2512, ECL2513 MULTIFUNCTION Emitter-Coupled-Logic GATES

absolute maximum ratings (see note 1)

Terminal voltages and currents	See table below
Storage temperature range	-40°C to 150°C
Temperature range with supply and bias voltages applied	-40°C to 100°C

TERMINAL VOLTAGE AND/OR CURRENT, $T_A = 0^\circ\text{C}$ TO 75°C (SEE NOTES 2 AND 3)

TERMINAL	REMARKS	VOLTAGE		CURRENT
		CONTINUOUS	20-μs SURGE	
V_{CC}		2 V	4.5 V	
V_{EE}		-4 V	-7 V	
Each Input	All other inputs open	-3.5 V	-4 V	
		2 V	2 V	
Output Y	All inputs high			-40 mA
Output Z	All inputs low			-40 mA

4

recommended operating conditions

Supply voltage V_{CC}	1.32 V ± 2%
Supply voltage V_{EE}	-3.2 V ± 2%
Reference voltage V_{BB}	0 V (GND)
Reverse bias on unused inputs	-1 V ± 0.5 V
Normalized d-c fan-out	0 to 35
Load on each output	characterized at 270Ω to V_{EE} , 50Ω to GND
Operating free-air temperature range	0°C to 75°C

- NOTES: 1. Absolute maximum ratings are limits beyond which the life of individual devices may be impaired and are never to be exceeded in service or testing.
 2. Maximum terminal conditions must be considered as mutually exclusive.
 3. All voltages are referenced to V_{BB} , which is at GND.

TYPES ECL2506 THRU ECL2510, ECL2512, ECL2513 MULTIFUNCTION Emitter-Coupled-Logic GATES

electrical characteristics at specified free-air temperature

PARAMETER	TEST FIGURE	TEST CONDITIONS*	MODULE							SEE NOTE 4			UNIT	
			ECL2506	ECL2507	ECL2508	ECL2509	ECL2510	ECL2512	ECL2513					
V_{IH} High-level input voltage			0°C 25°C 75°C	•	•	•	•	•	•	150 150 150	390 720 720	720	mV	
V_{IL} Low-level input voltage			0°C 25°C 75°C	•	•	•	•	•	•	-1500 -1500 -1500	-150 -150 -150	-150	mV	
$V_{OH(Y)}$ High-level output voltage at Y output	2	$V_I = 0.2 \text{ V}$	0°C 25°C 75°C				•	•	•	315 350 495	390 425 500 580	390	mV	
$V_{OL(Y)}$ Low-level output voltage at Y output	2	$V_I = -0.2 \text{ V}$	0°C 25°C 75°C				•	•	•	-505 -490 -290	-450 -410 -350 -230	-450	mV	
$V_{OH(Z)}$ High-level output voltage at Z output	2	$V_I = -0.2 \text{ V}$	0°C 25°C 75°C	•	•	•	•	•	•	315 350 495	390 425 500 580	390	mV	
$V_{OL(Z)}$ Low-level output voltage at Z output	2	$V_I = 0.2 \text{ V}$	0°C 25°C 75°C	•	•	•	•	•	•	-440 -505 -490 -380	-385 -365 -455 -425 -315	-310 -325 -280	mV	
$V_{OH(Z)}$ High-level output voltage at Z output	2	$V_I = 0.4 \text{ V}$	0°C 25°C 75°C	•	•	•	•	•	•	-505 -490 -380	-455 -425 -315	-315	mV	
$V_{OH(Z)}$ High-level output voltage at Z output	2	$V_I = -0.5 \text{ V}$	0°C 25°C 75°C	•	•	•	•	•	•		630† 700†	700†	mV	
$V_{OH(Y)}$ High-level output voltage at Y output	2	$V_I = 0.15 \text{ V}$	0°C 25°C 75°C				•	•	•	290 325		325	mV	
$V_{OL(Y)}$ Low-level output voltage at Y output	2	$V_I = -0.15 \text{ V}$	0°C 25°C 75°C				•	•	•		-335 -215	-335	mV	
$V_{OH(Z)}$ High-level output voltage at Z output	2	$V_I = -0.15 \text{ V}$	0°C 25°C 75°C	•	•	•			•	290 325		325	mV	
$V_{OL(Z)}$ Low-level output voltage at Z output	2	$V_I = 0.15 \text{ V}$	0°C 25°C 75°C	•	•	•			•		-290 -260	-260	-260	mV
I_{IH} High-level input current (each input)	3	$V_I = 0.5 \text{ V}$	0°C 25°C 75°C	•	•	•	•	•	•		255 235 200	255	235	μA
I_{IL} Low-level input current	4	$V_I = -3.2 \text{ V}$	0°C 25°C 75°C	•	•	•	•	•	•		-0.6‡ -0.6‡ -1.2‡	-0.6‡	-1.2‡	μA
I_{CC} or Supply current $-I_{EE}$	5	$V_I = -0.5 \text{ V}$	25°C	•						17 23 27 17 17 27 17	28 35 42 28 28 42 28	28	mA	
C_{in} Input capacitance (each input)		See Note 5	25°C	•	•	•	•	•	•		5		5	pF
Z_{out} Output impedance		See Note 6	25°C	•	•	•	•	•	•		5		5	Ω

* $V_{BB} = \text{GND}$, $V_{CC} = 1.32 \text{ V} \pm 1\%$, $V_{EE} = -3.20 \text{ V} \pm 1\%$.

†These are worst case values for ECL2508 which has six emitters dotted. See Supplementary Parameter Measurement Information for each module.

‡These are worst-case values for twelve inputs in parallel. See Supplementary Parameter Measurement Information for each module.

NOTES: 4. The algebraic convention where the most positive limit is designated as maximum is used in this data sheet for logic voltage levels only, e.g., if -350 mV is a maximum, the typical and minimum limits are more negative voltages.

5. C_{in} is measured using peak current techniques. A square-wave input pulse is applied, and the input current waveform is integrated with respect to time to determine Q . $C_{in} = Q/V$.

6. Constant-current loads are used to determine the output impedance which is derived from the slope of a V_O vs I_O curve.

TYPES ECL2506 THRU ECL2510, ECL2512, ECL2513 MULTIFUNCTION Emitter-Coupled-Logic GATES

operating characteristics at specified free-air temperature (see figure 1)

PARAMETER	C_L	T_A	ECL2506 THRU ECL2508, ECL2512			ECL2509, ECL2510, ECL2513			UNIT	
			Z OUTPUTS			ANY OUTPUT				
			MIN	TYP	MAX	MIN	TYP	MAX		
t_{PHL} Propagation delay time, high-to-low-level output and/or	4 pF	0°C	2.6			2.6			ns	
		25°C	1.7	2.6	3.5	1.6	2.6	4.1		
		75°C	2.6			2.6				
t_{PLH} Propagation delay time, low-to-high-level output	50 pF	0°C	3.6			3.5			ns	
		25°C	2.4	3.6	4.5	2.5	3.5	4.6		
		75°C	3.6			3.6				
t_{THL} Transition time, high-to-low-level output and/or	4 pF	0°C	4.0			3.4			ns	
		25°C	2.8	4.0	5.6	2.0	3.4	6.3		
		75°C	4.1			3.5				
t_{TLH} Transition time, low-to-high-level output	50 pF	0°C	4.5			4.4			ns	
		25°C	2.8	4.5	6.5	2.5	4.3	6.5		
		75°C	4.4			4.1				

4

PARAMETER MEASUREMENT INFORMATION





FIGURE 1—PROPAGATION DELAY AND TRANSITION TIMES

- NOTES: 7. The generator has the following characteristics: $Z_{out} = 50 \Omega$, PRR = 1 MHz.
 8. The waveforms are monitored on an oscilloscope with a rise time of less than or equal to 350 ps. Either a high-impedance probe with an input impedance of 100 k Ω paralleled by 2 pF, or a 50- Ω impedance system can be used. The 50- Ω resistors designated R_O are the oscilloscope input resistance in the 50- Ω system or discrete resistors with a high-impedance probe.
 9. C_L includes probe and fixture capacitance. A capacitance of 50 pF can be used to approximate an a-c fan-out of 10.

TYPES ECL2506 THRU ECL2510, ECL2512, ECL2513 MULTIFUNCTION Emitter-Coupled-Logic GATES


PARAMETER MEASUREMENT INFORMATION[†]

4



- A. The particular input voltages for each module are shown in the Supplementary Parameter Measurement Information Section.
- B. V_1 is applied to each input separately except where Note 13 applies.
- C. Each output is tested separately.

FIGURE 2— V_{OH} and V_{OL}



Each input is tested separately.

FIGURE 3—I_{IH}


[†]Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

◇ — Collector Dot

171

TYPES ECL2506 THRU ECL2510, ECL2512, ECL2513 MULTIFUNCTION Emitter-Coupled-Logic GATES


PARAMETER MEASUREMENT INFORMATION[†]



4

All inputs of all gates are connected in parallel.

FIGURE 4—I_{IL}



- A. All gates are tested simultaneously.
- B. I_{CC} is the total current into all V_{CC} terminals.

FIGURE 5—I_{CC} or I_{EE}

[†]Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

— Collector Dot

TYPES ECL2506 THRU ECL2510, ECL2512, ECL2513 MULTIFUNCTION Emitter-Coupled-Logic GATES

SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

electrical characteristics at specified free-air temperature

PARAMETER (SEE NOTE 10)	TERMINALS TO TO BE TESTED (SEE NOTE 11)		TEST FIGURE	INPUT CONDITIONS			TA	MIN	TYP	MAX	UNIT
	INPUTS	OUTPUTS		INPUT UNDER TEST	OTHER INPUT(S) OF SAME GATE	INPUTS OF OTHER GATE(S)					
	Y	Z									

ECL2506 V_{BB} (pin 15) = GND, V_{CC} (pin 3) = 1.32 V, V_{EE} (pin 10) = -3.2 V

$V_{OH}(Z)$	1, 2, 4	5	2	-0.2 V	-0.5 V	See Note 12	0°C	315	390	mV		
	6, 7, 8						25°C	350	425			
	9, 11, 12						75°C	495	580			
	13, 14, 16											
$V_{OL}(Z)$	1, 2, 4	5	2	0.2 V	-0.5 V	See Note 13	0°C	-385	-385	mV		
	6, 7, 8						25°C	-440	-365			
	9, 11, 12						75°C	-325	-310			
	13, 14, 16							-280				
$V_{OL}(Z)$	1, 2, 4	5	2	0.4 V	-0.5 V	See Note 13	0°C	-505	-455	mV		
	6, 7, 8						25°C	-490	-425			
	9, 11, 12						75°C	-380	-315			
	13, 14, 16											
$V_{OH}(Z)$	1, 2, 4	5	2	All inputs of all gates in parallel at -0.5 V			0°C			mV		
	6, 7, 8						25°C					
	9, 11, 12						75°C					
	13, 14, 16											
$V_{OH}(Z)$	4	5	2	-0.15 V	-0.5 V	See Note 12	0°C	290		mV		
$V_{OL}(Z)$	4	5	2	0.15 V	-0.5 V	See Note 13	0°C		325			
I_{IH}	1, 2, 4		3	0.5 V	-0.5 V	-0.5 V	0°C			μA		
	6, 7, 8						25°C					
	9, 11, 12						75°C					
	13, 14, 16											
I_{IL}	1, 2, 4, 6, 7, 8, 9, 11, 12, 13, 14, 16		4	All inputs of all gates in parallel at -3.2 V			0°C			μA		
							25°C					
							75°C					

NOTES: 10. See page 8 for defining term associated with each symbol.

11. Each gate is tested separately unless otherwise noted. See referenced test figure for output termination. Gates not under test have their outputs terminated in the same manner, and power applied.

12. At least one input of each other gate must be at 0.5 V. Other inputs are biased to -0.5 V.

13. One input of each gate must be at $V_{I|}$. Other inputs are biased to -0.5 V.

TYPES ECL2506 THRU ECL2510, ECL2512, ECL2513 MULTIFUNCTION Emitter-Coupled-Logic GATES

SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

electrical characteristics at specified free-air temperature

PARAMETER (SEE NOTE 10)	TERMINALS TO TO BE TESTED (SEE NOTE 11)		TEST FIGURE	INPUT CONDITIONS			TA	MIN	TYP	MAX	UNIT
	INPUTS	OUTPUTS		INPUT UNDER TEST	OTHER INPUT(S)	INPUTS OF SAME GATE(S)					
	Y	Z									

ECL2507 V_{BB} (pin 15) = GND, V_{CC} (pin 3 and pin 6) = 1.32 V, V_{EE} (pin 10) = -3.2 V

VOH(Z)	1, 2	5	2	-0.2 V	-0.5 V	See Note 12	0°C	315	390	mV			
	7, 8						25°C	350	425				
	9, 11						75°C	495	580				
	12, 13												
	14, 16												
VOL(Z)	1, 2	5	2	0.2 V	-0.5 V	See Note 13	0°C	-385		mV			
	7, 8						25°C	-440	-365				
	9, 11						75°C	-325	-310				
	12, 13								-280				
	14, 16												
VOL(Z)	1, 2	5	2	0.4 V	-0.5 V	See Note 13	0°C	-505	-455	mV			
	7, 8						25°C	-490	-425				
	9, 11						75°C	-380	-315				
	12, 13												
	14, 16												
VOH(Z)	1, 2	5	2	All inputs of all gates in parallel at -0.5 V			0°C			mV			
	7, 8						25°C						
	9, 11						75°C						
	12, 13												
	14, 16												
VOL(Z)	2	5	2	-0.15 V	-0.5 V	See Note 12	0°C	290		mV			
							25°C	325					
							75°C						
I _{IIH}	1, 2		3	0.5 V	-0.5 V	-0.5 V	0°C			μA			
	7, 8						25°C						
	9, 11						75°C						
	12, 13												
	14, 16												
I _{IL}	1, 2		4	All inputs of all gates in parallel at -3.2 V			0°C			μA			
	7, 8						25°C						
	9, 11						75°C						
	12, 13												
	14, 16												

4

- NOTES: 10. See page 8 for defining term associated with each symbol.
 11. Each gate is tested separately unless otherwise noted. See referenced test figure for output termination. Gates not under test have their outputs terminated in the same manner, and power applied.
 12. At least one input of each other gate must be at 0.5 V. Other inputs are biased to -0.5 V.
 13. One input of each gate must be at V_{IJ} . Other inputs are biased to -0.5 V.

TYPES ECL2506 THRU ECL2510, ECL2512, ECL2513 MULTIFUNCTION Emitter-Coupled-Logic GATES

SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

electrical characteristics at specified free-air temperature

PARAMETER (SEE NOTE 10)	TERMINALS TO TO BE TESTED (SEE NOTE 11)		TEST FIGURE	INPUT CONDITIONS			TA	MIN	TYP	MAX	UNIT	
	INPUTS	OUTPUTS Y Z		INPUT UNDER TEST	OTHER INPUT(S) OF SAME GATE	INPUTS OF OTHER GATE(S)						

ECL2508 V_{BB} (pin 15) = GND, V_{CC} (pin 3) = 1.32 V, V_{EE} (pin 10) = -3.2 V

4	$V_{OH}(Z)$	1, 16	5	2	-0.2 V -0.5 V See Note 12	0°C 25°C 75°C	315 350 495	390 425 500	580	mV
		2, 4								
		6, 7								
		8, 9								
		11, 12								
		13, 14								
4	$V_{OL}(Z)$	1, 16	5	2	0.2 V -0.5 V See Note 13	0°C 25°C 75°C	-440 -440 -325	-385 -365 -280	-310	mV
		2, 4								
		6, 7								
		8, 9								
		11, 12								
		13, 14								
4	$V_{OL}(Z)$	1, 16	5	2	0.4 V -0.5 V See Note 13	0°C 25°C 75°C	-505 -490 -380	-455 -425 -315	mV	
		2, 4								
		6, 7								
		8, 9								
		11, 12								
		13, 14								
4	$V_{OH}(Z)$	1, 16	5	2	All inputs of all gates in parallel at -0.5 V	0°C 25°C 75°C	630	700	mV	
		2, 4								
		6, 7								
		8, 9								
		11, 12								
		13, 14								
4	$V_{OL}(Z)$	11	5	2	-0.15 V -0.5 V See Note 12	0°C 25°C 75°C	290	325	mV	
		11								
		11								
		11								
		11								
		11								
4	I_{IH}	1, 16	3	0.5 V -0.5 V -0.5 V	0°C 25°C 75°C	255	235	200	μA	
		2, 4								
		6, 7								
		8, 9								
		11, 12								
		13, 14								
4	I_{IL}	1, 2, 4, 6, 7, 8, 9, 11, 12, 13, 14, 16	4	All inputs of all gates in parallel at -3.2 V	0°C 25°C 75°C	-0.6 -0.8 -1.2	μA			
		1, 2, 4, 6, 7, 8, 9, 11, 12, 13, 14, 16								
		1, 2, 4, 6, 7, 8, 9, 11, 12, 13, 14, 16								
		1, 2, 4, 6, 7, 8, 9, 11, 12, 13, 14, 16								
		1, 2, 4, 6, 7, 8, 9, 11, 12, 13, 14, 16								
		1, 2, 4, 6, 7, 8, 9, 11, 12, 13, 14, 16								

- NOTES: 10. See page 8 for defining term associated with each symbol.
 11. Each gate is tested separately unless otherwise noted. See referenced test figure for output termination. Gates not under test have their outputs terminated in the same manner, and power applied.
 12. At least one input of each other gate must be at 0.5 V. Other inputs are biased to -0.5 V.
 13. One input of each gate must be at V_I . Other inputs are biased to -0.5 V.

TYPES ECL2506 THRU ECL2510, ECL2512, ECL2513 MULTIFUNCTION Emitter-Coupled-Logic GATES

SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

electrical characteristics at specified free-air temperature

PARAMETER (SEE NOTE 10)	TERMINALS TO TO BE TESTED (SEE NOTE 11)		TEST FIGURE	INPUT CONDITIONS			TA	MIN	TYP	MAX	UNIT
	INPUTS	OUTPUTS		INPUT UNDER TEST	OTHER INPUT(S) OF SAME GATE	INPUTS OF OTHER GATE(S)					
	Y	Z									

ECL2509 V_{BB} (pin 15) = GND, V_{CC} (pin 6) = 1.32 V, V_{EE} (pin 10) = -3.2 V

$V_{OH}(Y)$	1, 16	7	2	0.2 V	-0.5 V	0.5 V	0°C	315	390	500	mV		
	8, 9						25°C	350	425				
	11, 12						75°C	495	580				
	13, 14												
$V_{OL}(Y)$	1, 16	7	2	-0.2 V	-0.5 V	See Note 12	0°C	-505	-450	-350	mV		
	8, 9						25°C	-490	-410				
	11, 12						75°C	-290	-230				
	13, 14												
$V_{OH}(Z)$	1, 16	5	2	-0.2 V	-0.5 V	See Note 12	0°C	315	390	500	mV		
	8, 9						25°C	350	425				
	11, 12						75°C	495	580				
	13, 14												
$V_{OL}(Z)$	1, 16	5	2	0.2 V	-0.5 V	See Note 13	0°C	-440	-385	-310	mV		
	8, 9						25°C	-440	-365				
	11, 12						75°C	-325	-280				
	13, 14												
$V_{OL}(Z)$	1, 16	5	2	All inputs of all gates in parallel at -0.5 V			0°C			615	mV		
	8, 9						25°C						
	11, 12						75°C						
	13, 14												
$V_{OH}(Y)$	8	7	2	0.15 V	-0.5 V	See Note 13	0°C	290	325		mV		
$V_{OL}(Y)$	8	7	2	-0.15 V	-0.5 V	See Note 12	0°C			-335	mV		
I_{IH}	1, 16		3	0.5 V	-0.5 V	-0.5 V	0°C			255	μA		
	8, 9						25°C			235			
	11, 12						75°C			200			
	13, 14												
I_{IL}	1, 8, 9, 11, 12, 13, 14, 16		4	All inputs of all gates in parallel at -3.2 V			0°C			-0.5	μA		
							25°C			-0.6			
							75°C			-0.8			

4

- NOTES: 10. See page 8 for defining term associated with each symbol.
 11. Each gate is tested separately unless otherwise noted. See referenced test figure for output termination. Gates not under test have their outputs terminated in the same manner, and power applied.
 12. At least one input of each other gate must be at 0.5 V. Other inputs are biased to -0.5 V.
 13. One input of each gate must be at V_I . Other inputs are biased to -0.5 V.

TYPES ECL2506 THRU ECL2510, ECL2512, ECL2513 MULTIFUNCTION Emitter-Coupled-Logic GATES

SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

electrical characteristics at specified free-air temperature

PARAMETER (SEE NOTE 10)	TERMINALS TO TO BE TESTED (SEE NOTE 11)		TEST FIGURE	INPUT CONDITIONS			TA	MIN	TYP	MAX	UNIT
	INPUTS	OUTPUTS		INPUT UNDER TEST	OTHER INPUT(S) OF SAME GATE	INPUTS OF OTHER GATE(S)					

ECL2510 V_{BB} (pin 15) = GND, V_{CC} (pin 3) = 1.32 V, V_{EE} (pin 10) = -3.2 V

$V_{OH}(Y)$	1, 2	4	2	0.2 V	-0.5 V	0.5 V	0°C	315	390	500	mV		
	6, 7, 8						25°C	350	425				
	9, 11, 12						75°C	495	580				
	13, 14, 16												
$V_{OL}(Y)$	1, 2	4	2	-0.2 V	-0.5 V	See Note 12	0°C	-505	-450	-350	mV		
	6, 7, 8						25°C	-490	-410				
	9, 11, 12						75°C	-290	-230				
	13, 14, 16												
$V_{OH}(Z)$	1, 2	5	2	-0.2 V	-0.5 V	See Note 12	0°C	315	390	500	mV		
	6, 7, 8						25°C	350	425				
	9, 11, 12						75°C	495	580				
	13, 14, 16												
$V_{OL}(Z)$	1, 2	5	2	0.2 V	-0.5 V	See Note 13	0°C	-440	-385	-310	mV		
	6, 7, 8						25°C	-365	-325				
	9, 11, 12						75°C	-325	-280				
	13, 14, 16												
$V_{OH}(Z)$	1, 2	5	2	All inputs of all gates in parallel at -0.5 V			0°C			615	mV		
	6, 7, 8						25°C						
	9, 11, 12						75°C						
	13, 14, 16												
$V_{OH}(Y)$	2	4	2	0.15 V	-0.5 V	See Note 13	0°C	290			mV		
$V_{OL}(Y)$	2	4	2	-0.15 V	-0.5 V	See Note 12	25°C	325			mV		
I_{IH}	1, 2		3	0.5 V	-0.5 V	-0.5 V	0°C			255	μA		
	6, 7, 8						25°C						
	9, 11, 12						75°C						
	13, 14, 16												
I_{IL}	1, 2, 6, 7, 8, 9, 11, 12, 13, 14, 16		4	All inputs of all gates in parallel at -3.2 V			0°C			-0.6	μA		
							25°C						
							75°C						

- NOTES: 10. See page 8 for defining term associated with each symbol.
 11. Each gate is tested separately unless otherwise noted. See referenced test figure for output termination. Gates not under test have their outputs terminated in the same manner, and power applied.
 12. At least one input of each other gate must be at 0.5 V. Other inputs are biased to -0.5 V.
 13. One input of each gate must be at V_I . Other inputs are biased to -0.5 V.

TYPES ECL2506 THRU ECL2510, ECL2512, ECL2513 MULTIFUNCTION Emitter-Coupled-Logic GATES

SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

electrical characteristics at specified free-air temperature

PARAMETER (SEE NOTE 10)	TERMINALS TO TO BE TESTED (SEE NOTE 11)		TEST FIGURE	INPUT CONDITIONS			TA	MIN	TYP	MAX	UNIT
	INPUTS	OUTPUTS		INPUT UNDER TEST	OTHER INPUT(S)	REMAINING INPUTS OF SAME GATE					
ECL2512	V _{BB} (pin 15) = GND, V _{CC} (pin 3 and pin 6) = 1.32 V, V _{EE} (pin 10) = -3.2 V										

V _{OH(Z)}	1, 7	4	2	-0.2 V -0.5 V 0.5 V	0°C 25°C 75°C	315 350 425 495 500 580	mV							
	11, 16													
	13, 14													
	7, 8	5												
	9, 11													
	12, 13													
V _{OL(Z)}	1, 7	4				0°C 25°C 75°C	mV							
	11, 16													
	13, 14													
	7, 8	5												
	9, 11													
	12, 13													
V _{OL(Z)}	1, 7	4	2	0.4 V -0.5 V See Note 13	0°C 25°C 75°C	-505 -490 -455 -425 -380 -315	mV							
	11, 16													
	13, 14													
	7, 8	5												
	9, 11													
	12, 13													
V _{OH(Z)}	1, 7	4				0°C 25°C 75°C	600 670	mV						
	11, 16													
	13, 14													
	7, 8	5												
	9, 11													
	12, 13													
V _{OH(Z)}	8	5	2	-0.15 V -0.5 V 0.5 V	0°C 25°C 75°C	290 325		mV						
V _{OL(Z)}	8	5	2	0.15 V -0.5 V See Note 13	0°C 25°C 75°C	-290 -260		mV						
I _{IH}	1		3	0.5 V -0.5 V -0.5 V	0°C 25°C 75°C	255 235 200	μA							
	16													
	14													
	8													
	9													
	12													
I _{IL}	7, 11, 13		3	0.5 V -0.5 V -0.5 V	0°C 25°C 75°C	510 470 400		μA						
	1, 7, 8, 9, 11, 12, 13, 14, 16		4	All inputs of all gates in parallel at -3.2 V	0°C 25°C 75°C	-0.6 -0.8 -1.2		μA						

4

- NOTES: 10. See page 8 for defining term associated with each symbol.
 11. Each gate is tested separately unless otherwise noted. See referenced test figure for output termination. Gates not under test have their outputs terminated in the same manner, and power applied.
 13. One input of each gate must be at V_I. Other inputs are biased to -0.5 V.

TYPES ECL2506 THRU ECL2510, ECL2512, ECL2513

MULTIFUNCTION Emitter-Coupled-Logic GATES

SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

electrical characteristics at specified free-air temperature

PARAMETER (SEE NOTE 10)	TERMINALS TO TO BE TESTED (SEE NOTE 11)		TEST FIGURE	INPUT CONDITIONS			TA	MIN	TYP	MAX	UNIT						
	INPUTS	OUTPUTS Y Z		INPUT UNDER TEST	OTHER INPUT(S) OF SAME GATE	REMAINING INPUTS OF OTHER GATE(S)											

ECL2513 V_{BB} (pin 15) = GND, V_{CC} (pin 3 and pin 6) = 1.32 V, V_{EE} (pin 10) = -3.2 V

$V_{OH}(Y)$	14, 16	4	2	0.2 V	-0.5 V	0.5 V	0°C	315	390	mV		
	12, 13						25°C	350	425			
	8, 9	5					75°C	495	580			
	11, 12											
$V_{OL}(Y)$	14, 16	4	2	-0.2 V	-0.5 V	0.5 V	0°C	-505	-450	mV		
	12, 13						25°C	-490	-410			
	8, 9	5					75°C	-290	-230			
	11, 12											
$V_{OH}(Z)$	14, 16	2	2	-0.2 V	-0.5 V	0.5 V	0°C	315	390	mV		
	12, 13						25°C	350	425			
	8, 9	7					75°C	495	580			
	11, 12											
$V_{OL}(Z)$	14, 16	2	2	0.4 V	-0.5 V	See Note 13	0°C	-385		mV		
	12, 13						25°C	-440	-365			
	8, 9	7					75°C	-325	-280			
	11, 12											
$V_{OH}(Z)$	14, 16	2	2	All inputs of all gates in parallel at -0.5 V			0°C	-505	-455	mV		
	12, 13						25°C	-490	-425			
	8, 9	7					75°C	-380	-315			
	11, 12											
$V_{OH}(Y)$	13	4	2	0.15 V	-0.5 V	0.5 V	0°C	290		mV		
$V_{OL}(Y)$	13	4	2	-0.15 V	-0.5 V	0.5 V	0°C		-335	mV		
							25°C		-215			
I_{IH}	14, 16		3	0.5 V	-0.5 V	-0.5 V	0°C		255	μA		
	13						25°C		235			
	8, 9						75°C		200			
	11											
	12		3	0.5 V	-0.5 V	-0.5 V	0°C		510	μA		
							25°C		470			
							75°C		400			
I_{IL}	8, 9, 11, 12, 13, 14, 16		4	All inputs of all gates in parallel at -3.2 V			0°C		-0.5	μA		
							25°C		-0.6			
							75°C		-0.8			

NOTES: 10. See page 8 for defining term associated with each symbol.
 11. Each gate is tested separately unless otherwise noted. See referenced test figure for output termination. Gates not under test have their outputs terminated in the same manner, and power applied.
 13. One input of each gate must be at V_J . Other inputs are biased to -0.5 V.

TYPES ECL2506 THRU ECL2510, ECL2512, ECL2513 MULTIFUNCTION Emitter-Coupled-Logic GATES

SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

operating characteristics at specified free-air temperature (see figure 1)

TERMINALS TO BE TESTED (SEE NOTES 16, 17, 18, AND 19)					C_L pF	t _{PHL} and/or t _{TPLH} PROPAGATION TIMES—ns						t _{THL} and/or t _{TTLH} TRANSITION TIMES—ns											
INPUT	OUTPUT	INPUT	OUTPUT	INPUT		MIN	TYP	MAX	MIN	TYP	MAX	MIN	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
ECL2506																							
1	6	9	13	4		2.6	1.7	2.6	3.5		2.6		4.0	2.8	4.0	5.6		4.1					
2	5	7	5	11	5	14	5		50	3.6	2.4	3.6	4.5		3.6		4.5	2.8	4.5	6.5		4.4	
		8		12		16																	
ECL2507																							
1	5	7	5	9	5	12	5	4		2.6	1.7	2.6	3.5		2.6		4.0	2.8	4.0	5.6		4.1	
2		8		11		13	5	50		3.6	2.4	3.6	4.5		3.6		4.5	2.8	4.5	6.5		4.4	
								4		2.6	1.7	2.6	3.5		2.6		4.0	2.8	4.0	5.6		4.1	
								50		3.6	2.4	3.6	4.5		3.6		4.5	2.8	4.5	6.5		4.4	
ECL2508																							
1	5	2	5	6	5	8	5	4		2.6	1.7	2.6	3.5		2.6		4.0	2.8	4.0	5.6		4.1	
16		4		7		9	5	50		3.6	2.4	3.6	4.5		3.6		4.5	2.8	4.5	6.5		4.4	
11	5	13	5					4		2.6	1.7	2.6	3.5		2.6		4.0	2.8	4.0	5.6		4.1	
12		14	5					50		3.6	2.4	3.6	4.5		3.6		4.5	2.8	4.5	6.5		4.4	
ECL2509																							
1	7	8	7	11	7	13	7	4		2.6	1.6	2.6	4.1		2.6		3.4	2.0	3.4	6.3		3.5	
16	5	9	5	12	5	14	5	50		3.5	2.5	3.5	4.6		3.6		4.4	2.5	4.3	6.5		4.1	
ECL2510																							
1	4	6	4	9	4	13	4	4		2.6	1.6	2.6	4.1		2.6		3.4	2.0	3.4	6.3		3.5	
7		11		14		14		50		3.5	2.4	3.5	4.6		3.6		4.4	2.5	4.3	6.5		4.1	
2	5	8	5	12	5	16	5	50		3.5	2.4	3.6	4.5		3.6		4.4	2.5	4.3	6.5		4.1	
ECL2512																							
1	4	11	4	13	4	7	5	4		2.6	1.7	2.6	3.5		2.6		4.0	2.8	4.0	5.6		4.1	
7		16	4	14	4	8	5	50		3.6	2.4	3.6	4.5		3.6		4.5	2.8	4.5	6.5		4.4	
9	5	12	5					4		2.6	1.7	2.6	3.5		2.6		4.0	2.8	4.0	5.6		4.1	
11	5	13	5					50		3.6	2.4	3.6	4.5		3.6		4.5	2.8	4.5	6.5		4.4	
ECL2513																							
14	4	12	4	8	5	11	5	4		2.6	1.6	2.6	4.1		2.6		3.4	2.0	3.4	6.3		3.5	
16	2	13	2	9	7	12	7	50		3.5	2.5	3.5	4.6		3.6		4.4	2.5	4.3	6.5		4.1	

4


- NOTES: 16. Each gate is tested separately. At least one input of each of the other gates (excluding the inactive half of the ECL2512 or ECL2513) must be at 0.5 V with the other inputs at -0.5 V.
 17. The input pulse is measured as it is applied sequentially to each input of the gate under test, and a waveform measurement is made at each of the outputs of that gate. Times are as defined in Figure 1.
 18. Other inputs of the same gate as input under test are at -0.5 V.
 19. Bias voltages and loads for the half of the ECL2512 and ECL2513 under test are shown in Figure 1. The inactive half has remaining inputs biased to -0.5 V, outputs under load, and power applied.

TYPES ECL2506 THRU ECL2510, ECL2512, ECL2513 MULTIFUNCTION Emitter-Coupled-Logic GATES

mechanical data

The circuit bars are mounted on a 16-lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperatures with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. This package is intended for insertion in mounting-hole rows on 0.300-inch centers. Once the leads are compressed to 0.300-inch separation and inserted, sufficient tension is provided to secure the package in the board during soldering. Silver-plated leads require no additional cleaning or processing when used in soldered assembly.

The plastic case is electrically nonconductive.



terminal designations

Pin assignments are shown in the table below and correspond to the logic diagrams on pages 4 and 5.

Outputs are denoted by Y or Z. Inputs are denoted by A, B, C, etc.

Respective inputs and outputs are identified by a gate number preceding the pin symbol.

Power is supplied via the V_{CC}, V_{EE}, and V_{BB} terminals.

V_{BB} is a reference voltage.

NC indicates no internal connection.

PIN ASSIGNMENTS

PIN	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
ECL2506	A	B	V _{CC}	C	Z	D	E	F	G	V _{EE}	H	I	J	K	V _{BB}	L
ECL2507	A	B	V _{CC}	NC	Z	V _{CC}	C	D	E	V _{EE}	F	G	H	I	V _{BB}	J
ECL2508	A	C	V _{CC}	D	Z	E	F	G	H	V _{EE}	I	J	K	L	V _{BB}	B
ECL2509	A	NC	NC	NC	Z	V _{CC}	Y	C	D	V _{EE}	E	F	G	H	V _{BB}	B
ECL2510	A	B	V _{CC}	Y	Z	C	D	E	F	V _{EE}	G	H	I	J	V _{BB}	K
ECL2512	1A	NC	V _{CC}	1Z	2Z	V _{CC}	D	2A	2B	V _{EE}	E	2C	F	1C	V _{BB}	1B
ECL2513	NC	1Z	V _{CC}	1Y	2Y	V _{CC}	2Z	2A	2B	V _{EE}	2C	D	1C	1A	V _{BB}	1B

ECL2500 SERIES EMITTER-COUPLED-LOGIC (ECL) ARITHMETIC MODULES
FOR APPLICATION IN ULTRA-HIGH-SPEED DIGITAL SYSTEMSTYPES ECL2515, ECL2516
BULLETIN NO. DLS7011295, JANUARY 1970


description

The ECL2500 series is a compatible family of ECL functions with basic gate delays of 2 to 3 ns per stage. The family is specifically designed for operation from 0°C to 75°C.

The ECL2500 family includes:

- Basic Gate Modules
- Multifunction Gate Modules
- Bistable Modules
- **Arithmetic Modules**
- Interface Modules
- Memory Module

4



family features

- High speed. . .typical gate propagation delay time of 2.5 ns
- Complementary OR/NOR outputs with capability for wired-OR connections
- Designed for use with transmission lines to ensure maximum signal transmission without noise. Characterized for 50-ohm lines
- High noise immunity: ± 225 mV typical at 25°C

This data sheet covers the arithmetic modules.
Separate data sheets cover the balance of the ECL2500 modules.

ECL2500 series arithmetic modules

The ECL2500 series arithmetic modules are summarized in the table below. These modules contain the multifunction ECL circuits shown in the schematics of Figures A and B. The basic principle of collector dotting and emitter dotting, used in both modules, is shown in Figure C. Logic diagrams of ECL2515 and ECL2516 are shown on page 4.

SUMMARY OF ARITHMETIC MODULES

MODULE	GATES PER MODULE	INPUTS PER GATE	POSITIVE LOGIC	OUTPUTS OF MODULE
ECL2515 GROUP CARRY	5	1, 2, 3, 4, 5	OR-AND/NOR-OR	Y and Z
ECL2516 FULL SUM-CARRY ADDER	7	2, 2, 2, 3, 3, 3, 3	OR-AND/NOR-OR	Σ , $\bar{\Sigma}$, C_O , and \bar{C}_O

TYPES ECL2515, ECL2516 EMITTER-COUPLED-LOGIC ARITHMETIC MODULES

schematic

4




FIGURE A—SCHEMATIC OF ECL2515

TYPES ECL2515, ECL2516 EMITTER-COUPLED-LOGIC ARITHMETIC MODULES

logic




FIGURE C—WIRED-OR/AND LOGIC DIAGRAM

schematic





FIGURE B—SCHEMATIC OF ECL2516

Positive logic OR-AND/NOR-OR functions or negative logic AND-OR/NAND-AND functions are provided at the various outputs of ECL2515 and ECL2516 as shown in the logic table.

Emitter-follower outputs require an external pull-down resistor. The wired-OR function can be obtained by connecting emitter-follower outputs of other modules together. Only one pull-down resistor is required for each wired-OR node. Each output of a module can be wired-OR connected independently of the other outputs of the module.

TYPES ECL2515, ECL2516 EMITTER-COUPLED-LOGIC ARITHMETIC MODULES

logic



4

◇—Collector dot
NC—No internal connection

MODULE	POSITIVE LOGIC				NEGATIVE LOGIC			
	IN-PHASE OUTPUT		OUT-OF-PHASE OUTPUT		IN-PHASE OUTPUT		OUT-OF-PHASE OUTPUT	
ECL2515	$Y = A(B+I)(G+H+I) + (E+F+H+I)(C+D+E+H+I)$		$Z = \bar{A}+\bar{B}+I+\bar{G}+H+I+$ $\bar{E}+F+H+I+\bar{C}+D+E+H+I$		$Y = A+BI+GHI+$ $EFHI+CDEHI$		$Z = \bar{A} \cdot \bar{B}I \cdot \bar{GHI} +$ $\bar{EFHI} \cdot \bar{CDEHI}$	
ECL2516	$\Sigma = (A+B+C)(\bar{A}+\bar{B}+C) + (\bar{A}+B+\bar{C})(A+\bar{B}+\bar{C})$		$\bar{\Sigma} = A+\bar{B}+C+\bar{A}+\bar{B}+C+$ $\bar{A}+B+\bar{C}+A+\bar{B}+\bar{C}$		$\Sigma = ABC+\bar{A}\bar{B}C+$ $\bar{ABC}+ABC$		$\bar{\Sigma} = ABC \cdot \bar{A}\bar{B}C +$ $\bar{ABC} \cdot ABC$	
	$C_O = (A+B)(B+C)(A+C)$		$\bar{C}_O = \bar{A}+\bar{B}+\bar{B}+C+A+C$		$C_O = AB+BC+AC$		$\bar{C}_O = AB \cdot BC \cdot AC$	

truth tables (for this series, H = positive voltage, L = negative voltage, X = irrelevant)

ECL2515										
INPUTS						OUTPUTS				
A	B	C	D	E	F	G	H	I	Y	Z
L	X	X	X	X	X	X	X	X	L	H
X	L	X	X	X	X	X	X	L	L	H
X	X	X	X	X	X	L	L	L	L	H
X	X	X	X	L	L	X	L	L	L	H
X	X	L	L	L	X	X	L	L	L	H
For a LOW Y and HIGH Z, all inputs to at least one gate must be LOW. For a HIGH Y and LOW Z, at least one input of each gate must be HIGH.										
H	X	X	X	X	X	X	X	H	H	L
H	H	X	X	X	X	X	H	X	H	L
H	H	X	X	H	X	H	X	X	H	L
H	H	X	H	X	H	H	X	X	H	L
H	H	H	X	X	H	H	X	X	H	L

ECL2516					
INPUTS				OUTPUTS	
A	B	C	\bar{A}	\bar{B}	\bar{C}
L	L	L	H	H	H
L	L	H	H	H	L
L	H	L	H	L	H
L	H	H	H	L	L
H	L	L	L	H	H
H	L	H	L	H	L
H	H	L	L	H	H
H	H	H	L	L	H

TYPES ECL2515, ECL2516 EMITTER-COUPLED-LOGIC ARITHMETIC MODULES

absolute maximum ratings (see note 1)

Terminal voltages and currents	See table below
Storage temperature range	-40°C to 150°C
Temperature range with supply and bias voltages applied	-40°C to 100°C

TERMINAL VOLTAGE AND/OR CURRENT, $T_A = 0^\circ\text{C}$ TO 75°C (SEE NOTES 2 AND 3)

TERMINAL	REMARKS	VOLTAGE		CURRENT
		CONTINUOUS	20- μs SURGE	
V _{CC}		2 V	4.5 V	
V _{EE}		-4 V	-7 V	
Each Input	All other inputs open	-3.5 V	-4 V	
Output Y [†]	All inputs high	2 V	2 V	-40 mA
Output Z [†]	All inputs low			-40 mA

4

[†]For ECL2516: Y = Σ or C_o, Z = $\bar{\Sigma}$ or \bar{C}_o

recommended operating conditions

Supply voltage V _{CC}	1.32 V ± 2%
Supply voltage V _{EE}	-3.2 V ± 2%
Reference voltage V _{BB}	0 V (GND)
Reverse bias on unused inputs	-1 V ± 0.5 V
Normalized d-c fan-out	0 to 35
Load on each output	characterized at 270Ω to V _{EE} , 50Ω to GND
Operating free-air temperature range	0°C to 75°C

NOTES: 1. Absolute maximum ratings are limits beyond which the life of individual devices may be impaired and are never to be exceeded in service or testing.
 2. Maximum terminal conditions must be considered as mutually exclusive.
 3. All voltages are referenced to V_{BB}, which is at GND.

TYPES ECL2515, ECL2516 EMITTER-COUPLED-LOGIC ARITHMETIC MODULES

ECL2515 electrical characteristics at specified free-air temperature

PARAMETER	TEST FIGURE	TEST CONDITIONS*						TA	MIN	TYP	MAX	UNIT					
		TERMINALS (SEE NOTE 4)		INPUT CONDITIONS													
		INPUTS	OUTPUTS	UNDER TEST, V _I	OTHER INPUT(S) OF SAME GATE	REMAINING INPUTS OF OTHER GATES											
V _{IH} High-level input voltage								0°C	150	720		mV					
								25°C	150	720							
								75°C	150	720							
V _{IL} Low-level input voltage								0°C	-1500	-150		mV					
								25°C	-1500	150							
								75°C	-1500	-150							
V _{OH(Y)} High-level output voltage at Y output	2	1 2, 16 13, 14, 16 11, 12, 14, 16 8, 9, 11, 14, 16	4	0.2 V	-0.5 V	0.5 V	0°C	315	390			mV					
							25°C	350	425	500							
							75°C	495	580								
V _{OL(Y)} Low-level output voltage at Y output	2	Same as for V _{OH(Y)} above		-0.2 V	-0.5 V	0.5 V	0°C	505	450			mV					
							25°C	490	410	350							
							75°C	290	230								
V _{OH(Z)} High-level output voltage at Z output	2	1 2, 16 13, 14, 16 11, 12, 14, 16 8, 9, 11, 14, 16	5	-0.2 V	-0.5 V	0.5 V	0°C	315	390			mV					
							25°C	350	425	500							
							75°C	495	580								
V _{OL(Z)} Low-level output voltage at Z output	2	Same as for V _{OH(Z)} above		0.2 V	-0.5 V	See Note 6	0°C	-385				mV					
							25°C	-440	-365	-310							
							75°C	-325	-280								
V _{OL(Z)} Low-level output voltage at Z output	2	Same as for V _{OH(Z)} above		0.4 V	-0.5 V	See Note 6	0°C	-505	-455			mV					
							25°C	-490	-425								
							75°C	-380	-315								
V _{OH(Z)} High-level output voltage at Z output	2	Same as for V _{OH(Z)} above			All inputs of all gates in parallel at -0.5 V		0°C					mV					
							25°C			625							
							75°C			695							
V _{OH(Y)} High-level output voltage at Y output	2	1	4	0.15 V	-0.5 V	0.5 V	0°C	290				mV					
							25°C	325									
V _{OL(Y)} Low-level output voltage at Y output	2	1	4	-0.15 V	-0.5 V	0.5 V	0°C					mV					
							25°C			-335							
							75°C			-215							
I _{IH} High-level input current (each input)	3	1, 2, 8, 9, 12, 13 11, 14, 16 See Note 7			0.5 V	0.5 V	-0.5 V	0°C			255	μA					
							25°C			235							
							75°C			200							
I _{IL} Low-level input current (all inputs)	4	1, 2, 8, 9, 11, 12, 13, 14, 16				All inputs of all gates in parallel at -3.2 V	0°C			-0.8		μA					
							25°C			-1							
							75°C			-1.5							
I _{CC} or I _{EE} Supply current	5					All inputs of all gates in parallel at -0.5 V	25°C	20	36	mA							
C _{in} Input capacitance (see Note 8)							25°C		5		pF						
z _{out} Output impedance (see Note 9)				4	5		25°C		5		Ω						

*V_{BB} (pin 15) = GND, V_{CC} (pins 3 and 6) = 1.32 V ±1%, V_{EE} (pin 10) = -3.20 V ±1%.

- NOTES:
- Each gate is tested separately unless otherwise noted. See referenced test figure for output termination. Gates not under test have their outputs terminated in the same manner, and power applied.
 - The algebraic convention where the most positive limit is designated as maximum is used in this data sheet for logic voltage levels only, e.g., if -350 mV is a maximum, the typical and minimum limits are more negative voltages.
 - One input of each gate must be at V_I. Other inputs are biased to -0.5 V.
 - Terminals 11, 14, and 16 are internally connected to 2, 3, and 4 gates respectively, and maximum I_{IH} for these terminals at each temperature can be determined by multiplying the value given for I_{IH} by 2, 3, or 4 respectively.
 - C_{in} is measured using peak-current techniques. A square-wave input pulse is applied, and the input current waveform is integrated with respect to time to determine Q. C_{in} = Q/V. When a terminal is an input to more than one gate, multiply the value given by the number of gates to which this terminal is an input.
 - Constant-current loads are used to determine the output impedance which is derived from the slope of a V_O vs I_O curve.

TYPES ECL2515, ECL2516 EMITTER-COUPLED-LOGIC ARITHMETIC MODULES

ECL2516 electrical characteristics at specified free-air temperature[†]

PARAMETER	TEST FIGURE	TEST CONDITIONS*						TA	MIN	TYP	MAX	UNIT					
		TERMINALS (SEE NOTE 4)		INPUT CONDITIONS													
		INPUTS	OUTPUTS	INPUT UNDER TEST, VI	OTHER INPUT(S) OF SAME GATE	REMAINING INPUTS OF OTHER GATES											
V _{IH}	High-level input voltage							0°C	150	720		mV					
								25°C	150	720							
								75°C	150	720							
V _{IL}	Low-level input voltage							0°C	-1500	-150		mV					
								25°C	-1500	-150							
								75°C	-1500	-150							
V _{OH(Y)}	High-level output voltage at Y output	16, 14 14, 13 16, 13 16, 14, 13 9, 12, 13 9, 14, 11 16, 12, 11	2	0.2 V	-0.5 V	0.5 V	0°C	315	390			mV					
							25°C	350	425	500							
							75°C	495	580								
V _{OL(Y)}	Low-level output voltage at Y output	Same as for V _{OH(Y)} above	2	-0.2 V	-0.5 V	0.5 V	0°C	-505	-450			mV					
							25°C	-490	-410	-350							
							75°C	-290	-230								
V _{OH(Z)}	High-level output voltage at Z output	16, 14 14, 13 16, 13 16, 14, 13 9, 12, 13 9, 14, 11 16, 12, 11	2	-0.2 V	-0.5 V	0.5 V	0°C	315	390			mV					
							25°C	350	425	500							
							75°C	495	580								
V _{OL(Z)}	Low-level output voltage at Z output	Same as for V _{OH(Z)} above	2	0.2 V	-0.5 V	See Note 6	0°C	-385									
							25°C	-440	-365	-310		mV					
							75°C	-325	-280								
V _{OL(Z)}	Low-level output voltage at Z output	Same as for V _{OH(Z)} above	2	0.4 V	-0.5 V	See Note 6	0°C	-505	-455			mV					
							25°C	-490	-425								
							75°C	-380	-315								
V _{OH(Z)}	High-level output voltage at Z output	16, 14 14, 13 16, 13 16, 14, 13 9, 12, 13 9, 14, 11 16, 12, 11	2	4	All inputs of all gates in parallel at -0.5 V	0°C											
						25°C			600								
						75°C			670								
V _{OH(Y)}	High-level output voltage at Y output	2	13	7	0.15 V	-0.5 V	0.5 V	0°C	290			mV					
						25°C		325									
						75°C											
V _{OL(Y)}	Low-level output voltage at Y output	2	13	7	-0.15 V	-0.5 V	0.5 V	0°C				mV					
						25°C			-335								
						75°C			-215								
I _{IIH}	High-level input current (each input)	9 11 12 13 14 16	3	0.5 V	-0.5 V	-0.5 V	0°C		510			μA					
						25°C		470									
						75°C		400									
I _{IL}	Low-level input current (all inputs)	9, 11, 12, 13, 14, 16	4	All inputs of all gates in parallel at -3.2 V	0°C			1020									
					25°C			940				μA					
					75°C			800									
I _{CC} or -I _{EE}	Supply current	5			All inputs of all gates in parallel at -0.5 V	0°C		-0.9									
					25°C			-1.2				mA					
C _{in}	Input capacitance (see Note 8)					25°C		5				pF					
z _{out}	Output impedance (see Note 9)					25°C		5				Ω					

*V_{BB} (pin 15) = GND, V_{CC} (pins 3 and 6) = 1.32 V ± 1%, V_{EE} (pin 10) = -3.20 V ± 1%.

[†]Y = Σ or C_O; Z = Σ or C̄_O.

- NOTES: 4. Each gate is tested separately unless otherwise noted. See referenced test figure for output termination. Gates not under test have their outputs terminated in the same manner, and power applied.
 5. The algebraic convention where the most positive limit is designated as maximum is used in this data sheet for logic voltage levels only, e.g., if -350 mV is a maximum, the typical and minimum limits are more negative voltages.
 6. One input of each gate must be at V_I. Other inputs are biased to -0.5 V.
 8. C_{in} is measured using peak-current techniques. A square-wave input pulse is applied, and the input current waveform is integrated with respect to time to determine Q. C_{in} = Q/V. When a terminal is an input to more than one gate, multiply the value given by the number of gates to which this terminal is an input.
 9. Constant-current loads are used to determine the output impedance which is derived from the slope of a V_O vs I_O curve.

4

TYPES ECL2515, ECL2516 EMITTER-COUPLED-LOGIC ARITHMETIC MODULES

operating characteristics at specified free-air temperature (see figure 1)

PARAMETER	C_L	T_A	ECL2515			ECL2516			UNIT	
			EITHER OUTPUT			ANY OUTPUT				
			MIN	TYP	MAX	MIN	TYP	MAX		
t_{PHL}	4 pF	0°C	2.6			2.6			ns	
		25°C	1.5	2.6	4.1	1.5	2.6	4.1		
		75°C		2.6			2.6			
t_{PLH}	50 pF	0°C		3.5			3.5		ns	
		25°C	2.4	3.5	4.8	2.4	3.5	4.8		
		75°C		3.5			3.5			
t_{THL}	4 pF	0°C		4.0			4.0		ns	
		25°C	1.6	4.0	6.6	1.6	4.0	6.6		
		75°C		4.1			4.1			
t_{TLH}	50 pF	0°C		4.7			4.7		ns	
		25°C	1.9	4.6	6.9	1.9	4.6	6.9		
		75°C		4.4			4.4			

4

PARAMETER MEASUREMENT INFORMATION[†]




FIGURE 1—PROPAGATION DELAY AND TRANSITION TIMES

[†]For ECL2516: $Y = \Sigma$ or C_O ; $Z = \bar{\Sigma}$ or \bar{C}_O .

- NOTES:
- 10. The generator has the following characteristics: $Z_{out} = 50 \Omega$, PRR = 1 MHz.
 - 11. The waveforms are monitored on an oscilloscope with a rise time of less than or equal to 350 ps. Either a high-impedance probe with an input impedance of 100 kΩ paralleled by 2 pF, or a 50-Ω impedance system can be used. The 50-Ω resistors designated R_O are the oscilloscope input resistance in the 50-Ω system or discrete resistors with a high-impedance probe.
 - 12. This test circuit shows only the principle of measuring propagation delay times and transition times; i.e., no internal connection of the input terminals is shown. See Table I for ECL2515 or Table II for ECL2516 for voltages to be applied to input terminals for each test.
 - 13. C_L includes probe and fixture capacitance. A capacitance of 50 pF can be used to approximate an a-c fan-out of 10.

TYPES ECL2515, ECL2516 EMITTER-COUPLED-LOGIC ARITHMETIC MODULES

PARAMETER MEASUREMENT INFORMATION

TEST TABLE I—ECL2515

INPUT TERMINAL CONDITIONS			OUTPUT UNDER TEST
PULSE GENERATOR	0.5 V	-0.5 V	
1	16	2, 8, 9, 11, 12, 13, 14	4, 5
2		8, 9, 11, 12, 13, 16	
16		2, 8, 9, 11, 12, 13	4, 5
13		8, 9, 12, 14, 16	
14		8, 9, 12, 13, 16	4, 5
16		8, 9, 12, 13, 14	
11		8, 12, 14, 16	
12		8, 11, 14, 16	
14		8, 11, 12, 16	4, 5
16		8, 11, 12, 14	
8		9, 11, 14, 16	
9		8, 11, 14, 16	
11		8, 9, 14, 16	
14		8, 9, 11, 16	
16		8, 9, 11, 14	


4

TEST TABLE II—ECL2516

INPUT TERMINAL CONDITIONS			OUTPUT UNDER TEST
PULSE GENERATOR	0.5 V	-0.5 V	
16		9, 12, 14	
14		9, 12, 16	2, 4
14		11, 12, 13	
13		11, 12, 14	2, 4
16		9, 11, 13	
13		9, 11, 16	2, 4
16		12, 13, 14	
14		12, 13, 16	7, 5
13		12, 14, 16	
9		11, 12, 13	
12		9, 11, 13	7, 5
13		9, 11, 12	
9		11, 14, 16	
14		9, 11, 16	7, 5
11		9, 14, 16	
16		11, 12, 13	
12		11, 13, 16	
11		12, 13, 16	7, 5

TYPES ECL2515, ECL2516 EMITTER-COUPLED-LOGIC ARITHMETIC MODULES


PARAMETER MEASUREMENT INFORMATION[†]



4


- A. The particular input voltages for each module are shown in the electrical characteristics tables.
- B. V_1 is applied to each input separately except where Note 6 applies.
- C. Each output is tested separately.

FIGURE 2- V_{OH} and V_{OL}



Each input is tested separately.

FIGURE 3- I_{IH}




All inputs of all gates are connected in parallel.

FIGURE 4- I_{IL}

◇—Collector dot

[†]Arrows indicate actual direction of current flow. Current into a terminal is a positive value.



- A. All gates are tested simultaneously.
- B. I_{CC} is the total current into all V_{CC} terminals.

FIGURE 5- I_{CC} or I_{EE}

TYPES ECL2515, ECL2516 EMITTER-COUPLED-LOGIC ARITHMETIC MODULES

APPLICATION INFORMATION

ECL2515

The ECL2515 module is designed to provide the logic function for carry look-ahead in high-speed binary adders. In carry look-ahead, bit positions for binary numbers added together produce "generate" terms and "propagate" terms for the carry and sum logic equations.

The ECL2515 produces a "generate" term for 5 bits in one level of logic with a typical propagation delay of 3.0 nanoseconds with a fan-out of 4.

ECL2516

The ECL2516 is a full adder for two binary bits and carry-in that produces a sum and carry-out. The binary bits and their complements, along with carry-in and its complement, are required as inputs.

The sum and its complement and the carry-out and its complement are both produced in one level of logic with a typical propagation delay of 3.0 nanoseconds with a fan-out of 4.

general

4

Multiple V_{CC} terminals have been supplied to reduce crosstalk noise. All V_{CC} terminals should be connected even if all gates in a module are not used.

Applications of the arithmetic modules at other than data sheet conditions are covered in a separate ECL2500 series application document.

General loading for fan-out may be divided into two classes:

CLASS I Short-Line or Cluster Loading.

Loads which can be connected within two inches of any source can be treated as lumped capacitive loads which include the gate inputs and stub-line capacitances. Switching times can be interpolated accordingly. No two dotted outputs can be more than two inches apart for this case.

CLASS II Long-Line or Distributive Loading.


These loads must be treated as lumped loads along a transmission line and termination should be at the end of the transmission chain. No more than 20 pF of load is recommended per 4.5 inches of 50-ohm printed line (with dielectric constant of 4.5) in order that the reflection coefficient be no greater than 20%. If the loads are lumped loads of 20 pF, they must be 4.5 inches apart. If individual gates and CLASS I loads are distributed, they must not exceed the 20 pF per 4.5 inches of line.

TYPES ECL2515, ECL2516 EMITTER-COUPLED-LOGIC ARITHMETIC MODULES

mechanical data

The circuit bars are mounted on a 16-lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperatures with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. This package is intended for insertion in mounting-hole rows on 0.300-inch centers. Once the leads are compressed to 0.300-inch separation and inserted, sufficient tension is provided to secure the package in the board during soldering. Silver-plated leads require no additional cleaning or processing when used in soldered assembly.

The plastic case is electrically nonconductive.



4

terminal designations

Pin assignments are shown in the table below and correspond to logic diagrams on page 4.

Outputs are denoted by Y and Z for ECL2515 and by Σ , $\bar{\Sigma}$, C_O , and \bar{C}_O for ECL2516.

Inputs are denoted by A through I for ECL2515 and by A, B, C, \bar{A} , \bar{B} , and \bar{C} for ECL2516.

Power is supplied via the V_{CC} , V_{EE} , and V_{BB} terminals.

V_{BB} is a reference voltage.

NC indicates no internal connection.

PIN ASSIGNMENTS

PIN	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
ECL2515	A	B	V_{CC}	Y	Z	V_{CC}	NC	C	D	V_{EE}	E	F	G	H	V_{BB}	I
ECL2516	NC	C_O	V_{CC}	\bar{C}_O	Σ	V_{CC}	Σ	NC	\bar{A}	V_{EE}	\bar{C}	\bar{B}	C	B	V_{BB}	A

ECL INTEGRATED CIRCUIT

CIRCUIT TYPE ECL2517 EMITTER-COUPLED-LOGIC DECODER


ECL2500 SERIES EMITTER-COUPLED-LOGIC (ECL) DECODER MODULE FOR APPLICATION IN ULTRA-HIGH-SPEED DIGITAL SYSTEMS

description

The ECL2500 series is a compatible family of ECL functions with basic gate delays of 2 to 3 ns per stage. The family is specifically designed for operation from 0°C to 75°C.

The ECL2500 family includes:

- Basic Gate Modules
- **Multifunction Gate Modules**
- Bistable Modules
- Arithmetic Modules
- Interface Modules
- Memory Module



TYPE ECL2517
BULLETIN NO. DLS 6911283, DECEMBER 1969

4

family features

- High speed...typical gate propagation delay time of 2.5 ns
- Complementary OR/NOR outputs with capability for wired-OR connections
- Designed for use with transmission lines to ensure maximum signal transmission without noise. Characterized for 50-ohm lines
- High noise immunity: ± 225 mV typical at 25°C

This data sheet covers the decoder module. Separate data sheets cover the balance of the ECL2500 modules.

ECL2500 series 3-bit-to-8-line decoder with enable


The ECL2500 series decoder module is summarized in the table below. The schematic diagram of this module is shown in Figure A.

SUMMARY OF DECODER MODULE

MODULE	GATES PER MODULE	INPUTS PER MODULE	OUTPUTS PER MODULE
ECL2517	12 (4 input, 8 output)	4 (3 bits plus enable)	8 (1 per output gate)

CIRCUIT TYPE ECL2517 EMITTER-COUPLED-LOGIC DECODER

schematic



4

Emitter-follower outputs require external pull-down resistors. The wired-OR function can be obtained by connecting emitter-follower outputs of other gates to any of the outputs. Only one pull-down resistor is required for each wired-OR node.

absolute maximum ratings (see note 1)

Terminal voltages and currents	See table below
Storage temperature range	-40°C to 150°C
Temperature range with supply and bias voltage applied	-40°C to 100°C

TERMINAL VOLTAGE AND/OR CURRENT, TA = 0°C TO 75°C (SEE NOTES 2 AND 3)

TERMINAL	REMARKS	VOLTAGE		CURRENT
		CONTINUOUS	20-μs SURGE	
V _{CC}		2 V	4.5 V	
V _{EE}		-4 V	-7 V	
Each Input	All other inputs open	-3.5 V	-4 V	
Any output	All inputs high	2 V	2 V	-40 mA


recommended operating conditions

Supply voltage V _{CC}	1.32 V ± 2%
Supply voltage V _{EE}	-3.2 V ± 2%
Reference voltage V _{BB}	0 V (GND)
Reverse bias on unused inputs	-1 V ± 0.5 V
Normalized d-c fan-out	0 to 35
Load on each output	characterized at 270 Ω to V _{EE} , 50 Ω to GND
Operating free-air temperature range	0°C to 75°C

- NOTES: 1. Absolute maximum ratings are limits beyond which the life of individual devices may be impaired and are never to be exceeded in service or testing.
 2. Maximum terminal conditions must be considered as mutually exclusive.
 3. All voltages are referenced to V_{BB}, which is at GND.

CIRCUIT TYPE ECL2517 EMITTER-COUPLED-LOGIC DECODER

logic



4

truth table (for this module, H = positive voltage, L = negative voltage, X = irrelevant)

INPUTS				OUTPUT LINES							
A	B	C	D	0	1	2	3	4	5	6	7
X	X	X	H	H	H	H	H	H	H	H	H
L	L	L	L	H	H	H	H	H	H	L	L
L	L	H	L	H	H	H	H	H	H	L	H
L	H	L	L	H	H	H	H	H	L	H	H
L	H	H	L	H	H	H	H	L	H	H	H
H	L	L	L	H	H	H	L	H	H	H	H
H	L	H	L	H	H	L	H	H	H	H	H
H	H	L	L	H	L	H	H	H	H	H	H
H	H	H	L	L	H	H	H	H	H	H	H

CIRCUIT TYPE ECL2517

EMITTER-COUPLED-LOGIC DECODER

electrical characteristics at specified free-air temperature*

PARAMETER	TEST FIGURE	INPUT CONDITIONS				OUTPUT TERMINAL	TA	MIN	TYP	MAX	UNIT
		13 V _{I(A)}	12 V _{I(B)}	11 V _{I(C)}	14 V _{I(D)}						
V _{IH} High-level input voltage							0°C	150	720	720	mV
							25°C	150	720	720	
							75°C	150	720	720	
V _{IL} Low-level input voltage							0°C	-1500	-150	-150	mV
							25°C	-1500	-150	-150	
							75°C	-1500	-150	-150	
V _{OH(0)} High-level output voltage at line 0	1	0.5 V	0.5 V	0.5 V	0.2 V	5	0°C	290	365	365	mV
							25°C	325	400	500	
							75°C	470	570	570	
V _{OL(0)} Low-level output voltage at line 0	1	0.5 V	0.5 V	0.5 V	-0.2 V	5	0°C	-505	-445	-445	mV
							25°C	-490	-425	-350	
							75°C	-385	-310	-310	
V _{OH(1)} High-level output voltage at line 1	1	0.5 V	-0.2 V	-0.5 V	-0.5 V	7	0°C	290	365	365	mV
							25°C	325	400	500	
							75°C	470	570	570	
V _{OL(1)} Low-level output voltage at line 1	1	0.5 V	0.2 V	-0.5 V	-0.5 V	7	0°C	-505	-445	-445	mV
							25°C	-490	-425	-350	
							75°C	-385	-310	-310	
V _{OH(2)} High-level output voltage at line 2	1	0.5 V	0.2 V	0.5 V	-0.5 V	8	0°C	290	365	365	mV
							25°C	325	400	500	
							75°C	470	570	570	
V _{OL(2)} Low-level output voltage at line 2	1	0.5 V	-0.2 V	0.5 V	-0.5 V	8	0°C	-505	-445	-445	mV
							25°C	-490	-425	-350	
							75°C	-385	-310	-310	
V _{OH(3)} High-level output voltage at line 3	1	-0.2 V	-0.5 V	-0.5 V	-0.5 V	9	0°C	290	365	365	mV
							25°C	325	400	500	
							75°C	470	570	570	
V _{OL(3)} Low-level output voltage at line 3	1	0.2 V	-0.5 V	-0.5 V	-0.5 V	9	0°C	-505	-445	-445	mV
							25°C	-490	-425	-350	
							75°C	-385	-310	-310	
V _{OH(4)} High-level output voltage at line 4	1	0.2 V	0.5 V	0.5 V	-0.5 V	16	0°C	290	365	365	mV
							25°C	325	400	500	
							75°C	470	570	570	
V _{OL(4)} Low-level output voltage at line 4	1	-0.2 V	0.5 V	0.5 V	-0.5 V	16	0°C	-505	-445	-445	mV
							25°C	-490	-425	-350	
							75°C	-385	-310	-310	
V _{OH(5)} High-level output voltage at line 5	1	-0.5 V	0.5 V	0.2 V	-0.5 V	1	0°C	290	365	365	mV
							25°C	325	400	500	
							75°C	470	570	570	
V _{OL(5)} Low-level output voltage at line 5	1	-0.5 V	0.5 V	-0.2 V	-0.5 V	1	0°C	-505	-445	-445	mV
							25°C	-490	-425	-350	
							75°C	-385	-310	-310	
V _{OH(6)} High-level output voltage at line 6	1	-0.5 V	-0.5 V	-0.2 V	-0.5 V	2	0°C	290	365	365	mV
							25°C	325	400	500	
							75°C	470	570	570	
V _{OL(6)} Low-level output voltage at line 6	1	-0.5 V	-0.5 V	0.2 V	-0.5 V	2	0°C	-505	-445	-445	mV
							25°C	-490	-425	-350	
							75°C	-385	-310	-310	
V _{OH} High-level output voltage at all lines	1	-0.5 V	-0.5 V	-0.5 V	0.15 V	1, 2, 4, 5, 7, 8, 9, 16	0°C	290	365	365	mV
							25°C	325	400	500	
							75°C	470	570	570	
V _{OL(7)} Low-level output voltage at line 7	1	-0.5 V	-0.5 V	-0.5 V	-0.15 V	4	0°C	-505	-445	-445	mV
							25°C	-490	-425	-350	
							75°C	-385	-310	-310	
I _{IH} High-level input current	2	Input under test at 0.5 V, other inputs at -0.5 V					0°C		165	150	μA
							25°C		125		
							75°C		125		
I _{IL} Low-level input current (all inputs)	3	All inputs in parallel at -3.2 V					0°C		-0.5	-0.5	μA
							25°C		-0.5	-0.5	
							75°C		-0.5	-0.5	
I _{CC} or -I _{EE} Supply current	4	All inputs in parallel at -0.5 V					25°C	84	133	133	mA
C _{in} Input capacitance (see Note 5)							25°C		5	5	pF
Z _{out} Output impedance (see Note 6)							25°C		5	5	Ω

* V_{BB} (pin 15) = GND, V_{CC} (pin 3 and pin 6) = 1.32 V ± 1%, V_{EE} (pin 10) = -3.20 V ± 1%.

- NOTES: 4. The algebraic convention where the most positive limit is designated as maximum is used in this data sheet for logic voltage levels only, e.g., if -350 mV is a maximum, the typical and minimum limits are more negative voltages.
 5. C_{in} is measured using peak-current techniques. A square-wave input pulse is applied, and the input current waveform is integrated with respect to time to determine Q. C_{in} = Q/V.
 6. Constant-current loads are used to determine the output impedance which is derived from the slope of a V_O vs I_O curve.

CIRCUIT TYPE ECL2517

EMITTER-COUPLED-LOGIC DECODER

operating characteristics at specified free-air temperature (see figure 5)

TERMINALS TO BE TESTED (SEE NOTE 7)		CL pF	t _{PHL} and/or t _{TPLH}						t _{THL} and/or t _{TLH}						
INPUT	OUTPUT		PROPAGATION TIMES—ns						TRANSITION TIMES—ns						
			T _A = 0°C			T _A = 25°C			T _A = 75°C			T _A = 0°C			
14	5	4													
14	7														
14	8														
14	9														
14	16														
14	1														
14	2														
14	4														
14	5	50													
14	7														
14	8														
14	9														
14	16														
14	1														
14	2														
14	4														

4

NOTE: 7. The eight combinations of voltages at input terminals A, B, and C shown in the table of Figure 5, are applied sequentially. With each combination of input voltages, the enable input, D, is pulsed from the high level to the low level to give a low-level output at the particular output line shown in the table. The input pulse is measured as it is applied with each combination of input voltages and a waveform measurement is made at the corresponding output.

GENERAL APPLICATION INFORMATION

Multiple V_{CC} terminals have been supplied to reduce crosstalk noise. All V_{CC} terminals should be connected.

Applications of the ECL2517 decoder module at other than data sheet conditions are covered in a separate ECL2500 series application document.

General loading for fan-out may be divided into two classes:

CLASS I Short-Line or Cluster Loading.


Loads which can be connected within two inches of any source can be treated as lumped capacitive loads which include the gate inputs and stub-line capacitances. Switching times can be interpolated accordingly. No two dotted outputs can be more than two inches apart for this case.

CLASS II Long-Line or Distributive Loading.

These loads must be treated as lumped loads along a transmission line and termination should be at the end of the transmission chain. No more than 20 pF of load is recommended per 4.5 inches of 50-ohm printed line (with dielectric constant of 4.5) in order that the reflection coefficient be no greater than 20%. If the loads are lumped loads of 20 pF, they must be 4.5 inches apart. If individual gates and CLASS I loads are distributed, they must not exceed the 20 pF per 4.5 inches of line.


CIRCUIT TYPE ECL2517 EMITTER-COUPLED-LOGIC DECODER

PARAMETER MEASUREMENT INFORMATION[†]



V_I is applied to each input as specified
in the electrical characteristics table.

FIGURE 1— V_{OH} AND V_{OL}



Each input is tested separately.

FIGURE 2—I_{IH}





FIGURE 3—I_{IL}



[†] I_{CC} is the total current into both V_{CC} terminals.

FIGURE 4—I_{CC} OR I_{EE}


[†]Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

CIRCUIT TYPE ECL2517 EMITTER-COUPLED-LOGIC DECODER

PARAMETER MEASUREMENT INFORMATION

INPUT TERMINAL			OUTPUT UNDER TEST	
13	12	11	LINE	TERMINAL
0.5 V	0.5 V	0.5 V	0	5
0.5 V	0.5 V	-0.5 V	1	7
0.5 V	-0.5 V	0.5 V	2	8
0.5 V	-0.5 V	-0.5 V	3	9
-0.5 V	0.5 V	0.5 V	4	16
-0.5 V	0.5 V	-0.5 V	5	1
-0.5 V	-0.5 V	0.5 V	6	2
-0.5 V	-0.5 V	-0.5 V	7	4

SEE NOTE 7



4

TEST CIRCUIT




FIGURE 5—PROPAGATION DELAY AND TRANSITION TIMES

- NOTES:
- 7. The eight combinations of voltages at input terminals A, B, and C shown in the table of Figure 5, are applied sequentially. With each combination of input voltages, the enable input, D, is pulsed from the high level to the low level to give a low-level output at the particular output line shown in the table. The input pulse is measured as it is applied with each combination of input voltages and a waveform measurement is made at the corresponding output.
 - 8. The generator has the following characteristics: $Z_{out} = 50 \Omega$, PRR = 1 MHz.
 - 9. The waveforms are monitored on an oscilloscope with a rise time of less than or equal to 350 ps. Either a high-impedance probe with an input impedance of $100 \text{ k}\Omega$ paralleled by 2 pF , or a $50\text{-}\Omega$ impedance system can be used. The $50\text{-}\Omega$ resistor designated R_0 is the oscilloscope input resistance in the $50\text{-}\Omega$ system or a discrete resistor with a high-impedance probe.
 - 10. C_L includes probe and fixture capacitance. A capacitance of 50 pF can be used to approximate an a-c fan-out of 10.

CIRCUIT TYPE ECL2517


EMITTER-COUPLED-LOGIC DECODER

mechanical data

The circuit bars are mounted on a 16-lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperatures with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. This package is intended for insertion in mounting-hole rows on 0.300-inch centers. Once the leads are compressed to 0.300-inch separation and inserted, sufficient tension is provided to secure the package in the board during soldering. Silver-plated leads require no additional cleaning or processing when used in soldered assembly.

The plastic case is electrically nonconductive.

4



terminal designations

Pin assignments are shown in the table below and correspond to the logic diagram on page 3.

Outputs are denoted by the numbers 0 through 7. Inputs are denoted by A, B, C, and D.

Power is supplied via the V_{CC}, V_{EE}, and V_{BB} terminals.

V_{BB} is a reference voltage.

PIN ASSIGNMENTS

PIN	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
ECL2517	5	6	V _{CC}	7	0	V _{CC}	1	2	3	V _{EE}	C	B	A	D	V _{BB}	4


ECL2500 SERIES DUAL EMITTER-COUPLED-LOGIC (ECL) PARALLEL EMITTER-FOLLOWER GATES FOR APPLICATION IN ULTRA-HIGH-SPEED DIGITAL SYSTEMS

description

The ECL2500 series is a compatible family of ECL functions with basic gate delays of 2 to 3 ns per stage. The family is specifically designed for operation from 0°C to 75°C.

The ECL2500 family includes:

- Basic Gate Modules
- Multifunction Gate Modules
- Bistable Modules
- Arithmetic Modules
- Interface Modules
- Memory Modules



TYPES ECL2520 THRU ECL2523
BULLETIN NO. DL-S 6911262, NOVEMBER 1969

family features

4

- High speed . . . typical gate propagation delay time of 2.5 ns
- Complementary OR/NOR outputs with capability for wired-OR connections
- Designed for use with transmission lines to ensure maximum signal transmission without noise. Characterized for 50-ohm lines
- High noise immunity: ± 225 mV typical at 25°C

This data sheet covers the parallel emitter-follower modules.
Separate data sheets cover the balance of the ECL2500 modules.

ECL2500 series parallel emitter-follower gates


The four ECL2500 series modules that form the dual parallel emitter-follower gate group are shown in the table below. These modules contain various combinations of the ECL circuit shown in the schematic of Figure A and the logic diagrams of Figure B.

SUMMARY OF MODULES IN PARALLEL EMITTER-FOLLOWER GATE GROUP

MODULE	GATES PER MODULE	INPUTS PER GATE	POSITIVE LOGIC	OUTPUTS PER GATE	
				Y(OR)	Z(NOR)
ECL2520	2	2	OR/NOR	3	1
ECL2521	2	3	OR	3	
ECL2522	2	4	NOR		2
ECL2523	2	3	NOR		3


TYPES ECL2520 THRU ECL2523 DUAL PARALLEL Emitter-FOLLOWER GATES

schematic



4

logic



Positive logic OR/NOR functions or negative logic AND/NAND functions are provided at the Y (OR) and Z (NOR) outputs, as shown.

Emitter-follower outputs require an external pull-down resistor. The wired-OR function can be obtained by connecting emitter-follower outputs of separate gates together. Only one pull-down resistor is required for each wire-OR node. Each output of a gate can be wire-OR connected independently of the other outputs of that gate.

absolute maximum ratings (see note 1)

Terminal voltages and currents	See table below
Storage temperature range	-40°C to 150°C
Temperature range with supply and bias voltages applied	-40°C to 100°C

TERMINAL VOLTAGE AND/OR CURRENT, $T_A = 0^\circ\text{C}$ TO 75°C (SEE NOTES 2 AND 3)


TERMINAL	REMARKS	VOLTAGE		CURRENT
		CONTINUOUS	20-μs SURGE	
V_{CC}		2 V	4.5 V	
V_{EE}		-4 V	-7 V	
Each Input	All other inputs open	-3.5 V	-4 V	
Output Y	All inputs high	2 V	2 V	-40 mA
Output Z	All inputs low			-40 mA

- NOTES: 1. Absolute maximum ratings are limits beyond which the life of individual devices may be impaired and are never to be exceeded in service or testing.
 2. Maximum terminal conditions must be considered as mutually exclusive.
 3. All voltages are referenced to V_{BB} , which is at GND.

TYPES ECL2520 THRU ECL2523 DUAL PARALLEL Emitter-Follower GATES

recommended operating conditions

Supply voltage V_{CC}	$1.32 \text{ V} \pm 2\%$
Supply voltage V_{EE}	$-3.2 \text{ V} \pm 2\%$
Reference voltage V_{BB}	0 V (GND)
Reverse bias on unused inputs	$-1 \text{ V} \pm 0.5 \text{ V}$
Normalized d-c fan-out	0 to 35
Load on each output	characterized at 270Ω to V_{EE} , 50Ω to GND
Operating free-air temperature range	0°C to 75°C



4

MODULE	POSITIVE LOGIC OUTPUT		NEGATIVE LOGIC OUTPUT	
	Y(OR)	Z(NOR)	Y (AND)	Z (NAND)
ECL2520	A+B	$\overline{A+B}$	AB	\overline{AB}
ECL2521	A+B+C		ABC	
ECL2522		$\overline{A+B+C+D}$		ABCD
ECL2523		$\overline{A+B+C}$		\overline{ABC}

truth tables (for this series, H = positive voltage, L = negative voltage, X = irrelevant)

ECL2520

INPUTS		OUTPUTS		
A	B	Y1	Y2	Y3
L	L	L	L	H
X	H	H	H	L
H	X	H	H	L
H	H	H	H	L

ECL2521

INPUTS			OUTPUTS		
A	B	C	Y1	Y2	Y3
L	L	L	L	L	L
H	X	X	H	H	H
X	H	X	H	H	H
X	X	H	H	H	H
H	H	H	H	H	H

ECL2522

INPUTS				OUTPUTS	
A	B	C	D	Z1	Z2
L	L	L	L	H	H
H	L	L	L	L	L
X	H	X	X	L	L
X	X	H	X	L	L
X	X	X	H	L	L
H	H	H	H	L	L

ECL2523

INPUTS			OUTPUTS		
A	B	C	Z1	Z2	Z3
L	L	L	H	H	H
H	X	X	L	L	L
X	H	X	L	L	L
X	X	H	L	L	L
H	H	H	L	L	L

TYPES ECL2520 THRU ECL2523

DUAL PARALLEL Emitter-Follower GATES

electrical characteristics at specified free-air temperature

PARAMETER	TEST FIGURE	TEST CONDITIONS*	MODULE				MIN	TYP	MAX	UNIT
			ECL2520	ECL2521	ECL2522	ECL2523				
V _{IH}	High-level input voltage		0°C 25°C 75°C	•	•	•	•	150 150 150	720 720 720	mV
V _{IL}	Low-level input voltage		0°C 25°C 75°C	•	•	•	•	-1500 -1500 -1500	-150 -150 -150	mV
V _{OH(Y)}	High-level output voltage at OR output	2 V _I = 0.2 V	0°C 25°C 75°C	•	•			290 325 470	365 400 580	mV
V _{OL(Y)}	Low-level output voltage at OR output	2 V _I = -0.2 V	0°C 25°C 75°C	•	•			-505 -490 -385	-445 -425 -310	mV
V _{OH(Z)}	High-level output voltage at NOR output	2 V _I = -0.2 V	0°C 25°C 75°C					340 375 520	415 450 605	mV
			0°C 25°C 75°C			•		260 315 460	355 390 580	mV
			0°C 25°C 75°C				•	290 325 470	365 400 580	mV
			0°C 25°C 75°C	•		•	•	-420 -490 -380	-365 -425 -315	mV
V _{OL(Z)}	Low-level output voltage at NOR output	2 V _I = 0.4 V	0°C 25°C 75°C	•		•	•	-505 -490 -380	-455 -425 -315	mV
V _{OH(Y)}	High-level output voltage at OR output	2 V _I = 0.15 V	0°C 25°C 75°C	•	•			265 300		mV
V _{OL(Y)}	Low-level output voltage at OR output	2 V _I = -0.15 V	0°C 25°C 75°C	•	•				-325 -290	mV
V _{OH(Z)}	High-level output voltage at NOR output	2 V _I = -0.15 V	0°C 25°C 75°C			•		255 290		mV
			0°C 25°C 75°C				•	265 300		mV
V _{OL(Z)}	Low-level output voltage at NOR output	2 V _I = 0.15 V	0°C 25°C 75°C			•	•		-290 -260	mV
I _{IH}	High-level input current	3 V _I = 0.5 V	0°C 25°C 75°C	•	•	•	•		510 [†] 470 [†] 400 [†]	μA
I _{IL}	Low-level input current	4 V _I = -3.2 V	0°C 25°C 75°C	•	•	•	•		-0.5 [‡] -0.6 [‡] -0.8 [‡]	μA
I _{CC} or -I _{EE}	Supply current	5 V _I = -0.5 V	25°C			•		15	27	mA
						•		15	27	
C _{in}	Input capacitance	See Note 5	25°C	•	•	•	•	8	15	μF
Z _{out}	Output impedance	See Note 6	25°C	•	•	•	•	15	27	Ω

*V_{BB} = GND, V_{CC} = 1.32 V ± 1%, V_{EE} = -3.20 V ± 1%.

[†]These are worst-case values. See Supplementary Parameter Measurement Information for each gate.

[‡]These are worst-case values for eight inputs in parallel. See Supplementary Parameter Measurement Information for each gate.

- NOTES:
- The algebraic convention where the most positive limit is designated as maximum is used in this data sheet for logic voltage levels only, e.g., if -350 mV is a maximum, the typical and minimum limits are more negative voltages.
 - C_{in} is measured using peak-current techniques. A square-wave input pulse is applied, and the input current waveform is integrated with respect to time to determine Q. C_{in} = Q/V.
 - Constant-current loads are used to determine the output impedance which is derived from the slope of a V_O vs I_O curve.

TYPES ECL2520 THRU ECL2523 DUAL PARALLEL Emitter-Follower GATES

operating characteristics at specified free-air temperature (see figure 1)

PARAMETER	C _L	T _A	ECL2520						ECL2521			ECL2522 ECL2523			UNIT	
			Y OUTPUTS			Z OUTPUTS			Y OUTPUTS			Z OUTPUTS				
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
t _{PHL}	4 pF	0°C	3.2			2.1			3.2			3.3			ns	
		25°C	2.2	3.2	4.3	1.3	2.1	3.1	2.2	3.2	4.3	2.2	3.2	4.3		
		75°C				3.2			3.2			3.3				
t _{PLH}	50 pF	0°C				4.3			3.1			4.3			ns	
		25°C	3.2	4.3	5.6	2.1	3.1	4.2	3.2	4.3	5.6	3.2	4.3	5.6		
		75°C				4.3			3.1			4.3				
t _{THL}	4 pF	0°C	5.1			2.6			5.1			5.3			ns	
		25°C	2.8	5.2	6.5	1.7	2.6	3.9	2.8	5.2	6.5	2.8	5.2	6.5		
		75°C				5.1			5.1			5.1				
t _{TLH}	50 pF	0°C				4.9						4.9			ns	
		25°C	2.8	4.8	6.5	See Note 7			2.8	4.8	6.5	2.8	4.8	6.5		
		75°C				4.7			4.7			4.7				


NOTE: 7. The transition times for the Z output at C_L = 50 pF are:

t_{THL} values are the same as for the Y output at 50 pF;

t_{TLH} values are the same as for the Z output at 4 pF.

4

PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT





FIGURE 1—PROPAGATION DELAY AND TRANSITION TIMES

- NOTES:
- 8. The generator has the following characteristics: Z_{out} = 50 Ω, PRR = 1 MHz.
 - 9. The waveforms are monitored on an oscilloscope with a rise time of less than or equal to 350 ps. Either a high-impedance probe with an input impedance of 100 kΩ paralleled by 2 pF, or a 50-Ω impedance system can be used. The 50-Ω resistors designated R_O are the oscilloscope input resistance in the 50-Ω system or discrete resistors with a high-impedance probe.
 - 10. C_L includes probe and fixture capacitance. A capacitance of 50 pF can be used to approximate an a-c fan-out of 10.
 - 11. Each of the output terminals is loaded as shown.

**TYPES ECL2520 THRU ECL2523
DUAL PARALLEL Emitter-Follower GATES**


PARAMETER MEASUREMENT INFORMATION[†]



4

- A. V_I is applied to each input separately.
- B. Each output is tested separately.

FIGURE 2— V_{OH} and V_{OL}



Each input is tested separately.


FIGURE 3—I_{IH}

[†]Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

NOTE: 11. Each of the output terminals is loaded as shown.

TYPES ECL2520 THRU ECL2523 DUAL PARALLEL Emitter-Follower GATES


PARAMETER MEASUREMENT INFORMATION[†]



All inputs of both gates are connected in parallel.

FIGURE 4—I_{IL}

4



- A. Both gates are tested simultaneously.
- B. I_{CC} is the total current into both V_{CC} terminals.

FIGURE 5—I_{CC} or I_{EE}

[†]Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

NOTE: 11. Each of the output terminals is loaded as shown.

TYPES ECL2520 THRU ECL2523

DUAL PARALLEL Emitter-Follower GATES

SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

electrical characteristics at specified free-air temperature

PARAMETER (SEE NOTE 12)	TERMINALS TO BE TESTED (SEE NOTE 13)		TEST FIGURE	INPUT CONDITIONS			TA	MIN	TYP	MAX	UNIT
	INPUTS	OUTPUTS		INPUT UNDER TEST	OTHER INPUT(S) OF SAME GATE	INPUTS OF OTHER GATE(S)					
	Y	Z									

ECL2520 V_{BB} (pin 15) = GND, V_{CC} (pin 3 and pin 6) = 1.32 V, V_{EE} (pin 10) = -3.2 V

4	V _{OH(Y)}	13, 14	1, 2, 16	2	0.2 V	-0.5 V	-0.5 V	0°C	290	365		
		11, 12	7, 8, 9					25°C	325	400	500	mV
	V _{OL(Y)}	13, 14	1, 2, 16	2	-0.2 V	-0.5 V	-0.5 V	75°C	-505	-445		
		11, 12	7, 8, 9						-490	-425	-350	mV
	V _{OH(Z)}	13, 14	4	2	-0.2 V	-0.5 V	-0.5 V	0°C	340	415		
		11, 12	5					25°C	375	450	525	mV
	V _{OL(Z)}	13, 14	4	2	0.2 V	-0.5 V	-0.5 V	75°C	520	605		
		11, 12	5						-440	-365	-310	mV
	V _{OL(Z)}	13, 14	4	2	0.4 V	-0.5 V	-0.5 V	0°C	-505	-455		
		11, 12	5					25°C	-490	-425	-325	mV
	V _{OH(Y)}	11, 12	7	2	0.15 V	-0.5 V	-0.5 V	75°C	265	300		
												mV
	V _{OL(Y)}	11, 12	7	2	-0.15 V	-0.5 V	-0.5 V	0°C			-325	
								25°C			-290	mV
	I _{IIH}	13, 14		3	0.5 V	-0.5 V	-0.5 V	75°C			510	
		11, 12									470	μA
	I _{IL}	11, 12, 13, 14		4	All inputs of both gates in parallel at -3.2 V			0°C			-0.5	
								25°C			-0.5	μA
								75°C			-0.5	

ECL2521 V_{BB} (pin 15) = GND, V_{CC} (pin 3 and pin 6) = 1.32 V, V_{EE} (pin 10) = -3.2 V

4	V _{OH(Y)}	9, 11, 12	5, 7, 8	2	0.2 V	-0.5 V	-0.5 V	0°C	290	365		
		13, 14, 16	1, 2, 4					25°C	325	400	500	mV
	V _{OL(Y)}	9, 11, 12	5, 7, 8	2	-0.2 V	-0.5 V	-0.5 V	75°C	-505	-445		
		13, 14, 16	1, 2, 4						-490	-425	-350	mV
	V _{OH(Y)}	13, 14, 16	1	2	0.15 V	-0.5 V	-0.5 V	0°C	265	300		
								25°C				mV
	V _{OL(Y)}	13, 14, 16	1	2	-0.15 V	-0.5 V	-0.5 V	75°C			-325	
											-290	mV
	I _{IIH}	9, 11, 12		3	0.5 V	-0.5 V	-0.5 V	0°C			510	
		13, 14, 16						25°C			470	μA
	I _{IL}	9, 11, 12, 13, 14, 16		4	All inputs of both gates in parallel at -3.2 V			75°C			-0.5	
											-0.5	μA
											-0.6	

NOTES: 12. See page 4 for defining term associated with each symbol.

13. Each gate is tested separately unless otherwise noted. See referenced test figure for output termination. Gates not under test have their outputs terminated in the same manner, and power applied.

TYPES ECL2520 THRU ECL2523 DUAL PARALLEL Emitter-Follower GATES

SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

electrical characteristics at specified free-air temperature

PARAMETER (SEE NOTE 12)	TERMINALS TO BE TESTED (SEE NOTE 13)		TEST FIGURE	INPUT CONDITIONS			TA	MIN	TYP	MAX	UNIT
	INPUTS	OUTPUTS		INPUT UNDER TEST	OTHER INPUT(S) OF SAME GATE	INPUTS OF OTHER GATE(S)					
	Y	Z									

ECL2522 V_{BB} (pin 15) = GND, V_{CC} (pin 3 and pin 6) = 1.32 V, V_{EE} (pin 10) = -3.2 V

V _{OH(Z)}	1, 13, 14, 16	2, 4	2	-0.2 V	-0.5 V	-0.5 V	0°C	280	355	mV	
	8, 9, 11, 12	5, 7					25°C	315	390		
V _{OL(Z)}	1, 13, 14, 16	2, 4	2	0.2 V	-0.5 V	-0.5 V	0°C	-385	-365	mV	
	8, 9, 11, 12	5, 7					25°C	-440	-310		
V _{OL(Z)}	1, 13, 14, 16	2, 4	2	0.4 V	-0.5 V	-0.5 V	0°C	-505	-455	mV	
	8, 9, 11, 12	5, 7					25°C	-490	-425		
V _{OH(Z)}	1, 13, 14, 16	2	2	-0.15 V	-0.5 V	-0.5 V	0°C	255	290	mV	
V _{OL(Z)}	1, 13, 14, 16	2	2	0.15 V	-0.5 V	-0.5 V	0°C			-290	mV
I _{IH}	1, 13, 14, 16		3	0.5 V	-0.5 V	-0.5 V	0°C			255	μA
	8, 9, 11, 12						25°C			235	
I _{IL}	1, 8, 9, 11, 12, 13, 14, 16		4	All inputs of both gates in parallel at -3.2 V			0°C			-0.5	μA
							25°C			-0.6	
							75°C			-0.8	

4

ECL2523 V_{BB} (pin 15) = GND, V_{CC} (pin 3 and pin 6) = 1.32 V, V_{EE} (pin 10) = -3.2 V

V _{OH(Z)}	13, 14, 16	1, 2, 4	2	-0.2 V	-0.5 V	-0.5 V	0°C	290	365	mV	
	9, 11, 12	5, 7, 8					25°C	325	400		
V _{OL(Z)}	13, 14, 16	1, 2, 4	2	0.2 V	-0.5 V	-0.5 V	0°C	-385	-365	mV	
	9, 11, 12	5, 7, 8					25°C	-440	-310		
V _{OL(Z)}	9, 11, 12	5	2	0.4 V	-0.5 V	-0.5 V	0°C	-505	-455	mV	
V _{OH(Z)}	9, 11, 12	5	2	-0.15 V	-0.5 V	-0.5 V	0°C	265	300		
V _{OL(Z)}	9, 11, 12	5	2	0.15 V	-0.5 V	-0.5 V	0°C			-290	mV
I _{IH}	13, 14, 16		3	0.5 V	-0.5 V	-0.5 V	0°C			510	μA
	9, 11, 12						25°C			470	
I _{IL}	9, 11, 12, 13, 14, 16		4	All inputs of both gates in parallel at -3.2 V			0°C			-0.5	μA
							25°C			-0.5	
							75°C			-0.6	

NOTES: 12. See page 4 for defining term associated with each symbol.

13. Each gate is tested separately unless otherwise noted. See referenced test figure for output termination. Gates not under test have their outputs terminated in the same manner, and power applied.

TYPES ECL2520 THRU ECL2523 DUAL PARALLEL Emitter-FOLLOWER GATES

SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

operating characteristics at specified free-air temperature (see figure 1)

TERMINALS TO BE TESTED (SEE NOTES 14, 15, 16)			CL pF	tpHL and/or tpLH PROPAGATION TIMES—ns									tTHL and/or tTLH TRANSITION TIMES—ns									
INPUT	OUTPUT	INPUT		OUTPUT	TA = 0°C			TA = 25°C			TA = 75°C			TA = 0°C			TA = 25°C			TA = 75°C		
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX
ECL2520																						
13,	1,	11,	7,	4	3.2	2.2	3.2	4.3	3.2	3.2	5.1	2.8	5.2	6.5	5.1							
14	2,	12	8,	50	4.3	3.2	4.3	5.6	4.3	4.3	4.9	2.8	4.8	6.5	4.7							
											2.6	1.7	2.6	3.9	2.6							
13,	4	11,	5	4	2.1	1.3	2.1	3.1	2.1	2.1	2.6†	1.7†	2.6†	3.9†	2.6†							
											4.9‡	2.8‡	4.8‡	6.5‡	4.7‡							
14	12	50	3.1			2.1	3.1	4.2	3.1	3.1												
ECL2521																						
13,	1,	9,	5,	4	3.2	2.2	3.2	4.3	3.2	3.2	5.1	2.8	5.2	6.5	5.1							
14,	2,	11,	7,	50	4.3	3.2	4.3	5.6	4.3	4.3	4.9	2.8	4.8	6.5	4.7							
16	4	12	8																			
ECL2522																						
1,	2,	8,	5,	4	3.3	2.2	3.2	4.3	3.3	3.3	5.3	2.8	5.2	6.5	5.1							
13,		9,																				
14,	4	11,	7	50	4.5	3.2	4.3	5.6	4.5	4.5	4.9	2.8	4.8	6.5	4.7							
16	12																					
ECL2523																						
13,	1,	9,	5,	4	3.3	2.2	3.2	4.3	3.3	3.3	5.3	2.8	5.2	6.5	5.1							
14,	2,	11,	7,	50	4.5	3.2	4.3	5.6	4.5	4.5	4.9	2.8	4.8	6.5	4.7							
16	4	12	8																			

†For t_{TLH} only.

‡For t_{THL} only.

- NOTES: 14. Each gate is tested separately.
 15. The input pulse is measured as it is applied sequentially to each input of the gate under test, and a waveform measurement is made at each of the outputs of that gate. Times are as defined in Figure 1.
 16. Bias voltages and loads for the gate under test are shown in Figure 1. The unused gate has inputs biased to -0.5 V, outputs under load, and power applied.

GENERAL APPLICATION INFORMATION

Multiple V_{CC} terminals have been supplied to reduce crosstalk noise. All V_{CC} terminals should be connected even if all gates in a module are not used.

Applications of the parallel emitter-follower gates at other than data sheet conditions are covered in a separate ECL2500 Series application document.

General loading for fan-out may be divided into two classes:

CLASS I Short-Line or Cluster Loading.

Loads which can be connected within two inches of any source can be treated as lumped capacitive loads which include the gate inputs and stub-line capacitances. Switching times can be interpolated accordingly. No two dotted outputs can be more than two inches apart for this case.

CLASS II Long-Line or Distributive Loading.


These loads must be treated as lumped loads along a transmission line and termination should be at the end of the transmission chain. No more than 20 pF of load is recommended per 4.5 inches of 50-ohm printed line (with dielectric constant of 4.5) in order that the reflection coefficient be no greater than 20%. If the loads are lumped loads of 20 pF, they must be 4.5 inches apart. If individual gates and CLASS I loads are distributed, they must not exceed the 20 pF per 4.5 inches of line.

TYPES ECL2520 THRU ECL2523 DUAL PARALLEL Emitter-Follower GATES

mechanical data

The circuit bars are mounted on a 16-lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperatures with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. This package is intended for insertion in mounting-hole rows on 0.300-inch centers. Once the leads are compressed to 0.300-inch separation and inserted, sufficient tension is provided to secure the package in the board during soldering. Silver-plated leads require no additional cleaning or processing when used in soldered assembly.

The plastic case is electrically nonconductive.



terminal designations

Pin assignments are shown in the table below and correspond to the logic diagrams on page 3.

Outputs are denoted by Y or Z. Inputs are denoted by A, B, C, etc.

Respective inputs and outputs are identified by a gate number preceding the pin symbol.

Power is supplied via the V_{CC} , V_{EE} , and V_{BB} terminals.

V_{BB} is a reference voltage.

PIN ASSIGNMENTS

PIN	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
ECL2520	1Y1	1Y2	V_{CC}	1Z	2Z	V_{CC}	2Y1	2Y2	2Y3	V_{EE}	2A	2B	1A	1B	V_{BB}	1Y3
ECL2521	1Y1	1Y2	V_{CC}	1Y3	2Y1	V_{CC}	2Y2	2Y3	2A	V_{EE}	2B	2C	1A	1B	V_{BB}	1C
ECL2522	1A	1Z1	V_{CC}	1Z2	2Z1	V_{CC}	2Z2	2A	2B	V_{EE}	2C	2D	1B	1C	V_{BB}	1D
ECL2523	1Z1	1Z2	V_{CC}	1Z3	2Z1	V_{CC}	2Z2	2Z3	2A	V_{EE}	2B	2C	1A	1B	V_{BB}	1C

TI world-wide sales offices

4

ALABAMA Sahara Office Park Bldg., Suite 111 3313 Memorial Parkway, S.W. Huntsville, Alabama 35801 205-881-4061	MICHIGAN Suite 706 West, Northland Towers Bldg. 15565 Northland Dr. Southfield, Michigan 48075 313-357-1703	WASHINGTON, D.C. 1875 Connecticut Ave., N.W., Suite 913 Washington, D.C. 20009 202-234-9320	Texas Instruments Deutschland GmbH Kepplerstrasse 33 8050 Freising-Lerchenfeld West Germany
ARIZONA 2535 W. Camelback Rd., Suite 1D Phoenix, Arizona 85017 602-279-5531	MINNESOTA 7615 Metro Blvd. Suite 202, U.C.L.I. Bldg. Edina, Minn. 55424 612-941-4384	CANADA 280 Centre Str. West Richmond Hill Ontario, Canada 416-889-7373	Texas Instruments Deutschland GmbH Westendstrasse 52 6000 Frankfurt, West Germany
CALIFORNIA 1800 North Argyle Ave. Hollywood, California 90028 213-466-7251	NEW JERSEY 25 U.S. Highway 22 Springfield, New Jersey 07081 201-376-9400	EUROPE Texas Instruments Limited Manton Lane Bedford, England	MEXICO Texas Instruments de Mexico S.A. Poniente 116 #489 Col. Ind. Vallejo Mexico 15, D.F.
5005 West Century Blvd., Suite 208 Inglewood, California 90301 213-673-3943	NEW YORK P.O. Box 87, 2209 E. Main Endicott, New York 13760 607-785-9987	Texas Instruments France S.A. Boite Postale 5 Villeneuve-Loubet (A.M.), France	ARGENTINA Texas Instruments Argentina S.A.I.C.F. Ruta Panamericana KM. 13,5 Don Torcuato (Pdo. de Tigre) Prov. de Buenos Aires
230 California Ave., Suite 201 Palo Alto, California 94306 415-326-6770	4 Nevada Drive New Hyde Park, N.Y. 11040 516-488-2200	Texas Instruments France S.A. Lyon Branch 30-31 Quai Rambaud 69 — Lyon, France	BRAZIL Texas Instrumentos Electronicos do Brazil Ltda. Rua Cesario Alvim 770 Caixa Postal 30.103 Sao Paulo 6, Brazil
1505 East 17th St., Suite 201 Santa Ana, California 92701 714-547-6506	167 Main Street Fishkill, New York 12524 914-896-6793	Texas Instruments France S.A. Metz Branch 5, Rue Lancon 57 — Metz, France	AUSTRALIA Texas Instruments Australia Ltd. Box 63, Oldham Road Elizabeth, South Australia
4185 Adams Ave. San Diego, California 92116 714-284-1181	6563 Ridings Rd. Syracuse, New York 13206 315-463-9291	Texas Instruments France S.A. Toulouse Branch 20, Avenue Honore-Serre 31 — Toulouse, France	Texas Instruments Australia Ltd. Room 5, Rural Bank Bldg. Burwood, N.S.W., Australia
COLORADO 2186 South Holly St., Suite 204 Denver, Colorado 80222 303-757-8548	OHIO 23811 Chagrin Blvd., Suite 100 Cleveland, Ohio 44122 216-464-1192	Texas Instruments Holland N.V. P.O. Box 7603 Entrepotgebouw Kamer 225-227 Schiphol-Centrum Netherlands	ASIA Texas Instruments Asia Limited 617 Sanno Grand Building 14-2, Nagatacho 2 Chome Chiyoda-Ku, Tokyo, Japan
CONNECTICUT 300 Amity Road Woodbridge, Connecticut 06525 203-389-4521	Suite 205, Paul Welch Bldg. 3300 South Dixie Dr. Dayton, Ohio 45439 513-298-7513	Texas Instruments Italia S.p.A. Via Cofalutti 1 Milan, Italy	Texas Instruments Japan Limited 18-8, Minami 3 Chome Hatogaya City, Saitama Pref. 334 Japan
FLORIDA 5400 Diplomat Circle Diplomat Bldg., Suite 252 Orlando, Florida 32810 305-644-3535	PENNSYLVANIA Benjamin Fox Pavilion Suite 424, Foxcroft Square Jenkintown, Pa. 19046 215-885-3454	Texas Instruments Sweden A.B. Timmermansgatan 34, Box 17116 Stockholm 17, Sweden	Texas Instruments Singapore (PTE) Limited Factory 4-8 27 Kallang Place Singapore 12 Republic of Singapore
3151 Third Ave. North 300 West Bldg., Room 429 St. Petersburg, Florida 33704 813-898-0807	TEXAS MS80 — P.O. Box 5012 Dallas, Texas 75222 214-238-4861	Texas Instruments Deutschland GmbH Am Mittelfelde 169 3000 Hannover, W. Germany	
ILLINOIS Suite 205, Executive Towers 5901 N. Cicero Ave. Chicago, Illinois 60646 312-286-1000	3801 Kirby Bldg., Suite 600 Houston, Texas 77006 713-526-3268, 9	Texas Instruments Deutschland GmbH Im Kaisermer 5 7000 Stuttgart-N West Germany	
MASSACHUSETTS 60 Hickory Drive Waltham, Mass. 02154 617-891-8450	WASHINGTON 5801 Sixth Ave. S. Seattle, Washington 98108 206-762-4240	Texas Instruments Deutschland GmbH Arabellastrasse 4-Sternhaus 8000 Munich 81 West Germany	

I-2180 30M 109

Printed in U.S.A.

ECL INTEGRATED CIRCUITS

TYPES ECL2530, ECL2531 DUAL LINE RECEIVER AND DUAL LINE DRIVER


ECL2500 SERIES Emitter-Coupled-Logic (ECL) DUAL LINE RECEIVER AND DUAL LINE DRIVER FOR APPLICATION IN ULTRA-HIGH-SPEED DIGITAL SYSTEMS

description

The ECL2500 series is a compatible family of ECL functions with basic gate delays of 2 to 3 ns per stage. The family is specifically designed for operation from 0°C to 75°C.

The ECL2500 family includes:

- Basic Gate Modules
- Multifunction Gate Modules
- Bistable Modules
- Arithmetic Modules
- Interface Modules
- Memory Module



TYPES ECL2530, ECL2531
BULLETIN NO. DL-S 6911250, NOVEMBER 1969

4

family features

- High speed . . . typical gate propagation delay time of 2.5 ns
- Complementary OR/NOR outputs with capability for wired-OR connections
- Designed for use with transmission lines to ensure maximum signal transmission without noise. Characterized for 50-ohm lines
- High noise immunity: ± 225 mV typical at 25°C

This data sheet covers the line receiver and the line driver modules. Separate data sheets cover the balance of the ECL2500 modules.

ECL2500 series line receiver and line driver

The ECL2500 series dual line receiver and dual line driver modules are shown in the tables below. These modules contain various combinations of the ECL circuit shown in the schematic of Figure A and the logic diagrams of Figure B.


SUMMARY OF LINE RECEIVER AND LINE DRIVER MODULES

MODULE	DIFFERENTIAL AMPLIFIERS PER MODULE	DIFFERENTIAL INPUTS PER AMPLIFIER	POSITIVE LOGIC	DIFFERENTIAL OUTPUTS PER AMPLIFIER	
				A	\bar{A}
ECL2530 Line Receiver	2	2	NOR/OR	1	1

MODULE	GATES PER MODULE	INPUTS PER GATE	POSITIVE LOGIC	OUTPUTS PER GATE	
				Y (OR)	Z (NOR)
ECL2531 Line Driver	2	2	NOR/OR	1	1

TYPES ECL2530, ECL2531 DUAL LINE RECEIVER AND DUAL LINE DRIVER

schematic



4

FIGURE A—SCHEMATIC (each gate)

logic




FIGURE B—ECL2531 LOGIC DIAGRAMS

Positive logic OR/NOR functions or negative logic AND/NAND functions are provided at the Y (OR) and Z (NOR) outputs, as shown. When the \bar{A} input of the ECL2530 is connected to V_{BB} , the A and \bar{A} outputs function as OR (Y) and NOR (Z) outputs respectively; and vice versa when the A input is connected to V_{BB} .

Emitter-follower outputs require an external pull-down resistor. The wired-OR function can be obtained by connecting emitter-follower outputs of separate gates together. Only one pull-down resistor is required for each wired-OR node.

absolute maximum ratings (see note 1)

Terminal voltages and currents	See table below
Storage temperature range	-40°C to 150°C
Temperature range with supply and bias voltage applied	-40°C to 100°C


TERMINAL VOLTAGE AND/OR CURRENT, $T_A = 0^\circ\text{C}$ to 75°C (SEE NOTES 2 AND 3)

TERMINAL	REMARKS	VOLTAGE		CURRENT	
		CONTINUOUS	20- μs SURGE	ECL2530	ECL2531
V_{CC}		2 V	4.5 V		
V_{EE}		-4 V	-7 V		
Each Input	Other input of ECL2530 at V_{BB} , all other inputs of ECL2531 open	-3.5 V	-4 V		
Output Y	All inputs (input A of ECL2530) high	2 V	2 V	-40 mA	-50 mA
Output Z	All inputs (input A of ECL2530) low			-40 mA	-50 mA

- NOTES: 1. Absolute maximum ratings are limits beyond which the life of individual devices may be impaired and are never to be exceeded in service or testing.
 2. Maximum terminal conditions must be considered as mutually exclusive.
 3. All voltages are referenced to V_{BB} , which is at GND.

TYPES ECL2530, ECL2531 DUAL LINE RECEIVER AND DUAL LINE DRIVER

logic



truth tables (for this series, H = positive voltage, L = negative voltage, X = irrelevant)

ECL2530		ECL2531	
INPUTS		OUTPUTS	
A	\bar{A}	A	\bar{A}
L	V_{BB}	L	H
H	V_{BB}	H	L
V_{BB}	L	H	L
V_{BB}	H	L	H

ECL2531			
INPUTS		OUTPUTS	
A	B	Y	Z
L	L	L	H
H	X	H	L
X	H	H	L
H	H	H	L

4

recommended operating conditions

Supply voltage V_{CC}	1.32 V $\pm 2\%$
Supply voltage V_{EE}	-3.2 V $\pm 2\%$
Reference voltage V_{BB}	0 V (GND)
Reverse bias on unused inputs	-1 V $\pm 0.5\%$
Normalized d-c fan-out	0 to 35
Load on each output	ECL2530 characterized at 270 Ω to V_{EE} , 50 Ω to GND ECL2531 characterized at 135 Ω to V_{EE} , 25 Ω to GND
Operating free-air temperature range	0°C to 75°C

GENERAL APPLICATION INFORMATION

Multiple V_{CC} terminals have been supplied to reduce crosstalk noise. All V_{CC} terminals should be connected even if all gates in a module are not used.

Applications of the line receiver and the line driver modules at other than data sheet conditions are covered in a separate ECL2500 series application document.

General loading for fan-out may be divided into two classes:

CLASS I Short-Line or Cluster Loading.

Loads which can be connected within two inches of any source can be treated as lumped capacitive loads which include the gate inputs and stub-line capacitances. Switching times can be interpolated accordingly. No two dotted outputs can be more than two inches apart for this case.

CLASS II Long-Line or Distributive Loading.

These loads must be treated as lumped loads along a transmission line and termination should be at the end of the transmission chain. No more than 20 pF of load is recommended per 4.5 inches of 50-ohm printed line (with dielectric constant of 4.5) in order that the reflection coefficient be no greater than 20%. If the loads are lumped loads of 20 pF, they must be 4.5 inches apart. If individual gates and CLASS I loads are distributed, they must not exceed the 20 pF per 4.5 inches of line.

TYPES ECL2530, ECL2531 DUAL LINE RECEIVER AND DUAL LINE DRIVER

electrical characteristics at specified free-air temperature

PARAMETER (SEE NOTE 4)	TEST FIGURE	TEST CONDITIONS*	ECL2530			ECL2531			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{IH}	High-level input voltage		0°C 25°C 75°C	150 150 150	720 720 720	150 150 150	720 720 720	mV	
V _{IL}	Low-level input voltage		0°C 25°C 75°C	-1500 -1500 -1500	-150 -150 -150	-1500 -1500 -1500	-150 -150 -150	mV	
V _{OH(Y)}	High-level output voltage at OR output	2	V _I = 0.2 V	0°C 25°C 75°C			290 325 400 475 470 560	mV	
V _{OL(Y)}	Low-level output voltage at OR output	2	V _I = -0.2 V	0°C 25°C 75°C			-505 -495 -430 -355 -390 -310	mV	
V _{OH(Z)}	High-level output voltage at NOR output	2	V _I = -0.2 V	0°C 25°C 75°C	315 350 495	390 425 580	290 325 400 475 470 560	mV	
V _{OL(Z)}	Low-level output voltage at NOR output	2	V _I = 0.2 V	0°C 25°C 75°C	-440 -365 -325	-385 -310 -280	-400 -450 -380 -310 -340 -280	mV	
V _{OH(Z)}	Low-level output voltage at NOR output	2	V _I = 0.4 V	0°C 25°C 75°C	-505 -490 -380	-455 -425 -315	-505 -495 -430 -385 -460 -315	mV	
V _{OH(Y)}	High-level output voltage at OR output	2	V _I = 0.15 V	0°C 25°C 75°C			270 305	mV	
V _{OL(Y)}	Low-level output voltage at OR output	2	V _I = -0.15 V	0°C 25°C 75°C			-330 -290	mV	
V _{OH(Z)}	High-level output voltage at NOR output	2	V _I = -0.15 V	0°C 25°C 75°C	290	325		mV	
V _{OL(Z)}	Low-level output voltage at NOR output	2	V _I = 0.15 V	0°C 25°C 75°C		-290 -260		mV	
I _{IIH}	High-level input current	3	V _I = 0.5 V	0°C 25°C 75°C		255 235 200		385 350 300	μA
I _{IIL}	Low-level input current	4	V _I = -3.2 V	0°C 25°C 75°C		-0.5 -0.5 -0.5		-0.5 -0.5 -0.5	μA
I _{CC} or I _{EE}	Supply current	5	V _I = -0.5 V	25°C	8	15	12	22	mA
C _{in}	Input capacitance		See Note 6	25°C		5		5	pF
z _{out}	Output impedance		See Note 7	25°C		5		5	Ω

*V_{BB} = GND, V_{CC} = 1.32 V ± 1%, V_{EE} = -3.20 V ± 1%

- NOTES: 4. When the \bar{A} input of the ECL2530 is connected to V_{BB}, the A and \bar{A} outputs function as OR (Y) and NOR (Z) outputs respectively; and vice versa when the A input is connected to V_{BB}.
 5. The algebraic convention where the most positive limit is designated as maximum is used in this data sheet for logic voltage levels only, e. g., if -350 mV is a maximum, the typical and minimum limits are more negative voltages.
 6. C_{in} is measured using peak-current techniques. A square-wave input pulse is applied and the input current waveform is integrated with respect to time to determine Q. C_{in} = Q/V.
 7. Constant-current loads are used to determine the output impedance which is derived from the slope of a V_O vs I_O curve.

TYPES ECL2530, ECL2531 DUAL LINE RECEIVER AND DUAL LINE DRIVER

operating characteristics at specified free-air temperature (see figure 1)

PARAMETER	C_L	T_A	ECL2530			ECL2531			UNIT	
			ANY OUTPUT			ANY OUTPUT				
			MIN	TYP	MAX	MIN	TYP	MAX		
t_{PHL}	4 pF	0°C	2.1			2.7			ns	
		25°C	1.3	2.1	3	1.8	2.7	3.7		
		75°C	2.2			2.8				
t_{PLH}	50 pF	0°C	3.1			3.5			ns	
		25°C	2.3	3.1	4.2	2.6	3.5	4.6		
		75°C	3.1			3.5				
t_{THL}	4 pF	0°C	2.7			3.8			ns	
		25°C	1.6	2.9	4.2	2.5	3.8	5		
		75°C	2.8			3.9				
t_{TLH}	50 pF	0°C	3.6			3.7			ns	
		25°C	2.2	3.6	6	2.5	3.7	5		
		75°C	3.6			3.7				

PARAMETER MEASUREMENT INFORMATION

4





FIGURE 1—PROPAGATION DELAY AND TRANSITION TIMES

- NOTES:
- 8. The generator has the following characteristics: $Z_{out} = 50 \Omega$, PRR = 1 MHz.
 - 9. The waveforms are monitored on an oscilloscope with a rise time of less than or equal to 350 ps. Either a high-impedance probe with an input impedance of 100 k Ω paralleled by 2 pF or a 50- Ω impedance system can be used. Resistors R3 are the oscilloscope input resistance in the 50- Ω system or discrete resistors with a high-impedance probe.
 - 10. C_L includes probe and fixture capacitance. A capacitance of 50 pF can be used to approximate an a-c fan-out of 10.

TYPES ECL2530, ECL2531 DUAL LINE RECEIVER AND DUAL LINE DRIVER


PARAMETER MEASUREMENT INFORMATION[†]



- A. V_I is applied to each input separately.
- B. Each output is tested separately.
- C. For ECL2530, $R_1 = 270 \Omega$ and $R_2 = 50 \Omega$.
For ECL2531, $R_1 = 135 \Omega$ and $R_2 = 25 \Omega$.


FIGURE 2— V_{OH} AND V_{OL}

4




- A. Each input is tested separately.
- B. For ECL2530, $R_1 = 270 \Omega$ and $R_2 = 50 \Omega$.
For ECL2531, $R_1 = 135 \Omega$ and $R_2 = 25 \Omega$.

FIGURE 3—I_{EH}



- A. All inputs of both gates are connected in parallel.
- B. For ECL2530, $R_1 = 270 \Omega$ and $R_2 = 50 \Omega$.
For ECL2531, $R_1 = 135 \Omega$ and $R_2 = 25 \Omega$.

FIGURE 4—I_{IL}



- A. Both gates are tested simultaneously.
- B. I_{CC} is the total current into both V_{CC} terminals.

FIGURE 5—I_{CC} or I_{EE}

[†]Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

terminal designations

Pin assignments are shown in the table below and correspond to the logic diagrams of page 3.
Outputs are denoted by A and \bar{A} for ECL2530, Y and Z for ECL2531. Inputs are denoted by A, \bar{A} , or B.

Respective inputs and outputs are identified by a gate number preceding the pin symbol.

Power is supplied via the V_{CC} , V_{EE} , and V_{BB} terminals.

V_{BB} is a reference voltage.

NC indicates no internal connection.

PIN ASSIGNMENTS

PIN	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
ECL2530	NC	1A (OUT)	V_{CC}	1 \bar{A} (OUT)	2A (OUT)	V_{CC}	2 \bar{A} (OUT)	NC	NC	V_{EE}	2A (IN)	2 \bar{A} (IN)	NC	1A (IN)	NC	1A (IN)
ECL2531	NC	1Y	V_{CC}	1Z	2Y	V_{CC}	2Z	NC	2A	V_{EE}	2B	NC	NC	1A	V_{BB}	1B

TYPES ECL2530, ECL2531

DUAL LINE RECEIVER AND DUAL LINE DRIVER

SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

electrical characteristics at specified free-air temperature

PARAMETER (SEE NOTES 4 AND 11)	TERMINALS TO BE TESTED (SEE NOTE 12)		TEST FIGURE	INPUT CONDITIONS			TA	MIN	TYP	MAX	UNIT
	INPUTS	OUTPUTS		INPUT UNDER TEST	OTHER INPUT(S) OF SAME GATE	INPUTS OF OTHER GATE(S)					

ECL2530 V_{CC} (pin 3 and pin 6) = 1.32 V, V_{EE} (pin 10) = -3.2 V

VOH(Z)	14	4	2	-0.2 V	GND	OPEN	0°C 25°C 75°C	315 350 495	390 425 580	mV		
	16	2										
	11	7										
	12	5										
<hr/>												
VOL(Z)	14	4	2	0.2 V	GND	OPEN	0°C 25°C 75°C	-440 -325	-385 -365 -310 -280	mV		
	16	2										
	11	7										
	12	5										
<hr/>												
VOL(Z)	14	4	2	0.4 V	GND	OPEN	0°C 25°C 75°C	-505 -490 -380	-455 -425 -315	mV		
	16	2										
	11	7										
	12	5										
<hr/>												
VOH(Z)	11	7	2	-0.15 V	GND	OPEN	0°C 25°C 75°C	290 325		mV		
<hr/>												
VOL(Z)	11	7	2	0.15 V	GND	OPEN	0°C 25°C 75°C		-290 -260	mV		
<hr/>												
I _{IH}	14		3	0.5 V	GND	OPEN	0°C 25°C 75°C		255 235 200	μA		
	16											
	11											
	12											
I _{IL}	11, 12		4	All inputs of both gates in parallel at -3.2 V			0°C 25°C 75°C		-0.5 -0.5 -0.5	μA		
<hr/>												

ECL2531 V_{BB} (pin 15) = GND, V_{CC} (pin 3 and pin 6) = 1.32 V, V_{EE} (pin 10) = -3.2 V

VOH(Y)	14, 16	2	2	0.2 V	-0.5 V	-0.5 V	0°C 25°C 75°C	290 325 470	365 400 560	mV		
	9, 11	5										
VOL(Y)	14, 16	2	2	-0.2 V	-0.5 V	-0.5 V	0°C 25°C 75°C	-505 -495 -390	-450 -430 -310	mV		
	9, 11	5										
VOH(Z)	14, 16	4	2	-0.2 V	-0.5 V	-0.5 V	0°C 25°C 75°C	290 325 470	365 400 560	mV		
	9, 11	7										
VOL(Z)	14, 16	4	2	0.2 V	-0.5 V	-0.5 V	0°C 25°C 75°C	-450 -430 -340	-400 -380 -280	mV		
	9, 11	7										
VOL(Z)	14, 16	4	2	0.4 V	-0.5 V	-0.5 V	0°C 25°C 75°C	-505 -495 -385	-460 -430 -315	mV		
	9, 11	7										
VOH(Y)	9	5	2	0.15 V	-0.5 V	-0.5 V	0°C 25°C 75°C	270 305		mV		
<hr/>												
VOL(Y)	9	5	2	-0.15 V	-0.5 V	-0.5 V	0°C 25°C 75°C		-330 -290	mV		
<hr/>												
I _{IH}	14, 16		3	0.5 V	-0.5 V	-0.5 V	0°C 25°C 75°C		385 350 300	μA		
	9, 11											
I _{IL}	9, 11		4	All inputs of both gates in parallel at -3.2 V			0°C 25°C 75°C		-0.5 -0.5 -0.5	μA		
<hr/>												

- NOTES: 4. When the \bar{A} input of the ECL2530 is connected to V_{BB} , the A and \bar{A} outputs function as OR (Y) and NOR (Z) outputs respectively; and vice versa when the A input is connected to V_{BB} .
 5. The algebraic convention where the most positive limit is designated as maximum is used in this data sheet for logic voltage levels only, e.g., if -350 mV is a maximum, the typical and minimum limits are more negative voltages.
 11. See page 4 for defining term associated with each symbol.
 12. Each gate is tested separately unless otherwise noted. See referenced test figure for output termination. Gates not under test have their outputs terminated in the same manner, and power applied.

4

TYPES ECL2530, ECL2531

DUAL LINE RECEIVER AND DUAL LINE DRIVER

SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

operating characteristics at specified free-air temperature (see figure 1)

TERMINALS TO BE TESTED (SEE NOTES 13, 14, 15)				C _L pF	t _{PHL} and/or t _{PLH} PROPAGATION TIMES—ns						t _{THL} and/or t _{TLH} TRANSITION TIMES—ns					
INPUT OUTPUT	INPUT OUTPUT	T _A = 0°C MIN TYP MAX	T _A = 25°C MIN TYP MAX	T _A = 75°C MIN TYP MAX	T _A = 0°C MIN TYP MAX	T _A = 25°C MIN TYP MAX	T _A = 75°C MIN TYP MAX	T _A = 0°C MIN TYP MAX	T _A = 25°C MIN TYP MAX	T _A = 75°C MIN TYP MAX						
ECL2530 (See Note 16)																
14	2	4	4	50	2.1	1.3	2.1	3	2.2	2.7	1.6	2.9	4.2	2.8		
14	4		2		3.1	2.3	3.1	4.2	3.1	3.6	2.2	3.6	6	3.6		
11	5	7		50	2.1	1.3	2.1	3	2.2	2.7	1.6	2.9	4.2	2.8		
11	7		5		3.1	2.3	3.1	4.2	3.1	3.6	2.2	3.6	6	3.6		
ECL2531																
14, 16	2, 4	5,	4	50	2.7	1.8	2.7	3.7	2.8	3.8	2.5	3.8	5	3.9		
		7			3.5	2.6	3.5	4.6	3.5	3.7	2.5	3.7	5	3.7		


4

- NOTES:
- 13. Each gate is tested separately.
 - 14. The input pulse is measured as it is applied sequentially to each input of the gate under test and a waveform measurement is made at each of the outputs of that gate. Times are as defined in Figure 1.
 - 15. Bias voltages and loads for the gate under test are shown in Figure 1. The unused gate has inputs biased to -0.5 V, outputs under load, and power applied.
 - 16. When an input pulse is applied to pin 11, pin 12 is at GND, and vice versa. The same relationship holds true between pins 14 and 16.

mechanical data

The circuit bars are mounted on a 16-lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperatures with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. This package is intended for insertion in mounting-hole rows on 0.300-inch centers. Once the leads are compressed to 0.300-inch separation and inserted, sufficient tension is provided to secure the package in the board during soldering. Silver-plated leads require no additional cleaning or processing when used in soldered assembly.

The plastic case is electrically nonconductive.



ECL INTEGRATED CIRCUITS

TYPES ECL2536, ECL2537 HLL-TO-ECL AND ECL-TO-HLL CONVERTERS

ECL2500 SERIES Emitter-Coupled-Logic (ECL) LEVEL CONVERTERS FOR APPLICATION IN ULTRA-HIGH-SPEED DIGITAL SYSTEMS

description

The ECL2500 series is a compatible family of ECL functions with basic gate delays of 2 to 3 ns per stage. The family is specifically designed for operation from 0°C to 75°C.

The ECL2500 family includes:

- Basic Gate Modules
- Multifunction Gate Modules
- Bistable Modules
- Arithmetic Modules
- Interface Modules
- Memory Module

family features

4

- High speed . . . typical gate propagation delay time of 2.5 ns
- Complementary OR/NOR outputs with capability for wired-OR connections
- Designed for use with transmission lines to ensure maximum signal transmission without noise. Characterized for 50-ohm lines
- High noise immunity: ± 225 mV typical at 25°C

This data sheet covers the ECL-to-HLL and HLL-to-ECL converter modules.
Separate data sheets cover the balance of the ECL2500 modules.

ECL2500 series ECL-to-HLL and HLL-to-ECL converters

The ECL2536 contains two high-level-logic-to-emitter-coupled-logic converters each having an HLL input (B*) and an ECL input (A). Each converter has complementary ECL outputs. The ECL input (A) is provided to be used as an INHIBIT/ENABLE control. When input A is low, the converter is enabled and the output state is determined by input B*. When input A is high, output Y is high and output Z is low regardless of the state of input B*.


The ECL2537 contains two emitter-coupled-logic-to-high-level-logic converters. Each converter has two ECL inputs and complementary HLL outputs.

The ECL2536 and ECL2537 are summarized in the table below, shown schematically in Figure A, and shown logically in Figure B.

SUMMARY OF HLL-TO-ECL AND ECL-TO-HLL CONVERTERS


MODULE	GATES PER MODULE	INPUTS PER GATE	POSITIVE LOGIC	OUTPUTS PER GATE	
				Y (OR)	Z (NOR)
ECL2536 DUAL HLL-TO-ECL CONVERTER	2	1 HLL input 1 ECL inhibit input	OR/NOR	1	1
ECL2537 DUAL ECL-TO-HLL CONVERTER	2	2	OR/NOR	1	1

TYPES ECL2536, ECL2537
BULLETIN NO. DL-S 6911286, DECEMBER 1969




TYPES ECL2536, ECL2537 HLL-TO-ECL AND ECL-TO-HLL CONVERTERS

schematic



logic




4

Positive logic OR/NOR functions or negative logic AND/NAND functions are provided at the Y (OR) and Z (NOR) outputs, as shown.

Emitter-follower outputs require an external pull-down resistor. For ECL2536 only, the wired-OR function can be obtained by connecting emitter-follower outputs of separate gates together. Only one pull-down resistor is required for each wired-OR node. ECL2537 outputs require pull-down resistors (R_T in schematic above) to sink the low-level input current of the driven HLL inputs. ECL2537 cannot have wired-OR connections.

logic



MODULE	POSITIVE LOGIC		NEGATIVE LOGIC	
	Y (OR)	Z (NOR)	Y (AND)	Z (NAND)
ECL2536	A+B*	A+B*	AB*	AB*
ECL2537	A+B	A+B	AB	AB

B* is the HLL input of the ECL2536.

TYPES ECL2536, ECL2537 HLL-TO-ECL AND ECL-TO-HLL CONVERTERS

truth tables

(For HLL inputs, H = high-level positive voltage, L = low-level positive voltage. For ECL inputs, H = positive voltage, L = negative voltage)

ECL2536

INPUTS		OUTPUTS	
A	B*	Y (OR)	Z (NOR)
L	L	L	H
L	H	H	L
H	L	H	L
H	H	H	L

ECL2537

INPUTS		OUTPUTS	
A	B	Y (OR)	Z (NOR)
L	L	L	H
L	H	H	L
H	L	H	L
H	H	H	L

B* is the HLL input of the ECL2536.

absolute maximum ratings (see note 1)

Terminal voltages and currents	See table below
Storage temperature range	-40°C to 150°C
Temperature range with supply and bias voltages applied	-40°C to 100°C

4

TERMINAL VOLTAGE AND/OR CURRENT, $T_A = 0^\circ\text{C}$ to 75°C (SEE NOTES 2 AND 3)

TERMINAL	REMARKS	VOLTAGE		CURRENT
		CONTINUOUS	20- μs SURGE	
V_{C+}		6 V	7 V	
V_{CC} (ECL2536)		2 V	4.5 V	
V_{EE}		-4 V	-7 V	
Each ECL input (ECL2536 and ECL2537)	All other inputs open	-3.5 V	-4 V	
		2 V	2 V	
Each HLL input (ECL2536 only)		-1.25 V	-1.5 V	
		4.5 V	5 V	
Output Y (ECL2536)	A input low, B* input high			-40 mA
Output Y (ECL2537)	All inputs high			-40 mA
Output Z	All inputs low			-40 mA

recommended operating conditions

Supply voltage V_{C+}	4.8 V \pm 1%
Supply voltage V_{CC} (ECL2536 only)	1.32 V \pm 2%
Supply voltage V_{EE}	-3.2 V \pm 2%
Reference voltage V_{BB}	0 V (GND)
Reverse bias on unused ECL inputs	-1 V \pm 0.5 V
Low-level bias on unused HLL inputs	0 V (GND)
Normalized d-c fan-out: ECL2536	0 to 35
ECL2537	0 to 8 loads, each requiring 1.6 mA
Load on each output: ECL2536	characterized at 270Ω to V_{EE} , 50Ω to GND
ECL2537	characterized at 300Ω to V_{EE}
Operating free-air temperature range	0°C to 75°C

- NOTES: 1. Absolute maximum ratings are limits beyond which the life of individual devices may be impaired and are never to be exceeded in service or testing.
 2. Maximum terminal conditions must be considered as mutually exclusive.
 3. All voltages are referenced to V_{BB} , which is at GND.

TYPES ECL2536, ECL2537

HLL-TO-ECL AND ECL-TO-HLL CONVERTERS

ECL2536 electrical characteristics using HLL inputs

PARAMETER	TEST FIGURE	TEST CONDITIONS*						TA (SEE NOTE 5)	MIN	TYP	MAX	UNIT					
		TERMINALS (SEE NOTE 4)		INPUT CONDITIONS		INPUT UNDER TEST, VI	HLL INPUT OF OTHER GATE										
		INPUTS	OUTPUTS	Y	Z												
VIH High-level input voltage		14						0°C	1.05	4.5		V					
		12						25°C	1.05	4.5							
VIL Low-level input voltage		14						75°C	1.05	4.5		V					
		12															
VOH(Y) High-level output voltage at OR output	2	14	2			1.2 V	0 V	0°C	315	410		mV					
		12	8					25°C	350	450	525						
VOL(Y) Low-level output voltage at OR output	2	14	2			0.5 V	0 V	0°C	-505	-470		mV					
		12	8					25°C	-505	-450	-350						
VOH(Z) High-level output voltage at NOR output	2	14	4			0.5 V	0 V	0°C	315	410		mV					
		12	7					25°C	350	450	525						
VOL(Z) Low-level output voltage at NOR output	2	14	4			1.2 V	0 V	0°C	-505	-470		mV					
		12	7					25°C	-505	-450	-350						
VOH(Y) High-level output voltage at OR output	2	14	2			1.05 V	0 V	0°C	315	410		mV					
		12	8					25°C	350	450	525						
VOL(Y) Low-level output voltage at OR output	2	14	2			0.65 V	0 V	0°C	-505	-470		mV					
		12	8					25°C	-505	-450	-350						
VOH(Z) High-level output voltage at NOR output	2	14	4			0.65 V	0 V	0°C	315	410		mV					
		12	7					25°C	350	450	525						
VOL(Z) Low-level output voltage at NOR output	2	14	4			1.05 V	0 V	0°C	-505	-470		mV					
		12	7					25°C	-505	-450	-350						
I _{IH} High-level input current	3	14				2.8 V	0 V	0°C		220		μA					
		12						25°C		200							
I _{IL} Low-level input current	3	12, 14				0 V	0 V	0°C		220		μA					
								25°C		200							
I _{C+} Supply current from V _{C+}	4					Both HLL inputs at 2.4 V		25°C	10	17.5		mA					
I _{CC} Supply current from V _{CC}	4					Both HLL inputs at 2.4 V		25°C	9	16		mA					
I _{EE} Supply current from V _{EE}	4					Both HLL inputs at 2.4 V		25°C	-22	-38		mA					
C _{in} Input capacitance (see Note 6)		14						25°C	2			pF					
		12															
Z _{out} Output impedance (see Note 7)				2	4			25°C	5			Ω					
				8	7												

*ECL inputs (pins 11 and 16) biased to -0.5 V, V_{BB} (pins 1 and 9) = GND, V_{CC} (pins 3 and 6) = 1.32 V ± 1%, V_{EE} (pin 10) = -3.2 V ± 1%, V_{C+} (pin 5) = 4.8 V ± 1%.

- NOTES: 4. Each gate is tested separately unless otherwise noted. See referenced test figure for output terminations.
 5. The algebraic convention where the most positive limit is designated as maximum is used in this data sheet for logic voltage levels only, e.g., if -350 mV is a maximum, the typical and minimum limits are more negative voltages.
 6. C_{in} is measured using peak-current techniques. A square-wave input pulse is applied, and the input current waveform is integrated with respect to time to determine Q. C_{in} = Q/V.
 7. Constant-current loads are used to determine the output impedance which is derived from the slope of a V_O vs I_O curve.

TYPES ECL2536, ECL2537 HLL-TO-ECL AND ECL-TO-HLL CONVERTERS

ECL2536 electrical characteristics using ECL inputs

PARAMETER	TEST FIGURE	TEST CONDITIONS*						MIN	TYP	MAX	UNIT				
		TERMINALS (SEE NOTE 4)		INPUT CONDITIONS		TA									
		INPUTS	OUTPUTS Y Z	INPUT UNDER TEST, VI	ECL INPUT OF OTHER GATE										
VIH		16				0°C	150	720							
		11				25°C	150	720			mV				
VIL		16				75°C	150	720							
		11				0°C	-1500	-150			mV				
VOH(Y)	2	16	2			0°C	315	410							
		11	8	0.2 V	-0.5 V	25°C	350	450	525	600	mV				
VOL(Y)	2	16	2			75°C	520	600							
		11	8	-0.2 V	-0.5 V	0°C	-505	-470			mV				
VOH(Z)	2	16	4			25°C	-505	-450	-350						
		11	7	-0.2 V	-0.5 V	75°C	-410	-310			mV				
VOL(Z)	2	16	4			0°C	315	410							
		11	7	0.2 V	-0.5 V	25°C	350	450	525	600	mV				
VOL(Z)	2	16	4			75°C	520	600							
		11	7	0.4 V	-0.5 V	0°C	-410	-310			mV				
VOH(Y)	2	11	8	0.15 V	-0.5 V	25°C	290								
VOL(Y)	2	11	8	-0.15 V	-0.5 V	75°C	325				mV				
IIH	3	16				0°C			255						
		11		0.5 V	-0.5 V	25°C			235		μA				
IIL	5	11, 16			Both ECL inputs at -3.2 V	75°C			200						
IC+	4				Both ECL inputs at -0.5 V	0°C			-0.5		μA				
ICC	4				Both ECL inputs at -0.5 V	25°C	5	8.5			mA				
IEE	4				Both ECL inputs at -0.5 V	75°C	13	22			mA				
Cin		16				0°C			-0.5						
		11				25°C			-0.5						
Zout				2 4		75°C			5		pF				
				8 7		0°C			5		Ω				

4

*HLL inputs (pins 12 and 14) grounded, VBB (pins 1 and 9) = GND, VCC (pins 3 and 6) = 1.32 V ± 1%, VEE (pin 10) = -3.2 V ± 1%, VC+ (pin 5) = 4.8 V ± 1%.

- NOTES:
- Each gate is tested separately unless otherwise noted. See referenced test figure for output termination.
 - The algebraic convention where the most positive limit is designated as maximum is used in this data sheet for logic voltage levels only, e.g., if -350 mV is a maximum, the typical and minimum limits are more negative voltages.
 - C_{in} is measured using peak-current techniques. A square-wave input pulse is applied, and the input current waveform is integrated with respect to time to determine Q. C_{in} = Q/V.
 - Constant-current loads are used to determine the output impedance which is derived from the slope of a V_O vs I_O curve.

TYPES ECL2536, ECL2537 HLL-TO-ECL AND ECL-TO-HLL CONVERTERS

ECL2537 electrical characteristics

PARAMETER (SEE NOTE 8)	TEST FIGURE	TEST CONDITIONS*						TA	MIN	TYP	MAX	UNIT					
		TERMINALS (SEE NOTE 4)		INPUT CONDITIONS													
		INPUTS	OUTPUTS	INPUT UNDER TEST, VI	OTHER INPUT OF SAME GATE	INPUTS OF OTHER GATE											
VIH		13, 14						0°C	150	720		mV					
		11, 12						25°C	150	720							
VIL		13, 14						75°C	150	720		mV					
		11, 12						0°C	-1500	-150							
VOH(Y)	6	13, 14	1				0.2 V	-0.5 V	-0.5 V	0°C	3	3.4	V				
		11, 12	8							25°C	3.2	3.6					
VOL(Y)	6	13, 14	1				-0.2 V	-0.5 V	-0.5 V	75°C	3.8		V				
		11, 12	8							0°C	-0.8	-0.35					
VOH(Z)	6	13, 14	2				-0.2 V	-0.5 V	-0.5 V	25°C	-0.7	-0.25	0.2				
		11, 12	7							75°C	-0.15	0.3					
VOL(Z)	6	13, 14	2				0.2 V	-0.5 V	-0.5 V	0°C	-0.7	-0.2	V				
		11, 12	7							25°C	-0.6	-0.1					
75°C										75°C	0.0	0.3					
VOL(Z)	6	13, 14	2				0.4 V	-0.5 V	-0.5 V	0°C	-1	-0.35	V				
		11, 12	7							25°C	-0.9	-0.25					
VOL(Z)	6	13, 14	2							75°C	-0.15	0.3					
		11, 12	7														
VOL(Y)	6	13, 14	1				0.15 V	-0.5 V	-0.5 V	0°C	2.9		V				
		11, 12	8							25°C	3.1						
VOL(Y)	6	13, 14	1				-0.15 V	-0.5 V	-0.5 V	75°C			V				
		11, 12	8							0°C							
VOL(Y)	6	13, 14	1				-0.15 V	-0.5 V	-0.5 V	25°C		0.3	V				
		11, 12	8							75°C		0.4					
I _{EH}	7	13, 14					0.5 V	-0.5 V	-0.5 V	0°C		510	μA				
		11, 12								25°C		470					
I _{IL} (all inputs)	8	11, 12,					Both inputs of both gates in parallel at -3.2 V			75°C		400	μA				
		13, 14															
I _{C+}	9						All inputs at -0.5 V			0°C		-0.5					
I _{EE}	9						All inputs at -0.5 V			25°C		-0.5					
C _{in} (see Note 6)		13, 14								75°C		-0.5					
I _{out} (see Note 7)		11, 12															
			1 2							25°C		5	pF				
			8 7									10	Ω				

*V_{BB} (pins 9 and 16) = GND, V_{C+} (pin 5) = 4.8 V ± 1%, V_{EE} (pin 10) = -3.2 V ± 1%.

- NOTES:
- Each gate is tested separately unless otherwise noted. See referenced test figure for output termination.
 - The algebraic convention where the most positive limit is designated at maximum is used in this data sheet for logic voltage levels only, e.g., if -350 mV is a maximum, the typical and minimum limits are more negative voltages.
 - C_{in} is measured using peak-current techniques. A square-wave input pulse is applied, and the input current waveform is integrated with respect to time to determine Q. C_{in} = Q/V.
 - Constant-current loads are used to determine the output impedance which is derived from the slope of a V_O vs I_O curve.
 - See pages 4 or 5 for defining term associated with each symbol.

TYPES ECL2536, ECL2537 HLL-TO-ECL AND ECL-TO-HLL CONVERTERS

operating characteristics at specified free-air temperature (see figure 1)

TERMINALS TO BE TESTED (SEE NOTES 9, 10, and 11)		C_L pF	t _{PHL} and/or t _{TPLH} PROPAGATION TIMES—ns						t _{TPLH} and/or t _{TTHL} TRANSITION TIMES—ns						t _{TPLH} and/or t _{TTHL} TRANSITION TIMES—ns							
INPUT	OUTPUT		INPUT	OUTPUT	TA = 0°C			TA = 25°C			TA = 75°C			TA = 0°C			TA = 25°C			TA = 75°C		
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX
ECL2536 using HLL inputs (see figure 10)																						
14	2,	12	8,	4	4.0	2.8	3.9	5.5	4.0	3.9	2.5	4.0	6.5	4.2	4.3	4.3	2.5	4.4	7	4.3		
4			7	50	5.0	3.7	5.0	6.5	5.2	4.3	2.5	4.4	7	4.3								
ECL2536 using ECL inputs (see figure 11)																				4		
16	2,	11	8,	4	2.5	1.3	2.4	3.7	2.5	4.1	2.5	4.0	6.5	4.1	4.4	4.4	2.5	4.4	7	4.3		
4			7	50	3.4	2.2	3.5	4.8	3.4	4.4	2.5	4.4	7	4.3								
ECL2537 (see figure 12)																				4		
13	1,	11	8,	15	3.4	2.2	3.5	5	3.6	3.7	2.2	3.7	6.5	3.8								
14	2,	12	7																			





FIGURE 1—PROPAGATION DELAY AND TRANSITION TIMES

- NOTES:
- 9. Each gate is tested separately.
 - 10. The input pulse is measured as it is applied sequentially to each input of the gate under test and a waveform measurement is made at each of the outputs of that gate.
 - 11. Bias voltages and loads for the gate under test are shown in Figures 10 through 12. Unused gates have inputs biased as shown in Figure 2 for the ECL2536 or Figure 6 for the ECL2537, outputs under load, and power applied.


TYPES ECL2536, ECL2537 HLL-TO-ECL AND ECL-TO-HLL CONVERTERS

PARAMETER MEASUREMENT INFORMATION[†]




A. V_I is first applied to each HLL input separately (other HLL input grounded) with both ECL inputs at -0.5 V ; then V_I is applied to each ECL input separately (other ECL input at -0.5 V) with both HLL inputs at ground.
 B. Each output is tested separately.

FIGURE 2— V_{OH} AND V_{OL}



V_I is first applied to each HLL input separately (other HLL input grounded) with both ECL inputs at -0.5 V ; then V_I is applied to each ECL input separately (other ECL input at -0.5 V) with both HLL inputs at ground.

FIGURE 3—I_{EH} AND I_{EL}



A. The supply currents are measured with both the HLL inputs first at 2.4 V , then at ground.
 B. Both gates are tested simultaneously. I_{CC} is the total current into the two V_{CC} terminals.

FIGURE 4—I_{C+}, I_{CC}, AND I_{EE}

[†]Arrows indicate actual direction of current flow. Current into a terminal is a positive value.





FIGURE 5—I_{IL}


TYPES ECL2536, ECL2537 HLL-TO-ECL AND ECL-TO-HLL CONVERTERS

PARAMETER MEASUREMENT INFORMATION†



- A. V_I is applied to each input separately.
 B. Each output is tested separately.

FIGURE 6— V_{OH} AND V_{OL}



Each input is tested separately.

FIGURE 7— I_{IH}





FIGURE 8— I_{IL}



Both gates are tested simultaneously.

FIGURE 9— I_{C+} OR I_{EE}

† Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

TYPES ECL2536, ECL2537 HLL-TO-ECL AND ECL-TO-HLL CONVERTERS

PARAMETER MEASUREMENT INFORMATION




FIGURE 10—ECL2536 PROPAGATION DELAY AND TRANSITION TIMES (HLL INPUT)

4




FIGURE 11—ECL2536 PROPAGATION DELAY AND TRANSITION TIMES (ECL INPUT)




FIGURE 12—ECL2537 PROPAGATION DELAY AND TRANSITION TIMES

- NOTES:
12. The generator has the following characteristics: $Z_{out} = 50 \Omega$, PRR = 1 MHz. See waveform details in Figure 1.
 13. The waveforms for ECL2536 are monitored on an oscilloscope with a rise time of less than or equal to 350 ps. Either a high-impedance probe with an input impedance of $100 \text{ k}\Omega$ paralleled by 2 pF , or a $50\text{-}\Omega$ impedance system can be used. The $50\text{-}\Omega$ resistors designated R_O are the oscilloscope input resistance in the $50\text{-}\Omega$ system or discrete resistors with a high-impedance probe.
 14. C_L includes probe and fixture capacitance. A capacitance of 50 pF can be used to approximate an a-c fan-out of 10.
 15. The waveforms for ECL2537 are monitored on an oscilloscope with a rise time of less than or equal to 350 ps. A high-impedance probe with an input impedance of $100 \text{ k}\Omega$ paralleled by 2 pF is used.

TYPES ECL2536, ECL2537 HLL-TO-ECL AND ECL-TO-HLL CONVERTERS

GENERAL APPLICATION INFORMATION

ECL2536

input conditions

The ECL2536 converts high-level-logic inputs to ECL2500-logic-level outputs.

A control INHIBIT/ENABLE ECL input is provided to lock out data presented at the HLL input. A high-level (H) input voltage inhibits the converter outputs in a stable state such that signals on the HLL input are not transmitted through the converter. A low-level (L) input voltage enables the converter and the output levels are determined by the logic level of the HLL input.

The output feeding the HLL input should have an H level ≥ 1.2 V and an L level ≤ 0.5 V in order to maintain at least a 150-mV noise margin.

driving by TTL

The HLL input requires up to $220\ \mu\text{A}$ of current to be supplied with both H-level and L-level voltage inputs. TTL outputs are designed to sink current in the low state, not to supply current. To assure reliable performance with all types of TTL circuits, it is recommended that a resistor divider be placed at the HLL input external to the package. The divider has $4.7\ \text{k}\Omega$ from the HLL input to V_{C+} and $8.3\ \text{k}\Omega$ to ground, as shown.

ECL output loading

General loading for fan-out from the ECL outputs may be divided into two classes:

CLASS I Short-Line or Cluster Loading

Loads which can be connected within two inches of any source can be treated as lumped capacitive loads which include the gate inputs and stub-line capacitances. Switching times can be interpolated accordingly. No two dotted outputs can be more than two inches apart for this case.

CLASS II Long-Line or Distributive Loading

These loads must be treated as lumped loads along a transmission line and termination should be at the end of the transmission chain. No more than $20\ \text{pF}$ of load is recommended per 4.5 inches of 50-ohm printed line (with dielectric constant of 4.5) in order that the reflection coefficient be no greater than 20%. If the loads are lumped loads of $20\ \text{pF}$, they must be 4.5 inches apart. If individual gates and CLASS I loads are distributed, they must not exceed the $20\ \text{pF}$ per 4.5 inches of line.

ECL2537


The ECL2537 converts ECL2500-logic-level inputs to high-level-logic outputs.

An external pull-down resistor to a negative voltage must be provided on the HLL output terminals. The size of the resistor is determined by the current it must sink in order to maintain the correct low-level voltage with the DTL or TTL fan-out being driven.

Characterization is with a pull-down resistor of $300\ \Omega$ to -3.2 V which represents a fan-out of five Texas Instruments Series 54/74 TTL logic gates.

No wired-OR connection is allowed on the HLL outputs because an emitter-follower junction breakdown may occur if one converter output is high and this forces another output to be high which would otherwise be low.

The V_{C+} power supply must be held at $4.8\ \text{V} \pm 1\%$. Otherwise, the output voltage specifications for maximum V_{OL} or minimum V_{OH} may be exceeded.




TYPES ECL2536, ECL2537

HLL-TO-ECL AND ECL-TO-HLL CONVERTERS

mechanical data

The circuit bars are mounted on a 16-lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperatures with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. This package is intended for insertion in mounting-hole rows on 0.300-inch centers. Once the leads are compressed to 0.300-inch separation and inserted, sufficient tension is provided to secure the package in the board during soldering. Silver-plated leads require no additional cleaning or processing when used in soldered assembly.

The plastic case is electrically nonconductive.



4

terminal designations

Pin assignments are shown in the table below and correspond to the logic diagrams on page 2.

Outputs are denoted Y or Z. Inputs are denoted A, B, or B*.

Respective inputs and outputs are identified by a gate number preceding the pin symbol.

Power is supplied via the VC+, VCC, VEE, and VBB terminals.

VBB is a reference voltage.

NC indicates no internal connection.

PIN ASSIGNMENTS

PIN	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
ECL2536	VBB	1Y	VCC	1Z	VC+	VCC	2Z	2Y	VBB	VEE	2A	2B*	HLL GND	1B*	NC	1A
ECL2537	1Y	1Z	NC	NC	VC+	NC	2Z	2Y	VBB	VEE	2A	2B	1A	1B	NC	VBB

*HLL input

Multiple VCC terminals have been supplied to reduce cross-talk noise. Multiple VBB terminals are also provided. All VBB and VCC terminals should be connected even if all gates in the module are not used.


ECL2500 SERIES EMITTER-COUPLED-LOGIC (ECL) BISTABLE MODULES
FOR APPLICATION IN ULTRA-HIGH-SPEED DIGITAL SYSTEMS

description

The ECL2500 series is a compatible family of ECL functions with basic gate delays of 2 to 3 ns per stage. The family is specifically designed for operation from 0°C to 70°C.

The ECL2500 family includes:

- Basic Gate Modules
- Multifunction Gate Modules
- **Bistable Modules**
- Arithmetic Modules
- Interface Modules
- Memory Module



TYPES ECL2540 THRU ECL2542
BULLETIN NO. DLS 701361, SEPTEMBER 1970

4

family features

- High speed . . . typical gate propagation delay time of 2.5 ns
- Complementary OR/NOR outputs with capability for wired-OR connections
- Designed for use with transmission lines to ensure maximum signal transmission without noise. Characterized for 50-ohm lines
- High noise immunity: ± 225 mV typical at 25°C

This data sheet covers the bistable modules.
Separate data sheets cover the balance of the ECL2500 modules.

ECL2500 series bistable modules

The ECL2500 series bistable modules are summarized in the table below. These modules contain the ECL circuits shown in the schematics of Figures A, B, and C on pages 6 and 7. Logic diagrams of ECL2540 through ECL2542 are shown on page 4.

SUMMARY OF BISTABLE MODULES

MODULE	GATES PER MODULE	LATCHES PER MODULE	OUTPUTS PER BISTABLE CIRCUIT	
			Q (LATCH)	\bar{Q} (LATCH COMPLEMENT)
ECL2540	4	2	1	1
ECL2541	9	2	1	2
ECL2542	13	2		1

TYPES ECL2540 THRU ECL2542

EMITTER-COUPLED-LOGIC BISTABLE MODULES

APPLICATION INFORMATION

general

The bistable modules specified in this data sheet contain dual latches. Each half of the ECL2540 is a latch with a separate data input. Two clock inputs, C and C', feed both latches. Q and \bar{Q} outputs are provided from each latch. Each half of the ECL2541 is a latch with additional circuitry which provides a data input and a gate input to control the input data. Common clock, set, and reset inputs are included. One Q and two \bar{Q} outputs are provided for each latch. Each half of the ECL2542 is a latch with additional circuitry which provides two data inputs each with a gate input to control the input data. Common clock, set, and reset inputs serve both latches. Only \bar{Q} outputs are provided.

Each latch has the possibility to operate in the following modes:

- | | |
|-----------------|--|
| Register | — The mode in which the data input controls the state of the latch. Q is high when data is high. |
| Storage | — The mode in which the latch stores data received during the register mode. Input data is locked out from changing the latch state. |
| Set | — The mode whereby Q is set high (or \bar{Q} low) which is normally done when the clock is high. |
| Reset | — The mode whereby Q is set low (or \bar{Q} high) which is normally done when the clock is high (low for ECL2540). |

4

The ECL2541 and ECL2542 have the register mode subdivided:

- | | |
|------------------------------------|---|
| Register Mode/Clock Control | — The mode whereby the gate input is low, allowing the data to set the latch when the clock goes low. |
| Register Mode/Gate Control | — The mode whereby the clock input is low, allowing the data to set the latch when the gate is low. |

Each Q and \bar{Q} output must be terminated in a pull-down resistor.

The Q terminal of the ECL2541 must have a termination resistor (in addition to the pull-down resistor) on the output at all times (whether the output is used for fan-out or not), because internal feedback occurs from this point.

For full-temperature-range operation of all devices, data must be present before the clock pulse and the minimum width of the clock pulse is 4.5 ns. For the ECL2541 and ECL2542, the data pulse must extend beyond the clock pulse to allow for the delay associated with the clock-buffering gate.

For the ECL2540, latching occurs on either the leading or trailing edge of the C or C' pulse. For the ECL2541 and ECL2542, latching occurs on the leading edge of the clock pulse.

Multiple V_{CC} terminals have been supplied to reduce crosstalk noise. All V_{CC} terminals should be connected even if all gates in a module are not used.

General loading for fan-out may be divided into two classes:

CLASS I Short-Line or Cluster Loading.

Loads which can be connected within two inches of any source can be treated as lumped capacitive loads which include the gate inputs and stub-line capacitances. Switching times can be interpolated accordingly. No two dotted outputs can be more than two inches apart for this case.

CLASS II Long-Line or Distributive Loading.

These loads must be treated as lumped loads along a transmission line and termination should be at the end of the transmission chain. No more than 20 pF of load is recommended per 4.5 inches of 50-ohm printed line (with dielectric constant of 4.5) in order that the reflection coefficient be no greater than 20%. If the loads are lumped loads of 20 pF, they must be 4.5 inches apart. If individual gates and CLASS I loads are distributed, they must not exceed the 20 pF per 4.5 inches of line.


TYPES ECL2540 THRU ECL2542 EMITTER-COUPLED-LOGIC BISTABLE MODULES

APPLICATION INFORMATION

ECL2540

The ECL2540 requires two clock inputs. Faulty operation occurs if the C' input lags behind C by more than 0.5 ns. The interval between the transition of the two clocks is referred to as skew. C' can be skewed ahead of C by as much as 1.5 ns.

The ECL2540 can be used as a toggle as shown in Figure 1. However, the delay from \bar{Q} to D must be greater than the clock pulse width. Thus, when pulse widths are very long, this becomes impractical unless a technique such as that shown in Figure 1 is used. This technique uses two gates of an ECL2502 as a pulse-shaping network to allow operation of a toggle from 100 megacycles per second down to cycles per second.



4

[†]Delay between \bar{Q} and D must be greater than 4.5 ns based on the propagation delay characteristics of the ECL2502 and its feedback loop.






FIGURE 1—ECL2540 USED AS A TOGGLE (WITHOUT SKEW)

TYPES ECL2540 THRU ECL2542 EMITTER-COUPLED-LOGIC BISTABLE MODULES

logic[†]



ECL2540





NC—No internal connection

4

ECL2541



ECL2542



[†]One half of each bistable module is shown in the logic diagrams.

TYPES ECL2540 THRU ECL2542 EMITTER-COUPLED-LOGIC BISTABLE MODULES

truth tables (for this series, H = positive voltage, L = negative voltage, X = irrelevant)

ECL2540

MODE	INPUTS					OUTPUTS	
	CLOCK		DATA		LATCH	LATCH COMPLEMENT	
	C	C'	D		Q_{n+1}	\bar{Q}_{n+1}	
Register	L	H	H		H	L	
Clock-controlled storage	L	H	L		L	(L)†	
Set	H	L	X		Q_n	\bar{Q}_n	
Reset	H	H	X		H	L	
Forbidden (see Note 1)	L	L	L		L	H	
	L	L	H		Q_n	\bar{Q}_n	

ECL2541

MODE	INPUTS					OUTPUTS	
	SET	RESET	CLOCK	GATE	DATA	LATCH	LATCH COMPLEMENT
	S	R	C	G	D	Q_{n+1}	\bar{Q}_{n+1}
Register	L	L	L	L	H	H	L
Clock-controlled storage	L	L	H	X	X	Q_n	\bar{Q}_n
Gate-controlled storage	L	L	X	H	X	Q_n	\bar{Q}_n
Set	H	L	H	X	X	H	L
	H	L	X	H	X	H	L
Reset	L	H	H	X	X	L	H
	L	H	X	H	X	L	H
Forbidden	H	L	L	L	H	H	L
	H	L	L	L	L	L	L
	L	H	L	L	H	L	L
	L	H	X	X	X	L	H

4

ECL2542


MODE	INPUTS						OUTPUT	LATCH COMPLEMENT
	SET	RESET	CLOCK	GATE		DATA		
	S	R	C	G1	G2	D1	D2	\bar{Q}_{n+1}
Register	L	L	L	H	L	X	D2	\bar{D}_2
	L	L	L	L	H	D1	X	\bar{D}_1
	L	L	L	L	L	D1	D2	$D1 + D2$
Clock-controlled storage	L	L	H	X	X	X	X	\bar{Q}_n
Gate-controlled storage	L	L	X	H	H	X	X	\bar{Q}_n
Set	H	L	H	X	X	X	X	L
	H	L	X	H	H	X	X	L
Reset	L	H	H	X	X	X	X	H
	L	H	X	H	H	X	X	H
Forbidden	H	L	L	L	X	X	X	
	H	L	L	X	L	X	X	
	L	H	L	X	L	X	X	
	L	H	X	X	X	X	X	

See Note 2

[†] \bar{Q}_n is made low by C' being high. When C' returns to its normal state (low) following the clock pulse, \bar{Q}_n goes high (the complement of data).
 NOTES: 1. This condition is data-controlled storage, whereas only clock-controlled storage is desired in the ECL2540. Hence, this condition is placed in the forbidden category.
 2. The forbidden input combinations for ECL2542 may produce pseudo-stable output states which do not reset when a storage mode is subsequently selected or may produce outputs not in harmony with the normally used input patterns.

TYPES ECL2540 THRU ECL2542 EMITTER-COUPLED-LOGIC BISTABLE MODULES

schematics



4

FIGURE A—SCHEMATIC OF HALF OF ECL2540




FIGURE B—SCHEMATIC OF HALF OF ECL2541

Emitter-follower outputs require an external pull-down resistor. The wired-OR function can be obtained by connecting the emitter-follower outputs of a bistable module to the emitter-follower outputs of other gates or other bistable modules. Only one pull-down resistor is required for each wire-OR node.

TYPES ECL2540 THRU ECL2542 EMITTER-COUPLED-LOGIC BISTABLE MODULES

schematic




FIGURE C—SCHEMATIC OF HALF OF ECL2542

COMPONENT
VALUES SHOWN
ARE NOMINAL

∇ — V_{CC} bus
 ∇ — V_{BB} bus
 ∇ — V_{EE} bus (substrate)

TYPES ECL2540 THRU ECL2542 EMITTER-COUPLED-LOGIC BISTABLE MODULES

absolute maximum ratings (see note 3)

Terminal voltages and currents	See table below
Storage temperature range	-40°C to 150°C
Free-air temperature range with supply and bias voltages applied	-40°C to 100°C

4

TERMINAL VOLTAGE AND/OR CURRENT, $T_A = 0^\circ\text{C}$ TO 75°C (SEE NOTES 4 AND 5)

TERMINAL	REMARKS	VOLTAGE		CURRENT
		CONTINUOUS	20- μs SURGE	
V_{CC}		2 V	4.5 V	
V_{EE}		-4 V	-7 V	
Each Input	All other inputs open	-3.5 V	-4 V	
		2 V	2 V	
Output Q	At high level			-40 mA
Output \bar{Q}	At high level			-40 mA

recommended operating conditions

Supply voltage V_{CC}	1.32 V \pm 2%
Supply voltage V_{EE}	-3.2 V \pm 2%
Reference voltage V_{BB}	0 V (GND)
Reverse bias on unused inputs	-1 V \pm 0.5 V
Normalized d-c fan-out	0 to 35
Load on each output	characterized at 270Ω to V_{EE} , 50Ω to GND
Operating free-air temperature range	0°C to 75°C

- NOTES: 3. Absolute maximum ratings are limits beyond which the life of individual devices may be impaired and are never to be exceeded in service or testing.
 4. Maximum terminal conditions must be considered as mutually exclusive.
 5. All voltages are referenced to V_{BB} , which is at GND.

TYPES ECL2540 THRU ECL2542

EMITTER-COUPLED-LOGIC BISTABLE MODULES

ECL2540 electrical characteristics at specified free-air temperature

PARAMETER	TEST FIGURE	INITIAL CONDITIONS (SEE TABLE I)	VOLTAGE AT INPUT UNDER TEST	TEST CONDITIONS*				TA	MIN	TYP	MAX	(SEE NOTE 6)	UNIT
				INPUT(S) UNDER TEST	OTHER INPUT TERMINALS	OUTPUT TERMINAL Q	OUTPUT TERMINAL \bar{Q}						
VIH				0.5 V	-0.5 V				0°C	150	720		mV
VIL									25°C	150	720		mV
VOH(Q)	4	X	0.2 V	14	11	13	2	0°C	280	315	-1500	-150	mV
				12	11	13	7		25°C		315		
VOL(Q)	4	X	-0.2 V	14	11	13	2	0°C	400	500	-330	-210	mV
				12	11	13	7		25°C		400		
VOH(Q)	4	S	0.2 V	13		11, 14	2	0°C	280	365	400	500	mV
				13		11, 12	7		25°C	315	400		
VOL(Q)	4	R	-0.2 V	11	13, 14		2	0°C	-505	-440	-400	-330	mV
				11	13, 12		7		25°C	-480	-400		
VOH(\bar{Q})	4	R	-0.2 V	11	13, 14		1	0°C	280	365	400	500	mV
				11	13, 12		8		25°C	315	400		
VOL(\bar{Q})	4	S	0.2 V	13		11, 14	1	0°C	-505	-440	-425	-350	mV
				13		11, 12	8		25°C	-490	-425		
VOH(Q)	4	R	0.2 V	11, 13		14	2	0°C	280	315	400	500	mV
				11, 13		12	7		25°C	315	400		
VOL(Q)	4	S	-0.2 V	11, 13		14	2	0°C	280	315	-440	-330	mV
				11, 13		12	7		25°C	315	400		
IIH	5	X	0.5 V	14		11, 12, 13		0°C	255	235	200	μA	μA
				12		11, 13, 14			25°C	255	235		
IIL	6	X	All inputs in parallel at -3.2 V					0°C	510	470	400	μA	μA
									25°C	510	470		
I _{CC} or -I _{EE}	7	X	All inputs in parallel at -0.5 V					25°C	20	34			mA
C _{in} (see Note 7)		X		Each					25°C	5			pF
Z _{out} (see Note 8)		X						25°C	2, 7	1, 8	5		Ω

NOTES: 6. The algebraic convention where the most-positive limit is designated as maximum is used in this data sheet for logic voltage levels only, e.g., if -350 mV is a maximum, the typical and minimum limits are more negative voltages.

7. C_{in} is measured using peak-current techniques. A square-wave input pulse is applied, and the input current waveform is integrated with respect to time to determine Q. C_{in} = Q/V. When a terminal is an input to more than one gate, multiply the value given by the number of gates to which this terminal is an input.

8. Constant-current loads are used to determine the output impedance which is derived from the slope of a V_O vs I_O curve.

TABLE I—INITIAL CONDITIONS

Several of the parameters require the application of conditions which cause the outputs to assume definite states prior to applying test conditions specified above.

SYMBOL	DESCRIPTION	INPUT TERMINALS*	
		0.5 V	-0.5 V
X	Irrelevant		
S	Set 1Q and 2Q high, 1 \bar{Q} and 2 \bar{Q} low	11, 13	14, 12
R	Reset 1Q and 2Q low, 1 \bar{Q} and 2 \bar{Q} high		11, 12, 13, 14

*V_{BB} (pin 15) = GND, V_{CC} (pins 3 and 6) = 1.32 V, V_{EE} (pin 10) = -3.2 V. Input and output terminals are open except as specified in these tables and in the d-c test figures.

TYPES ECL2540 THRU ECL2542
EMITTER-COUPLED-LOGIC BISTABLE MODULES

ECL2541 electrical characteristics at specified free-air temperature

PARAMETER	TEST FIGURE	INITIAL CONDITIONS (SEE TABLE II)	VOLTAGE AT INPUT UNDER TEST	INPUT(S) UNDER TEST	TEST CONDITIONS*				MIN TYP MAX (SEE NOTE 6)	UNIT
					0.5 V	-0.5 V	OUTPUT TERMINAL Q	OUTPUT TERMINAL \bar{Q}		
V_{IH}	High-level input voltage								0°C 25°C 75°C	150 150 150
V_{IL}	Low-level input voltage								0°C 25°C 75°C	720 720 720
$V_{OH(\bar{Q})}$	High-level output voltage at Q output, register mode	4 X	0.2 V	11	1.9, 12, 16	8			0°C 25°C 75°C	-150 -150 -150
$V_{OL(\bar{Q})}$	Low-level output voltage at Q output, register mode	4 X	-0.2 V	12	1.9, 14, 16	7	0°C 25°C 75°C	280 315	mV	
$V_{OH(Q)}$	High-level output voltage at Q output, storage mode	4 S	0.2 V	13	1.9, 16	8				
$V_{OL(Q)}$	Low-level output voltage at Q output, storage mode	4 R	0.2 V	9	1.12, 16	8				
$V_{OH(\bar{Q})}$	High-level output voltage at \bar{Q} output, storage mode	4 S	0.2 V	14	1.12, 16	8	0°C 25°C 75°C	-330 -330	mV	
$V_{OL(\bar{Q})}$	Low-level output voltage at \bar{Q} output, storage mode	4 R	0.2 V	12	1.12, 16	8	0°C 25°C 75°C	-210	mV	
$V_{OH(\bar{Q})}$	High-level output voltage at \bar{Q} output, set mode	4 S	0.2 V	14	1.12, 16	8	0°C 25°C 75°C	315 315	mV	
$V_{OL(\bar{Q})}$	Low-level output voltage at \bar{Q} output, set mode	4 R	0.2 V	12	1.12, 16	8	0°C 25°C 75°C	-280	mV	
$V_{OH(Q)}$	High-level output voltage at Q output, reset mode	4 S	0.2 V	14	1.12, 16	8	0°C 25°C 75°C	280 315	mV	
$V_{OL(Q)}$	Low-level output voltage at Q output, reset mode	4 R	0.2 V	12	1.12, 16	8	0°C 25°C 75°C	-330 -330	mV	

(Continued on page 11)

TYPES ECL2540 THRU ECL2542 EMITTER-COUPLED-LOGIC BISTABLE MODULES

ECL2541 electrical characteristics at specified free-air temperature (continued)

PARAMETER	TEST FIGURE	INITIAL CONDITIONS (SEE TABLE II)	VOLTAGE AT INPUT UNDER TEST	TEST CONDITIONS*				MIN (SEE NOTE 6)	TYP (SEE NOTE 6)	MAX (SEE NOTE 6)	UNIT	
				INPUT(S) UNDER TEST	0.5 V	-0.5 V	OUTPUT TERMINAL Q \bar{Q}					
I_{IH} High level input current	5	X	0.5 V	9	1, 11, 12 13, 14, 16	1, 11, 12 13, 14, 16	0°C 25°C 75°C	255 235 200	255 235 200	μA		
				11	1, 9, 12 13, 14, 16	1, 9, 12 13, 14, 16	0°C 25°C 75°C					
				13	1, 9, 11 12, 14, 16	1, 9, 11 12, 14, 16	0°C 25°C 75°C					
				1	13, 14, 16	13, 14, 16	0°C 25°C 75°C					
				12	1, 9, 11 13, 14, 16	1, 9, 11 13, 14, 16	0°C 25°C 75°C	510 470 400	510 470 400	μA		
				14	1, 9, 11 12, 13, 16	1, 9, 11 12, 13, 16	0°C 25°C 75°C					
				16	1, 9, 11 12, 13, 14	1, 9, 11 12, 13, 14	0°C 25°C 75°C					
					All inputs in parallel at -3.2 V							
					All inputs in parallel at -0.5 V			-0.6 -0.8 -1.1	-0.6 -0.8 -1.1	mA		
I_{IL} Low level input current	6	X										
I_{CC} or - I_{EE} Supply current	7	X										
C_{in} (see Note 7) Input capacitance		X			Each							
Z_{out} (see Note 8) Output impedance		X										

TABLE II-INITIAL CONDITIONS

Several of the parameters require the application of conditions which cause the outputs to assume definite states prior to applying test conditions specified above.

- NOTES: 6. The algebraic convention where the most positive limit is designated as maximum is used in this data sheet for logic voltage levels only, e.g., if -350 mV is a maximum, the typical and minimum limits are more-negative voltages.
 7. C_{in} is measured using peak-current techniques. A square-wave input pulse is applied, and the input current waveform is integrated with respect to time to determine $Z \cdot C_{in} = Q/V$. When a terminal is an input to more than one gate, multiply the value given by the number of gates to which this terminal is an input.
 8. Constant-current loads are used to determine the output impedance which is derived from the slope of a V_O vs I_O curve.

* V_{BB} (pin 15) = GND, V_{CC} (pin 3) = 1.32 V, V_{EE} (pin 10) = -3.2 V. Input and output terminals are open except as specified in these tables and in the d-c test figures.

TYPES ECL2540 THRU ECL2542 EMITTER-COUPLED-LOGIC BISTABLE MODULES

ECL2542 electrical characteristics at specified free-air temperature

PARAMETER	TEST FIGURE	INITIAL CONDITIONS (SEE TABLE III)	VOLTAGE AT INPUT UNDER TEST	TEST CONDITIONS*		OUTPUT TERMINAL \bar{Q}	TA	MIN (SEE NOTE 6)	TYP	MAX	UNIT
				INPUT(S) UNDER TEST	0.5 V						
V _{IH}	High-level input voltage							0°C 25°C 75°C	150 150 150	720 720 720	mV
V _{IL}	Low-level input voltage							0°C 25°C 75°C	-1500 -1500 -1500	-150 -150 -150	mV
V _{OH}	High-level output voltage, register mode	4	X	-0.2 V							
V _{OL}	Low-level output voltage, register mode	4	X	0.2 V							
V _{OH}	High-level output voltage, storage mode	4	R	0.2 V							
V _{OL}	Low-level output voltage, set mode	4	S	0.2 V							
V _{OH}	High-level output voltage, reset mode	4	S	0.2 V							

(Continued on page 13)

TYPES ECL2540 THRU ECL2542

EMITTER-COUPLED-LOGIC BISTABLE MODULES

ECL2542 electrical characteristics at specified free-air temperature (continued)

PARAMETER	TEST FIGURE	INITIAL CONDITIONS (SEE TABLE III)	VOLTAGE AT INPUT UNDER TEST	TEST CONDITIONS*		OUTPUT TERMINAL \bar{Q}	TA	MIN TYP MAX (SEE NOTE 6)	UNIT
				INPUT(S) UNDER TEST	OTHER INPUT TERMINALS -0.5 V				
I_{IH} High level input current	5	X	0.5 V	8	0.5 V	1, 4, 5, 7, 9 11, 12, 13, 14, 16	0°C 25°C 75°C	256 235 200	μA
				11		1, 4, 5, 7, 8 9, 12, 13, 14, 16			
				12		1, 4, 5, 7, 8 9, 11, 13, 14, 16			
				13		1, 4, 5, 7, 8 9, 11, 12, 14, 16			
				16		1, 4, 5, 7, 8 9, 11, 12, 13, 14			
				1		4, 5, 7, 8, 9 11, 12, 13, 14, 16			
				4		1, 5, 7, 8, 9 11, 12, 13, 14, 16			
				5		1, 4, 7, 8, 9 11, 12, 13, 14, 16			
				7		1, 4, 5, 8, 9 11, 12, 13, 14, 16			
				9		1, 4, 5, 7, 8 11, 12, 13, 14, 16			
				14		1, 4, 5, 7, 8 9, 11, 12, 13, 16			
				6	X	All inputs in parallel at -3.2 V			
				7	X	All inputs in parallel at -0.5 V			
				C_{in} (see Note 7)	X	Each			
				Z_{out} (see Note 8)	X				

- NOTES: 6. The algebraic convention where the most-positive limit is designated as maximum is used in this data sheet for logic voltage levels only, e.g., if -350 mV is a maximum, the typical and minimum limits are more-negative voltages.
7. C_{in} is measured using peak-current techniques. A square-wave input pulse is applied, and the input current waveform is integrated with respect to time to determine A . $C_{in} = Q/V$. When a terminal is an input to more than one gate, multiply the value given by the number of gates to which this terminal is an input.
8. Constant-current loads are used to determine the output impedance which is derived from the slope of a V_O vs I_O curve.

TABLE III—INITIAL CONDITIONS

Several of the parameters require the application of conditions which cause the outputs to assume definite states prior to applying test conditions specified above.

SYMBOL	DESCRIPTION	INPUT TERMINALS*	
		0.5 V	-0.5 V
X	Irrelevant		
S	Set $1\bar{Q}$ and $2\bar{Q}$ low	5, 12	4
R	Reset $1\bar{Q}$ and $2\bar{Q}$ high	4, 12	5

* V_{BB} (pin 15) = GND, V_{CC} (pin 3) = -1.3 V, V_{EE} (pin 10) = -3.2 V. Input and output terminals are open except as specified in these tables and in the d-c test figures.

TYPES ECL2540 THRU ECL2542 EMITTER-COUPLED-LOGIC BISTABLE MODULES

operating characteristics at specified free-air temperature

MODE	C_L pF	t _{PHL} and/or t _{PLH} PROPAGATION TIMES—ns						t _{THL} and/or t _{TLH} TRANSITION TIMES—ns											
		T _A = 0°C			T _A = 25°C			T _A = 75°C			T _A = 0°C			T _A = 25°C			T _A = 75°C		
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX

ECL2540 (see Figure 2 and Table IV)

Register	4	2.5	1.6	2.4	3.5	2.5	3.8	2	3.7	5.2	3.9
	50	3.6	2.4	3.6	4.5	3.6	4.7	2.5	4.6	6.7	4.4

ECL2541 (see Figure 3 and Table V)

Register	4	6.3	4.2	6.2	7.7	6.5	4.6	2	4.7	6.9	4.7
	50	7.7	5.5	7.8	10.8	8.0	5.9	2.7	5.8	8.6	5.5
Register	4	4.3	2.3	4.2	5.8	4.3	4.6	2.3	4.6	6.5	4.6
	50	5.6	3.4	5.7	8.5	5.7	5.6	2.7	5.4	7.8	5.1
Set	4	2.7	1.9	2.7	3.5	2.8	4.5	2.9	4.5	6	4.6
	50	3.8	2.7	3.8	4.7	3.8	4.7	2.7	4.6	7	4.5
Reset	4	3.8	2.3	3.8	5.8	4.1	4.4	2.3	4.3	6.5	4.6
	50	6.0	3.4	5.9	8.5	6.0	7.1	4.6	7.0	8.6	6.4

ECL2542 (see Figure 3 and Table VI)

Register	4	7.0	5.5	7.0	8.1	7.1	4.6	3	4.5	5.7	4.5
	50	8.2	6.7	8.1	9.4	8.3	4.8	3	4.8	6.9	4.7
Register	4	4.5	3.3	4.4	5.7	4.4	4.2	3	4.1	5.7	4.1
	50	5.7	4.5	5.6	6.8	5.5	4.7	3	4.7	6.9	4.6
Set	4	2.9	1.7	2.7	3.1	2.6	4.6	3	4.5	5.7	4.6
	50	4.0	3.2	4.0	4.7	3.9	5.4	4	5.6	6.9	5.5
Reset	4	4.4	3.3	4.3	5.8	4.6	4.2	3	4.2	5.7	4.4
	50	5.4	4.5	5.4	6.8	5.4	3.9	3	4.0	5	4.0

PARAMETER MEASUREMENT INFORMATION

TABLE IV—ECL2540

INPUT TERMINALS		OUTPUT UNDER TEST		PARAMETER MEASURED
DATA GENERATOR	-0.5 V			
14	12	2	Q	t _{PLH} , t _{TLH} , t _{PHL} , and t _{THL}
14	12	1	\bar{Q}	
12	14	7	Q	
12	14	8	\bar{Q}	

TYPES ECL2540 THRU ECL2542
EMITTER-COUPLED-LOGIC BISTABLE MODULES

PARAMETER MEASUREMENT INFORMATION

TABLE V—ECL2541

MODE	INPUT TERMINAL CONDITIONS				OUTPUT UNDER TEST	WAVEFORM	PARAMETER MEASURED
	PULSE GENERATOR NO. 1	PULSE GENERATOR NO. 2	0.5 V	-0.5 V			
REGISTER (Clock Controlled)	16	9	11	1, 12	8	LH	tPLH, tTLH
	1			11, 12, 16	8	HL	tPHL, tTHL
	1			11, 12, 16	2, 4	LH	tPLH, tTLH
	16		11	1, 12	2, 4	HL	tPHL, tTHL
	16	9	13	1, 14	7	LH	tPLH, tTLH
	1			13, 14, 16	7	HL	tPHL, tTHL
	1			13, 14, 16	5, 6	LH	tPLH, tTLH
	16		13	1, 14	5, 6	HL	tPHL, tTHL
REGISTER (Gate Controlled)	16	12	11	1, 9	8	LH	tPLH, tTLH
	1			9, 11, 16	8	HL	tPHL, tTHL
	1			9, 11, 16	2, 4	LH	tPLH, tTLH
	16		11	1, 9	2, 4	HL	tPHL, tTHL
	16	14	13	1, 9	7	LH	tPLH, tTLH
	1			9, 13, 16	7	HL	tPHL, tTHL
	1			9, 13, 16	5, 6	LH	tPLH, tTLH
	16		13	1, 9	5, 6	HL	tPHL, tTHL
SET TIME	16	1	9	All other input terminals open	8	LH	tPLH, tTLH
					2, 4	HL	tPHL, tTHL
					7	LH	tPLH, tTLH
					5, 6	HL	tPHL, tTHL
					2, 4	LH	tPLH, tTLH
					8	HL	tPHL, tTHL
					5, 6	LH	tPLH, tTLH
RESET TIME	1	16	9		7	HL	tPHL, tTHL

TABLE VI—ECL2542

MODE	INPUT TERMINAL CONDITIONS				OUTPUT UNDER TEST	WAVEFORM	PARAMETER MEASURED
	PULSE GENERATOR NO. 1	PULSE GENERATOR NO. 2	0.5 V	-0.5 V			
REGISTER (Clock Controlled)	5	12	1, 16	4, 13, 14	2	LH	tPLH, tTLH
			13, 14	1, 4, 16		LH	tPLH, tTLH
	4		1, 13, 16	5, 14		HL	tPHL, tTHL
			13, 14, 16	1, 5		HL	tPHL, tTHL
	5	12	7, 8	4, 9, 11	6	LH	tPLH, tTLH
			9, 11	4, 7, 8		LH	tPLH, tTLH
	4		7, 8, 11	5, 9		HL	tPHL, tTHL
			8, 9, 11	5, 7		HL	tPHL, tTHL
REGISTER (Gate Controlled)	5	14	1, 16	4, 12, 13	2	LH	tPLH, tTLH
	1	13, 14		4, 12, 16		LH	tPLH, tTLH
	4	14	1, 13, 16	5, 12		HL	tPHL, tTHL
	1	13, 14, 16		5, 12		HL	tPHL, tTHL
	5	9	7, 8	4, 11, 12	6	LH	tPLH, tTLH
	7	9, 11		4, 8, 12		LH	tPLH, tTLH
	4	9	7, 8, 11	5, 12		HL	tPHL, tTHL
	7	8, 9, 11		5, 12		HL	tPHL, tTHL
SET TIME	4	5	12	All other input terminals open	2, 6	HL	tPHL, tTHL
RESET TIME	5	4	12		2, 6	LH	tPLH, tTLH

TYPES ECL2540 THRU ECL2542 EMITTER-COUPLED-LOGIC BISTABLE MODULES

PARAMETER MEASUREMENT INFORMATION ECL2541 AND ECL2542





FIGURE 3—ECL2541 AND ECL2542 PROPAGATION DELAY AND TRANSITION TIMES


- NOTES:
9. Each generator has a $50\text{-}\Omega$ output impedance.
 10. The waveforms are monitored on an oscilloscope with a rise time of less than or equal to 350 ps. Either a high-impedance probe with an input impedance of $100\text{ k}\Omega$ paralleled by 2 pF , or a $50\text{-}\Omega$ impedance system can be used. The $50\text{-}\Omega$ resistor designated R_O is the oscilloscope input resistance in the $50\text{-}\Omega$ system or a discrete resistor with a high-impedance probe.
 11. C_L includes probe and fixture capacitance. A capacitance of 50 pF can be used to approximate an a-c fan-out of 10.
 12. See Table V (ECL2541) or Table VI (ECL2542) for voltages to be applied to input terminals for each test.

TYPES ECL2540 THRU ECL2542 EMITTER-COUPLED-LOGIC BISTABLE MODULES

PARAMETER MEASUREMENT INFORMATION[†]


ECL2541

(See Note 13)



V_I is applied to each input as specified in the electrical characteristics table.

FIGURE 4— V_{OH} AND V_{OL}



- A. Each input is tested separately.
- B. Any one of the following seven inputs: C, 1D, 1G, 2D, 2G, R, and S.
- C. Other six inputs listed in note B that are not under test.

FIGURE 5—I_{EH}

[†]Arrows indicate actual direction of current flow. Current into a terminal is a positive value.
NOTE 13: ECL2540 and ECL2542 are tested in a manner similar to that shown for ECL2541.

**TYPES ECL2540 THRU ECL2542
EMITTER-COUPLED-LOGIC BISTABLE MODULES**

PARAMETER MEASUREMENT INFORMATION[†]

ECL2541
(See Note 13)




FIGURE 6— I_{IL}




FIGURE 7— I_{CC} OR I_{EE}

4

[†]Arrows indicate actual direction of current flow. Current into a terminal is a positive value.
NOTE 13: ECL2540 and ECL2542 are tested in a manner similar to that shown for ECL2541.


TYPES ECL2540 THRU ECL2542 EMITTER-COUPLED-LOGIC BISTABLE MODULES

mechanical data

The circuit bars are mounted on a 16-lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperatures with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. This package is intended for insertion in mounting-hole rows on 0.300-inch centers. Once the leads are compressed to 0.300-inch separation and inserted, sufficient tension is provided to secure the package in the board during soldering. Silver-plated leads require no additional cleaning or processing when used in soldered assembly.

The plastic case is electrically nonconductive.

4



terminal designations

Pin assignments are shown in the table below and correspond to the logic diagrams on pages 2 and 3. Outputs are denoted by $1\bar{Q}$, $1\bar{Q}$, $2Q$, $2\bar{Q}$, $1\bar{Q}2$, $1\bar{Q}2$, $2\bar{Q}1$, and $2\bar{Q}2$. Inputs are denoted by C, C', 1D, 2D, 1D1, 1D2, 2D1, 2D2, 1G, 2G, 1G1, 1G2, 2G1, 2G2, S and R. The number preceding the letter denotes whether the input (or output) is part of the first or second latch. The number (if any) following the letter distinguishes inputs (or outputs) of the same latch from each other.

Power is supplied via the V_{CC} , V_{EE} , and V_{BB} terminals.

V_{BB} is a reference voltage.


NC indicates no internal connection.

PIN ASSIGNMENTS

PIN	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
ECL2540	$1\bar{Q}$	$1Q$	V_{CC}	NC	NC	V_{CC}	$2Q$	$2\bar{Q}$	NC	V_{EE}	C'	2D	C	1D	V_{BB}	NC
ECL2541	S	$1\bar{Q}1$	V_{CC}	$1\bar{Q}2$	$2\bar{Q}1$	$2\bar{Q}2$	$2Q$	$1Q$	C	V_{EE}	1D	1G	2D	2G	V_{BB}	R
ECL2542	1G1	$1\bar{Q}$	V_{CC}	R	S	$2\bar{Q}$	$2G1$	$2D1$	$2G2$	V_{EE}	2D2	C	1D2	1G2	V_{BB}	1D1


TYPES ECL2540 THRU ECL2542 EMITTER-COUPLED-LOGIC BISTABLE MODULES

PARAMETER MEASUREMENT INFORMATION ECL2540



4

TEST CIRCUIT



VOLTAGE WAVEFORMS

FIGURE 2-ECL2540 PROPAGATION DELAY AND TRANSITION TIMES (WITH SKEW)

- NOTES:
9. Each generator has a 50- Ω output impedance.
 10. The waveforms are monitored on an oscilloscope with a rise time of less than or equal to 350 ps. Either a high-impedance probe with an input impedance of 100 k Ω paralleled by 2 pF, or a 50- Ω impedance system can be used. The 50- Ω resistor designated R_O is the oscilloscope input resistance in the 50- Ω system or a discrete resistor with a high-impedance probe.
 11. C_L includes probe and fixture capacitance. A capacitance of 50 pF can be used to approximate an a-c fan-out of 10.