Floating-Point Arithmetic

with the TMS32020

Digital Signal Processing Application Report



Floating-Point Arithmetic with the TMS32020

Charles Dana Crowell Digital Signal Processing Applications Engineering



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes in the devices or the device specifications identified in this publication without notice. TI advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current.

TI warrants performance of its semiconductor products, including SNJ and SMJ devices, to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems such testing necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

In the absence of written agreement to the contrary, TI assumes no liability for TI applications assistance, customer's product design, or infringement of patents or copyrights of third parties by or arising from use of semiconductor devices described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor device might be or are used.

Copyright © 1985, Texas Instruments Incorporated

INTRODUCTION

The TMS32020 Digital Signal Processor is a fixed-point 16/32-bit microprocessor. However, it can also perform floating-point computations at a speed comparable to some dedicated floating-point processors.

The purpose of this application report is to analyze an implementation of floating-point addition, multiplication, and division on the TMS32020. The floating-point single-precision standard proposed by the IEEE will be examined. Using this standard, the TMS32020 performs a floating-point multiplication in 7.8 microseconds, a floating-point addition in 15.4 microseconds, and a floating-point division in 22.8 microseconds.

To illustrate floating-point formats and the tradeoffs involved in making a choice between different floating-point formats, a review of floating-point arithmetic notation and of addition, multiplication, and division algorithms is first presented.

FLOATING-POINT NOTATION

The floating-point number f may be written in floatingpoint format as

 $f = m \times b^e$

where

$$m = mantissa$$

 $b = base$
 $e = exponent$

For example, 6,789,320 may be written as

 0.6789320×10^{7}

In this case,

$$m = 0.6789320$$

 $b = 10$
 $e = 7$

The two floating-point numbers f_1 and f_2 may be written as

 $\begin{array}{rcl} f_1 &=& m_1 \times b^{e_1} \\ f_2 &=& m_2 \times b^{e_2} \end{array}$

Floating-point addition/subtraction, multiplication, and division for f_1 and f_2 are defined as follows:

$$f_1 \times f_2 = (m_1 \pm m_2 \times b^{-(e_1 - e_2)}) \times b^{e_1} \text{ if } e_1 \ge e_2 (1)$$

or

=
$$(m_1 \times b^{-(e_2-e_1)}) \pm m_2) \times b^{e_2}$$
 if $e_1 < e_2$

$$f_1 \times f_2 = m_1 \times m_2 \times b^{(e_1 + e_2)}$$
 (2)

$$f_1/f_2 = (m_1/m_2) \times b^{(e_1 - e_2)}$$
 (3)

A cursory examination of these expressions reveals some of the factors involved in the implementation of floating-point arithmetic. For addition, it is necessary to shift the mantissa of the floating-point number which has the smaller exponent to the right by the difference in the magnitude of the two exponents. This is shown in the multiplication by the terms

$$b^{-(e_1-e_2)}$$
 and $b^{-(e_2-e_1)}$

This right shift can result in mantissa underflow. There are also possibilities for mantissa overflow. Addition and subtraction of exponents can lead to exponent underflow and overflow. To alleviate underflow and overflow, it is necessary to decide on some scheme for roundoff. For a detailed description and analysis of underflow and overflow conditions and rounding schemes, see reference 1.

It is desirable to have all numbers normalized, i.e., the mantissas of f_1 and f_2 have the most significant digit in the leftmost position. This provides the representation with the greatest accuracy possible for a fixed mantissa length. The result of any floating-point operation must also be normalized. The factors associated with normalization, overflow, and other characteristics of floating-point implementations are best illustrated with a few examples.

Consider the addition of two binary floating-point numbers f_1 and f_2 where

$$f_1 = 0.10100 \times 2011 f_2 = 0.11100 \times 2001$$

Both of these numbers are normalized, i.e., the first bit after the binary point is a 1. Addition requires equal exponents, so the fractions are aligned by shifting right the one with the smaller exponent and adjusting the smaller exponent. This yields

$$f_2 = 0.00111 \times 2^{011}$$

Then,

$$f_1 + f_2 = 0.10100 \times 2^{011} + 0.00111 \times 2^{011} = 0.11011 \times 2^{011} = f_3$$

The sum may overflow the left end by one digit, thus requiring a postaddition adjustment or renormalization step. Since it is assumed that the register is only of a finite length, this renormalization will result in the loss of the lowest order bit.

Another example illustrates the overflow past the most significant bit. With an assumed register length of five, let

$$\begin{array}{rcl} f_1 &=& 0.11100 \times 2^{011} \\ f_2 &=& 0.10101 \times 2^{001} \end{array}$$

Then,

$$\begin{array}{r} 0.11100 \times 2^{011} = f_1 \\ + & \underline{0.0010101 \times 2^{011} = f_2} \\ \hline & \underline{1.0000101 \times 2^{011} = f_3} \end{array}$$

The significance of the two digits underlined in the right part of the mantissa is suspect, since it is assumed that the corresponding bits of f_1 are zero. The left underlined digit is the overflow past the most significant bit. To finish the addition, f_3 is shifted to the right and the exponent adjusted accordingly. Thus,

$$1.0000101 \times 2^{011} = f_3$$

The shift of the fraction and the adjustment of the exponent yield

$$0.10000101 \times 2^{100} = f_3$$

The result may be rounded, giving

$$0.10001 \times 2^{100} = f_3$$

or truncated, giving

 $0.10000 \times 2^{100} = f_3$

FLOATING-POINT ALGORITHMS

Multiplication Algorithm

The algorithm for normalized floating-point multiplication is illustrated in Figure 1. This algorithm is an implementation of Equation 2 in the section on floating-point notation. The floating-point numbers being multiplied are A and B written as

$$A = m_A \times b^{e_A}$$
 and $B = m_B \times b^{e_B}$

The result is

 $C = m_C \times b^{e_C}$

For the resulting m_C , there are three special cases. The m_C may be zero, in which case there is a branch to Step 10 to set C = 0. If $m_C \neq 0$, then the most significant bit will




Figure 1. Floating-Point Multiplication

be in either the first or second leftmost bit. If the most significant bit is in the second leftmost bit, then a left shift of m_C is necessary (see Step 5). Otherwise, C is already in normalized form, and there is a branch to Step 6.

In Step 6, the desired rounding scheme is implemented. After this rounding, it is possible that m_C will overflow (see Step 7). In this case, it is necessary to right-shift m_C one bit (see Step 8). Special cases of e_C , are tested for in Step 9. If there is an overflow or underflow of e_{C} , it is corrected in Step 10. Otherwise, the result is in range, and the calculation is complete.

Addition Algorithm

The implementation of normalized floating-point addition is more involved than for multiplication. This addition algorithm, outlined in Figure 2, is an implementation of Equation 1 in the section on floating-point notation.

In Step 1, e_A and e_B are compared to determine e_C . For this illustration of the algorithm, it is assumed that $e_A \le e_B$. The right shift (d) required to align m_A is determined in Step 2. The procedure in Step 3 implements the right shift of m_A . In Step 4, the extra bits of m_A are discarded by using the desired rounding technique. The mantissas of A and B are then added in Step 5.




Figure 2. Floating-Point Addition

Now, the procedure becomes somewhat more involved. The m_C may be zero, in which case there is a branch to Step 9 which sets $e_C = 0$; a branch to Step 14 sets the special value of the result. The m_C may overflow, making a right shift of one necessary (see Step 7). The m_C may have k leading zeroes; therefore, a left shift of k is required. This normalization step is generally the most involved and time-consuming step to perform. The procedures in Steps 10, 11, and 12 round the m_C , test for a possible overflow due to the rounding, and adjust e_C accordingly. The special case of e_C is determined in Step 13. Finally, after Step 14, the sum C = A + B is formed.

Division Agorithm

Floating-point division is more sophisticated than multiplication and addition since fixed-point processors such as the TMS32020 are not inherently capable of performing division. For example, 1/3 = 0.3333...; only an approximation can be calculated since 1/3 must be represented in a finite number of terms. Several algorithms can be implemented to find good approximations of such numbers. The algorithm implemented in this report is shown in Figure 3.

Step 1 shows the equivalent of A/B. In Step 2, the latter term is expanded using a power series of 1/(1 + X), where ϵ (BLO/BHI) is X (ϵ simply denotes that the term is rightshifted 16 bits forming the least significant bits of a 32-bit number). The third term in the power series only affects the LSB of a 32-bit result; therefore, this term and all the following terms can be dropped, as shown in Step 3.

The equation in Step 3 can be implemented on the TMS32020 in two steps. Assuming that the result is a 32-bit number Q and that it is composed of a 16-bit QHI and a 16-bit QLO, think of the equation in Step 3 in the following manner: $A/B = Q - \epsilon X$. The first term is a fair approximation of the result Q, and the second term is a correction term to obtain a better approximation. With this in mind, it can be shown that $(AHI + \epsilon ALO)/BHI$ will give a 16-bit quotient and a 16-bit quotient will be in the low word of the accumulator and the remainder will be in the high word of the accumulator after the division. Since it is desirable




Figure 3. Division Equation

to have a floating-point result, the remainder must be divided by BHI to obtain the low word of the quotient. Now QHI and QLO have been calculated. When placing Q into the correction term (equation in Step 3), note that Q is equal to QHI + QLO. It can be shown that QLO will have no effect on the result since the correction term is multiplied by ϵ . Therefore, to calculate A divided by B, simply implement the following equation:

$$\frac{A}{B} = \frac{A}{BHI} - \epsilon \left(\frac{BLO}{BHI} \times QHI\right)$$

where the division is fixed binary (left-shifts and subtracts).

Figure 4 shows the implementation of the division algorithm that was outlined in Figure 3.

In Step 1, the dividend is right-shifted four times to prevent an overflow. Note that the result is not shifted left to compensate for this shift, because the normalization routine automatically does this. The shift causes the dividend to be limited to 27 significant bits instead of 31. In Step 2, a binary divide (left-shifts and subtracts) is implemented on the dividend by the high 16 bits of the divisor. The 32-bit result contains a quotient in the low 16 bits of the accumulator, and a remainder (R1) in the high 16 bits of the accumulator. R1 is left-shifted fifteen places in Step 3. The new R1 is divided by BHI in Step 4 to calculate the lower 16 bits of the quotient.

The quotient has now been approximated. The 32-bit result is composed of QHI and QLO, as shown in Figure 3. To obtain a better approximation, one term in the power series expansion must be added to the quotient. Therefore, the procedure in Step 5 calculates a 16-bit correction term, which is then added (or subtracted since it is the term following the "1" in the power series) to the 32-bit quotient.

Testing for an overflow of the resulting mantissa is necessary. Since the dividend was left-shifted four places, the resulting quotient will not be negative if an overflow occurred. To detect an overflow, bit 28 in the quotient must be tested. If this bit is a 1, an overflow occurred; if it is a 0, no overflow occurred. If an overflow has occurred, the exponent must be incremented. Finally, it is necessary to normalize the quotient and output the results.




Figure 4. Floating-Point Division

IEEE FLOATING-POINT SINGLE-PRECISION FORMAT

Of interest is a set of formats known as the IEEE standard. This IEEE recommended format consists of a variety of precision formats (single, double, single-extended, and double-extended). The IEEE has also proposed several techniques for handling special cases such as overflow, underflow, $\pm \infty$, and rounding. For complete details, the reader is referred to the proposed IEEE standard.²

The single-precision format is a 32-bit format consisting of a 1-bit sign field s, an 8-bit biased exponent e, and a 23-bit fraction f (see Figure 5). The value of a binary floating-point number X is determined as follows:

$$X = (-1)^{s} \times 2(e^{-127}) \times 1.f$$




Figure 5. IEEE Floating-Point Single-Precision Format

The advantage of this format is that it is structured in such a way as to provide easy storage and straightforward input/output operations on 8-, 16- and 32-bit processors. The disadvantage with this format is that the large mantissa will generally span several words of memory.

FLOATING-POINT IMPLEMENTATION

IEEE Implementation

The IEEE single-precision format is described here as it applies to the addition, multiplication, and division algorithms. In these floating-point routines written for the TMS32020, all results are truncated to 31 bits to provide more flexibility in the user's development of a rounding scheme suitable for his application. The representations of $\pm \infty$ are ignored so that the user can decide how to handle these exceptions in a manner that is appropriate for his particular application.

I/O Considerations

The first consideration is the internal representation of the binary floating-point number. If the number is read into the TMS32020 as two 16-bit words, some processing is then necessary to put the floating-point number into a representation which is easier to process. The representation used in the TMS32020 programs in the appendices is shown in Figure 6. This internal representation may be arrived at by a simple manipulation of the IEEE bit fields. For this particular algorithm, it is assumed that the floating-point number is input to the TMS32020 as the four 16-bit fields shown in Figure 6. However, the user can easily supply his own routine to arrive at this format from two 16-bit inputs to the TMS32020 where the inputs contain the IEEE singleprecision format.

The format in Figure 6 was chosen to minimize the execution time of the floating-point addition, multiplication, and division routines. The format of the result is shown in Figure 7. Notice that it is identical to the format in Figure 5 except for CLO. CLO has its 16 most significant bits valid for both the addition, multiplication, and division routines.

Normalization

Since the floating-point routines require normalization, a partial binary search algorithm is implemented in the addition and division routines in the appendices. To begin the normalization routine, note that all mantissas can be considered to be positive with the format used for the result shown in Figure 7. The binary search for the most significant bit (the leftmost 1 since the mantissa is positive) is illustrated in Figure 8.

The first move is to split the result into CHI and CLO. If CHI \neq 0, the most significant bit (MSB) is the CHI; otherwise, it is the CLO. For this example, it is in CLO.




Figure 6. Floating-Point Representation




Figure 7. Result Representation




Figure 8. Partial Binary Search

The next step is to form a 32-bit result with CLO in the most significant word position. It is now possible for the MSB to be in the highest bit location since CLO has been left-shifted 16 times. If this is the case, an overflow has occurred, and the result must be right-shifted once. The normalization routine tests this by branching to NOFLOW if the result is negative. If the number is not negative, the normalization can continue.

The NORM instruction is used in the repeat mode to complete the normalization. Note that this whole normalization routine can be replaced by the following two instructions: RPTK 29 and NORM. The RPTK instruction causes the NORM instruction to be repeated 30 times, thus normalizing a 32-bit number. This method is not implemented here due to the timing. These two instructions always take 31 cycles to normalize a 32-bit number. The normalization routine here takes only 22 cycles (worst case) for normalizing a 32-bit number. Therefore, if program space is more important than timing efficiency, it is best to replace the normalization routine with these two instructions.

Added Precision

As illustrated in Figure 7, the 16 most significant bits of CLO are valid, i.e., C is valid for 31 places beyond the

binary point. Oftentimes the user is not as concerned with the IEEE standard as in being certain that he has enough accuracy for his particular application. Since the TMS32020 uses 16-bit words, the routines in the appendices implicitly maintain a 30-bit mantissa. They also implicitly use a 16-bit exponent. If the user desires this added accuracy and dynamic range, then it is readily implementable with no additional cost in execution time. The normalization for the addition, as mentioned previously, operates over the entire 32-bit accumulator. For the strict IEEE format, the user will only want to normalize over the 25 most significant bits of the accumulator. The structure of the normalization routine makes this modification simple.

The routines in the appendices make no provision for the representation of $\pm \infty$ and exponent underflow and overflow. The user of the routines should consider the degree of significance of these results and the way they should be handled for his particular application. Since these routines are written to operate at maximum speed, truncation of results is used. If the user desires to implement a rounding scheme, then he will also need to check for the possibility of overflow due to the rounding scheme. This step is shown in the multiplication, addition, and division flowcharts (see Figures 1, 2, and 3).

SUMMARY

The TMS32020 may be used to perform floating-point operations with great accuracy, wide dynamic range, and high-speed execution. The design engineer has the responsibility of deciding what type of floating-point format is best for his application. To aid in understanding floatingpoint operations, several examples have been given that illustrate the manipulations necessary to implement floatingpoint addition, multiplication, and division algorithms. Flowcharts for these algorithms are also included. The appendices contain the TMS32020 code for the IEEE floating-point single-precision format used in addition, multiplication, and division. The addition and multiplication routines may also be used without modification to implement a format with up to a 30-bit mantissa and a 16-bit exponent without any increase in execution time.

ACKNOWLEDGEMENTS

Major portions of this application report were taken from "Floating-Point Arithmetic with the TMS32010," an application report written by Ray Simar, Jr. The author would also like to thank Gwyn Guidy for her assistance with the floating-point division algorithm.

REFERENCES

- 1. D.J. Kuck, The Structure of Computers and Computations, Vol 1, John Wiley & Sons (1978).
- J. Coonen et al, "A Proposed Standard for Binary Floating-Point Arithmetic," ACM Signum Newsletter, 4-12 (October 1979).
- 3. Donald E. Knuth, *Seminumerical Algorithms*, Vol 2, 2nd Edition, Addison-Wesley (1981).

.

.

APPENDIX A

NO\$IDT			LY MACRO	ASSEMBLER	PC0.7 84	1.348	15:24:29	03-27-85
							PAG	E 0001
0001		****	*****	***	****	*****	****	***
0002		¥						×
0003		¥	THIS IS	A FLOATING-		TION ROL	ITTNE WHIC	H *
0004		*		TS THE IEEE				
0005		*	ON THE T		11101-0066			*
0005		÷	CONTINE 1					*
0007				****	*******			
0007		*	*******	********	********	*******		*****
0008			7.517.7.7.01	CODMAT (ALL				
		*	INTITHC	FORMAT (ALL	TO-BIL MC	RD57		
0010		*	1 011		0010			
0011		*	i ALL	0 0R 1	ASIC	IN COUR	-1)	
0012		*		Ballin minis biles terme man tests state plate filles terme				
0013		¥						
0014		¥						
0015		*		5 BITS	AHI	(NORMAL I	ZED)	
0016		¥						
0017		¥						
0018		¥						
0019		¥	101 9 B	ITS :0-:	ALO			
0020		¥						
0021		¥						
0022		*						
0023		¥	1	}	AEXF	[,] (-127 T	0 128)	
0024		₩						
0025		×						
0026		*	TO CORRES	SPOND WITH	IEEE FORMA	ΥT,		
0027		÷¥		1F * 2 ** (,		
0028		¥	INSTEAD	OF 1.F * 2	**E, AND S	UBTRACT	127 FROM	Ξ.
0029		*			,			
0030		¥	THE FINA	L FORMAT IS	THE SAME	AS THE I	NITIAL FO	RMAT
0031		*		HAT FOR CLO				
0032		*						
0033		¥						
0034		¥	14 B	ITS ;	CLO			
0035		×						
0036		*						
0037		*	ΔU 14 B	ITS OF CLO		ΔΝΙΥΤΗΤΝ	IG PAST TH	FOF HAG
0038		*	BEEN TRU			PHYL (11.L)		
0039		*	DEELIN TYCC	1941 <u></u> /711 1 1				
0040				***	**********			*****
0040			********	**********	*********	********	********	
		*	HODOT CA				AND 7 401.	*
0042		*		SE (EXCLUDI)	NO INITIAL	12ALLUN	AND 1707:	*
0043		¥		ROSECONDS.				×
0044		¥		ING INCLUDE		IAL I ZAT I L	IN.	*
0045		¥	WURDS OF	PROGRAM ME	MURY: 170			*
0046		*						*
0047			*******	****	*******	******	*****	****
0048		¥	_					
0049 0000			AORG					
0050	0000	ASIGN		0				
0051	0001	AEXP	EQU	1				
0052	0002	AHI	EQU	2				
0053	0003	ALO	EQU	3				
0054	0004	BSIGN	I EQU	4				
0055	0005	BEXP	EQU	5				
0056	0006	BHI	EQU	6				

NO\$IDT			Y MACRO EASE ***		PC0.7 84.348	15:24:29	03-27-85
						PAC	6E 0002
0057	0007	BLO	EQU	7			
0058	0008	CSIGN	EQU	8			
0059	0009	CEXP	EQU	9			
0060	000A	CHI	EQU	10			
0061	000B	CLO	EQU	11			
0062	0000	D	EQU	12			
0063	000D	ONE	EQU	13			
0064	000E	TEMP	EQU	14			
0065	000F	THREE	EQU	15			
0066	0010	SIXT	EQU	16			
0067	0011	RESID	EQU	17			
0068	0012	TTEEN	EQU	18			
0069		*					
0070		¥					
0071		*	INITIAL	IZATION			
0072		*					
0073		*					
0074		¥					
0075 000			LDPK	4	BEGIN ON PAGE 4		
0076 000			SSXM		SET SIGN EXTENS	BION.	
0077 000			LARP	1			
0078 000			LRLK	AR1,>200			
	0200		an. an. mar. /				
0079 000			RPTK	7			
0080 000			IN	*+,PA0			
0081 000						DECIOTED	
0083 000			LARK LACK	ARO,O 1	CLEAR EXPONENT	REDISIER.	
0083 000			SACL	ONE	0NE = 1		
0085 000			LACK	16	<u> </u>		
0086 000			SACL	SIXT			
0087 000			LACK	3			
0088 000			SACL	THREE			
0089 000			LACK	13			
0090 00:	10 6012		SACL	TTEEN			
0091		¥					
0092		¥					
0093		¥	BEGIN F	LOATING POIN	T ADD		
0094		¥					
0095		¥					
0096 00:		UP	LAC	AEXP	FIND LARGEST N	UMBER.	
0097 00:			SUB	BEXP			
0098 003			SACL	D	و چې به موسو و مسر مرو موسو و مسر و مسر		
0099 00:			BZ	AEQB	IF EXPUNENTS A	RE THE SAU	1E, JUMP TO AEQB.
0100 001	15 002D		BLZ	ALTB	IF A IS LESS T		
	16 F380 17 0037		DLL	HLID	IF M 10 LEOD H	HIN D, OU	TE TO HEID.
0101	17 0007	*					
0102 00	18 CE23		NEG				
0103 00			ADD	SIXT	D = (16 - D)		
0104 00			SACL	D			
0105 00			LT	D			
0106 00			LAC	ASIGN	A IS LARGER TH	AN B.	
0107 00	1D 6008		SACL	CSIGN	THEREFORE, CSI	GN = ASIG	Ν.
0108 00	1E 2001		LAC	AEXP	ALIGN THE B MA	NTISSA.	
0109 00	1F 6009		SACL	CEXP			

NOSIDT			MACRO A	SSEMBLER F	°CO.7 84.348	15:24:29	03-27-85
						PAGE	E 0003
0110 0020 0111 0021 0112 0022 0113 0023 0114 0024 0115 0025 0116 0026	6806 6011 4207 CE18 6807		SACH SACL LACT SFL SACH	BHI RESID BLO	BHI IS SHIFTED RESIDUAL BITS M BLO IS SHIFTED MSB (THE 0) IS	1UST BE MAI RIGHT "D"	INTAINED. TIMES.
0117 0027 0118 0028	4D11 6007	. '	OR SACL	RESID BLO	GET BITS THAT W		ED FROM BHI.
0119 0029 0120 002A	6003		LAC SACL	ALO	GET RID OF EXTR		CAME CIGNO
0121 002B 002C 0122	0049	÷	В	CHROON	DO BOIH NOMBERS	HAVE HE	SAME SIGN?
0122 0123 002D 0124 002E 0125 002F 0126 0030 0127 0031 0128 0032	2000 6008 2103 6003 2107	AEQB	SACL LAC SACL LAC	ASIGN CSIGN ALO,1 ALO BLO,1 BLO,1	IF SIGNS ARE TH ALIGN MANTISSAS		SIGN = ASIGN
0129 0033 0130 0034 0131 0035	2001 6009		LAC SACL	AEXP CEXP	SET C EXPONENT		
0132 0133 0037 0134 0038 0135 0039 0136 003A 0137 003B 0138 003C 0139 003D	0010 600C 3C0C 2004 6008 2005		SACL LT LAC SACL LAC	D D BSIGN	D = (16-D) B IS THE BIGGES THEREFORE, LET SET C EXPONENT	THE SIGN (
0140 003E 0141 003F 0142 0040 0143 0041 0144 0042 0145 0043 0146 0044	4202 6802 6011 4203 CE18 6803 2003		LACT SACH SACL LACT SFL SACH LAC	AHI AHI RESID ALO ALO ALO	MAINTAIN EXTRA ALO GETS SHIFTE MSB (THE O) IS	BITS. ED "D" TIM SHIFTED A	ES.
0147 0045 0148 0046 0149 0047 0150 0048 0151	6003 2107 6007		OR SACL LAC SACL	ALO	GET RESIDUAL B		
0152 0049 0153 004A 0154 004B 004C	2000 1004 F680 007A	CHKSGN	SUB BZ		CHECK THE SIGNS		ST ADD.
0156 004F 0157 0050 0158 0051 0159 0052 0160 0053	005D 4002 4903 4507 4406	BISNEG	BLZ ZALH ADDS SUBS SUBH BZ	AISNEG AHI ALO BLO BHI CZERO	DO (IAI - IBI), SINCE B < O AN		

NO\$IDT	-			(MACRO A EASE ***	ASSEMBLER P	°CO.7 84.348	15:24:29	03-27-85
			1 1 \ Ian 1 \ Ian Ian Ian				PAG	E 0004
		F380 0072		BLZ	CNEG			
		680A		SACH	CHT			
				SACL	CLO			
				SACL	CSIGN			
0166	005B 005C	FF80				GO AND NORMAL	IZE RESULT.	
0167	005D	4006	AISNEG	ZALH	BHI	DO (!B! - !A!),	
		4907		ADDS		SINCE A < 0 $-$	AND $B > 0$.	
				SUBS				
0170	0060	4402		SUBH	AHI			
				BZ	CZERO			
	0062	006B						
0172	0063	F380		BLZ	CNEG			
	0064	0072						
				SACH				
				SACL	CLO			
0175	0067	CAOO		ZAC				
0176	0068	6008		SACL	CSIGN			
0177	0069	FF80		В	NORMAL	GO AND NORMAL	IZE RESULTS	
		0084						
			CZERO			HERE, ONLY IF	RESULT = 0	
		6009		SACL	CEXP			
		6008		SACL SACL	CSIGN			
0182	006E	600A		SACL	CHI			
				SACL				
				В	ARUUNU	OUTPUT A ZERO		
	0071		×					
0100	0070	CEID	CNEC	ABS		HERE, IF RESU		TUE
0100	0072	600A	CINEO	HDO CACU	CUT	HERE, IF REOU	CT IS NEOHT	IVC.
0107	0073	600R		SACH SACL				
0189	0075	D001		LALK	SEEEE			
0407	0076			han (* 1 fan (* 5	21111			
0190	0077			SACL	CSIGN			
		FF80		B		GO NORMALIZE	RESULT.	
		0084		-		and free	· · · · · · · · · · · · · · · · · · ·	
0192			¥					
0193	007A	4002	ADNOW	ZALH	AHI	IF SIGNS ARE	THE SAME, J	UST ADD.
		4903		ADDS	ALO		,	
0195	007C	4907		ADDS	BLO			
0196	007D	4806		ADDH	BHI			
0197	007E	680A		SACH	CHI			
0198	007F	600B		SACL	CLO			
0199	0080	F080		BV	OVFLOW	DID AN OVERFL	OW OCCUR?	
	0081	0095						
0200		F680 006B		BZ	CZERO	IS RESULT = C) ?	
0201			¥					
0202			÷	NORMAL I	ZE			
0203			*					
			NORMAL.	LAC		DOES CHI HAVE	E THE MSB?	
0205		F680		BZ	L01			
	0086	008D						

NO\$IDT		20 FAMIL) * PRERELE		SSEMBLER F	PCO.7 84.348	15:24:29	03-27-85
	**:	* rnenee	HOL XXX			PAG	E 0005
	087 400A			CHI	IF YES, NORMAL	IZE RESULT	
0208 00	088 4 90B 089 4 B12		ADDS RPT	CLU TTEEN	WILL PERFORM 1	4 "NORMS"	
0210 00	08A CEA2 08B FF80		NORM B	OUTPUT	GO OUTPUT RESU	LTS.	
0211 00	08C 00A1 08D 400B			CLO	HERE IF CLO HA		
	08E C010 08F F380			ARO,16 NOFLOW	OFFSET EXPONEN DID BIT SEARCH		RFLOW?
	090 009E 091 4B12		RPT	TTEEN	IF NOT, NORMAL	IZE RESULT	
	092 CEA2 093 FF80		NORM B	OUTPUT	GO OUTPUT RESU	LT.	
00 0217	094 00A1	¥					
0218		-¥-					
0219			FINISHEI) WITH NORMAI	LIZATION		
0220 0221		*	HERE ONI	Y TE OVERELI	OW OCCURRED DUR		ΩN
0222		*) Thank Chan Said Min	an 1 an 1 'an' ¥ ƙana 131 ƙasa '			
0223		*					
	095 CE06		RSXM		RESET SIGN EXT	ENSION TO	SHIFT RIGHT.
	096 CE19		SFR		SHIFT RIGHT.		
	097 680A			CHI	STORE NORMALIZ	ED MANTISS	A.
	098 600B		SACL			. 10- L 1-	
	099 2009 09A 000D			CEXP	DECREMENT EXPO	NENI.	
	09A 000D 09B 6009		ADD SACI				
	090 FF80		SACL B		GO OUTPUT RESU	LTS.	
	09D 00A7		£.	111100-01100	00 0011 01 MESO	Baan 1 'aa' 8	
0232		*					
0233		*	OVERLOW	OCCURRED DU	RING BIT SEARCH		
0234		*					
	09E 5590			¥	DECREMENT EXPO		
	09F CE06		RSXM		RSXM FOR LOGIC		HIFT.
	0A0 CE19		SFR		PERFORM RIGHT	SHIFT.	
0238 0239		*					
0239		*	TAKE CAR		NT & NORMALIZED	MANTISSA	
0241		*		TPUT RESULTS		inner sooni,	
0242		¥			-		
0243		*					
0244 00	0A1 700E	OUTPUT	SAR	ARO, TEMP	HERE AFTER NOR	MALIZATION	•
	0A2 680A		SACH		SAVE NORMALIZE	D MANTISSA	•
	0A3 600B		SACL	CLO	дада, 11 1.45 мая маяттаа — 1 1.000		
	0A4 2009		LAC SUB	CEXP	ADJUST EXPONEN	1.	
	0A5 100E 0A6 6009		SUB SACL				
0249 0	UHO 6007	*	OHUL	UEAF			
	0A7 5589		LARP	1	RESET POINTER.		
	0A8 4B0F		RPT	THREE	in a supervision of the state o		
	0A9 E0A0		OUT	*+, PA0			
	OAA CE1F		IDLE	1	WAIT FOR INTER	RUPT.	
	RS, NO W						

APPENDIX B

NO\$IDT			_Y MACRO ASSEMBLER _EASE ***	PC0.7 84	1.348 1	15:24:53	03-27-85
	~ ~ ~					PAG	E 0001
0001		*****	****	****	*******	******	***
0002		¥					*
0003		¥.	THIS IS A FLOATING	-POINT MULT			
0004			IMPLEMENTS THE IEE				
0005			DN THE TMS32020.		1 200711 2740	10200110	*
0006		*	on the history.				*
0005			****			******	
0008		*	********	* * * * * * * * * * *		*******	********
0009			INITIAL FORMAT (AL		oppes		
0010		* -		L IO-DII WO	JKD07		
				AC.7.0			
0011		*	ALL O OR 1	HOIL	JN TO OK -	-1)	
0012							
0013		*					
0014		* •	1	A.1.*	/ 1.1		
0015			:0:. 15 BITS :	AHI	(NURMAL 1	(ED)	
0016		* •					
0017		¥					
0018		* -					
0019		¥	:0: 9 BITS :0-:	ALO			
0020		* •					
0021		¥					
0022		* •					
0023		¥	8 8 1 7	AEXF	° (-127 T() 128)	
0024		* •					
0025		¥					
0026		¥.	TO CORRESPOND WITH	IEEE FORMA	¥Τ,		
0027		¥	INPUT 0.1F * 2 **	(E + 1)			
0028		¥	INSTEAD OF 1.F * 2	**E, AND 9	SUBTRACT :	127 FROM	E.
0029		¥					
0030		* .	THE FINAL FORMAT I	S THE SAME	AS THE IN	VITIAL FO	RMAT
0031			EXCEPT THAT FOR CL				
0032		¥					
0033		¥ -					
0034		¥	16 BITS	CLO			
0035		¥ ·					
0036		¥					
0037		¥ (ALL 16 BITS OF CLO	ARE VALID.		G PAST TH	ESE HAS
0038			BEEN TRUNCATED.				
0039		*					
0040			****	****	****	****	***
0041		¥					-¥-
0042			WORST CASE (EXCLUD	TNG TNITIA	T7ATTON 4	AND 1/0):	*
0043			7.8 MICROSECONDS.	1990 - 1941 - 14716			*
0044			THIS TIMING INCLUD			N.	*
0045			WORDS OF PROGRAM MI		INCIANI ICI	4.	*
0046		* *	WORLDO OF TROORERT IN				*
0040			*****	* * * * * * * * * * * *		*******	
0047 0048		*****	* * * * * * * * * * * * * * * * * * * *	. «×××¥¥¥¥¥¥	555 5777777 7	* * * * * * * * * * * *	***************************************
		×	٨٥٥٥				
0049 0000	0000	ACTON	AORG				
0050	0000	ASIGN					
0051	0001	AEXP	EQU 1				
0052	0002	AHI	EQU 2				
0053	0003	AL0	EQU 3				
0054	0004	BSIGN					
0055	0005	BEXP	EQU 5				
0056	0006	BHI	EQU 6				

NO\$IDT					ASSEMBLER	PC0.7 84.348 15:24:53 03-27-85
		***	FRERELI	EASE ***		PAGE 0002
0057		0007	BLO	EQU	7	
0058		0008	CSIGN	EQU	8	
0059		0009	CEXP	EQU	9	
0060		000A	CHI	EQU	10	
0061		000B	CLO	EQU	11	
0062		0000	THI	EQU	12	
0063		000D	NEGONE		13	
0064		000E	TLO	EQU	14	
0065		000F	TEMP	EQU	15	
0066			*			
0067			¥			
0068			*	INITIAL	IZATION	
0069			¥			
0070			*			
0071			*			
0072 0	000	C804		LDPK	4	BEGIN ON PAGE 4.
0073-0				SSXM		SET SIGN EXTENSION.
0074 0	002	5589		LARP	1	
0075 0	003	D100		LRLK	AR1,>200	
0	004	0200				
0076-0				RPTK	7	READ NUMBERS INTO BLOCK BO.
0077 0				IN	*+,PA0	
0078 0				LARK	ARO,O	CLEAR EXPONENT REGISTER.
0079 0				LARP	0	
	AOO	FFFF		LALK	>FFFF	
0081 0	OOB	600D		SACL	NEGONE	NEGONE = -1
0082			*			
0083			*	DEOTH E		
0084 0085			*	BEGIN FI	LUATING-PUI	NT MULTIPLICATION.
0085			*			
0087 0	noc	2001	ÛP	LAC	AEXP	ADD EXPONENTS.
0088 0			OI .	ADD	BEXP	HDD EXI DIVENTO.
0089 0				SACL	CEXP	
0090			*			
0091 0	00F	3003		LT	ALO	FIRST PRODUCT (ALO * BHI)
0092 0				MPY	BHI	
0093-0	011	CE14		PAC		
0094 0	012	680C		SACH	THI	
0095 0	013	600E		SACL	TLO	
0096			¥			
0097-0	014	3002		LT	AHI	SECOND PRODUCT (AHI * BLO)
0098-0	015	3807		MPY	BLO	
0099			*			
0100 0				APAC		HAS EFFECT OF (AHI * BLO + ALO * BHI) * 2 ** -15.
0101 0	017	CE15		APAC		
0102			*			
0103 0				ADDH	THI	
0104 0				ADDS	TLO	
0105 0	M14	680U	ж	SACH	THI	
0106 0107 0	010	2004	¥	MPY	BHI	(AHI * BHI)
0107 0				PAC	001	(100 × 100)
0108 0				ADDS	THI	
0102 0	~~ <i>1</i> 10		¥	الدالية بيغاران	4 S F AL	
an an an 'n'						

NO\$IDT				/ MACRO / EASE ***	PC0.7 84.348	15:24:53	03-27-85	
							PAG	E 0003
						GET RID OF EXTRA	SIGN BIT	з.
	001F	610B		SACL	CLO,1			
0113	~~~~	FEOA	¥	T1617	0 47			
0114		F080 0026		BNZ	UK.	IS RESULT ZERO?		
0115				ZAC				
0116				SACL	CEXP			
0117					SETSIN			
		002F						
0118			¥					
		400A	0K	ZALH	CHI	NORMALIZE AND WE	RAP UP.	
0120				ADDS	CLO			
0121				NORM				
0122				SACH	CHI			
0123				SACL	CLO			
0124					ARO, TEMP			
0125 0126					CEXP TEMP			
0128				SACL				
0128	00 <i>4</i> . L.	00007	*	0006	ULAI			
	002F	4100		ZALS	ASIGN	WHAT IS SIGN OF	RESULT?	
		4C04		XOR				
0131	0031	F580		BNZ	NEG			
		0037						
0132				ZAC				
0133		6008		SACL				
0134				В	OUTPUT			
		0039	NEC	1.00	NECONE			
		200D 6008	NEG		NEGONE CSIGN			
			OUTPUT	LARP	1	OUTPUT RESULTS.		
		CB03		RPTK	3	WON UT NEUVELO.		
0139					 *+,₽A0			
0140				IDLE	,			
NO ERR			RNINGS					

APPENDIX C

NO\$IDT		1ILY MACRO ASSEMBLER
		PAGE 0001
0001	****	****
0002	*	*
0003	*	THIS IS A FLOATING-POINT DIVISION ROUTINE WHICH *
0004	¥	IMPLEMENTS THE IEEE PROPOSED FLOATING-POINT FORMAT *
0005	÷	ON THE TMS32020. *
0006	¥	*
0007	***	****
0008	¥	
0009	¥	INITIAL FORMAT (ALL 16-BIT WORDS)
0010	¥	
0011	¥	: ALL O OR 1 : ASIGN (O OR -1)
0012	*	
0013	*	
0014	*	
0015	*	(0). 15 BITS (AHI (NORMALIZED)
0016	*	
0017	*	
0018	*	
0019	*	(0; 9 BITS (0-) ALO
0020	*	
0021	*	
0022	*	
0023	*	; AEXP (-127 TO 128)
0024	*	
0025	*	
0026	*	TO CORRESPOND WITH IEEE FORMAT,
0027	*	INPUT 0.1F $*$ 2 $**$ (E + 1)
0028	*	INSTEAD OF 1.F * 2 **E, AND SUBTRACT 127 FROM E.
0020	*	INSTERD OF IST A 2 AAC, HAD SODITINGT IZZ TROTT C.
0030	*	THE FINAL FORMAT IS THE SAME AS THE INITIAL FORMAT
0031	*	EXCEPT THAT FOR CLO WE HAVE:
0032	 *	EXCENT THAT FOR GEO WE HAVE.
0033	 *	
0034	 *	16 BITS CLO
0035	*	
0036	*	
0037	*	ALL 16 BITS OF CLO ARE VALID. ANYTHING PAST THESE HAS
0038	*	BEEN TRUNCATED.
0039	*	and have been to the the transformer to the transformer and the second second second second second second second
0040		***
0041	*	*
0042	¥	WORST CASE (EXCLUDING INITIALIZATION AND I/O): *
0043	*	22.8 MICROSECONDS. *
0044	×	THIS TIMING INCLUDES THE NORMALIZATION. *
0045	*	WORDS OF PROGRAM MEMORY: 92 *
0046	×	*
0047	***	*****
0048	*	
0049 0000		AORG O
0050	0000 ASI	
0051	0001 AEXF	
0052	0002 AHI	EQU 2
0053	0003 ALO	EQU 3
0054	0004 BSI0	
0055	0005 BEXE	
0056	0006 BHI	

		***	PRERELI	EASE ***		
						PAGE 0002
0057		0007	DI O	EOU	-7	
0058		0007	BLO CSIGN	EQU	7	
0058		0008	CEXP		8 9	
00039		0009 000A		EQU EQU		
0080					10	
		000B	CLO	EQU	11	
0062		0000	NEGONE		12	
0063		000D	TEMP	EQU	13	
0064		000E	FOUR	EQU	14	
0085		000F	QM	EQU	15	
		0010	QL	EQU	16	
0067		0011	R1	EQU	17	
0068		0012	R2	EQU	18	
0069		0013	CL	EQU	19	
0070		0014	M1000	EQU	20	
0071		0015	ONE	EQU	21	
0072		0016	THREE		22	
0073		0017	FITEEN		23	
0074		0018	THIRTY		24	
0075		0019	TTEEN	EQU	25	
0076 0077			*			
			*	******	1707100	
0078			*	INITIAL	IZATION	
0079 0080			*			
			*			
0081	~~~~	0004	*	1.554		
	0000			LDPK	4	BEGIN ON PAGE 4.
	0001	CE07		SSXM		SET SIGN EXTENSION.
	0002				1	
0000		0200		LRLK	AR1,>200	
0004	0004			DOTK	-7	DEAD NUMPERO INTO DU COM DA
	00003			RPTK IN	7	READ NUMBERS INTO BLOCK BO.
	0007				*+, PA0	
	00007			LARP LARK		CLEAR EXPONENT DECISION
	0000				AR0,0 >FFFF	CLEAR EXPONENT REGISTER.
0070		FFFF		LHLN	ZEFEE	
0091	000B			SACL	NEGONE	NEGONE = -1
	0000C			LALK	>1000	NEOONE = -1
0072	000D				>1000	
0093	000E			SACL	M1000	M1000 = >1000
	000F			LACK	4	11000 - 71000
	0010			SACL	FOUR	FOUR = 4
	0011			LACK	1	roon = 4
	0012			SACL	ONE	ONE = 1
	0013			LACK	3	
	0014			SACL	THREE	THREE = 3
	0015			LACK	15	
	0016			SACL	FITEEN	FITEEN = 15
	0017			LACK	30	
	0018			SACL	THIRTY	THIRTY = 30
	0019			LACK	13	and the second
	001A			SACL	TTEEN	TTEEN = 13
	001B			ZAC	a a laun laun l M	t there been the second s
	001C			SACL	CEXP	CLEAR CEXP
0108	1999 - B. 1999 1999 - B. 1999 1999 - B. 1999	2007	*	and the test	See See 73.1	Section failed (11.5) - Section (201)
0100			 V			

NO\$IDT 32020 FAMILY MACRO ASSEMBLER PC0.7 84.348 15:25:17 03-27-85

¥

0109

	020 FAMIL ** PREREL			PC0.7 84.348 15:25:17 03-27-85
				PAGE 0003
0110	¥	FINISHE	D WITH INIT	IALIZATION
0111	¥			
0112	*			
0113 001D 200				CSIGN = ASIGN, IF ASIGN = BSIGN.
0114 001E 600			CSIGN	
0115 001F 100		SUB	BSIGN	
0116 0020 F68 0021 002		BZ	OK	ELSE, CSIGN = -1.
0117 0022 200		LAC	NEGONE	
0118	*	SACL	CSIGN	
0119 0023 400	2 OK	ZALH		SHIFT DIVIDEND TO PROTECT FROM OVERFLOW.
0120 0024 490		ADDS	ALO	
0121 0025 4B 1	6	RPT	THREE	
0122 0026 CE1	9	SFR		
0123	*			
0124 0027 4B1		RPT	FITEEN	QM = AHI¦ALO / BHI, R1 = REMAINDER.
0125 0028 470		SUBC SACH	BHI	HIGH ACCUMULATOR RETAINS REMAINDER.
0126 0029 681 0127 002A 600		SACL	R1 QM	HIGH ACCOMOLATOR RETAINS REMAINDER.
0127 002H 800		LAC		(R1 * 2**15) / BHI GIVES QL, AND R2.
0128 002D 2F1 0129 002C 4B1		RPT	FITEEN	
0130 002D 470		SUBC	BHI	
0131 002E 681	2	SACH	R2	HIGH ACCUMULATOR RETAINS REMAINDER.
0132 002F 601	0	SACL	QL	
0133	¥			
0134 0030 300		LT	QM	CORRECTION TERM = (QM * BLO) / BHI.
0135 0031 380		MPY	BLO	COMPUTES (QM * BLO).
0136 0032 CE1		PAC		
0137 0033 4B1		RPT	FITEEN	COMPUTES (@M * BLO) / BHI.
0138 0034 470		SUBC	BHI	
0139 0035 601		SACL	CL	OMICL ALC: - OUTICLO
0140 0038 400		ZALH ADDS	QM QL	QM(QL - O)CL = CHI(CLO
0142 0038 101		SUB	CL	
0143 0039 600		SACL	CLO	
0144 003A 680		SACH	CHI	
0145 003B 200	A	LAC	CHI	DID AN OVERFLOW OCCUR?
0146 003C 4E1	4	AND	M1000	
0147 003D F68		BZ	NOOVE	IF NOT, GOTO NOOVF.
003E 004 0148 003F 201		LAC	ONE	ELSE, INCREMENT CEXP.
0149 0040 600		SACL	CEXP	Ann Ann an Ann an Ann Ann Ann Ann Ann An
0150 0041 200		LAC	AEXP	COMPUTE RESULTING EXPONENT.
0151 0042 100	5	SUB	BEXP	
0152 0043 000	9	ADD	CEXP	
0153 0044 600	9	SACL	CEXP	
0154	¥			
0155	*			
0156	*	NORMAL I	2E	
0157		1.00	CUT	DOES OUT HALF THE MODE
0158 0045 200 0159 0046 F68		LAC BZ	CHI LO1	DOES CHI HAVE THE MSB?
0109 0048 F88		DL	6-614	
0160 0048 400		ZALH	СНІ	IF YES, NORMALIZE RESULT.
0161 0049 490		ADDS	CLO	
0162 004A 4 B1		RPT	TTEEN	WILL PERFORM 14 "NORMS".

NO\$IDT	NO\$IDT 32020 FAMILY MACRO ASSEMBLER *** PRERELEASE ***				ASSEMBLER	PC0.7 84.348		
							PAGE	E 0004
0163	004B	CEA2		NORM				
0164	004C	FF80		В	OUTPUT	GO OUTPUT RESU	LTS.	
		0057						
			L01	ZALH	CLO	HERE, IF CLO H	AS MSB.	
		F380		BLZ	NOFLOW	DID BIT SEARCH	CAUSE OVER	RFLOW?
		0055						
0167	0051	4819		RP1 NODM	IIEEN	IF NOT, NORMAL	IZE RESULT.	•
0168	0052	FF80		D		GO OUTPUT RESU	т	
		0057		D	OUTFOI	OU UUIFUI RESU		
		0007	¥					
0172			*	FINISHE	D WITH NORMA	LIZATION		
0173			*					
0174			*	OVERFLO	V OCCURRED D	URING BIT SEARCH	Ч	
0175			*					
				RSXM		RSXM FOR LOGIC		HIFT.
	0056	CE19		SFR		PERFORM RIGHT :	SHIFT.	
0178			*					
0179			*	TAVE CA	DE OF EVRONE		MANTICOA	
0180 0181				THEN OUT	RE OF EXPONE TPUT RESULTS	NT & NORMALIZED	MAN1155A,	
0181			*	INEN UU	IFUI RESULIS	* •		
0102			*					
	0057	680A		SACH	СНІ	SAVE NORMALIZE	D MANTISSA.	
		600B		SACL				
0186	0059	5589		LARP	1	RESET POINTER.		
0187	005A	4B16		RPT	THREE	OUTPUT RESULTS.	, CSIGN, CE	EXP, CHI, AND CLO.
0188	005B	EOAO		OUT	*+, PA0			
			RNINGS	IDLE		WAIT FOR INTER	RUPT.	

.

