





User's Guide



TMS320C5x

1993

1993

Digital Signal Processing Products

TMS320C5x User's Guide

2547301-9721 revision D January 1993



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1995, Texas Instruments Incorporated

Preface

Read This First

The purpose of this user's guide is to provide the TI customer with information on 'C5x digital signal processors. This manual can also be used as a reference guide for developing hardware or software applications. The following list summarizes the contents of the chapters and appendices in this user's guide.

How to Use This Manual

This document contains the following chapters:

Chapter 1	Introduction Summarizes the TMS320 family of products. Gives a general description, lists the key features, and presents some typical applications of the 'C5x devices.
Chapter 2	Pinouts and Signal Descriptions Lists pin locations with associated signals, categorizes signals according to function, and describes signals.
Chapter 3	Architecture Gives a general architectural overview with a functional block diagram. Describes the 'C5x design, hardware components, and device operation.
Chapter 4	Assembly Language Instructions Lists instructions by function. Provides alphabetized individual instruction descriptions with examples. Includes 'C2x-to-'C5x instruction set mapping and instruction cycle times and opcodes.
Chapter 5	Peripherals Describes peripheral control, serial ports, software-programmable wait states, and timing circuits.
Chapter 6	Memory Discusses program/data memory operation and configuration (with memory maps), I/O space, external interface considerations, DMA operation, and memory management.
Chapter 7	Software Applications

Explains the use of 'C5x instruction set with particular emphasis on its new features. Includes code examples for various DSP applications.

Appendix A Electrical Specifications

Provides design documentation for the 'C5x devices. This data is based upon design goals and modeling information.

Appendix B External Interface Timing

Provides functional timing of operation on the external interface bus.

Appendix C Instruction Cycle Timings

Details the instruction cycle timings organized in different classes.

Appendix D TMS320C5x System Migration

Provides information for upgrading a 'C25 system to a 'C5x system. Includes package dimensions and pinouts, timing similarities and differences, source-code compatibility, memory maps, on-chip peripheral interfacing, and development tool enhancements.

Appendix E XDS510 Design Considerations

Provides information to meet the design requirements of the XDS510 emulator and to support XDS510 Cable #2563988–001 Rev. B.

Appendix F Analog Interface Peripherals and Applications Describes a variety of devices that interface directly to the TMS320 DSPs for various communication and multimedia applications.

Appendix G Memories, Sockets, and Crystals

Provides product information regarding memories and sockets manufactured by Texas Instruments that are compatible with the 'C5x. Information is also given regarding crystal frequencies, specifications, and vendors.

Appendix H ROM Codes

Outlines the procedural flow for submitting code and ordering TMS320 mask-programmed ROM-based DSPs from Texas Instruments.

Appendix I Development Support

Provides a description of the 'C5x development support tools.

Related Documentation

The following books describe the TMS320 fixed-point devices and related support tools. To obtain a copy of any of these TI documents, call the Texas Instruments Literature Response Center at (800) 477–8924. When ordering, please identify the book by its title and literature number.

TMS320C2x/C5x Optimizing C Compiler User's Guide (literature number SPRU024) describes the 'C2x/C5x C compiler. This C compiler accepts ANSI standard C source code and produces TMS320 assembly language source code for the 'C2x and 'C5x generations of devices.

- **TMS320C5x C Source Debugger User's Guide** (literature number SPRU055) tells you how to invoke the 'C5x emulator, SWDS, EVM, and simulator versions of the C source debugger interface. A tutorial introduces basic debugger functionality and discusses various aspects of the debugger interface, including window management, command entry, code execution, data management, and breakpoints.
- **TMS320 Fixed-Point DSP Assembly Language Tools User's Guide** (literature number SPRU018) describes the assembly language tools (assembler, linker, and other tools used to develop assembly language code), assembler directives, macros, common object file format, and symbolic debugging directives for the 'C1x, 'C2x, and 'C5x generations of devices.
- *TMS320C5x Evaluation Module Technical Reference* (literature number SPRU087) describes the 'C5x EVM, its features, design details and external interfaces.

A wide variety of related documentation is available on digital signal processing. These references fall into one of the following application categories:

- Digital control systems
- Digital signal processing
- Image processing
- □ Speech processing

Within those areas, the references appear in alphabetical order according to author. The documents contain beneficial information regarding designs, operations, and applications for general and/or specific signal-processing systems as well as circuits; all of the documents provide additional references. Therefore, Texas Instruments strongly suggests that you refer to these publications.

Digital Control Systems:

- 1) Jacquot, R., *Modern Digital Control Systems*, New York, NY: Marcel Dekker, Inc., 1981.
- 2) Katz, P., *Digital Control Using Microprocessors*, Englewood Cliffs, NJ: Prentice-Hall, Inc., 1981.
- 3) Kuo, B.C., *Digital Control Systems*, New York, NY: Holt, Reinholt, and Winston, Inc., 1980.
- 4) Moroney, P., *Issues in the Implementation of Digital Feedback Compensators*, Cambridge, MA: The MIT Press, 1983.
- 5) Phillips, C., and H. Nagle, *Digital Control System Analysis and Design*, Englewood Cliffs, NJ: Prentice-Hall, Inc., 1984.

Digital Signal Processing:

- 1) Antoniou, A., *Digital Filters: Analysis and Design*, New York, NY: McGraw-Hill Company, Inc., 1979.
- 2) Brigham, E.O., *The Fast Fourier Transform*, Englewood Cliffs, NJ: Prentice-Hall, Inc., 1974.
- 3) Burrus, C.S., and T.W. Parks, *DFT/FFT and Convolution Algorithms*, New York, NY: John Wiley and Sons, Inc., 1984.
- 4) Gold, Bernard, and C.M. Rader, *Digital Processing of Signals*, New York, NY: McGraw-Hill Company, Inc., 1969.
- 5) Hamming, R.W., *Digital Filters*, Englewood Cliffs, NJ: Prentice-Hall, Inc., 1977.
- 6) IEEE ASSP DSP Committee (Editor), *Programs for Digital Signal Processing*, New York, NY: IEEE Press, 1979.
- 7) Jackson, Leland B., *Digital Filters and Signal Processing*, Hingham, MA: Kluwer Academic Publishers, 1986.
- Jones, D.L., and T.W. Parks, A Digital Signal Processing Laboratory Using the TMS32010, Englewood Cliffs, NJ: Prentice-Hall, Inc., 1987.
- 9) Lim, Jae, and Alan V. Oppenheim, *Advanced Topics in Signal Processing*, Englewood Cliffs, NJ: Prentice- Hall, Inc., 1988.
- 10) Morris, Robert L., *Digital Signal Processing Software*, Ottawa, Canada: Carleton University, 1983.
- 11) Oppenheim, Alan V. (Editor), *Applications of Digital Signal Processing*, Englewood Cliffs, NJ: Prentice-Hall, Inc., 1978.
- 12) Oppenheim, Alan V., and R.W. Schafer, *Digital Signal Processing*, Englewood Cliffs, NJ: Prentice-Hall, Inc., 1975.
- 13) Oppenheim, A.V., A.N. Willsky, and I.T. Young, *Signals and Systems*, Englewood Cliffs, NJ: Prentice-Hall, Inc., 1983.
- 14) Parks, T.W., and C.S. Burrus, *Digital Filter Design*, New York, NY: John Wiley and Sons, Inc., 1987.
- 15) Rabiner, Lawrence R., and Bernard Gold, *Theory and Application of Digital Signal Processing*, Englewood Cliffs, NJ: Prentice-Hall, Inc., 1975.
- 16) Texas Instruments, *Digital Signal Processing Applications with the TMS320 Family*, 1986; Englewood Cliffs, NJ: Prentice-Hall, Inc., 1987.

17) Treichler, J.R., C.R. Johnson, Jr., and M.G. Larimore, *A Practical Guide* to Adaptive Filter Design, New York, NY: John Wiley and Sons, Inc., 1987.

Image Processing:

- 1) Andrews, H.C., and B.R. Hunt, *Digital Image Restoration*, Englewood Cliffs, NJ: Prentice-Hall, Inc., 1977.
- 2) Gonzales, Rafael C., and Paul Wintz, *Digital Image Processing*, Reading, MA: Addison-Wesley Publishing Company, Inc., 1977.
- 3) Pratt, Willaim K., *Digital Image Processing*, New York, NY: John Wiley and Sons, 1978.

Speech Processing:

- 1) Gray, A.H., and J.D. Markel, *Linear Prediction of Speech*, New York, NY: Springer-Verlag, 1976.
- 2) Jayant, N.S., and Peter Noll, *Digital Coding of Waveforms*, Englewood Cliffs, NJ: Prentice-Hall, Inc., 1984.
- 3) Papamichalis, Panos, *Practical Approaches to Speech Coding*, Englewood Cliffs, NJ: Prentice-Hall, Inc., 1987.
- Rabiner, L.R., and R.W. Schafer, *Digital Processing of Speech Signals*, Englewood Cliffs, NJ: Prentice-Hall, Inc., 1978.

Style and Symbol Conventions

This document uses the following conventions.

Program listings and program examples are shown in a special typeface similar to a typewriter's.

Here is a segment of a program listing:

OUTPUT:

LDP #0 RPT #63 LMMR 50h,800h RET	;data page 0 ;Output 64 values from a table at 800h ;in data memory to port 50h.
---	--

In syntax descriptions, the instruction is in **bold typeface** font and parameters are in *italic typeface*. Portions of a syntax in **bold** should be entered as shown; portions of a syntax in *italics* describe the type of information that you specify. Here is an example of an instruction syntax:

[label] BLDD src, dst

BLDD is the instruction, which has two parameters indicated by *src* and *dst*. When you use **BLDD**, the first parameter must be an actual data memory source address and *dst* a destination address. A comma and a space must separate the two addresses.

- Square brackets ([and]) identify an optional parameter. If you use an optional parameter, you specify the information within the brackets; you do not type the brackets themselves. In the example above, instead of typing [*label*], you specify a name for the label. When you specify more than one optional parameter from a list, you separate them with a comma and a space.
- Braces ({and }) indicate a list. The symbol | (read as *or*) separates items within the list. Here's an example of a list:

ind: { * | *+ | *- | *0+ | *0- | *BRO+ | *BRO-}

that provides seven choices.

Unless the list is enclosed in square brackets, you must choose one item from the list.

Information About Notes and Cautions

This book may contain notes and cautions.

A note describes a preferred way or recommended procedure.

Note:

This is what a note looks like.

A caution describes a situation that could potentially damage your software or equipment.



The information in a note or caution is provided for your protection. Please read it carefully.

Trademarks

MS-DOS and MS-Windows are trademarks of Microsoft Corp. DEC, VAX, and VMS are trademarks of Digital Equipment Corp. HP is a trademark of Hewlett Packard Co. Macintosh and MPW are trademarks of Apple Computer Corp. PC-DOS is a trademark of IBM Corp. Sun 3 and Sun 4 are trademarks of Sun Microsystems, Inc. UNIX is a trademark of UNIX System Laboratories, Inc.

If You Need Assistance. . .

If you want to	Do this
Request more information about Texas Instruments Digital Signal	Call the LRC (Literature Response Center): (800) 477–8924, 8:00–17:00 CST
Processing (DSP) products or oder TI documentation	Or write to: Texas Instruments Incorporated Market Communications Manager, MS 736 P.O. Box 1443 Houston, Texas 77251–1443
Ask questions about product operation or report suspected problems	Call the DSP hotline: (713) 274–2320
Report mistakes in this document or any other TI documentation	Fill out and return the reader response card at the end of this book, or send your comments to: Texas Instruments Incorporated Technical Publications Manager, MS 702 P.O. Box 1443 Houston, Texas 77251–1443



NC385

Contents

_		
1	Introd	duction 1-1
	1.1	TMS320 Family Overview 1-3
		1.1.1 Typical Applications 1-3
	1.2	
	1.3	Key Features
		1.3.1 Core CPU 1-8
		1.3.2 On-Chip ROM 1-8
		1.3.3 On-Chip Data RAM 1-9
		1.3.4 On-Chip Program/Data RAM 1-9
		1.3.5 On-Chip Memory Security 1-9
		1.3.6 Address-Mapped Software Wait-State Generators 1-9
		1.3.7 Parallel I/O Ports 1-9
		1.3.8 Serial I/O Ports 1-9
		1.3.9 Hardware Timer 1-10
		1.3.10 User-Maskable Interrupts 1-10
		1.3.11 JTAG Scanning Logic 1-10
		1.3.12 Packages 1-10
2	Pinou	uts and Signal Descriptions
_	2.1	Pinout
	2.2	Signal Descriptions
3	Archi	tecture
	3.1	Architectural Overview 3-2
	3.2	Functional Block Diagram 3-3
	3.3	Internal Hardware Summary 3-5
	3.4	Internal Memory Organization 3-10
		3.4.1 Core Processor Memory-Mapped Registers 3-10
		3.4.2 Memory Addressing Modes 3-11
		3.4.3 Auxiliary Registers 3-16
		3.4.4 Memory-to-Memory Moves 3-20
	3.5	Central Arithmetic Logic Unit (CALU) 3-22
		3.5.1 Scaling Shifter 3-23
		3.5.2 ALU and Accumulator 3-24
		3.5.2 ALU and Accumulator 3-24 3.5.3 Multiplier, TREG0, and PREG 3-27

		3.6.1	Program Address Generation and Control	3-30
		3.6.2	Pipeline Operation	3-34
		3.6.3	Status and Control Registers	3-38
		3.6.4	Repeat Counter	3-42
		3.6.5	Block Repeat	3-46
		3.6.6	Power-Down Mode	3-50
	3.7	Parallel	Logic Unit (PLU)	3-51
	3.8	Interrup	pts	3-53
		3.8.1	Reset	3-53
		3.8.2	Interrupt Operation	3-54
		3.8.3	Interrupt Context Save	3-58
		3.8.4	Nonmaskable Interrupt	3-59
4	Asser	nbly La	nguage Instructions	. 4-1
•	4.1	Memory	v Addressing Modes	. 4-2
		4.1.1	Direct Addressing Mode	. 4-2
		4.1.2	Indirect Addressing Mode	. 4-4
		4.1.3	Immediate Addressing Mode	. 4-9
		4.1.4	Dedicated Register Addressing	4-10
		4.1.5	Memory-Mapped Register Addressing	4-10
		4.1.6	Circular Addressing	4-12
	4.2	Instruct	ion Set	4-14
		4.2.1	Symbols and Abbreviations	4-14
		4.2.2	Instruction Set Summary	4-16
	4.3	Individu	al Instruction Descriptions	4-22
	4.4	'C2x-to-	-'C5x Instruction Set Mapping	4-257
	4.5	Instruct	ion Set Opcode	4-262
E	Devial	harala		E 4
J	Feripi	Dorinho	vral Control	. 3-1
	5.1	Penphe	Memory Menned Devictors and 1/0 Device	. 5-2
		5.1.1		. 5-2
		5.1.2		. 5-4
		5.1.3		. 5-8
	5.2	Parallel		. 5-9
	5.3	Softwar	re-Programmable Wait-State Generators	5-10
	5.4	Genera		5-14
	5.5	Serial F	Port	5-15
		5.5.1	Serial Port Operation	5-15
		5.5.2	Transmit and Receive Operations (Burst Mode)	5-23
		5.5.3	Transmit and Receive Operations (Continuous Mode)	5-27
		5.5.4	Error Conditions	5-29
		5.5.5	Example	5-32
	5.6	TDM S		5-35
		5.6.1	Time-Division Multiplexing	5-35

		5.6.2	TDM Port Operation	15
		5.6.3	Transmit and Receive Operations (TDM Mode) 5-3	;9
		5.6.4	TDM Error Conditions	11
		5.6.5	Example of TDM Operation 5-4	11
	5.7	Timer		5
	5.8	Divide-I	by-One Clock	8
6	Memo	ory		-1
	6.1	Memory	y Space	·2
	6.2	Program	m Memory	-5
		6.2.1	Program Space Configurability 6-	-5
		6.2.2	Program Memory Address Map 6	•7
		6.2.3	Program Memory Addressing 6	-8
		6.2.4	Program Memory Security Feature	-9
		6.2.5	External Interfacing to Program Memory 6-1	0
	6.3	Local D	Data Memory	2
		6.3.1	Local Data Space Configurability 6-1	2
		6.3.2	Local Data Memory Address Map 6-1	3
		6.3.3	Local Data Memory Addressing 6-1	9
		6.3.4	External Interfacing to Local Data Memory 6-2	27
	6.4	Global	Memory	29
		6.4.1	Global Memory Configurability 6-2	29
		6.4.2	Global Memory Addressing 6-3	30
		6.4.3	External Interfacing of Global Memory 6-3	30
	6.5	Input/O	utput Space	31
		6.5.1	Addressing Input/Output Ports 6-3	31
		6.5.2	Interfacing to I/O Ports	31
	6.6	Direct N	Memory Access (DMA)	33
	6.7	Memor	y Management	37
		6.7.1	Block Moves	37
		6.7.2	Boot Loader ('C50) 6-4	10
7	Softw	are App	plications	-1
-	7.1	Process	sor Initialization	-2
	7.2	Interrup	7-	-4
	7.3	Softwar	re Stack 7	-6
	74	Logical	and Arithmetic Operations	-7
		741	Parallel Logic Unit (PLU)	-7
		742	Multiconditional Branch Instruction 7	-8
		743	Search Algorithm Using CBGT	.9
		744	Matrix Multiplication Using Nested Loops 7-1	0
	75	Circula	r Buffers 7-1	2
	7.6	Single	Instruction Repeat (RPT) Loops 7-1	5
	7.0	Subrout	tinge	2
	1.1	Jubiou	unos	0

	7.8	Extende	ed-Precision Arithmetic	7-20
		7.8.1	Addition and Subtraction	7-20
		7.8.2	Multiplication	7-23
		7.8.3	Division	7-27
	7.9	Floating	g-Point Arithmetic	7-31
	7.10	Applica	tion-Oriented Operations	7-36
		7.10.1	Modem Application	7-36
		7.10.2	Adaptive Filtering	7-38
		7.10.3	IIR Filters	7-40
		7.10.4	Dynamic Programming	7-42
	7.11	Fast Fo	purier Transforms	7-45
Α	Electi	rical Spe	ecifications	A-1
	A.1	Pinout a	and Signal Descriptions	A-2
	A.2	Electric	al Characteristics and Operating Conditions	A-7
	A.3	Clock C	Characteristics and Timing	A-10
		A.3.1	Internal Divide-by-Two Clock Option With External Crystal	A-10
		A.3.2	External Divide-by-Two Clock Option	A-11
		A.3.3	External Divide-by-One Clock Option	A-12
		A.3.4	Memory and Parallel I/O Interface Read Timing	A-14
		A.3.5	Memory and Parallel I/O Interface Write Timing	A-14
		A.3.6	Ready Timing for Externally Generated Wait States	A-16
		A.3.7	Reset, Interrupt, and BIO Timings	A-17
		A.3.8	Instruction Acquisition (IAQ), Interrupt Acknowledge (IACK), External Flag (XF), and TOUT Timings	A-18
		A.3.9	External DMA Timing	A-20
		A.3.10	Serial Port Receive Timing	A-22
		A.3.11	Serial Port Transmit Timing of External Clocks and External Frames (see Note)	A-22
		A.3.12	Serial Port Transmit Timing of Internal Clocks and Internal Frames (see Note)	A-24
		A.3.13	Serial Port Receive Timing in TDM Mode	A-25
		A.3.14	Serial Port Transmit Timing in TDM Mode	A-26
	A.4	Mechar	nical Data	A-27
в	Exter	nal Inter	face Timings	B-1
_	B.1	Read/M	Vrite Timings	B-2
С	Instru	iction C	ycle Timings	C-1
	C.1	Instruct	ion Cycle Summary	C-2
D	Syste	m Migra	ation	D-1
	D.1	Packag	e and Pin Layout	D-2
	D.2	Timing		D-7
		D.2.1	Device Clock Speed	D-7
		D.2.2	Pipeline	D-7

	D.3 D.4	D.2.3 External Memory InterfacingD-7D.2.4 Execution Cycle TimesD-8Instruction SetD-9On-Chip Peripheral InterfacingD-11
E	XDS5 E.1 E.2 E.3 E.4 E.5 E.6	10 Design ConsiderationsE-1Cable Header and SignalsE-2Bus ProtocolE-3Cable PodE-4Target System Test ClockE-7Multiprocessor ConfigurationE-8Emulation Timing CalculationsE-11
F	Analo F.1 F.2 F.3 F.4 F.5 F.6	g Interface Peripherals and ApplicationsF-1Multimedia ApplicationsF-2F.1.1System Design ConsiderationsF-2F.1.2Multimedia-Related DevicesF-4Telecommunications ApplicationsF-5Dedicated Speech Synthesis ApplicationsF-10Servo Control/Disk Drive ApplicationsF-12Modem ApplicationsF-15Advanced Digital Electronics Applications for ConsumersF-18
G	Memo G.1 G.2 G.3	ories, Sockets, and Crystals G-1 Memories G-2 Sockets G-3 Crystals G-4
н	ROM H.1	Codes H-1 ROM Code Flow H-2
1	Devel 1.1 1.2	opment SupportI-1Device and Development Support Tool NomenclatureI-2Hewlett-Packard E2442A Preprocessor 'C5x InterfaceI-5I.2.1'C5x Devices SupportedI-5I.2.2CapabilitiesI-5I.2.3Logic Analyzers SupportedI-5I.2.4Pods RequiredI-6I.2.5Termination Adapters (TAs)I-6I.2.6AvailabilityI-6

Figures

1–1	Evolution of the TMS320 Family 1-2
2–1	Signal Assignments for 'C5x 132-Pin QFP 2-2
3–1	Block Diagram of 'C5x Internal Hardware 3-4
3–2	Direct Addressing Mode 3-12
3–3	Memory-Mapped Addressing Mode 3-12
34	Indirect Addressing Mode 3-13
3–5	Short Immediate Mode 3-13
36	Long Immediate Mode 3-14
3–7	Register Access Mode 3-14
3–8	Long Immediate Addressing Mode 3-15
3–9	Registered Block Memory Addressing Mode 3-16
3–10	Indirect Auxiliary Register Addressing Example 3-17
3–11	Auxiliary Register File 3-18
3–12	Central Arithmetic Logic Unit 3-23
3–13	Examples of Carry Bit Operations 3-26
3–14	Four-Level Pipeline Operation 3-35
3–15	Status and Control Register Organization 3-39
3–16	Parallel Logic Unit Block Diagram 3-51
3–17	RS and HOLD Interaction
3–18	Interrupt Vector Address Generation 3-56
4–1	Direct Addressing Block Diagram 4-3
4–2	Indirect Addressing Block Diagram 4-4
4–3	Memory-Mapped Register Addressing Block Diagram 4-11
5–1	External Interrupt Logic Diagram 5-7
5–2	I/O Port Interface Circuitry 5-9
5–3	Software Wait-State Generator Block Diagram 5-13
5-4	BIO Timing Diagram
55	External Flag Timing Diagram 5-14
56	One-Way Serial Port Transfer 5-16
5–7	Serial Port Block Diagram 5-17
5-8	Serial Port Control Register 5-18
5–9	Receiver Signal MUXes 5-21
5–10	Burst-Mode Serial Port Transmit Operation 5-23
5–11	Burst-Mode Serial Port Receive Operation 5-24
5-12	Burst-Mode Serial Port Transmit at Maximum Packet-Frequency
5–13	Burst-Mode Serial Port Receive at Maximum Packet-Frequency 5-26

5–14	Burst-Mode Serial Transmit Operation With Delayed Frame Sync in External Frame Sync Mode	5-26
5–15	Serial Port Transmit Continuous Operation	5-28
5–16	Serial Port Receive Continuous Operation	5-29
5–17	Receive Error (Normal or Burst Mode)	5-30
5–18	Transmit Error (Normal or Burst Mode)	5-30
5–19	Receive Error (Continuous Mode)	5-32
5–20	Transmit Error (Continuous Mode)	5-32
5-21	Time-Division Multiplexing	5-35
5–22	TDM Four-Wire Bus	5-37
5–23	TDM Port Registers	5-38
5–24	Serial Port Timing in TDM Mode	5-40
525	Timer Block Diagram	5-45
5–26	Timer Control Register (TCR)	5-46
6–1	'C50 Memory Map	6-3
62	'C51 Memory Map	6-4
6–3	'C53 Memory Map	6-4
6–4	Interface to External EPROM	6-11
6–5	Direct Addressing Mode	6-20
66	Memory-Mapped Addressing Mode	6-20
6–7	Indirect Addressing Mode	6-21
6–8	Long Immediate Addressing Mode	6-22
6–9	Registered Block Memory Addressing Mode	6-22
6–10	Indirect Auxiliary Register Addressing Example	6-23
6–11	Auxiliary Register File	6-24
6–12	ARAU Functions	6-25
6–13	Interface to External RAM	6-28
6–14	Global Memory Interface	6-30
6–15	Direct Memory Access Using a Master-Slave Configuration	6-33
6–16	Direct Memory Access in a PC Environment	6-35
6–17	Boot Routine Selection Word	6-40
6–18	16-Bit EPROM Address	6-41
6–19	16-Bit Parallel Boot	6-41
6–20	8-Bit Parallel Boot	6-42
6–21	Handshake Protocol	6-44
6–22	Warm Boot	6-44
7–1	32-Bit Addition	7-21
7–2	32-Bit Subtraction	7-22
7–3	16-Bit Integer Multiplication	7-24
7–4	32-Bit Multiplication Algorithm	7-25
7–5	Nth Order Direct-Form Type II IIR Filter	7-40
7–6	Backtracking With Path History	7-43
7–7	An In-Place DIT FFT With In-Order Outputs and Bit-Reversed Inputs	7-45
7–8	An In-Place DIT FFT With In-Order Inputs but Bit-Reversed Outputs	7-46

A–1	TMS320C5x Pinout	A-2
A2	Test Load Circuit	A-8
A3	TTL-Level Outputs	A-9
A4	TTL-Level Inputs	A-9
A5	Internal Clock Option	A-11
A6	External Divide-by-Two Clock Timing	A-12
A–7	External Divide-by-One Clock Timing	A-13
A8	Memory and Parallel I/O Interface Read and Write Timing	A-15
A9	Address Bus Timing Variation With Load Capacitance	A-15
A–10	Ready Timing for Externally Generated Wait States During an External Read Cycle	A-16
A-11	Ready Timing for Externally Generated Wait States During an External Write	
		A-17
A–12	Reset, Interrupt, and BIO Timings	A-18
A–13	TAQ, TACK, and XF Timings Example With Two External Wait States	A-19
A–14	External DMA Timing	A-21
A–15	Serial Port Receive Timing	A-22
A–16	Serial Port Transmit Timing of External Clocks and External Frames	A-23
A–17	Serial Port Transmit Timing of Internal Clocks and Internal Frames	A-24
A–18	Serial Port Receive Timing in TDM Mode	A-25
A–19	Serial Port Transmit Timing in TDM Mode	A-26
A-20	132-Pin Quad Flat Pack Plastic Package	A-27
B–1	Memory Interface Operation for Read-Read-Write (0 Wait States)	B-3
B2	Memory Interface Operation for Write-Write-Read (0 Wait States)	B-4
B3	Memory Interface Operation for Read-Write (1 Wait State)	B-5
D-1	'C25 68-Pin Ceramic Pin Grid Array	D-2
D-2	'C25 68-Pin Plastic Leaded Chip Carrier	D-3
D3	'C25-to-'C5x Pin/Signal Relationship	D-4
D-4	'C25 and 'C5x Clocking Schemes	D-5
D5	'C25 IACK Versus 'C5x IACK	D-6
E-1	Header Signals and Header Dimensions	E-2
E–2	Emulator Pod Interface	E-5
E–3	Emulator Pod Timings	E-6
E4	Target-System Generated Test Clock	E-7
E–5	Multiprocessor Connections	E-8
E6	Unbuffered Signals	E-9
É7	Buffered Signals	E-9
F–1	System Block Diagram	F-2
F2	Multimedia Speech Encoding and Modem Communication	F-3
F3	TMS320C25 to TLC32047 Interface	F-3
F4	Typical DSP/Combo Interface	F-6
F5	DSP/Combo Interface Timing	F-7
F6	General Telecom Applications	F-9
F–7	Generic Telecom Application	F-9

F8	Generic Servo Control Loop	F-12
F–9	Disk Drive Control System Block Diagram	F-13
F–10	TMS320C14 – TLC32071 Interface	F-14
F–11	High-Speed V.32 Bis and Multistandard Modem With the TLC320AC01 AIC	F-16
F–12	Applications Performance Requirements	F-18
F–13	Video Signal Processing Basic System	F-19
F–14	Typical Digital Audio Implementation	F-19
H–1	TMS320 ROM Code Flowchart	. H-2
I—1	TMS320 Device Nomenclature	. I-3
I–2	TMS320 Development Tool Nomenclature	I-4

Tables

1–1	Typical Applications for the TMS320 Family
1-2	Characteristics of the 'C5x DSP Processors
2-1	TMS320C5x Signal Descriptions
3–1	C5x Internal Hardware Summary 3-5
3-2	Core Processor Memory-Mapped Registers
3-3	Auxiliary Register Arithmetic Unit Functions
3–4	Circular Buffer Control Register (CBCR) 3-20
3–5	Product Shift Modes
3–6	Latencies Required 3-37
3–7	Status Register Field Definitions 3-39
38	On-Chip Single-Access RAM Configuration Control
3–9	Repeatable Instructions
3–10	Instructions Not Meaningful to Repeat
3–11	Nonrepeatable Instructions 3-45
3–12	Interrupt Locations and Priorities
4-1	Indirect Addressing Arithmetic Operations 4-7
4–2	Bit Fields for Indirect Addressing 4-7
4–3	Instructions That Support Immediate Addressing 4-9
4-4	Instruction Symbols 4-15
4–5	Instruction Set Summary 4-17
46	Mapping Summary
4–7	Opcode Summary 4-263
51	Memory-Mapped Registers and I/O Ports 5-2
52	Interrupt Locations and Priorities
53	Software Wait-State Registers 5-11
54	Wait-State Field Values and Wait States as a Function of CWSR Bit n 5-12
5–5	Space Controlled by CSWR Bit n 5-12
56	Serial Port Pins
57	Serial Port Registers
58	Serial Port Control Register Bits Summary 5-18
59	Interprocessor Communications Scenario
5–10	TDM Register Contents
5-11	Timer Control Register
6–1	C50 Program Memory Configuration Control
62	C51 Program Memory Configuration Control
6–3	C53 Program Memory Configuration Control

64	C5x Interrupt Vector Addresses	. 6-7
65	'C50 Local Data Memory Configuration Control	6-12
66	'C51 Local Data Memory Configuration Control	6-13
67	'C53 Local Data Memory Configuration Control	6-13
6–8	Data Page 0 Address Map	6-14
6–9	Circular Buffer Control Register	6-26
6–10	Global Data Memory Configurations	6-29
6–11	Address Ranges for On-Chip Single-Access RAM DMA	6-36
7–1	Bit-Reversal Algorithm for an 8-Point Radix-2 DIT FFT	7-46
A1	TMS320C5x Pin Assignments	. A-3
A2	Absolute Maximum Ratings Over Specified Temperature Range (Unless Otherwise Noted)	. A-7
A3	Recommended Operating Conditions	. A-7
A4	Electrical Characteristics Over Specified Free-Air Temperature Range (Unless Otherwise Noted)	. A-8
A5	Recommended Operating Conditions	A-10
A6	Switching Characteristics Over Recommended Operating Conditions $(H = 0.5 t_{c(CO)})$	A-11
A7	Timing Requirements Over Recommended Operating Conditions (H = 0.5 t _{c(CO)})	A-12
A8	Switching Characteristics Over Recommended Operating Conditions (H = 0.5 t _{c(CO)})	A-13
A9	Timing Requirements Over Recommended Operating Conditions $(H = 0.5 t_{c(CO)})$	A-13
A–10	Switching Characteristics Over Recommended Operating Conditions (H = 0.5t _{c(CO)})	A-14
A–11	Timing Requirements Over Recommended Operating Conditions ($H = 0.5t_{c(CO)}$)	A-14
A-12	Switching Characteristics Over Recommended Operating Conditions ($H = 0.5t_{c(CO)}$)	A-14
A–13	Timing Requirements Over Recommended Operating Conditions	A-16
A–14	Timing Requirements Over Recommended Operating Conditions $(H = 0.5t_{0}/c_{0})$	A-17
A–15	Switching Characteristics Over Recommended Operating Conditions ($H = 0.5t_{c(CO)}$)	A-18
A–16	Switching Characteristics Over Recommended Operating Conditions ($H = 0.5t_{c(CO)}$)	A-20
A17	Timing Requirements Over Recommended Operating Conditions	A-20
A–18	Timing Requirements Over Recommended Operating Conditions ($H = 0.5t_{c(CO)}$)	A-22
A–19	Switching Characteristics Over Recommended Operating Conditions (S = 0.5t _{c(SCK)})	A-22
A20	Timing Requirements Over Recommended Operating Conditions (H = 0.5t _{c(CO)})	A-23
A-21	Switching Characteristics Over Recommended Operating Conditions (H = $0.5t_{c(CO)}$, S = $0.5t_{c(SCK)}$)	A-24
A22	Timing Requirements Over Recommended Operating Conditions ($H = 0.5t_{c(CO)}$)	A-25

A23	Switching Characteristics Over Recommended Operating Conditions	A-26
A24	Timing Requirements Over Recommended Operating Conditions (H = 0.5t _{c(CO)})	A-26
E-1	XDS510 Header Signal Description	E-2
E-2	Emulator Pod Timing Parameters	E-6
F-1	Data Converter ICs	F-4
F2	Switched-Capacitor Filter ICs	F-4
F-3	Telecom Devices	F-8
F4	Switched-Capacitor Filter ICs	F-8
F5	Voice Synthesizers	F-10
F6	Speech Memories	F-10
F7	Switched-Capacitor Filter ICs	F-11
F8	Control Related Devices	F-13
F9	Modem AFE Data Converters	F-15
F–10	Audio/Video Analog/Digital Interface Devices	F-20
G–1	Commonly Used Crystal Frequencies	G-4

Examples

3–1	Interrupt Operation With a Single-Word Instruction at the End of an RPTB	3-49
3–2	Interrupt Operation With a Two-Word Instruction at the End of an RPTB	3-49
3–3	Minimum Interrupt Latency	3-57
6—1	Moving External Data to Internal Data Memory With BLDD	6-37
6–2	Moving Data Memory to Program Memory With BLDP	6-38
6–3	Moving Program Memory to Data Memory With BLPD	6-38
6–4	Moving Program Memory to Data Memory With TBLR	6-39
6–5	Moving Data Memory to Program Memory With TBLW	6-39
66	Moving Data From I/O Space to Data Memory With SMMR	6-39
6–7	Moving Data From Data Memory to I/O Space With LMMR	6-39
7–1	Initialization of 'C5x	7-3
7–2	Use of INTR Instruction	7-5
7–3	Software Stack Operation	7-6
7–4	Using PLU to Do Unpacking	7-7
7–5	Using PLU to Do Packing	7-8
7–6	Using Multiple Conditions With BCND	. 7-9
7–7	Using CRGT and CRLT	7-10
78	Using Nested Loops	7-11
7–9	Use of Circular Addressing	7-13
7–10	Memory-to-Memory Block Moves Using RPT	7-16
7–11	Square Root Computation Using XC	7-18
7–12	64-Bit Addition	7-21
7–13	64-Bit Subtraction	7-23
7–14	32-Bit Integer Multiplication	7-26
7–15	32-Bit Fractional Multiplication	7-27
7–16	Integer Division Using SUBC	7-29
7–17	Fractional Division Using SUBC	7-30
7–18	Floating-Point Addition Using SATL and SATH	7-31
7–19	Floating-Point Multiplication Using BSAR	7-34
7–20	V.32 Encoder Using Accumulator Buffer	7-36
721	Adaptive FIR Filter Using RPT and RPTB	7-39
7–22	Using RPT and MACD	7-40
7–23	Using LTD and MPYA	7-42
7–24	Backtracking Algorithm Using Circular Addressing	7-44
7–25	Macros for 16-Point DIT FFT	7-48
726	Initialization Routine	7-52
727	16-Point Radix-2 Complex FFT	7-53



Chapter 1

Introduction

This user's guide discusses the TMS320C5x digital signal processors (DSPs), the newest fixed-point generation in the TMS320 family. The 'C50, the 'C51, and the 'C53 are the first devices in this generation. Their central processing unit (CPU) core is based upon the 'C25's CPU core with additional architectural enhancements to greatly improve overall performance. The 'C5x generation devices are capable of executing at twice the speed of the 'C2x and are source-code upward compatible with all 'C1x and 'C2x devices. Expansion of this fixed-point generation is expected in the near future to provide even higher levels of DSP performance.

The 'C5x generation consists of the following devices:

- ☐ 'C50 is a static CMOS digital signal processor with 10K words of on-chip RAM and 2K words of on-chip ROM.
- C51 is a static CMOS digital signal processor with 2K words of on-chip RAM and 8K words of on-chip ROM.
- C53 is a static CMOS digital signal processor with 4K words of on-chip RAM and 16K words of on-chip ROM.

This chapter discusses these topics:

Topic

Page

4 4 7110000	1 C 1 1 1 1 1 0
1 I M S 420	I FAMILY UVARVIAW 1.4
	-
1 D Comore	Description 1 E
	/ Describtion
	1.7
1.0 I/0A I 00	ALUI 69





Fixed-Point Generations

 \square

Floating-Point Generations

1.1 TMS320 Family Overview

The TMS320 family consists of 16-bit fixed-point and 32-bit floating-point single-chip digital signal processing devices. These processors possess the operational flexibility of high-speed controllers and the numerical capability of array processors. Combining those two qualities, the TMS320 processors are inexpensive alternatives to custom-fabricated VLSI and multichip bit-slice processors. The following qualities make this family the ideal choice for a wide range of processing applications (refer to Table 1–1 for a lisi applications):

- Very flexible instruction set
- Inherent operational flexibility
- High-speed performance
- Innovative, parallel architectural design
- Cost effectiveness

In 1982, Texas Instruments introduced the first fixed-point digital signal processor in the TMS320 family, the TMS32010. Before the year had ended, the *Electronic Products* magazine awarded the TMS32010 the title **Product of the Year**. The TMS32010 became the model for future TMS320 generations.

Today, the TMS320 family consists of five generations: 'C1x, 'C2x, 'C3x, 'C4x, and 'C5x. Figure 1–1 illustrates the performance gains that the TMS320 family has made over time with successive generations. Note that the 'C1x, 'C2x, and 'C5x generations are fixed-point, and the 'C3x and 'C4x generations are floating-point. Source code is upward compatible from one fixed-point generation to the next fixed-point generation and, likewise, from one floating-point generation to the next floating-point generation. Compatibility preserves the software portion of your investment, thereby providing a convenient and cost-efficient roadmap to a higher performance, more versatile DSP system.

Each generation of TMS320 devices has an internal core CPU and a variety of memory and peripheral configurations. New combinations of on-chip memory and peripheral options can create spin-off devices. These spin-offs can satisfy a wide range of needs in the worldwide electronics market. When memory and peripherals are integrated into one processor, overall system cost is greatly reduced and board space is saved.

1.1.1 Typical Applications

With its unique versatility and real-time performance, a 'C5x-generation processor offers better, more adaptable approaches to traditional signal-processing problems such as vocoding and filtering. Furthermore, the 'C5x supports complex applications that often require several operations to be performed simultaneously. Table 1–1 lists those applications for which a 'C5x device is well suited.

Table 1–1. Typical Applications for the TMS320 Family

Automotive	Consumer	Control	
Adaptive Ride Control Antiskid Brake Cellular Telephone Digital Radio Engine Control Global Positioning Navigation Vibration Analysis Voice Commands	Digital Radio/TV Educational Toys Music Synthesizer Power Tools Radar Detector Solid-State Answering Machines	Disk Drive Control Engine Control Laser Printer Control Motor Control Robotics Control Servo Control	
General-Purpose	Graphics/Imaging	Industrial	
Adaptive Filtering Convolution Correlation Digital Filtering Fast Fourier Transforms Hilbert Transforms Waveform Generation Windowing	3-D Rotation Animation/Digital Map Homomorphic Processing Pattern Recognition Image Enhancement Image Compression/ Transmission Robot Vision Workstations	Numeric Control Power-Line Monitoring Robotics Security Access	
Instrumentation	Medical	Military	
Digital Filtering Function Generation Pattern Matching	Diagnostic Equipment Fetal Monitoring Hearing Aids	Image Processing Missile Guidance Navigation	
Phase-Locked Loops Seismic Processing Spectrum Analysis Transient Analysis	Patient Monitoring Prosthetics Ultrasound Equipment	Radar Processing Radio Frequency Modems Secure Communications Sonar Processing	
Phase-Locked Loops Seismic Processing Spectrum Analysis Transient Analysis Telecomm	Patient Monitoring Prosthetics Ultrasound Equipment unications	Radar Processing Radio Frequency Modems Secure Communications Sonar Processing Volce/Speech	

1.2 General Description

The 'C5x generation consists of the 'C50, the 'C51, and the 'C53 devices. These digital signal processors (DSPs) are fabricated in accordance with static CMOS integrated-circuit technology. Their architectural design is based upon that of the 'C25. The combination of an advanced Harvard architecture (separate buses for program memory and data memory), additional on-chip peripherals, more on-chip memory, and a highly specialized instruction set is the basis of the operational flexibility and speed of these DSP devices. The 'C5x devices are designed to execute more than 28 MIPS (million instructions per second). Future spin-off devices with the core CPU and customized on-chip memory and peripheral configurations may be developed for specialized areas of the electronics market.

The 'C5x generation offers these advantages:

- Enhanced TMS320 architectural design for increased performance and versatility
- Modular architectural design for fast development of spin-off devices
- Advanced IC processing technology for increased performance
- Downward source-code compatibility with 'C1x and 'C2x DSPs for fast and easy performance upgrades
- Enhanced TMS320 instruction set for faster algorithms and for optimized high-level language operation
- New static design techniques for minimizing power consumption and maximizing radiation hardness

Table 1–2 provides an overview of the 'C5x generation of digital signal processors. It shows the capacity of on-chip RAM and ROM memories, number of serial and parallel I/O ports, execution time of one machine cycle, and type of package with total pin count. The chart should help you choose the best processor for an application.

The following subsections summarize key features of the 'C5x processors. The CPU description applies to all 'C5x-generation members (current and future). Descriptions of the remaining features apply only to the 'C50, 'C51 and the 'C53. Detailed information on the CPU, on-chip peripherals, and memory, is given in Chapters 3, 5, and 6, respectively.

TMS320	20 On-Chip Memory		I/O Ports		Cycle	Package	
Device		RAM	ROM	W	Time	Туре	
	Data	Data+Prog	Prog	Serial	Parallel [†]	(ns)	QFP 1
TMS320C50	1K	9K	2K	2	64K	50/35	132-pin ceramic
TMS320C51	1K	1K	8K	2	64K	50/35	132-pin plastic
TMS320C53	1K	ЗК	16K	2	64K	50/35	132-pin plastic

Table 1–2. Characteristics of the 'C5x DSP Processors

 † Note that 16 of the 64K parallel I/O ports are memory-mapped. $^\$$ QFP = Quad Flat Pack.

1.3 Key Features

Key features of the 'C5x DSPs are listed below. Where a feature is exclusive to a particular device, the device's name is enclosed within parentheses and noted after that feature.

- 35-/50-ns single-cycle fixed-point instruction execution time (28.6/20 MIPS)
- Upward source-code compatible with all 'C1x and 'C2x devices
- RAM-based memory operation ('C50)
- ROM-based memory operation ('C51)
- 9K × 16-bit single-cycle on-chip program/data RAM ('C50)
- □ 1K × 16-bit single-cycle on-chip program/data RAM ('C51)
- □ 3K × 16-bit single-cycle on-chip program/data RAM ('C53)
- □ 2K × 16-bit single-cycle on-chip boot ROM ('C50)
- 8K × 16-bit single-cycle on-chip program ROM ('C51)
- □ 16K × 16-bit single-cycle on-chip program ROM ('C53)
- 1056 × 16-bit dual-access on-chip data RAM
- 224K × 16-bit maximum addressable external memory space (64K program, 64K data, 64K I/O, and 32K global)
- 32-bit arithmetic logic unit (ALU), 32-bit accumulator (ACC), and 32-bit accumulator buffer (ACCB)
- 16-bit parallel logic unit (PLU)
- □ 16 × 16-bit parallel multiplier with a 32-bit product capability
- Single-cycle multiply/accumulate instructions
- Eight auxiliary registers with a dedicated arithmetic unit for indirect addressing
- ☐ Eleven context-switch registers (shadow registers) for storing strategic CPU-controlled registers during an interrupt service routine
- Eight-level hardware stack
- O- to 16-bit left and right data barrel-shifters and a 64-bit incremental data shifter
- Two indirectly addressed circular buffers for circular addressing
- Single-instruction repeat and block repeat operations for program code
- Block memory move instructions for better program/data management
- Full-duplex synchronous serial port for direct communication between the 'C5x and another serial device
- Time-division multiple-access (TDM) serial port
- Interval timer with period, control, and counter registers for software stop, start, and reset
- G4K parallel I/O ports, 16 of which are memory mapped
- Sixteen software-programmable wait-state generators for program, data, and I/O memory spaces

- Extended hold operation for concurrent external DMA
- Four-deep pipelined operation for delayed branch, call, and return instructions
- Index-addressing mode
- Bit-reversed index-addressing mode for radix-2 FFTs
- Divide-by-one clock option
- On-chip clock generator
- ☐ JTAG boundary scan logic (IEEE standard, 1149.1)
- On-chip scan-based emulation logic
- 5-V static CMOS technology with two power-down modes
- 132-pin quad flat pack package

1.3.1 Core CPU

Enhancements to the 'C5x CPU maintain source code compatibility with the 'C1x and 'C2x generations while improving performance and versatility. Improvements include a 32-bit accumulator buffer, additional scaling capabilities, and a host of new instructions to exploit the additional hardware while supplying a more orthogonal instruction set to the user. The new control functions include an independent parallel logic unit (PLU) for performing Boolean operations and a set of context-switch registers for providing zero-latency context-switching capabilities to interrupt service routines (ISRs). Data management has been improved through the use of new block move instructions and memory-mapped register instructions. The 'C5x has 28 memory-mapped core-CPU registers and 16 memory-mapped I/O ports. See Chapter 3 for more details.

1.3.2 On-Chip ROM

The 'C50 features a $2K \times 16$ -bit on-chip, maskable, programmable ROM. This memory is used for booting from slower external ROM or EPROM of program to fast on-chip or external SRAM. ROM can be selected during reset by driving the MP/MC pin low. Once your program has been booted into the RAM, this boot ROM can be operationally removed from the program memory space via the MP/MC bit in the PMST status register. If the ROM is not selected, the 'C50 starts its execution via an off-chip memory.

The 'C51 features an $8K \times 16$ -bit on-chip maskable ROM. The 'C53 features a $16K \times 16$ -bit on-chip maskable ROM. You can use this memory for your specified program. Once the development of the program has stabilized, submit a ROM code to Texas Instruments for implementation into your device. See Chapter 6 for more details.

1.3.3 On-Chip Data RAM

All 'C5x devices carry a 1056 × 16-bit on-chip data RAM. This RAM can be accessed twice per machine cycle (dual-access RAM). This block of memory is primarily intended to store data values but, when needed, can be used to store programs as well as data. It can be configured in one of two ways: either all 1056×16 bits as data memory or 544×16 bits as data memory with 512×16 bits as program memory. You can select the configuration with the CNF bit in status register ST1. See Chapter 6 for more details.

1.3.4 On-Chip Program/Data RAM

The 'C50 has a 9K \times 16-bit on-chip RAM. The 'C51 has a 1K \times 16-bit on-chip RAM. This memory is software configurable as program and/or data memory space. Code can be booted from an off-chip nonvolatile memory and then executed at full speed, once it is loaded into this RAM. See Chapter 6 for more details.

1.3.5 On-Chip Memory Security

The 'C5x generation has a maskable option to protect the contents of on-chip memories. When the related bit is set, no externally originating instruction can access the on-chip memory spaces. See Chapter 6 for more details.

1.3.6 Address-Mapped Software Wait-State Generators

Software wait-state logic is incorporated without any external hardware into 'C5x for interfacing with slower off-chip memory and I/O devices. This circuitry consists of 16 wait-state generating circuits and is user programmable to operate 0, 1, 2, 3, or 7 wait states. For off-chip memory accesses, these wait-state generators can be mapped on 16K-word boundaries in program memory, data memory, and to the I/O ports. See Chapter 5 for more details.

1.3.7 Parallel I/O Ports

Each 'C5x device has a total of 64K I/O ports, sixteen of which are memory-mapped in data memory space. These ports can be addressed by the IN instruction or the OUT instruction. The memory-mapped I/O ports can be accessed with any instruction that reads or writes data memory. An active-low IS signal indicates a read/write operation via an I/O port. Requiring minimal off-chip address-decoding circuits, the 'C5x can easily interface with external. I/O devices via the I/O ports. See Chapter 5 for more details.

1.3.8 Serial I/O Ports

The 'C5x devices carry two high-speed serial ports. These serial ports are capable of operating at up to one-fourth the machine cycle rate (CLKOUT1). One of the two circuits is a synchronous, full-duplex serial port. Its transmitter and receiver are double buffered and individually controlled by maskable external interrupt signals. Data is framed either as bytes or as words. The second circuit is a full-duplex serial port that can be configured either for synchronous or for time-division multiple-access (TDM) operations. The TDM serial port is commonly used in multiprocessor applications. See Chapter 5 for more details.

1.3.9 Hardware Timer

The 'C5x features a 16-bit timing circuit with a 4-bit prescaler. This timer clocks between one-half and one-thirty-second the machine rate of the device itself, depending upon the programmable timer's divide-down ratio. This timer can be stopped, restarted, reset, or disabled by specific status bits. See Chapter 5 for more details.

1.3.10 User-Maskable Interrupts

The 'C5x devices have four external-interrupt lines. These lines are internally latched so that asynchronous interrupt operations can be performed by the TMS320 device. Also, each device possesses five internal interrupts: the timer interrupt and four serial port interrupts. See Chapter 5 for more details.

1.3.11 JTAG Scanning Logic

The JTAG scanning logic circuitry is used for emulating and testing purposes only. The JTAG scan logic provides the boundary scan to and from the interfacing devices. Also, it can be used to test pin-to-pin continuity as well as to perform operational tests on those peripheral devices that surround the 'C5x. It is interfaced to another internal scanning logic circuitry, which has access to all of the on-chip resources. Thus, the 'C5x can perform on-board emulation by means of the JTAG serial scan pins and the emulation-dedicated pins. See IEEE Standard 1149.1 for more details.

1.3.12 Packages

The 'C5x devices are packaged in a 132-pin quad flat pack package (QFP). With consideration for the pin layout of a 'C25 package, the 'C5x package is designed to minimize printed circuit board modifications when a 'C2x-based system is upgraded to a 'C5x processing system. Signal callouts for the 'C5x appear on the same side and in the same order as those for the 'C25. See Chapter 2 for details.

Chapter 2

Pinouts and Signal Descriptions

The 'C5x DSPs are available in a 132-pin quad flat pack (QFP) package and have identical pin-to-signal relationship. The QFP package conforms to JEDEC specifications for electrical/electronic components. Electrical specifications and mechanical data for the 'C5x DSPs are in Appendix A.

This chapter presents a simple layout of a 132-pin QFP package, with pin and signal callouts, and a table of signal definitions, in the following sections:

Торіс	Page
2.1Pinout2.2Signal Descriptions	
2.1 Pinout

The 'C5x devices are packaged in a 132-pin quad flat pack package (QFP) and have the same pin-to-signal relationship. Figure 2–1 shows the pin/signal callouts for this package.





Note: NC = No connect. (These pins are reserved.)

2.2 Signal Descriptions

The signals for the 'C5x device are described in this section. Table 2–1 lists each signal, its pin location, function, and operating mode(s), i.e., input (I), output (O), high-impedance (Z) or supply (S) state. The signals are grouped according to their functional purpose.

Signal	Pin	State	Description			
	Address and Data Buses					
A15 (MSB) A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A5 A4 A3 A2 A1 A0 (LSB)	77 76 75 74 73 64 63 62 61 60 59 58 57 56 55	I/O/Z	Parallel address bus A15 (MSB) through A0 (LSB). Multi- plexed to address external data/program memory or I/O. Placed in high-impedance state in hold mode. These signals also go into high impedance when OFF is active low. These signals are used as inputs for external DMA access of the on-chip single-access RAM. They become inputs while HOLDA is active low if the BR pin is externally driven low.			
D15 (MSB) D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 (LSB)	6 7 8 9 10 11 12 13 23 24 25 26 27 28 29 30	I/O/Z	Parallel data bus D15 (MSB) through D0 (LSB). Multiplexed to transfer data between the core CPU and external data/ program memory or I/O devices. Placed in high-impedance state when not outputting or when RS or HOLD is asserted. They also go into high impedance when OFF is active low. These signals are also used in external DMA access of the on-chip single-access RAM.			

Note: All input pins that are unused should be connected to V_{DD} or an external pull-up resistor. The BR pin has an internal pull-up for performing DMA to the on-chip RAM. For emulation, TRST has an internal pull-down, and TMS, TCK, and TDI have internal pull-ups. EMU0 and EMU1 require external pull-ups to support emulation.

Signal	Pin	State	Description		
	Memory Control Signals				
DS PS IS	89 91 90	O/Z	Data, Program, and I/O space select signals. Always high unless low level asserted for communicating to a particular external space. Placed into a high-impedance state in hold mode. These signals also go into high-impedance when OFF is active low.		
READY	128	I	Data ready input. Indicates that an external device is pre- pared for the bus transaction to be completed. If the device is not ready (READY is low), the processor waits one cycle and checks READY again. READY also indicates a bus grant to an external device after a BR (bus request) signal.		
R/₩	92	I/O/Z	Read/Write signal. Indicates transfer direction during com- munication to an external device. Normally in read mode (high), unless low level asserted for performing a write oper- ation. Placed in high-impedance state in hold mode. This sig- nal also goes into high impedance when OFF is active low, and it is used in external DMA access of the 9K RAM cell. While HOLDA and IAQ are active low, this signal is used to indicate the direction of the data bus for DMA reads (high) and writes (low).		
STRB	93	I/O/Z	Strobe signal. Always high unless asserted low to indicate an external bus cycle. Placed in high-impedance state in the hold mode. This signal also goes into high impedance when OFF is active low, and it is used in external DMA access of the on-chip single-access RAM. While HOLDA and IAQ are active low, this signal is used to select the memory access.		
RD	82	O/Z	Read select indicates an active, external read cycle and may connect directly to the output enable (OE) of external de- vices. This signal is active on all external program, data, and I/O reads. Placed into high-impedance state in hold mode. This signal also goes into high impedance when OFF is ac- tive low.		
WE	83	O/Z	Write enable. The falling edge of this signal indicates that the device is driving the external data bus (D15–D0). Data may be latched by an external device on the rising edge of $W_{\rm L}$. This signal is active on all external program, data, and I/O writes. Placed into high-impedance state in hold mode. This signal also goes into high impedance when OFF is active low.		

Signal	Pin	State	Description		
	Multiprocessing Signals				
HOLD	129	I	Hold input. This signal is asserted to request control of the address, data, and control lines. When acknowledged by the 'C5x, these lines go to the high-impedance state.		
HOLDA	108	O/Z	Hold acknowledge signal. Indicates to the external circuitry that the processor is in a hold state and that the address, data, and memory control lines are in a high-impedance state so that they are available to the external circuitry for ac- cess of local memory. This signal also goes into high imped- ance when OFF is active low.		
BR	94	I/O/Z	Bus request signal. Asserted during access of external glob- al data memory space. READY is asserted to the device when the global data memory is available for the bus trans- action. BR can be used to extend the data memory address space by up to 32K words. It goes into high impedance when OFF is active low. BR is used in external DMA access of the on-chip single-access RAM. While HOLDA is active low, BR is externally driven low to request access to the on-chip single-access RAM.		
DAT	1	O/Z	Instruction acquisition signal. This signal is asserted (active low) when there is an instruction address on the address bus and goes into high impedance when OFF is active low. IAQ is also used in external DMA access of the on-chip single-ac- cess RAM. While HOLDA is active low, IAQ acknowledges the BR request for access of the on-chip single-access RAM and stops indicating instruction acquisition.		
BIO	130	I	Branch control input. Samples as the BIO condition. If low, the device executes the conditional instruction. This signal must be active during the fetch of the conditional instruction.		
XF	109	O/Z	External flag output (latched software-programmable sig- nal). This signal is set high or low by specific instruction or by loading status register 1 (ST1). Used for signaling other processors in multiprocessor configurations or as a general- purpose output pin. This signal also goes into high imped- ance when OFF is active low. This pin is set high at reset.		
IACK	112	O/Z	Interrupt acknowledge signal. Indicates receipt of an inter- rupt and that the program counter is fetching the interrupt vector location designated by A15–A0 . This signal also goes into high impedance when OFF is active low.		

Table 2–1. TMS320C5x Signal Descriptions (Continued)

Signal	Pin	State	Description		
Initialization, Interrupt, and Reset Operations					
INT4 INT3 INT2 INT1	41 40 39 38	I	External user interrupt inputs. Prioritized and maskable by the interrupt mask register and interrupt mode bit. Can be polled and reset via the interrupt flag register.		
NMI	42	I	Nonmaskable interrupt. External interrupt that cannot be masked via the INTM or the IMR. When NMI is activated, the processor traps to the appropri- ate vector location.		
RS	127	I	Reset input. Causes the device to terminate execution and forces the pro- gram counter to zero. When RS is brought to a high level, execution begins at location zero of program memory. RS affects various registers and status bits.		
MP/MC	5	I	Microprocessor/Microcomputer mode select pin. If active low at reset (micro- computer mode), the pin causes the internal program ROM to be mapped into program memory space. In the microprocessor mode, all program memory is mapped externally. This pin is sampled only during reset, and the mode that is set at reset can be overridden via the software control bit MP/ MC in the PMST register.		
		Os	cillator/Timer Signals CLKIN1/2		
CLKOUT1	110	O/Z	Master clock output signal (or CLKIN2 frequency). This signal cycles at the machine-cycle rate of the CPU. The internal machine cycle is bounded by the rising edges of this signal. This signal also goes into high impedance when OFF is active low.		
			CLKMD1 CLKMD2 Clock Mode		
CLKMD1 CLKMD2	71 103	i	0 0 External clock with divide-by-two option. Input clock provided to X2/CLKIN1 pin. Internal oscilla- tor and PLL disabled.		
			0 1 Reserved for test purposes.		
			1 0 External divide-by-one option. Input clock pro- vided to CLKIN2. Internal oscillator disabled. Internal PLL enabled.		
			1 1 Internal or external divide-by-two option. Input clock provided to X2/CLKIN1 pin. Internal oscilla- tor enabled. Internal PLL disabled.		
X2/CLKIN1	96		Input pin to internal oscillator from the crystal. If the internal oscillator is not being used, a clock may be input to the device on this pin. The internal machine cycle is half this clock rate.		
X1	97	0	Output pin from the internal oscillator for the crystal. If the internal oscillator is not used, this pin should be left unconnected. This signal does not go into high impedance when OFF is active low.		

Table 2–1. TMS320C5x Signal Descriptions (Continued)

Table 2–1. TMS320C5x Signal Descriptions (Continued)

Signal	Pin	State	Description	
Oscillator/Timer Signals (Concluded)				
CLKIN2	95	I	Divide-by-1 input clock for driving the internal machine rate.	
TOUT	122	0	Timer output. This pin signals a pulse when the on-chip tim- er counts down past zero. The pulse is a CLKOUT1 cycle wide.	
			Supply Pins	
V _{DD1}	14	S	Power supply for data bus.	
V _{DD2}	15	S	Power supply for data bus.	
V _{DD3}	32	S	Power supply for data bus.	
V _{DD4}	33	S	Power supply for data bus.	
V _{DD5}	47	S	Power supply for address bus.	
V _{DD6}	48	S	Power supply for address bus.	
V _{DD7}	65	S	Power supply for inputs and internal logic.	
V _{DD8}	66	S	Power supply for inputs and internal logic.	
V _{DD9}	80	S	Power supply for address bus.	
V _{DD10}	81	S	Power supply for address bus.	
V _{DD11}	98	S	Power supply for memory control signals.	
V _{DD12}	99	S	Power supply for memory control signals.	
V _{DD13}	113	S	Power supply for inputs and internal logic.	
V _{DD14}	114	S	Power supply for inputs and internal logic.	
V _{DD15}	131	S	Power supply for memory control signals.	
V _{DD16}	132	S	Power supply for memory control signals.	
V _{SS1}	3	S	Ground for memory control signals.	
V _{SS2}	4	S	Ground for memory control signals.	
V _{SS3}	20	S	Ground for data bus.	
V _{SS4}	21	S	Ground for data bus.	
V _{SS5}	35	S	Ground for data bus.	
V _{SS6}	36	S	Ground for data bus.	
V _{SS7}	53	S	Ground for address bus.	
V _{SS8}	54	S	Ground for address bus.	
V _{SS9}	68	S	Ground for address bus.	
V _{SS10}	69	S	Ground for address bus.	
V _{SS11}	86	S	Ground for memory control signals.	
V _{SS12}	87	S	Ground for memory control signals.	
V _{SS13}	101	S	Ground for inputs and internal logic.	

Table 2–1. TMS320C5x Signal Descriptions (Continued)

Signal	Pin	State	Description	
Supply Pins (Concluded)				
V _{SS14}	102	S	Ground for inputs and internal logic.	
V _{SS15}	120	S	Ground for inputs and internal logic.	
V _{SS16}	121	S	Ground for inputs and internal logic.	
		Sei	rial Port Signals	
CLKR TCLKR	46 126	1	Receive clock inputs. External clock signal for clocking data from the DR/TDR (data receive) pins into the RSR (serial port receive shift register). Must be present during serial port transfers. If the serial port is not being used, these pins can be sampled as an input via the IN0 bit of the SPC/TSPC registers.	
CLKX TCLKX	124 123	1/0/Z 1/0/Z	Transmit clock. Clock signal for clocking data from the DR/ TDR (data receive register) to the DX/TDX (data transmit pin). The CLKX can be an input if the MCM bit in the serial port control register is set to 0. It may also be driven by the device at 1/4 the CLKOUT1 frequency when the MCM bit is set to 1. If the serial port is not being used, this pin can be sampled as an input via the IN1 bit of the SPC/TSPC register. This signal goes into high impedance when OFF is active low.	
DR TDR	43 44		Serial data receive inputs. Serial data is received in the RSR (serial port receive shift register) via the DR/TDR pin.	
DX TDX	106 107	O/Z	Serial port transmit outputs. Serial data transmitted from the XSR (serial port transmit shift register) via the DX/TDX pin. Placed in high-impedance state when not transmitting and also when OFF is active low.	
FSR TFSR/TADD	45 125	I I/O/Z	Frame synchronization pulse for receive input. The falling edge of the FSR/TFSR pulse initiates the data receive pro- cess, beginning the clocking of the RSR. TFSR becomes an input/output (TADD) pin when the serial port is operat- ing in TDM mode (TDM bit = 1). In TDM mode, this pin is used to output/input the address of the port. This signal goes into high impedance when OFF is active low.	
FSX TFSX/TFRM	104 105	1/0/Z 1/0/Z	Frame synchronization pulse for transmit input/output. The falling edge of the FSX/TFSX pulse initiates the data transmit process, beginning the clocking of the XSR. Following reset, the default operating condition of FSX/TFSX is an input. This pin may be selected by software to be an output when the TXM bit in the serial control register is set to 1. This signal goes into high impedance when OFF is active low. When operating in TDM mode (TDM bit = 1), the TFSX pin becomes TFRM, the TDM frame synch.	

Signal	Pin	State	Description		
	Test Signals				
тск	34	I	JTAG test clock. This is normally a free-running clock sig- nal with a 50% duty cycle. The changes on TAP (test ac- cess port) input signals (TMS and TDI) are clocked into the TAP controller, instruction register, or selected test data register on the rising edge of TCK. Changes at the TAP out- put signal (TDO) occur on the falling edge of TCK.		
TDI	67	I	JTAG test data input. TDI is clocked into the selected register (instruction or data) on a rising edge of TCK.		
TDO	100	O/Z	JTAG test data output. The contents of the selected regis- ter (instruction or data) is shifted out of TDO on the falling edge of TCK. TDO is in high-impedance state except when scanning of data is in progress. This signal also goes into high impedance when OFF is active low.		
TMS	31	I	JTAG test mode select. This serial control input is clocked into the test access port (TAP) controller on the rising edge of TCK.		
TRST	2	I	JTAG test reset. This signal, when active high, gives the JTAG scan system control of the operations of the device. If this signal is not connected or driven low, the device will operate in its functional mode, and the JTAG signals are ignored.		
EMU0	118	I/O/Z	Emulator pin 0. When TRST is driven low, this pin must be high for activation of the OFF condition (see pin 119). When TRST is driven high, this pin is used as an interrupt to or from the emulator system and is defined as input/out- put via JTAG scan.		

 Table 2–1.
 TMS320C5x Signal Descriptions (Continued)

Signal	Pin	State	Description		
	Test Signals (Concluded)				
EMU1/OFF	119	I/O/Z	Emulator pin 1/disable all outputs. When TRST is driven high, this pin is used as an interrupt to or from the emulator system and is defined as input/output via JTAG scan. When TRST is driven low, this pin is configured as OFF. The EMU1/ OFF signal, when active low, puts all output drivers into the high-impedance state. Note that OFF is used exclusively for testing and emulation purposes (not for multiprocessing applications). Thus, for OFF condition, the following conditions apply: TRST=low, EMU0=high EMU1/OFF=low		
RESERVED	16 17 18 19 22 37 49 50 51 52 70 78 79 84 58 811 115 116 117	N/C	Reserved pin. These pins are reserved for future 'C5x de- vices. These pins should be left unconnected.		

Table 2–1. TMS320C5x Signal Descriptions (Concluded)

Chapter 3

Architecture

The architectural structure of a TMS320 DSP consists of three basic segments:

- Central processing unit (CPU)
- Memory
- Peripheral-interfacing circuits

This chapter describes the architecture and operation of the 'C5x core CPU; the memory and peripheral segments are not discussed except in relation to the core CPU of the 'C5x generation. This CPU is capable of performing high-speed arithmetic executions within a short instruction cycle by means of its highly parallel architectural design.

For information on the memory organization of the 'C5x, refer to Chapter 6, *Memory*. For further details about on-chip peripheral organization, refer to Chapter 5, *Peripherals*. The major topics in this chapter are:

Topic

Page

3.1	Architectural Overview 3-2
3.2	Functional Block Diagram 3-3
3.3	Internal Hardware Summary 3-5
3.4	Internal Memory Organization 3-10
3.5	Central Arithmetic Logic Unit (CALU) 3-22
3.6	System Control
3.7	Parallel Logic Unit
3.8	Interrupts

3.1 Architectural Overview

The 'C5x high-performance digital signal processors are designed, like the 'C25, with an advanced Harvard-type architecture that maximizes the processing power by maintaining two separate memory bus structures, program and data, for full-speed execution. Instructions support data transfers between the two spaces.

The 'C5x performs 2s-complement arithmetic, using the 32-bit **arithmetic log**ic unit (ALU) and accumulator. The ALU is a general-purpose arithmetic unit that uses 16-bit words taken from data memory or derived from immediate instructions, or the 32-bit result from the multiplier. In addition to arithmetic operations, the ALU can perform Boolean operations. The accumulator stores the output from the ALU and is also the second input to the ALU. The accumulator is 32 bits long and is divided into a high-order word (bits 31 through 16) and a low-order word (bits 15 through 0). Instructions are provided for storing those high- and low-order accumulator words in memory. For fast, temporary storage of the accumulator, there is a 32-bit accumulator buffer.

In addition to the main ALU, there is a **parallel logic unit (PLU)** that executes logic operations on data without affecting the contents of the accumulator. The PLU provides the bit-manipulation ability required of a high-speed controller and simplifies the bit setting, clearing, and testing required with control and status register operations.

The **multiplier** performs 16 \times 16-bit 2s-complement multiplication with a 32-bit result in a single-instruction cycle. The multiplier consists of three elements: multiplier array, PREG (product register), and TREG0 (temporary register). The 16-bit TREG0 temporarily stores the multiplicand; the PREG stores the 32-bit product. The multiplier's values come from data memory, come from program memory when the MAC/MACD/MADS/MADD instructions are used, or are derived immediately from the multiply immediate instructions (MPY #). The fast on-chip multiplier allows the device to efficiently perform fundamental DSP operations such as convolution, correlation, and filtering.

The 'C5x scaling shifter has a 16-bit input connected to the data bus and a 32-bit output connected to the ALU. The scaling shifter produces a left shift of 0 to 16 bits on the input data, as programmed in the instruction or defined in the shift count register (TREG1). The LSBs of the output are filled with zeros, while the MSBs may be either zero-filled or sign-extended, depending upon the state of the sign-extension mode bit (SXM) of status register ST1. Additional shift capabilities enable the processor to perform numerical-scaling, bit-extraction, extended-arithmetic, and overflow-prevention operations.

Eight levels of **hardware stack** save the contents of the program counter during interrupts and subroutine calls. On interrupts, the strategic registers (ACC, ACCB, ARCR, INDX, PMST, PREG, ST0, ST1, TREGs) are pushed onto a one-deep stack and popped upon interrupt return, thus providing a zero-overhead interrupt context switch.

3.2 Functional Block Diagram

The functional block diagram, shown in Figure 3–1, outlines the principal blocks and data paths within the 'C5x processors. Further details of the functional blocks are provided in the succeeding sections. Refer to Section 3.3, *Internal Hardware Summary*, for definitions of the symbols used in Figure 3–1.

The 'C5x architecture is built around two major buses: the program bus and the data bus. The program bus carries the instruction code and immediate operands from program memory. The data bus interconnects various elements, such as the central arithmetic logic unit (CALU) and the auxiliary register file, to the data memory. Together, the program and data buses can carry data from on-chip data memory and internal or external program memory to the multiplier in a single cycle for multiply/accumulate operations.

The 'C5x possesses a high degree of parallelism; that is, while the data is being operated upon by the CALU, arithmetic operations may also be executed in the auxiliary register arithmetic unit (ARAU). Such parallelism results in a powerful set of arithmetic, logic, and bit-manipulation operations that may all be performed in a single machine cycle.





3.3 Internal Hardware Summary

The internal hardware of the 'C5x executes functions that other processors typically implement in software or microcode. For example, the device contains hardware for single-cycle 16×16 -bit multiplication, data shifting, and address manipulation. This hardware-intensive approach provides computing power previously unavailable on a single chip.

Table 3–1 presents a summary of the 'C5x's internal hardware. This summary table, which includes the internal processing elements, registers, and buses, is alphabetized. All of the symbols used in the table correspond to the symbols used in Figure 3–1, the succeeding block diagrams in this chapter, and the text throughout this document.

Table 3–1. 'C5x Internal Hardware Summary

Unit	Symbol	Function
Accumulator	ACC(32) ACCH(16) ACCL(16)	A 32-bit accumulator accessible in two halves: ACCH (accumulator high) and ACCL (accumulator low). Used to store the output of the ALU. See subsection 3.5.2 for more information.
Accumulator Buffer	ACCB(32)	A register used to temporarily store the 32-bit contents of the accumulator. This register has a direct path back to the ALU and therefore can be arithmet- ically or logically acted upon with the ACC. See subsection 3.5.2 for more information.
Arithmetic Logic Unit	ALU	A 32-bit 2s-complement arithmetic logic unit having two 32-bit input ports and one 32-bit output port feeding the accumulator. See subsection 3.5.2 for more information.
Auxiliary Register Arithmetic Unit	ARAU	An unsigned 16-bit arithmetic unit used to calculate indirect addresses using the auxiliary, index, and compare registers as inputs. See subsection 3.4.3 for more information.
Auxiliary Register Compare	ARCR(16)	A 16-bit register used as a limit to compare indirect address against. See subsection 3.4.3 for more information.
Auxiliary Register File	AUXREGS	A register file containing eight 16-bit auxiliary registers (AR0–AR7) used for indirect data address pointers, temporary storage, or integer arithmetic processing through the ARAU. See subsection 3.4.3 for more information.
Auxiliary Register Buffer	ARB(3)	A 3-bit register that holds the previous value contained in the ARP. These bits are stored in ST1. See subsection 3.4.3 for more information.
Auxiliary Register Pointer	ARP(3)	A 3-bit register used as a pointer to the currently selected auxiliary register. These bits are stored in ST0. See subsection 3.4.3 for more information.
Block Move Address Register	BMAR(16)	A 16-bit register that holds an address value for use with block moves or mul- tiply/accumulates. See subsection 3.4.2 for more information.
Block Repeat Active Flag	BRAF(1)	A 1-bit flag indicating that a block repeat is currently active. This bit is normally set when the RPTB instruction is executed and cleared when the BRCR register decrements below zero. This bit resides in the PMST register. See subsection 3.6.5 for more details.
Block Repeat Address End Register	PAER(16)	A 16-bit memory-mapped register containing the end address of the seg- ment of code being repeated. See subsection 3.6.5 for more details.

Table 3–1. 'C5x Internal Hardware (Continued)

Unit	Symbol	Function					
Block Repeat Address Start Register	PASR(16)	A 16-bit memory-mapped register containing the start address of the seg- ment of code being repeated. See subsection 3.6.5 for more details.					
Block Repeat Counter Register	BRCR(16)	A 16-bit memory-mapped counter register used to limit the number of times the block is to be repeated. See subsection 3.6.5 for more details.					
Bus Interface Module	ВІМ	A buffered interface used to pass data between the internal data and pro- gram buses.					
Bus Request	BR	This signal indicates that a data access is mapped to global memory space as defined by the GREG register. See Section 6.4 for more details.					
Carry	С	This bit stores the carry output of the ALU. This bit resides in ST1. See sub- section 3.5.2 for more information.					
Central Arithmetic Logic Unit	CALU	The grouping of the ALU, multiplier, accumulator, and scaling shifters. See Section 3.5 for more information.					
Circular Buffer Control Register	CBCR(8)	An 8-bit register used to enable/disable the circular buffers and define which auxiliary registers are mapped to the circular buffers. See subsection 3.4.3 for more information.					
Circular Buffer End Address	CBER(16) CBER1(16) CBER2(16)	Two 16-bit registers indicating circular buffer end addresses. CBER1 and CBER2 are associated with circular buffers one and two, respectively. See subsection 3.4.3 for more information.					
Circular Buffer Start Address	CBSR(16) CBSR1(16) CBSR2(16)	Two 16-bit registers indicating circular buffer start addresses. CBSR1 and CBSR2 are associated with circular buffers one and two, respectively. See subsection 3.4.3 for more information.					
Compare of Program Address	COMPARE	This circuit compares the current value in the PC to the value in PAER if BRAF is active. If the compare shows equal, then the PASR is loaded into the PC. See subsection 3.4.3 for more information.					
Configure RAM	CNF	This bit indicates whether on-chip dual-access RAM blocks are mapped to program or data space. The CNF bit resides in ST1. See subsection 3.6.3 for more information.					
Data Bus	DATA	A 16-bit bus used to route data.					
Data Memory	DATA MEMORY	This block refers to data memory used with the core and defined in specific device descriptions. It refers to both on- and off-chip memory blocks in data memory space.					
Data Memory Address Bus	DATA ADDRESS	A 16-bit bus that carries the address for data memory accesses.					
Data Memory Address Immediate Register	dma(7)	A 7-bit register containing the immediate relative address within a 128-word data page. See subsection 3.4.2 for more information.					
Data Memory Page Pointer	DP(9)	A 9-bit register containing the address of the current page. Data pages are 128 words each, resulting in 512 pages of addressable data memory space (some locations are reserved). See subsection 3.4.2 for more information.					
Data RAM Map Bit	RAM(1)	This bit indicates if the single-access RAM is mapped into data space. See subsection 3.6.3 for more information.					
Direct Data Memory Address Bus	DRB(16)	A 16-bit bus that carries the direct address for the data memory, which is the concatenation of the DP register and the seven LSBs of the instruction (DMA). See subsection 3.4.2 for more information.					

Table 3–1. 'C5x Internal Hardware (Continued)

Unit	Symbol	Function					
Dynamic Bit Manipulation Register	DBMR(16)	A 16-bit memory-mapped register used as a mask input to the PLU in the ab- sence of a long immediate value. See Section 3.7 for more information.					
Dynamic Bit Pointer	TREG2(4)	A 4-bit register that holds a dynamic bit pointer for the BITT instruction. See Section 4.3 for more information.					
Dynamic Shift Count	TREG1(5)	A 5-bit register that holds a dynamic prescaling shift count for data inputs to the ALU. See Section 4.3 for more information.					
External Flag	XF(1)	This bit drives the level of the external flag pin and resides in ST1. See sub- section 3.6.3 for more information.					
Global Memory Allocation Register	GREG(8)	An 8-bit memory-mapped register for specifying the size of the global memory space. See Section 6.4 for more details.					
Hold Mode	HM(1) This bit resides in ST1 and determines whether the CALU wil ue when the HOLD signal initiates a power-down mode. See more information.						
Index Register	INDX(16)	This 16-bit memory-mapped register specifies increment sizes greater than 1 for indirect addressing updates. In bit-reversed addressing, the index register defines the array size. See subsection 3.4.3 for more information.					
Index Register Enable	NDX(1)	This bit determines whether a modification or write to AR0 writes also to INDX and ARCR to maintain compatibility with the 'C25. This bit resides in the PMST register. See subsection 3.4.3 for more information.					
Interrupt Flag Register	IFR(16)	A 16-bit flag register used to latch the active-low interrupts. The IFR is a me- mory-mapped register. See Section 3.8 for more information.					
Interrupt Mask Bit	INTM(1)	The interrupt mask bit globally masks or enables all interrupts. This bit re- sides in ST0. See Section 3.8 for more information.					
Interrupt Number	INT#(4)	The number of the specific interrupt being sent to the CPU to be activated. This value comes from either the interrupt-processing circuitry or, in the case of the INTR instruction, the program bus. See Section 3.8 for more informa- tion.					
Interrupt Pointer	IPTR(5)	Five bits pointing to the 2K page where the interrupt vectors currently reside in the system. These bits reside in the PMST register. See Section 3.8 for more information.					
Interrupt Mask Register	IMR(16)	A 16-bit memory-mapped register used to mask interrupts. See Section 3.8 for more information.					
Microcall Stack	MCS (15–0)	A single-word stack that temporarily stores the contents of the PFC while the PFC is being used to address data memory with the block move (BLDD/ BLPD), multiply-accumulate (MAC/MACD), and table read/write (TBLR/ TBLW) instructions.					
Microprocessor/ Microcomputer Mode	MP/MC	This bit resides in the PMST register and indicates whether the on-chip ROM is mapped into program address space. See subsection 3.6.3 for more information.					
Multiplexer	MUX	A bus multiplexer used to select the source of operands for a bus or execu- tion unit, depending on the nature of the current instruction.					
Multiplier	MULTIPLIER	A 16 x 16-bit parallel multiplier. See subsection 3.6.3 for more information.					

Table 3–1. 'C5x Internal Hardware (Continued)

Unit	Symbol	Function
Overflow Flag	OV(1)	This bit resides in ST0 and indicates an overflow in an arithmetic operation in the ALU. See subsection 3.6.3 for more information.
Overflow Mode	OVM(1)	This bit resides in ST0 and determines whether an overflow in the ALU will wrap around or saturate. See subsection 3.6.3 for more information.
Overlay to Data Space	OVLY(1)	This bit resides in the PMST register and determines whether the on-chip single-access memory will be addressable in data address space. See sub- section 3.6.3 for more information.
Parallel Logic Unit	PLU	A 16-bit logic unit that executes logic operations from either long immediate operands or the contents of the DBMR directly upon data locations without interfering with the contents of the CALU registers. See Section 3.7 for more information.
Prefetch Counter	PFC (15–0)	A 16-bit counter used to prefetch program instructions. The PFC contains the address of the instruction currently being prefetched. It is updated when a new prefetch is initiated. The PFC can also address program memory when the block move (BLPD), multiply-accumulate (MAC/MACD), and table read/write (TBLR/TBLW) instructions are used and can address data memory when the block move (BLDD) instruction is used.
Prescaler Count Register	COUNT(4)	A four-bit register that contains the value for the prescaling operation. When the register contents are used as prescaling data, this register is loaded from the dynamic shift count or from the instruction. In conjunction with the BIT and BITT instructions, this register is loaded from the dynamic bit pointer or the instruction word.
Product Register	PREG(32)	A 32-bit product register used to hold the multiplier's product. The high and low words of the PREG can be accessed individually. See subsection 3.5.3 for more information.
Program Bus	PROG DATA	A 16-bit bus used to route instructions (and data for the MAC and MACD in- structions).
Program Counter	PC(16)	A 16-bit program counter used to address program memory sequentially. The PC always contains the address of the next instruction to be fetched. The PC contents are updated following each instruction decode operation.
Program Memory	PROGRAM MEMORY	This block refers to program memory used with the core and defined in spe- cific device descriptions. It refers to both on- and off-chip memory blocks ac- cessed in program memory space.
Program Memory Address Bus	PROG ADDRESS	A 16-bit bus that carries the program memory address.
Prescaling Shifter	PRESCALER	A 0- to 16-bit left barrel shifter used to prescale data coming into the ALU. Also used to align data for multiprecision operations. This shifter is also used as a 0- to 16-bit right barrel shifter of the ACC. See subsection 3.5.2 for more information.
Postscaling Shifter	POST- SCALER	A 0- to 7-bit left barrel shifter used to postscale data coming out of the CALU. See subsection 3.5.2 for more information.
Product Shifter	P-SCALER	A 0-, 1-, or 4-bit left shifter that can remove extra sign bits (gained in the multi- ply operation) when fixed-point arithmetic is used; or a 6-bit right shifter that can scale the products down to avoid overflow in the accumulation process. See subsection 3.5.3 for more information.

Table 3–1. 'C5x Internal Hardw	vare (Continued)
--------------------------------	------------------

Unit	Symbol	Function
Product Shifter Mode	PM(2)	These two bits define the product shifter mode; They reside in ST1. See sub- section 3.6.3 for more information.
Repeat Counter	RPTC(16)	A 16-bit counter used to control the repeated execution of a single instruc- tion. See subsection 3.6.4 for more information.
Sign Extension Mode	SXM(1)	This bit resides in ST1 and controls whether the arithmetic operation will be sign-extended or not. See subsection 3.6.3 for more information.
Stack	STACK	An 8×16 -bit hardware stack used to store the PC during interrupts and calls. The ACCL and data memory values may also be pushed onto and popped from the stack. See Section 3.8 for more information.
Status Registers	ST0, ST1, PMST	Three 16-bit status registers that contain status and control bits. See subsec- tion 3.6.3 for more information.
Temporary Multiplicand	TREG0(16)	A 16-bit register that temporarily holds an operand for the multiplier. See sub- section 3.5.3 for more information.
Temporary Registers En- able	TRM(1)	This bit defines whether an LT(A,D,P,S) instruction loads all three of the TREGs(0,1,2) to maintain compatibility with the 'C25 or loads just TREG0. This bit resides in the PMST register. See subsection 3.6.3 for more information.
Test/Control Flag	TC(1)	This bit resides in ST1 and stores the results of ALU or PLU test bit opera- tions. See subsection 3.6.3 for more information.

3.4 Internal Memory Organization

This section describes the memory use of the 'C5x core and the addressing modes supported by the core.

3.4.1 Core Processor Memory-Mapped Registers

Twenty-eight core processor registers are mapped into the data memory space. These are listed in Table 3–2. An additional 64 memory-mapped registers are reserved in page 0 of data space. These data memory locations are reserved for memory-mapped peripheral control and I/O port registers.

Table 3–2. Core Processor Memory-Mapped Registers

Name	Address		Description						
	'C5x Dec	'C5x Hex							
	0 - 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 9 20 21 22 23 24 25 26 27 28 29 30	0-3 4 5 6 7 8 9 A B C D E F 10 11 2 3 4 15 16 7 7 8 9 A B C D E F 10 11 2 3 4 5 6 7 8 9 A B C D E F 10 11 12 3 4 5 6 7 8 9 A B C D E F 10 11 12 14 5 6 7 8 9 A B C D E F 10 11 12 13 14 5 6 7 8 9 A B C D E F 10 11 12 13 14 5 16 7 11 12 11 12 11 11 12 11 11 11 11 11 11	Reserved Interrupt mask register Global memory allocation register Interrupt flag register Processor mode status register Repeat counter register Block repeat program address start register Block repeat program address end register Temporary register for multiplicand Temporary register for dynamic shift count Temporary register for dynamic shift count Temporary register seven as bit pointer in dynamic bit test Dynamic bit manipulation register Auxiliary register zero Auxiliary register three Auxiliary register four Auxiliary register four Auxiliary register four Auxiliary register four Auxiliary register four Auxiliary register seven Index register Circular buffer 1 start address register Circular buffer 2 start address register Circular buffer 2 end address register						
BMAR	31	1F	Block move address register						
	32-79	20-41	memory-mapped peripheral registers. See Table 5–1.						
	80-95	505F	Memory-mapped I/O port. See Table 5-1.						

3.4.2 Memory Addressing Modes

The 'C5x can address a total of 64K words of program memory and 96K words of data memory. Chapter 6 shows how the on-chip program and data memories are mapped.

The data used as instruction operands is obtained in one of the following eight ways:

- By the direct address bus (DRB) using the direct addressing mode (e.g., ADD 010h) relative to the data memory page pointer (DP)
- By the DRB using the memory-mapped addressing mode (that is, LAMM PMST) within data page zero
- By the auxiliary register file bus (AFB) using the indirect addressing mode (that is, ADD *)
- By the instruction register (IREG) in short immediate operand mode (that is, ADD #0FFh)
- By the program counter (PC) in long immediate operand mode (that is, ADD #0FFFFh)
- By the core CPU access of a register in register access mode (that is, APL *+ or MPY *+)
- By the second instruction word in long immediate address mode (that is, BLDD #TBL1,*+)
- By the block memory address register (BMAR) in registered block memory addressing mode (that is, BLDD *+)

In the direct addressing mode, the 9-bit DP points to one of 512 pages (1 page = 128 words). The data memory address (dma), specified by the seven LSBs of the instruction, points to the desired word within the page. The address on the DRB is formed by concatenating the 9-bit DP with the 7-bit dma. Figure 3–2 illustrates direct addressing mode. In the illustration, the operand is fetched from data memory space via the data bus, and the address is the concatenated value of the DP and the seven LSBs of the instruction. Note that bit 7=0 defines the addressing mode as direct.

Figure 3–2. Direct Addressing Mode

ADD 010h



[†] SHFT represents a 4-bit shift value.

Memory-mapped addressing mode operates much like direct addressing mode except that the most significant 9 bits of the address are forced to zero instead of being loaded with the contents of the DP. This allows the user to directly address the memory-mapped registers of data page zero without the overhead of changing the DP or auxiliary register. Figure 3–3 illustrates memory-mapped addressing mode.

Figure 3–3. Memory-Mapped Addressing Mode

LAMM PMST



In the indirect addressing mode, the currently selected 16-bit auxiliary register AR(ARP) addresses the data memory through the auxiliary register file bus (AFB). While the selected auxiliary register provides the data memory address and the data is being manipulated by the CALU, the contents of the auxiliary register may be manipulated through the ARAU. See Figure 3–4 for an example of indirect auxiliary register addressing. Also, bit 7=1 defines this addressing mode as indirect.





The operand may reside as part of the instruction machine code. In the case of the short immediate operand, the operand is contained in the single-word instruction. These short immediate operands vary in length from 1 bit on the SETC instruction to 13 bits on the MPY instruction. Figure 3–5 shows an example of short immediate mode. Note that, in this example, the lower eight bits are the operand and will be added to the ACC by the CALU.

Figure 3–5. Short Immediate Mode



In the case of the long immediate operand, the operand immediately follows the opcode in the program sequence. The long immediate operand is 16 bits long. Figure 3–6 shows an example of long immediate mode. In this example, the second word of the two-word instruction is added to the ACC by the CALU.

Figure 3-6. Long Immediate Mode

ADD #01234h



Operand = Data(second word(15 – 0))

The operand may come from a CPU register. This type of operand is used in special cases. The CALU uses this in multiplying with TREG0, in shifting with TREG1 and PM, and in bit manipulation with TREG2. The ARAU uses this with INDX and ARCR. The PLU uses this with DBMR. Figure 3–7 illustrates the use of the DBMR register as an AND mask in the APL instruction.

Figure 3–7. Register Access Mode





In the long immediate addressing mode, an operand is addressed by the second word of a two-word instruction. In this case, the program address/data bus (PAB) is used for the operand fetch. The PC is stored in a temporary register, and the long immediate value is loaded into the PC. Then, the PAB is used for the operand fetch or write. At the completion of the instruction, the PC is restored from the temporary register, and execution continues. This technique is used when two memory addresses are required for the execution of the instruction. The PC is used so that, when an instruction is repeated, the address generated can be autoincremented. Figure 3–8 illustrates this mode. In this illustration, the source address (OPERAND1) is fetched via PAB, and the destination address (OPERAND2) uses the direct addressing mode.

Figure 3–8. Long Immediate Addressing Mode



Registered block memory addressing mode operates like the long immediate addressing mode with the exception that the address comes from BMAR. The advantage of this technique is that the address of the block of memory to be acted upon can be changed during execution of the program. The address in long immediate addressing mode resides in the program flow and cannot be easily changed. Figure 3–9 shows an example of registered block memory addressing mode.

Figure 3–9. Registered Block Memory Addressing Mode

BLDD BMAR, 012h



3.4.3 Auxiliary Registers

The 'C5x provides a register file containing eight auxiliary registers (AR0–AR7). The auxiliary registers may be used for indirect addressing of the data memory or for temporary data storage. Indirect auxiliary register addressing (see Figure 3–10) allows placement of the data memory address of an instruction operand into one of the auxiliary registers. These registers are pointed to by a three-bit auxiliary register pointer (ARP) that is loaded with a value from 0 through 7, designating AR0 through AR7, respectively. The auxiliary registers and the ARP may be loaded from data memory, the accumulator, the product register, or by an immediate operand defined in the instruction. The contents of these registers may also be stored in data memory or used as inputs to the CALU. These registers appear in the memory map as described in Table 3–2.



Figure 3–10. Indirect Auxiliary Register Addressing Example

The auxiliary register file (AR0–AR7) is connected to the auxiliary register arithmetic unit (ARAU), shown in Figure 3–11. The ARAU may autoindex the current auxiliary register while the data memory location is being addressed. Indexing either by ± 1 or by the contents of the INDX register may be performed. As a result, accessing tables of information does not require the central arithmetic logic unit (CALU) for address manipulation; thus, the CALU is free for other operations in parallel.

If more advanced address manipulation is required, such as multidimensional array addressing, the CALU can directly read from or write to the auxiliary registers. However, the ARAU update of the ARs is done during the decode phase (second cycle) of the pipeline, while the CALU write is done during the execution phase (fourth cycle) of the pipeline. Therefore, the two instructions directly following the CALU write to an auxiliary register should not use the same auxiliary register for address generation. See subsection 3.6.2 for details.

Figure 3–11. Auxiliary Register File



As shown in Figure 3–11, the index register, compare register, or the eight LSBs of the instruction register can be used as one of the inputs of the ARAU. The other input is fed by the current AR (being pointed to by ARP). AR(ARP) refers to the contents of the current AR pointed to by ARP. The ARAU performs the functions shown in Table 3–3.

Auxiliary Register Operation	Description
AR(ARP) + INDX → AR(ARP)	Index the current AR by adding an unsigned 16-bit in- teger contained in INDX. Example: ADD *0+
AR(ARP) – INDX → AR(ARP)	Index the current AR by subtracting an unsigned 16-bit integer contained in INDX. Example: ADD *0-
$AR(ARP) + 1 \rightarrow AR(ARP)$	Increment the current AR by one. Example: ADD *+
$AR(ARP) - 1 \rightarrow AR(ARP)$	Decrement the current AR by one. Example: ADD *-
$AR(ARP) \rightarrow AR(ARP)$	Do not modify the current AR. Example: ADD *
AR(ARP) + IR(7–0) → AR(ARP)	Add an 8-bit immediate value to current AR. Example: ADDRK *55h
AR(ARP) – IR(7–0) → AR(ARP)	Subtract an 8-bit immediate value from current AR. Example: SBRK *55h
AR(ARP) + rc(INDX) → AR(ARP)	Bit-reversed indexing; add INDX with reversed-carry (rc) propagation. Example: ADD *BR0+
$AR(ARP) - rc(INDX) \rightarrow AR(ARP)$	Bit-reversed indexing; subtract INDX with re- versed-carry (rc) propagation. Example: ADD *BR0-
If $(AR(ARP)) = (ARCR)$ then TC = 1 If $(AR(ARP)) < (ARCR)$ then TC = 1 If $(AR(ARP)) > (ARCR)$ then TC = 1 If $(AR(ARP)) \neq (ARCR)$ then TC = 1	Compare the current AR to ARCR and, if condition is true, then set TC bit of the status register ST1 to one. If false, then clear the TC bit. Example: CMPR 3
If (AR(ARP)) = (CBER) then AR(ARP) = CBSR	If at end of circular buffer, reload start address. The test for this condition is done prior to the execution of the auxiliary register modification. Example: ADD *+

Table 3–3. Auxiliary Register Arithmetic Unit Functions

The index register (INDX) can be added to or subtracted from AR(ARP) on any AR update cycle. This 16-bit register is one of the memory-mapped registers and is used to increment or decrement the address in steps larger than one, which is useful for operations such as addressing down a column of a matrix. The auxiliary register compare register (ARCR) is used as a limit to blocks of data and, in conjunction with the CMPR instruction, supports logical comparisons between AR(ARP) and ARCR. Note that the 'C25 uses AR0 for these two functions. After reset, a LAR load of AR0 also loads INDX and ARCR to maintain compatibility with the 'C25. The splitting of functions to the three registers is enabled by setting the NDX bit of PMST to one.

Because the auxiliary registers are memory-mapped, they can be acted upon directly by the CALU to provide for more advanced indirect addressing techniques. For example, the multiplier can be used to calculate the addresses of three-dimensional matrices. After a CALU load of the auxiliary register, there is, however, a two-instruction-cycle delay before auxiliary registers can be used for address generation. The INDX and ARCR registers are accessible via the CALU, regardless of the condition of the NDX bit (i.e., SAMM ARCR writes only to the ARCR).

In addition to its use for address manipulation in parallel with other operations, the ARAU may also serve as an additional general-purpose arithmetic unit because the auxiliary register file can directly communicate with data memory. The ARAU implements 16-bit unsigned arithmetic, whereas the CALU implements 32-bit 2s-complement arithmetic. The BANZ and BANZD instructions permit the auxiliary registers to be used as loop counters.

The 3-bit auxiliary register pointer buffer (ARB), shown in Figure 3-11, provides storage for the ARP on subroutine calls when the automatic context switch feature of the device are not used.

Two circular buffers can operate at a given time and are controlled via the circular buffer control register (CBCR). The CBCR is defined as shown in Table 3–4.

Table 3-4. Circular Buffer Control Register (CBCR)

Bit	Name	Function
0-2	CAR1	Identifies which auxiliary register is mapped to circular buffer 1.
3	CENB1	Circular buffer 1 enable=1/disable=0. Set to 0 upon reset.
46	CAR2	Identifies which auxiliary register is mapped to circular buffer 2.
7	CENB2	Circular buffer 2 enable=1/disable=0. Set to 0 upon reset.

Upon reset (RS rising edge), both circular buffers are disabled. To define a circular buffer, load the CBSR1/2 with the start address of the buffer and CBER1/2 with the end address, and load the auxiliary register to be used with the buffer with an address between the start and end addresses. Finally, load CBCR with the appropriate auxiliary register number and set the enable bit. Note that the same auxiliary register can not be enabled for both circular buffers, or unexpected results will occur. As the address is stepping through the circular buffer, the auxiliary register value is compared against the value contained in CBER prior to the update to the auxiliary register value. If the current auxiliary register value and the CBER are equal and an auxiliary register modification occurs, the value contained in CBSR is automatically loaded into the AR. If the values in the CBER and the auxiliary register are not equal, the auxiliary register is modified as specified.

Circular buffers can be used with either increment- or decrement-type updates. If increment is used, then the value in CBER must be greater than the value in CBSR. If decrement is used, the value in CBER must be less than the value in CBSR. The other indirect addressing modes can be used; however, the ARAU tests only for the condition AR(ARP) = CBER. The ARAU will not detect an AR update that steps over the value contained in CBER. See subsection 4.1.6 for further details.

3.4.4 Memory-to-Memory Moves

The 'C5x provides instructions for data and program block moves and for data move functions that efficiently utilize the memory spaces of the device.

The BLDD instruction moves a block within data memory, the BLPD instruction moves a block from program memory to data memory, and the BLDP instruction moves a block from data memory to program memory. One of the addresses of these instructions comes from the data address generator, while the other comes either from a long immediate constant or from the BMAR. When used with the repeat instructions (RPT and RPTZ), these instructions efficiently perform block moves from on-chip or off-chip memory.

Implemented in on-chip data RAM, the DMOV (data move) function is equivalent to that of the 'C25. DMOV copies a word from the currently addressed data memory location in on-chip RAM to the next-higher location, while the data from the addressed location is being operated upon in the same cycle (e.g., by the CALU). An ARAU operation may also be performed in the same cycle when the indirect addressing mode is used. The DMOV function can implement algorithms that use the z^{-1} delay operation, such as convolution and digital filtering, where data is being passed through a time window. The data move function is at its highest efficiency when operating in dual-access on-chip memory. When operating in single-access memory, it requires an additional cycle. It is contiguous across the boundary of blocks B0 and B1. The MACD (multiply and accumulate with data move), MADD (multiply and accumulate with data move) and LTD (load TREG0 with data move and accumulate product) instructions make use of the data move function.

Note:

The data move operation cannot be performed on external data memory.

The TBLR/TBLW (table read/write) instructions transfer words between program and data spaces. TBLR reads words from program memory into data memory. TBLW writes words from data memory to program memory.

3.5 Central Arithmetic Logic Unit (CALU)

The 'C5x central arithmetic logic unit (CALU) contains a 16-bit scaling shifter, a 16 \times 16-bit parallel multiplier, a 32-bit arithmetic logic unit (ALU), a 32-bit accumulator (ACC), a 32-bit accumulator buffer (ACCB), and additional shifters at the outputs of both the accumulator and the multiplier. This section describes the CALU components and their functions. Figure 3–12 is a block diagram showing the components of the CALU. The following steps occur in the implementation of a typical ALU instruction:

- 1) Data is fetched from memory on the data bus,
- 2) Data is passed through the scaling shifter and the ALU where the arithmetic is performed, and
- 3) The result is moved into the accumulator.

One input to the ALU is always provided by the accumulator. The other input may be transferred from the product register (PREG) of the multiplier, the accumulator buffer (ACCB), or the scaling shifter that is loaded from data memory or the accumulator (ACC).



Figure 3–12. Central Arithmetic Logic Unit

3.5.1 Scaling Shifter

The 'C5x provides a scaling shifter that has a 16-bit input connected to the data bus and a 32-bit output connected to the ALU; see Figure 3–12. The scaling shifter produces a left shift of 0 to 16 bits on the input data. The shift count is specified by a constant embedded in the instruction word or by the value in TREG1. The LSBs of the output are filled with zeros; the MSBs may be either filled with zeros or sign-extended, depending upon the value of the SXM bit (sign-extension mode) of status register ST1.

The 'C5x also contains several other shifters that allow it to perform numerical scaling, bit extraction, extended-precision arithmetic, and overflow prevention. These shifters are connected to the output of the product register and the accumulator.

3.5.2 ALU and Accumulator

The 'C5x 32-bit ALU and accumulator implement a wide range of arithmetic and logical functions, the majority of which execute in a single clock cycle. Once an operation is performed in the ALU, the result is transferred to the accumulator where additional operations, such as shifting, may occur. Data that is input to the ALU may be scaled by the scaling shifter.

The ALU is a general-purpose arithmetic/logic unit that operates on 16-bit words taken from data memory or derived from immediate instructions. In addition to the usual arithmetic instructions, the ALU can perform Boolean operations, facilitating the bit manipulation ability required of a high-speed controller. One input to the ALU is always supplied by the accumulator, and the other input may be furnished from the product register (PREG) of the multiplier, the accumulator buffer (ACCB), or the output of the scaling shifter (that has been read from data memory or from the ACC). After the ALU has performed the arithmetic or logical operation, the result is stored in the accumulator. For the following example, assume ACC = 0, PREG = 000222200h, PM = 00, and ACCB = 000333300h:

LACC	#01111h,8	;ACC = 00111100. Load ACC from prescaling :shifter
APAC		;ACC = 00333300. Add to ACC the ;product register.
ADDB		;ACC = 006666600. Add to ACC the :accumulator buffer.

The 32-bit accumulator (ACC) can be split into two 16-bit segments for storage in data memory; see Figure 3–12. Shifters at the output of the accumulator provide a left shift of 0 to 7 places. This shift is performed while the data is being transferred to the data bus for storage. The contents of the accumulator remain unchanged. When the postscaling shifter is used on the high word of the accumulator (bits 16–31), the MSBs are lost and the LSBs are filled with bits shifted in from the low word (bits 0–15). When the postscaling shifter is used on the ACC = 0FF234567h:

 SACL
 TEMP1,7
 ;TEMP1 = 0B380
 ACC = 0FF234567.

 SACH
 TEMP2,7
 ;TEMP2 = 91A2
 ACC = 0FF234567.

The 'C5x supports floating-point operations for applications requiring a large dynamic range. By performing left shifts, the NORM (normalization) instruction is used to normalize fixed-point numbers contained in the accumulator. The four bits of the TREG1 define a variable shift through the scaling shifter for the ADDT/LACT/SUBT instructions (add to / load to / subtract from accumulator

with shift specified by TREG1). These instructions are useful in denormalizing a number (converting from floating-point to fixed-point). They are also useful in execution of an automatic gain control (AGC) going into a filter.

The single-cycle 1-bit to 16-bit right shift of the accumulator can efficiently align the accumulator's contents. This, coupled with the 32-bit temporary buffer on the accumulator, enhances the effectiveness of the CALU in extended-precision arithmetic. The accumulator buffer register (ACCB) provides a temporary storage place for a fast save of the accumulator. The ACCB can also be used as an input to the ALU. The minimum or maximum value in a string of numbers can be found by comparing the contents of the ACCB with the contents of the ACC. The minimum or maximum value is placed in both registers, and, if the condition is met, the carry bit (C) is set to 1. The minimum and maximum functions are executed by the CRLT and CRGT instructions, respectively. These operations are signed arithmetic operations. For the following examples, assume ACC=012345678h and ACCB= 076543210h:

CRLT ;ACC = ACCB = 12345678. C = 1. CRGT ;ACC = ACCB = 76543210. C = 0.

The accumulator's overflow saturation mode may be enabled/disabled by setting/resetting the OVM bit of ST0. When the accumulator is in the overflow saturation mode and an overflow occurs, the overflow flag is set and the accumulator is loaded with either the most positive or the most negative value representable in the accumulator, depending upon the direction of the overflow. The value of the accumulator upon saturation is 07FFFFFFh (positive) or 08000000h (negative). If the OVM (overflow mode) status register bit is reset and an overflow occurs, the overflowed results are loaded into the accumulator without modification. Note that logical operations cannot result in overflow.

The 'C5x can execute a variety of branch instructions that depend on the status of the ALU and the accumulator. For example, execution of the instruction BCND can depend on a variety of conditions in the ALU and the accumulator. The BACC instruction allows branching to an address stored in the accumulator. The bit test instructions (BITT and BIT) facilitate branching on the condition of a specified bit in data memory.

The 'C5x accumulator also has an associated carry bit that is set or reset, depending on various operations within the device. The carry bit allows more efficient computation of extended-precision products and additions or subtractions. It is quite useful in overflow management. The carry bit is affected by most arithmetic instructions as well as the single-bit shift and rotate instructions. It is not affected by loading the accumulator, logical operations, or other such non-arithmetic or control instructions. Examples of carry bit operations are shown in Figure 3–13.

Figure 3–13. Examples of Carry Bit Operations

	С	MSI	з					1	LS	В	С	MS	в					1	LSI	в
	Х	F	F	F	F	F	F	F	F	ACC	· X	0	0	0	0	0	0	0	0	ACC
		+							1			_							1	
	1	0	0	0	0	0	0	0	0		0	F	F	F	F	F	F	F	F	
	С	MSI	3					1	LS	В	С	MS	в]	LSI	в
	Х	7	F	F	F	F	F	F	F	ACC	Х	8	0	0	0	0	0	0	1	ACC
		+							1	(OVM=0)									2	
(OVM	=0)																			
	0	8	0	0	0	0	0	0	0		1	7	F	F	F	F	F	F	F	
	С	MSI	3					1	LS	В	С	MS	в					1	LŞI	в
	1	0	0	0	0	0	0	0	0	ACC	0	F	F	F	F	F	F	F	F	ACC
		+							0	(ADDC)		-							1	
(SUB	<u>B)</u>																			
	0	0	0	0	0	0	0	0	1		1	F	F	F	F	F	F	F	d	

Shown in the examples of Figure 3–13, the value added to or subtracted from the accumulator may come from the input scaling shifter, ACCB, or PREG. The carry bit is set if the result of an addition or accumulation process generates a carry; it is reset to zero if the result of a subtraction generates a borrow. Otherwise, it is cleared after an addition or set after a subtraction.

The ADDC (add to accumulator with carry) and SUBB (subtract from accumulator with borrow) instructions use the previous value of carry in their addition/ subtraction operation. The ADCB (add ACCB to accumulator with carry) and the SBBB (subtract ACCB from accumulator with borrow) also use the previous value of carry.

The one exception to operation of a carry bit, as shown in Figure 3–13, is in the use of ADD with a shift count of 16 (add to high accumulator) and SUB with a shift count of 16 (subtract from high accumulator). This case of the ADD instruction can set the carry bit only if a carry is generated, and this case of the SUB instruction can reset the carry bit only if a borrow is generated; otherwise, neither instruction affects it. This feature is useful for extended precision arithmetic, as discussed in Chapter 7.

Two conditional operands, C and NC, are provided for branching, calling, returning, and conditionally executing according to the status of the carry bit. The CLRC, LST #1, and SETC instructions can also be used to load the carry bit. The carry bit is set to one on a hardware reset.

The SFL and SFR (in-place one-bit shift to the left/right) instructions and the ROL and ROR (rotate to the left/right) instructions shift or rotate the contents of the accumulator through the carry bit. The SXM bit affects the definition of the SFR (shift accumulator right) instruction. When SXM = 1, SFR performs an arithmetic right shift, maintaining the sign of the accumulator's data. When SXM = 0, SFR performs a logical shift, shifting out the LSBs and shifting in a zero for the MSB. The SFL (shift accumulator left) instruction is not affected by the SXM bit and behaves the same in both cases, shifting out the MSB and

shifting in a zero. The repeat (RPT and RPTZ) instructions may be used with the shift and rotate instructions for multiple-bit shifts.

The SFLB, SFRB, RORB, and ROLB instructions can shift or rotate the 65-bit combination of the accumulator, ACCB, and carry bit as described above.

The accumulator can also be right-shifted 0-31 bits in two instruction cycles or 1-16 bits in one cycle. The bits shifted out are lost, and the bits shifted in are either zeros or copies of the original sign bit, depending on the value of the SXM status bit. A shift count of 1 to 16 is embedded in the instruction word of the BSAR instruction. For example, let ACC = 012345678h:

BSAR 7 ;ACC = 02468ACE.

The right shift can also be controlled via TREG1. The SATL instruction shifts the ACC by 0-15 bits as defined by bits 3-0 of TREG1. The SATH instruction shifts the ACC 16 bits to the right if bit 4 of TREG1 is a 1. The following code sequence executes a 0- to 31-bit right shift of the ACC based on the shift count stored at SHFT. As an example, consider the value stored at SHFT = 01Bh and ACC = 012345678h:

LMMR TREG1,SH	FT ;TREG1 = shift count 0 - 31. TREG1 = 1B
SATH	; If shift count > 15, then ACC >> 16
	; ACC = 00001234
SATL	;ACC >> shift count. ACC = 00000002

3.5.3 Multiplier, TREG0, and PREG

The 'C5x uses a 16×16 -bit hardware multiplier that is capable of computing a signed or an unsigned 32-bit product in a single machine cycle. All multiply instructions, except the MPYU (multiply unsigned) instruction, perform a signed multiply operation in the multiplier. That is, two numbers being multiplied are treated as 2s-complement numbers, and the result is a 32-bit twos-complement number. As shown in Figure 3–12, the following two registers are associated with the multiplier:

16-bit temporary register (TREG0) that holds one of the operands for the multiplier, and

32-bit product register (PREG) that holds the product.

Four product shift modes (PM) are available at the PREG's output. These shift modes are useful for performing multiply/accumulate operations, performing fractional arithmetic, or justifying fractional products. The PM field of status register ST1 specifies the PM shift mode, as shown in Table 3–5.

Table 3–5. Product Shift Modes

PM	Resulting Shift
00	No shift
01	Left shift of 1 bit
10	Left shift of 4 bits
11	Right shift of 6 bits
The product is shifted one bit to compensate for the extra sign bit gained in multiplying two 16-bit 2s-complement numbers (MPY). The four-bit shift is used in conjunction with the MPY instruction with a short immediate value (13 bits or less) to eliminate the four extra sign bits gained in multiplying a16-bit number times a 13-bit number. The output of PREG can, instead, be right-shifted 6 bits to enable the execution of up to 128 consecutive multiply/accumulates without the possibility of overflow. Note that, when the right shift is specified, the product is always sign-extended, regardless of the value of SXM.

The LT (load TREG0) instruction normally loads TREG0 to provide one operand (from the data bus), and the MPY (multiply) instruction provides the second operand (also from the data bus). A multiplication can also be performed with a short or long immediate operand by using the MPY instruction with an immediate operand. A product can be obtained every two cycles except when a long immediate operand is used.

Four multiply/accumulate instructions (MAC, MACD, MADD, and MADS) fully utilize the computational bandwidth of the multiplier, allowing both operands to be processed simultaneously. The data for these operations can be transferred to the multiplier each cycle via the program and data buses. This facilitates single-cycle multiply/accumulates when used with repeat (RPT and RPTZ) instructions. In these instructions, the coefficient addresses are generated by the PC, while the data addresses are generated by the ARAU. This allows the repeated instruction to sequentially access the values from the coefficient table and step through the data in any of the indirect addressing modes. The RPTZ instruction also clears the accumulator and the product register to initialize the multiply/accumulate operation. As an example, consider multiplying the row of one matrix times the column of a second matrix. For this example, consider 10×10 matrices, MTRX1 points to the beginning of the first matrix, INDX = 10, and AR(ARP) points to the beginning of the second matrix:

```
RPTZ #9 ;For i = 0, i < 10, i++
MAC MTRX1,*0+ ;PREG=DATA(MTRX1+i) x DATA[MTRX2 + (ixINDX)]
;ACC += PREG.
APAC ;ACC += PREG.
```

The MAC and MACD instructions obtain their coefficient pointer from a long immediate address and are, therefore, two-word instructions. The MADS and MADD instructions obtain their coefficient pointer from the BMAR and are, therefore, one-word instructions. The use of the BMAR as a source to the coefficient table enables one block of code to support multiple applications and makes it unnecessary to modify executable code to change the long immediate address. The MACD and MADD instructions also include a data move (DMOV) operation that, in conjunction with the fetch of the data multiplicand, writes the data value to the next-higher data address.

The MACD and MADD instructions, when repeated, support filter constructs (weighted running averages) so that as the sum-of-products is executed, the

sample data is shifted in memory to make room for the next sample and to throw away the oldest sample. Circular addressing with MAC and MADS instructions may also be used to support filter implementation.

For the example below, AR(ARP) points to the oldest of the samples. BMAR points to the coefficient table. In addition to initiating the repeat operation, the RPTZ instruction also clears the accumulator and the product register. In this example, the PC is stored in a temporary register while the repeated operation is executed. Next, the PC is loaded with the value stored in BMAR. The program bus is used to address the coefficients and, as the MADD is repeatedly executed, the PC increments to step through the coefficient table. The ARAU generates the address of the sample data. Indirect addressing with decrement steps the sample data, starting with the oldest data. As the data is fetched, it is also written to the next higher location in data memory. This operation aligns the data for the next execution of the filter by moving the oldest sample out past the end of the sample's array and making room for the new sample at the beginning of the sample array. The previous product (PREG) is added to the accumulator (ACC), while the two fetched values are multiplied and the product loaded into the PREG. Note that the DMOV portion of the MACD and MADD instructions will not function with external data memory addresses.

RPTZ	#9	; ACC = PREG =	0. For	I =	9	то	0	Do
MADD	*	;SUM $A_I \times X_I$.	$X_{I+1} =$	X _I .				
APAC		;FINAL SUM.						

The MPYU instruction performs an unsigned multiplication, which greatly facilitates extended-precision arithmetic operations. The unsigned contents of TREG0 are multiplied by the unsigned contents of the addressed data memory location, with the result placed in PREG. This allows operands of greater than 16 bits to be broken down into 16-bit words and processed separately to generate products of greater than 32 bits. The SQRA (square/add) and SQRS (square/subtract) instructions pass the same value to both inputs of the multiplier for squaring a data memory value.

After the multiplication of two 16-bit numbers, the 32-bit product is loaded into the 32-bit product register (PREG). The product from the PREG may be transferred to the ALU or to data memory via the SPH (store product high) and SPL (store product low).

3.6 System Control

System control on the 'C5x is provided by the program counter, hardware stack, PC-related hardware, external reset signal, interrupts (see Section 3.8), status registers, and repeat counters. The following subsections describe the function of each of these components in system control and pipeline operation.

3.6.1 Program Address Generation and Control

The 'C5x has a 16-bit program counter (PC) and an eight-deep hardware stack for PC storage. The program counter addresses internal and external program memory in fetching instructions. The stack is used during interrupts and subroutines.

The program counter addresses program memory, either on-chip or off-chip, via the program address bus (PAB). Through the PAB, an instruction is addressed in program memory and loaded into the instruction register (IREG). When the IREG is loaded, the PC is ready to start the next instruction fetch cycle.

The PC can be loaded in a number of ways. When code is sequentially executed, the PC is loaded with PC + 1. When a branch is executed, the PC is loaded with the long immediate value directly following the branch instruction. In the case of a subroutine call, the PC+2 is pushed onto the stack and then loaded with the long immediate value directly following the call instruction. The return instructions pop the stack back into the PC to return to the calling or interrupting sequence of code. In the case of a software trap or interrupt trap, the PC is loaded with the address of the appropriate trap vector. The contents of the accumulator may be loaded into the PC to implement computed GOTO operations. This can be accomplished with the BACC (branch to address in accumulator) or CALA (call subroutine at location specified by ACC) instructions.

The PAB bus can also address data stored in either program or data space. This makes it possible, in repeated instructions, to fetch a second operand in parallel with the data bus for two-operand operations. When repeated, the array addressed by the PAB is sequentially accessed via the incrementing of the PC. The block transfer instructions (BLDD, BLDP, and BLPD) use both buses so that, when repeated, the pipeline structure can be reading the next operand while writing the current one. The BLPD instruction loads the PC with either the long immediate address following the BLPD or with the contents of the block move address register (BMAR). The PAB bus is then used to fetch the source data from program space in this block move operation. The BLDP executes in the same way, except that the PAB bus is used for the destination operation. The BLDD instruction uses the PAB bus to address data space.

The TBLR and TBLW instructions operate much like the BLPD and BLDP instructions, respectively, except that the PC is loaded with the low 16 bits of the accumulator instead of the BMAR or long immediate address. This facilitates calculated table look-up operations. The multiply/accumulate operations (MAC, MACD, MADD, and MADS) use the PAB bus to address their coefficient table. The MAC and MACD instructions load the PC with the long immediate address following the instruction. The MADD and MADS instructions load the PC with the contents of BMAR.

To start a new fetch cycle, the PC is loaded either with PC +1 or with a branch address (for instructions such as branches, calls, and interrupts). In the case of conditional branches where the branch is not taken, the PC is incremented once more beyond the location of the branch immediate address. In addition to the conditional branches, the 'C5x has a full complement of conditional calls, executes, and returns. These instructions execute according to the following conditions:

Operand	Condition	Description
EQ	ACC = 0	Accumulator equal to zero
NEQ	ACC = 0	Accumulator not equal to zero
LT	ACC < 0	Accumulator less than zero
LEQ	ACC ≤ 0	Accumulator less than or equal to zero
GT	ACC > 0	Accumulator greater than zero
GEQ	ACC ≥ 0	Accumulator greater than or equal to zero
С	C = 1	Accumulator carry set to one
NC	C = 0	Accumulator carry set to zero
OV	OV = 1	Accumulator overflow detected
NOV	OV = 0	No accumulator overflow detected
BIO	BIO is low	BIO signal is low
TC	TC = 1	Test/control flag set to one
NTC	TC = 0	Test/control flag set to zero
UNC	none	Unconditional operation

Multiple conditions can be defined in the operands of the conditional instructions. If multiple conditions are defined, all conditions must be met. For example,

BCND BRANCH,LT,NOV ; If ACC < 0 and no overflow.

In this example, both conditions must be met (that is, OV = 0 and ACC < 0) for the branch to be taken.

The conditional branch is a two-word instruction. The conditions for the branch are not stable until the fourth cycle of the branch instruction pipeline execution, because the previous instruction must have completely executed for the accumulator's status bits to be accurate. Therefore, the pipeline controller stops the decode of instructions following the branch until the conditions are valid. If the conditions defined in the operands of the instruction are met, then the PC is loaded with the second word and the core CPU starts refilling the pipeline with instructions at the branch address. Because the pipeline has been flushed, the branch instruction has an effective execution time of four cycles if the branch is taken. If, however, any of the conditions are not met, the pipeline controller allows the next instruction (already fetched) to be decoded. This means that if the branch is not taken, the effective execution time of the branch is two cycles.

The subroutine call can also be executed conditionally. The CC instruction operates like the BCND except that the PC pointing to the instruction following the CC is pushed onto the PC stack. This sets up the return (by RET) to pop the stack to return to the calling sequence. A subroutine or function can have multiple return paths based upon the data being processed. Using conditional returns (RETC) avoids the need for conditionally branching around the return. For example,

	CC	OVER_FLOW, OV	; If overflow, then execute the
	•		;overflow-handling routine.
	•		
OVER_F	LOW		;Overflow-handling routine.
	•		
	•		
	RETC	GEQ	; If ACC >= 0, then return.
	•		
	•		
	Ret		;Return.

In the example, an overflow-handling subroutine is called if the main algorithm causes an overflow condition. During the subroutine, the ACC is checked and, if it is positive, the subroutine returns to the calling sequence. If not, additional processing is necessary before the return. Note that RETC, like RET, is a single-word instruction. However, because of the potential PC discontinuity, it still operates with the same effective execution time as BCND and CC.

To avoid flushing the pipeline and causing extra cycles, the 'C5x has a full set of delayed branches, calls, and returns. In the delayed operation of branches, calls, or returns, the two-instruction words following the delayed instruction are executed while the instructions at and following the branch address are being fetched—therefore, giving an effective two-cycle branch instead of flushing the pipeline. If the instruction following the delayed branch is a two-word instruction, only that instruction is executed before the branch is taken. For example,

OPL #030h,PMST BCND NEW_ADRS,EQ

or

BCNDD NEW_ADRS,EQ OPL #030h,PMST. The first code segment takes six cycles to execute (two for the OPL and four for the BCND). The second code segment takes four cycles because the two dead cycles following the BCNDD are filled with the OPL instruction. Note that the condition tested on the branch is not affected by the OPL instruction, thus, allowing it to be executed after the branch.

In cases where the conditional branch is used to skip over one or two words of code, the branch can be replaced with the conditional execute instruction. For example,

```
BCND SUM,NC
ADD ONE
SUM APAC
```

or

```
XC 1,C
ADD ONE
APAC
```

The first code segment takes six cycles. The second code segment takes three cycles. If the condition is met in the second code segment, the ADD is executed. If the condition is not met, then a NOP is forced in the instruction register over the ADD. Note that the condition must be stable one full cycle before the XC instruction is executed. This is to assure that the decision is made on the condition before the instruction following the XC is decoded (auxiliary register updates occur during the decode phase of an instruction, so the instruction must be stopped before the decode to make sure it is not executed). The user should avoid affecting the XC test conditions one instruction word before the XC. Without interrupts, this instruction will have no effect on the XC. However, with interrupts, an interrupt can trap between the instruction and the XC so that the condition is affected prior to the XC execution. The following examples show this cycle dependency:

LACL	# 0	; ACC = 0 .
ADD	TEMP1	; ACC = TEMP1.
XC	2,EQ	; If $ACC == 0$,
SPLK	#0EEEEh,TEMP2	; Then TEMP2 = EEEE.
or		
LACL	#0	;ACC = $0.$
ADD	#01234h	;ACC = 00001234 .
XC	2,EQ	; If ACC == 0 ,
SPLK	#OEEEEh,TEMP2	;Then TEMP2 is unmodified.

In the first code segment, TEMP2 = EEEE. The NEQ status, caused by the ADD instruction, is not established at the time the decision is made by the XC instruction. Therefore, the previous condition of EQ, caused by the ZAC instruction, determines the conditional execute. Since this condition is met, TEMP2 is loaded by the SPLK instruction. Note that interrupts can trap before the XC and after the ADD so that the SPLK will not execute. In the second code

segment, TEMP2 is not set to EEEE. The NEQ status, caused by the ADD instruction, is established one full cycle before the XC execution phase because the long immediate value (#01234h) used in the ADD caused it to be a two-cycle instruction. Since the condition is not met, a NOP is forced over both words of the two-word SPLK instruction, and, therefore, TEMP2 is not affected. Note that interrupts have no effect on this instruction sequence.

The 'C5x also has a feature that allows the execution of a single instruction N + 1 times where N is the value loaded in a 16-bit repeat counter (RPTC). If the repeat feature is used, the instruction is executed and the RPTC is decremented until the RPTC goes to zero. This feature is useful with many instructions, such as NORM (normalize contents of accumulator), MACD (multiply and accumulate with data move), and SUBC (conditional subtract). As instructions repeat, the program address and data buses are freed to fetch a second operand in parallel with the data address and data buses. This allows instructions such as MACD and BLPD to effectively execute in a single cycle when they repeat. See Section 7.6, *Single Instruction Repeat Loops*, for details on these instructions.

The stack is 16 bits wide and eight levels deep. The PC stack is accessible through the use of the PUSH and POP instructions. Whenever the contents of the PC are pushed onto the top of the stack, the previous contents of each level are pushed down, and the bottom (eighth) location of the stack is lost. Therefore, data will be lost if more than eight successive pushes occur before a pop. The reverse happens on pop operations. Any pop after seven sequential pops yields the value at the bottom stack level, and all of the stack levels then contain the same value. Two additional instructions, PSHD and POPD, push a data memory value onto the stack or pop a value from the stack to data memory. These instructions allow a stack to be built in data memory for the nesting of subroutines/interrupts beyond eight levels. See Section 7.3, *Software Stack*, for details on software stack.

3.6.2 Pipeline Operation

Instruction pipelining consists of the sequence of bus operations that occur during instruction execution. In the operation of the pipeline, the instruction fetch, decode, operand fetch, and execute operations are independent, which allows overall instruction executions to overlap. Thus, during any given cycle, one to four different instructions can be active, each at a different stage of completion, resulting in a four-deep pipeline. Figure 3–14 shows the operation of the four-level pipeline for single-word single-cycle instructions executing with no wait states. The pipeline is essentially invisible to the user except in some cases, such as auxiliary register updates, memory-mapped accesses of the CPU registers, the NORM instruction, and memory configuration commands.

Figure 3–14. Four-Level Pipeline Operation



ARAU updates of auxiliary registers execute during the decode (second phase) of the pipeline. This allows the address to be generated before the operand fetch phase. However, memory-mapped accesses (e.g., SAMM, LMMR, SACL, or SPLK) of these registers happen on the execute phase of the pipeline. This means that the next two instructions after a memory-mapped load of the auxiliary register should not use this auxiliary register. In addition, modifications to the memory-mapped registers INDX and ARCR also occur in the execution phase of the pipeline. Therefore, any auxiliary register updates using the INDX register or auxiliary register compares using the ARCR register must occur at least two cycles after a load of these registers. The following code examples illustrate the effects of a memory-mapped write to an auxiliary register:

EXAM1	LAR AR	2,#067h	; AR2 = 67.
	LACC	#064h	; ACC = 00000064.
	SAMM	AR2	;This update is overridden by *- up- ;dates on the next two instructions.
	LACC	*	; AR2 = 66.
	ADD	*	; AR2 = 65.
or			
EXAM2	LAR AR	2,#067h	;AR2 = 67 .
	LACC	#064h	; ACC = 00000064.
	SAMM	AR2	;LACC *- update happens before
			;SAMM write.
	LACC	*	; AR2 = 66.
	NOP		;AR2 = 64 {SAMM write to AR2 happens
			; in parallel with the NOP.
	ADD	*	:AR2 = 63.

or

•.			
EXAM3	LAR	AR2,#067h	;AR2 = 67 .
	LACC	#064h	; $ACC = 00000064$.
	SAMM	AR2	; AR2 = 64.
	NOP		; Pipeline protection.
	NOP		; Pipeline protection.
	LACC	*	; AR2 = 63.
	ADD	*	;AR2 = 62.

In EXAM1, the decode phase of the ADD instruction is on the same cycle as the execute (write) phase of the SAMM instruction. Both of these instructions are trying to load AR2. The ADD *- update does load AR2, while the SAMM execution is voided. In EXAM2, a NOP is strategically placed to avoid the conflict between the ADD *- update of the AR2 and the SAMM write to AR2. In this code's sequence:

 $AR2 = 67 \rightarrow 66 \rightarrow 64 \rightarrow 63$

Note that the LACC address is based on the value in AR2 before the SAMM write to AR2. In EXAM3, the SAMM write to AR2 is completed before either the LACC or the ADD have updated AR2. Any two instruction words that do not update AR2 can be used in place of the two NOP instructions. This could be two one-word instructions or one two-word instruction. The results obtained by EXAM1 and EXAM2 code examples may be different if the code is interruptible. The user should avoid writing code similar to EXAM1 and EXAM2.

The pipeline effect described above requires writes to memory-mapped registers to allow for a latency between the write and an access of that register. These registers can be accessed by 'C5x instructions in the decode and operand fetch phases of the pipeline. Table 3–6 outlines the latency required between an instruction that writes the register via its memory-mapped address, and the access of that register by subsequent instructions. Note that all direct accesses to the registers that do not use memory-mapped addressing (such as all 'C25-compatible instructions, like LAR, LT, etc) are pipelined-protected and, hence, do not require any latency.

Name	Description	Words	Affects
GREG	Global memory allocation register	1	Next 1 word uses previous map
PMST	Processor mode status register	2	Next 2 words use previous map
TREG1	Dynamic shift count	1	Next 1 word uses old shift count
TREG2	Dynamic bit address	1	Next 1 word uses old bit address
ARx	Auxiliary registers 0–7	2	Next word uses previous value; second word update gets over written
INDX	Index register	2	Next 2 words use previous value
ARCR	Auxiliary register compare register	2	Next 2 words use previous value
CBSR	Circular buffer start registers 1 and 2	2	Next 2 words use previous value
CBER	Circular buffer end registers 1 and 2	2	Next 2 words cannot be end of buffer
CBCR	Circular buffer control register	2	Next 2 words cannot be end of buffer
BMAR	Block move address register	1	Next 1 word uses previous value
PDWSR	Program/data S/W wait state register	1	Next 1 word uses previous count
IOWSR	I/O space S/W wait state register	1	Next 1 word uses previous count
CWSR	S/W wait state control register	1	Next 1 word uses previous modes
CNF	Configuration bit in ST1 register	2	Next 2 words use previous map

Table 3–6. Latencies Required

The NORM instruction affects AR(ARP) during its execute phase of the pipeline. The same pipeline management, as described above, works in this case. The assembler can detect an auxiliary register update or store (SAR) directly after a NORM instruction and insert NOP instructions automatically to maintain source-code compatibility with the 'C25 (–p option).

The 'C5x core CPU supports the reconfiguration of memory segments, both internal and external to the device. The reconfiguration operations happen during the execute phase of the pipeline. Therefore, before an instruction uses the new configuration, at least two instruction words should follow the instruction that reconfigures memory. In the following example, assume AR(ARP) = 0200h and RAMB0(0) = 1.

 CLRC
 CNF
 ; Map RAM B0 to data space.

 LACC
 #01234h
 ; ACC = 00001234.

 ADD
 *
 ; ACC = 00001235.

Notice the use of the LACC #01234h to fill the two-word requirement. Because a long immediate operand is used, this is a two-word instruction and, therefore, meets the requirement. This also applies to memory configurations controlled by the PMST register.

If main code is running in the B0 block (CNF=1) and an ISR not in B0 changes CNF to 0, a RETE will not restore CNF in time to fetch the next instruction from the B0 block. Thus, in the ISR, the CNF bit should be set to 1 at least two words before the RETE.

3.6.3 Status and Control Registers

There are four key status and control registers for the 'C5x core. ST0 and ST1 contain the status of various conditions and modes compatible with the 'C25, while PMST and CBCR contain extra status and control information for control of the enhanced features of the 'C5x core. These registers can be stored into data memory and loaded from data memory, thus allowing the status of the machine to be saved and restored for subroutines. ST0, ST1, and PMST each have an associated one-deep stack for automatic context-saving when an interrupt trap is taken. The stack is automatically popped upon a return from interrupt (RETI or RETE). Note that the XF bit in ST1 is not saved on the one-deep stack or restored from that stack on an automatic context save. This feature allows the XF pin to be toggled in an interrupt service routine while still allowing automatic context saves.

The PMST and CBCR registers reside in the memory-mapped register space in page zero of data memory space. Therefore, they can be acted upon directly by the CALU and the PLU. They can be saved in the same way as any other data memory location. Note that the CALU and the PLU operations change the bits of these status registers during the execute phase of the pipeline. The next two instruction words, following an update of these status registers, may not be affected by the reconfiguration caused by the status update, as shown in Table 3–6.

The LST instruction writes to ST0 and ST1, and the SST instruction reads from them, except that the INTM bit is not affected by the LST instruction. Unlike the PMST and CBCR registers, the ST0 and ST1 registers do not reside in the memory map and, therefore, cannot be handled by using the PLU instructions. The individual bits of these registers can be set or cleared with the SETC and CLRC instructions. For example, the sign-extension mode is set with SETC SXM or cleared with CLRC SXM.

Figure 3–15 shows the organization of the four status registers, indicating all status bits contained in each. Several bits in the status registers are reserved and read as logic ones. Table 3–7 defines all the status/control bits.

Figure 3–15. Status and Control Register Organization



Table 3–7. Status Register Field Definitions

Field	Function
ARB	Auxiliary Register Pointer Buffer. Whenever the ARP is loaded, the old ARP value is copied to the ARB except during an LST instruction. When the ARB is loaded via an LST #1 instruction, the same value is also copied to the ARP. This is useful when restoring context (when not using the automatic context save) in a subroutine that modifies the current ARP.
ARP	Auxiliary Register Pointer. This three-bit field selects the AR to be used in indirect addressing. When the ARP is loaded, the old ARP value is copied to the ARB register. ARP may be modified by memory-reference instructions when indirect addressing is used, and by the MAR and LST instructions. The ARP is also loaded with the same value as ARB when an LST #1 instruction is executed.
AVIS	Address VISibility Mode. This mode allows the internal program address to appear at the pins of the device so that the internal program address can be traced and the interrupt vector can be decoded in conjunction with IACK when the interrupt vectors reside in on-chip memory. The internal program address is driven to the pins when AVIS = 0. The address lines do not change with internal program when AVIS = 1. Note that the control lines and data lines are not effected when AVIS = 0 and the address bus is driven with the last address on the bus. The AVIS bit is set to zero at reset.
BRAF	Block Repeat Active Flag. This bit indicates whether block repeat is currently active. Writing a zero to this bit deactivates block repeat. BRAF is set to zero upon reset.
С	Carry Bit. This bit is set to 1 if the result of an addition generates a carry, or is reset to 0 if the result of a subtraction generates a borrow. Otherwise, it is reset after an addition or is set after a subtraction, unless the instruction is ADD or SUB with a 16-bit shift. In these cases, the ADD can only set and the SUB only reset the carry bit, but they cannot affect it otherwise. The single-bit shift and rotate instructions, as well as the SETC, CLRC, and LST #1 instructions also affect this bit. C is set to 1 on a reset.

Table 3–7. Status Register Field Definitions (Continued)

Field	Function
CAR1	Circular Buffer 1 Auxiliary Register. These three bits identify which auxiliary register is assigned to circu- lar buffer 1.
CAR2	Circular Buffer 2 Auxiliary Register. These three bits identify which auxiliary register is assigned to circu- lar buffer 2.
CENB1	Circular Buffer 1 Enable. This bit, when set to 1, enables circular buffer 1. When CENB1 is set to 0, circu- lar buffer 1 is disabled. CENB1 is set to zero upon reset.
CENB2	Circular Buffer 2 Enable. This bit, when set to 1, enables circular buffer 2. When CENB2 is set to 0, circu- lar buffer 2 is disabled. CENB2 is set to zero upon reset.
CNF	On-chip RAM Configuration Control Bit. If this bit is set to 0, the reconfigurable-data dual-access RAM blocks are mapped to data space; otherwise, they are mapped to program space. The CNF may be modi- fied by the SETC CNF, CLRC CNF, and LST #1 instructions. RS sets the CNF to 0.
DP	Data Memory Page Pointer. The 9-bit DP register is concatenated with the 7 LSBs of an instruction word to form a direct memory address of 16 bits. DP may be modified by the LST and LDP instructions.
НМ	Hold Mode Bit. When $HM = 1$, the processor halts internal execution when acknowledging an active HOLD. When $HM = 0$, the processor may continue execution out of internal program memory but puts its external interface in a high-impedance state. This bit is set to 1 by reset.
INTM	Interrupt Mode Bit. When this bit is set to 0, all unmasked interrupts are enabled. When it is set to 1, all maskable interrupts are disabled. INTM is set and is reset by the SETC INTM and CLRC INTM instructions. RS and IACK also set INTM. INTM has no effect on the unmaskable RS and NMI interrupts. Note that INTM is unaffected by the LST instruction. This bit is set to 1 by reset. It is also set to 1 when a maskable interrupt trap is taken. It is reset to 0 when a RETE (return from interrupt with interrupt enable) is executed.
IPTR	Interrupt Vector Pointer. These five bits point to the 2K page where the interrupt vectors reside. This allows you to remap the interrupt vectors to RAM for boot-loaded operations. At reset, these bits are all set to zero. Therefore, the reset vector always resides at zero in the program memory space.
MP/MC	Microprocessor/Microcomputer Bit. When this bit is set to zero, the on-chip ROM is enabled. When it is set to one, the on-chip ROM is not addressable. This bit is set to the value corresponding to the logic level on the MP/MC pin at reset. The level on the MP/MC pin is sampled at device reset only and can have no effect until the next reset.
NDX	Enable Extra Index Register. This bit configures indexed indirect addressing and auxiliary address register compare to operate either in a 'C2x-compatible mode (NDX = 0) or in a 'C5x-enhanced mode (NDX = 1). When NDX = 0, any 'C2x-compatible instruction that modifies or loads AR0, also modifies/loads the INDX and ARCR registers in addition to AR0. This is because the 'C2x devices use AR0 for indexing and AR compare operations. When NDX = 1, INDX and ARCR are not affected by any 'C2x-compatible instruction. NDX = 0 at reset.
ov	Overflow Flag Bit. As a latched overflow signal, OV is set to 1 when overflow occurs in the ALU. Once an overflow occurs, the OV remains set until a reset, BCND(D) on OV/NOV, or LST instruction clears OV.
OVLY	RAM Overlay Bit. This bit enables on-chip single-access program RAM cells to be mapped into data space. If OVLY is set to one, the block of memory is mapped into data space. If it is set to 0, the memory block is not addressable in data space. See Table 3–8 for the mappings of specific 'C5x devices. This bit is set to zero at reset.

Field	Function
OVM	Overflow Mode Bit. When OVM is set to 0, overflowed results overflow normally in the accumulator. When set to 1, the accumulator is set to either its most positive or most negative value upon encountering an overflow. The SETC and CLRC instructions set and reset this bit, respectively. LST may also be used to modify the OVM.
РМ	Product Shift Mode. If these two bits are 00, the multiplier's 32-bit product is not shifted when transferred to the ALU. If $PM = 01$, the PREG output is left-shifted one place when transferred to the ALU, with the LSB zero-filled. If $PM = 10$, the PREG output is left-shifted by four bits when transferred to the ALU, with the LSBs zero-filled. PM = 11 produces a right shift of six bits, sign-extended. Note that the PREG contents remain unchanged. The shift also takes place when the contents of the PREG are stored to the data memory. PM is loaded by the SPM and LST #1 instructions. The PM bits are cleared by RS.
RAM	Program RAM Enable. This bit enables mapping of on-chip single-access RAM blocks into program space. RAM set to 1 maps the memory block in program space. RAM set to 0 removes the memory block from the program space. See Table 3–8 for the mappings of specific 'C5x devices. This bit is set to zero at reset.
SXM	Sign-Extension Mode Bit. SXM = 1 produces sign extension on data as it is passed into the accumulator through the scaling shifter. SXM = 0 suppresses sign extension. SXM does not affect the definitions of certain instructions; e.g., the ADDS instruction suppresses sign extension, regardless of SXM. This bit is set by the SETC SXM, reset by the CLRC SXM instructions, and may be loaded by the LST #1. SXM is set to 1 by reset.
тс	Test/Control Flag Bit. The TC bit is affected by the BIT, BITT, CMPR, LST #1, NORM, CPL, XPL, OPL, and APL instructions. The TC bit is set to a 1 if (1) a bit tested by BIT or BITT is a 1, (2) a compare condition tested by CMPR exists between ARCR and another AR pointed to by ARP, (3) the exclusive-OR function of the two MSBs of the accumulator is true when tested by a NORM instruction, (4) the long immediate value is equal to the data value on the CPL instruction, or (5) the result of the logical function (XPL, OPL or APL) is zero. The TC bit can influence the execution of the conditional branch, call, and return instructions.
TRM	Enable Multiple TREGs. This bit sets the 'C5x to operate in either 'C2x-compatible mode (TRM = 0) or 'C5x-enhanced mode (TRM=1) in conjunction with the use of the TREG0, TREG1, and TREG2 registers. This bit affects the operation of all 'C2x-compatible instructions that modify TREGO. The 'C2x CPU uses TREGx as a shift count for the prescaling shifter and as a bit address in the BITT instruction. When TRM=0, all 'C2x-compatible instructions write to all three of the 'C5x TREGs to maintain source compatibility with the 'C2x devices. When TRM = 1, the LT instructions affect only TREG0. TRM = 0 upon reset.
XF	XF Pin Status Bit. This bit indicates the state of the XF pin, a general-purpose output pin. XF is set by the SETC XF and reset by the CLRC XF instructions. XF is set to 1 by reset. This bit is not saved or re- stored on an automatic context save during interrupt service routines.

Table 3–7. Status Register Field Definitions (Concluded)

Table 3–8. On-Chip Single-Access RAM Configuration Control

OVLY	RAM	On-Chip SARAM Configuration
0	0	Disabled
0	1	Mapped into program space
1	0	Mapped into data space
1	1	Mapped into both program and data spaces

3.6.4 Repeat Counter

RPTC is a 16-bit repeat counter, which, when loaded with a number N, causes the next single instruction to be executed N + 1 times. The RPTC register is loaded by either the RPT or the RPTZ instruction. This results in a maximum of 65,536 executions of a given instruction. RPTC is cleared by reset. The RPTZ instruction clears both ACC and PREG before the next instruction starts repeating. Once a repeat instruction (RPT or RPTZ) is decoded, all interrupts including NMI (except reset) are masked until the completion of the repeat loop. However, the device responds to the HOLD signal while executing an RPT/RPTZ loop. The RPTC register resides in the CPU's memory-mapped register space; however, you should avoid writing to this register.

The repeat function can be used with instructions such as multiply/accumulates (MAC and MACD), block moves (BLDD and BLPD), I/O transfers (IN/ OUT), and table read/writes (TBLR/TBLW). These instructions, although normally multicycle, are pipelined when the repeat feature is used, and they effectively become single-cycle instructions. For example, the table read instruction may take three or more cycles to execute, but when the instruction is repeated, a table location can be read every cycle. Note that not all instructions can be repeated. Table 3–9 through Table 3–11 list all 'C5x instructions, according to their repeatability.

Repeat	able Instructions	Description
ADCB		Add ACCB to ACC with carry
ADD	dma,shft	Add to ACC direct addressed with shift
ADD	*,shft	Add to ACC indirect addressed with shift
ADDB		Add ACCB to ACC
ADDC		Add to ACC direct/indirect with carry
ADDS		Add to low ACC direct/indirect with sign suppressed
ADDT		Add to ACC direct/indirect with shift specified by TREG1
APAC		Add PREG to ACC
APL		AND DBMR to direct/indirect addressed
BLDD		Block move from data memory to data memory
BLDP		Block move from data memory to program memory
BLPD		Block move from program memory to data memory
BSAR		Barrel-shift ACC right
DMOV		Move direct/indirect addressed data one location up in memory
IN		Read from I/O space
LMMR		Load memory-mapped register
LTA		Load TREG0 direct/indirect and add PREG to ACC
LTD		Load TREG0 direct/indirect with data move and add PREG to ACC

Table 3–9. Repeatable Instructions

Table 3–9. Repeatable Instructions (Continued)

Repeatable instructions	Description	
LTS	Load TREG0 direct/indirect and subtract PREG	
MAC	Add PREG to ACC and multiply immediate addressed by direct/indirect	
MACD	Add PREG to ACC and multiply immediate addressed by direct/indirect with data move	
MADD	Add PREG to ACC and multiply BMAR addressed by direct/indirect with data move	
MADS	Add PREG to ACC and multiply BMAR addressed by direct/indirect	
MPYA	Add PREG to ACC and multiply TREG0 by direct/indirect	
MPYS	Subtract PREG from ACC and multiply TREG0 by direct/indirect	
MAR	Modify AR	
NOP	No operation	
NORM	Normalize ACC	
OPL	OR DBMR to direct/indirect addressed	
OUT	Write to I/O space	
POP	Pop the PC stack to low ACC	
POPD	Pop the PC stack to direct/indirect addressed	
PSHD	Push direct/indirect addressed to the PC stack	
PUSH	Push low ACC to the PC stack	
ROL	Rotate ACC left once	
ROLB	Rotate combined ACC and ACCB left once	
ROR	Rotate ACC right once	
RORB	Rotate combined ACC and ACCB right once	
SACH	Store high ACC with shift	
SACL	Store low ACC with shift	
SAMM	Store low ACC direct/indirect to data page 0	
SAR AR,*	Store AR indirect addressed	
SATH	Shift ACC right 0 or 16 bits as specified by TREG1(4)	
SATL	Shift ACC right 0 to 15 bits as specified by TREG1(0-3)	
SBB	Subtract ACCB from ACC	
SBBB	Subtract ACCB from ACC with borrow	
SFL	Shift ACC left once	
SFLB	Shift combined ACC and ACCB left once	
SFR	Shift ACC right once	
SFRB	Shift combined ACC and ACCB right once	
SMMR	Store memory-mapped register	
SPAC	Subtract PREG from ACC	
SPH	Store high PREG to direct/indirect addressed	
SPL	Store low PREG to direct/indirect addressed	

Repeatable Instructions		Description
SQRA		Add PREG to ACC and square direct/indirect addressed
SQRS		Subtract PREG from ACC and square direct/indirect addressed
SST		Store status registers
SUB	dma,shft	Subtract from ACC direct addressed with shift
SUB	*,shft	Subtract from ACC indirect addressed with shift
SUBB		Subtract from ACC direct/indirect with borrow
SUBC		Conditional subtract from ACC direct/indirect
SUBS		Subtract from low ACC direct/indirect with sign suppressed
SUBT		Subtract from ACC direct/indirect with shift specified by TREG1
TBLR		Read from program space to data space
TBLW		Write from data space to program space
XPL		XOR DBMR to direct/indirect addressed

Table 3–9. Repeatable Instructions (Concluded)

Table 3–10. Instructions Not Meaningful to Repeat

Instructions Not Meaningful to F	peat Description
ABS	Absolute value of ACC
AND	AND to low ACC direct/indirect
ANDB	AND ACCB to ACC
ВІТ	Test bit in data word
ВІТТ	Test bit (specified by TREG2) in data word
CLRC	Clear status bit
CMPL	Complement ACC
CMPR	Compare AR(ARP) to ARCR
CPL	Compare DBMR to direct/indirect addressed
CRGT	Compare ACC to ACCB and match larger value
CRLT	Compare ACC to ACCB and match smaller value
EXAR	Exchange ACC with ACCB
LACB	Load ACC with ACCB
LACC dma,shft	Load ACC direct addressed with shift
LACC *,shft	Load ACC indirect addressed with shift
LACL	Load low ACC direct/indirect and zero high ACC
LACT	Load ACC direct/indirect with shift specified by TREG1
LAMM	Load low ACC direct/indirect from data page 0
LAR dma,AR	Load AR direct addressed
LAR *,AR	Load AR indirect addressed
LDP dma	Load DP direct addressed
LDP *	Load DP indirect addressed

Instructions Not Meaningful to Repeat	Description
LPH	Load high PREG with direct/indirect addressed
LST	Load status registers
LT	Load TREG0 with direct/indirect addressed
LTP	Load TREG0 direct/indirect and load ACC with PREG
MPY	Multiply TREG0 by direct/indirect
MPYU	Multiply TREG0 by direct/indirect unsigned
NEG	Negate ACC
OR	OR to low ACC direct/indirect
ORB	OR ACCB to ACC
PAC	Load ACC with PREG
SACB	Store ACC in ACCB
SAR AR,dma	Store AR direct addressed
SETC	Set status bit
SPM	Set PREG shift mode
XOR	XOR to low ACC direct/indirect
XORB	XOR ACCB to ACC
ZALR	Zero low ACC, load high ACC with rounding
ZAP	Zero ACC and PREG
ZPR	Zero PREG

Table 3–10. Instructions Not Meaningful to Repeat (Continued)

Table 3–11. Nonrepeatable Instructions

Nonrepeatable Instructions		Description	
ADD	#k	Add to ACC short immediate	
ADD	#lk,shift	Add to ACC long immediate with shift	
ADRK		Add to AR short immediate	
AND	#lk,shft	AND to ACC long immediate with shift	
APL	#lk	AND long immediate to direct/indirect addressed	
B[D]		Branch [delayed] unconditionally	
BACC[D		Branch [delayed] to address specified in low ACC	
BANZ[D]		Branch [delayed] on AR(ARP) not zero	
BCND[D]	Branch [delayed] conditionally	
CALA[D]		Call [delayed] to address specified in low ACC	
CALL[D]		Call [delayed] subroutine	
CC[D]		Call [delayed] subroutine conditionally	
CPL	#lk	Compare long immediate to direct/indirect addressed	
IDLE		Idle CPU	

Nonrep	atible instructions	Description
IDLE2		Idle until interrupt — low power mode
INTR		Soft interrupt
LACC	#lk,shft	Load ACC long immediate
LACL	#k	Load ACC short immediate
LAR	#lk	Load AR with long immediate
LDP	#k	Load DP short immediate
NMI		Non-maskable interrupt
OPL	#lk	OR long immediate to direct/indirect addressed
OR	#lk,shft	OR to ACC long immediate with shift
RCND[[]	Return [delayed] from subroutine conditionally
RET		Return from subroutine
RETE		Return from interrupt service routine with automatic global enable
RETI		Return from interrupt service routine
RPT		Repeat next instruction N + 1 times
RPTB		Repeat block
RPTZ		Zero ACC and PREG and repeat next instruction N + 1 times
SBRK		Subtract from AR short immediate
SPLK	#lk	Store long immediate to direct/indirect addressed
SUB	#k	Subtract from ACC short immediate
SUB	#lk,shft	Subtract from ACC long immediate with shift
TRAP		Software interrupt
XC		Execute next instruction conditionally
XOR	#lk,shft	XOR to ACC long immediate with shift
XPL	#lk	XOR long immediate to direct/indirect addressed

3.6.5 Block Repeat

The block repeat feature provides zero-overhead looping for implementation of FOR and DO loops. The function is controlled by three registers (PASR, PAER, and BRCR) and the BRAF bit in the PMST register. The block repeat counter register (BRCR) is loaded with a loop count of 0 to 65,535. Then, execution of the RPTB (repeat block) instruction loads the program address start register (PASR) with the address of the instruction following the RPTB instruction and loads the program address end register (PAER) with its long immediate operand. The long immediate operand is the address of the instruction following the last instruction in the loop minus one. Note that the repeat block must contain at least three instruction words. Execution of the RPTB instruction automatically sets active the BRAF bit. With each PC update, the PAER is compared to the PC. If they are equal, the BRCR contents are compared to zero. If the BRCR is greater than zero, it is decremented, and the PASR is loaded into the PC, thus starting the loop over. If not, the BRAF bit is set low, and the processor resumes execution past the end of the code's loop. For example,

```
SPLK
           #010h, BRCR.
                          ;Set loop count to 16.
   RPTB
           END LOOP-1
                          ; For I = BRCR; I >=0; I--.
4
   ZAP
                          ; ACC = PREG = 0.
                          ; PREG = X^2.
   SQRA
           *, AR2
   SPL
           SQRX
                          :Save X^2.
   MPY
                          ; PREG = b \times X.
   LTA
           SORX
                          ;ACC = bX.
                                       TREG = X^2.
                          ; PREG = aX^2.
   MPY
           *
                          ;ACC = aX^2 + bX.
   APAC
           *,0,AR3
                          ;ACC = aX^2 + bX + c = Y.
   ADD
           *,0,AR1
                          ;Save Y.
   SACL
   CRGT
                          ;Save MAX.
END LOOP
```

The example implements 16 executions of $Y = aX^2 + bX + c$ and saves the maximum value in ACCB. Note that the initialization of the auxiliary registers is not shown in the coded example. PAER is loaded with the address of the last word in the code segment. The label END_LOOP is placed after the last instruction, and the RPTB instruction long immediate is defined as END LOOP-1 in case the last word in the loop is a two-word instruction.

There is only one set of block repeat registers, so multiple block repeats cannot be nested without saving the context of the outside block or using BANZD. The simplest method of executing nested loops is to use the RPTB for only the innermost loop and using BANZD for all the outer loops. This is still a valuable cycle-saving operation because the innermost loop is repeated significantly more times than the outer loops. Block repeats can be nested by storing the context of the outer loop before initiating the inner loop, then restoring the outer loop's context after completing the inner loop. The context save and restore are shown in the following example:

SMMR	BRCR, TEMP1	;Save block repeat counter
SMMR	PASR, TEMP2	;Save block start address
SMMR	PAER, TEMP3	;Save block end address
SPLK	#NUM_LOOP, BRCR	;Set inner loop count
RPTB	END_INNER	;For I = 0; I<=BRCR; I++
•		
•		
•		
END_INNER		
OPL	#1, PMST	;Set BRAF to continue outer loop
LMMR	BRCR, TEMP1	Restore block repeat counter;
LMMR	PASR, TEMP2	;Restore block start address
LMMR	PAER, TEMP3	;Restore block end address

In this example, the context save and restore operations take 14 cycles. Note that repeated single and BANZ/BANZD loops can also be inside a block repeat. The repeated code can include subroutine calls. Upon returning, the block repeat resumes. Repeated blocks can be interrupted. When an enabled interrupt occurs during a repeated block of code, the CALU traps to the interrupt and, when the ISR returns, the block repeat resumes.

Be extremely careful when interrupting block repeats. If the interrupt service routine uses block repeats, check whether a block repeat has been interrupted and, if so, save the context of the block repeat as shown in the previous example. Smaller external loops can be implemented with the BANZD-looping method that takes two extra cycles per loop (that is, if the loop count is less than 8, it may be more efficient to use the BANZD technique). Single-cycle instructions can be repeated within a block repeat by using the RPT or RPTZ instructions.

While a block is being repeated, the block repeat active flag (BRAF) of the PMST register is set to a one. This flag is set by the execution of the RPTB instruction and is reset when the PC = PAER and BRCR = 0. This flag can be cleared and/or reset via the PMST register. WHILE loops can be implemented with the RPTB instruction and a conditional reset of the BRAF bit. The following code example clears BRAF so that the processor will drop out of the code loop and continue to sequentially access instructions past the end of the loop if an overflow occurs:

XC 2,0V ; If overflow, APL #0FFFEh,PMST ; then turn off block repeat.

The equivalent of a WHILE loop can be implemented by setting the BRAF bit to zero if the exit condition is met. If this is done, the program completes the current pass through the loop but does not go back to the top. To exit, the bit must be reset at least four instruction words before the end of the loop. You can exit block repeat loops and return to them without stopping and restarting the loop. Branches, calls, and interrupts do not necessarily affect the loop. When program control is returned to the loop, loop execution is resumed. The following example illustrates the block repeat with a small loop of code that executes a series of tasks. The tasks are stored in a table addressed by TEMPOF. The number of tasks to be executed is defined at NUM TASKS.

BLKP	NUM_TASKS, BRCR	;Set loop count.
SPLK	#(TASKS-1),TEMPOF	;TEMPOF points to list of tasks.
RPTB	ENDCALL-1	;For I = 0, I <= NUM_TASKS; I++.
TASK_HAND	LER	
LACC	TEMPOF	;ACC points to task table.
ADD	#1	;Increment pointer to next task.
SACL	TEMPOF	;Save for next pass of loop.
TBLR	TEMPOE	;Get task address.
LACC	TEMPOE	;ACC = task address.
CALA		;Call task.
ENDCALL		

In the setup for the example, the block repeat counter (BRCR) is loaded with the number of tasks to be executed, minus 1. Next, the address of the task table is loaded into a temporary register. The block repeat is started with the execution of the RPTB instruction. The PASR register is loaded with the address of the LACC TEMPOF instruction. The PAER register is loaded with the address of the last word of the table. Notice that the label marking the end of the loop is placed after the last instruction, then the PAER is loaded with that label, minus 1. It is possible to place the label before the CALA instruction, then load the PAER with the label address because this is a one-word instruction. However, if the last instruction in this loop had been a two-word instruction, the second word of the instruction would not be read, and the long immediate oper-and would be substituted with the first instruction in the loop.

Inside the loop, the pointer to the task table is incremented and saved. Then, the task address is read from the table and loaded into the accumulator. Next, the task is called by the CALA instruction. Notice that, when the task returns to the task handler, it returns to the top of the loop. This is because the PC has already been loaded with the PASR before the CALA executes the PC discontinuity. Therefore, when the CALA is executed, the address of the top of the loop is pushed onto the PC stack.

The last two words of a repeat-block loop are not interruptible. In other words, the interrupt path will not be taken while the last two instruction words of a repeat block are being fetched.

Example 3–1. Interrupt Operation With a Single-Word Instruction at the End of an RPTB

	RPTB	END_LOOP-1	
	SAR	AR0,*	 interrupt path taken here if not the last loop iteration
	•		
	•		
	•		
	LACC	*+	
	SACL	*	 interrupt occurs here
ENDLOOP:			·
	MAR	*,AR1	 Interrupt path taken here if interrupt occurs during last two instruction words of the last loop iteration

Example 3–2. Interrupt Operation With a Two-Word Instruction at the End of an RPTB

	RPTB	END_LOOP-1	
	SAR	AR0,*	 interrupt path taken here if not the last loop iteration
	•		
	•		
	•		
	LACC	*+	
	SPLK	#1234h,*	 interrupt occurs here
ENDLOOP:			
	MAR	*,AR1	 Interrupt path taken here if interrupt occurs during last two instruction words of the last loop iteration

Note that any incoming interrupt is latched by the 'C5x as soon as it meets the interrupt timing requirement. However, the PC does not branch to the corresponding interrupt service routine vector if it is fetching the last two words of a repeat-block loop. This behavior is functionally equivalent to disabling interrupts before fetching the last two instruction words, and re-enabling interrupts afterward. Interrupt operation with repeat blocks potentially increases the worst-case interrupt latency time.

3.6.6 Power-Down Mode

In the power-down mode, the 'C5x core enters a dormant state and dissipates considerably less power than normal. Power-down mode is invoked either by executing the IDLE/ IDLE2 instructions or by driving the HOLD input low with the HM status bit set to one.

While the 'C5x is in power-down mode, all its internal contents are maintained; this allows operation to continue unaltered when power-down mode is terminated. All CPU activities are halted when the IDLE instruction is executed but the CLKOUT1 pin remains active. The peripheral circuits continue to operate, allowing the peripherals such as serial ports and timers to take the CPU out of its powered-down state. Power-down mode, when initiated by an IDLE instruction, is terminated upon receipt of an interrupt. If INTM = 0, then the processor enters the interrupt service routine when IDLE is terminated. If INTM = 1, then the processor continues with the instruction following IDLE.

The IDLE2 instruction is used for a complete shutdown of the core CPU as well as all on-chip peripherals. Because the on-chip peripherals are stopped with this power-down mode, they cannot be used to generate the interrupt to wake the device as described above on the IDLE mode. However, the power is significantly reduced because the complete device is stopped. This power-down mode is terminated by activating any of the external interrupt pins (RS, NMI, INTT, INT2, INT3, and INT4) for at least five machine cycles. Once again, if INTM = 0, then the processor enters the interrupt service routine when the IDLE2 instruction is terminated. If INTM =1, then the processor continues with the instruction following the IDLE2. It is advisable to reset peripherals when IDLE2 terminates execution, especially if they are externally clocked.

Power-down mode can also be initiated by the HOLD signal. When the HOLD signal initiates power-down and HM=1, the CPU stops executing; also, address and control lines go into high impedance for further power reduction. If HM=0 when HOLD initiates power-down, address and memory control signal drivers still go into high impedance, but the CPU continues to execute internally. If external memory accesses are not currently required in the system, the HM=0 mode can be used. The device continues to operate normally unless an off-chip access is required by an instruction, at which time the processor halts until the hold is removed. When the HOLD signal initiates the power-down mode, power-down mode is terminated when HOLD goes inactive. HOLD does not stop operation of on-chip peripherals (i.e., on-chip timers and serial ports continue to operate, regardless of the level on HOLD or the condition of the HM bit).

3.7 Parallel Logic Unit (PLU)

The parallel logic unit (PLU) can directly set, clear, test, or toggle multiple bits in a control/status register or any data memory location. The PLU, shown in the block diagram in Figure 3–16, provides a direct logic operation path to data memory values without affecting the contents of the accumulator or product register. It can be used to set or clear multiple bits in a control register or to test multiple bits in a flag register.





The PLU executes a read-modify-write operation on data stored in data space. The PLU operation begins with the fetching of one operand from data memory space and the fetching of the second from either long immediate on the program bus or the dynamic bit manipulation register (DBMR). Then, the PLU executes a logical operation defined by the instruction on the two operands. The result is written to the same data memory location from which the first operand was fetched.

The PLU allows the direct manipulation of bits in any location in data memory space. This direct bit manipulation is done by ANDing, ORing, XORing, or loading a 16-bit long immediate value to a data location. For example, to use AR1 for circular buffer 1 and AR2 for circular buffer 2 but not enable the circular buffers, initialize the circular buffer control register (CBCR) by executing this:

SPLK #021h,CBCR ;Store peripheral long immediate (DP = 0).

To later enable circular buffers 1 and 2, execute

OPL #088h,CBCR ;Set bit 7 and bit 3 in CBCR.

Test for individual bits in a specific register or data word via the BIT instruction; however, test against a pattern with the CPL (compare parallel long immediate) instruction. If the data value is equal to the long immediate value, then the TC bit is set to 1. The TC bit is set if the result of any PLU instruction is zero.

The bit set, clear, and toggle functions can also be executed with a 16-bit dynamic register value instead of the long immediate value. This is done with the following three instructions: APL (AND DBMR register to data), OPL (OR DBMR register to data), and XPL (XOR DBMR register to data).

The TC bit in ST1 is also set by the APL, OPL, XPL instructions if the result of the PLU operation (value written back into data memory) is zero. This allows bits to be tested and cleared simultaneously. For example,

APL	#0FF00h,TEMP	;Clear low byte and check for ;bits set in high byte.
BCND	HIGH_BITS_SET,NTC	;If bits active in high byte, ;then branch.

or

XPL #1,TEMP ;Toggle bit 0. BCND BIT_SET,TC ;If bit was set, branch. If not, bit set now.

In the first example, the low byte of a flag word is cleared while the high byte is checked for any active flags (bits = 1). If none of the flags in the high byte are set, then the resulting APL operation yields a zero to TEMP and the TC bit is set to 1. If any of the flags in the high byte are set, then the resulting APL operation yields a zero to TEMP and the TC bit is set to 0. Therefore, the conditional branch (BCND) following the APL instruction branches if any of the bits in the high byte are nonzero. The second example tests the flag. If low, it is set high; if high, it is cleared and the branch is taken. The PLU instructions can operate anywhere in data address space, so they can be used to operate with flags stored in RAM locations as well as control registers for both on- and off-chip peripherals.

3.8 Interrupts

The 'C5x core CPU supports sixteen user-maskable interrupts (INT16–INT1). However, each 'C5x DSP does not necessarily use all 16. For example, the 'C50, 'C51, and 'C53 use only nine of these interrupts (the others are tied high inside the device). Interrupts can be generated by the serial ports (RINT, XINT, TRNT, and TXNT), by the timer (TINT), and by the software interrupt (TRAP and INTR) instructions. The reset (RS) interrupt has the highest priority, and the INT16 interrupt has the lowest priority.

3.8.1 Reset

Reset (RS) is a nonmaskable external interrupt that can be used at any time to put the 'C5x into a known state. Reset is typically applied after power-up when the machine is in an unknown state.

Driving the RS signal low causes the 'C5x to terminate execution and forces the program counter to zero. RS affects various registers and status bits. At power-up, the state of the processor is undefined. For correct system operation after power-up, a reset signal must be asserted low for several clock cycles so that data lines are put into the high-impedance state and address lines are driven low (see Appendix A for specific timings). The device will latch the reset pulse and generate an internal reset pulse long enough to guarantee a reset of the device. Several clock cycles after deasserting reset (see Appendix A), the reset vector at program address zero is fetched.

When the RS signal is received, the following actions occur:

- 1) A logic 0 is loaded into the CNF (configuration control) bit in status register ST1, mapping dual-access RAM block 0 into data address space.
- 2) The program counter (PC) is set to 0. The address bus (lines A15 A0) is unknown while RS is low. IF HOLD is asserted while RS is low, HOLDA is generated. In this case, the address lines are placed into a high-impedance state until HOLD is brought back high.
- All interrupts are disabled by setting the INTM bit (interrupt mode) to 1; note that RS and NMI are nonmaskable. The interrupt flag register (IFR) is cleared.
- 4) Status bits are set as follows:

 $0 \rightarrow OV, 1 \rightarrow XF, 1 \rightarrow SXM, 0 \rightarrow PM, 1 \rightarrow HM, 0 \rightarrow BRAF, 0 \rightarrow TRM, 0 \rightarrow NDX, 0 \rightarrow CENB1, 0 \rightarrow CENB2, 0 \rightarrow IPTR, 0 \rightarrow OVLY, 0 \rightarrow AVIS, 0 \rightarrow RAM, 0 \rightarrow BIG, 0 \rightarrow CNF, 1 \rightarrow INTM, MP/MC (Pin) \rightarrow PMST (MP/MC), and 1 \rightarrow C,$

Note that the remaining status bits remain undefined and should be initialized appropriately.

- 5) The global memory allocation register (GREG) is cleared to make all memory local.
- 6) The repeat counter (RPTC) is cleared.
- 7) The IACK (interrupt acknowledge) signal is generated in the same manner as a maskable interrupt.
- 8) A synchronized reset (SRESET) signal is sent to the peripheral circuits to initialize them. See subsection 5.1.3 for peripheral reset information.

Execution starts from location 0 of program memory when the RS signal is taken high. Note that if HOLD is asserted while RS is low, normal reset operation occurs internally, but all buses and control lines remain in a high-impedance state and HOLDA is asserted, as shown in Figure 3–17(a) and (b). However, if RS is asserted while HOLD/HOLDA are low, the CPU comes out of the hold mode momentarily by deasserting HOLDA. This condition should be avoided. Upon release of HOLD and RS, execution starts from location zero. Figure 3–17 (a) and (b) shows two valid ways of exiting reset and hold.





3.8.2 Interrupt Operation

This subsection explains interrupt organization and management. Vector relative locations and priorities for all internal and external interrupts are shown in Table 3-12.

The TRAP instruction (software interrupts) is not prioritized but is included here because it has its own vector location. Each interrupt address has been spaced apart by two locations so that branch instructions can be accommodated in those locations. To make vectors stored in ROM reprogrammable, use the following code:

LAMM TEMP0 ;ACC = ISR address. BACC ;Branch to ISR.

TEMP0 resides in B2 and holds the address of the interrupt service routine (ISR). Note that the ISR addresses must be loaded into B2 before interrupts are enabled. Further information regarding interrupt operation, with respect to specific devices in the 'C5x generation, is located in Chapter 5, *Peripherals*.

The interrupt vectors can be remapped to the beginning of any 2K-word page in program memory. The interrupt vector address is generated by concatenating the IPTR bits of the PMST with the interrupt vector number (1-16) shifted by one as shown in Figure 3–18.

Name †	Location		Priority	Function			
	Dec	Hex					
RS	0	0	1 (highest)	reset signal			
INT1	2	2	3	user interrupt #1			
INT2	4	4	4	user interrupt #2			
INT3	6	6	5	user interrupt #3			
INT4	8	8	6	user interrupt #4			
INT5	10	A	7	user interrupt #5			
INT6	12	С	8	user interrupt #6			
INT7	14	E	9	user interrupt #7			
INT8	16	10	10	user interrupt #8			
INT9	18	12	11	user interrupt #9			
INT10	20	14	12	user interrupt #10			
INT11	22	16	13	user interrupt #11			
INT12	24	18	14	user interrupt #12			
INT13	26	1A	15	user interrupt #13			
INT14	28	1C	16	user interrupt #14			
INT15	30	1E	17	user interrupt #15			
INT16	32	20	18	user interrupt #16			
TRAP	34	22	N/A	TRAP instruction vector			
NMI	36	24	2	nonmaskable interrupt			

Table 3–12. Interrupt Locations and Priorities

[†] The interrupt numbers here do not correspond to any specific 'C5x device. The definitions of the interrupts, specific to particular 'C5x devices, are covered in Chapter 5.





Upon reset, the IPTR bits are all set to zero, thus mapping the vectors to page zero in program memory space. This means the reset vector always resides at zero. The interrupt vectors can be moved to another location by loading a nonzero value into the IPTR bits. For example, the interrupt vectors can be moved to start at location 0800h by loading the IPTR with 1.

When an interrupt occurs, a flag is activated in the 16-bit interrupt flag register (IFR). This happens regardless of whether the interrupt is enabled or disabled. Each interrupt is stored in the IFR until it is recognized by the CPU. Any of the following four events clears the interrupt flag:

- 1) Device reset (RS is active low),
- 2) Program takes the interrupt trap,
- 3) Program writes a one to the appropriate bit in IFR, or
- 4) Execution of the INTR instruction with the appropriate interrupt number.

The IFR is located at address 6 in data memory space and can be read to identify active interrupts and written to clear interrupts.

A logic one in an IFR bit position indicates a pending interrupt. A one can be written to a specific bit to clear the corresponding interrupt. All pending interrupts can be cleared by writing the current contents of the IFR back into the IFR. The following example clears these two vectors without affecting any other flags that may have been set:

SPLK #5, IFR ; Clear flags for INT1 and INT3.

An interrupt flag is automatically cleared when the corresponding interrupt trap is taken. When the CPU accepts the interrupt, it jams the instruction bus with an INTR instruction. This instruction forces the PC to the appropriate address and fetches the soft vector. While fetching the first word of the soft vector, it generates an interrupt acknowledge (IACK) signal that clears the appropriate interrupt flag bit. The number of the specific interrupt being taken is indicated by address bits A1 – A5 on the falling edge of IACK. If the interrupt vectors reside in on-chip memory, the device should be operating in address visibility mode (AVIS = 0) for the interrupt number to be decoded. A hardware reset (RS is active low) clears all pending interrupt flags. If an interrupt occurs while the device is in HOLD and HM = 0, the address will not be present when the IACK goes active low.

The 'C5x has a memory-mapped interrupt mask register (IMR) for masking external and internal interrupts. A 1 in bit positions 15 through 0 of the IMR enables the corresponding interrupt, provided that INTM = 0. The IMR is accessible with both read and write operations. Note that neither \overline{NMI} nor \overline{RS} is included in the IMR; therefore, the IMR has no affect on the nonmaskable interrupt or reset.

The INTM (global enable) bit, which is bit 9 of status register ST0, enables or disables all interrupts. INTM = 0 enables all the unmasked interrupts, and INTM = 1 disables these interrupts. The INTM is set to 1 automatically when an interrupt trap is taken. If the interrupt service routine is exited via the RETE instruction (return from interrupt with automatic re-enable), then the INTM bit is re-enabled (set to zero). It can also be set to 1 with a hardware reset (RS is low) or by executing a disable interrupt (SETC INTM) instruction. This bit is reset to a zero by executing the enable interrupt instruction (CLRC INTM). The INTM does not actually modify the IMR or IFR.

The interrupt latency of 'C5x depends on the current contents of the pipeline. The device always completes all instructions in the pipeline before executing the soft vector. The following example, Example 3–3, illustrates the minimum latency from the time an interrupt occurs externally to the interrupt acknowledge (IACK). The minimum interrupt acknowledge time is defined as 8 cycles:

- 3 cycles to externally synchronize the interrupt
- 1 cycle for the interrupt to be recognized by the CPU
- 4 cycles to execute the INTR instruction and flush the pipeline

On the ninth cycle, the interrupt vector is fetched and the IACK is generated.

Example	3-3.	Minimum	Interrupt	Latency
---------	------	---------	-----------	---------

Interrupt occurs before the fetch of this instruction \downarrow			Interrupt written to IFR ↓			This instruction will be refetched after return from ↓ interrupt								
Fetch	Mainl	Main2	Main3	Main4	Main5	Main6	Dummy	Dummy	Dummy	Vec1	Vec2	Dummy	Dummy	ISR1
Decode		Mainl	Main2	Main3	Main4	Main5	INTR	Dummy	Dummy	Dummy	Vec1	Vec2	Dummy	Dummy
Read			Mainl	Main2	Main3	Main4	Main5	INTR	Dummy	Dummy	Dummy	Vec1	Vec2	Dummy
Execute				Mainl	Main2	Main3	Main4	Main5	INTR	Dummy	Dummy	Dummy	Vec1	Vec2
	↑ Int latch to th		1 Intern latched to the 0	rupt external CPU		INTR jammed into the pipe- line			IACK generate here	d				

The maximum latency is a function of what is in the pipeline. Multicycle instructions add additional cycles to empty the pipeline. This applies to instructions that are extended via wait-state insertion on memory accesses. The wait states required for interrupt vector accesses also affect the latency. The repeat next instruction N times (RPT and RPTZ) also locks out interrupts (including NMI, but not reset), and the repeated instruction completes all executions before allowing the interrupt to execute. This is to protect the context of the repeated instructions because when repeated, the instructions run more parallel operations in the pipeline, and the context of these additional parallel operations cannot be saved in an ISR. The HOLD function takes precedence over interrupts and also can delay the interrupt trap. If an interrupt happens during an active-HOLD state, the interrupt is taken at the completion of the HOLD state, that is, when HOLDA is deasserted. However, if the processor is in concurrent hold mode (HM bit of ST1 is 0) and the interrupt vector table is located in internal memory, then the CPU takes the interrupt, regardless of HOLD status.

Interrupts cannot be processed between CLRC INTM and the next instruction in a program sequence. For example, if an interrupt occurs during an CLRC INTM instruction execution, the device always completes CLRC INTM as well as the following instruction before the pending interrupt is processed. This ensures that a return (RET) can be executed in an ISR before the next interrupt is processed—thus protecting against PC stack overflow. If the ISR is exited via a RETE (return from ISR with enable), the CLRC INTM is unnecessary. Of course, after a SETC INTM instruction, the following instruction will not be interrupted.

3.8.3 Interrupt Context Save

When an interrupt trap is executed, certain strategic registers are saved automatically. When the return from interrupt instruction (RETE or RETI) is executed, these registers are automatically restored. The program counter (PC) is saved on an 8-deep hardware stack. This stack is also used for subroutine calls. Therefore, the device supports subroutine calls within the interrupt service routine (ISR) as long as the 8-level stack is not exceeded. Also, there is a one-deep stack (or shadow registers) for each of the following registers:

accumulator
accumulator buffer
product register
status register 0
status register 1
processor mode status register
temporary register for multiplier
temporary register for shift count
temporary register for bit test
indirect address index register
auxiliary register compare register

When the interrupt trap is taken, all these registers are each pushed onto a one-level stack, with the exception of the XF bit in ST1 and the INTM bit in ST0. On an interrupt, the INTM bit is always set to 1 to disable interrupts. The values in the registers at the time of the trap are still available to the ISR but are also protected in the stack. The stack is popped when the return from interrupt

(RETI or RETE) is executed. This system allows the CPU to be used without requiring context save and restore overhead in the ISR.

With only a one-level stack for the above 11 registers, this hardware does not support nested interrupts. In most cases, this is not a problem, because without the context save and restore overhead, serial processing of the interrupts is so efficient that nested interrupt handling is less effective. If the application does require nested interrupts, they can be handled by using a software stack. Software compatibility with the 'C25 is maintained because the RET instruction, used to return from the ISR on a 'C25, does not pop these registers. Interrupts are not re-enabled unless an RETE or a CLRC INTM instruction is executed.

In a case where the ISR needs to modify values in these registers with respect to the interrupted code, these registers can be popped from the stack as shown in the following example and modified:

ISR

In the example, the address of the reentry point within the ISR is pushed onto the PC stack. The RETI instruction pops all the stacks, including the PC stack, and resumes execution. At the end of the ISR, a standard return is executed because the stack is already popped.

Not all of the 16 core CPU interrupts are necessarily used on any given 'C5x device. The vectors for the interrupts not tied to specific external pins or internal peripherals can be used as software interrupts. To use the corresponding interrupt vectors as software traps with full context save and restore, execute the INTR instruction with the appropriate interrupt number as an operand. These traps are protected from other interrupts in the same way the ISR is protected; all interrupts are globally masked via the INTM bit. To execute the context restore, these trap routines must be exited via the RETI or RETE instruction. For example,

INTR 15 ;Software trap to address 01Eh.

In this example, the processor traps to the vector relatively located at 01Eh.

3.8.4 Nonmaskable Interrupt

The core of the 'C5x has two nonmaskable interrupts, \overline{RS} (reset) and \overline{NMI} . Reset is discussed in subsection 3.8.1 \overline{NMI} is a soft reset. It is different from a

standard interrupt because it is not maskable, and it does not invoke the automatic context save. The context save is not invoked, because it is possible to take the NMI even during an interrupt service routine. In addition, interrupts are globally disabled during an NMI instruction. The NMI is different from reset in that it does not affect any of the modes of the device. Note that some 'C5x devices may not make the NMI available externally. The NMI is also delayed by multicycle instructions (including RPT) and by HOLD, as described in subsection 3.8.2. The NMI trap can also be initiated via software using the NMI instruction. This instruction forces the PC to the NMI trap location.

Chapter 4

Assembly Language Instructions

The 'C5x instruction set supports numerically intensive signal-processing operations as well as general-purpose applications, such as multiprocessing and high-speed control. The instruction set is a superset of the 'C1x and 'C2x instruction sets and is source-code upward compatible with both devices. This chapter describes the assembly language instructions for the 'C5x digital signal processor. Included in this chapter are the following major topics:

Topi	ic	Page
4.1	Memory Addressing Modes	4-2
4.2	Instruction Set	4-14
4.3	Individual Instruction Descriptions	4-22
4.4	TMS320C2x-to-TMS320C5x Instruction Set Mapping	4-257
4.5	Instruction Set Opcode Table	4-262

4.1 Memory Addressing Modes

The 'C5x instruction set provides six basic memory addressing modes:

- Direct addressing mode
- Indirect addressing mode
- Immediate addressing mode
- Dedicated register addressing mode
- Memory-mapped register addressing mode
- Circular addressing mode

Both direct and indirect addressing can be used to access data memory. Direct addressing concatenates seven bits of the instruction word with the nine bits of the data memory page pointer to form the 16-bit data memory address. Indirect addressing accesses data memory through one of eight auxiliary registers. In immediate addressing, the data is based on a portion of the instruction word(s). Two types of immediate addressing modes are available: short and long. In short immediate addressing, an 8-/9-/13-bit operand is included in the instruction word. Long immediate addressing mode uses as its operand a 16-bit word following the instruction. Dedicated register addressing refers to the block move instructions in which the BMAR register addresses program or data memory and the parallel logic unit (PLU) instructions in which operands are obtained from the DBMR register. Memory-mapped register addressing mode is used to load and store memory-mapped registers. Circular addressing is an additional mode of indirect addressing that automatically wraps to the beginning of a block of data when the end of the block is reached. The following subsections describe each addressing mode and give the opcode formats and some examples for each mode.

4.1.1 Direct Addressing Mode

In the direct memory addressing mode, the instruction contains the lower seven bits of the data memory address (dma). This field is concatenated with the nine bits of the data memory page pointer (DP) register to form the full 16-bit data memory address. Thus, the DP register points to one of 512 possible 128-word data memory pages, and the 7-bit address in the instruction points to the specific location within that data memory page. The DP register is loaded by using the LDP (load data memory page pointer) or the LST #0 (load status register ST0) instructions.

Note:

The data page pointer is not initialized by reset and, therefore, is undefined after power-up. The 'C5x development tools, however, utilize default values for many parameters, including the data page pointer. Because of this, programs that do not explicitly initialize the data page pointer may execute improperly, depending on whether they are executed on a 'C5x device or with a development tool. Thus, it is critical that all programs initialize the data page pointer in software.

Figure 4-1 illustrates how the 16-bit data address is formed.

Figure 4–1. Direct Addressing Block Diagram



The direct addressing format is as follows:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			C	Орсо	de			0			d	ma			

Bits 15 through 8 contain the opcode. Bit 7 = 0 defines the addressing mode as direct, and bits 6 through 0 contain the data memory address (dma).

Example of direct addressing format:

ADD 9h,5 ;The contents of data address 9h is ;left-shifted 5 bits and added to the ;contents of the accumulator.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	0	0	1	0	1	0	0	0	0	1	0	0	1
The opcode of the ADD 9h,5 instruction is 25h and appears in bits 15 through 8. The shift count of 5 appears in bits 11 through 8 of the opcode. The data memory address 09h appears in bits 6 through 0.

4.1.2 Indirect Addressing Mode

Eight auxiliary registers (AR0–AR7) provide flexible and powerful indirect addressing on the 'C5x. To select a specific auxiliary register, load the auxiliary register pointer (ARP) with a value from 0 through 7, designating AR0 through AR7, respectively (see Figure 4–2).

Figure 4–2. Indirect Addressing Block Diagram



¹⁶⁻Bit Data Address

The contents of the auxiliary registers may be operated upon by the auxiliary register arithmetic unit (ARAU), which implements unsigned16-bit arithmetic. The ARAU performs auxiliary register arithmetic operations in the decode phase of the pipeline. This allows the address to be generated before the decode phase of the next instruction. The AR is incremented or decremented after it is used in the current instruction.

In indirect addressing, any location in the 64K data memory space can be accessed via a 16-bit address contained in an auxiliary register. The LAR instruction loads the address into the register. The auxiliary registers on the 'C5x may

be modified by ADRK (add to auxiliary register short immediate) or SBRK (subtract from auxiliary register short immediate); they may also be modified by the MAR (modify auxiliary register) instruction or, equivalently, by the indirect addressing field of any instruction supporting indirect addressing. AR(ARP) denotes that the auxiliary register is to be selected by ARP. The auxiliary registers can also be loaded via the data bus by using memory-mapped writes to the auxiliary registers: The following instructions can write to the memory-mapped auxiliary registers: APL, BLDD, LMMR, OPL, SACH, SACL, SAMM, SMMR, SPLK, and XPL. Be careful when using these memory-mapped loads of the auxiliary registers because in this case the memory-mapped auxiliary registers are modified in the execute phase of the pipeline. This causes a pipeline conflict if one of the next two instruction words modifies that auxiliary register. For further information on the pipeline and possible pipeline conflicts, see subsection 3.6.2.

The following symbols are used in indirect addressing, including bit-reversed (BR) addressing:

- * Contents of AR(ARP) are used as the data memory address.
- *- Contents of AR(ARP) are used as the data memory address and decremented after the access.
- *+ Contents of AR(ARP) are used as the data memory address and incremented after the access.
- *0- Contents of AR(ARP) are used as the data memory address, and the contents of INDX are subtracted from it after the access.
- *0+ Contents of AR(ARP) are used as the data memory address, and the contents of INDX are added to it after the access.
- *BR0- Contents of AR(ARP) are used as the data memory address, and the contents of INDX are subtracted, with reverse carry (rc) propagation, from it after the access.
- *BR0+ Contents of AR(ARP) are used as the data memory address, and the contents of INDX added, with reverse carry (rc) propagation, to it after the access.

There are two primary types of indirect addressing with indexing:

Regular indirect addressing with increment or decrement, and

Indirect addressing with indexing based on the value of INDX:

- Indexing by adding or subtracting the contents of INDX, or
- Indexing by adding or subtracting the contents of INDX with the carry propagation reversed (for FFTs on the 'C5x).

In either case, the contents of the auxiliary register pointed to by the ARP register are used as the address of the data memory operand. Then, the ARAU per-

forms the specified mathematical operation on the indicated auxiliary register. Additionally, the ARP may be loaded with a new value. All indexing operations are performed on the current auxiliary register in the same cycle as the original instruction decode phase of the pipeline.

Indirect auxiliary register addressing allows for post-access adjustments of the auxiliary register pointed to by the ARP. The adjustment may be an increment or decrement by one or may be based upon the contents of the INDX register. To maintain compatibility with the 'C2x devices, set the NDX bit in the PMST register to 0. In the 'C2x architecture, the current auxiliary register can be incremented or decremented by the value in the AR0 register. When the NDX bit is set to 0, every AR0 modification or LAR write also writes the ARCR and INDX registers using indexed addressing will use the INDX register, therefore maintaining compatibility with existing 'C2x code. The NDX bit is set to 0 at reset.

Bit-reversed addressing modes on the 'C5x allow efficient I/O to be performed by the resequencing of data points in a radix-2 FFT program. The direction of carry propagation in the ARAU is reversed when this mode is selected, and INDX is added to/subtracted from the current auxiliary register. Typical use of this addressing mode requires that INDX first be set to a value corresponding to one-half of the array's size, and that AR(ARP) be set to the base address of the data (the first data point).

Indirect addressing can be used with all instructions except those with immediate operands or with no operands. The indirect addressing format is as follows:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			C	рсоо	de			1	IDV	INC	DEC	NAR		Y	

Bits 15 through 8 contain the opcode, and bit 7 = 1 defines the addressing mode as indirect. Bits 6 through 0 contain the indirect addressing control bits.

Bit 6 contains the increment/decrement value (IDV). The IDV bit determines whether the INDX register will be used to increment or decrement the current auxiliary register. If bit 6 = 0, an increment or decrement (if any) by one occurs to the current auxiliary register. If bit 6 = 1, the INDX register is added to or sub-tracted from the current auxiliary register as defined by bits 5 and 4.

Bits 5 and 4 control the arithmetic operation to be performed with AR(ARP) and the INDX register. When set, bit 5 indicates that an increment is to be performed. If bit 4 is set, a decrement is to be performed. Table 4–1 shows the correspondence of bit pattern and arithmetic operation.

Bit	8		Arithmetic Operation	
6	5	4		
0	0	0	No operation on AR(ARP)	
0	0	1	AR(ÅRP) – 1 → AR(ÅRP)	
0	1	0	AR(ARP) + 1 → AR(ARP)	
0	1	1	Reserved	
1	0	0	AR(ARP) – INDX → AR(ARP) [reverse carry propagation]	
1	0	1	AR(ARP) – INDX → AR(ARP)	
1	1	0	AR(ARP) + INDX → AR(ARP)	
1	1	1	AR(ARP) + INDX → AR(ARP) [reverse carry propagation]	

Bit 3 and bits 2 through 0 control the auxiliary register pointer (ARP). Bit 3 (NAR) determines whether new value is loaded into the ARP. If bit 3 = 1, the contents of bits 2 through 0 (Y = next ARP) are loaded into the ARP. If bit 3 = 0, the contents of the ARP remain unchanged. If the ARP is loaded with a new value, the old value is loaded into the auxiliary register buffer (ARB) in the ST1 status register.

Table 4–2 shows the bit fields, notation, and operation used for indirect addressing.

	Instruction Field Bits	Notation	Operation
15 –	876543210		
← Opcode	\rightarrow 1 0 0 0 \leftarrow Y \rightarrow	*	No manipulation of ARx/ARP
← Opcode	\rightarrow 1 0 0 0 1 \leftarrow Y \rightarrow	*,Y	Y → ARP
← Opcode	\rightarrow 1 0 0 1 0 \leftarrow Y \rightarrow	*_	$AR(ARP) - 1 \rightarrow AR(ARP)$
← Opcode	→1 0 0 1 1 ← Y →	*–,Y	$\begin{array}{l} AR(ARP) - 1 \rightarrow AR(ARP) \\ Y \rightarrow ARP \end{array}$
← Opcode	\rightarrow 1 0 1 0 0 \leftarrow Y \rightarrow	*+	$AR(ARP) + 1 \rightarrow AR(ARP)$
← Opcode	\rightarrow 1 0 1 0 1 \leftarrow Y \rightarrow	*+,Y	$\begin{array}{l} AR(ARP) + 1 \rightarrow AR(ARP) \\ Y \rightarrow ARP \end{array}$
← Opcode	\rightarrow 1 1 0 0 0 \leftarrow Y \rightarrow	*BR0	$AR(ARP) - rcINDX \rightarrow AR(ARP) \dagger$
← Opcode	→1 1 0 0 1 ← Y →	*BR0–,Y	$AR(ARP) - rcINDX \rightarrow AR(ARP)$ Y $\rightarrow ARP^{\dagger}$
← Opcode	\rightarrow 1 1 0 1 0 \leftarrow Y \rightarrow	*0	$AR(ARP) - INDX \rightarrow AR(ARP)$
← Opcode	\rightarrow 1 1 0 1 1 \leftarrow Y \rightarrow	*0–,Y	$\begin{array}{l} AR(ARP) - INDX \to AR(ARP) \\ Y \to ARP \end{array}$
← Opcode	→ 1 1 1 0 0 ← Y →	*0+	$AR(ARP) + INDX \rightarrow AR(ARP)$
← Opcode	\rightarrow 1 1 1 0 1 \leftarrow Y \rightarrow	*0+,Y	$\begin{array}{l} AR(ARP) + INDX \to AR(ARP) \\ Y \to ARP \end{array}$
← Opcode	→ 1 1 1 1 0 ← Y →	*BR0+	$AR(ARP) + rcINDX \rightarrow AR(ARP) \dagger$
← Opcode	\rightarrow 1 1 1 1 1 \leftarrow Y \rightarrow	*BR0+,Y	$ \begin{array}{l} AR(ARP) + \mathit{rc}(NDX \rightarrow AR(ARP) \\ Y \rightarrow ARP^{\dagger} \end{array} $

Table 4–2. Bit Fields for Indirect Addressing

[†] BR = bit-reversed addressing mode and rc = reverse carry propagation

The CMPR (compare auxiliary register with ARCR) and TC/NTC conditions facilitate conditional branches, calls, returns, or conditional executes according to comparisons between the contents of ARCR and the contents of AR(ARP). To maintain compatibility with the TMS320C2x devices, set the NDX bit in the PMST register to 0. In the 'C2x architecture, the auxiliary register compare function is performed by comparing AR0 with the current auxiliary register. When the NDX bit is set to 0, every load to AR0 loads the ARCR register with the same value. Subsequent compares of the current auxiliary register will use the ARCR register, therefore maintaining compatibility with existing 'C2x code. The NDX bit is set to 0 at reset. The auxiliary registers may also be used for temporary storage via the load and store auxiliary register instructions, LAR and SAR, respectively, or via any instruction that can load and store the memory-mapped auxiliary registers.

The following examples illustrate the indirect addressing format:

Example 1 ADD *+,8

Add to the accumulator the contents of the data memory address defined by the contents of the current auxiliary register. This data is left-shifted 8 bits before being added. The current auxiliary register is autoincremented by one. The instruction word is 028A0h.

Example 2 ADD *,8

As in Example 1, but with no autoincrement; the instruction word is 02880h.

Example 3 ADD *-,8

As in Example 1, except that the current auxiliary register is decremented by one; the instruction word is 02890h.

Example 4 ADD *0+,8

As in Example 1, except that the contents of register INDX are added to the current auxiliary register; the instruction word is 028E0h.

Example 5 ADD *0-,8

As in Example 1, except that the contents of register INDX are subtracted from the current auxiliary register; the instruction word is 028D0h.

Example 6 ADD *+,8,AR3

As in Example 1, except that the auxiliary register pointer (ARP) is loaded with the value **3** for subsequent instructions; the instruction word is 028ABh.

Example 7 ADD *BR0-,8

The contents of register INDX are subtracted from the current auxiliary register, with reverse carry propagation; the instruction word is 028C0h.

Example 8 ADD *BR0+,8

The contents of register INDX are added to the current auxiliary register, with reverse carry propagation; the instruction word is 028F0h.

4.1.3 Immediate Addressing Mode

In immediate addressing, the instruction word(s) contains the value of the immediate operand. The 'C5x has both single-word (8-bit, 9-bit, and 13-bit constant) short immediate instructions and two-word (16-bit constant) long immediate instructions. In short immediate instructions, the immediate operand is contained within the instruction word itself. In long immediate instructions, the word following the instruction word is used as the immediate operand.

The 'C5x instructions listed in Table 4–3 support immediate addressing.

Table 4-3. Instructions That Support Immediate Addressing

8-Bit Immediate	9-Bit Immediate	13-Bit Immediate	16-Bit Immediate
ADD	LDP	MPY	ADD
ADRK			AND
LACL			APL
LAR			CPL
RPT			LACC
SBRK			LAR
SUB			MPY
			OPL
			OR
			RPT
			RPTZ
			SPLK
			SUB
			XOR
			XPL

Example code for the RPT instruction with short immediate addressing:

RPT #99 ;Execute the instruction after RPT 100 times.

In this example, the immediate operand is contained as a part of the RPT instruction opcode. The instruction word format for RPT with short immediate addressing is as follows:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	1	0	1	1			8-	-bit co	onsta	nt		

For long immediate instructions, the constant is a 16-bit value in the word following the opcode. The 16-bit value can be optionally used as an absolute constant or as a 2s-complement value. The following is an example code and the instruction word format for the RPT instruction with long immediate addressing:

RPT	#OFI	Fh	;E	xecu	ite i	inst	ruct	ion	aft	er	RPT	1000)h t	imes	•
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	1	1	1	0	1	1	0	0	0	1	0	0
	16-bit constant														

4.1.4 Dedicated Register Addressing

Nine instructions in the 'C5x instruction set can use one of two special-purpose memory-mapped registers in the core CPU. These two registers are the block move address register (BMAR) and the dynamic bit manipulation register (DBMR). The APL, OPL, CPL, and XPL parallel logic unit (PLU) instructions use the contents of the DBMR register when an immediate value is not specified as one of the operands. The BLDD, BLDP, and BLPD instructions can use the BMAR register to point at the source or destination space of a block move. The MADD and MADS also use the BMAR register to address an operand in program memory for a multiply-accumulate operation.

The syntax for dedicated register addressing can be stated in one of two ways:

1) Specifying BMAR by its predefined symbol as shown below:

BLDD BMAR, DAT100 ; DP = 0. BMAR contains the value **200h**. The contents of data memory location 200h are copied to data memory location 100 on the current data page. The opcode for this instruction is 0AC64h.

 Excluding the immediate value from parallel logic unit instructions as shown below. The BMAR register is implied by the MADD and MADS instruction mnemonics.

OPL DAT10 ;DP = 6. DBMR contains the value **OFFFO**h. ;Address **030A**h contains the value **01**h

The contents of data memory location 030Ah are ORed with the contents of DBMR. The resulting value 0FFF1h is stored back in memory location 030Ah. The opcode for this instruction is 590Ah.

4.1.5 Memory-Mapped Register Addressing

Memory-mapped register addressing is used for modifying the memory-mapped registers without affecting the current data page pointer value. In addition, any scratch pad RAM location or data page 0 can be modified

by using this addressing mode. Figure 4–3 illustrates how this is done by forcing the 9 MSBs of the data memory address to zero, regardless of the current value of the DP when direct addressing is used or of the current auxiliary register value when indirect addressing is used. The use of these instructions does not affect the contents of the DP.

Figure 4–3. Memory-Mapped Register Addressing Block Diagram



16-Bits Memory-Mapped Register Address

This addressing mode allows greater flexibility for dealing with memory-mapped registers. The overhead required to perform operations involving a memory-mapped register is greatly reduced because the data page pointer (DP) does not need to be modified before and after the operation. The following instructions operate in the memory-mapped register addressing mode:

- LAMM Load accumulator with memory-mapped register
- SAMM Store accumulator in memory-mapped register
- LMMR Load memory-mapped register
- SMMR Store memory-mapped register

The following examples illustrate the use of these instructions in the direct and indirect addressing modes.

LMMR CBCR,#0800h ;DP = 6. Load CBCR memory-mapped register.

The CBCR memory-mapped register is loaded with the value at location 0800h. The instruction word for this instruction is 0891Eh, followed by the 16-bit word 0800h.

SAMM *+ ;Store accumulator to PMST register.

If the auxiliary register pointer ARP = 3 and auxiliary register AR3 = FF07h, the contents of the accumulator is stored to the PMST register (address 07h) pointed at by the last 7 bits of AR3. The instruction word for this instruction is 08890h.

4.1.6 Circular Addressing

Many algorithms such as convolution, correlation, and FIR filters can make use of circular buffers in memory. In these algorithms, a circular buffer is used to implement a sliding window, which contains the most recent data to be processed. The 'C5x supports two concurrent circular buffers operating via the auxiliary registers. The following five memory-mapped registers control the circular buffer operation:

- □ CBSR1 Circular Buffer One Start Register
- CBSR2 Circular Buffer Two Start Register
- CBER1 Circular Buffer One End Register
- CBER2 Circular Buffer Two End Register
- CBCR Circular Buffer Control Register

The 8-bit circular buffer control register enables and disables the circular buffer operation. The CBCR is defined as follows:

Bit	Name	Function
0-2	CAR1	Identifies which auxiliary register is mapped to circular buffer 1.
3	CENB1	Circular buffer 1, enable=1/disable=0. Set to 0 upon reset.
4-6	CAR2	Identifies which auxiliary register is mapped to circular buffer 2.
7	CENB2	Circular buffer 2, enable=1/disable=0. Set to 0 upon reset.

In order to define circular buffers, the start and end addresses should first be loaded into the corresponding buffer registers; next, a value between the start and end registers for the circular buffer is loaded into an auxiliary register. The proper auxiliary register value is loaded, and the corresponding circular buffer enable bit is set in the control register. Note that the same auxiliary register can not be enabled for both circular buffers, or unexpected results occur. The algorithm for circular buffer addressing is as follows (note that the test of the auxiliary register value is performed before any modifications):

If (ARn = CBER) and (any AR modification),

Then: ARn = CBSR.

Else: ARn = ARn + step.

In addition, note that if ARn=CBER and no AR modification occurs, the current AR is not modified and is still equal to CBER.Note that when the current auxiliary register = CBER, any AR modification (increment or decrement) will set the current AR = CBSR. The following examples illustrate the operation:

splk	#200h,CBSR1	; Circular buffer start register
splk	#203h,CBER1	; Circular buffer end register
splk	#0eh,CBCR	; Enable AR6 pointing to buffer 1
lar	ar6,#200h	; Case 1
lacc	*	; AR6 = $200h$

lar	ar6,#203h	; Case 2
lacc	*	; AR6 = 203h
lar	ar6,#200h	; Case 3
lacc	*+	; AR6 = 201h
lar	ar6,#203h	; Case 4
lacc	*+	; AR6 = 200h
lar	ar6,#200h	; Case 5
lacc	*-	; AR6 = 1ffh
lar	ar6,#203h	; Case 6
lacc	*-	; AR6 = 200h
lar	ar6,#202h	; Case 7
adrk	2	; AR6 = 204h
lar	ar6,#203h	; Case 8
adrk	2	; AR6 = 200h

In circular addressing, the step is the quantity that is being added to or subtracted from the specified auxiliary register. Take care when using a step of greater than one to modify the auxiliary register pointing to an element of the circular buffer. If an update to an auxiliary register generates an address outside the range of the circular buffer, the ARAU does not detect this situation, and the buffer does not wrap around. Auxiliary register updates are performed as described in subsection 4.1.2. Note that there is a two-cycle latency between configuring the circular buffer control registers and performing AR modifications due to the pipeline.

Circular buffers can be used in increment- or decrement-type updates. For incrementing the value in the auxiliary register, the value in CBER must be greater than the value in CBSR. For decrementing the value in the auxiliary register, the CBSR register value must be greater than the value in the CBER register.

4.2 Instruction Set

The 'C5x assembly language instruction set supports both DSP-specific and general-purpose applications. This section lists and groups the 'C5x instruction set according to the following functional headings:

- Accumulator memory reference instructions
- Auxiliary registers and data page pointer instructions
- Parallel logic unit instructions
- T register, P register, and multiply instructions
- Branch instructions
- □ I/O and data memory operations
- Control instructions

Section 4.1 covers the addressing modes associated with the instruction set, and Section 4.3 describes individual instructions in more detail.

4.2.1 Symbols and Abbreviations

Table 4–4 lists symbols and abbreviations used in the instruction set summary (Table 4–4) and the individual instruction descriptions (Section 4.3).

Table 4–4. Instruction Symbols

Symbol	Meaning
	Adduses
A	Address
ACC	Accumulator
ador	To-bit data memory address
ARB	Auxiliary register pointer buffer
	Auxiliary register $n (0 \le n \le 7)$
	Auxiliary register pointer
	4-bit field specifying bit code
BMAR	Block move address register
C	Carry hit
См	2-hit field specifying compare mode
CNE	On-chin BAM configuration control bit
	Data memory address field
DATn	Label assigned to data memory location n
DBMB	Dynamic bit manipulation register
dma	7-bit data memory address
DP	Data page pointer
FO	Format status bit
FSM	Frame synchronization mode bit
НМ	Hold mode bit
1	Addressing mode bit
ind	Indirect addressing operands
INTM	Interrupt mode flag bit
K	Immediate operand field
IK	Long immediate operand field
MCS	Microcall stack
nnh	Indicates that nn represents a hexadecimal number
	Overflow bit
	Overnow mode bit
EA.	Product register Port address $p(0$
	Program counter
PEC	Prefetch counter
PGMn	Label assigned to program memory location n
PM	2-bit field specifying P register output shift code
pma	Program memory address
R	3-bit field specifying auxiliary register
RPTC	Repeat counter
S	4-bit left-shift code
STn	Status register n (n = 0 or 1)
SXM	Sign-extension mode bit
TREGn	Temporary register n (n = 0, 1, or 2)
TC	Test control bit
TOS	Top of stack
IRM	Control bit to enable multiple TREGS
	I ransmit mode bit
	Is assigned to
	Absolute value of x
italics	User-defined items
	Optional items
1 7 1	Contents of
} }	Alternative items; one of which must be entered
# ´	Prefix of constants used in immediate addressing

4.2.2 Instruction Set Summary

Table 4–5 is a summary of the instruction set for the 'C5x digital signal processors. This instruction set is a superset of the 'C1x and 'C2x instruction sets.

The instruction set summary is arranged according to function and is alphabetized within each functional grouping. The number of words that an instruction occupies in program memory is specified in column four of the table. Several instructions specify two values, separated by a slash mark "/" for the number of words. Different forms of the instruction occupy a different number of words. For example, the ADD instruction occupies one word when the operand is a short immediate value or two words if the operand is a long immediate value. The number of cycles that an instruction requires to execute is in column four of the table. All instructions are assumed to be executed from internal program memory (RAM) and internal data dual-access memory. The cycle timings are for single-instruction execution, not for repeat mode. Additional information is presented in the Individual Instruction Descriptions in Section 4.3. Bold typeface indicates instructions that are new for the 'C5x instruction set.

A read or write access to any peripheral memory-mapped register in data memory locations 20h–4Fh will add one cycle to the cycletime shown. This is due to the fact that all peripherals perform these accesses over the TI Bus.

Section 4.4 includes a table that maps 'C2x instructions to 'C5x instructions. Note that the Texas Instruments 'C5x assembler accepts 'C2x instructions as well as 'C5x instructions. Table 4–5. Instruction Set Summary

Accumulator Memory Reference Instructions							
Mnemonic	Description	Words	Cycles				
ABS	Absolute value of ACC	1	1				
ADCB	Add ACCB to ACC with carry	1	1				
ADD	Add to ACC	1/2	1 2 (long immediate value specified)				
ADDB	Add ACCB to ACC	1	1				
ADDC	Add to ACC with carry	1	1				
ADDS	Add to low ACC with sign-extension suppressed	1	1				
ADDT	Add to ACC with shift specified by TREG1	1	1				
AND	AND with ACC	1/2	1 2 (long immediate value specified)				
ANDB	AND ACCB with ACC	1	1				
BSAR	Barrel-shift ACC right	1	1				
CMPL	Complement ACC	1	1				
CRGT	Test for ACC > ACCB	1	1				
CRLT	Test for ACC < ACCB	1	1				
EXAR	Swap ACCB with ACC	1	1				
LACB	Load ACC with ACCB	1	1				
LACC	Load ACC with shift	1/2	1 2 (long immediate value specified				
LACL	Load low word of ACC	1	1				
LACT	Load ACC with shift specified by TREG1	1	1				
LAMM	Load ACC with contents of memory-mapped register	1	1 (processor memory-mapped register) 2 (peripheral memory-mapped registers)				
NEG	Negate accumulator	1	1				
NORM	Normalize contents of ACC	1	1				
OR	OR with accumulator	1/2	1 2 (long immediate value specified)				
ORB	OR ACCB with ACC	1	1				
ROL	Rotate ACC left	1	1				
ROLB	Rotate ACCB and ACC left	1	1				
ROR	Rotate ACC right	1	1				
RORB	Rotate ACCB and ACC right	1	1				

Table 4–5. Instruction Set Summary (Continued)

	Accumulator Memory Reference in	nstruction	ns (Concluded)
Mnemonic	Description	Words	Cycles
SACB	Store ACC in ACCB	1	1
SACH	Store high ACC with shift	1	1
SACL	Store low ACC with shift	1	1
SAMM	Store ACC to memory-mapped register	1	1 (processor memory-mapped register) 2 (peripheral memory-mapped registers)
SATH	Barrel-shift ACC right 0 or 16 bits as specified by TREG1	1	1
SATL	Barrel-shift ACC right 0 to 15 bits as specified by TREG1	1	1
SBB	Subtract ACCB from ACC	1	1
SBBB	Subtract ACCB from ACC with borrow	1	1
SFL	Shift ACC left	1	1
SFLB	Shift ACCB and ACC left	1	1
SFR	Shift ACC right	1	1
SFRB	Shift ACCB and ACC right	1	1
SUB	Subtract from ACC	1/2	1 2 (long immediate value specified)
SUBB	Subtract from ACC with borrow	1	1
SUBC	Conditional subtract	1	1
SUBS	Subtract from low ACC with sign-extension sup- pressed	1	1
SUBT	Subtract from ACC with shift specified by TREG1	1	1
XOR	Exclusive-OR with ACC	1/2	1 2 (long immediate value specified)
XORB	Exclusive-OR ACCB with ACC	1	1
ZALR	Zero low ACC and load high ACC with rounding	1	1
ZAP	Zero ACC and PREG	1	1
	Auxiliary Registers and Data Pag	ge Pointer	r Instructions
Mnemonic	Description	Words	Cycles
ADRK	Add to ARn short immediate	1	1
CMPR	Compare ARn with ARCR	1	1
LAR	Load ARn	1/2	2
LDP	Load data page pointer	1	2
MAR	Modify ARn	1	1
SAR	Store ARn	1	1
SBRK	Subtract from ARn short immediate	1	1

Mnemonic	Description	Words	Cycles						
Parallel Logic Unit Instructions									
APL	AND DBMR or constant with data memory value	1/2	1 (second operand DBMR) 2 (second operand long immediate)						
CPL	Compare DBMR or constant with data memory value	1/2	1 (second operand DBMR) 2 (second operand long immediate)						
OPL	OR DBMR or constant with data memory value	1/2	1 (second operand DBM ^E) 2 (second operand long &mmediate)						
SPLK	Store long immediate to data memory location	2	2						
XPL	XOR DBMR or constant with data memory value	1/2	1 (second operand DBMR) 2 (second operand long immediate)						
	T Register, P Register, and M	ultiply Ins	tructions						
Mnemonic	Description	Words	Cycles						
APAC	Add PREG to ACC	1	1						
LPH	Load high PREG	1	1						
LT	Load TREG0	1	1						
LTA	Load TREG0 & accumulate previous product	1	1						
LTD	Load TREG0, accumulate previous product, and move data	1	1						
LTP	Load TREG0 & store PREG in accumulator	1	1						
LTS	Load TREG0 and subtract previous product	1	1						
MAC	Multiply and accumulate	2	3						
MACD	Multiply and accumulate with data move	2	3						
MADD	Multiply and accumulate with source pointed at by BMAR	1	3						
MADS	Multiply and accumulate both with source pointed at by BMAR and with data move	1	3						
MPY	Multiply	1/2	1 2 (long immediate value specified)						
MPYA	Multiply and accumulate previous product	1	1						
MPYS	Multiply and subtract previous product	1	1						
MPYU	Multiply unsigned	1	1						
PAC	Load ACC with PREG	1	1						
SPAC	Subtract PREG from ACC	1	1						
SPH	Store high PREG	1	1						
SPL	Store low PREG	1	1						
SPM	Set PREG output shift mode	1	1						
SQRA	Square and accumulate previous product	1	1						
SQRS	Square and subtract previous product	1	1						
ZPR	Zero product register	1	1						

Table 4–5. Instruction Set Summary (Continued)

Table 4–5. Instruction Set Summary (Continued)

	Branch Instruc	tions	
Mnemonic	Description	Words	Cycles
B[D]	Branch unconditionally	2	4 (2 if delayed)
BACC[D]	Branch to address specified by ACC	1	4 (2 if delayed)
BANZ[D]	Branch on ARn not-zero	2	4 (conditions true, 2 if delayed) 2 (conditions false)
BCND[D]	Branch conditionally	2	4 (conditions true, 2 if delayed) 2 (at least one condition false)
CALA[D]	Call subroutine indirect	1	4 (2 if delayed)
CALL[D]	Call subroutine	2	4 (2 if delayed)
CC[D]	Call conditionally	2	4 (conditions true, 2 if delayed) 2 (at least one condition false)
INTR	Soft interrupt	1	4
NMI	Nonmaskable interrupt	1	4
RET[D]	Return from subroutine	1	4 (2 if delayed)
RETC[D]	Return conditionally	1	4 (conditions true, 2 if delayed) 2 (at least one condition false)
RETE	Return with context switch & global interrupt enable	1	4
RETI	Return with context switch	1	4
TRAP	Software interrupt	1	4
хс	Execute next instruction(s) conditionally	1	1
	I/O and Data Memory	Operation	18
Mnemonic	Description	Words	Cycles
BLDD	Block move from data memory to data memory	1/2	2 (operand specified by BMAR) 3 (operand specified by long immediate)
BLDP	Block move from data memory to program memory	1	2
BLPD	Block move from program memory to data memory	1/2	2 (operand specified by BMAR) 3 (operand specified by long immediate)
DMOV	Data move in data memory	1	1
IN	Input data from port	2	2
LMMR	Load memory-mapped register	2	2 (processor memory-mapped register) 3 (peripheral memory-mapped register)
OUT	Output data to port	2	3
SMMR	Store memory-mapped register	2	2 (processor memory-mapped register) 3 (peripheral memory-mapped register)
TBLR	Table read	1	3
TBLW	Table write	1	3

	Control Instructions							
Mnemonic	Description	Words	Cycles					
BIT	Test bit	1	1					
BITT	Test bit specified by TREG2	1	1					
CLRC	Clear control bit	1	1					
IDLE	idie until interrupt	1	1					
IDLE2	Idle until Interrupt — low power mode	1	1					
LST	Load status register	1	2					
NOP	No operation	1	1					
POP	Pop top of stack to low ACC	1	1					
POPD	Pop top of stack to data memory	1	1					
PSHD	Push data memory value on stack	1	1					
PUSH	Push low ACC onto stack	1	1					
RPT	Repeat next instruction	1/2	2					
RPTB	Repeat block	2	2					
RPTZ	Repeat next instruction and clear ACC and PREG	2	2					
SETC	Set control bit	1	1					
SST	Store status register	1	1					

Table 4–5. Instruction Set Summary (Continued)

Note that all writes to external memory require two cycles. Reads require one cycle. Any write access immediately before or after a read cycle will require three cycles (refer to Appendix B). In addition, if two pipelined instructions try to access the same 2K-word long single-access memory block simultaneously, one extra cycle is required. For example, the DMOV instruction, when repeated with RPT, requires one cycle in the dual-access RAM but takes two cycles in the single-access RAM. Wait states are added to all external accesses according to the configuration of the software wait-state registers described in Section 5.3.

4.3 Individual Instruction Descriptions

This section furnishes detailed information on the instruction set for the 'C5x family; see Table 4–4, *Instruction Set Summary*, for a complete list of available instructions. Each instruction presents the following information:

Assembler syntax

Operands

- Opcode
- Execution
- Description
- U Words
- Cycles
- Examples

The **EXAMPLE** instruction is provided to familiarize you with the instruction format and explain the contents of the instruction manual pages.

Syntax	Direct: Indirect: Short Imme Long Imme	ediate: idiate:	[<i>label</i>] [<i>label</i>] [<i>label</i>] [<i>label</i>]	EXAN EXAN EXAN EXAN	IPLE IPLE IPLE IPLE	dma {ind] [#k] [#lk]	a [,sh } [,sh	nift] nift[,ri	ext A	\ <i>RP</i>]]		
	Each instru placed eithe on the prec clude the sy command,	ction beg er before eding lin yntax ex operand	gins with the cor e in the pression , and co	n an as nmand first co n. Spac ommen	semb (instr olumn ces ar t field	ler sy ructio . An c re rec ls).	yntax n mr optio quire	c exp nemc nal c d be	ressi onic) comm twee	on. I on th nent n ea	Label ne sai field .ch fie	ls ma me lir may eld (la	y be ne or con- abel,
Operands	0 ≤ dma ≤ 1 0 ≤ pma ≤ 6 0 ≤ next AF 0 ≤ k ≤ 255 0 ≤ lk ≤ 655 0 ≤ shift ≤ 1	127 65535 RP ≤ 7 635 15											
	ind: {* *+	*- *0-	+ *0	*BR0+	· *BF	70}							
	The above s frequently u bly-time exp ers, shift co	set of op used in th pression: punts, an	erands ne instru s referri d a vari	is not c uction s ng to m lety of c	ompr set. O emor other	ehen perar y, I/O consi	sive; nds r) port tants	; how nay l ts, re s.	vever be co giste	; the onsta r add	y are ants c dress	the r or ass ses, p	nost sem- oint-
Opcode													
	15 14 X X	13 12 x x	11 10 x x) 9 x	8 x	7 X	6 X	5 x	4 X	3 x	2 X	1 x	0 X
	The opcode word.	e breaks	down tl	he vario	ous bi	it field	ds th	at m	ake ι	ıb ea	ach ir	nstruo	ction
Execution	(PC) + 1 → (ACC) + (dr	► PC ma) →	ACC; 0	→ C									
	Affected by	OVM; a	ffects C	V and	C. No	ot affe	ected	d by s	SXM	•			
	The instruct when the in fied modes the instruct	tion oper Istructior are also ion are a	ation se is exec given. Ilso liste	equence cuted. (Those ed.	e des Condi bits ir	cribe itiona n the	s the Il effe 'C5x	e proc ects (stat	cessi of sta us re	ng th atus i giste	iat tal regis ers af	kes p ter sp fecte	lace beci- d by
Description	Instruction e tents are de sor or the a ments the in	execution escribed. assemble nformation	n and its Any co er are c on giver	s effect nstrain discuss n by the	on the ts on ed. T e exe	e rest the o The d cution	of th pera escri n blo	e pro inds i iptior ock.	impo n par	sor or sed l allel	r mer by th s and	nory e pro d sup	con- ces- ple-
Words	This field sp tion and its	ecifies tl extensio	he num on word	ber of n s.	nemo	ry wc	ordsı	requi	red t	o stc	ore th	e ins	truc-

Cycle Timings for a Single Instruction								
	PR	PDA	PSA	PE				
Operand DARAM	1	1	1	1+p				
Operand SARAM	1	1	1	1+p				
Operand Ext 1+d 1+d 1+d 2+d+p								
	Cycle Timin	gs for a Repeat (RPT)) Instruction					
Operand DARAM	n	n	n	n+p				
Operand SARAM	n	n	n	n+p				
Operand Ext	n+nd	n+nd	n+nd	n+1+p+nd				

Cycles

The table shows the number of cycles required for a given 'C5x instruction to execute in a given memory configuration when executed as a single instruction or in the repeat (RPT) mode. The column headings in the table indicate the program source location (PR, PDA, PSA, PE), defined as follows:

- **PR** The instruction executes from internal program ROM.
- PDA The instruction executes from internal dual-access program RAM.
- **PSA** The instruction executes from internal single-access program RAM.
- **PE** The instruction executes from external program memory.

If an instruction requires memory operand(s), row divisions in the table indicate the location(s) of the operand(s), as defined below:

DARAM	The operand is in internal dual-access RAM.
SARAM	The operand is in internal single-access RAM.
Ext	The operand is in external memory.
ROM	The operand is in internal program ROM.
MMR	The operand is a memory-mapped register.
MMPORT	The operand is a memory-mapped io port.

The number of cycles required for each instruction is given in terms of the processor machine cycles (CLKOUT1 period). For the RPT mode execution, *n* indicates the number of times a given instruction is repeated by an RPT or RPTZ instruction. The additional wait states for program/data memory and I/O accesses are defined below. Note that these additional cycles can be generated by the on-chip software wait state generator or by the external READY signal.

- p Program memory wait states. Represents the number of additional clock cycles the device waits for external program memory to respond to an access.
- d Data memory wait states. Represents the number of additional clock cycles the device waits for external data memory to respond to an access.
- io I/O wait states. Represents the number of additional clock cycles the device waits for an external I/O to respond to an access.
- **n** Repetitions (where *n* > 2 to fill the pipeline). Represents the number of times a repeated instruction is executed.

The above variables can also use the subscripts *src, dst,* and *code* to indicate source, destination, and code, respectively.

Note that the internal single-access memory on each 'C5x processor is divided into 1K- or 2K-word blocks contiguous in address space:

'C50	Data Address Range
Four 2K-word block	0800h-OFFFh 1000h-17FFh 1800h-1FFFh 2000h-27FFh
One 1K-word block	2800h-2BFFh
'C51	Data Address Range
One 1K-word block	0800h-0BFFh
'C53	Data Address Range
One 2K-word block	0800h-0FFFh
One 1K-word block	1000h-13FFh

All 'C5x processors support parallel accesses to these internal single-access RAM blocks. However, one single access block allows only one access per cycle. In other words, the processor can read/write on single-access RAM block while accessing another single-access RAM block at the same time.

Note that all external reads take at least one machine cycle while all external writes take at least two machine cycles. However, if an external write is immediately followed or preceded by an external read cycle, then the external write requires three cycles. See Appendix B for details. If the on-chip wait state generator is used to add m (m > 0) wait states to an external access, then both the external reads and the external writes require m+1 cycles, assuming that the external READY line is driven high. In case the READY input line is used to add m additional cycles to an external access, then external reads require

m+1 cycles, and external write accesses require m+2 cycles. See Chapter 6 for the discussion on software wait states and Appendix A for READY electrical specifications.

The instruction cycle timings are based on the following assumptions:

- At least the next four instructions are fetched from the same memory section (internal or external) that was used to fetch the current instruction (except in case of PC discontinuity instructions like B, CALL, etc.)
- In the single execution mode, there is no pipeline conflict between the current instruction and the instructions immediately preceding or following that instruction. The only exception is the conflict between the fetch phase of the pipeline and the memory read/write (if any) access of the instruction under consideration. See Chapter 3 for pipeline operation.
- In the repeat execution mode, all conflicts caused by the pipelined execution of an instruction are considered.

Refer to Appendix C for further information on instruction cycle classifications and timings.

Example Example code is included for each instruction. The effect of the code on memory and/or registers is summarized.

Syntax	[label] AB	S											
Operands	None												
Opcode													
	15 14 1 0	13 12 1 1	<u>11 1</u> 1 1	0 9 1	8 0	7 0	6 0	5 0	4	3 0	2	1 0	0
Execution	(PC) + 1 - (ACC) →	→ PC • ACC; () → C										
	Affected by Not affecte	∕ OVM; a ed by SX	affects (M.)V and	IC.								
Description	If the conte mulator is u tor are less The carry l instruction.	ents of th unchang than zer bit (C) or	e accun ed by the o, the ac n the 'C	nulator e exect ccumul 5x is a	are g ution lator i lways	great of AE is rep s reso	er tha 3S. If t laced et to a	an or he co I by it zero	equa onter ts 2s- by th	al to : nts of -com ne ex	zero, i the a plem cecut	the a accur ent v ion o	accu- nula- alue. f this
	Note that 8 (OVM = 0), set (OVM = status bit is	3000000 , the ABS = 1), the s set.	0h is a S of 800 ABS of	specia 00000 80000	l cas h is 8 000h	e. W 0000 i is 7F	hen t 000h FFF	he o . Wh FFFł	verfl ien th n. In	ow m ne ov eithe	node verflov er cas	is no w mo æ, the	nt set de is e OV
Words	1												
Cycles													
			Cycle	Timing	s for	a Sin	gle In	stru	ction				
	PR	PDA		PSA		PE							
	1	1		1		1+p							
		C	ycle Tim	ings to	or a R	epea	t (RP	r) Ex	ecut	ion			
	n	n		n		n+p							
Example 1	ABS		Be	ore Insi	tructio	on				٨	After II	nstruc	tion
		ACC []			123	4h	Þ	ACC	0 C			12	234h
Example 2	ABS												
		ACC [Be X	fore Ins OFFF	truction FFFF	on Fh	ļ	ACC			After li	nstruc	tion 1h



Syntax	[label] AC	ОСВ													
Operands	None															
Opcode																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
												•			0	
Execution	(PC) (ACC	+ 1 ·) + (/	→ P(ACC	C B) +	(C)	→ A	сс									
	Affect	ted b	y O∖	/M; a	ffect	s OV	and	С								
Description	The c (C) ar additi	onte e ad on g	nts c ded f ener	of the to the ates	acci acc a ca	umula umul rry fro	ator I ator. om th	buffe The ne M	r (AC carry SB p	CB) / bit i ositic	and ⁻ s set on of	the v to or the a	value ne if t accur	of th he re nulat	e car sult d or.	ry bit of the
Words	1															
Cycles																
					Сус	le Tin	ning	s for	a Sin	gle lr	nstru	ction				
	PR			PDA		PS	SA		PE							
	1			1		1			1+p							
				C	/cle 1	Fimin	gs fo	or a R	ереа	t (RP	T) Ex	ecut	ion			

n

Example

ADCB

n

n



n+p

Syntax		Direct: [Indirect: [Short Immediate: [Long Immediate: [[lab [lab [lab [lab	oel] A oel] A oel] A oel] A		<pre>D dma [,shift1] D {ind} [,shift1 [,nextARP]] D #k D #lk [,shift2]</pre>								
Operands		0 ≤ d 0 ≤ s 0 ≤ n 0 ≤ k -327 0 ≤ s	ma ≤ hift1 ext A ≤ 25 68 ≤ hift2	: 127 ≤16 \RP	(de ≤ 7 3276 (de	fault 7 əfaul	s to C ts to ()) 0)									
Opcode																	
	Direct:	15 0	<u>14</u> 0	<u>13</u> 1	12 0	11	10 SHF	9 •T †	8	7 0	6	5 Dat	4 a Me	3 mory	2 Addr	1 ess	0
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Indirect:	0	0	1	0		SHF	·Т †		1		See	Subs	ectio	n 4.1.	2	
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Short:	1	0	1	1	1	0	0	0		-	8-	Bit C	onsta	nt		
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Longu	1	0	1	1	1	1	1	1	1	0	0	1		SHF	т†	
	Long.								16-B	it Con	stan	t					
		Add t 15	o acc 14	umul 13	ator v 12	vith s 11	hift of 10	16 9	8	7	6	5	4	3	2	1	0
	Direct:	0	1	1	0	0	0	0	1	0		Dat	a Me	mory	Addr	ess	
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Indirect:	0	1	1	0	0	0	0	1	1		Se	e Sut	osecti	on 4.	1.2	
Execution		[†] See : Direc (PC) (ACC Affec Short (PC)	Sectio t or I + 1) + [(ted b Imm + 1	n 4.5. ndire → P (dma oy SX nedia → P	ect Ac C) × 2 (M ar te Ac C	ddres 2 ^{shift} nd O' ddres	ssing: ¹] → VM; a ssing:	AC Affec	C ts C a	and (OV.						
	$(ACC) + k \rightarrow ACC$ Affected by OVM; affects C and OV																
		Long	Imm	edia	te Ac	Idres	sing:										
		(PC) (ACC Affec	+ 2) + II ted b	→ P k X 2 by SX	C 2shift2 (M ar	? _ _ nd O'	ACC VM; a	affec	ts C :	and (OV.						

Description	The contents of the addressed data memory location or an immediate constant are left-shifted and added to the accumulator. During shifting, low-order bits are zero-filled. High-order bits are sign-extended if SXM = 1 and zero-filled if SXM = 0. The result is stored in the accumulator. When short immediate addressing is used, the addition is unaffected by SXM and is not repeatable. Note that when the ARP is updated during indirect addressing, a shift operand must be specified. If no shift is desired, a 0 may be entered for this operand.									
	When adding with a shift of 16, the carry bit is set if the results of the addition generates a carry; otherwise, the carry bit is unaffected. This allows the accu- mulation to generate the proper single carry when adding a 32-bit number to the accumulator.									
Words	1 (Direct, indirect, or short immediate addressing)									
	2 (Long immediate addressing)									
Cycles	Direct: [<i>label</i>] ADD <i>dma</i> [, <i>shift1</i>] Indirect: [<i>label</i>] ADD {i <i>nd</i> } [, <i>shift1</i> [, <i>nextARP</i>]]									

Cycle Timi	ngs for a s	Single Inst	ruction	
	PR	PDA	PSA	PE
Operand DARAM	1	1	1	1+p
Operand SARAM	1	1	1	1+p
			2†	
Operand Ext	1+d	1+d	1+d	2+d+p
Cycle Timings	s for a Rep	eat (RPT)	Execution	ו
	PR	PDA	PSA	PE
Operand DARAM	n	n	n	n+p
Operand SARAM	n	n	n	n+p
			n+1†	
Operand Ext	n+nd	n+nd	n+nd	n+1+p+nd

[†] If the operand and the code are in the same SARAM block.

Short Immediate: [label] ADD #k

*****	Су	cle Timings f	or a Single Instruction
PR	PDA	PSA	PE
1	1	1	1+p
	Cycle	Timings for	a Repeat (RPT) Execution
		Not F	Repeatable

Cycle Timings for a Single Instruction PR PDA PSA PE 2 2 2 2+2p Cycle Timings for a Repeat (RPT) Execution Not Repeatable Example 1 ADD DAT1,1 ; (DP = 6) Before Instruction After Instru Data Memory	
PR PDA PSA PE 2 2 2 2+2p Cycle Timings for a Repeat (RPT) Execution Not Repeatable Example 1 ADD DAT1,1 ; (DP = 6) Before Instruction After Instru Data Memory Data Memory	
2 2 2 2+2p Cycle Timings for a Repeat (RPT) Execution Not Repeatable Example 1 ADD DAT1,1 ; (DP = 6) Before Instruction After Instru Data Memory	
Cycle Timings for a Repeat (RPT) Execution Not Repeatable Example 1 ADD DAT1,1 ; (DP = 6) Before Instruction After Instru Data Memory Data Memory	
Example 1 ADD DAT1,1 ; (DP = 6) Before Instruction After Instru- Data Memory Data Memory Data Memory	
Example 1 ADD DAT1,1 ; (DP = 6) After Instruction Data Memory Data Memory Data Memory	
Before Instruction After Instru Data Memory Data Memory	
Data Memory Data Memory	iction
301h1h 301h	1h]
ACC [X] [2h] ACC [0] [C C	<u>04h</u>
Example 2 ADD *+,0,AR0	
Before Instruction After Instru	iction
ARP4 ARP	0
AR4 0302h AR4 0)303h
Data Memory Data Memory 302h 302h 302h	2h
	04h
с с с	ليتيسيني
Example 3 ADD #1h ;Add short immediate	
Before Instruction After Instru	iction
ACC [X] [2h] ACC [0] [C C	03h
Example 4 ADD #1111h,1 ;Add long immediate with shift of 1	
Before Instruction After Instru	iction
ACC X ACC 0	2224h

Syntax	[label]	ADDB													
Operands	None														
Opcode															
	15 1 1	1 <u>4 13</u> 0 1	12 1	<u>11</u> 1	<u>10</u> 1	9 1	<u>8</u> 0	7 0	6 0	5 0	4 1	3 0	2 0	1 0	0
Execution	(PC) + (ACC)	1 → P + (ACC	C B) ⊣	AC	c										
	Affecte	d by O\	/M; a	ffect	s C a	ind (OV.								
Description	The co	ntents o	fthe	accu	imula	tor b	ouffer	(AC	CB) a	are a	dded	to th	e acc	cumu	lator.
Words	1														
Cycles	[<i>label</i>]	ADDB													
	Cycle Timings for a Single Instruction														
	PR		PDA		PS	SA		PE							
	1		1		1			1+p							
			Су	cle 1	Timin	gs fo	or a R	epea	t (RP	T) Ex	ecut	ion			
	n		n		n			n+p							
Example	ADDB														
-					Befor	e Ins	tructio	on				4	After I	nstruc	tion

		Before Instruction			After instruction
ACC		1234h	ACC	[1236h
ACCB	X	2h	ACCB	0	2h
	С			С	

Syntax	Direct: [<i>label</i>] ADD Indirect: [<i>label</i>] ADD	C dma C {ind} [,next A	RP]		
Operands	0 ≤ dma ≤ 127 0 ≤ next ARP ≤ 7				
Opcode					
	<u>15 14 13 12 11</u>	10 9 8	765	5 4 3	2 1 0
	Direct: 0 1 1 0 0	0 0 0 0		Data Memoi	ry Address
	15 14 13 12 11 Indirect: 0 1 1 0 0	10 9 8 0 0 0	7 6 5	5 4 3 See Subse	2 1 0 ction 4.1.2
Execution	$(PC) + 1 \rightarrow PC$ $(ACC) + (dma) + (C) \rightarrow$ Affected by OVM; affects The contents of the addre bit are added to the accu bit is then affected in the The ADDC instruction ca	ACC OV and C. Not essed data mem- umulator with sig normal manner	affected ory locatio gn extensi crming mi	by SXM. In and the vision suppre	value of the carry essed. The carry
		n be used in peri	orning m	unpie-pred	cision anumetic.
Words	1				
Cycles	Direct: [<i>label</i>] ADD Indirect: [<i>label</i>] ADD	C dma C {ind} [,next A	RP]		
	Cycl	e Timings for a S	Single Inst	ruction	
		PR	PDA	PSA	PE
	Operand DARAM	1	1	1	1+p
	Operand SARAM	1	1	1	1+p
				2†	
	Operand Ext	1+d	1+d	1+d	2+d+p
	Cycle T	imings for a Rep	eat (RPT)	Execution	
		PR	PDA	PSA	PE
	Operand DARAM	n	n	n	n+p
	Operand SARAM	n	n	n n+1†	n+p
	Operand Ext	n+nd	n+nd	n+nd	n+1+p+nd
Evennle 1	[†] If the operand and the code a	are in the same SAF	AM block.		
слатрія і	ADDC DATO ; $(DP =$	o) Before Instruction			After Instruction

Data Memory

300h

ACC

1 c



04h

13h

Example 2



Syntax		Direc Indire	t: ect:	[/a [/a	bel] bel])S d)S {i	ma nd} [,next	t AR	P]						
Operands		0 ≤ di 0 ≤ n	ma ≤ ext A	127 RP	s 7												
Opcode		45	4.4	10	10	44	10	•	•	-7	c	F	4	•	•		0
I	Direct:	0	14	13	0	0	0	9 1	0	0	0	Dat	4 ta Me	mory	Z Addı	ress	
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
In	ndirect:	0	1	1	0	0	0	1	0	1		See	Sub	sectio	on 4.1	.2	
Execution		(PC) (ACC (dma) Affec Not a	+ 1 · ;) + (() is a ted b	→ P dma) n un: y O\ ed by	C → sign /M; a / SX	ACC ed16 affect M.	; -bit n s OV	umb ' anc	er I C.								
Description		The c lator 16-bit a sigr struct	conte with t num ned r tion v	nts o sign nber, iumb vith S	f the -exte rega er. N SXM	spece ensio ardle: Note t = 0 a	cified n su ss of that A and a	data opre SXN ADD shif	i mer ssed 1. Th S pro t cou	nory . Th e ac oduc int c	/ locati ne data ccumu ces the of 0.	on a a is lator san	re ac treat con ne re	lded ed a tents sults	to the s an s are s as a	∋ acc unsi treate เn AD	umu- gned ed as 9D in-
Words		1															
Cycles		Direc Indire	t: ect:	[la [la	bel] bel]		0S d 0S {i	ma nd}	,nex	t AFi	<i>P</i>]						
			``			Сус	le Ti	ning	s for	a Si	ingle Ir	stru	ctior	1			
									PR		PDA		PSA		PE		
		Op	erand	DAF	RAM				1		1		1		1+p		
		Op	erand	SAR	AM				1		1		1 0†		1+p		
		Op	erand	Ext					1+d	-+	1+d		1+d		2+d-		
		<u> </u>			С	ycle '	Timin	gs f	or a F	Repe	at (RP	T) E	kecu	ion			
		 				-		T	PR		PDA	T	PSA		PE		
		Ор	erand	DAF	RAM				n		n		n		n+p		
		Ор	erand	SAF	AM				n		n		n n+1†		n+p		

[†] If the operand and the code are in the same SARAM block.

n+nd

n+nd

Operand Ext

n+1+p+nd

n+nd

Example 1	ADDS	DAT0	;(DP	= 6)		
				Before Instruction		After Instruction
		Data Men 300h ACC	nory X C	0F006h 00000003h	Data Memory 300h ACC 0 C	0F006h 0000F009h
Example 2	ADDS	*		Before Instruction		After Instruction
		ARP		0	ARP	0
		AR0		0300h	AR0	0300h
		Data Men 300h	nory	0FFFFh	Data Memory 300h	0FFFFh
		ACC	X	7FFF0000h	ACC 0	7FFFFFFh
			С		С	

Syntax	Direct: [<i>label</i>] ADDT <i>dma</i> Indirect: [<i>label</i>] ADDT { <i>ind</i> } [, <i>next ARP</i>]
Operands	0 ≤ dma ≤ 127 0 ≤ next ARP ≤ 7
Opcode	
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Direct: 0 1 1 0 0 1 1 0 Data Memory Address
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Indirect: 0 1 1 0 0 1 1 1 See Subsection 4.1.2
Execution	$(PC) + 1 \rightarrow PC$ $(ACC) + [(dma) \times 2^{TREG1(3-0)}] \rightarrow (ACC)$ If SXM = 1: Then (dma) is sign-extended. If SXM = 0: Then (dma) is not sign-extended. Affected by SXM and OVM; affects OV and C.
Description	The data memory value is left-shifted and added to the accumulator, with the result replacing the accumulator contents. The left-shift is defined by the four LSBs of the TREG1, resulting in shift options from 0 to 15 bits. Sign extension on the data memory value is controlled by SXM. The carry bit is set when a carry is generated out of the MSB of the accumulator. Software compatibility with the 'C25 can be maintained by setting the TRM bit of the PMST status register to zero. This causes any 'C25 instruction that loads TREG0 to write to all three TREGs. Subsequent calls to the ADDT instruction will shift the value by the TREG1 value (which is the same as TREG0), maintaining object-code compatibility.
Words	1
Cycles	
	Cycle Timings for a Single Instruction
	PR PDA PSA PE

1

1

1+d

1

1

1+d

1

1

2†

1+d

Operand DARAM

Operand SARAM

Operand Ext

1+p

1+p

2+d+p

Cycle Tir	mings for a Re	peat (RPT)	Executio	n
	PR	PDA	PSA	PE
Operand DARAM	n	n	n	n+p
Operand SARAM	n	n	n n+1 [†]	n+p
Operand Ext	n+nd	n+nd	n+nd	n+1+p+nd

[†] If the operand and the code are in the same SARAM block.

Example 1	ADDT	DAT127	;(DP	= 4. SXM = 0) Before Instruction		After Instruction											
		Data Memo 027Fh	ory	09h	Data Memory 027Fh	09h											
		TREG1		0FF94h	TREG1	0FF94h											
		ACC	X	0F715h	ACC 0	0F7A5h											
Example 2	ADDT	* AR4	: (SXM	= 0)													
		,	, (= = = = = = =														
		,	, (Before Instruction		After Instruction											
		ARP	, (Before Instruction	ARP	After Instruction											
		ARP AR0	, (Before Instruction 0 027Fh	ARP AR0	After Instruction 4 027Eh											
		ARP AR0 Data Memo 027Fh) (pry	Before Instruction 0 027Fh 09h	ARP AR0 Data Memory 027Fh	After Instruction 4 027Eh											
		ARP AR0 Data Memo 027Fh TREG1) ()ry	Before Instruction 0 027Fh 09h 0FF94h	ARP AR0 Data Memory 027Fh TREG1	After Instruction 4 027Eh 09h 0FF94h											
		ARP AR0 Data Memo 027Fh TREG1 ACC	ory X	Before Instruction 0 027Fh 09h 0FF94h 0F715h	ARP AR0 Data Memory 027Fh TREG1 ACC 0	After Instruction 4 027Eh 09h 0FF94h 0F7A5h											
Syntax		[label		RK	#k												
-------------	-----------------------	--	---	---	---	---	---	--	---	---	--	------------------------------------	----------------------------------	---------------------------------	-------------------------------------	---------------------------------------	----------------------------------
Operands		0 ≤ k	≤ 25	5													
Opcode																	
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Short:	0	1	1	1	1	0	0	0			8-	Bit C	onsta	ant		
Execution		(PC) AR(A	+ 1 - RP) -	→ P + 8-k	C bit po	sitive	e con	stan	t →	AR(ARP)						
Description	- ; ; ; ;	The 8 auxilia auxilia media ations	B-bit i ary re ary re ate va s on 1	imme egiste egiste alue the a	ediate er (as er co treate uxilia	e val s spe nten ed as ary re	ue is cifiec ts. Th an 8 egiste	add I by ti ne ad -bit p ers a	ed, r he cu dition ositiv re un	ight- irren n tak ve int sign	justifi t ARP es pla eger. ed.	ed, t ?) with ace ir Note	o the h the h the e tha	e cur resu ARA t all a	rently Ilt rep VU, w withm	y sele placin ith th netic o	ected g the e im- oper-
Words		1															
Cycles		[label		RK	#k												
						Сус	le Tin	nings	s for a	a Sin	gle In	stru	ction				
		PR			PDA		PS	SA		PE							
		1			1		1			1+p							
						/cle]	limin	gs fo	r a R	epea	t (RP	T) Ex	ecuti	ion			
								No	t Rep	eatal	ble						
Example	i	ADRK	#8	80h				_									
						1	Befor	e ins	truction	on					After I	nstru	
				AR5					432	의 1h		AR5				4	3A1h

Syntax		Direct Indire Long	t: ect: Imm	ediat	e:	[lab [lab [lab	0] / 0] / 0] /	AND AND AND	dma {ina #Ik	a } [, <i>ne;</i> [, <i>shiff</i>]	xt AF	P]					
Operands		0 ≤ dr 0 ≤ ne lk: 16 0 ≤ sł	ma ≤ əxt A -bit c nift ≤	127 RP	a7 ant												
Opcode																	
	Direct:	15 0	14 1	13 1	12 0	11 1	10 1	9 1	8 0	7	6	5 Dat	4 ta Me	3 emory	2 / Addi	1 ress	0
	Indirect:	15 0	14 1	<u>13</u> 1	12 0	11 1	10 1	9 1	8 0	7	6	5 See	4 e Sul	3 osecti	2 ion 4.	1 1.2	0
	Long.	15 1	14 0	13 1	12 1	<u>11</u> 1	<u>10</u> 1	9 1	<u>8</u> 1	7 1	6 0	5 1	4 1	3 5	2 SHFT	1 †	0
	g.								16-E	Bit Con	onstant						
		AND 	with .	ACC 13	long 12	ımme <u>11</u>	diate	e with	shift 8	of 16 7	6	5	4	3	2	1	0
	Long:	1	0	1	1	1	1	1	0 16-B	1 it Con	0 stant	0	0	0	0	0	1
		† See S	Sectio	n 4.5.													
Execution		Direct (PC) (ACC) $0 \rightarrow 1$ Imme (PC) - (ACC) Not at	t or li + 1 - (15 ACC diate + 2 - (30 ffecte	ndire > PC 0)) (31- - Add > PC 0)) A od by	ct Ac AND 16) Iress AND SXN	ldres (dm: ing: Ik × V	sing a) - 2 ^{sh}	l: → AC	CC(1	5–0) C							
Description		If dire ANDe tion in ate ac order result	ect or ed withe the a ddres bits bits	r indi h a d accur ssing belov alue	rect lata n mula is us w and is Al	addro nemc tor. T sed, t d high NDed	essii ory v he h the l n-oro l wit	ng is alue, ligh w long i der b h the	use and vord imme its al acc	d, the the re of the ediate bove t umula	low sult is accu cons the sl	word splac mula stant nifted onter	d of cedi atoria is si d val nts.	the a n the s zer hifted ue a	accur low v oed. d, and re ze	mulat vord If imn d the roed	tor is posi- nedi- low- The
Words		1	(Dire	ct or	indir	ect a	ddre	essin	g)								
		2	(Lon	g imr	nedia	ate a	ddre	essing	g)								

Cycles

Direct:	[<i>label</i>] AN	D dma	not AD	7	
		ngs for a	Single Ins	1 truction	
		PR	PDA	PSA	PE
Operand DARAM		1	1	1	1+p
Operand SARAM		1	1	1 2 [†]	1+p
Operand Ext		1+d	1+d	1+d	2+d+p
C	ycle Timings	for a Re	peat (RPT)	Execution	1
		PR	PDA	PSA	PE
Operand DARAM		n	n	n	n+p
Operand SARAM		n	n	n n+1†	n+p
Operand Ext		n+nd	n+nd	n+nd	n+1+p+nd

[†] If the operand and the code are in the same SARAM block.

Long Immediate: [label] AND #lk [, shift]

	Cycle Timings for a Single Instruction										
PR	PR PDA PSA PE										
2	2	2	2+2p								
	Cycle Timings for a Repeat (RPT) Execution										
	Not Repeatable										

Example 1	AND	DAT16 ;(DI	2 = 4)		
			Before Instruction		After Instruction
		Data Memory		Data Memory	
		0210h	00FFh	0210h	00FFh
		ACC	12345678h	ACC	00000078h
Example 2	AND	*			
			Before Instruction		After Instruction
		ARP	0	ARP	0
		AR0	0301h	AR0	0301h
		Data Memory		Data Memory	
		0301h	0FF00h	0301h	0FF00h
		ACC	12345678h	ACC	00005600h
Example 3	AND	#00FFh,4			
-			Before Instruction		After Instruction
		ACC	12345678h	ACC	00000670h

Syntax	[label] AN	NDB												
Operands	None													
Opcode														
	<u>15 14</u> 1 0	<u>13 12</u> 1 1	<u>11</u> 1	<u>10</u> 1	9 1	<u>8</u> 0	7 0	6 0	5 0	<u>4</u> 1	<u>3</u> 0	2 0	1 1	0
Execution	(PC) + 1 (ACC) Al	→ PC ND (ACC	CB) -	→ AC	c									
Description	The conte tor buffer (tor buffer i	nts of the (ACCB). ⁻ is unaffeo	accu The ro	mula esult i	tor a is pla	re AN aced i	IDed in the	with acc	the c umul	onte ator	nts o while	f the a the a	accur accur	nula- nula-
Words	1													
Cycles	[label] AN	NDB												
			Сус	le Tir	ning	s for	a Sin	gle l	nstru	ction)			
	PR	PDA		P	SA		PE							
	1	1		1			1+p							
		С	ycle '	Timin	gs fo	r a R	epea	t (RP	T) E	cecut	ion			
	n	n		n			n+p							
Example	ANDB													
		Before Instruction After Instruction												
		ACC				OFOFFFFh ACC						05055555h		
		55555555h ACCB						Γ	:	55555	555h			

APAC Add P Register to Accumulator

Syntax	[label] AP	AC												
Operands	None													
Opcode														
	<u>15 14</u> 1 0	<u>13 12</u> 1 1	<u>11</u> 1	<u>10</u> 1	9 1	<u>8</u> 0	7 0	<u>6</u> 0	5 0	4	<u>3</u> 0	<u>2</u> 1	<u>1</u> 0	0
Execution	(PC) + 1 - (ACC) + (s	PC hifted P	regis	ster) ·	→ A	сс								
	Affected by PM and OVM; affects OV and C. Not affected by SXM.													
Description	The contents of the P register are shifted as defined by the PM status bits and added to the contents of the accumulator. The result is placed in the accumulator. APAC is not affected by the SXM bit of the status register; the P register is always sign-extended. The APAC instruction is a subset of the LTA, LTD, MAC, MACD, MADS, MADD, MPYA, and SQRA instructions.													
Words	1													
Cycles	[label] AP	AC												
			Сус	le Tin	nings	for	a Sin	gle ir	stru	ction				
	PR	PDA		PS	SA		PE							
	1	1		1			1+p							
		C	ycle "	Fimin	gs fo	r a R	epea	t (RP	T) Ex	ecut	ion			
	n	n		n			n+p							
Example	APAC ;(1	PM = 01	L)											
			1	Befor	e Inst	ructio	on		_		ſ	After	Instru	ction
		Р ЛСС	$\overline{\nabla}$				0h] 0h]		Р ЛСС	Г	ุ่ม ม			40h
			스 C			2				<u> </u>	ы Г Г			AUN

Operands $0 \le dma \le 127$ Ik: 16-bit constant $0 \le next ARP \le 7$ Opcode 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Direct: 0 1 0 1 1 0 1 0									
Opcode 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Direct: 0 1 0 1 0 0 0 Data Memory Address									
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Direct: 0 1 0 1 1 0 1 0 0 Data Memory Address									
]								
Indirect: 0 1 0 1 1 0 1 0 1 See Subsection 4.1.2									
0 1 0 1 1 1 1 0 0 Data Memory Address									
Direct: 16-Bit Constant									
Indirect 0 1 0 1 1 1 1 0 1 See Subsection 4.1.2]								
16-Bit Constant									
 (dma) AND (DBMR) → dma Ik specified: (PC) + 2 → PC (dma) AND Ik → dma Affects TC. Description If a long immediate constant is specified, it is ANDed with the data memory ue dma. Otherwise, the data memory value is ANDed with the contents dynamic bit manipulation register (DBMR). In either case, the result is directly back to the data memory location, while the contents of the acc tor are unaffected. If the result of the AND operation is 0, then the TC b to 1. Otherwise, the TC bit is set to 0. Words 	$(PC) + 1 \rightarrow PC$ $(dma) \text{ AND } (DBMR) \rightarrow dma$ Ik specified: $(PC) + 2 \rightarrow PC$ $(dma) \text{ AND } Ik \rightarrow dma$ Affects TC. If a long immediate constant is specified, it is ANDed with the data memory val- ue dma. Otherwise, the data memory value is ANDed with the contents of the dynamic bit manipulation register (DBMR). In either case, the result is written directly back to the data memory location, while the contents of the accumula- tor are unaffected. If the result of the AND operation is 0, then the TC bit is set to 1. Otherwise, the TC bit is set to 0.								
2 (Second operand DBMR) 2 (Second operand long immediate)									
Cycles Direct: [label] APL [#lk,] dma Indirect: [label] APL [#lk,] {ind} [,next ARP]									
Cycle Timings for a Single Instruction									
PR PDA PSA PE									
Operand DARAM 1 1 1 1+p									
Operand SARAM 1 1 1 1+p 3 [†] 3 [†] 1 1									
Operand Ext 2+2d 2+2d 2+2d 5+2d+p									

Cycle Timings for a Repeat (RPT) Execution										
PR PDA PSA PE										
Operand DARAM	n	n	n	n+p						

Direct:[label]APL[#lk,]dmaIndirect:[label]APL[#lk,]{ind} [,next ARP]

Cycle Timings for a Single Instruction										
	PR	PDA	PSA	PE						
Operand DARAM	2	2	2	2+2p						
Operand SARAM	2	2	2	2+2p						
Operand Ext	3+2d	3+2d	3+2d	6+2d+2p						
Сус	le Timings for	a Repeat (RF	PT) Execution							
	PR	PDA	PSA	PE						
Operand DARAM	n+1	n+1	n+1	n+1+2p						
Operand SARAM	2n–1	2n–1	2n–1 2n+2†	2n-1+2p						
Operand Ext	4n-1+2nd	4n-1+2nd	4n-1+2nd	4n+2+2nd+2p						

[†] If the operand and the code reside in same SARAM block.

Example 1	APL	#0023h,DAT96	;(DP = 0)		
			Before Instruction		After Instruction
		Data Memory 60h X TC	00h	Data Memory 60h 1 TC	00h
Example 2	APL	DAT96 ;(DP =	= 0)		
			Before Instruction		After instruction
		DBMR	0FF00h	DBMR	0FF00h
		Data Memory		Data Memory	
		60h X TC	1111h	60h O TC	1100h
Example 3	APL	#0100h,*,AR6			
			Before Instruction		After Instruction
		ARP X TC	5	ARP 0 TC	6
		AR5	300h	AR5	300h
		Data Memory		Data Memory	0100b
		3001		3001	

Example 4	APL	*,AR7					
				Before instruction			After Instruction
		ARP	X	6	ARP	0	7
			тс			тс	
		AR6		310h	AR6		310h
		DBMR		0303h	DBMR		0303h
		Data Memo	ory		Data Memor	у	
		310h		0EFFh	310h		0203h

Syntax	[labe] B[<i>C</i>] pma	[, { <i>inc</i>	d} [,ne	xt AR	<i>P</i>]]								
Operands	0 ≤ pi 0 ≤ ne	ma ≤ (ext AF	65535 RP ≤ 7												
Opcode															
	Brand	ch unc	ondition	al with	n AR u	pdate	_	_	_	_		_			_
		14	<u>13 12</u> 1 1	11	<u>10</u>	9	8	$\frac{7}{1}$	6	<u>5</u> Se	4 e Sul	<u>3</u> hsecti	2 ion 4	$\frac{1}{12}$	
	ļ,		· ·		<u> </u>	16-E	Bit C	l Consta	L ant					1.4.	
	Brand	ch unc	ondition	al dela	ayed w	ith AR	up	date							
	15	14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	1 1	1	1	0	1	1		See	e Sub	osecti	on 4.	1.2	
						16-E	Bit C	Consta	ant						
Execution	pma Modif	→ P(y AR(C (ARP) a	nd A	RP as	spec	ifie	d.							
Words	ther a one-v gram delay 2	a sym vord ii mem ed bra	nstructionstructionstructionstructions ory and anch (sp	r nun ons fo l exe pecifi	neric ollowin cuted ed by	addre ng the befor the <i>D</i>	ss. e br re ti 9 su	anch he b ffix).	one i insti ranch	ruction n is t	word on ar aken	e feto n, if tl	he bi	on o from ranch	r two i pro- i is a
Cycles	[label] B[D] pma	[, { <i>inc</i>	t} [,ne	xt AR	P]]								
				Cyc	le Tim	ings f	or a	Sing	gie In	struc	tion				
	PR		PDA	1	PS	5A		PE							
	4		4		4			4+4	p†					der und est milde er kickli	
			C	ycle T	Timing	s for a	a Re	epeat	(RP	r) Exe	ecuti	on			
						Not	Rep	eatal	ble						
	[†] The ' tinuit	C5x per y is tak	forms spe en, these	eculati two in	ve fetch structic	ning by i In word	read s ar	ling tw e disc	o addi arded	tional i	nstru	ction w	vords.	lfPCc	liscon-
Example 1	В	19:	1,*+,AI	R1											
	The v exect 1, and	alue 1 uting f d ARF	91 is lo rom tha 9 is set f	aded It loca to au:	l into t ation. xiliary	he pro The c regis	ogra urre ter	am co ent a 1.	ounte uxilia	er, an ary re	d the giste	e prog er is i	gram ncrer	cont nent	inues ed by
Example 2	BD MAR LDP	19: *+ #5	1 , AR1												
	After tion c	the cu ontinu	irrent Al	R, AF 1 loca	RP, an ation 1	d DP a 91.	are	mod	ified	as sp	ecifi	ed, p	orogra	am e	xecu-

Syntax	[label]	[label] BACC[D]														
Operands Opcode	None															
opeede	BACC	>														
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	1	1	1	1	1	0	0	0	1	0	0	0	0	0
	BACC	D														
		14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															1	
Execution	ACC(15–0) →	PC												
Description	Contra lator.1 branc branc	ol is p The o h inst h is t	ass ne t truct aker	ed to wo-w ion a n, if tl	the vord ire fe he bi	l 6-bit instru tcheo ranch	add Ictioi fror i is a	ress n or t n pro l dela	resid wo o gram yed l	ing ir ne-w 1 mer brand	ord i ord i nory ch (s	lowei nstru and o pecif	r half ictior exec ied b	of the is foll uted by the	e acc lowin befoi e <i>D</i> si	umu- g the re the uffix).
Words	1															
Cycles	BACC															
					Cycl	e Tim	lings	for a	ı Sinç	jle in	struc	tion				
	PR			PDA		P	SA		PE							
	4 4 4 4+3p [†]															
				Су	cle T	iming	is fo	r a Re	epeat	(RP)	r) Ex	ecuti	on			
	Not Repeatable															
	[†] The 'C5x performs speculative fetching by reading two additional instruction words. If PC discontinuity is taken, these two instruction words are discarded. BACCD (delayed)														liscon-	
					Cycl	e Tim	ings	for a	Sing	jle In	struc	tion				
	PR			PDA		P	5A	T	PE				(an			
	2			2		2			2+p							
				Су	cle T	iming	s fo	r a Re	epeat	(RP1) Ex	ecuti	on			
							No	t Rep	eatat	ble						
Example 1	BACC	;(ACC	con	tain	s th	e va	alue	191)						
	The va execu	alue Iting f	191 from	is loa that	aded loca	into t tion.	he p	rogra	am co	ounte	r, an	d the	prog	gram	conti	nues
Example 2	BACCD MAR LDP) *+ #5	, AR	;(<i>1</i> 1	ACC	cont	ains	the	e val	ue 1	1 91)					
	After t tion co	the cu ontini	urrer ues :	nt AR from	l, AR loca	P, an tion 1	d DF 191.	° are	modi	fied	as sp	ecifi	ed, p	rogra	am ex	kecu-

Oumbour	Labor DAN			t in a							
Syntax	[<i>Iadei</i>] BAN	Ľ [<i>U</i>] pi	ma (,	{ina	} [, <i>п</i> е	ext ARF	-11				
Operands	$0 \le pma \le 65$ $0 \le next ARF$	5535 P ≤ 7									
Opcode											
	BANZ										
	15 14 1	3 12	11	10	9	8 7	7	65	4 3 2	2 1	0
	0 1 1	1	1	0	1			See	Subsection	4.1.2	
					10-	Bit Con	star	11			
	BANZD										
	15 14 1	3 12	11	10	9	8 7	, 	65	4 3 2	2 1	0
		1	1	1	1			See	Subsection	4.1.2	
	L	MUNIC			10-		Slai]
Execution	If AR(ARP)≠ Thei Else Modify AR(A Control is pa	0) pma (PC) + RP) as	\rightarrow P 2 \rightarrow spec	C PC ified desi	gnat	ed pro	gra	m memo	ry address	(pma) if	the
	contents of passes to the ment by one. ister loop co (pma) can be	tne cur e next ir N loop unter to e either	rrent hstruc iterat o N–1 a syr	auxii ction. tions pric mbol	The may or to ic or	registe default be exe loop er a num	er a mo ecut ntry eric	odification ted by init The pro address	ero. Otherv to AR(ARF ializing an a ogram mem	vise, cor P) is a de auxiliary i ory addr	ntroi cre- reg- ress
	The two one branch instru branch is tak	e-word Iction a iction if th	instr re feto ne bra	uctio ched anch	from is a	or one progra delaye	two am i d bi	o-word ir memory a ranch (sp	nstruction for and execute becified by t	ollowing ed before he D suf	the the ffix).
Words	2										
Cycles	[label] BAN	Z pma	[, { <i>in</i>	nd} [,,	next	ARP]]					
			Cycle	Tim	ings	for a Si	ngl	e Instruct	tion		
					PI	R		PDA	PSA	PE	
	Conditions	True			4		•	4	4	4+4p [†]	
	Condition F	alse			2			2	2	2+2p	

Cycle Timings for a Repeat (RPT) Execution

[†] The 'C5x performs speculative fetching by reading two additional instruction words. If PC discontinuity is taken, these two instruction words are discarded.

Not Repeatable

PSA

PE

	Conditions T	rue	2	2	2	2+2p
	Condition Fa	lse	2	2	2	2+2p
		Cycle Ti	mings for a Re	epeat (RPT) E	xecution	
			Not Rep	eatable		
Example 1	BANZ PGM0		-			
	ARI	р Г	Before Instruction	on 		
	AR	ο Γ		5h AR0		0
		- L			· • •	
	0 is loaded in from that loca	to the prog tion.	ram counter,	and the prog	Iram continu	es executing
	or					
		ļ	Before Instruction	on	Af	er Instruction
	ARI	P [0 ARF	· _	0
	AR	D [Oh ARC		0FFFFh
	The program of that location.	counter (PC	c) is incremen	ted by 2, and	execution co	ontinues from
Example 2	BANZD PGM0 LACC #01h LDP #5					
		I	Before Instruction	on	Aft	er Instruction
	ARF	· [0 ARP		0
	ARC) (5h AR0		4h
	DP	L		4 DP		5
	ACC	; L	0	Oh ACC	; [01h
	After the curre continues from	ent DP and n location (ACC are mo	dified as spec	cified, progra	am execution
Example 3	MAR LAR LAR	*,AR0 AR1,#3 AR0 #60b				
	PGM191 ADD	*+,AR1				
	BANZ	PGM191,AF	80			

[label] BANZD pma [, {ind} [,next ARP]]

PR

Cycle Timings for a Single Instruction PDA

The contents of data memory locations 60h-63h are added to the accumulator.

Syntax [label	BCND[D]	pma, [cond1]	[, <i>cond2</i>] [,]
---------------	---------	--------------	-----------------------

Operands

0 ≤ pma ≤ 65535

Conditions:	ACC=0	EQ
	ACC≠0	NEQ
	ACC<0	LT
	ACC≤0	LEQ
	ACC>0	GT
	ACC≥0	GEQ
	C=0	NC
	C=1	С
	OV=0	NOV
	OV=1	OV
	BIO low	BIO
	TC=0	NTC
	TC=1	тс
	Unconditionally	UNC

Opcode

BCND

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	0	0	TF	> †		ZLV	/C †			ZL۱	/C †	
16-Bit Constant															

BCNDD

_ 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	TF	> †		ZLV	/C †			ZL\	/C †	
16-Bit Constant															

[†] See Section 4.5.

ExecutionIf (condition(s))Then pma \rightarrow PCElse PC + 2 \rightarrow PC

Description A branch is taken to program memory address pma if the specified conditions are met. Note that not all combinations of conditions are meaningful. Also, note that testing BIO is mutually exclusive to testing TC.

The two one-word instructions or one two-word instruction following the branch are fetched from program memory and executed before the branch is taken, if the branch is a delayed branch (specified by the D suffix). If the delayed instruction is specified, the two instruction words following the BCNDD instruction have no effect on the conditions being tested.

Words

Cycles

2

[label] BCND pma, [cond1] [,cond2] [,...]

Cycle Timings for a Single Instruction									
	PR	PDA	PSA	PE					
Conditions True	4	4	4	4+4p [†]					
Condition False	2	2	2	2+2p					
Cycle Ti	mings for a Re	peat (RPT) Ex	kecution						
	Not Repe	eatable							

[†] The 'C5x performs speculative fetching by reading two additional instruction words. If PC discontinuity is taken, these two instruction words are discarded.

[label] BCNDD pma, [cond1] [,cond2] [,...]

Cycle Timings for a Single Instruction									
	PR	PDA	PSA	PE					
Conditions True	2	2	2	2+2p					
Condition False	2	2	2	2+2p					
Cycl	e Timings for	r a Repeat (RP	T) Execution						
	No	t Repeatable							

Example 1 BCND PGM191, LEQ, C

If the accumulator contents are less than or equal to zero and the carry bit is set, program address 191 is loaded into the program counter, and the program continues executing from that location. If these conditions do not hold, execution continues from location PC + 2.

Example 2 BCNDD PGM191,OV MAR *,AR1 LDP #5

> After the current AR, ARP, and DP are modified as specified, program execution continues at location 191 if the overflow flag (OV) in status register ST0 is set. If the flag is not set, execution continues at the instruction following the LDP instruction.

Syntax		Direct Indire	irect: [<i>label</i>] BIT <i>dma</i> , <i>bit code</i> ndirect: [<i>label</i>] BIT { <i>ind</i> } , <i>bit code</i>								ext AF	? <i>P</i>]					
Operands		0 ≤ dr 0 ≤ n∉ 0 ≤ bi	na ≤ ∋xt Al t code	127 ₹P ≤ € ≤15	7 5												
Opcode																	
			14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	1	0	0		BIT	X †		0		Data	a Me	mory	Addr	ess	
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Indirect:	0	1	0	0		BIT	X †		1		See	Sub	secti	on 4.	1.2	
		† See {	Sectior	4.5.													
Execution		(PC) (dma	+1- bit at	PC bit a	C Iddr	ess (15 – 1	bit co	ode))	→	тС						
		Affect	s TC	•													
Description	The BIT instruction copies the specified bit of the data memory value to the TC bit of status register ST1. Note that the BITT, CMPR, LST1, APL, CPL, OPL, XPL, and NORM instructions also affect the TC bit in status register ST1. A bit code value is specified that corresponds to a certain bit address in the instruction, as given by the following table:																

Bit Address	Bit Code	
(LSB) 0	1 1 1 1	
1	1 1 1 0	
2	1 1 0 1	
3	1 1 0 0	
4	1011	
5	1010	
6	1001	
7	1000	
8	0 1 1 1	
9	0 1 1 0	
10	0 1 0 1	
11	0 1 0 0	
12	0 0 1 1	
13	0 0 1 0	
14	0 0 0 1	
(MSB) 15	0 0 0 0	

Words

Cycles Indirect: [label] **BIT** {ind}, bit code [,next ARP] Cycle Timings for a Single Instruction PSA PR PDA PE 1 **Operand DARAM** 1 1 1+p **Operand SARAM** 1 1 1 1+p 2† **Operand Ext** 1+d 1+d 1+d 2+d+p Cycle Timings for a Repeat (RPT) Execution PR PDA PSA PE **Operand DARAM** n n n n+p **Operand SARAM** n n n n+p n+1† **Operand Ext** n+nd n+nd n+nd n+1+p+nd [†] If the operand and the code are in the same SARAM block. Example 1 BIT 0h,15 ;(DP = 6).Test LSB at 300h After Instruction **Before Instruction** Data Memory Data Memory 4DC8h 4DC8h 300h 300h тс 0 тс 0 Example 2 *,0,AR1 ;Test MSB at 310h BIT **Before Instruction** After Instruction ARP ARP 0 1 AR0 310h AR0 310h Data Memory Data Memory 8000h 310h 8000h 310h тс TC 1 0

Direct: [label] BIT dma, bit code

Syntax		Direc Indire	t: oct:	[lai [lai	bel] bel]	BITT BITT	dma {inc	a 1}[,n	ext A	RP]							
Operands		0 ≤ di 0 ≤ ni	ma	127 RP ≤	7												
Opcode																	
	Diroct	15	14	13	12	11	10	9	8	7	6	5	4	3	2 Addr	1	
	Direct.	0	I		0	1	1		<u> </u>	0		Data Memory Address					
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Indirect:	0	1	1	0	1	1	1	1	1		See	Sub	sectio	on 4.1	.2	
Execution		(PC) (dma Affect	+1- bit at ts TC	→ P(bit a	C addr	ess (1	5 – T	REG	<u>6</u> 2(3-	-0)))	→ 1	С					
Description		The E TC bi APL, The b TREC	BITT i t of s XPL, it ado 62, as	nstru tatus and fress give	ictio s reg NOF s is s en b	n cop gister RM ins pecific y the	ies th ST1. struct ed by table	ne sp Note tions y a bi belo	e tha also t cod ow.	ed bi at the affec le val	t of th BIT t the ue co	ne da F, CN TC b ontai	ata m MPR bit in s ned i	emc , LS statu in the	ory va F1, C s reg e 4 L\$	ilue ti ;PL, (ister 3Bs c	o the OPL, ST1. of the

Software compatibility with the 'C25 can be maintained by setting the TRM bit of the PMST status register to zero. This causes any 'C25 instructions that load TREG0 to write to all three TREGs. Subsequent calls to the BITT instruction will use TREG1 value (which is the same as TREG0), maintaining 'C25 object-code compatibility.

Bit Address	Bit Code
(LSB) 0	1 1 1 1
1	1 1 1 0
2	1 1 0 1
3	1 1 0 0
4	1011
5	1010
6	1001
7	1000
8	0 1 1 1
9	0 1 1 0
10	0101
11	0 1 0 0
12	0011
13	0010
14	0001
(MSB) 15	0 0 0 0

Words	1									
Cycles	Direct: [<i>label</i>] BITT <i>dma</i> Indirect: [<i>label</i>] BITT { <i>ind</i> } [, <i>next ARP</i>]									
	Cycle Timings for a Single Instruction									
		PR	PDA	PSA	PE					
	Operand DARAM	1	1	1	1+p					
	Operand SARAM	1	1	1 2 [†]	1+p					
	Operand Ext	1+d	1+d	1+d	2+d+p					
	Cycle T	Cycle Timings for a Repeat (RPT) Execution								
		PR	PDA	PSA	PE					
	Operand DARAM	n	n	n	n+p					
	Operand SARAM	n	n	n n+1†	n+p					
	Operand Ext	n+nd	n+nd	n+nd	n+1+p+nd					
Example 1	[†] If the operand and the code are in the same SARAM block. BITT 00h ; (DP = 6). Test bit 14 of data at 300h									
	Data Memory 300h [TREG2 [TC [Before Instruction 4DC8h 1h 0	Data M 300 TRE	emory Dh :G2 C	After Instruction 4DC8h 1h 1					
Example 2	BITT * ;Test bit :	1 of data at 3	310h		After Instruction					
	ARP [1	AR	Р						
	AR1	310h	AR	1	310h]					
	Data Memory 310h	8000h	Data Me 310	əmory)h	8000h					
	TREG2	0Eh)	TRE	G2 >	0Eh					

Syntax

General syntax: [label] BLDD src, dst

All valid cases have the general syntax: Direct K/DMA: [label] BLDD #addr, dma Indirect K/DMA: [label] BLDD #addr, {ind} [.next ARP] Direct DMA/K: [label] BLDD dma, #addr Indirect DMA/K: [label] **BLDD** {ind}, #addr [,next ARP] Direct BMAR/DMA: [label] BLDD BMAR, dma Indirect BMAR/DMA: [label] BLDD BMAR, {ind} [,next ARP] Direct DMA/BMAR: [label] BLDD dma, BMAR Indirect DMA/BMAR: [label] BLDD {ind}, BMAR [,next ARP]

Operands

0 ≤ addr ≤ 65535 0 ≤ dma ≤ 127 0 ≤ next ARP ≤ 7

Opcode

-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct	1	0	1	0	1	0	0	0	0		Da	ta Me	emory	v Add	ress	
Direct.		A					16	-Bit C	onsta	ant						
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Indiract	1	0	1	0	1	0	0	0	1		Se	e Sub	osecti	on 4.	1.2	
indirect.							16	-Bit C	onsta	ant						
Block move	data	to da	ta DE	EST k	ona ir	nmed	iate									
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Diverset	1	0	1	0	1	0	0	1	0		Da	ta Me	emory	/ Add	ress	
Direct:							16	-Bit C	onsta	ant						
-	15	14	13	12	11	10	q	8	7	6	5	4	3	2	1	0
ſ	1	<u> </u>	1	0	1			1	1		 Sei	e Suk	secti	on 4	12	<u> </u>
Indirect:		<u> </u>					16	-Bit C	onsta	ant	000			011 4.	1.6-	
Disalamana					0 :		<u> </u>									
BIOCK MOVE	0ata	10 08	13	12	11		۱ ۵	8	7	6	5	4	3	2	1	0
Direct:	1	0	10	0	1	1	0	0	0	<u> </u>	Dat	a Me	morv	Addr	ess	<u> </u>
							-									
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Indirect:	1	0	1	0	1		0	0	1		Se	e Sut	osecti	on 4.	1.2	
Block move	data	to da	ita wi	th DE	ST ir	BMA	R									
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	1	0	1	0	1	1	0	1	0		Dat	a Me	mory	Addr	ess	
•	15	14	12	12	11	10	9	8	7	6	5	Δ	3	2	1	0
Indirect:	1	0	1	0	1	1	0	1	1		Se	e Su	bsect	tion 4	.1.2	

Execution	(PFC) → MCS
	If long immediate: $(PC) + 2 \rightarrow PC$ $\#lk \rightarrow PFC$ Else: $(PC) + 1 \rightarrow PC$ $(BMAR) \rightarrow PFC$
	While (repeat counter) ≠ 0: (src, addressed by PFC) → dst or src → (dst, addressed by PFC) Modify AR(ARP) and ARP as specified, (PFC) + 1 → PFC (repeat counter) -1 → repeat counter. (src, addressed by PFC) → dst or src → (dst, addressed by PFC) Modify AR(ARP) and ARP as specified. (MCS) → PFC
Description	The word in data memory pointed at by <i>src</i> is copied to a data memory space pointed at by <i>dst</i> . The word of the source and/or destination space can be pointed at with a long immediate value, with the contents of the BMAR register, or by a data memory address. Note that not all src/dst combinations of pointer types are valid.
	RPT can be used with the BLDD instruction in indirect addressing mode to move consecutive words in data memory. The number of words to be moved is one greater than the number contained in the repeat counter RPTC at the beginning of the instruction. The source or destination address for the BLDD instruction specified by the long immediate address or BMAR register contents are automatically incremented in repeat mode. If a direct memory address is specified, its address is not automatically incremented in repeat mode. Note that the source and destination blocks do not have to be entirely on-chip or off-chip. Interrupts are inhibited during a <i>BLDD</i> operation used with the RPT instruction. When used with RPT, BLDD becomes a single-cycle instruction once the RPT pipeline is started.
	Neither the long immediate nor the BMAR can be used as the address to the on-chip memory-mapped registers. The direct or indirect addressing mode can be used to address the on-chip memory-mapped core processor and peripheral registers.
Words	1 (One source or destination is specified by the BMAR register)
	2 (One source or destination is specified by a long immediate value)

Cycles

Direct K/DMA: Indirect K/DMA: Direct DMA/K: Indirect DMA/K: [label] BLDD #addr, dma [label] BLDD #addr, {ind} [,next ARP] [label] BLDD dma, #addr [label] BLDD {ind}, #addr [,next ARP]

Cycle Timings for a Single Instruction								
	PR	PDA	PSA	PE				
Source DARAM Destination DARAM	2	2	2	2+p				
Source DARAM Destination DARAM	2	2	2	2+p				
Source SARAM Destination DARAM	2	2	2	2+p				
Source Ext Destination DARAM	2+d _{src}	2+d _{src}	2+d _{src}	2+d _{src} +p				
Source DARAM Destination SARAM	2	2	2 3†	2+p				
Source SARAM Destination SARAM	2	2	2 3†	2+p				
Source Ext Destination SARAM	2+d _{src}	2+d _{src}	2+d _{src} 3+d _{src} †	2+d _{src} +p				
Source DARAM Destination Ext	3+d _{dst}	3+d _{dst}	3+d _{dst}	5+d _{dst} +p				
Source SARAM Destination Ext	3+d _{dst}	3+d _{dst}	3+d _{dst}	5+d _{dst} +p				
Source Ext Destination Ext	3+d _{src} +d _{dst}	3+d _{src} +d _{dst}	3+d _{src} +d _{dst}	5+d _{src} +d _{dst} +p				
	Cycle Timing	s for a Repeat (R	PT) Instruction					
	PR	PDA	PSA	PE				
Source DARAM Destination DARAM	n+1	n+1	n+1	n+1+p				
Source SARAM Destination DARAM	n+1	n+1	n+1	n+1+p				
Source Ext Destination DARAM	n+1+nd _{src}	n+1+nd _{src}	n+1+nd _{src}	n+1+nd _{src} +p				
Source DARAM Destination SARAM	n+1	n+1	n+1 n+3 [†]	n+1+p				
Source SARAM Destination SARAM	n+1 2n-1‡	n+1 2n–1‡	n+1 2n-1 [‡] n+3 [†] 2n+1 [§]	n+1+p 2n–1+p‡				

Cycle Timings for a Repeat (RPT) Instruction (Continued)									
	PR	PDA	PSA	PE					
Source Ext Destination SARAM	n+1+nd _{src} †	n+1+nd _{src}	n+1+nd _{src} n+3+nd _{src} †	n+1+nd _{src} +p					
Source DARAM Destination Ext	2n+1+nd _{dst}	2n+1+nd _{dst}	2n+1+nd _{dst}	2n+1+nd _{dst} +p					
Source SARAM Destination Ext	2n+1+nd _{dst}	2n+1+nd _{dst}	2n+1+nd _{dst}	2n+1+nd _{dst} +p					
Source Ext Destination Ext	4n–1+nd _{src} +n d _{dst}	4n–1+nd _{src} +n d _{dst}	4n–1+nd _{src} +n d _{dst}	4n+1+nd _{src} +nd _{dst} +p					

[‡] If both the source and the destination operands are in the same SARAM block.

§ If both operands and the code are in the same SARAM block.

Direct BMAR/DMA: Indirect BMAR/DMA: Direct DMA/BMAR: Indirect DMA/BMAR: [label] BLDD BMAR, dma [label] BLDD BMAR, {ind} [,next ARP] [label] BLDD dma, BMAR [label] BLDD {ind}, BMAR [,next ARP]

Cycle Timings for a Single Instruction									
	PR	PDA	PSA	PE					
Source DARAM Destination DARAM	3	3	3	3+2p					
Source SARAM Destination DARAM	3	3	3	3+2p					
Source Ext Destination DARAM	3+d _{src}	3+d _{src}	3+d _{src}	3+d _{src} +2p					
Source DARAM Destination SARAM	3	3	3 4†	3+2p					
Source SARAM Destination SARAM	3	3	3 4†	3+2p					
Source Ext Destination SARAM	3+d _{src}	3+d _{src}	3+d _{src} 4+d _{src} †	3+d _{src} +2p					
Source DARAM Destination Ext	4+d _{dst}	4+d _{dst}	4+d _{dst}	6+d _{dst} +2p					
Source SARAM Destination Ext	4+d _{dst}	4+d _{dst}	4+d _{dst}	6+d _{dst} +2p					
Source Ext Destination Ext	4+d _{src} +d _{dst}	4+d _{src} +d _{dst}	4+d _{src} +d _{dst}	6+d _{src} +d _{dst} +2p					
	Cycle Timir	ngs for a Repeat (R	IPT) Execution						
	PR	PDA	PSA	PE					
Source DARAM	n+2	n+2	n+2	n+2+2p					
Destination DARAM									

	Cycle Timings for a Repeat (RPT) Execution (Continued)									
	PR	PDA	PSA	PE						
Source SARAM Destination DARAM	n+2	n+2	n+2	n+2+2p						
Source Ext Destination DARAM	n+2+nd _{src}	n+2+nd _{src}	n+2+nd _{src}	n+2+nd _{src}						
Source DARAM Destination SARAM	n+2	n+2	n+2 n+4 [†]	n+2+2p						
Source SARAM Destination SARAM	n+2 2n‡	n+2 2n [‡]	n+2 2n [‡] n+4 [†] 2n+2 [§]	n+2+2p 2n+2p [‡]						
Source Ext Destination SARAM	n+2nd _{src}	n+2nd _{src}	n+2nd _{src} n+4+nd _{src} †	n+2+nd _{src} +2p						
Source DARAM Destination Ext	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+2+nd _{dst} +2p						
Source SARAM Destination Ext	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+2+nd _{dst} +2p						
Source Ext Destination Ext	4n+nd _{src} +nd _{dst} ‡	4n+nd _{src} +nd _{dst}	4n+nd _{src} +nd _{dst}	4n+2+nd _{src} +nd _{dst} +2p						

[‡] If both the source and the destination operands are in the same SARAM block.

§ If both operands and the code are in the same SARAM block.

Example 1	BLDD	#300h,20h	;(DP = 6)		
			Before Instruction		After Instruction
		Data Memory		Data Memory	
		300h	Oh	300h	Oh
		320h	0Fh	320h	Oh

Example 2

BLDD *+,#321h,AR3

	Before Instruction		After Instruction
ARP	2	ARP	3
AR2	301h	AR2	302h
Data Memory		Data Memory	
301h	01h	301h	01h
321h	0Fh	321h	01h

Example 3	BLDD	BMAR,*			
			Before Instruction		After Instruction
		ARP	2	ARP	2
		BMAR	320h	BMAR	320h
		AR2	340h	AR2	340h
		Data Memory		Data Memory	
		320h	010	320n	01n]
		340h	0Fh	340h	01h
Example 4	BLDD	00h,BMAR	;(DP = 6)		
•		·	Before Instruction		After Instruction
		Data Memory		Data Memory	
		300h	0Fh	300h	0Fh
		BMAR	320h	BMAR	320h
		Data Memory	·····	Data Memory	
		320h	01h	320h	0Fh
Example 5	RPTK	2			
	BLDD	#300h,*+			
			Before Instruction		After Instruction
		ARP	0	ARP	0
		AR0	320h	AR0	323h
		300h	7F98h	300h	7F98h
		301h	0FFE6h	301h	0FFE6h
		302h	9522h	302h	9522h
		320h	8DEEh	320h	7F98h
		321h	9315h	321h	0FFE6h
		322h	2531h	322h	9522h

Syntax		Direct: [<i>label</i>] BLDP dma Indirect: [<i>label</i>] BLDP { <i>ind</i> } [, <i>next ARP</i>]															
Operands		0 ≤ dr 0 ≤ ne	na ≤ ∋xt Al	127 RP ≤	7												
Opcode		15	14	13	12	11	10	۵	Q	7	6	5	4	3	0	4	0
	Direct:	0	1	0	1	0	1	1	1	0		Data	۰ Men	nory	Addre	ess	Ľ
I	ndirect:	15 0	<u>14</u> 1	13 0	12 1	11 0	10 1	9 1	8 1	7 1	6	5 See	4 Subs	3 sectio	2 on 4.1	1 .2	0
Execution		(PC) (PFC) (BMA	+1 -) → R) →	→ PC MCS PFC													
		While (repeat counter) ≠ 0: dma → (dst, addressed by PFC) Modify AR(ARP) and ARP as specified, (PFC) + 1 → PFC (repeat counter) -1 → repeat counter. dma → (dst, addressed by PFC) Modify AR(ARP) and ARP as specified. (MCS) → PFC															
Description		A wor at by t can m ous pl ister is destin with F starte	d in d the B love c rogra s auto ation RPT, E d. Int	lata r MAR conse m me omat bloc BLDF errup	nema regi ecuti emor tically cks d bec ots a	ory is ister. ve wo ry sp y upo o no come re inl	s copi The ords p ace p dated of hav es a s hibite	ied to RPT point ointe in the re to ingle d du	o a w instr ed at ed at ne re be e -cyc ring	ord in ructio by the peat ntirely le ins a BLI	n use ectly i e BM mode y on- tructi DP op	gram ed with in dat AR re e. No chip on or oerat	men th the egiste ote th or of nce t ion u	nory e BL emor er. T hat th f-chi he R ised	spac DP ir y to a he Bl ne so p. Wi RPT p with	e poi nstruc a con MAR burce hen u hen u pipelir RPT.	nted xtion ligu- reg- and used ne is
Words		1															
Cycles		Direct Indire	t: ct:	[lat [lat	belj E beli E	BLDF BLDF	o dm o {in∈	a d}[.n	ext /	A <i>RP</i> I							

	Cycle Ti	mings for a Single I	nstruction	
	PR	PSA	PE	
Source DARAM Destination DARAM	2	2	2	2+p
Source SARAM Destination DARAM	2	2 3¶	2	2+p
Source Ext Destination DARAM	2+d _{src}	2+d _{src}	2+d _{src}	3+d _{src} +p _{code}
Source DARAM Destination SARAM	2	2	2 3†	2+p

	Cycle Timing	s for a Single Instr	uction (Continued)	
	PR	PDA	PSA	PE
Source SARAM Destination SARAM	2	2	2 3† or ¶ 4§	2+p
Source Ext Destination SARAM	2+d _{src}	2+d _{src}	2+d _{src} 3+d _{src} †	3+d _{src} +p _{code}
Source DARAM Destination Ext	3+p _{dst}	3+p _{dst}	3+p _{dst}	4+p _{dst} +p _{code}
Source SARAM Destination Ext	3+p _{dst}	3+p _{dst}	3+p _{dst} 4+p _{dst} ¶	4+p _{dst} +p _{code}
Source Ext Destination Ext	3+d _{src} +p _{dst}	3+d _{src} +p _{dst}	3+d _{src} +p _{dst}	5+d _{src} +p _{dst} +p _{code}
	Cycle Timi	ngs for a Repeat (F	RPT) Execution	
	PR	PDA	PSA	PE
Source DARAM Destination DARAM	n+1	n+1	n+1	n+1+p _{code}
Source SARAM Destination DARAM	n+1	n+1	n+1 n+2 [¶]	n+1+p _{code}
Source Ext Destination DARAM	n+1+nd _{src}	n+1+nd _{src}	n+1+nd _{src}	n+2+nd _{src} +p _{code}
Source DARAM Destination SARAM	n+1	n+1	n+1 n+2†	n+1+p _{code}
Source SARAM Destination SARAM	n+1 2n–1‡	n+1 2n-1‡	n+1 2n-1 [‡] n+2 ^{† or ¶} 2n+1 [§]	n+1+p _{code} 2n–1+p _{code} ‡
Source Ext Destination SARAM	n+1+nd _{src}	n+1+nd _{src}	n+1+nd _{src} n+2+np _{src} †	n+2+nd _{src} +p _{code}
Source DARAM Destination Ext	2n+1+np _{dst}	2n+1+np _{dst}	2n+1+np _{dst}	2n+2+np _{dst} +p _{code}
Source SARAM Destination Ext	2n+1+np _{dst}	2n+1+np _{dst}	2n+1+np _{dst} 2n+2+np _{dst} ¶	2n+2+np _{dst} +p _{code}
Source Ext Destination Ext	4n–1+nd _{src} + np _{dst}	4n–1+nd _{src} + np _{dst}	4n–1+nd _{src} + np _{dst}	4n+1+nd _{src} +np _{dst} +p code

[‡] If both the source and the destination operands are in the same SARAM block.

§ If both operands and the code are in the same SARAM block.

[¶] If the source operand and the code are in the same SARAM block.

Example 1	BLDP 00h ;(DP=	•6)		
		Before Instruction		After Instruction
	Data Memory 300h	0A089h	Data Memory 300h	0A089h
	BMAR	2800h	BMAR	2800h
	Program Memory 2800h	1234h	Program Memory 2800h	0A089h
Example 2	BLDP * ARO			
	,	Refore Instruction		After instruction
	ARP	Before Instruction	ARP	After Instruction
<i>p</i>	ARP AR7	Before Instruction 7 310h	ARP AR7	After Instruction 0 310h
<i>p</i>	ARP AR7 Data Memory 310h	Before Instruction 7 310h 0F0F0h	ARP AR7 Data Memory 310h	After Instruction 0 310h 0F0F0h
<i>p</i>	ARP AR7 Data Memory 310h BMAR	Before Instruction 7 310h 0F0F0h 2800h	ARP AR7 Data Memory 310h BMAR	After Instruction 0 310h 0F0F0h 2800h

Syntax		Gene	General syntax:				[label] BLPD src, dst										
		All va Direct Indire Direct Indire	lid ca t K/D ct K/ t BM/ ct BN	ises MA: DMA AR/D MAR,	have :)MA: /DM/	e the A:	e general syntax: [/abe/] BLPD #pma, dma [/abe/] BLPD #pma, {ind} [,next ARP] [/abe/] BLPD BMAR, dma [/abe/] BLPD BMAR, {ind} [,next ARP]										
Operands		0 ≤ pma ≤ 65535 0 ≤ dma ≤ 127 0 ≤ next ARP ≤ 7															
Opcode																	
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	1	0	1	0	0	1	0	1	0		Dat	a Me	mory	Addr	ess	
	Dir oot.				· · · · · · · · · · · · · · · · · · ·			16	-Bit C	Consta	ant						
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Indirect:	1	0	1	0	0	1	0	1	1		Se	e Sub	secti	on 4.	1.2	
			<u>-</u>					16	-Bit C	Consta	ant						
		Block move prog to data with source in BMAR															
	Direct	15	14	13	12	11	10	9	8	7	6	<u>5</u>	4	3	2 Addr	1	
	Direct:											Dai		mory	Addi		
	lus allera a to	15	14	13	12		10	9	8	7	6	5	4	3	2	1	
	indirect:				0	0		0	0			See	Subs	ectio	<u>n 4.1.</u>	.2]
Execution		If long (F Ik Else: (F (E While (F (f (r	imm PC) + PC)	$\begin{array}{c} 1 \\ - \\$	tte: \rightarrow P(MCS \rightarrow P(MCS \rightarrow PF α Ount α O	C ier); ied by) an FC) -1	4 0: ⁄ PFC d AR → re	;) → P as peat	dst spec	cified nter.							
		(pma, Modif <u></u> (MCS	addi y AR) →	esse (ARF PFC	əd by P) an C	/ PF Id Al	C) → RP as	dst, spe	cifie	d.							
Description		A wor space with a memo	d in poin long ory de	prog ited a imn estina	ram at by nedia ation	men <i>dst.</i> ate v spa	nory The f alue ce is	first v or th alwa	ed a word e coi ys po	t by t of th ntent ointe	the <i>s</i> e sou s of t d at k	rc is urce s the B by a c	copi spac MAF lata i	ed to e car l regi mem	data be j ister. ory a	a me point The ddre	mory ed at data ss or

1

auxiliary register pointer. Note that not all src/dst combinations of pointer types are valid.

RPT can be used with the BLPD instruction if more than one word is to be moved. The number of words to be moved is one greater than the number contained in the repeat counter, RPTC, at the beginning of the instruction. The source address specified by the long immediate or BMAR value is automatically incemented in repeat mode. Note that the source and destination blocks do **not** have to be entirely on-chip or off-chip. Interrupts are inhibited during a repeated BLPD instruction. When used with RPT, BLPD becomes a singlecycle instruction once the RPT pipeline is started.

Words

(Source is specified by the BMAR register)

. .

Cycles

2 (Source is specified by a long immediate)

Direct K/DMA: [/abe/] BLPD #pma, dma Indirect K/DMA: [/abe/] BLPD #pma, {ind} [,next ARP]

	Cycle Timi	ngs for a Single	Instruction	
	PR	PDA	PSA	PE
Source DARAM/ROM Destination DARAM	2	2	2	2+p _{code}
Source SARAM Destination DARAM	2	2	2	2+p _{code}
Source Ext Destination DARAM	2+p _{src}	2+p _{src}	2+p _{src}	2+p _{src} +p _{code}
Source DARAM/ROM Destination SARAM	2	2	2 3†	2+p _{code}
Source SARAM Destination SARAM	2	2	2 3†	2+p _{code}
Source Ext Destination SARAM	2+p _{src}	2+p _{src}	2+p _{src} 3+p _{src} †	2+p _{src} +2p _{code}
Source DARAM/ROM Destination Ext	3+d _{dst}	3+d _{dst}	3+d _{dst}	5+d _{dst} +p _{code}
Source SARAM Destination Ext	3+d _{dst}	3+d _{dst}	3+d _{dst}	5+d _{dst} +p _{code}
Source Ext Destination Ext	3+p _{src} +d _{dst}	3+p _{src} +d _{dst}	3+p _{src} +d _{dst}	5+p _{src} +d _{dst} +p _{code}
	Cycle Timing	s for a Repeat (F	RPT) Execution	
	PR	PDA	PSA	PE
Source DARAM/ROM Destination DARAM	n+1	n+1	n+1	n+1+p _{code}
Source SARAM Destination DARAM	n+1	n+1	n+1	n+1+p _{code}

Сус	le Timings for a	Repeat (RPT) E	xecution (Conti	nued)
	PR	PDA	PSA	PE
Source Ext Destination DARAM	n+1+np _{src}	n+1+np _{src}	n+1+np _{src}	n+1+np _{src} +p _{code}
Source DARAM/ROM Destination SARAM	n+1	n+1	n+1 n+3 [†]	n+1+p _{code}
Source SARAM Destination SARAM	n+1 2n–1‡	n+1 2n–1‡	n+1 2n–1‡ n+3† 2n+1§	n+1+p _{code} 2n–1+p _{code} ‡
Source Ext Destination SARAM	n+1+np _{src}	n+1+np _{src}	n+1+np _{src} n+3+np _{src} †	n+1+np _{src} +p _{code}
Source DARAM/ROM Destination Ext	2n+1+nd _{dst}	2n+1+nd _{dst}	2n+1+nd _{dst}	2n+1+nd _{dst} +p _{code}
Source SARAM Destination Ext	2n+1+nd _{dst}	2n+1+nd _{dst}	2n+1+nd _{dst}	2n+1+nd _{dst} +p _{code}
Source Ext Destination Ext	4n–1+np _{src} + nd _{dst}	4n–1+np _{src} + nd _{dst}	4n–1+np _{src} + nd _{dst}	4n+1+np _{src} +nd _{dst} +p _{code}

[‡] If both the source and the destination operands are in the same SARAM block.

§ If both operands and the code are in the same SARAM block.

Direct BMAR/DMA: Indirect BMAR/DMA: [label] BLPD BMAR, dma [label] BLPD BMAR, {ind} [,next ARP]

	Cycle T	imings for a Sing	le Instruction	
	PR	PDA	PSA	PE
Source DARAM/ROM Destination DARAM	3	3	3	3+2p _{code}
Source SARAM Destination DARAM	3	3	3	3+2p _{code}
Source Ext Destination DARAM	3+p _{src}	3+p _{src}	3+p _{src}	3+p _{src} +2p _{code}
Source DARAM/ROM Destination SARAM	3	3	3 4†	3+2p _{code}
Source SARAM Destination SARAM	3	3	3 4†	3+2p _{code}
Source Ext Destination SARAM	3+p _{src}	3+p _{src}	3+p _{src} 4+p _{src} †	3+p _{src} +2p _{code}
Source DARAM/ROM Destination Ext	4+d _{dst}	4+d _{dst}	4+d _{dst}	6+d _{dst} +2p _{code}

	Cycle Timings f	or a Single Instru	ction (Continued))
	PR	PDA	PSA	PE
Source SARAM Destination Ext	4+d _{dst}	4+d _{dst}	4+d _{dst}	6+d _{dst} +2p _{code}
Source Ext Destination Ext	4+p _{src} +d _{dst}	4+p _{src} +d _{dst}	4+p _{src} +d _{dst}	6+p _{src} +d _{dst} +2p _{code}
	Cycle Timing	is for a Repeat (F	RPT) Execution	
	PR	PDA	PSA	PE
Source DARAM/ROM Destination DARAM	n+2	n+2	n+2	n+2+2p _{code}
Source SARAM Destination DARAM	n+2	n+2	n+2	n+2+2p _{code}
Source Ext Destination DARAM	n+2+np _{src}	n+2+np _{src}	n+2+np _{src}	n+2+np _{src} +2p _{code}
Source DARAM/ROM Destination SARAM	n+2	n+2	n+2 n+4 [†]	n+2+2p _{code}
Source SARAM Destination SARAM	n+2 2n [‡]	n+2 2n [‡]	n+2 2n [‡] n+4 [†] 2n+2 [§]	n+2+2p _{code} 2n+2p _{code} ‡
Source Ext Destination SARAM	n+2+np _{src} †	n+2+np _{src}	n+2+np _{src} n+4+np _{src} †	n+2+np _{src} +2p _{code}
Source DARAM/ROM Destination Ext	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+2+nd _{dst} +2p _{code}
Source SARAM Destination Ext	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+2+nd _{dst} +2p _{code}
Source Ext Destination Ext	4n+np _{src} + nd _{dst} †	4n+np _{src} + nd _{dst}	4n+np _{src} + nd _{dst}	4n+2+np _{src} +nd _{dst} + 2p _{code}

[‡] If both the source and the destination operands are in the same SARAM block.

§ If both operands and the code are in the same SARAM block.

Example 1

BLPD #800h,00h ;(DP=6)



Example 2	BLPD #800h,*,AR	7		
		Before Instruction		After Instruction
	ARP	0	ARP	7
	AR0	310h	AR0	310h
	Program Memory 800h	1111h	Program Memory 800h	1111h
	Data Memory 310h	0100h	Data Memory 310h	1111h
Example 3	BLPD BMAR,00h;	(DP=6)		
		Before Instruction		After Instruction
	BMAR	800h	BMAR	800h
	Program Memory 800h	OFh	Program Memory 800h	OFh
	Data Memory 300h	Oh	Data Memory 300h	0Fh
Example 4	BLPD BMAR, *+, AR	7		
		Before Instruction		After Instruction
	ARP	0	ARP	7
	ARO	300h	AR0	301h
	BMAR	810h	BMAR	810h
	Program Memory 810h	4444h	Program Memory 810h	4444h
	Data Memory		Data Memory	
	300h	0100h	300h	4444h

***************************************	*****	*****	****		*****	*******			******	*****
Syntax	[label] BS	SAR shift								
Operands	 1 ≤ shift ≤	16								
Oncode	0									
opcoue	15 14	10 10		•		F	4	<u> </u>		•
	15 14 1 0	1 1	1 1 1	<u> </u>	<u>/ 6</u> 1 1	<u> </u>	4	<u>3 2</u> S⊦		
	† See Sectio	on 4.5.								
Execution	(PC) + 1 (ACC) / 2 ⁴	→ PC ^{shift} → AC(C							
	Affected b	y SXM.								
Description Words	The BSAF accumula tension m 1	R instruction tor in a singl ode bit in st	executes a e cycle. The tatus registe	1 - to 16 sign ex er 1 (ST	6-bit rigl ctensior [1).	ht-bai 1 is de	rrel ari termir	thmetic ned by t	shift d he sig	of the n-ex-
Cycles	[<i>label</i>] BS	SAR shift								
		C	cycle Timing	s for a	Single I	nstru	ction			
	PR	PDA	PSA	1	PE					
	1	1	1	1	1+p					
		Cyc	le Timings f	or a Rep	peat (RF	PT) Ex	ecutio	n		
	n	n	n	r	n+р					
Example 1	BSAR 16	; (SX	M=0)							
			Before Ins	struction	-			After	Instruc	tion
		ACC	00	010000h	L	ACC			00000	001h
Example 2	BSAR 4	; (SX	M=1)							
•			Before In	struction	า			After	Instru	ction
		ACC	OFF	F10000	7	ACC			OFFFF1	000h

BSAR Barrel Shift

Syntax	[label]		[כ												
Operands	None														
Opcode	CALA <u>15</u> 1 <u>1</u> 0 CALLD <u>15</u> 1 <u>1</u> 0	4 <u>13</u> 0 1 4 <u>13</u> 0 1	<u>12</u> 1 <u>12</u> 1	<u>11</u> 1 <u>11</u> 1	<u>10</u> 1 <u>10</u> 1	9 1 9 1	8 0 8 0	7 0 7 0	6 0 6 0	5 1 5 1	4 1 4 1	3 0 3 1	2 0 2 1	1 0 1 0	0 0 0 1
Execution	Nondela Delayed ACC(15	ayed: d: 5–0) →	PC PC PC	+ 1 + 3	→ T → T	OS OS									
Description	The current program counter (PC) is incremented and pushed onto the top of the stack (TOS). Then, the contents of the lower half of the accumulator are loaded into the PC. Execution continues at this address. If the call is a delayed call (specified by the D suffix), the one two-word instruction or two one-word instructions following the call instruction are fetched from program memory and executed before the call is executed.														
	The CA	LA instr	ructic	on is	used	to pe	erforr	n co	mput	ed s	ubro	utine	calls	6.	
Words	1														
Cycles	[label]	CALA													
				Cycle	Tim	ings	for a	Sing	le Ins	truc	ion				
	PR	F	PDA		PS	A		PE							
	4	4	ļ		4			4+3p	t						
			Сус	cle Ti	ming	s for	a Re	peat	(RPT) Exe	cutio	on			
						Not	Repe	atab	le						
	[†] The 'C5 tinuity is	x performs s taken the	s spec əse tw	ulativ o inst	e fetch ructior	ing by 1 word	readir s are (ng two discar	additi ded.	onalir	nstruc	tion w	ords. I	f PC di	scon-

[label] CALAD

Cycle Timings for a Single Instruction									
PR	PDA	PSA	PE						
2	2	2	2+p						
	Cycle Timings for a Repeat (RPT) Execution								
	Not Repeatable								

Example 1	CALA				
		Before Instruction		After Instruction	
	PC	25h	PC	83h	
	ACC	83h	ACC	83h	
	TOS	100h	TOS	26h	
Example 2	CALAD MAR *+,AR1 LDP #5				
		Before Instruction	After Instruction		
	ARP	0	ARP	1	
	ARO	8	AR0	9	
	DP	0	DP	5	
	PC	25h	PC	83h	
	ACC	83h	ACC	83h	
	TOS	100h	TOS	28h	

After the current AR, ARP, and DP are modified as specified, the address of the instruction following the LDP instruction is pushed onto the stack, and program execution continues from location 83h.

Syntax	[labe		LL[/	D] pi	ma [,	{ind}	[, <i>ne</i> ;	kt AF	? P]]							
Operands	0 ≤ pma ≤ 65535 0≤ next ARP ≤ 7															
Opcode																
	CALL															
		14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	1	_1_	1	0	1	0	1		See	e Sub	secti	<u>on 4.</u>	1.2	
	16-Bit Constant															
	CALL	D														
		14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	1	1	1	_1	1	0	1		See	Sub	section	on 4.	1.2	
							16	-Bit C	onsta	Int						
Execution	Nond Delay pma Modif	elaye /ed: → P(fy AR(d: PC C ARI	PC + + 4 P) ar	$\cdot 2 - \rightarrow T$	→ TC TOS RP as)S spe	cifie	d.							
Words	the st either tinues speci two-w are fe	tack (1 r a syn s at thi fied. 1 vord in etched	TOS nbo is ac f the stru fro	i). Th lic or ddres e cal uctior m pre	nen, t num ss. Tl ll is a n or tv ograi	the cu he cu a del wo or m me	addro arrent ayed ne-wo	nts of ess, a t aux call ord ir y and	f the are lo iliary (spe struc d exe	progr aded regis cified ctions cuted	am r l into ter a l by follo	nem the l nd A the ' owing ore th	ory a PC. I RP a 'D" s g the he ca	addre Exec are m suffix) call is	ution odifie), the nstru exec	oma), con- ed as one oction uted.
Cycles	- [lahai		1	nma	[Jini	-1 [n	ovt A									
Oycles -																
					Cycl	e Tim	ings	for a	Sing	ie ins	truc	tion				
	PR			PDA		P:	5A 		PE							
	4		<u> </u>	4		4			4+4p	D <u></u>						
	Cycle Timings for a Repeat (RPT) Execution															
	Not Repeatable															
	[†] The 'C5x performs speculative fetching by reading two additional instruction words. If PC discon- tinuity is taken, these two instruction words are discarded.															
Cycles	[label] CALLD pma [,{ind} [,next ARP]]															
	Cycle Timings for a Single Instruction															
	PR		P	DA		PS/	1	1	PE							
	2			2		2		\uparrow	2+2p)						
	Cycle Timings for a Repeat (RPT) Execution															
	Not Repeatable															
Examp	le	1														
-------	----	---														
-------	----	---														

```
CALL PRG191, *+, AR0
```

	Before Instruction		After Instruction
ARP	1	ARP	0
AR1	05h	AR1	06h
PC	30h	PC	0BFh
TOS	100h	TOS	32h

0BFh is loaded into the program counter, and the program continues executing from that location.

Example 2	CALLD MAR LDP	PRG191 *+,AR1 #5			
			Before Instruction		After Instruction
		ARP	0	ARP	1
		AR0	09h	AR0	0Ah
		DP	1	DP	5
		PC	30h	PC	0BFh
		TOS	100h	TOS	34h

After the current AR, ARP, and DP are modified as specified, the address of the instruction following the LDP instruction is pushed onto the stack, and program execution continues from location 0BFh.

Syntax	[labe	[label] CC [D] pma [cond1] [,cond2] [,]																
Operands	0 ≤ p	ma ≤	655	35														
- -	Conditions:					ACC=0 ACC≠0 ACC<0 ACC≤0 ACC≥0 C=0 C=1 OV=0 OV=1 TC=0 TC=1 BIO low Unconditionally						NEQ LT LEQ GT GEQ NC C NOV OV NTC TC BIO UNC						
Opcode	00																	
	15	14	12	10	44	10	0	0	7	6	5	4	2	2	4	0		
	1	1	1	0	1	0	T	> †		 ZLV	 /C †			ZL	/C †			
		16-Bit Consta							itant									
	CCD																	
		14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	1	1	1	1	1	0	T	> †		ZLV	<u>/C †</u>			ZL\	<u>/C †</u>			
		Sectio	n 4 5				16	-Bit C	Consta	ant								
Execution	lf(cor T	ndition Then No Dr Else P(n(s)) onde elaye ma - C + 2	laye ed: → P(d: P ^r PC + C PC	C + 2 - 4 →	? → • TC	TOS)S	3									
Description	Contr tions additi is a d the o memory like th	rol is are r ion, t elaye one t ory a ne C/	pass net. I he N ed ca wo-w nd ex ALL i	ed to Note TC, II (sp ord cord cecul nstru	the that TC, a pecific instru- ted bouction	progi not a and E ed by uction efore n if all	ram III co BIO c the fol the c I cor	mem mbin condi "D" s lowin call is idition	ory a ation tions uffix) ig the exec ns ar	ddrea are i are i), the e cal cuted cuted	ss pri condi mutu two c l are . The e.	na if itions ally one- fetc CC	the s s are exclu word ched instru	pecif mea sive. instr from ictior	ied co ningfi If the uction prog oper	ondi- ul. In e call ns or gram rates		
Words	2																	

Cycles

[label] CC pma [cond1] [,cond2] [,...]

Cycle Timings for a Single Instruction									
i - e pri li cogna i con con con con contra da con contra con	PR	PDA	PSA	PE					
Conditions True	4	4	4	4+4p [†]					
Condition False	2	2	2	2+2p					
Cycle Timings for a Repeat (RPT) Execution									
Not Repeatable									

[†] The 'C5x performs speculative fetching by reading two additional instruction words. If PC discontinuity is taken these two instruction words are discarded.

[label] CCD pma [cond1] [,cond2] [,...]

Cycle Timings for a Single Instruction									
	PR	PDA	PSA	PE					
Conditions True	2	2	2	2+2p					
Condition False	2	2	2	2+2p					
Cycle Timings for a Repeat (RPT) Execution									
Not Repeatable									

Example 1

CC PGM191,LEQ,C

If the accumulator contents are less than or equal to zero and the carry bit is set, 0BFh is loaded into the program counter, and the program continues executing from that location. If the conditions are not met, execution continues at the instruction following the CC instruction.

Example 2 CCD PGM191,LEQ,C MAR *+,AR1 LDP #5

The current AR, ARP, and DP are modified as specified. If the accumulator contents are less than or equal to zero and the carry bit is set, the address of the instruction following the LDP instruction is pushed onto the stack and program execution continues from location 0BFh. If the conditions are not met, execution continues at the instruction following the LDP instruction.

Syntax	[labe	[label] CLRC control bit														
Operands	Cont	rol bit:	ST	0, S1	T1 bi	t (froi	n: {C	, CN	IF, HI	M, IN	TM,	OVN	И, ТС	, sx	м, х	F})
Opcode																
	Rese	t overf	low	mode	∋ (OV	M)	-	_	_	-	_		-	-		-
	15		<u>13</u>	12	11	10	9	8	7	<u>6</u>		4	3		1	
														0		
	Rese	t sign	exte 13	nsior	1 mod	le (SX 10	(M) 0	8	7	6	5	٨	3	2	4	0
		0	1	1	1	1	1	0	0	1	0		0	1	1	้
	Rese	t hold	mod	e (H	M)											
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	1	1	1	1	1	0	0	1	0	0	1	0	0	0
	Rese	t TC b	it													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		0	1	1	1	1	1	0	0	1	0	0	1	0	1	0
	Rese	t carry	(C)	40		4.0	•	•	-	~	-		•	•		•
	15	<u>14</u> 0	<u>13</u> 1	12	<u>11</u>	<u>10</u> 1	<u>9</u> 1	<u>8</u> 0		<u>6</u> 1	<u>5</u> 0	4	<u>3</u> 1	<u>2</u> 1	1	
					· · ·	· ·								· · ·		
	Hese	14	DIT 13	12	11	10	9	8	7	6	5	4	3	2	1	0
		0	1	1	1	1	1	0	0	1	0	0	0	1	0	Ō
	Rese	t INTM	l bit													
	_15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	1	1	1	1	1	0	0	1	0	0	0	0	0	0
	Rese	t XF pi	n													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1	1	1	1	0	0	1		0	1	1	0	0
Execution	(PC) 0 →	+ 1 – contro	► P	C t												
Description	The s also l <i>Regi</i> s	pecifi pe use sters, t	ed c ed to for r	ontro loac nore	ol bit i d ST(infor	s set) and mati	to a l I ST1 on oi	logic I. Se n ead	zero. e sut ch of	Note sect	e that ion 3 e cor	t the l 1.6.3, htrol	LST i <i>Stat</i> bits.	nstru <i>us ai</i>	ictior nd Ca	ı may ontrol
Words	1															
Cycles	[labe		RC (contr	ol bit	•										
					Сус	le Tin	nings	s for	a Sin	gle Ir	stru	ction				
	PR		T	PDA		PS	6A	Т	PE							
	1		1	1		1			1+p							

n

n

Cycle Timings for a Repeat (RPT) Execution

n+p

n

Example	CLRC TC	;TC is	bit 11 of ST1		
			Before Instruction		After Instruction
		ST1	x9xxh	ST1	x1xxh

Syntax	[label] CM	PL												
Operands	None													
Opcode	15 14 1 0	<u>13 12</u> 1 1	<u>11</u> 1	10 1	9 1	8 0	7 0	6 0	5 0	4	<u>3</u> 0	2 0	1 0	0
Execution	(PC) + 1 - (ACC) → /	→ PC ACC												
Description	The conter complement	nts of the nt). The	e accu carry	umula bit is	ator a una	re re ffecte	eplac ed.	ed w	ith its	s logi	cal in	nvers	ion (ones
Words	1													
Cycles	[label] CM	PL												
			Сус	le Tin	nings	for a	a Sing	gle in	struc	tion				
	PR	PDA	l I	PS	A		PE							
	1	1		1			1+p							
		C	ycle 7	fiming	gs foi	r a Ro	epeat	(RP	T) Ex	ecuti	on			
	n	n		n			n+p							
Example	CMPL			Befor	e inst	ructic	'n					\fter li	nstruc	tion
		ACC	x (50101	0F7	98251	13		ACC	X		08	367DA	ECh

Syntax	[label] CMP	R con	stant											
Operands	0 ≤ CM ≤ 3													
Opcode														
	15 14 1	3 12	11	10	9	8	7	6	5	4	3	2	1	0
	[†] See Section 4	5.	1	1	1	1	0	1	0	0	0	1	C	M
Execution	(PC) + 1 → Compare AF	PC R(ARP)	to A	RCR	, plac	cing r	result	in T	C bit	t of st	tatus	regi	ster	ST1.
	Affects TC; a Not affected	affected by SXI	i by l M; dc	NDX. Des n	ot aff	ect S	SXM.							
Description	The CMPR i	The CMPR instruction performs a comparison specified by the value of CM:												
	If CM = 0 If CM = 0 If CM = 1 If CM = 1	If CM = 00, test if AR(ARP) = ARCR If CM = 01, test if AR(ARP) < ARCR If CM = 10, test if AR(ARP) > ARCR If CM = 11, test if AR(ARP) \neq ARCR												
	If the condition is set to 0.	on is tru	ue, th	e TC	bit is	set	to 1.	lf the	con	ditior	n is fa	alse,	the	TC bit
	Software con in the PMST register 0 (Al patibility with integers in th	mpatibi registe R0) to lo the 'C2 ne com	lity w r to 0 bad th 25. No paris	rith 'C . This ne AF ote th ons.	25 c cau RCR i at the	an b ses a regis e aux	e ma any 'C ter al kiliary	intai 25 ii so. T regi	ned I nstru 'his a sters	by re ction Illows are t	settir that s sou reate	ng th load rce-c ed as	e NI s au code uns	DX bit xiliary com- igned
Words	1													
Cycles	[label] CMP	R con	stant											
			Cyc	le Tin	nings	for a	a Sing	le In	stru	ction				
	PR	PDA		PS	5A		PE		****					
	1	1		1			1+p							
		Cy	/cle T	imin	gs fo	r a Re	epeat	(RP	T) Ex	ecuti	ion			
	n	n		n			n+p							
Example	CMPR 2													
			_	Befor	e Inst	ructio	n				_A	fter li	nstru	ction
	AI	RP	[4		ARP					1
	AR		L		(- <u>n</u>	A					-0F	FFFN
	Т	Ľ			71.1.1	1		TC				(0	

Syntax		Direc Indire	t: ct:	[la: [la:	bel] bel]	CPL CPL	[,# <i>lk</i>] [,# <i>lk</i>]	dma {ind	a } [, <i>ne</i>	ext Al	₽ <i>P</i>]						
Operands		0 ≤ dı lk: 16 0 ≤ ne	na ≤ -bit c ext A	127 onsta RP ≤	ant : 7												
Opcode		Comp	are C	BMF	to a	data v	value										
	Direct:	15 0	<u>14</u> 1	<u>13</u> 0	<u>12</u> 1	<u>11</u> 1	<u>10</u> 0	9 1	8 1	7	6	5 Data	4 a Mer	<u>3</u> nory	2 Addro	1 ess	0
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Indirect:	0	1	0	1	1	0	1	1	1		See	Subs	sectio	on 4.1	.2	
	Compare	data wi	ith lor	na imr	nedi	ate											
	•		14	13	12	11	10	9	8	7	6	5	4	3	2	1	_0
	Direct:	rect: 0 1 0 1 1 1 1 1 0 Data Memory Addres									ess						
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
Indirect: 0 1 0 1 1 1 1 1 1 See Subsection 4.1									.2	_							
		16-Bit Constant															
		(PC) Comp If (DB T Else, T Ik spe (PC) Comp If Ik = T	+ 1 - bare l $MR)C = 1C = 0cified + 2 - bare l (dma)C = 1$	$ \begin{array}{l} \rightarrow & P(\\ DBM \\ = (d) \\ = (d) \\ \rightarrow & P(\\ k \text{ to}) \\ k \\ to \\ a), \\ \vdots \\ \end{array} $	C R cc ma), C (dma	onter a).	its to	(dm	a).								
		Else Tr Affect Not at	C = 0 s TC ffecte). ed by	' SXI	И.											
Description		If the one.]	two c FC is	uant set t	tities to ze	invo ro of	olved i therwi	in th	e cor	npari	son a	ire ec	qual,	the ⁻	TC b	it is s	et to
Words		1	(If lor	ng im	mec	liate	value	is n	ot sp	ecifie	əd)						
Words		2 (If long immediate value is specified)															

Cycles

Direct:	[label] CPL	dma
Indirect:	[label] CPL	{ind} [,next ARP]

Cycle Timings for a Single Instruction												
	PR	PDA	PSA	PE								
Operand DARAM	1	1	1	1+p								
Operand SARAM	1	1	1 2 [†]	1+p								
Operand Ext	1+d	1+d	1+d	2+d+p								
Cycle Timings	s for a Rep	eat (RPT)	Execution									
	PR	PDA	PSA	PE								
Operand DARAM	n	n	n	n+p								
Operand SARAM	n	n	n n+1†	n+p								
Operand Ext	n+nd	n+nd	n+nd	n+1+p+nd								

[†] If the operand and the code are in the same SARAM block.

Cycles

[label] CPL #lk dma Direct: [label] CPL #lk {ind} [,next ARP] Indirect:

Cycle Timings for a Single Instruction												
	PR	PDA	PSA	PE								
Operand DARAM	2	2	2	2+2p								
Operand SARAM	2	2	2 3†	2+2p								
Operand Ext	2+d	2+d	2+d	3+d+2p								
Cycle Timing	s for a Rep	eat (RPT) Ex	ecution									
	PR	PDA	PSA	PE								
Operand DARAM	n+1	n+1	n+1	n+1+2p								
Operand SARAM	n+1	n+1	n+1 n+2 [†]	n+1+2p								
Operand Ext	n+1	n+1	n+1	n+2+2p								

[†] If the operand and the code are in the same SARAM block.

Before Instruction

Example 1

#060h,60h

CPL

After Instruction

Data Memory		Data Memory						
60h	066h	60h	066h					
тс	1	TC	0					

Assembly Language Instructions

CPL	60h			
		Before Instruction		After Instruction
	Data Memory 60h	066h	Data Memory 60h	066h
	DBMR	066h	DBMR	066h
	TC	0	тс	1
CPL	#0F1h,*,AR6			
		Before Instruction		After Instruction
	ARP	7	ARP	6
	AR7	300h	AR7	300h
	Data Memory	0E1b	Data Memory	OE1b]
	TC		TC	
		L		L')
CPL	*,AR7			
		Before Instruction		After Instruction
	ARP	6	ARP	7
	AR6	300h	AR6	300h
	Data Memory	·····	Data Memory	
	300h	0F1h	300h	0F1h
	DBMR	0F0h	DBMR	0F0h
	тс	0	тс	0
	CPL	CPL 60h Data Memory 60h DBMR TC CPL #0F1h,*,AR6 ARP AR7 Data Memory 300h TC CPL *,AR7 ARP AR6 Data Memory 300h DBMR TC	CPL 60h Before Instruction Data Memory 60h 066h DBMR 066h 066h DBMR 066h 0 TC 0 0 CPL #0F1h,*,AR6 Before Instruction ARP 7 AR7 300h Data Memory 300h 0F1h TC 1 CPL *,AR7 Before Instruction ARP 6 ARP 6 300h 0F1h TC 1 CPL *,AR7 Before Instruction ARP 6 AR6 300h 0F1h TC 1 Data Memory 300h 0F1h 0F0h 0F0h Data Memory 300h 0F1h 0F0h 0F0h TC 0 0 0 0 0	CPL 60h Before Instruction Data Memory 066h 06h DBMR 066h DBMR TC 0 TC CPL #0F1h,*,AR6 TC ARP 7 ARP AR7 300h AR7 Data Memory 300h TC 300h OF1h 300h TC 1 TC CPL *,AR7 TC CPL *,AR7 TC CPL *,AR7 TC CPL *,AR7 TC Data Memory 300h AR6 Data Memory 300h AR6 Data Memory 300h AR6 DBMR OF0h DBMR TC 0 TC

Syntax	[label] CRC	άT											
Operands	None												
Opcode													
	15 14 1 0	1 <u>3 12</u> 1 1	<u>11 10</u> 1 1	9 1	8 0	7 0	6 0	5 0	<u>4</u> 1	<u>3</u> 1	<u>2</u> 0	1 1	0
Execution	$(PC) + 1 \rightarrow$ If (ACC) > Then (A If (ACC) < (Then (A If (ACC) = (Then 1 Affects C.	$\begin{array}{c} PC \\ (ACCB) \\ ACCB \\ ACCB \\ ACCB \\ ACCB \\ ACCB \\ \rightarrow \mathbf{C} \end{array}$	ACCB;	1 → (0 → (
Description	The content accumulato ters. If the co of the accur	ts of the a r buffer (A ontents of mulator b	accumul ACCB). T f the accu uffer, the	ator (/ The lar umula e carry	ACC gerv tora / bit	;) are value ire gr is se	e corr e (sigi eatei et to 1	npare ned) r thar I. Oth	ed to is loa n or e nerwi	the c ided i qual ise, ii	conte into b to the t is se	nts o oth re cont et to	f the egis- tents 0.
Words	1												
Cycles	[label] CRC	Τ											
			Cycle Tir	nings	for a	a Sin	gle In	struc	tion				
	PR	PDA	P	SA		PE							
	1	1	1			1+p							
		Сус	cle Timin	gs for	a Re	epea	t (RP	T) Ex	ecuti	on			
	n	n	n										
						n+p							
Example 1	CRGT	-	I			n+p]
Example 1	CRGT		Befor	re Instr	uctio	n+p				A	After Ir	nstruc	tion
Example 1	CRGT	ССВ	Befor	re instr	uctio	n+p n ih	A	ССВ		A	After in	nstruc	tion 5h
Example 1	CRGT A(A	ссв .cc с	Befor	re instr	uctio 4 5	n+p n h h	A	CCB ACC C			lfter ir	nstruc	tion 5h 5h
Example 1 Example 2	CRGT AG A	CCB CC C	Befor	re Instr	uctio	n+p n ih ih ih	A	CCB ACC C			lifter ir	nstruc	tion 5h 5h
Example 1 Example 2	CRGT AG A CRGT	ссв сс с	Befor	re Instr	uctio 4 5	n+p n Lh jh O	A	CCB ACC C			After Ir	nstruc	tion 5h 5h 1
Example 1 Example 2	CRGT AG CRGT A	CCB CC C CCB	Befor	re Instr	uctio 4 5 ructio	n+p · · · · · · · · · · · · · · · · · · ·	A	CCB ACC C			After Ir	nstruc	tion 5h 1 :tion 5h

Syntax	[label] CR	LT												
Operands	None													
Opcode														
	15 14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
	1 0	1 1	1	1	1	0	0	0	0	1	1	0	1	1
Execution	(PC) + 1 - If (ACC) < Then (If (ACC) > Then (If (ACC) = Then 0 Affects C	→ PC (ACCB ACC) → (ACCB) ACCB) - (ACCB) (ACCB)) → C	⁸⁾ → ACC)	CB; ⁻ CC; (1 →) →	C C								
Description	The conter accumulate isters. If the mulator bu	nts of the or buffer (contents ffer, the c	accu (ACCI s of th carry I	ımula B). T le acı bit is	ator he si cumi set	(ACC malle ulato to 1.	c) are er (sig r are Othe	e con Ined) less t erwis	npare valu than e it is	ed to e is lo the c s set	the c bade onter to 0.	conte d into nts of	onts c both the a	of the 1 reg- 1ccu-
Words	1													
Cycles	[label] CR	LT												
			Cycl	e Tin	nings	s for a	a Sin	gle Ir	stru	ction				
	PR	PDA		PS	6A		PE							
	1	1		1			1+p							
		Cy	cle Tir	ming	s for	a Re	peat	(RPT) Exe	cuti	on			
	n	n		n			n+p							
Example 1	CRLT		=	Befor	a Inet	ructio					۸	ftor l	otruz	tion
	Α	CCB	Ē			5	5h]	А	ССВ		Ê			4h]
		ACC	Ē			4	Ih	,	ACC					4h
		С	Γ				0		С		C			_1
Example 2	CRLT													
			I 	Befor	e Inst	tructio	on 45		000		4	After I	nstru	tion
	, , , , , , , , , , , , , , , , , , ,						4N]	4	ACCB					4n
							+		-C					4n
		0	L				<u> </u>		C					0

Syntax	Direct: Indirect:	[label] [label]	DMOV DMOV	dma {ind} [,next	t ARP]				
Operands	0 ≤ dma ≤ 0 ≤ next Al	127 RP ≤7								
Opcode	15 14	13 12	11 10) 9	8	7	65	4 3	2 1	0
D	irect: 0 1	1 1	0 1	1	1	Ó	Data	a Memoi	ry Address	Ď
Ind	15 14 irect: 0 1	1 <u>3</u> 12 1 1	<u>11 10</u> 0 1) 9 1	8 1	7	6 5 See	4 3 Subsec	2 1 tion 4.1.2	0
Execution	(PC) + 1 - (dma) →	→ PC dma + 1								
	Affected by	CNF an	d OVL							
Description	The conter tents of the blocks. It w as data me boundaries or memory registers, I operations When data the content The data m in digital sig and MADD information	nts of the e next hig vorks with mory. In a s. The dat mapped DMOV wi is copied to of the sof the move func- gnal-proc instruction.	specifie her add addition addition registe Il read t d from t address ction is u essing. ons (see	ed data Iress. I configu , the da function rs. If us the spectrum the add sed loc useful The Di the Li	a mei DMO urable ta mo on ca ed or cacifie recifie dresss ation mov	mory a V work e RAM ove fun not be n extern d mem ed loca remain plemer functic IACD, a	ddress a s only w block if action is o a used o nal mem ory loca ation to t n unalte n is inclu and MAI	are copi vithin on that blo continue n extern ory or m tion but he next red. z^{-1} del uded in f	ied into the h-chip data lock is config bus across hal data me hemory-ma t will perfor higher loca lay encoun the LTD, Ma uctions for	con- RAM Jured block mory pped m no ation, tered ACD, more
Words	1									
Cycles	Direct: Indirect:	[label] [label]	DMOV DMOV	dma {ind} [,next	ARP				
			Cycle 1	Timing	s for a	a Singl	e Instruc	tion		
			PR		PD	A	PSA		PE	
	Operand				1				1+p	
	Operand	SARAM	11		1		1		1+p	

2+2d

Operand Ext

5+2d+p

3†

2+2d

2+2d

Cycle Timings for a Repeat (RPT) Execution												
	PR	PDA	PSA	PE								
Operand DARAM	n	n	n	n+p								
Operand SARAM	2n-2	2n-2	2n-2 2n+1†	2n-2+p								
Operand Ext	4n-2+2nd	4n-2+2nd	4n-2+2nd	4n+1+2nd+p								

[†] If the operand and the code are in the same SARAM block.

Example 1	DMOV	DAT8 ;(DI	<pre>9 = 6) Before Instruction</pre>		After Instruction
		Data Memory 308h	43h	Data Memory 308h	43h
		Data Memory 309h	2h	Data Memory 309h	43h
Example 2	DMOV	*,AR1			
			Before Instruction		After Instruction
		ARP	Before Instruction	ARP	After Instruction
		ARP AR1	Before Instruction 0 30Ah	ARP AR1	After Instruction 1 30Ah
		ARP AR1 Data Memory 30Ah	Before Instruction 0 30Ah	ARP AR1 Data Memory 30Ah	After Instruction 1 30Ah 40h

Syntax	[label] EXA	R											
Operands	None												
Opcode													
	15 14 1 1 0	<u>3 12</u> 1 1	11 1	<u>10 9</u> 1 1) 8 0	7 0	6 0	5 0	<u>4</u> 1	3 1	2 1	1 0	0
Execution	(PC) + 1 → (ACCB) ↔	PC (ACC)											
Description	The content the accumu	s of the a lator buf	accun fer (A	nulato CCB)	r is e>	chang	ged (s	switcl	hed)	with	the c	onter	nts of
Words	1												
Cycles	[label] EXA	R											
			Cycle	Timi	ngs fo	r a Sin	gle Ir	nstru	ction				
	PR	PDA		PSA		PE							
	1	1		1		1+p)						
		Сус	le Tin	nings	for a l	Repeat	(RP	r) Ex	ecuti	on			
	n	n		n		n+p)						
Example	EXAR												
			E	Before	nstruc	tion					After I	nstru	ction
	م	ACC	Ľ			043h		ACC		Ľ			02h
	A	ССВ				02h	4	ACCB		L		-	043h

Syntax	[label		E													
Operands	None															
Opcode	15 1	<u>14</u> 0	<u>13</u> 1	12 1	<u>11</u> 1	<u>10</u> 1	<u>9</u> 1	8 0	7 0	6 0	5 1	4 0	3 0	2 0	1 1	0
Execution	(PC) · Affect	+1 -	→ PC	С 'M.												
Description	The II mask only c	DLE i ed inte	nstru errup and	uction ot (e) the c	n for dern devic	ces ti al or i e rer	he pr interr nains	rogra nal) c s in a	m be or res n idle	eing et oc e sta	exec curs te ur	uted . The itil in	to w PC terru	ait u is inc pted	ntil a reme	n un- ented
	The idle state is exited by an unmasked interrupt even if INTM is 1. If INTM is 1, the program scontinue executing at the instruction following the IDLE. If INTM is 0, the program branches to the corresponding interrupt service routine. Execution of the IDLE instruction causes the 'C5x to enter the power-down mode. During the idle mode, the timer and serial port peripherals are still active. Therefore, timer and peripheral interrupts, as well as reset or external interrupts, will remove the processor from the idle mode.															
Words	1															
Cycles	[label]	IDL	E													
	[Cycl	e Tin	nings	for a	Sing	gle In	struc	ction				
	PR		P	DA		PS	A		PE							
	1		1			1			1+p							
				Сус	le Ti	ming	s for	a Re	peat	(RPT) Exe	ocutio	on			
							Not	Rep	eatab	le						
Evenale							• • •		•							

Example

IDLE ;The processor idles until a reset or unmasked ;interrupt occurs.

Syntax	[label] IDLE	2													
Operands	None														
Opcode															
	<u>15 14 1</u> 1 0	<u>3 12</u> 1 1	<u>11</u> 1	<u>10</u> 1	9 1	8 0	7 0	6 0	5 1	4 0	3 0	2 0	1 1	0 1	
Execution	(PC) + 1 →	PC													
	Affected by INTM.														
Description	The IDLE2 in vice. This al only once, a an unmaske	nstructio lows for nd the c ed interr	on rei r an d levico upt.	move extrei e rem	s the mely ains	func Iow in ar	ctiona powe n idle	al clo er mo state	ck in ode. e unt	put fi The il inte	rom t PC i errup	he in s inc ted b	terna reme y res	al de- ented set or	
	The low power mode is exited by an unmasked interrupt even if INTM is high. If INTM is high, the program continues executing at the instruction following the IDLE2. If INTM is low, then the program branches to the corresponding in- terrupt service routine. Execution of the IDLE2 instruction causes the 'C5x to enter the power-down mode. Unlike the idle mode, in the idle2 mode the pe- ripherals (serial ports or timer) are not active.														
	The idle2 mode is exited by a low logic level on an external interrupt (INT1–INT4), RS, or NMI with a duration of at least five machine cycles since interrupts are not latched as in normal device operation.													errupt since	
Words	1														
Cycles	[label] IDLE	2													
			Cycl	e Tim	ings	for a	. Sinç	jle In	struc	tion					
	PR	PDA		PS	A		PE								
	1	1		1			1+p								
		Cy	cle Ti	ming	s for	a Re	peat	(RPT) Exe	cutio	on				
					Not	Repe	eatab	le							
Example	IDLE2 ;The	e proce terrup	esso: t oce	r id: curs	les :	unti	la	rese	et o:	r un	mask	ed e	xte	rnal	

Syntax		Direct Indire	birect: [<i>label</i>] IN <i>dma</i> , PA ndirect: [<i>label</i>] IN { <i>ind</i> } ,PA [, <i>next</i> ARP]														
Operands		0 ≤ dr 0 ≤ ne 0 ≤ P	l ≤ dma ≤ 127) ≤ next ARP ≤7) ≤ PA ≤ 65535														
Opcode																	
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
	Direct:		0	1	0	1	1	1	1	0		Dat	a Me	mory	Addr	ess	
								16	-Bit C	consta	Int	·					
		15	14	13	12	11	10	9	8		6	5	4	3	2	1	
	Indirect:	┣━━	1 0 1 0 1 1 1 1 1 See Subsection 4.1.2														
		16-Bit Constant															
Description	 (FO) + 2 → FO While (repeat counter) ≠ 0 Port address → address bus A15–A0 Data bus D15–D0 → dma Port address → dma Port address + 1 → Port address (repeat counter - 1) → repeat counter The IN instruction reads a 16-bit value from an external I/O port into the speci- 																
		fied da the S memo subse	ata m TRB, ory re ection	nemo , RD ead. n 5.1	ory lo , and Note .1), t	catic d RE that out th	on. Th ADY port e oth	timi add add	line ings resse ort a	goes are ti es 50 ddres	low to ne sa h–5F sses a	o ind ame h are are n	icate as fo e me not.	an I, or an mory	/O ac exte /-maț	cess ernal oped	, and data (see
		RPT c space after e	an b to da each	e us ata s acce	ed wi pace ess.	ith th 9. In t	e IN i he re	instri peat	uctio mod	n to re le, the	ead ir port	n con addi	ress	utive (PA)	word is inc	s fror reme	n I/O ented
Words		2															
Cycles		Direct Indire	:: ct:	[la [la	bel] bel]	IN (IN {	dma, ind},	PA PA [,nexi	t ARF	1						
			~				- 01		1		-						

Cycle Timings for a Single Instruction											
PR PDA PSA PE											
Destination DARAM	2+io _{src}	2+io _{src}	2+io _{src}	3+io _{src} +2p _{code}							
Destination SARAM	2+io _{src}	2+io _{src}	2+io _{src} 3+io _{src} †	3+io _{src} +2p _{code}							
Destination Ext	3+d _{dst} +io _{src}	3+d _{dst} +io _{src}	3+d _{dst} +io _{src}	6+d _{dst} +io _{src} +2p _{code}							

Cycle Timings for a Repeat (RPT) Execution											
Destination DARAM	2n+nio _{src}	2n+nio _{src}	2n+nio _{src}	2n+1+nio _{src} +2p _{code}							
Destination SARAM	2n+nio _{src}	2n+nio _{src}	2n+nio _{src} 2n+2+nio _{src} †	2n+1+nio _{src} +2p _{code}							
Destination Ext	4n–1+nd _{dst} + nio _{src}	4n–1+nd _{dst} + nio _{src}	4n–1+nd _{dst} + nio _{src}	4n+2+nd _{dst} +nio _{src} + 2p _{code}							

[†] If the destination operand and the code are in the same SARAM block.

Example 1	IN	DAT7,PA5	<pre>;Read in word from peripheral on port ;address 5. Store in data memory location ;307h (DP=6).</pre>
Example 2	IN	*,PA0	Read in word from peripheral on port address 0. Store in data memory location specified by current auxiliary register.

Syntax	[label] INTR k															
Operands	0 ≤ k :	≤ 31														
Opcode	15 1 † See S	14 0 Section	<u>13</u> 1 n 4.5.	<u>12</u> 1	<u>11</u> 1	<u>10</u> 1	<u>9</u> 1	<u>8</u> 0	7 0	<u>6</u> 1	5	4	3	2 INTF	1 }# †	0
Execution	$(PC) + 1 \rightarrow stack$ corresponding <i>interrupt</i> vector $\rightarrow PC$ Not affected by INTM. Affects INTM.															
Description	The IN the pro- struction ware. the sta An IN extern in the is auto terrup	NTR ogra Durii ack. TR in IFR IFR omat t ope	instru m me illows ng ex Note iterru terru terru is cle ically eratio	any ecution that pt fo pt (any ared save	n is a y add inte ion o the i the i r the n inte ad). S	a soft dress rrupt f the i nterri exter errup See s	ware spector serv nstru upt m nal in t ack s are ubse	e inter cified ice ro uction nask l nterru nowle e glob ection	rupt by k outing , the has r upts edge oally 5.1.2	that (see cont no ef (INT is ge disat 2 for	trans be e ents fect o [IN enera bled a co	sfers follo xecu of P(on th T4) la ated, (INTI mple	prog wing ted f C + 1 be IN books the M = $\frac{1}{2}$ the de	ram table rom is pue TR in exac appro 1), ar escrip	contr your shed struc tly lik opriat id cor otion o	rol to le in- soft- onto tion. te an te bit ntext of in-

k	Interrupt	Location	k Interrupt		Location
0	RS	Oh	16	Reserved	20h
1	INTI	2h	17	17 TRAP	
2	INT2	4h	18	NMI	24h
3	INT3	6h	19	Reserved	26h
4	TINT	8h	20	User-defined	28h
5	RINT	Ah	21	User-defined	2Ah
6	XINT	Ch	22	User-defined	2Ch
7	TRNT	Eh	23	User-defined	2Eh
8	TXNT	10h	24	User-defined	30h
9	INT4	12h	25	User-defined	32h
10	Reserved	14h	26	User-defined	34h
11	Reserved	16h	27	User-defined	36h
12	Reserved	18h	28	User-defined	38h
13	Reserved	1Ah	29	User-defined	3Ah
14	Reserved	1Ch	30	User-defined	3Ch
15	Reserved	1Eh	31	User-defined	3Eh



Words

Cycles

[label] INTR k

1

Cycle Timings for a Single Instruction										
PR PDA PSA PE										
4	4	4	4+3p [†]							
	Cycle Timings for a Repeat (RPT) Execution									
Not Repeatable										

[†] The 'C5x performs speculative fetching by reading two additional instruction words. If PC discontinuity is taken, these two instruction words are discarded.

Example

INTR 3 ;Control is passed to program memory location 6h ;PC + 1 is pushed onto the stack.

Syntax	[label] LA	СВ												
Operands	None													
Opcode	15 14 1 0	<u>13 12</u> 1 1	11 1	10 1	9 1	8 0	7 0	6 0	5 0	<u>4</u> 1	<u>3</u> 1	<u>2</u> 1	1	0
Execution	(PC) + 1 - (ACCB) -	→ PC → ACC												
Description	The accum	The accumulator is loaded with the contents of the accumulator buffer (ACCB).												
Words	1													
Cycles	[label] LA	СВ												
	·····		Cycl	e Tim	ings	for a	a Sin	gle Ir	stru	ction				
	PR	PDA		PS	Α		PE							
	1	1		1			1+p							
		C	ycle Ti	iming	is foi	r a Ro	epea	t (RP	T) Ex	ecut	ion			
	n	n		n			n+p							
Example	LACB													
			I	Before	e inst	ructic	on					After I	nstru	ction
		ACC				01376	6h		ACC		C	5	555A/	AAh
	A	ACC 01376h ACC ACCB 5555AAAAh ACCB												AAh

Syntax		Direc Indire Imme	Direct: Indirect: Immediate:			[label] LACC dma [,shift1] [label] LACC {ind} [,shift1 [,next ARP]] [label] LACC #lk [,shift2]											
Operands		0 ≤ d 0 ≤ n 0 ≤ s 327 0 ≤ s	dma ≤ 127 next ARP ≤ 7 shift1 ≤ 16 (defaults to 0) 2768 $\leq lk \leq 32767$ shift2 ≤ 15 (defaults to 0)														
Opcode																	
•	Direct	15	14	13	12	11	10 SHF	9 •Tt	8	7	6	5 Dat	4 a Me	3 morv	2 Addr	<u>1</u>	
	Direct		<u> </u>		•							Dui		mory	Audi		
	Indiraat	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
	mairect		0	0	1		30			1		500	e Suc	Secu	01 4.	1.2	
		15	14	13	12	11	10	9	8	7	6	5	4	3	2		_0
	Long	:	0	1	1	1	1	1	1	1	0	0	0		SHF	TT.	
									16-B	it Cor	Istant						
		Load	1 ACC	with 13	shift 12	of 16 11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	1	1	0	1	0	1	0	0		Dat	a Me	mory	Addr	ess	
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Indirect:	0	1	1	0	1	0	1	0	1		See	e Sub	osecti	on 4.	1.2	
		† See	Sectio	n 4.5.													
Execution		Direc	t or l	ndire	ect Ad	ddres	ssing										
		(PC) (dma	+ 1 ı) × 2	→ P shift1	C → /	ACC											
		Long (PC) Ik ×	Imm + 2 2 ^{shift}	edia → P ² →	te Ac C AC(ldres C	sing:										
		Affec	ted b	y SX	M.												
Description		The left-s zero-	conte hifteo filled	ents o d and . High	of the load	e spe led ir er bit	cifiec ito the s are	l dat e aco sign	a me cumu -exte	mory lator. nded	add Duri if SX	ress ng sh M = 1	or a hifting 1 and	16-b g, lov d zere	it cor v-ord oed if	nstan er bit SXN	it are s are 1 = 0.
Words		1	(Dire	ect or	[.] indi	rect a	addre	essin	g)								
		2	(Lon	g im	medi	ate a	addre	ssin	g)								

Cycles

Direct:	[label]	LACC	dma	[,shift1]
Indirect:	[labəl]	LACC	{ind}	[,shift1 [,next ARP]]

Cycle Timings for a Single Instruction												
	PR	PDA	PSA	PE								
Operand DARAM	1	1	1	1+p								
Operand SARAM	1	1	1 2 [†]	1+p								
Operand Ext 1+d 1+d 1+d 2+d+p												
Cycle Timings	s for a Rep	eat (RPT)	Execution)								
	PR	PDA	PSA	PE								
Operand DARAM	n	n	n	n+p								
Operand SARAM	n	n	n n+1†	n+p								
Operand Ext	n+nd	n+nd	n+nd	n+1+p+nd								

[†] If the operand and the code are in the same SARAM block.

Immediate: [label] LACC #lk [, shift2]

	Cycle Timings for a Single Instruction									
PR	PR PDA PSA PE									
2	2	2	2+2p							
	Сус	le Timings fo	or a Repeat (RPT) Execution							
	Not Repeatable									

Example 1 DAT6, 4; (DP = 8. SXM = 0) LACC **Before Instruction** After instruction **Data Memory Data Memory** 406h 01h 406h 01h X X ACC 012345678h ACC 10h С С Example 2 LACC ;(SXM = 0)*,4 **Before Instruction** After Instruction ARP 2 ARP 2 AR2 0300h AR2 0300h Data Memory Data Memory 300h 0FFh 300h 0FFh X c Х с ACC 012345678h ACC 0FF0h



Syntax	Direct: Indirect: Immediate:		[labe [labe [labe	/ LA // LA // LA	CL CL CL	dma {ind} #k	[, <i>ne</i>	ext AR	P]					
Operands	0 ≤ dma ≤ 1/ 0 ≤ next ARI 0 ≤ k ≤ 255	27 [⊃] ≤ 7												
Opcode														
Direct:	15 14 1 0 1 1	<u>3 12</u> 0	<u>11</u> 1	<u>10</u>	9 0	8	7	6	5 Data	4 Mem	<u>3</u> ory A	2 \ddre	1 ISS	
	15 14 1	2 10		10	<u> </u>	。.		6	5	A	2	2	4	
Indirect:		0	1	0	0	1	/ 1	0	See	4 Subse	ectio	2 n 4.1	.2	Ĵ
Short Immodiator	15 14 1	3 12	11	10	9	8	7	6	5	4	3	2	1	0
Short immediate:	1 0		1	0	0	1			8-B	it Con	stan	[
Execution	(PC) + 1 →	PC												
	Direct or Ind	irect Ac	dress	sing:										
	0 → ACC(31–16) (dma) → ACC(15–0)													
	Short Immed	diate Ac	Idress	sing:										
	$\begin{array}{r} 0 \rightarrow ACC(3) \\ k \rightarrow ACC(7) \end{array}$	81—8) '—0)												
	Not affected	by SXI	И.											
Description	The contents constant are half of the a number rath the operand	of the loaded ccumula er than with thi	addre I into t ator is a 2s- is inst	ssed the 16 zero comp ructio	data 5 low ed. lem n, re	a mem v-orde The d ent nu egardl	ory er bit ata imb ess	locati ts of tl is trea er. Th of the	on c he a ated ere e sta	or a ze locum l as a ls no lte of	ero-e iulat n ur sigr SXN	exter or. T nsign n-ext M.	nded The u led 1 ensid	8-bit pper 6-bit on of
Words	1													
Cycles	Direct: Indirect:		[labe [labe	n la N la	CL CL	dma {ind}	[, <i>ne</i>	ext AR	P]					
			Cycle	• Timi	ngs	for a S	Sing	le ins	truc	tion				
	· ·····				P	R	P	DA	P	SA	F	ΡE		
	Operand D	ARAM			1		1		1		1	+p		
	Operand S	ARAM			1		1		1	†	1	+p		
	Operand E	xt			1-	+d	1	+d	1	+d	2	+d+p)	

Cycle Timings for a Repeat (RPT) Execution										
	PR	PDA	PSA	PE						
Operand DARAM	n	n	n	n+p						
Operand SARAM	n	n	n n+1†	n+p						
Operand Ext	n+nd	n+nd	n+nd	n+1+p+nd						

[†] If the operand and the code are in the same SARAM block.

Immediate: [label] LACL #k

	Cycle Timings for a Single Instruction										
PR	PDA	PSA	PE								
1	1	1	1+p								
	Cycle Timings for a Repeat (RPT) Execution										
		Not I	Repeatable								



Syntax	Direct Indire	t: [/ <i>&</i> ct: [/ <i>&</i>	abel] abel]	LAC [.]	Γdı Γ{iı	na nd} [,	next	ARP]					
Operands	0 ≤ dr 0 ≤ ne	ma	, ≤7											
Opcode	15 Direct: 0	<u>14 13</u> 1 1	12 0	<u>11</u> 1	10 0	9 1	8 1	7 0	6	5 4 Data M	3 Aemor	2 'y Addre	1 əss	0
I	15 ndirect: 0	<u>14 13</u> 1 1	12 0	11 1	10 0	9 1	8 1	7 1	6 S	5 4 See Sub	3 Sectio	2 on 4.1.2	1	0
Execution	(PC) (dma) If SXM T If SXM T Affect	+ 1 → F) × 2^{TREC} M = 1: hen (dma M = 0: hen (dma ied by S)	PC a)is a)is (M.	⁰) → sign-e not się	ACC exter gn-e	C ided. xten	ded.							
Description	The LACT instruction loads the accumulator with a data memory value that has been left-shifted. The left-shift is specified by the four LSBs of TREG1, result- ing in shift options from 0 to 15 bits. Using TREG1's contents as a shift code provides a dynamic shift mechanism. During shifting, the high-order bits are sign-extended if SXM = 1 and zeroed if SXM = 0. LACT may be used to denormalize a floating-point number if the actual expo- nent is placed in the four LSBs of the T register and the mantissa is referenced by the data memory address. Note that this method of denormalization can be													
	Softw of the TREG correc	are com PMST st 60 to writ ct shift va	oatib atus e to a alue	ility wi regist all thre in TRE	th th er to e TF EG1,	e 'C2 zero REG: mai	25 ca . This s. Su ntain	n be s cau bseq ing c	maint ses ar uent c bject-	ained I ny 'C25 calls to code c	by set 5 instru LACT compa	tting the uction 1 Γ will co atibility.	ə TR that I ontai	M bit oads n the
Words	1													
Cycles	Direct Indire	t: [/& ct: [/&	abel] abel]	LAC [.]	Γdr Γ{ir	na nd} [,	next	ARP]					
				Cycl	e Tir	ning	s for	a Sin	gle ins	structio	on			
		read DAI			_		PR			PS.	A	PE		
		and DA				+	 	+	ı 1	+		1+p		
	- Opt						•		•	2†				
	Ope	erand Ext				Τ	l+d		1+d	1+0	t	2+d+p	2	

Cycle Timings for a Repeat (RPT) Execution										
	PR	PDA	PSA	PE						
Operand DARAM	n	n	n	n+p						
Operand SARAM	n	n	n n+1†	n+p						
Operand Ext	n+nd	n+nd	n+nd	n+1+p+nd						

[†] If the operand and the code are in the same SARAM block.

Example 1	LACT	DAT1	;(DP =	= 6.SXM = 0) Before Instruction			After Instruction
		Data Memo 301h ACC	ory X	1376h 98F7EC83h	Data Memory 301h ACC	× ×	1376h 13760h
		TREG1	U	14h	TREG1	U	14h
Example 2	LACT	*-, AR3	; (SXI	M = 1)			
				Before Instruction			After Instruction
		ARP		1	ARP		3
		AR1		310h	AR1		309h
		Data Memo 310h	ory	0FF00h	Data Memory 310h	/	0FF00h
		ACC	X	098F7EC83h	ACC	X	0FFFFFE00h
		TREG1	•	11h	TREG1	5	11h

Syntax	Direct: [<i>label</i>] Indirect: [<i>label</i>]	LAMM dma LAMM {ind} [next ARP]		
Operands	0 ≤ dma ≤ 127 0 ≤ next ARP ≤ 7				
Opcode					
	15 14 13 12 Direct: 0 0 0 0	<u>11 10 9</u>		5 4 3 Data Memo	$\frac{3}{2}$ $\frac{2}{1}$ $\frac{1}{0}$
			0 0 0		
	15 14 13 12 Indirect: 0 0 0 0	<u>11 10 9</u> 1 0 0	8 7 6 0 1	5 4 3 See Subsec	3 2 1 0 ction 4.1.2
Execution	(PC) + 1 → PC (dma) → ACC				
	Not affected by SX	М.			
Description	The lower half of th memory-mapped r 9 MSBs of the data value of DP or the u on data page zero field in status regis	e accumulator i egister. The up memory addre pper 9 bits of Al to be loaded inte ter ST0.	s loaded witi per half of t ss are set to R(ARP). This o the accum	h the contents he accumulato 2 zero, regardle s instruction all ulator without i	of the addressed or is zeroed. The ess of the current lows any location modifying the DP
Words	1				
Cycles	Direct: [<i>label</i>] Indirect: [<i>label</i>]	LAMM dma LAMM {ind} [next ARP]		
		Cycle Timings	for a Single	Instruction	
		PR	PDA	PSA	PE
	Operand MMR [†]	1	1	1	1+p
	Operand MMPOR	T 1+io _{src}	1+io _{src}	1+iod _{src}	1+2+p+iod _{src}
	C	ycle Timings fo	r a Repeat (F	RPT) Execution	
		PR	PDA	PSA	PE
	Operand MMR [‡]	n	n	n	n+p
	Operand MMPOR	T n+mio _{src}	n+mio _{src}	n+mio _{src}	n+p+mio _{src}
	[†] Add one more cycle f [‡] Add <i>n</i> more cycles fo	or peripheral memo peripheral memor	ory mapped acc y mapped acce	cess. ISS.	
Example 1	LAMM BMAR ;(DP = 6) Before Inst	ruction		After Instruction
	ACC	222	21376h	ACC	5555h

BMAR

Data Memory

31Fh

BMAR

5555h

1000h

5555h

Example 2

LAMM *			
	Before Instruction		After Instruction
ARP	1	ARP	1
AR1	325h	AR1	325h
ACC	22221376h	ACC	0Fh
PRD	0Fh	PRD	0Fh
Data Men	nory	Data Memory	
325h	1000h	325h	1000h

Note that the value in data memory location 325h is not loaded into the accumulator. The value at data memory location 25h (address of the PRD register) is loaded.

Syntax		Direc Indire Short Long	t: oct: Imm Imm	nedia Iediat	te te	[lab [lab [lab [lab) 	LAR LAR LAR LAR	AR, AR, AR, AR,	dma {ind} #k #lk	[, <i>nex</i>	t AR	P]				
Operands		0 ≤ di 0 ≤ ai 0 ≤ ni 0 ≤ k 0 ≤ lk	ma ≤ uxilia ∋xt A ≤ 25 ≤ 65	: 127 iry re \RP	giste 47	er AR	! ≤ 7	,									
Opcode																	
•	_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	0	0	0	0		ARX	1	0		Dat	a Me	mory	Add	ress	
			14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Indirect:	0	0	0	0	0		ARX	T	1		Se	e Sul	osect	ion 4	.1.2	
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Short:	1	0	1	1	0		ARX	†			8-	Bit C	onsta	ant		
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Long	1	0	1	1	1	1	1	1	0	0	0	0	1		ARX [†]	
	Long.							10	6-Bit (Consta	ant						
		† See s	Sectio	on 4.5.													
Execution		Direc	t or l	ndire	ct A	ddres	ssin	g:									
		(PC) (dma)	+1 ·) →	→ P auxi	C iliary	regis	ster	AR									
		Short	Imm	nedia	te A	ddres	ssin	a:									
		(PC) k →	+ 1 · auxi	→ P liarv	C reais	ster A	AR	•									
		Long	Imm	ediat	te Ar	Idres	sind	n:									
		(PC) lk →	+ 2 · aux	→ P iliarv	C reai	ster	AR	5									
		Affect	ted b		X.												
Description		The c stant stant If the also la	onte are lo is ac NDX oade AR a	nts o bade ited u bit o od to and \$	of the d into upon of the mair	spe o the like a PM ntain (stor	cifie des an u IST con re a	d dat ignat insigr regis npatit	a me ed au ned in ter is pility r	emory uxiliar ntege 0, the with the	addr y regi r, reg en Af ne 'C instr	ess o ster ardle RCR 2x.	or an (AR) ess o and	18-bi . The f the IND	t or spe vali X re	16-bit ecified ue of S gisters sed to	con- con- XM. are
		and s auxilia	tore ary re	the a	auxili er is	ary r	egis	sters g use	durin d for	indire	orouti	ne ca Idres	alls a sing	and i	nter R ar	rupts. d SAF	If an R en-

able the register to be used as an additional storage register, especially for swapping values between data memory locations without affecting the contents of the accumulator.

Words

- 1 (Direct, indirect, or short immediate addressing)
- Cycles

(Long immediate addressing)

Direct: [label] LAR AR, dma Indirect: [label] LAR AR, {ind} [,next ARP]

	Cycle Tim	ings for a Single	Instruction	
	PR	PDA	PSA	PE
Source DARAM	2	2	2	2+p _{code}
Source SARAM	2	2	2 3†	2+p _{code}
Source Ext	2+d _{src}	2+d _{src}	2+d _{src}	3+d _{src} +p _{code}
	Cycle Timing	gs for a Repeat (RPT) Execution	
Source DARAM	2n	2n	2n	2n+p _{code}
Source SARAM	2n	2n	2n 2n+1†	2n+p _{code}
Source Ext	2n+nd _{src}	2n+nd _{src}	2n+nd _{src}	2n+1+nd _{src} +p _{code}

[†] If the source operand and the code are in the same SARAM block.

LAR

2

Short Immediate [label] LAR AR, #k

Cycle Timings for a Single Instruction								
PR	PDA	PSA	PE					
2	2	2	2+p _{code}					
	Cycle Timin	gs for a Repeat (RPT) Execution					
		Not Repeatable)					

Long Immediate [label] LAR AR, #lk

	Cycle Timings for a Single Instruction										
PR	PDA	PSA	PE								
2	2	2	2+2p								
	Cycle	Timings for	a Repeat (RPT) Execution								
		Not	Repeatable								

Before Instruction

Example 1

AR0, DAT16; (DP = 6)

Data Memory			
310h	18h	310h	18h
AR0	6h	AR0	18h

Example 2	LAR	AR4,*-			
			Before Instruction		After Instruction
		ARP	4	ARP	4
		Data Memory 300h	32h	Data Memory 300h	32h
		AR4	300h	AR4	32h
	Note:				······
	LAR ir specifi fore, ir	n the indirect add ied by the instruct n Example 2, AR	ressing mode ignore tion is the same as th 4 is not decremente	es any AR modific hat pointed to by t ed after the LAR i	cations if the AR the ARP. There- nstruction.
Example 3	LAR	AR4,#01h			
		AR4	OFF09h	AR4	O1h
Example 4	LAR	AR4,#3FFFh			
		AR4	Before Instruction	AR4	After Instruction 3FFFh

Syntax		Direct Indire Short	t: ct: Imm	edia	te:	[lat [lat [lat	00] 00] 00]	LDP LDP LDP	dma {ina #k	a } [, <i>ne</i>	oxt Al	9 <i>P</i>]					
Operands		0 ≤ dr 0 ≤ ne 0 ≤ k	na ≤ ext A ≤ 511	127 RP	: 7												
Opcode																	
	Direct:	15 0	14 0	<u>13</u> 0	12 0	<u>11</u> 1	10 1	9 0	<u>8</u> 1	7 0	6	5 Dat	4 a Me	3 mory	2 Addr	1 ess	0
	Indirect	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	man cot.									<u> </u>			10360		+. 1.2		I
	Short:	15	<u>14</u> 0	<u>13</u> 1	<u>12</u> 1	<u>11</u> 1	<u>10</u> 1	<u>9</u> 0	8		6	<u>5</u> 9-Bit	4 Con	3 stant	2	1	0
Execution	ion $(PC) + 1 \rightarrow PC$ Direct or Indirect Addressing: Nine LSBs of (dma) \rightarrow data page pointer (DP) status bitsShort Immediate Addressing: k \rightarrow data page pointer register (DP) status bitsAffects DP.																
Description		The n imme memo The D	ine L diate ory a DP ca	SBs valu ddre an als	of the ue a ss a so be	e cor re lo re co e loa	ntent bade bnca ded	s of th d into tenat by the	e ad the ed to ELS	dress DP form T inst	ed d regis 16- tructi	ata m ster. bit d on.	nemo The ata r	ory lo DP nemo	catio and ory a	n or a 7-bit ddre	19-bit data sses.
Words		1															
Cycles		Direct Indire	t: ect:		[/al [/al	bel] bel]	LDI LDI	P dm P {ind	a d}[,n	lext A	RP]						
	Cycle Timings for a Single Instruction																

	PR	PDA	PSA	PE				
Source DARAM	2	2	2	2+p _{code}				
Source SARAM	2	2	2 3†	2+p _{code}				
Source Ext	2+d _{src}	2+d _{src}	2+d _{src}	3+d _{src} +p _{code}				

Cycle Timings for a Repeat (RPT) Execution								
	PR	PDA	PSA	PE				
Source DARAM	2n	2n	2n	2n+p _{code}				
Source SARAM	2n	2n	2n 2n+1†	2n+p _{code}				
Source Ext	2n+nd _{src}	2n+nd _{src}	2n+nd _{src}	2n+1+nd _{src} +p _{code}				

[†] If the source operand and the code are in the same SARAM block.

	Cycle Tim	ings for a Single	Instruction
PR	PDA	PSA	PE
2	2	2	2+p _{code}
<u> </u>	Cycle Timin	gs for a Repeat (RPT) Execution

Example 1	LDP	DAT127 ;(DP	= 511) Before Instruction		After Instruction												
		Data Memory 0FFFFh DP	0FEDCh 1FFh	Data Memory 0FFFFh DP	0FEDCh 0DCh												
Example 2	LDP	#0h															
		DP	Before Instruction	DP	After Instruction												
Example 3	LDP	*, AR5															
			Before Instruction		After Instruction												
		ARP	4	ARP	5												
		AR4	300h	AR4	300h												
		Data Memory 300h	06h	Data Memory 300h	06h												
		DP	1FFh	DP	06h]												
Syntax		Direc Indire	t: oct:	[lab [lab	bel] bel]	LMN LMN	IR dr IR {ir	na, i nd}, i	#add #add	r r [,ne	xt Al	7 <i>P</i>]					
-------------	----------	---	---	---	--	--	---	---	--	---	--	---	--	--	--	---	--
Operands		0 ≤ dr 0 ≤ ne 0 ≤ ac	ma ≤ ∋xt Al ddr ≤	127 RP ≤ 6553	7 85												
Opcode							4.0		-	_	•	_			-		•
		15	<u>14</u> 0	<u>13</u> 0	12 0	<u>11</u> 1	<u>10</u> 0	9	<u>8</u> 1		6	5 Data	4 a Mei	morv	2 Addre	1 ess	\neg
	Direct:	<u> </u>	<u> </u>		<u> </u>			16	-Bit C	Consta	Int						
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Indirect	1	0	0	0	1	0	0	1	1		See	Sub	sectio	on 4.1	.2	
	muireot.							16	B-Bit C	Consta	Int						
		While (s (F (r MCS	rep src, a PFC) repea → F	eat co ddres + 1 t cou PFC	oun ssec > I intei	ter ≠ d by F PFC r) – 1	0): PFC) → I	→ epe	(dst, pat co	spec ounter	ified	by lo	wer	7 bits	s of d	ma)	
Description		The n indire memo data r data p any m DP fie When dress	nemo ctly a ory lo memo oage nemo eld in n usir , #aa	ory-ma addres ocatio ory ac point ry loc statu ng the <i>ldr</i> , is	app ssec n ac ddre er (l er (l satic us re s LN inc	ed re d data ddres ess a DP) c on on egiste /MR reme	egiste a mer sed I re se or the data er ST(instru nted	r po nory by th t to upp page 0. uctic afte	inted valu zero, er 9 t e zer on wit r eve	at by e is lo b-bit a rega bits of o to b th the ry me	the adec ddre rdles AR(e acc RP	lowe d with ss, a ss of ARP) cesse T inst y-ma	r 7 bi the c ddr. the c . Thi ed wi tructi ppec	its of conte The s urre s ins thou thou on, t	the c ents c 9 MS nt va tructi t moc he so	direct of the Bs o lue o on al lifying	tly or data f the f the lows g the e ad-
Words		2															
Cycles		Direc Indire	t: ct:	[lab [lab	bel] bel]		IR dr IR {ir	na, i nd}, i	#add #add	'r Ir [,ne	xt Al	7 <i>P</i>]					

Cycle Timings for a Single Instruction						
	PR	PDA	PSA	PE		
Source DARAM Destination MMR [‡]	2	2	2	2+2p _{code}		
Source SARAM Destination MMR [‡]	2	2	2 3†	2+2p _{code}	are constant and a second	

Cycle Timings for a Single Instruction (continued)								
	PR	PDA	PSA	PE				
Source Ext	2+p _{src}	2+p _{src}	2+p _{src}	3+p _{src} +2p _{code}				
Destination MMR [‡]								
Source DARAM	3+io _{dst}	3+io _{dst}	3+io _{dst}	5+2p _{code} +io _{dst}				
Destination MMPORT								
Source SARAM	3+io _{dst}	3+io _{dst}	3+io _{dst}	5+2p _{code} +io _{dst}				
Destination MMPORT			4†					
Source Ext	3+p _{src} +io _{dst}	3+p _{src} +io _{dst}	3+p _{src} +io _{dst}	6+p _{src} +2p _{code} +io _{dst}				
Destination MMPORT								
	Cycle Timings for a Repeat (RPT) Execution							
Source DARAM	2n	2n	2n	2n+2p _{code}				
Destination MMR [§]								
Source SARAM	2n	2n	2n	2n+2p _{code}				
Destination MMR [§]			2n+1†					
Source Ext	2n+nd _{src}	2n+nd _{src}	2n+nd _{src}	2n+1+nd _{src} +2p _{code}				
Destination MMR [§]								
Source DARAM	3n+nio _{dst}	3n+nio _{dst}	3n+nio _{dst}	3n+3+nio _{dst} +2p _{code}				
Destination MMPORT								
Source SARAM	3n+nio _{dst}	3n+nio _{dst}	3n+nio _{dst}	3n+3+nio _{dst} +2p _{code}				
Destination MMPORT			3n+1+nio _{dst} †					
Source Ext	4n-1+nd _{src} +	4n-1+nd _{src} +	4n-1+nd _{src} +	4n+2+nd _{src} +				
Destination MMPORT	nio _{dst}	nio _{dst}	nio _{dst}	nio _{dst} +2p _{code}				

[†] If the source operand and the code are in the same SARAM block.
[‡] Add one more cycle if peripheral memory mapped register access.
§ Add *n* more cycles if peripheral memory mapped register access.

Example 1	LMMR	DBMR,#300h			
			Before Instruction		After instruction
		Data Memory 300h	1376h	Data Memory 300h	1376h
		DBMR	5555h	DBMR	1376h
Example 2	LMMR	*,#300h,AR4	; $CBCR = 1Eh$		
			Before Instruction		After Instruction
		ARP	Before Instruction	ARO	After Instruction 4h
		ARP AR0	Before Instruction 0 31Eh	ARO AR0	After Instruction 4h 31Eh
		ARP AR0 Data Memory 300h	Before Instruction 0 31Eh 20h	ARO AR0 Data Memory 300h	After Instruction 4h 31Eh 20h

Syntax	Direct: Indirect:	[<i>label</i>] [<i>label</i>]	LPH LPH	dma {ind}	[,next	ARP						
Operands	0 ≤ dma ≤ ⁻ 0 ≤ next AF	127 RP ≤ 7										
Opcode												
-	15 14	13 12	11	10	9 8	7	6	5	4 3	2	1	
U		1 1	0	1	0 1	0		Data	мето	ry Addr	ess	
	15 14	13 12	11	10	98	7	6	5	<u>4 3</u>	2	1	0
Ind	lirect: 0 1	1 1	0	1	0 1	1		See	Subse	ction 4.	1.2	
Execution	(PC) + 1 <i>→</i> (dma) → F	 PC registe 	ər (31-	-16)								
Description	The P regis The low-ord	ster high der P re	n-orde gister	r bits bits a	are lo are una	aded v affecte	with th d.	e con	tents (of data	i men	nory.
	The LPH inster after inte	structior errupts a	n can b and su	be use Ibrou	ed for re tine ca	estorir IIs if a	ng the h utoma	nigh-c tic coi	order b ntext s	its of th ave is	ne P re not u	əgis- Ised.
Words	1											
Cycles	Direct: Indirect:	[label] [label]	LPH LPH	dma {ind}	[,next	ARP]						
			Cycl	e Tim	ings fo	or a Si	ngle Ins	struct	ion			
					PR		PDA	P	SA	PE		
	Operand [DARAM			1		1	1		1+p		
	Operand S	SARAM			1		1	1 2 [†]		1+p		
	Operand I	Ext			1+d		1+d	1+	d	2+d+	р	
		C	ycle T	iming	s for a	Repe	at (RPT) Exe	cution			
					PR		PDA	P	SA	PE		
	Operand I	DARAM			n		n	n		n+p		
	Operand \$	SARAM			n		n	n n-	⊦1†	n+p		
	Operand I	Ext			n+r	d	n+nd	n-	nd	n+1+	p+nd	
Example 1	[†] If the operan	nd and the 0	code a	are in ti 4)	ne same	SARA	M block.					

Example 2

LPH	*,AR6

·	Before Instruction		After Instruction
ARP	5	ARP	6
AR5	200h	AR5	200h
Data Memory		Data Memory	
200h	0F79Ch	200h	0F79Ch
Р	30079844h	Р	0F79C9844h

Syntax	Direct: [<i>label</i>] LST #n, dma Indirect: [<i>label</i>] LST #n, { <i>ind</i> } [, <i>next ARP</i>]
Operands	0 ≤ dma ≤ 127 n = 0,1 0 ≤ next ARP ≤ 7
Opcode	
	LST #0
Dir	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 pct: 0 0 0 1 1 1 0 0 Data Memory Address
Indir	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ect: 0 0 0 0 1 1 1 0 1 See Subsection 4.1.2
	LST #1
Dire	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 act: 0 0 0 1 1 1 0 Data Memory Address 0
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Indir	Image:
Execution	(PC) + 1 → PC (dma) → status register STn dma (bits 13–15) → ARP (regardless of n) Affects ARB, ARP, OV, OVM, DP, CNF, TC, SXM, C, HM, XF, and PM. Does not affect INTM.
Description	Status register STn is loaded with the addressed data memory value. Note that the INTM bit is unaffected by LST #0. In addition, the LST #0 instruction does not affect the ARB field in the ST1 register even though a new ARP is loaded. If a next ARP value is specified via the indirect addressing mode, the specified value is ignored. Instead, ARP is loaded with the value contained within the addressed data memory word.
	Note:
	When ST1 is loaded, the value loaded into ARB is also loaded into ARP.
	The LST instruction can be used for restoring the status registers after subrou- tine calls and interrupts.
Words	1

	Cycle Tim	inge for a Single						
PR PDA PSA PE								
Source DARAM	2	2	2	2+p _{code}				
Source SARAM	2	2	2 3†	2+p _{code}				
Source Ext	2+d _{src}	2+d _{src}	2+d _{src}	3+d _{src} +p _{code}				
······································	Cycle Timing	s for a Repeat (RPT) Execution					
	PR	PDA	PSA	PE				
Source DARAM	2n	2n	2n	2n+p _{code}				
Source SARAM	2n	2n	2n 2n+1†	2n+p _{code}				
Source Ext	2n+nd _{src}	2n+nd _{src}	2n+nd _{src}	2n+1+nd _{src} +p _{code}				

Direct: [*label*] LST #n, dma Indirect: [*label*] LST #n, {*ind*} [,*next ARP*]

[†] If the source operand and the code are in the same SARAM block.

Example 1MAR *, AR0LST #0,*, AR1; The data memory word addressed by the contents
; of auxiliary register AR0 is loaded into
; status register ST0, except for the INTM bit.
;Note that even though a next ARP value is
; specified, that value is ignored, and the
; old ARP is not loaded into the ARB.

Example 2	LST	#0,60h ;(1	DP = 0)		
			Before Instruction		After Instruction
		Data Memory		Data Memory	
		60h	2404h	60h	2404h
		STO	6E00h	ST0	2604h
		ST1	0580h	ST1	0580h

Example 3

Cycles

LST #0,*-,AR1

	Before Instruction		After Instruction
ARP	4	ARP	1
AR4	3FFh	AR4	3FEh
Data Memory 3FFh	0EE04h	Data Memory 3FFh	0EE04h
STO	0EE00h	ST0	0EE04h
ST1	0F780h	ST1	0F780h

Example 4	LST	#1,00h	;(DP = 6) Before Instruction		After Instruction
		Data Memory		Data Memory	
		300h	0E1BCh	300h	0E1BC
		ST0	0406h	ST0	E406
		ST1	09A0	ST1	0E1BCh

Syntax	C Iı)irect ndire	: ct:	[lai [lai	bel] bel]	LT LT	dma {ind}	[, <i>ne</i> >	d AR	1 P]							
Operands	0) ≤ dn) ≤ ne	na ≤ ext Al	127 RP <i>≤</i>	:7												
Opcode	Direct: [<u>15</u> 0	<u>14</u> 1	<u>13</u> 1	<u>12</u> 1	<u>11</u> 0	<u>10</u>	<u>9</u> 1	<u>8</u> 1	7	6	5 Data	4 a Me	<u>3</u> mory	2 Addr	<u> </u>	_0
	- L	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
I	ndirect:	0	1	1	1	0	0	1	1	1		See	Sub	secti	ion 4.	1.2	
Execution	() ((1	PC) + dma) f TRM (d (d	⊦ 1 - 1 = 0 Ima) Ima) ed by	→ P TRE ∵ - · → ·	°C GO TRE TRE M.	EG1 EG2											
Description	T ((ti a n c	TREG0 is loaded with the contents of the specified data memory address (dma). The LT instruction may be used to load TREG0 in preparation for multiplication. See the LTA, LTD, LTP, LTS, MPY, MPYA, MPYS, and MPYU instructions. If the TRM bit of the PMST register is 0, then TREG1 and TREG2 are also loaded to maintain compatibility with the 'C25. The TREGs are memory-mapped registers and may be read and written with any instruction that accesses data memory. Note that TREG1 is only 5 bits and TREG2 is only 4 bits.															
Words	1																
Cycles	C Ir)irect ndirec	: ct:	[/al [/al	bel] bel]	LT LT	dma {ind}	(, <i>ne</i> >	t AR	P]							
	F					Су	cie Tir	ning	s for	a Sin	igle ins	struc	tion				
	Ļ		<u> </u>	- 1 -				\perp	PR		PDA	F	PSA		PE		
	╞	Ope	rand	DAR	AM			_ <u> </u> _	1		1		 		1+p		
		Ope	rana	SAR	AM				1		1	2	2†		1+p		
	Ļ	Ope	rand	Ext				Ţ	1+d		1+d	<u> </u>	+d	Ţ	2+d+	р	
	Ļ				<u> </u>	ycie	Timing	js fo	r a R	epea	t (RPT)	Exe	eutio	on‡			
	Ļ		<u> </u>					⊥'	PR		PDA	╨	'SA		PE		
	┝	Ope	rand	DAH	AM			+'	n		n		1	+	n+p		
		Оре	rand	SAH.	АМ 				า		n	r	า า+1† 		n+p		
		Ope	rand	Ext				1	n+nd		n+nd	r	1+nd		n+1+	p+nd	

[†] If the operand and the code are in the same SARAM block.

LT	•	Lo	ad	Tŀ	٦E	G0

Example 1	LT	DAT24 ;(DP	= 8. TRM = 1). Before instruction		After instruction
		Data Memory 418h TREG0	62h 3h	Data Memory 418h TREG0	62h
Example 2	LT	*,AR3 ;(TR	M = 0)		
			Before Instruction		After Instruction
		ARP	2	ARP	3
		AR2	418h	AR2	418h
		Data Memory 418h	62h	Data Memory 418h	62h
		TREG0	3h	TREG0	62h
		TREG1	4h	TREG1	62h
		TREG2	5h	TREG2	62h

Syntax	Direct: Indirect:	[lab [lab)e/])e/]	LTA LTA	dma {ind}	[,ne	ext AR	1 P]						
Operands	0 ≤ dma 0 ≤ next	≤ 127 ARP ≤	7											
Opcode	15 14	13	12	11	10	9	8	7	6	54	4 3	2	1	٥
Dire	ct: 0 1	1	1	0	0	0	0	0		Data I	Memo	ry Addr	ess	Ď
Indire	15 14 ct: 0 1	<u>13</u>	<u>12</u> 1	11 0	<u>10</u> 0	9 0	8 0	7	6	5 4 See S	4 <u>3</u> Subsec	2 tion 4.	<u>1</u> 1.2	0
Execution	(PC) + 1 (dma) <i>→</i> (ACC) + Affected	→ PC TRE((shiftec by OVI) G0 d P M.	regis PM. ε	iter) -	→ A RM:	.CC affect	'0 e	V and	C.				
Description	TREG0 i (dma). TI bits, are a TRM bit the same TREG1 i	is loade he conto added t of the F e value is only !	ed enta to th PM: as 5 bi	with t s of th ne acc ST re TRE its an	the co repro cumul gister G0 to d TRI	onter duct lator is 0 mai EG2	nts of regist , with , then ntain is onl	the ter, s the r TR corr ly 4	specif shifted result le EG1 a patibil bits.	fied d as de eft in t nd TF ity wi	lata m fined the ac REG2 ith the	nemor by the cumul are lo 2 'C25.	y ado PM si lator. aded Note	Iress tatus If the with that
	The func	tion of f	the	: LTA i	instru	ctior	ı is in	clud	ed in t	he LT	D ins	tructio	n.	
Words	1													
Cycles	Direct: Indirect:	[lab [lab)e/])e/]	LTA LTA	dma {ind}	[,ηε	əxt AFi	ì P]						
				Сус	le Tin	nings	s for a	Sin	gle ins	tructi	on			
						F	۶R	F	PDA	PS	;A	PE		
	Operar	nd DARA	٩M				1		1	1		1+p		
	Operar	id SARA	۹W			1	ļ		1	1 2 [†]		1+p		
	Operar	nd Ext				1	l+d		1+d	1+	d	2+d+	p	
			С	ycle T	Γiming	js fo	r a Re	Repeat (RPT) Execution						
						F	R		PDA	PS	A	PE		
	Operar	nd DAR/	AM			r	1	T	n	n		n+p		

[†] If the operand and the code are in the same SARAM block.

n

n+nd

n

n+nd

n

n+1†

n+nd

n+p

n+1+p+nd

Operand SARAM

Operand Ext

Example 1	LTA DAT	6 ;(D	P = 6, PM = 0,	TRM = 1)		
			Before Instruction			After Instruction
	Data Men	iory		Data Memory	/	
	324h		62h	324h		62h
	TREG)	3h	TREG0		62h
	Р		0Fh	Р		OFh
	ACC	X	5h	ACC	0	14h
		C			C	
Example 2	LTA *,5	;(T	RM = 0)			
			Before Instruction			After Instruction
	ARP		4	ARP		5
	AR4		324h	AR4		324h
	Data Men	orv		Data Memory	,	
	324h		62h	324h		62h
	TREG)	3h	TREG0		62h
	TREG	I	4h	TREG1		62h
	TREG	2	5h	TREG2		62h
	Р		OFh	Р		OFh
	ACC		5h	ACC	្រា	 14h
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	C	L		c	

Syntax	Dire Indi	Direct: [label] LTD dma Indirect: [label] LTD {ind} [,next ARP]														
Operands	0 ≤ 0 ≤	dma ⊴ next A	: 127 \RP =	≤7												
Opcode																
Dire	15 x: 0	<u>5 14</u> 1	<u>13</u> 1	<u>12</u> 1	<u>11</u> 0	<u>10</u> 0	<u>9</u> 1	<u>8</u> 0	7	6	5 Data	4 a Me	3 morv	2 Addr	<u> </u>	0
	<u>ب</u> ۱۰	. 14	 10	10		10		 0	7		5	4	<u></u> 2	0		
Indire	t: 0	1	1	1	0	0	9	0	1	0	5 Se	4 ə Sul	bsect	z ion 4.	1.2	
Execution	(PC (dm (dm (AC	5) + 1 (a) → (a) → (C) + ((octed k	→ P TRE dma shifte by O\	C EG0 a + 1 ed P /M, I	regis [.] PM, a	ter) · Ind T	→ A RM;	ACC affed	cts C	and	ov.					
Description	TREG0 is loaded with the contents of the specified data memory address (dma). The contents of the P register, shifted as defined by the PM status bits, are added to the accumulator, and the result is placed in the accumulator. The contents of the specified data memory address are also copied to the next higher data memory address. If the TRM bit of the PMST register is 0, then TREG1 and TREG2 are also loaded to maintain compatibility with the 'C25. Note that TREG1 is only 5 bits and TREG2 is only 4 bits. This instruction is valid for all blocks of on-chip RAM configured as data memory. The data move function is continuous across the boundaries of contiguous blocks of memory but cannot be used with external data memory or memory-mapped registers. This function is described under the instruction															
Warda	cal	to that	of L	TA.												
words	1															
Cycles	Dire Indi	ect: rect:	[<i>la</i> [<i>la</i>	bel] bel]	LTD LTD	dma {ind	a } [, <i>n</i> e	əxt A	RP]							
					Сус	le Tir	ning	s for	a Sin	gle ir	nstruc	tion				
					P	R		PC	DA		PSA		$ \rightarrow$	PE		
		peranc									1			1+p		
		perail			'			'			3†			ιтμ		
	0	peranc	Ext		2.	+2d		2+	2d		2+20	1		5+2d	+p	

LTD

LTD

Cycle Timings for a Repeat (RPT) Execution											
	PR	PDA	PSA	PE							
Operand DARAM	n	n	n	n+p							
Operand SARAM	2n-2	2n-2	2n-2 2n+1†	2n-2+p							
Operand Ext	4n-2+2nd	4n-2+2nd	4n-2+2nd	4n+1+2nd+p							

[†] If the operand and the code are in the same SARAM block.

Example 1

DAT126 ; (DP = 7, PM = 0, TRM = 1).

After instruction

62h

		Before Instruction	
Data Memo 3FEh	ry	62h	Data Memory 3FEh
Data Memo 3FFh	ry	Oh	Data Memory 3FFh
TREG0		3h	TREG0
Р		OFh	Р
ACC	X c	5h	ACC

Eh	/	
lemory	/	
Fh		
EG0		
2		
CC	0	
	С	

	62h
	62h
	0Fh
	14h
6	

Example 2

*,AR3 ;(TRM = 0)

	Before Instruction		After Instruction
ARP	1	ARP	3
AR1	3FEh	AR1	3FEh
Data Memory 3FEh	62h	Data Memory 3FEh	62h
Data Memory 3FFh	Oh	Data Memory 3FFh	62h
TREG0	3h	TREG0	62h
TREG1	4h	TREG1	62h
TREG2	5h	TREG2	62h
Р	OFh	Р	0Fh
ACC X	5h	ACC 0 C	14h

Syntax	Direct: Indirect:	[<i>label</i>] [<i>label</i>]	LTP LTP	dma {ind}	[,next	ARF]						
Operands	0 ≤ dma ≤ 0 ≤ next Al	127 RP ≤ 7											
Opcode	15 14	13 12	11	10	9 8	3	7	6	5 4	4 3	2	1	_0
Dire	xt: 0 1	1 1	0	0	0 .		וי		Data	Memory	Addre)SS	
Indire	15 14 ct: 0 1	13 12 1 1	<u>11</u> 0	10 0	9 0	B	7 1	6	5 See	4 <u>3</u> Subsec	2 tion 4.	1 1.2	0
Execution Description	(PC) + 1 → (dma) → (shifted P i Affected by TREG0 is	→ PC TREG0 register) y PM and loaded y	→ A d TRM	ACC M. ne cor	ntents	of th	e a	ddres	sed c	lata me	əmory	loca	tion,
	and the pro of the prod PMST regi patibility wi	oduct re luct regis ster is 0, ith the 'C	gister ster is then 25. No	is sto contr TREC ote th	ored in olled b 1 and at TRE	the by the TRE G1 is	acc PN G2 s on	umula A stati are al ly 5 bi	ator. Us bit Iso loa ts and	The sh s. If the aded to d TREC	ift at the TRM o main G2 is o	he ou bit o tain c nly 4	Itput f the com- bits.
Words	1												
Cycles	Direct: Indirect:	[<i>label</i>] [<i>label</i>]	LTP LTP	dma {ind}	[,next	ARF	7						
			Сус	le Tim	ings f	or a S	Sing	le ins	tructi	on			
					PR		Ρ	DA	PS	A	PE		
	Operand	DARAM			1		1		1		1+p		
	Operand	SARAM			1		1		1 2 [†]		1+p		
	Operand	Ext			1+0	ł	1.	+d	1+	d	2+d+p	כ	
		C	ycle 1	Timing	s for a	Rep	eat	(RPT)	Exec	cution			

Operand DARAM

Operand SARAM

Operand Ext

PR

n

n

n+nd

PDA

n+nd

n

n

PSA

n

n

n+1†

n+nd

PE

n+p

n+p

n+1+p+nd

Example 1	LTP DAT	6 ;(DP =	6, PM = 0, TRM	1 = 1)		
			Before Instruction			After Instruction
	Data M	lemory		Data Memory		
	32	4h	62h	324h		62h
	TR	EG0	3h	TREG0		62h
	I	•	OFh	Р		OFh
	A	x x	5h	ACC	X	OFh
		С			С	
Example 2	LTP *,AF	5 ;(PM =	0, TRM = 0)			
			Before Instruction			After Instruction
	A	RP	2	ARP		5
	A	R2	324h	AR2		324h
	Data M	lemory		Data Memory		
	32	4h	62h	324h		62h
	TRI	EG0	3h	TREG0		62h
	TRI	G1	4h	TREG1		62h
	TRI	G2	5h	TREG2		62h
	1	>	OFh	Р		0Fh
	A	x IX	5h	ACC		OFh
					ا تنت	

Syntax		Direc Indire	t: ect:	[la. [la.	bel] bel]	LTS LTS	dma {ind	a } [, <i>n</i>	əxt A	RP]							
Operands		0 ≤ di 0 ≤ n	ma ≤ ext A	127 RP	: 7												
Opcode		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	1	1	1	0	1	0	0	0		Da	ata Me	mor	y Add	ress	
	Indirect:	15 0	<u>14</u> 1	13 1	12 1	11 0	<u>10</u> 1	9 0	8 0	7	6	5 Se	4 e Subs	3 secti	2 on 4.1	1 .2	0
Execution		(PC) (dma) ACC Affec	+ 1 →) → – (sh ted b	→ P [.] TRE iifted y PN	C :G0 P re 1, TF	əgiste RM, a	or) → nd O	∙ ac VM;	C affe	cts C)V an	d C.					
Description		TREC The c PM st accur TREC is onl	GO is conte tatus mulat G1 ar y 5 b	load nts o bits, or. If id TF its ar	ed w f the are the REG nd T	with the prod subtra TRM 2 to m REG	ne co luct re acted bit o nainta 2 is c	egis I fror I PN ain c only	its of ter, s n the IST i omp 4 bits	f the hifte acc is se atibi s.	addro d as o umula t to 0, lity wi	esse defin ator. , the th th	d dat ed by The ro value e 'C2	a m v the esul e is a 5. N	emor cont t is pla also lo ote th	y loc ents aced oade at TF	ation. of the in the d into REG1
Words		1															
Cycles		Direc Indire	t: oct:	[la [la	bel] bel]	LTS LTS	dma {ind	a } [, <i>n</i>	ext A	RP]							
						Сус	le Tir	ning	s for	a Si	ngle l	nstru	uction)			
									PR		PDA		PSA	Т	PE		
		Ope	erand	DAR	MA				1		1		1		1+p		
		Ор	ərand	SAR	AM				1		1		1 2 [†]		1+p		
		Оре	erand	Ext					1+d		1+d		1+d		2+d+	ŀр	
					С	ycle 1	limin	gs fo	or a F	Repe	at (RF	PT) E	xecut	ion			
									PR		PDA		PSA		PE		
		Ор	ərand	DAR	MAI				n		n		n		n+p		
		Оре	erand	SAR	AM				n		n		n n+1†	T	n+p		
		Ope	ərand	Ext					n+nd		n+nd		n+nd		n+1+	-p+nd	

 † If the operand and the code are in the same SARAM block.

LTS Load TREG0 and Subtract Previous Product

Example 1	LTS	DAT36	;(DP =	= 6, PM = 0, TRM Before Instruction	= 1)		After instruction
		Data Memo	ory		Data Memory	/	
		324h		62h	324h		62hj
		TREG0		3h	TREG0		62h
		Р		0Fh	Р		0Fh
		ACC	X	05h	ACC	0	0FFFFFFF6h
			С			С	
Example 2	LTS	*,AR2	;(TRM	= 0)			
				Before Instruction			After Instruction
		ARP		Before Instruction	ARP		After Instruction
		ARP AR1		Before Instruction 1 324h	ARP AR1		After Instruction 2 324h
		ARP AR1 324h		Before Instruction 1 324h 62h	ARP AR1 324h		After Instruction 2 324h 62h
		ARP AR1 324h TREG0		Before Instruction 1 324h 62h 3h	ARP AR1 324h TREG0		After Instruction 2 324h 62h 62h
		ARP AR1 324h TREG0 TREG1		Before Instruction 1 324h 62h 3h 4h	ARP AR1 324h TREG0 TREG1		After Instruction 2 324h 62h 62h 62h
		ARP AR1 324h TREG0 TREG1 TREG2		Before Instruction 1 324h 62h 3h 4h 5h	ARP AR1 324h TREG0 TREG1 TREG2		After Instruction 2 324h 62h 62h 62h 62h 62h
		ARP AR1 324h TREG0 TREG1 TREG2 P		Before Instruction 1 324h 62h 3h 4h 5h 0Fh	ARP AR1 324h TREG0 TREG1 TREG2 P		After Instruction 2 324h 62h 62h 62h 62h 62h 62h 62h 62h
		ARP AR1 324h TREG0 TREG1 TREG2 P ACC	X	Before Instruction 1 324h 62h 3h 4h 5h 0Fh 05h	ARP AR1 324h TREG0 TREG1 TREG2 P ACC	0	After Instruction 2 324h 62h 62h 62h 62h 62h 0Fh 0FFFFFF6h

Syntax		Direc Indire	t: ect:	[la [la	bel] bel]	MAC Mac	pi pi	ma, c ma, {	lma ind} [,next	ARP	l					
Operands		0 ≤ pi 0 ≤ di 0 ≤ ne	ma ≤ ma ≤ ext A	655 127 RP	35 ≤ 7					·							
Opcode																	
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
	Direct		0	1	0	0	0	1 16	0 S-Bit (L O Const	L ant	Dat	аме	mory	Addr	ess	
		15	14	13	12	11	10	0	8	7	6	5	А	3	2	1	
		1	0	1	0	0	0	1	0	1	T T	Se	e Sul	osecti	on 4.	1.2	<u> </u>
	Indirect							16	6-Bit C	Const	ant				40		
Execution		(PC) (PFC (pma)	+ 2) →) →	→ P MCS PFC	C S C	. 0:											
		Then (ACC) + (shifted P register) \rightarrow ACC, (dma) \rightarrow TREG0 (dma) \times (pma, addressed by PFC) \rightarrow P register, Modify AR(ARP) and ARP as specified (PFC) + 1 \rightarrow PFC (repeat counter) - 1 \rightarrow repeat counter. Else (ACC) + (shifted P register) \rightarrow ACC, (dma) \rightarrow TREG0 (dma) \times (pma, addressed by PFC) \rightarrow P register, Modify AR(ARP) and ARP as specified (MCS) \rightarrow PFC															
		Affect	ted b	y O∖	/M, ⁻	TRM,	and	d PM	affe	cts C	and	OV.					
Description		The M progr shifte	MAC am n d as	instro nemo defir	uctic ory v ned l	on mul alue (oy the	tipl spe PN	ies a ecified A stat	data l by p us bi	men oma). its, to	nory v It als the a	alue o ad Iccur	(spe ds th nula	ecifie e pre tor.	d by (aviou	dma) s pro	by a duct,
		The d on-ch on-ch is use etition	lata a nip or nip R ed in ⁻ n of t	and p off-o AM, t the d he in	rogra chip then irect istrue	am me memo the C addre ction.	əmo ory NF əssi	ory locat locat bit m ing m	cation ions. ust b ode,	ns on If the e set the d	the 'C e prog to on ma ca	25x n gram e. W anno	nay b 1 mei hen 1 t be 1	be an mory the N modif	y non is bl IAC i ied d	irese ock l nstru luring	rved, B0 of ction g rep-
		When tained possi sum- once	n the d in 1 ble t of-pr the I	MA(he P o acc oduc RPT	C ins FC i cess ts o pipe	structi is incr a ser perational line is	on em ries ons sta	is replanted of of becarted.	beate 1 by 0 berar ause	ed, th one c nds ir it be	e pro during n men ecome	gran its o nory. es a	n me opera . MA sing	emory ation C is le-cy	/ add . This usefi cle ir	iress s mai ul for nstrue	con- kes it long ction,

2

If the TRM bit of the PMST register is 0, then TREG1 and TREG2 are loaded with the same value as TREG0 to maintain compatibility with the 'C2x. Note that TREG1 and TREG2 are only 5-bit, and 4-bit long, respectively.

Words

Cycles

Direct: [label] MAC pma, dma Indirect: [label] MAC pma, {ind} [,next ARP]

Cycle Timings for a Single Instruction									
	PR	PDA	PSA	PE					
Operand1 DARAM/ROM	3	3	3	3+2p _{code}					
Operand2 DARAM									
Operand1 SARAM	3	3	3	3+2p _{code}					
Operand2 DARAM									
Operand1 Ext	3+p _{op1}	3+p _{op1}	3+p _{op1}	3+p _{op1} +2p _{code}					
Operand2 DARAM									
Operand1 DARAM/ROM	3	3	3	3+2p _{code}					
Operand2 SARAM									
Operand1 SARAM	3	3	3	3+2p _{code}					
Operand2 SARAM	4†	4†	4†	4+2p _{code} †					
Operand1 Ext	3+p _{op1}	3+p _{op1}	3+p _{op1}	3+p _{op1} +2p _{code}					
Operand2 SARAM									
Operand1 DARAM/ROM	3+d _{op2}	3+d _{op2}	3+d _{op2}	3+d _{op2} +2p _{code}					
Operand2 Ext									
Operand1 SARAM	3+d _{op2}	3+d _{op2}	3+d _{op2}	3+d _{op2} +2p _{code}					
Operand2 Ext									
Operand1 Ext	4+p _{op1} +d _{op2} +2p _{code}								
Operand2 Ext									
	Cycle Timing	s for a Repeat (Ri	PT) Execution						
	PR	PDA	PSA	PE					
Operand1 DARAM/ROM	n+2	n+2	n+2	n+2+2p _{code}					
Operand2 DARAM									
Operand1 SARAM	n+2	n+2	n+2	n+2+2p _{code}					
Operand2 DARAM									
Operand1 Ext	n+2+np _{op1}	n+2+np _{op1}	n+2+np _{op1}	n+2+np _{op1} +2p _{code}					
Operand2 DARAM									
Operand1 DARAM/ROM	n+2	n+2	n+2	n+2+2p _{code}					
Operand2 SARAM		1							

Cycle Timings for a Repeat (RPT) Execution (Continued)									
	PR	PDA	PSA	PE					
Operand1 SARAM	n+2	n+2	n+2	n+2+2p _{code}					
Operand2 SARAM	2n+2†	2n+2†	2n+2†	2n+2†					
Operand1 Ext	n+2+np _{op1}	n+2+np _{op1}	n+2+np _{op1}	n+2+np _{op1} +2p _{code}					
Operand2 SARAM									
Operand1 DARAM/ROM	n+2+nd _{op2}	n+2+nd _{op2}	n+2+nd _{op2}	n+2+nd _{op2} +2p _{code}					
Operand2 Ext									
Operand1 SARAM	n+2+nd _{op2}	n+2+nd _{op2}	n+2+nd _{op2}	n+2+nd _{op2} +2p _{code}					
Operand2 Ext									
Operand1 Ext	2n+2+np _{op1} +n	2n+2+np _{op1} +n	2n+2+np _{op1} +	2n+2+np _{op1} +nd _{op2} +					
Operand2 Ext	d _{op2}	d _{op2}	nd _{op2}	2p _{code}					

[†] If both operands are in the same SARAM block.

MAC 0FF00h, 02h; (DP = 6, PM = 0, CNF = 1)

		Before Instruction	
Data Memo 302h	ory	23h	
Program Mer	nory		Ρ
FF00h		4h	
TREG0		45h	
Р		458972h	
ACC	X	723EC41h	
	С		

ßh	Data Memory 302h	/
Ih	Program Memo FF00h	ory
sh	TREG0	
2h	Р	
h	ACC	0 c

After Instruction

23h
4h
23h
08Ch
76975B3h

Example 2

Example 1

MAC 0FF00h,*,AR5 ;(PM = 0, CNF = 1)

	Before Instruction		After Instruction
ARP	4	ARP	5
AR4	302h	AR4	302h
Data Memory 302h	23h	Data Memory 302h	23h
Program Memory		Program Memory	
FF00h	4h	FF00h	4h
TREG0	45h	TREG0	23h
Р	458972h	Р	8Ch
ACC X	723EC41h	ACC	0 76975B3h
C			C

Syntax	Direct: [/abe/] MACD pma, dma Indirect: [/abe/] MACD pma, {ind} [,next ARP]
Operands	0 ≤ pma ≤ 65535 0 ≤ dma ≤ 127 0 ≤ next ARP ≤ 7
Opcode	
	<u>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</u>
	Direct: Direct: Direct:
	16-Bit Constant
	<u>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</u>
	Indirect: 1 0 1 0 0 0 1 1 1 See Subsection 4.1.2
	16-Bit Constant
Execution	$\begin{array}{l} (PC) + 2 \rightarrow PC \\ (PFC) \rightarrow MCS \\ (pma) \rightarrow PFC \end{array}$ If (repeat counter) $\neq 0$: Then (ACC) + (shifted P register) \rightarrow ACC, (dma) \rightarrow TREG0 (dma) \times (pma, addressed by PFC) \rightarrow P register Modify AR(ARP) and ARP as specified, (PFC) + 1 \rightarrow PFC (dma) \rightarrow (dma) + 1 (repeat counter) - 1 \rightarrow repeat counter. Else (ACC) + (shifted P register) \rightarrow ACC, (dma) \rightarrow TREG0 (dma) \times (pma, addressed by PFC) \rightarrow P register (dma) \rightarrow (dma) + 1 Modify AR(ARP) and ARP as specified, (MCS) \rightarrow PFC
	Affected by OVM and PM; affects C and OV.
Description	The MACD instruction multiplies a data memory value (specified by dma) by a program memory value (specified by pma). It also adds the previous product, shifted as defined by the PM status bits to the accumulator. The data and pro- gram memory locations on the 'C5x may be any nonreserved, on-chip or off-chip memory locations. If the program memory is block B0 of on-chip RAM, then the CNF bit must be set to one. When MACD is used in the direct address- ing mode, the dma cannot be modified during repetition of the instruction. If MACD addresses one of the memory-mapped registers or external memory as a data memory location, the effect of the instruction will be that of a MAC instruction (see the DMOV instruction description).

If the TRM bit of the PMST register is 0, TREG1 and TREG2 are loaded with the same value as TREG0 to maintain compatibility with the 'C2x. Note that TREG1 and TREG2 are only 5 bits and 4 bits long, respectively.

MACD functions in the same manner as MAC, with the addition of data move for on-chip RAM blocks. Otherwise, the effects are the same as for MAC. This feature makes MACD useful for applications such as convolution and transversal filtering.

When the MACD instruction is repeated, the program memory address contained in the PFC is incremented by one during its operation. This permits accessing a series of operands in memory. When used with RPT, MACD becomes a single-cycle instruction once the RPT pipeline is started.

Words

Cycles

Direct: Indirect:

2

[label] MACD pma, dma [label] MACD pma, {ind} [,next ARP]

Cycle Timings for a Single Instruction									
	PR	PDA	PSA	PE					
Operand1 SARAM	3	3	3	3+2p _{code}					
Operand2 DARAM									
Operand1 DARAM/ROM	3	3	3	3+2p _{code}					
Operand2 DARAM									
Operand1 Ext	3+p _{op1}	3+p _{op1}	3+p _{op1}	3+p _{op1} +2p _{code}					
Operand2 DARAM									
Operand1 DARAM/ROM	3	3	3	3+2p _{code}					
Operand2 SARAM									
Operand1 SARAM	3	3	3	3+2p _{code}					
Operand2 SARAM			4‡	4+2p _{code} ‡					
			59						
Operand1 Ext	3+p _{op1}	3+p _{op1}	3+p _{op1}	3+p _{op1} +2p _{code}					
Operand2 SARAM									
Operand1 DARAM/ROM	3+d _{op2}	3+d _{op2}	3+d _{op2}	3+d _{op2} +2p _{code}					
Operand2 Ext [¶]									
Operand1 SARAM	3+d _{op2}	3+d _{op2}	3+d _{op2}	3+d _{op2} +2p _{code}					
Operand2 Ext [¶]									
Operand1 Ext	4+p _{op1} +d _{op2}	4+p _{op1} +d _{op2}	4+pop1+dop2	4+p _{op1} +d _{op2} +2p _{code}					
Operand2 Ext [¶]									
	Cycle Timings	for a Repeat (RP	T) Execution						
	PR	PDA	PSA	PE					
Operand1 DARAM/ROM	n+2	n+2	n+2	n+2+2p _{code}					
Operand2 DARAM									

Cycle Timings for a Repeat (RPT) Execution (Continued)									
PR PDA PSA PE									
Operand1 SARAM	n+2	n+2	n+2	n+2+2p _{code}					
Operand2 DARAM									
Operand1 Ext	n+2+np _{op1}	n+2+np _{op1}	n+2+np _{op1}	n+2+np _{op1} +2p _{code}					
Operand2 DARAM									
Operand1 DARAM/ROM	2n	2n	2n	2n+2p _{code}					
Operand2 SARAM			2n+2†						
Operand1 SARAM	2n	2n	2n	2n+2p _{code}					
Operand2 SARAM	3n‡	3n‡	2n+2†	3n‡					
			3n‡						
			3n+2 [§]						
Operand1 Ext	2n+np _{op1}	2n+np _{op1}	2n+np _{op1}	2n+np _{op1} +2p _{code}					
Operand2 SARAM			2n+2+np _{op1} †						
Operand1 DARAM/ROM	n+2+nd _{op2}	n+2+nd _{op2}	n+2+nd _{op2}	n+2+nd _{op2} +2p _{code}					
Operand2 Ext [¶]									
Operand1 SARAM	n+2+nd _{op2}	n+2+nd _{op2}	n+2+nd _{op2}	n+2+nd _{op2} +2p _{code}					
Operand2 Ext [¶]									
Operand1 Ext	2n+2+np _{op1} +n	2n+2+np _{op1} +n	2n+2+np _{op1} +n	2n+2+np _{op1} +nd _{op2} +					
Operand2 Ext [¶]	d _{op2}	d _{op2}	d _{op2}	2p _{code}					

[†] If operand2 and code are in the same SARAM block.

⁺ If both operands are in the same SARAM block.

[§] If both operands and code are in the same SARAM block.

[¶] Data move operation is not performed when operand2 is in external data memory.

Example 1

MACD 0FF00h, 08h; (DP = 6, PM = 0, CNF = 1).

After Instruction

	Before instruction		After Instruction
Data Memory 308h	23h	Data Memory 308h	23h
Data Memory 309h	18h	Data Memory 309h	23h
Program Memory FF00h	4h	Program Memory FF00h	4h
TREG0	45h	TREG0	23h
Р	458972h	Р	8Ch
ACC X	723EC41h	ACC 0	76975B3h

MACD	0FF00h,*,AR6	;(PM =	٥,	CF	=	1)
------	--------------	--------	----	----	---	----

	Before Instruction		After instruction
ARP	5	ARP	6
AR5	308h	AR5	308h
Data Memory 308h	23h	Data Memory 308h	23h
Data Memory 309h	18h	Data Memory 309h	23h
Program Memory FF00h	4h	Program Memory FF00h	4h
TREG0	45h	TREG0	23h
Р	458972h	Р	8Ch
ACC X	723EC41h	ACC 0 C	76975B3h

Note: The data move function for MACD can occur only within on-chip data memory RAM blocks.

Example 2

Syntax	Direct: [/abe/] MADD dma Indirect: [/abe/] MADD {ind]	[,next ARP]
Operands	0 ≤ dma ≤ 127 0 ≤ next ARP ≤ 7	
Opcode	irect: 1 0 1 0 1 0 1 1	7 6 5 4 3 2 1 0 0 Data Memory Address Data Memory Address<
In	15 14 13 12 11 10 9 8 irect: 1 0 1 0 1 0 1 1 1	7 6 5 4 3 2 1 0 1 See Subsection 4.1.2
Execution	$(PC) + 2 \rightarrow PC$ $(PFC) \rightarrow MCS$ $(BMAR) \rightarrow PFC$	
	Then (ACC) + (shifted P registe (dma) \rightarrow TREG0 (dma) × (pma, addressed by Modify AR(ARP) and ARP a (PFC) + 1 \rightarrow PFC (dma) \rightarrow (dma) + 1 (repeat counter) - 1 \rightarrow repe Else (ACC) + (shifted P register (dma) \rightarrow TREG0 (dma) \rightarrow (pma, addressed by (dma) \rightarrow (dma) + 1 Modify AR(ARP) and ARP a (MCS) \rightarrow PFC	$PFC) \rightarrow P$ register, as specified, at counter. $PFC) \rightarrow P$ register $PFC) \rightarrow P$ register as specified.
Description	Affected by OVM, TRM, and PM; aff The MADD instruction multiplies a da by a program memory value. The pro BMAR register; it is not specified by a dynamic addressing of coefficient ta shifted as defined by the PM status b and program memory locations on th or off-chip memory locations. If the RAM, then the CNF bit must be set to in direct addressing mode, the dma of instruction. If MADD addresses one of nal memory as a data memory locat a MADS instruction (see the DMOV MADD functions in the same manner	ects C and OV. ata memory value (specified by the dma) gram memory address is contained in the long immediate constant. This facilitates ables. In addition, the previous product, its, is added to the accumulator. The data e 'C5x may be any nonreserved, on-chip program memory is block B0 of on-chip one. When the MADD instruction is used annot be modified during repetition of the of the memory-mapped registers or exter- ion, the effect of the instruction is that of instruction description).
	MADD functions in the same manner for on-chip RAM blocks. Otherwise, t	as MADS, with the addition of <i>data move</i> ne effects are the same as for MADS. This

feature makes MADD useful for applications such as convolution and transversal filtering.

If the TRM bit of the PMST register is 0, TREG1 and TREG2 are loaded with the same value as TREG0 to maintain compatibility with the 'C2x. Note that TREG1 and TREG2 are only 5 bits and 4 bits long, respectively.

When the MADD instruction is repeated, the program memory address contained in the PFC is incremented by one during its operation. This enables accessing a series of operands in memory. When used with RPT, MADD becomes a single-cycle instruction, once the RPT pipeline is started.

Words

1

Direct:

Indirect:

Cycles

[label] MADD dma
[label] MADD {ind} [,next ARP]

Cycle Timings for a Single Instruction							
	PR	PDA	PSA	PE			
Operand1 DARAM/ROM	2	2	2	2+p _{code}			
Operand2 DARAM							
Operand1 SARAM	2	2	2	2+p _{code}			
Operand2 DARAM							
Operand1 Ext	2+p _{op1}	2+p _{op1}	2+p _{op1}	2+p _{op1} +p _{code}			
Operand2 DARAM							
Operand1 DARAM/ROM	2	2	2	2+p _{code}			
Operand2 SARAM							
Operand1 SARAM	2	2	2	2+p _{code}			
Operand2 SARAM			3‡	3+p _{code} ‡			
			49				
Operand1 Ext	2+p _{op1}	2+p _{op1}	2+p _{op1}	2+p _{op1} +p _{code}			
Operand2 SARAM							
Operand1 DARAM/ROM	2+d _{op2}	2+d _{op2}	2+d _{op2}	2+d _{op2} +p _{code}			
Operand2 Ext [¶]							
Operand1 SARAM	2+d _{op2}	2+d _{op2}	2+d _{op2}	2+d _{op2} +p _{code}			
Operand2 Ext [¶]							
Operand1 Ext	3+p _{op1} +d _{op2} +p _{code}						
Operand2 Ext [¶]							
	Cycle Timings	s for a Repeat (RF	PT) Execution				
	PR	PDA	PSA	PE			
Operand1 DARAM/ROM	n+1	n+1	n+1	n+1+p _{code}			
Operand2 DARAM							
Operand1 SARAM	n+1	n+1	n+1	n+1+p _{code}			
Operand2 DARAM							

Cycle Timings for a Repeat (RPT) Execution (Continued)										
PR PDA PSA PE										
Operand1 Ext	n+1+np _{op1}	n+1+np _{op1}	n+1+np _{op1}	n+1+np _{op1} +p _{code}						
Operand2 DARAM										
Operand1 DARAM/ROM	2n-1	2n-1	2n-1	2n-1+p _{code}						
Operand2 SARAM			2n+1†							
Operand1 SARAM	2n-1	2n1	2n-1	2n-1+p _{code}						
Operand2 SARAM	3n1‡	3n1‡	2n+1†	3n-1‡						
			3n–1‡							
			3n+1§							
Operand1 Ext	2n-1+np _{op1}	2n-1+np _{op1}	2n-1+np _{op1}	2n-1+np _{op1} +p _{code}						
Operand2 SARAM			2n+1+np _{op1} †							
Operand1 DARAM/ROM	n+1+nd _{op2}	n+1+nd _{op2}	n+1+nd _{op2}	n+1+nd _{op2} +p _{code}						
Operand2 Ext [¶]										
Operand1 SARAM	n+1+nd _{op2}	n+1+nd _{op2}	n+1+nd _{op2}	n+1+nd _{op2} +p _{code}						
Operand2 Ext [¶]										
Operand1 Ext	2n+1+np _{op1} +	2n+1+np _{op1} +	2n+1+np _{op1} +	2n+1+np _{op1} +nd _{op2} +						
Operand2 Ext [¶]	nd _{op2}	nd _{op2}	nd _{op2}	Pcode						

[†] If operand2 and code reside in same SARAM block.
[‡] If both operands reside in same SARAM block.

§ If both operands and code reside in same SARAM block.

MADD

[¶] Data move operation is not performed when operand2 is in external data memory.

Example 1

DAT7

; (DP = 6, PM = 0, CNF = 1)**Before Instruction**

After instruction

Data Memory 307h	8h	Data Memory 307h	8h
Data Memory 308h	9h	Data Memory 308h	8h
BMAR	0FF00h	BMAR	0FF00h
TREG0	4Eh	TREG0	8h
FF00h	2h	FF00h	2h
Р	458972h	Р	10h
ACC X	723EC41h	ACC 0	76975B3h

Exampl	e 2
--------	-----

MADD	*,3 ;(PM =	= 0, CNF = 1)		
		Before Instruction		After Instruction
	ARP	2	ARP	3
	AR2		AR2	
	Data Memory 307h	8h	Data Memory 307h	8h]
	Data Memory 308h	9h	Data Memory 308h	8h
	BMAR	0FF00h	BMAR	0FF00h
	TREG0	4Eh	TREG0	8h
	FF00h	2h	FF00h	2h
	Р	458972h	Р	10h
	ACC X	723EC41h	ACC 0 C	76975B3h

Note: The data move function for MADD can occur only within on-chip data memory RAM blocks.

Syntax		Dire Indi	oct: rect:	:		[lat [lat	oel] oel]	MAD MAD	S dr. S {i	na nd} [next	ARP]					
Operands		≥ 0 ≥ 0	dma next	a ≤ 12 t ARF	27 [°] ≤	7												
Opcode					_				_	_	_	-	_		-	-		-
	Direct:	15 1	<u>1</u>	<u>4 1</u>) 1	3	12 0	<u>11</u> 1	<u>10</u> 0	<u>9</u> 1	8	7	6	5 Dat	4 a Me	mory	2 Addr	1 ess	<u> </u>
		45		<u>л 1</u>		10	44	10	0	0	7		5				4	
	Indirect:		(<u> </u>	<u> </u>	0	1	0	1	0	1		See	Sub	sectio	 on 4.1	.2	Ĵ
Execution		(PC (PF (BM) + ⁻ C) - IAR)	$1 \rightarrow M$ $\rightarrow M$ $) \rightarrow$	PC CS PF	C C	· 0·											
		Then (ACC) + (shifted P register) \rightarrow ACC, (dma) \rightarrow TREG0 (dma) \times (pma, addressed by PFC) \rightarrow P register, Modify AR(ARP) and ARP as specified, (PFC) + 1 \rightarrow PFC (repeat counter) - 1 \rightarrow repeat counter. Else (ACC) + (shifted P register) \rightarrow ACC, (dma) \rightarrow TREG0 (dma) \times (pma, addressed by PFC) \rightarrow P register, Modify AR(ARP) and ARP as specified,																
		Affe	cted	d by (DVI	М, Т	RM	, and	PM;	affe	cts C	and	OV.					
Description		The a pr shif fied star	MA ogra ted a by t nt. T	ADS in am m as de he co his a	nsti em fine nte	ructi ory v ed by ents o vs fo	on r valu y the of th or dy	nultip e (spe e PM s e BM nami	lies a ecifie statu AR r c ad	a dat d by s bits egist dres	a me pma s, to t er, ra sing	emory). It al he ac ther t of coe	v valu so ad cum han t efficie	e (s) ds th ulato by a l ent ta	pecifi ne pre or. The ong i ables	ied by eviou: e <i>pm</i> a mme	y dm s pro <i>a</i> is s diate	a) by duct, peci- con-
		The on-o on-o dire inst	dat chip chip ct a ructi	a and or o RAN ddres ion.	l pro if-ci I, th ssir	ogra hip r nen t ng m	am m men the (node	nemo nory I CNF b , the	y loc ocat it mu dma	cations. List be can	ns on If th e set not b	the '(e pro to on e mo	C5x n gram e. Wi dified	nay b mei nen l l dur	be an mory MAD ing r	y non ' is bl S is u epetil	ock sed i tion c	rved, B0 of in the of the
		Whe tain pos sun inst	en tl ed i sible n-of- ruct	he M n the e to a ∙prod ion, c	AD Pf icco uct	S in FC is ess a s op e the	stru s inc a se erat e RF	ction creme ories d ions l PT pip	is re intec of op oeca oelin	peat l by c eran use e is s	ed, tl one d ds in this i starte	ne pro during men nstrue ed.	ograr g its o nory. ction	n me opera MAE beco	ation DS is DMes	y add . This usefr 3 a sir	Iress s mai ul for ngle-	con- kes it ' long cycle

If the TRM bit of the PMST register is 0, TREG1 and TREG2 are loaded with the same value as TREG0 to maintain compatibility with the 'C2x. Note that TREG1 and TREG2 are only 5 bits and 4 bits long, respectively.

Words

Cycles

Direct: Indirect:

1

[label] MADS dma [label] MADS {ind} [,next ARP]

Cycle Timings for a Single Instruction							
	PR	PDA	PSA	PE			
Operand1 DARAM/ROM Operand2 DARAM	2	2	2	2+p _{code}			
Operand1 SARAM Operand2 DARAM	2	2	2	2+p _{code}			
Operand1 Ext Operand2 DARAM	2+p _{op1}	2+p _{op1}	2+p _{op1}				
Operand1 DARAM/ROM Operand2 SARAM	2	2	2	2+p _{code}			
Operand 1 SARAM Operand2 SARAM	2 3†	2 3†	2 3†	2+p _{code} 3+p _{code} †			
Operand1 Ext Operand2 SARAM	2+p _{op1}	2+p _{op1}	2+p _{op1}	2+p _{op1} +p _{code}			
Operand1 DARAM/ROM Operand2 Ext	2+d _{op2}	2+d _{op2}	2+d _{op2}	2+d _{op2} +p _{code}			
Operand1 SARAM Operand2 Ext	2+d _{op2}	2+d _{op2}	2+d _{op2}	2+d _{op2} +p _{code}			
Operand1 Ext Operand2 Ext	3+p _{op1} +d _{op2} +p _{code}						
	Cycle Timing	s for a Repeat (Ri	PT) Execution				
	PR	PDA	PSA	PE			
Operand1 DARAM/ROM Operand2 DARAM	n+1	n+1	n+1	n+1+p _{code}			
Operand1 SARAM Operand2 DARAM	n+1	n+1	n+1	n+1+p _{code}			
Operand1 Ext Operand2 DARAM	n+1+np _{op1}	n+1+np _{op1}	n+1+np _{op1}	n+1+np _{op1} +p _{code}			
Operand1 DARAM/ROM Operand2 SARAM	n+1	n+1	n+1	n+1+p _{code}			

Cycle Timings for a Repeat (RPT) Execution (Continued)									
	PR	PDA	PSA	PE					
Operand1 SARAM	n+1	n+1	n+1	n+1+p _{code}					
Operand2 SARAM	2n+1†	2n+1†	2n+1†	2n+1 [†]					
Operand1 Ext	n+1+np _{op1}	n+1+np _{op1}	n+1+np _{op1}	n+1+np _{op1} +p _{code}					
Operand2 SARAM	-								
Operand1 DARAM/ROM	n+1+nd _{op2}	n+1+nd _{op2}	n+1+nd _{op2}	n+1+nd _{op2} +p _{code}					
Operand2 Ext									
Operand1 SARAM	n+1+nd _{op2}	n+1+nd _{op2}	n+1+ndop2	n+1+nd _{op2} +p _{code}					
Operand2 Ext									
Operand1 Ext	2n+1+np _{op1} +	2n+1+np _{op1} +	2n+1+np _{op1} +	2n+1+np _{op1} +nd _{op2} +					
Operand2 Ext	nd _{op2}	nd _{op2}	nd _{op2}	Pcode					

[†] If both operands are in the same SARAM block.

Example 1

MADS DAT12 ; (DP = 6, PM = 0, CNF = 1).

	Before Instruction		After Instruction
Data Memory		Data Memory	
30Ch	8h	30Ch	8h
BMAR	0FF00h	BMAR	0FF00h
TREG0	4Eh	TREG0	8h
Program Memory		Program Memo	ry
FF00h	2h	FF00h	2h
Р	458972h	Р	10h
ACC X	723EC41h	ACC	0 76975B3h
С			С

Example 2

MADS *, AR3 ; (PM = 0, CNF = 1)

	Before Instruction		After Instruction
ARP	2	ARP	3
AR2		AR2	30Ch
Data Memory		Data Memory	
30Ch	8h	30Ch	8h
BMAR	0FF00h	BMAR	0FF00h
TREG0	4Eh	TREG0	8h
Program Memory		Program Memory	
FF00h	2h	FF00h	2h
Р	458972h	Р	10h
ACC X	723EC41h	ACC [76975B3h
С		C	;

Syntax		Direct Indire	t: ct:	[lab [lab	oel] oel]	MAR MAR	dn {in	na d} [,n	ext /	4 <i>RP</i>]							
Operands	(0 ≤ ne	ext AF	RP ≤	7												
Opcode	Direct:	15 1	14 0	<u>13</u> 0	<u>12</u> 0	11 1	10 0	9 1	<u>8</u> 1	7	6	5 Dati	4 a Mei	3 mory	2 Addro	1 ess	_0
Ir	ndirect:	15 1	14 0	13 0	12 0	11 1	10 0	9 1	<u>8</u> 1	7	6	5 See	4 Subs	3 ectior	2 n 4.1.:	1 2	0
Execution		(PC) Modif a NOI Affect	+1 → ies AF P in di ed by	► PC RP, A irect	C AR(/ add X.	ARP) a dressi	as s ng r	pecif node	ied b	by the	indi	rect a	ddre	ssin	g field	d. Ac	ts as
Description		In the fied; h NDX I then t tain c and 4 and th ation ports instru *,4 pe	indire nowev bit of the he AR bits lo bits lo ne old that M indired ction L erform	ect ac er, n he Pl CR a tibilit ong, ARP IAR I ct ad _ARI s the	ddre o us MS and res res res fis c perf Idre P frc e sa	essing se is m T regis INDX ith the pective copied forms essing. com the ume fu	mo ade reg 'C2 ely. to t can AR 'C2 ncti	de, th of th is 0 a isters x. N MAR he AF also P car 25 ins on as	e au e me nd th s are ote t moc RB fie be p n als truct s LAF	ixiliar emory also hat T difies eld of erfori o be l ion se RP 4)	y reg kiliar mod REC the s med load et is s	gisters ng ref y regi ified in auxilia status status with a ed by a subs	s and eren ster (n the d TR ary re regis any in an L set of	the ced. (AF sam EG2 egiste ster (nstru ST ir f MAI	ARP Note (0) is e way are c ers or ST1. Inction hstruc R (that	are n that mod y to n only f the Any o that ction at is, l	nodi- if the ified, nain- 5 bits ARP, 5 per- sup- sup- . The MAR
Words		1															
Cycles		Direct Indire	:: ct:	[<i>lab</i> [<i>lab</i>	oel] oel]	MAR MAR	dn {in	na d} [,n	ext /	A <i>RP</i> J							
						Cycle	e Tir	nings	for	a Sing	gle li	nstruc	tion				
					DA		P:	5A 									
		1		<u> </u>	C	ycle Ti	min	gs fo	r a R	epeat	t (RP	T) Ex	ecuti	on			
		n		n			n			n+p							
Example 1	1	MAR	*, A / /	AR1 ARP ARB	;Lo	oad t E	he Befo	ARP v	with	1. on 0 7		ARP ARB			lfter ir	nstruc	tion

MAR

Example 2

*+,AR5 ; Increment current auxiliary register ;(AR1) and load ARP with 5. Before Instruction After Instruction After Instruction

AR1	34h	AR1	35h
ARP	1	ARP	5
ARB	0	ARP	1

Syntax		Direct Indirect Shor Long	et: ect: t Imm Imm	nedia Iedia	ite: te:	[lab [lab [lab [lab) 	MPY MPY MPY MPY	dma {ind #k #lk	} [, <i>n</i> e	əxt AF	7 <i>P</i>]					
Operands		0 ≤ d 0 ≤ n –409 –327	ma ≤ ext A 6 ≤ k 68 ≤	: 127 \RP ± : ≤ 40 lk ≤ :	≤ 7)95 3276	7											
Opcode																	
		Multi	ply da	ata va	lue ti	mes ⁻	TRE	G0									
	Divert	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
	Direct:	0	1	0	1	0	1	0	0	0		Dat	ia Me	mory	Addr	'ess	
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Indirect	0	1	0	1	0	1	0	0	1		See	e Sub	secti	on 4.	1.2	
		Multi	ply TF	REGO	by 1	3-bit i	imme	ediate)								
	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
	Snort:		1	0					13	B-Bit C	Consta	ant					
		Multi	ply TF	REGO	by lo	ng in		diate	0	7	e	5		2	2	4	0
			0	1	<u> </u>	1	1	 1	0	<u> </u>	0	0		0	0	0	
	Long:						·	16	S-Bit C	onsta	ant						
Execution		If ind	irect	or di	rect a	addre	əssir	ng:									
		(PC) (TRE	+ 1 G0)	→ P × (d	°C Ima)	→	P re	giste	ər								
		If sho	ort im	medi	iate v	/alue	spe	cifie	d:								
		(PC) (TRE	+ 1 G0)	→ F × k	°C → F	o reg	ister	r									
		If Ion	g imr	nedia	ate va	alue	spec	cified	l:								
		(PC) (TRE	+ 2 :G0)	→ P × lk	C →	P reç	giste	r									
Description		The dress medi- imme regar	conte sed da ate a ediate rdless	nts c ata m ddre: valu s of S	of the nemc ssing ue is SXM.	TRE ory lo g mul right	EG0 catic tiplie -justi	regis on. Tl es TF ified a	ster a he res REG0 and s	re mi sult is by a ign-e	ultiplie s plac signe extene	ed by ed in ed 13 ded b	y the the l 3-bit pefor	cont P reg cons e the	ents ister tant. mul	of th . Sho The tiplic:	e ad- rt im- short ation,
Words		1 2	(Dire (Lon	oct, ir g imi	ndireo medi	ct, or ate a	sho Iddre	ort im essin	media g)	ate a	ddres	ssing)				

Cycles

Direct: Indirect: [label] MPY dma [label] MPY {ind} [,next ARP]

Cycle Timings for a Single Instruction							
	PR	PDA	PSA	PE			
Operand DARAM	1	1	1	1+p			
Operand SARAM	1	1	1 2 [†]	1+p			
Operand Ext	1+d	1+d	1+d	2+d+p			
Cycle Timings	s for a Rep	eat (RPT)	Execution)			
	PR	PDA	PSA	PE			
Operand DARAM	n	n	n	n+p			
Operand SARAM	n	n	n n+1†	n+p			
Operand Ext	n+nd	n+nd	n+nd	n+1+p+nd			

[†] If the operand and the code are in the same SARAM block.

Short Immediate: [label] MPY #k

	Cycle Timings for a Single Instruction							
PR	PDA	PSA	PE					
1	1	1	1+p					
	Cycle Timings for a Repeat (RPT) Execution							
	Not Repeatable							

Long Immediate: [label] MPY #lk

Cycle Timings for a Single Instruction							
PR	PDA	PSA	PE				
2	2	2	2+2p				
	Cycle Timings for a Repeat (RPT) Execution						
	Not Repeatable						

Example 1

MPY DAT13 ; (DP = 8)

Before Instruction

After Instruction

Data Memory		Data Memory	
40Dh	7h	40Dh	7h
TREG0	6h	TREG0	6h
Р	36h	Р	2Ah

Example 2	MPY	*,AR2															
			Before Instruction		After instruction												
		ARP	1	ARP	2												
		AR1	40Dh	AR1	40Dh												
		Data Memory 40Dh	7h	Data Memory 40Dh	7h												
		TREG0	6h	TREG0	6h												
		Р	36h	Р	2Ah												
Example 3	MPY	#031h															
			Before instruction		After Instruction												
		TREG0	2h	TREG0	2h												
		Р	36h	Р	62h												
Example 4	MPY	#01234h															
			Before Instruction		After instruction												
		TREG0	2h	TREG0	2h												
		Р	36h	Р	2468h												
Syntax		Direct Indire	:: ct:	[lai [lai	bel] bel]	MPY MPY	'A di 'A {ii	ma nd} [next	ARI	9						
--------------------------	-----------	---	-----------------------------------	--	------------------------------------	--------------------------------	---------------------------------	------------------------------	------------------------------	-----------------------	-------------	----------	-----------	----------------	-----------	----------------	--------------
Operands		0 ≤ dr 0 ≤ ne	na ≤ ext Al	127 RP ≤	:7												
Opcode								•	-	_	•	_		-	-		
	Direct:	15	<u>14</u> 1	1 <u>3</u> 0	12	0	<u>10</u> 0	9	8	0	6	5 Dat	4 a Me	3 mory	2 Addr	1 BSS	
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Indirect:	0	1	0	1	0	0	0	0	1		See	Subs	ectior	n 4.1.	2	
Execution Description		(PC) - (ACC) (TREC Affect The c	+ 1 -) + (s G0 re ed by	→ P shifte egiste y OV nts o	C ed P er) > ′M a f TR	regis < (dm nd Pl EG0	ter) a) – Vi; af are r	→ A → P fects multi	CC regis C ai plied	iter nd O by ti	V. he co	ontent	s of t	he a	ddrea	ssed	data
		memo shifte	d as	catic defin	on. I ned b	ne re by the	sult i PM	s pla stati	us bi	in the ts, is	also	adde	r. The	e pre the a	accur	s pro nulat	duct, or.
Words		1															
Cycles		Direct Indire	:: ct:	[la. [la.	bel] bel]	MPY MPY	'A di 'A {ii	ma nd} [,next	ARI	7]						
						Сус	le Tir	ning	в for	a Sir	ngle I	nstruc	ction				
									PR		PDA		PSA		PE		
		Оре	erand	DAR	AM				1		1	-	1		1+p		
		Оре	erand	SAR	AM				1		1		1 2†		1+p		
		Оре	erand	Ext					1+d	Τ	1+d	-	1+d		2+d+	р	
					С	ycle 1	Timin	gs fo	or a R	epe	at (RF	PT) Ex	ecuti	ion			

Operand DARAM	n	n	n	n+p
Operand SARAM	n	n	n n+1†	n+p
Operand Ext	n+nd	n+nd	n+nd	n+1+p+nd

PR

PDA

PSA

PE

[†] If the operand and the code are in the same SARAM block.

Example 1	MPYA DAT13	;(DP = 6, PM =	= 0)			
		Before Ins	truction			After instruction
	Data Mer 30Df	nory	1	Data Memory 30Dh	/	7h
	TREG	0	6h	TREG0		6h
	Р		36h	Р		2Ah
	ACC		54h	ACC	0	8Ah
Example 2	MPYA *, AR4	(PM = 0)				
	•	Before Ins	struction			After Instruction
	ARP		3	ARP		4
	AB3					
	7410		30Dh	AR3		30Dh
	Data Mer 30Df	mory	30Dh 1 7h	AR3 Data Memory 30Dh	/	30Dh
	Data Mer 30Dr TREG	o	30Dh 1 7h 6h	AR3 Data Memory 30Dh TREG0	/	30Dh 7h 6h
	Data Mer 30Dr TREG P	0	30Dh 7h 6h 36h	AR3 Data Memory 30Dh TREG0 P	/	30Dh 7h 6h 2Ah
	Data Mer 30Dr TREG P ACC	nory	30Dh 7h 6h 36h 54h	AR3 Data Memon 30Dh TREG0 P ACC	(0	30Dh 7h 6h 2Ah 8Ah

Syntax	Direct: Indirect:	[<i>label</i>] [<i>label</i>]	MPYS MPYS	dma {ind}	[,next	ARF	7				
Operands	0 ≤ dma ₌ 0 ≤ next /	≤ 127 \RP ≤ 7									
Opcode											
	15 14	13 12	11	10 9	8	7	6	5 4	3 2	1 0	-
Dire	ct: 0 1	0 1	0	0 0	1	0		Data Mem	lory Addr	ess	l
	15 14	13 12	11	10 9	8	7	6	54	32	1 0	-
Indire	ct: 0 1	0 1	0	0 0	1	1	3	See Subse	ection 4.1	.2	J
Execution Description Words	(PC) + 1 (ACC) – ((TREG0) Affected to The conte memory to shifted as tor, and th 1	→ PC shifted P × (dma) by OVM a ents of TF ocation. T defined b ne result i	registe → P and PM EG0 a The res by the F s place	$er) \rightarrow$ register ; affec ure mult ult is p PM state ed in th	ACC er tis C ar tiplied laced i us bits le accu	nd O' by th n the , is a umula	V. ne contr P regi⊧ Iso sub ator.	ents of th ster. The tracted fr	e addre previou om the a	ssed data s product accumula	a.t,
Cycles	Direct:	[label]	MPYS	dma							
-	Indirect:	[label	MPYS	\$ {ind}	[,next	ARF	7				
		ana ana amin'ny sora amin'ny sora-daharan'ny sora-daharan'ny sora amin'ny sora amin'ny sora amin'ny sora amin'n	Cycle	Timin	as for	a Sin	ale ins	truction			٦
				T	PR		PDA	PSA	PE		┨
	Operand	d DARAM			1		1	1	1+p		┥
	Operand	d SARAM			1		1	1	1+p		1
								2†			
	Operano	d Ext			1+d		1+d	1+d	2+d+	р	1
		C	ycle Ti	mings	for a R	epea	it (RPT)	Executio	n		
					PR		PDA	PSA	PE		

n

n

[†] If the operand and the code are in the same SARAM block.

n+nd

n

n

n+nd

n

n

n+1†

n+nd

Operand DARAM

Operand SARAM

Operand Ext

n+p

n+p

n+1+p+nd

Example 1	MPYS	DAT13	;(DP	= 6, PM = 0)			
				Before Instruction			After Instruction
		Data Mem 30Dh	ory	7h	Data Memor 30Dh	y	7h
		TREG0	1	6h	TREG0		6h
		Р		36h	Р		2Ah
		ACC	X	54h	ACC	1	1Eh
Example 2	MPYS	*,AR5	; (PM	= 0)			
•		•		Before instruction			After Instruction
		ARP		4	ARP		5
		AR4		30Dh	AR4		30Dh
		Data Mem 30Dh	ory	7h	Data Memor 30Dh	y	7h
		TREGO	1	6h	TREG0		6h
		Р		36h	Р		2Ah
		ACC	X	54h	ACC	1	1Eh
			С			С	

Syntax	Direct: Indirect:	[lab [lab) 	MPYU MPYU	dma {ind} [,next	ARP]					
Operands	0 ≤ dma ≤ 0 ≤ next A	127 RP ≤ 7										
Opcode												
	15 14 Direct: 0 1	<u>13 12</u> 0 1	11	10	<u>98</u> 01	$\frac{7}{10}$	6	5 Data	4 Mom	$\frac{3}{2}$	1	<u> </u>
					<u> </u>		l	Dala				
	15 14	13 12	11	10	98	7	6	5	<u>4</u>	3 2	1	
		0 1		I	0 1			566	Subse	ction 4.1	.2	
Execution	(PC) + 1 - Unsigned	→ PC (TREG0)	×	unsigne	əd (dma	a) →	P reg	ister				
	Not affecte	d by SXM	1.									
Description	The unsign the addres multiplier a MSB of bo	ned contensed data r acts as a s th operan	nts ner sigi ids	of TRE nory loc ned 17 forced	G0 are cation. × 17-bi to zero.	multi The re it mul	iplied I esult is tiplier	by the place for th	e unsi ed in t nis ins	igned co he P reg struction	onten jister. 1, with	ts of The າ the
	The shifter the P regis should not	The shifter at the output of the P register will always invoke sign-extension on the P register when $PM = 3$ (right-shift by 6 mode). Therefore, this shift mode should not be used if unsigned products are desired.										
	The MPYL products, s uct.	J instructio such as wl	on i her	is partion multip	cularly lying tw	useful 10 32-	l for co bit nur	ompı nber	uting r s to yi	nultiple ield a 64	-preci 1-bit p	sion rod-
Words	1											
Cycles	Direct: Indirect:	[lab [lab	el] el]	MPYU MPYU	dma {ind} [,next	ARP]					
			Cy	cle Timi	ings for	a Sin	gle Ins	struc	tion			
					PR		PDA	P	SA	PE		
	Operand	DARAM			1		1	1		1+p		
	Operand	SARAM			1		1	1		1+p		
								2	t 			
	Operand	Ext			1+d		1+d	1	+d	2+d+	p	
		Су	cle	Timing	s for a l	Repea	t (RPT) Exe	cutio	n		
					PR		PDA	P	5a	PE		
	Operand	DARAM			n		n	n		n+p		
	Operand	SARAM			n		n	n n	+1†	n+p		
	Operand	Ext			n+nd		n+nd	n	+nd	n+1+	p+nd	

[†] If the operand and the code are in the same SARAM block.

Example 1	MPYU DAT16 ;(DF	? = 4)		
		Before Instruction		After instruction
	Data Memory 210h	OFFFFh	Data Memory 210h	OFFFFh
	TREG0	OFFFFh	TREG0	OFFFFh
	Р	1h	Р	0FFFE0001h
Example 2	MPYU *,AR6			
		Before Instruction		After Instruction
	ARP	5	ARP	6
	AR5	210h	AR5	210h
	Data Memory 210h	OFFFFh	Data Memory 210h	OFFFFh
	TDECO	OFFEED	TREGO	OFFFFh
	TREGU	UFFFFI	INEGO	

Syntax	[labəl] NEC	3											
Operands	None												
Opcode	15 14 1 0	<u>13 12</u> 1 1	<u>11</u> 1	10 : 1	<u>98</u> 10	7	6 0	5 0	4	<u>3</u> 0	2	1	0
Execution	(PC) + 1 → (ACC) × → Affected by	• PC 1 → A0 OVM; a	CC ffects	OV a	nd C.								
Description	The conten (twos comp OVM = 1, th 0, the result instruction to accumulate	ts of the lement). ne accun t is 8000 for all no or equals	accur The 0 nulato 0000h nzero zero.	mulato OV bi or cont n. The o value	or are t is se tents a carry es of t	replac t wher are rep bit C o the aco	ed wi takii blaceo on tho cumu	ith its ng th d with e 'C5 Ilator,	arith e NE n 7Ff x is r , and	nmet G of FFFF reset I is s	ic col 8000 FFh. to ze et to	mple 0000 If O ero by one	ment 0h. If VM = y this if the
Words	1												
Cycles	[<i>label</i>] NEC	9											
			Cycle	• Timi	ngs fo	r a Sin	gle Ir	nstruc	ction				
	PR	PDA 1		PSA	L	PE							
		 	/cle Ti	minas	for a	Repea	t (RP	T) Ex	ecut	on			
	n	n		n		n+p		.,					
Example 1	NEG ; (C	x = x ACC [] 0)	Before O	Instruc FFFFF2	tion 228h		ACC			After I	nstruc O[ction DD8h
Example 2	NEG ;(C	0 = 0 ACC		Before C	Instruc)80000	etion 200h		ACC			After I	nstrue 80000	ction 000h



Syntax	[<i>label</i>] NN	AI													
Operands	None														
Opcode	15 14 1 0	<u>13</u> 1	<u>12</u> 1	<u>11</u> 1	<u>10</u> 1	9 1	8 0	7 0	<u>6</u> 1	5 0	4	<u>3</u> 0	<u>2</u> 0	1 1	0
Execution	(PC) + 1 → 24h → P 1 → INTI	→ si C M	tack												
	Not affecte	əd by	/ INT	М.											
Description	This instru tor located maskable text save i 1	ictior d at 2 inter is no	n forc 24h. rupt. t per	es th The Inter form	ie pro instru rupts ed.	ograr uctio are	n cou n ha: glob;	unter s the ally d	to th san isabl	e nor ne aff led (Il	nmas iect a NTM	skabl as a =1).	e inte hard Auto	errup ware matic	t vec- non- con-
Cycles	[<i>label</i>] NN	// 1													
				Cycl	e Tim	ings	for a	i Sing	gle in	struc	tion				
	PR		PDA		PS	SA		PE							
	4		4		4			4+3	p†						
			Су	cle T	iming	s foi	' a Re	epeat	: (RP	T) Ex	ecuti	on			
						No	t Rep	eatal	ole						
	[†] The 'C5x po tinuity is ta	erform ken, tl	ns spe hese t	culativ wo in:	ve fetcl structio	ning b on wo	y read rds ar	ling tw e disc	o addi arded	tional i	instru	ction v	vords.	lfPCo	liscon-
Example	NMI ;(Cont: PC+1	rol is	is p push	asse ed o	d to nto	pro the	ogra sta	m me ck	mory	100	catio	on 24	4h a	nd

Syntax	[label] NOP											
Operands	None											
Opcode	15 14 1 1 0 (<u>3 12 1</u>) 0 ·	1 <u>10</u> 10	9 8 1	<u> </u>	<u>6</u> 0	5 0	<u>4</u> 0	<u>3</u> 0	<u>2</u> 0	1 0	0
Execution	(PC) + 1 →	PC										
Description	No operation The NOP in	on is per Instruction	formed n is use	. The ful to	NOP in create	nstru pipel	ctior line a	n aff and (ects exec	only cutio	' the n del	PC. ays.
Words	1											
Cycles	[label] NOP											
		C	ycle Tin	ings f	or a Sin	gle In	struc	tion				
	PR	PDA	PS	A	PE							
	1	1	1		1+p							
		Cycl	le Timing	is for a	n Repea	t (RP	T) Ex	ecuti	ion			
	n	n	n		n+p							
Example	NOP ; No	operati	on is j	perfo	cmed.							

Syntax	[label] NORM {ind}
Operands	None
Opcode	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 1 0 0 0 0 1 See Subsection 4.1.2
Execution	$\begin{array}{l} (PC) + 1 \rightarrow PC \\ \mbox{if (ACC)} = 0; \\ \mbox{Then TC} \rightarrow 1; \\ \mbox{Else, if (ACC(31))} \mbox{XOR (ACC(30))} = 0: \\ \mbox{Then TC} \rightarrow 0, \\ \mbox{(ACC)} \times 2 \rightarrow ACC \\ \mbox{Modify AR(ARP) as specified;} \\ \mbox{Else TC} \rightarrow 1. \\ \mbox{Affects TC.} \end{array}$
Description	The NORM instruction normalizes a signed number that is contained in the ac- cumulator. Normalizing a fixed-point number separates it into a mantissa and an exponent. This is done by finding the magnitude of the sign-extended num- ber. ACC bit 31 is exclusive-ORed with ACC bit 30 to determine if bit 30 is part of the magnitude or part of the sign extension. If they are the same, they are both sign bits, and the accumulator is left-shifted to eliminate the extra sign bit. The AR(ARP) is modified as specified to generate the magnitude of the expo- nent. It is assumed that AR(ARP) is initialized before normalization begins. The default modification of the AR(ARP) is an increment.
	Multiple executions of the NORM instruction may be required to completely normalize a 32-bit number in the accumulator. Although using NORM with RPT does not cause execution of NORM to fall out of the repeat loop automati- cally when the normalization is complete, no operation is performed for the re- mainder of the repeat loop. Note that NORM functions on both positive and negative 2s-complement numbers.
	The NORM Instruction executes the auxiliary register operation during the execution phase of the pipeline. Therefore, the auxiliary register used in the NORM instruction should not be used by an auxiliary register instruction in the next two instruction words immediately following the NORM instruction. The auxiliary register pointer (ARP) should not be modified by the next two words, as well.

Cycles	[label] NORM {ind}											
		Сус	le Timings	for a Sing	le Instruc	tion						
	PR	PDA	PSA	PE		******						
	1	1	1	1+p								
		Cycle	Fimings for	a Repeat	(RPT) Ex	ecutior	ו					
	PR	PDA	PSA	PE								
	n	n	n	n+p								
Example 1	NORM *-	F										
•			Before Instru	uction			After Instruction					
		ARP [2	ARP		2					
		AR2		00h	AR2		Q1h					
		ACC X	0FFFF	F001h	ACC	0	0FFFE002h					
		тс				тс						
Example 2	31-Bit Nor	malization:										
	MAR *, AR1 ; Use AR1 to store the exponent.											
		AR AR1, $\#0$	h ;Clea	r out ex	(ponent	count	er.					
	LOOP NO	CND LOOP,N	TC ; If T	C = 0, r	nagnitud	le not	found yet.					
Example 3	15-Bit Noi	malization:										
	MAR *, AR1	;Us	e AR1 to	store t	he expor	nent.						
		R1,#0Fh ;In	itialize	exponen	t counte	er.	(
	RPT #.	14 ;15 ;a	4-bit norm	onent a	on speci nd 16-bi	it man	(yielding tissa).					
	NORM *-	- ;NO	RM automa	tically	stops a	shifti	ng when first					
		;81 ;pe	gnificant rforming	NOPs fo	uae bit r the re	is ic emaind	ler of the					
		;re	peat loop	8								
	The methor	od in Example	2 is used t	to normal	ize a 32-l	bit nun	nber and yields a					
	5-bit expo	nent magnitud	de. The me	thod in E	xample 3	l is use	ed to normalize a					
		ber and yields	sa 4-bit mag	gnitude. It plo 2 mot	the nume	ber req	uires only a small					
	ample 3 m	ethod This is	hecause th	e loon in l	Tou may Example :	2 runs	only until normal-					
	ization is	complete. Exa	ample 3 alv	vavs exe	cutes all	15 cvc	les of the repeat					
	loop. Specifically, Example 2 is more efficient if the number requires three or											
	less shifts. If the number requires six or more shifts, Example 3 is more effi-											

Note:

The NORM instruction may be used without a specified operand. In that case, any comments on the same line as the instruction are interpreted as the operand. If the first character is an asterisk *, then the instruction is assembled as NORM * with no auxiliary register modification taking place upon execution. Therefore, TI recommends that you replace the NORM instructions with NORM *+ when you want the default increment modification.

Syntax		Direc Indire	et: ect:	[la [la	bel] bel]	OPL OPL	L [# <i>lk</i> ,] dma L [# <i>lk</i> ,] {ind} [,next ARP]										
Operands		0 ≤ d lk: 16 0 ≤ n	ma ≤ 6-bit c ext A	127 const RP ⊴	ant ⊊7												
Opcode																	
		OR I 15		R con 13	tents	s with o	data v 10	value 9	8	7	6	5	4	3	2	1	0
	Direct:	0	1	0	1	1	0	0	1	0	Ū	Dat	a Me	mory	Addr	ess	Ď
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Indirect:	0	1	0	1	1	0	0	1	1		See	e Sub	secti	on 4. ⁻	1.2	
		OR lo	ong in	nmedi	iate v	with da	ata va	alue									
			14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct: 0 1 0 1 1 1 0 1 0 Da						Dat	Data Memory Address									
								16	Bit C	Const	tant						
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Indirect	0	1	0	1	1	1	0	1	1		S	ee Su	Ibsec	tion 4	.1.2	
	munect.							16	Bit C	Const	ant						
Execution		lk un: (PC) <i>dma</i> lk spe (PC) <i>dma</i>	speci + 1 OR ecifie +2 - OR	fied: → P (DBI d: → P(lk →	C MR) C ► dr	→ (na	dma										
		Affec	ts TC).													
Description		If a long immediate constant is specified, it is ORed with the value at the speci- fied data memory address. If the constant is not specified, the second operand to the OR operation is the contents of the dynamic bit manipulation register (DBMR). The result of the operation is always written back into the data memory location specified. The contents of the accumulator are not affected. If the result of the OR operation is 0, then the TC bit is set to 1. Otherwise, the TC bit is set to 0.															
Words		1	(Lon	g imi	med	iate v	alue	not s	pec	ified))						
		2	(Lon	g imi	med	iate v	alue	spec	ifiec	I)							

Cycles

		Cycl	a Timings for a Single Instru
Indirect:	[label]	OPL	[#lk,] {ind} [,next ARP]
Direct:	[<i>label</i>]	OPL	[#lk,] dma

Cycle Timings for a Single Instruction											
	PR	PDA	PSA	PE							
Operand DARAM	1	1	1	1+p							
Operand SARAM	1	1	1 3†	1+p							
Operand Ext	2+2d	2+2d	2+2d	5+2d+p							
Cy	cle Timings fo	or a Repeat (R	PT) Execution)							
	PR	PDA	PSA	PE							
Operand DARAM	n	n	n	n+p							
Operand SARAM	2n-2	2n-2	2n–2 2n+1†	2n-2+p							
Operand Ext	4n-2+2nd	4n-2+2nd	4n-2+2nd	4n+1+2nd+p							

[†] If the operand and the code are in the same SARAM block.

Direct:	[label]	OPL	[#lk,] dma
Indirect:	[label]	OPL	[#lk,] {ind} [,next ARP]

C	Cycle Timings for a Single Instruction										
	PR	PDA	PSA	PE							
Operand DARAM	2	2	2	2+2p							
Operand SARAM	2	2	2	2+2p							
Operand Ext	3+2d	3+2d	3+2d	6+2d+2p							
Сус	Cycle Timings for a Repeat (RPT) Execution										
	PR	PDA	PSA	PE							
Operand DARAM	n+1	n+1	n+1	n+1+2p							
Operand SARAM	2n-1	2n–1	2n-1	2n-1+2p							
			2n+2†								
Operand Ext	4n-1+2nd	4n-1+2nd	4n-1+2nd	4n+2+2nd+2p							

[†] If the operand and the code reside in same SARAM block.

Example 1	OPL DAT10	; (DP=6) Before Instruction		After Instruction
	DBMR	0FFF0h	DBMR	0FFF0h
	Data Memory 30Ah	0001h	Data Memory 30Ah	0FFF1h
Example 2	OPL #0FFFh,DAT10	; (DP=6) Before Instruction		After Instruction
	Data Memory 30Ah	0001h	Data Memory 30Ah	OFFFh

Example 3	OPL	*,AR6			
			Before Instruction		After Instruction
		ARP	3	ARP	6
		AR3	300h	AR3	300h
		DBMR	0F0h	DBMR	0F0h
		Data Memory 300h	OFh	Data Memory 300h	OFFh
Example 4	OPL	#1111h,*,AR3			
			Before Instruction		After Instruction
		ARP	6	ARP	3
		AR6	306h	AR6	306h
		Data Memory 306h	0Eh	Data Memory 306h	111Fh

Syntax		Direc Indire Long	:t: ect: Imm	edia	te:	[lab [lab [lab) 	OR OR OR	dma {ind} #lk [,	[,nex shift]	t ARI	7					
Operands		0 ≤ d 0 ≤ n lk: 16 0 ≤ s	ma ≤ ext A S-bit c hift ≤	: 127 \RP	⊊7 ant												
Opcode																	
		OR a	ccum	ulato	r with	data	val u	Je									
	D'as at	15	14	13	12		10	9 9	8	7	6	5	4	3	2	1	
	Direct:	0	1	1	0	1	1	0	1	0		Dat	a Me	mory	Addr	ess	
		15	14	13	12	11	10) 9	8	7	6	5	4	3	2	1	0
	Indirect:	0	1	1	0	1	1	0	1	1		See	e Sul	osecti	on 4.	1.2	
		OR	with A	CC k	ong ir	nmec	diate	with	shift	_	_	_	_	-	_		
		15		13	12		10) 9	8		6	5	4	3	2	$\frac{1}{-+}$	
	Long:	<u> </u>	0	1	1	1	1	1	1	1	1	0	0		SH		
		16-Bit Constant															
		OR	with A	CC k	ong ir	nmec	diate	with	shift o	of 16							
		15	14	13	12	11	10) 9	8	7	6	5	4	3	2	1	
	Long:	1	0	1	1	1	1	1	0	1	0	0	0	0	0	1	
	-							1	6-Bit	Const	ant						
Execution		Direc	t or l	ndire	ot A	ddroi	eein	a.									
						uurea	55111	g.									
		(PC) (ACC (ACC	+ 1)(15-)(31-	→ P -0)) (-16))	OR (→	dma ACC	→ (31-	AC(-16)	C(15–	-0)							
		Imme	diate	ə Ado	dress	sing:	•	,									
		(PC) (ACC Not a	+ 2 C) Ol affect	→ P Rilk ed by	C × 2 ^s / SX	shift_ M.	→ A	ACC									
Description		The a cation cumu matte muia or if i the le a nor	accur n or v ulator er wh tor is mme east s nzerc	mulat vith a r. All I at the unat odiate signif o shif	tor is left- bit po e valu fecte ado icani t cou	ORe shifte bsitio ue of ed by fress t bits int.	ed w ed lo ns u the this ing of t	ith th ong i noc SXN inst is us the c	ne cor mmec cupie I stati ructio sed w perar	ntents diate v d by ti us bit un if di ith a s nd if i	of the value he da is. Th rect c shift c mmed	e ado . The ta op us, th or ind of zer diate	dress resu perar ne hi irect o. Zo add	sed d ult rer nd ard gh we addr eros ressi	ata m mains e zero ord of ressir are s ng is	iemo ; in th o-fille f the a ng is u hifted usec	ry lo- le ac- ld, no accu- used, used, d into I with
Words		1	(Dire	ect o	[,] indi	rect	add	ress	ing)								
		2	(Lor	ıg im	medi	iate a	addı	ressi	ng)								

Cycles

Direct:	[labəl]	OR	dma
Indirect:	[label]	OR	{ind} [,next ARP]

Cycle Timi	Cycle Timings for a Single Instruction											
	PR	PDA	PSA	PE								
Operand DARAM	1	1	1	1+p								
Operand SARAM	1	1	1 2 [†]	1+p								
Operand Ext	1+d	1+d	1+d	2+d+p								
Cycle Timings	s for a Rep	eat (RPT)	Execution)								
	PR	PDA	PSA	PE								
Operand DARAM	n	n	n	n+p								
Operand SARAM	n	n	n n+1	n+p								
Operand Ext	n+nd	n+nd	n+nd	n+1+p+nd								

[†] If the operand and the code are in the same SARAM block.

Long Immediate: [label] OR #lk [, shift]

Cycle Timings for a Single Instruction									
PR	PDA	PSA	PE						
2	2	2	2+2p						
	Cyc	e Timings fo	or a Repeat (RPT) Execution						
	Not Repeatable								

Example 1	OR	DAT8	;(DP	= 8)				
				Bef	ore instruction			After Instruction
		Data Mem 408h ACC	iory X C		0F000h 100002h	Data Memory 408h ACC	X c	0F000h
Example 2	OR	*,AR0						
				Bef	ore Instruction			After Instruction
		ARP			1	ARP		Q
		AR1			300h	AR1		300h
		Data Mem 300h	lory		1111h	Data Memory 300h	,	1111h
		ACC	X		222h	ACC	X	1333h
			C				C	



Syntax	[label] OF	RB														
Operands	None															
Opcode	15 14 1 0	<u>13</u> 1	<u>2 11</u> 1 1	<u>10</u> 1	<u>9</u> 1	8 0	7 0	6 0	5 0	4	<u>3</u> 0	2 0	1	0		
Execution	(PC) + 1 (ACC) O I	→ PC R (AC	CB) →	ACC												
Description	The conte tor buffer	nts of ti (ACCB	he acci). The	umula result	itor ar is pla	re Ol aced	Red \ I in th	with t le ac	he co cum	onter ulato	nts of r.	the a	accur	nula-		
Words	1															
Cycles	[label] OF	RB														
		Cycle Timings for a Single Instruction														
	PR	PC	A	P	SA	Т	PE									
	1	1		1			1+p									
			Cycle	Timin	gs foi	r a R	epea	t (RP	T) Ex	ecut	ion					
	n	n		n			n+p									
Example	ORB															
				Befor	e Inst	ructio	on			F		After I	nstrue	stion		
		ACC	C C	L	555	5555	5h		ACC	2	ง ก		55555	557h		
		ACCB			000	00002	2h	Þ	ССВ		Г		00000	002h		

Syntax		Direc Indire	t: oct:	[labe [labe	?/] ?/]	OUT OUT	dma {inc	a, F }, P	PA PA [,n	ext Al	9 <i>P</i>]						
Operands		0 ≤ di 0 ≤ ne 0 ≤ <i>F</i>	ma ≤ ext AF ⅔ ≤ 6	127 RP ≤ 7 5535	,												
Opcode																	
-		15	14	13 1	2	11	10	9	8	7	6	5	4	3	2	1	_0
	Direct	:	0	0	0	1	1	0	0	0		Data	a Me	mory	Addr	ess	
								16	-Bit (Consta	Int						
		15	14	13 1	2	11	10	9	8	7	6	5	4	3	2	1	
	Indirect	:	0	0	0	1	1	16		$\left[\begin{array}{c} 1 \\ \end{array} \right]$	nt	50	e Sul		ion 4.	1.2	
	$(PC) + 2 \rightarrow PC$ While (repeat counter) $\neq 0$ Port address \rightarrow address bus A15–A0 (dma) \rightarrow Data bus D15–D0 Port address + 1 \rightarrow Port address (repeat counter - 1) \rightarrow (repeat counter) (dma) \rightarrow (port address)																
Description		The C speci STRE write. tion 5	DUT ir fied I/ 5, R/W Note 5.1.1);	nstruc /O por 7, and that p the of	tio t. RE por	n write The T EADY t add er port	es a S line timir resse t add	16-b e go ngs a es 5 ress	oit va bes l are th 0h—5 ses a	lue fro ow to ne san iFh ar ire no	om a indic ne as re me t.	data ate a for a mory	mer an I/ n ex /-ma	nory O ao terna tppeo	locat ccess al dat d (se	tion t s, and a mei e sut	o the d the mory osec-
		RPT data r ented	can b nemc I after	e use ory to l/ each	d v O ac	with th space ccess.	ne O e. In t	UT i he r	instru epea	uction t mod	to w e, the	rite c port	ons add	ecuti ress	ve w (PA)	ords is inc	from rem-
Words		2															
Cycles		Direc Indire	t: ect:	[labe [labe	?] ?]	OUT OUT	dma {inc	a, F }, P.	₽A PA[,n	ext Al	٩ <i>P</i>]						

Cycle Timings for a Single Instruction												
	PR	PDA	PSA	PE								
Source DARAM	3+io _{dst}	3+io _{dst}	3+io _{dst}	5+io _{dst} +2p _{code}								
Source SARAM	3+io _{dst}	3+io _{dst}	3+io _{dst} 4+io _{dst} †	5+io _{dst} +2p _{code}								
Source Ext	3+d _{src} +io _{dst}	3+d _{src} +io _{dst}	3+d _{src} +io _{dst}	6+d _{src} +io _{dst} +2p _{code}								

Cycle Timings for a Repeat (RPT) Execution												
	PR	PDA	PSA	PE								
Source DARAM	3n+nio _{dst}	3n+nio _{dst}	3n+nio _{dst}	3n+3+nio _{dst} +2p _{code}								
Source SARAM	3n+nio _{dst}	3n+nio _{dst}	3n+nio _{dst} 3n+1+nio _{dst} †	3n+3+nio _{dst} +2p _{code}								
Source Ext	5n–2+nd _{src} +nio _{dst}	5n–2+nd _{src} +nio _{dst}	5n–2+nd _{src} + nio _{dst}	5n+1+nd _{src} +nio _{dst} + 2p _{code}								

[†] If the source operand and the code are in the same SARAM block.

Example 1	OUT	DAT0,PA7	;(DP = 4) Output data word stored in data memory ;location 200h to peripheral on port address 7.
Example 2	OUT	*,PA15	;Output data word referenced by current auxiliary ;register to peripheral on port address 15.

Syntax	[<i>label</i>]	PAC													
Operands	None														
Opcode	15 1	<u>14</u> 1 0	<u>3 12</u> 1 1	<u>11</u> 1	<u>10</u> 1	9 1	8 0	7 0	6 0	5 0	4 0	<u>3</u> 0	<u>2</u> 0	<u>1</u> 1	0
Execution	(PC) + (shifteo Affecte	1 → d P ree ed by F	PC gister) PM.	→ /	ACC										
Description	The co loaded	ontents I into ti	s of the	e P re	gistei lator.	r, shii	fted a	as sp	ecifie	əd by	the	PM క	status	s bits	, are
Words	1														
Cycles	[<i>label</i>]	PAC													
	[Сус	le Tin	nings	for a	a Sing	jie in	struc	tion				
	PR		PDA		PS	A		PE							
	1		1		1			1+p							
			C	ycle '	Timing	gs foi	r a R	epeat	(RP	l) Ex	ecuti	on			
	n		n		n			n+p							
Example	PAC	;(PM :	= 0)												
					Befor	e inst	ructio	on					After Ir	nstruc	tion
		I	р Г				144	4h]		P	(•	144h
		A	50 [x c			2	3h]		ACC				•	144h

Syntax	[label] POP										
Operands Opcode	None										
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 1 1 1 1 0 0 1 1 0 0 </th										
Execution	$(PC) + 1 \rightarrow PC$ $(TOS) \rightarrow ACC(15-0)$ $0 \rightarrow ACC(31-16)$ Pop stack one level										
Description	The contents of the top of the stack (TOS) are copied to the low accumulator, and the stack is popped after the contents are copied. The upper half of the accumulator is set to all zeros.										
	The hardware stack is last-in, first-out with eight locations. Any time a pop oc- curs, every stack value is copied to the next higher stack location, and the top value is removed from the stack. After a pop, the bottom two stack words will have the same value. Because each stack value is copied, if more than seven stack pops (POP, POPD, RETC, RETE, RETI, or RET instructions) occur be- fore any pushes occur, all levels of the stack contain the same value. No provi- sion exists to check stack underflow.										
Words	1										
Cycles	[label] POP										

Cycle Timings for a Single Instruction												
PR PDA PSA PE												
1	1	1	1+p									
	Cycle Timings for a Repeat (RPT) Execution											
n n n+p												

Example

POP

		Before Instruction			After Instruction
ACC	X	82h	ACC	X	45h
	С			С	
Stack		45h	Stack		16h
		16h			7h
		7h			33h
		33h			42h
		42h			56h
		56h			37h
		37h			61h
		61h			61h

POPD Pop Top of Stack to Data Memory

Syntax	Direct: Indirect:	[<i>label</i>] [<i>label</i>]	POPD POPD	dma {ind} [,nd	əxt ARI	7							
Operands	0 ≤ dma ≤ 0 ≤ next AF	127 RP ≤ 7											
Opcode	15 14 Direct: 1 0	<u>13 12</u> 0 0	<u>11 1</u> 1 (0 9) 1	8 7 0 0	6	5 4 Data Mer	32 nory Addre	<u>10</u> 955				
	15 14 Indirect: 1 0	13 12 0 0	<u>11 1</u> 1 (09 01	8 7 0 1	6	5 4 See Sub	3 2 section 4. ⁻	1 0 1.2				
Execution	$(PC) + 1 \rightarrow PC$ (TOS) \rightarrow dma POP stack one level												
Description	The value from the top of the stack is transferred into the data memory location specified by the instruction. The values are also popped in the lower seven lo- cations of the stack. The stack operation is described in the previous instruc- tion, POP. The lowest stack location remains unaffected. No provision exists to check stack underflow.												
Words	1												
Cycles	Direct: Indirect:	[<i>label</i>] [<i>label</i>]	POPD POPD	dma {ind} [,ne	əxt ARI	7							
			Cycle	Timings f	or a Sin	gle In	struction						
				PR	PD	A	PSA	PE					
	Operand	DARAM		1	1		1	1+p					
	Operand	SARAM		1	1		1 2†	1+p					
	Operand	Ext		2+d	2+0		2+d	4+d+p					
		C)	cle Tim	ings for a	a Repea	t (RP1) Execution	on					
				PR	PD	Α	PSA	PE					
	Operand	DARAM		n	n		n	n+p					
	Operand	SARAM		n	n		n n+2†	n+p					
	Operand	Ext		2n+nd	2n+	nd	2n+nd	2n+2+i	nd+p				

[†] If the operand and the code are in the same SARAM block.

Example 1	POPD	DAT10	;(DP	= 8)		
				Before Instruction		After instruction
		Data Mem	lory		Data Memory	
		40Ah		55h	40Ah	92h
		Stack		92h	Stack	72h
				72h		8h
				8h		44h
				44h		81h
				81h		75h
				75h		32h
				32h		0AAh
				0AAh		0AAh
Example 2	POPD	*+,AR1				
				Before Instruction		After Instruction
		ARP		0	ARP	1
		AR0		300h	AR0	301h
		Data Merr	ory		Data Memory	
		300h		55h	300h	92h
		Stack		92h	Stack	72h
				72h		8h
				8h		44h

44h

81h

75h

32h

0AAh

81h

75h

32h

0AAh

0AAh

Syntax		Direct: [<i>label</i>] F Indirect: [<i>label</i>] F			PSH PSH	ID di ID {i	ma nd} [,next	: ARF	7							
Operands		0 ≤ di 0 ≤ ne	ma ≤ ext A	: 127 \RP =	≤7												
Opcode																	
	Direct	15	14	13	12	<u></u>	10	9	8	$\frac{7}{10}$	6	<u>5</u>	4	3	2	1	
	Direct.		U I I U I I U U U Data memory Addre												855		
			14	13	12		10	9	8	7	6	5	4	3	2	1	
	Indirect:	0	1			0			0	1		See	Sub	section	on 4.1	1.2	
Execution		(dma) \rightarrow TOS (PC) + 1 \rightarrow PC Push all stack locations down one level.															
Description	The value from the data memory location specified by the instruction is trans- ferred to the top of the stack. The values are also pushed down in the lower seven locations of the stack, as described in the PUSH instruction. The lowest stack location is lost.																
Words		1															
Cycles		Direc Indire	t: ct:	[/a [/a	bel] bel]	PSH PSH	ID di ID {ii	ma nd} [,	,next	ARF	3						
						Сус	ie Tin	ning	s for :	a Sin	igle in:	struc	tion				
								'	PR	'	PDA		PSA	\perp	PE		
		Ope	ərand	DAH	IAM	-		<u> </u>	1		1	\perp	<u>.</u>	\perp	1+p		
		Ope	ərand	SAR	IAM			'	1		1		 -+		1+p		
								\perp				<u> </u>	21	\perp			
		Ope	ərand	Ext				Ľ	1+d		1+d	'	l+d		2+d+	<u>р</u>	
		Cycle Timings for a Repeat (RPT) Execution															
								'	PR		PDA	F	PSA		PE		
		Оре	ərand	DAP	₹ĀM				n		n	r	1		n+p		
		Ope	erand	SAP	AM				n	ſ	n	T r	1		n+p		

[†] If the operand and the code are in the same SARAM block.

n+nd

n+nd

Operand Ext

n+1+p+nd

n+1†

n+nd

Example 1

PSHD DAT127; (DP = 3)

Data Memory 1FFh

Stack

Refore instru	iction

65h

2h

33h 78h 99h 42h 50h 0h 0h

Data Memory 1FFh Stack

After Inst	ruction
	65h
	65h
	2h
	33h
	78h
	99h
	42h
	50h

0h

Example 2

PSHD *,AR1

	Before Instruction		After instruction
ARP	0	ARP	1
AR0	1FFh	AR0	1FFh
Data Memory		Data Memory	
1FFh	12h	1FFh	12h
Stack	2h	Stack	12h
	33h		2h
	78h		33h
	99h		78 h
	42h		99h
	50h		42h
	Oh		50h
	Oh		Oh

Syntax	[<i>label</i>] PU	SH											
Operands	None												
Opcode	<u>15 14</u> 1 0	<u>13 12</u> 1 1	<u>11</u> 1	<u>10 9</u> 1 1	<u>8</u> 0	7 0	<u>6</u> 0	<u>5</u> 1	<u>4</u> 1	<u>3</u> 1	<u>2</u> 1	1 0	0
Execution	(PC) + 1 - Push all sta ACC(15-0)	 PC ack location → TO 	tions d S	lown or	ne leve	el							
Description	The conter the hardwa is copied.	nts of the re stack	e lowe . The s	r half of stack is	f the a push	accun ed do	nulato own b	or ar	e coj e the	pied acc	onto umul	the t ator v	op of value
	The hardwa pushes (du structions) succeeding	are staci le to CA occur be push.	k is las LA, Ca fore a	st-in,firs ALL, C pop, the	st-out C, PS e first (with (HD, I data v	əight PUSI /alue	loca H, TF s wri ⁻	tions RAP, tten v	s. If n INTI will b	nore R, an e lost	than nd NM with	eight ⁄II in- each
Words	1												
Cycles	[label] PUS	SH											
			Cycle	Timing	s for	a Sin	gle In	struc	ction				
	PR	PDA		PSA		PE							
	1	1		1		1+p							
		C	ycle Ti	mings f	or a R	epea	t (RP	T) Ex	ecut	ion			
	n	n		n		n+p							
Example	PUSH												
-			E	Before In	structi	on					After i	nstru	ction
			X			7h		ACC	Σ	2 C			7h
	5	Stack	Г			2h	ę	Stack	Ĺ	, Г		·····	7h
			Ē			5h				Γ			2h
			Ē			3h				Ē			5h
			Ľ			0h				Ľ			3h
			Ē		1	2h							Oh
			Ļ		8	6h]				Ľ			12h
						4NJ Fh							86h

Syntax	[<i>label</i>]	RET	r[<i>D</i>]													
Operands	None															
Opcode																
	RET: 15 1	<u>14</u> 1	<u>13</u> 1	<u>12</u> 0	<u>11</u> 1	<u>10</u> 1	<u>9</u> 1	<u>8</u> 1	7 0	6 0	5 0	<u>4</u> 0	<u>3</u> 0	2 0	1 0	0
	RETD 15 1	: <u>14</u> 1	<u>13</u> 1	<u>12</u> 1	<u>11</u> 1	<u>10</u> 1	9 1	<u>8</u> 1	7 0	6 0	5 0	<u>4</u> 0	<u>3</u> 0	2 0	<u>1</u> 0	0
Execution	(TOS) Pop st	→ I tack o	PC one	level												
Description	The co stack i routine the RE turn, if	onten s the es. Tł ET ins the o	ts of n po ne tv struc dela	the t ppec vo or ction yed v	top si l one ne-we are f versi	tack re level ord in etche on is	egist RE struc d ar spec	er ar T is u tions d ex ified	e cop sed v s or c ecute with	oied i vith (ne to ed be the	nto tl CALA wo-w efore "D" s	he pro A, CA ord i the o uffix.	ograi ILL, a nstru exec	m cou Ind C Ictior Ution	unter C for follo of th	. The sub- wing le re-
Words	1															
Cycles	[<i>label</i>]	RET	Г													
					Cycle	e Timi	ngs	for a	Sing	le In	struc	tion				
	PR		F	PDA		PS	A		PE							
	4		4	4		4			4+3p	, †						
	Cycle Timings for a Repeat (RPT) Execution															
	Not Repeatable															
[†] The 'C5x performs speculative fetching by reading two additional instruction words. If P tinuity is taken, these two instruction words are discarded. [<i>label</i>] RETD						lfPCd	iscon-									

Cycle Timings for a Single Instruction						
PR	PDA	PSA	PE			
2	2	2	2+p			
	Cycle Timings for a Repeat (RPT) Execution					
Not Repeatable						

Example 1	RET				
			Before Instruction		After Instruction
		PC	96h	PC	37h
		Stack	37h	Stack	45h
			45h		75h
			75h		21h
			21h		3Fh
			3Fh		45h
			45h		6Eh
			6Eh		6Eh
			6Eh		6Eh

Example 2

RETD	
MAR	*,4
LACC	#1h

PC
ARP
ACC
Stack

Before Instruction			
9	6h		
	0		
	Oh		
3	7h		
4	5h		
7	5h		
2	1h		
3	Fh		
4	5h		
6	Eh		
6	Eh		

After	Instruct	ion

PC ARP ACC Stack

37h
4
01h
45h
75h
21h
3Fh
45h
6Eh
6Eh
6Eh

Syntax	[label] RETC [D] [cond1] [, cond2] [,]											
Operands	Conditions:	ACC=0 ACC<0 ACC<0 ACC≤0 ACC>0 ACC>0 C=0 C=1 OV=0 OV=1 BIO low TC=0 TC=1 Unconditior	nal	EQ NEQ LT LEQ GT GEQ NC C NOV OV BIO NTC TC UNC								
Opcode												
	RETC: <u>15 14 13 12</u> 1 1 1 0	<u>11 10</u> 1 1	987 TP†	6 5 4 ZLVC †	1 <u>3 2</u> ZLV	<u>1 0</u> C†						
	RETCD: <u>15 14 13 12</u> 1 1 1 1	<u>11 10</u> 1 1	987 TP†	6 5 4 ZLVC †	<u>3</u> 2	1 0 C †						
Execution	If (condition(s)) th (TOS) → PC Pop stack one Else, continue	en level.										
Description	A standard return, that not all combin structions or one tw ecuted before the with the "D" suffix. words following the tested.	RET, is exec ations of cor vo-word instr execution of If the delay RETCD ins	cuted if the s nditions are ruction follow f the return, ed instruction truction have	specified con meaningful. ving the RET if the delaye in is specifie e no effect or	nditions are r The two one C are fetche d version is id, the two ir in the conditio	net. Note -word in- d and ex- specified nstruction ons being						
Words	1											
Cycles	[label] RETC [con	nd1] [, cond2	2] [,]									
		Cycle Timir	igs for a Sing	gle Instructio	n							
			PR	PDA	PSA	PE						
	Conditions True		2	2	2	2+p						
	Condition False		2	2	2	2+p						
	Cycle Timings for a Repeat (RPT) Execution											

Not Repeatable

Cycle Timings for a Single Instruction										
	PR	PDA	PSA	PE						
Conditions True	4	4	4	4+3p [†]						
Condition False	2	2	2	2+p						
Cycle Timings for a Repeat (RPT) Execution										
Not Repeatable										

[label] RETCD [cond1] [, cond2] [,...]

[†] The 'C5x performs speculative fetching by reading two additional instruction words. If PC discontinuity is taken, these two instruction words are discarded.

Example 1

Example 2

RETC	GEQ, NOV	;A return, RET, is executed if the ;accummulator contents are positive and the ;OV bit is a zero.
RETCD MAR*, LARAR	C 4 3,#1h	;A return, RET, is executed if the carry ;bit is set. The two instructions following ;the return instruction are executed ;before the return is taken.

Syntax	[label] RET	Е												
Operands	None													
Opcode	15 14 1 0	<u>13 12</u> 1 1	<u>11</u> 1	<u>10</u> 1	<u>9</u> 1	8 0	7 0	6 0	5 1	<u>4</u> 1	<u>3</u> 1	2 0	1	0
Execution	(TOS) → F Pop stack c 0 → globa	C one leve I interru	el. Ipt en	able	(INT	M bi	t in S	T0)						
Description	The content stack is ther enable bit to description) a RETI inst	ts of the n poppe o 0 (INT n. RETE ruction.	top s d one M in is the	tack i e leve ST0) e equ	regis el. RI and ivale	ter al ETE a pops nt of	re cop autor s the s settin	pied i natica shade ng the	nto ti ally c ow re ə INT	he pr lears egiste FM bi	ogra s the er va t to 0	m co globa lues and	unter al inte (see exec	The rrupt RETI uting
Words	1													
Cycles	[label] RET	Έ												
			Cycl	e Tim	nings	for a	i Sinç	gle In:	struc	tion				
	PR	PDA		P	SA		PE							
	4	4		4			4+3	p†						
		Су	cle T	iming	js foi	' a Re	epeat	(RP1) Ex	ecuti	on			
					No	t Rep	eatab	ble						
	[†] The 'C5x per tinuity is take	forms spe on, these t	culativ two ins	ve fetcl structio	hing b on wo	y read rds ar	ing two e disca	o addit arded.	ionali	instruc	ction w	ords.	lfPCd	iscon-
Example	RETE													
				Befor	re ins	tructi	on				_	After I	nstruc	tion
		PC	l			9	<u>6h</u>		PC		Ľ			37h
	ST0 Stack					<u>xx6</u>	xh]		ST0		Ļ		X	x4xh
						3	7h]		Stack					45h]
			l I			4	5n) 5n)					-		750
			 				50 1b							21N
			ן ו			3	Fh							45h
						4	5h							6Eh

6Eh

6Eh

6Eh

6Eh

Syntax	[label] RE	TI																
Operands	None																	
Opcode	15 14	13 12	> 11	10	9	8	7	6	5	4	3	2	1	0				
	1 0	1 1	1	1	1	0	0	0	1	1	1	0	0	0				
Execution	(TOS) → Pop stack	PC one lev	el.															
Description	The contents of the top stack register are copied into the program counter. The RETI instruction also pops the values in the shadow registers (stored when an interrupt was taken) back into their corresponding strategic registers. The following registers are shadowed: ACC, ACCB, PREG, ST0, ST1, PMST, ARCR, INDX, TREG0, TREG1, and TREG2. The XF bit in status register ST1 is not saved or restored to/from the shadow registers during interrupt service routines.																	
Words	1																	
Cycles	[label] RE	TI																
			Сус	le Tim	nings	for a	a Sing	gle in	struc	tion								
	PR	PD	4	P	SA		PE											
	4	4		4			4+3	p†										
		C	ycle 1	Timing	is to	r a Ro	epeat	: (RP1) Exe	ecuti	on							
					No	t Rep	beatal	ole										
	[†] The 'C5x pe tinuity is tak	rforms sp en, these	eculati two in	ve fetcl structio	hing b on wo	y read rds ar	ling tw e disc	o addii arded.	ional i	nstruc	ction w	vords.	lfPCd	iscon-				
Example	RETI																	
				Befor	re ins	tructi	on				/	After I	nstruc	tion				
		PC		L		9	6h]		PC					37h				
		SIACK		L		3		;	Stack					45N				
				1		4	onj				1			/on				

75h 21h

3Fh

45h

6Eh

6Eh

21h

3Fh

45h

6Eh

6Eh 6Eh

Syntax	[label]	RO	L													
Operands	None															
Opcode	15 1	<u>14</u> 0	<u>13</u> 1	<u>12</u> 1	<u>11</u> 1	<u>10</u> 1	<u>9</u> 1	8 0	7 0	<u>6</u> 0	5 0	4	<u>3</u> 1	2 1	1 0	0
Execution	(PC) C → (ACC) (ACC)	+ 1 ACC (31)) (30–(→ F >(0) →))) -	PC C → A	CC(3	31–1)										
	Affect Not at	s C. ffecte	od by	/ SXI	М.											
Description	The ROL instruction rotates the accumulator left one bit. The MSB is shifted into the carry bit, and the value of the carry bit from before the execution of the instruction is shifted into the LSB.															
Words	1															
Cycles	[label]	RO	L													
					Сус	le Tin	ninge	for	a Sin	gle li	nstru	ction				
	PR			PDA		PS	SA		PE							
	1			1		1			1+p							
				C	ycle 1	<u>Fimin</u>	gs fo	r a R	epea	t (RP	T) Ex	ecut	ion			
	n			n		n			n+p							
Example	ROL		ACC	Б	តា	Befor		ructio	on 4bl		ACC	F	a ŕ	After I	nstru	ction
			,		บ C		5000	0120			,	L (- L C		5000L	
Syntax	[<i>label</i>]	ROL	3													
-------------	---	--	--	--	--	---	---	---	--	--	--	--	--	------------------------------------	---	
Operands	None															
Opcode	<u>15</u>	<u>14 1:</u> 0 1	<u>3 12</u> 1	<u>11</u> 1	<u>10</u> 1	9 1	<u>8</u> 0	7 0	6 0	5 0	<u>4</u> 1	<u>3</u> 0	<u>2</u> 1	1 0	0	
Execution	$(PC) + C \rightarrow A$ (ACCB) (ACCB) (ACCC) (ACC)	- 1 → ACCB (30-0 (31)) 30-0)) 31)) -	PC (0))) → → A(→ A → C	ACC CC(0) CC(3	B(31- 31–1)	-1)										
	Affects Not affe	C. ected	by SX	М.												
Description	The RC mulato bit. The position the acc tor buff	DLB in r (ACC e MSE n. The cumula fer shi	structi C) and b of the origin ator bu fts into	on ca accu e orig al va ffer, a the	iuses imula inal c lue o and th LSB p	a 65 tor b onte f the le MS positi	-bit r uffer nts i carr SB of on o	otatio (AC n the y bit f the f the	on. T CB) acc (C) s origin accu	he co are r umul hifts nal co umula	onter otate ator into onter ator.	nts of ed to shifts the L nts of	both the les into SB p the a	the a eft by the oosition	accu- v one carry on of nula-	
Words	1															
Cycles	[<i>label</i>]	ROLI	3													
				Cycl	e Tim	ings	for a	Sing	le In	struc	tion					
	PR		PDA		PS	A		PE								
	1		1		1			1+p								
			Су	cie T	iming	s for	a Re	peat	(RP1) Exe	ecuti	on				
	n		n		n			n+p								
Example	ROLB	AC AC	сс [Св	1 [c [Befor	e Inst 080 0FFFF	ructic 80800	on Bh	Ļ	ACC ACCB			After I	n struc 10101 FFFFF	tion 011h	

Syntax	[label] R	OR													
Operands	None														
Opcode	15 14 1 0	<u>13</u> 1	<u>12</u> 1	<u>11</u> 1	<u>10</u> 1	<u>9</u> 1	8 0	7 0	6 0	5 0	4 0	<u>3</u> 1	<u>2</u> 1	1 0	0
Execution	$\begin{array}{rcl} (PC) &+ 1 \\ C & \rightarrow & AC \\ (ACC(0)) \\ (ACC(31-) \end{array}$	→ P C(31) → C -1)) -	PC ; → A(CC(3	00)										
	Affects C Not affect	ed by	SXN	И.											
Description	The ROR into the ca instruction	instru arry bi n is sh	uctior t, and nifted	n rota d the I into	ates ti value the N	he ac ∋ of th ∕ISB.	cum ne ca	ulato Irry b	or rigi it froi	ht on m be	e bit. fore 1	. The the e	e LSE xecu	s is sh ition c	ifted of the
Words	1														
Cycles	[label] R	OR													
	[Cycl	e Tim	ings	for a	Sing	gle In	struc	tion				
	PR	F	PDA		PS	A		PE							
	1	1	1		1			1+p							
			Су	cle T	iming	is for	a Re	epeat	(RP	T) Ex	ecuti	on			
	n	r	1		n			n+p							
Example	ROR														
		ACC)))	Before	e Instr 0B000	uctio 01235	n ih	,	ACC			After I	nstruc 580009	tion 1Ah

Syntax	[label]	RO	RB													
Operands	None															
Opcode	15 1	<u>14</u> 0	<u>13</u> 1	<u>12</u> 1	<u>11</u> 1	<u>10</u> 1	9 1	8 0	7 0	6 0	5 0	<u>4</u> 1	<u>3</u> 0	2 1	1 0	0
Execution	(PC) C → (ACC) (ACC) (ACC) (ACC)	+ 1 ACC (31–1 (0)) B(31- B(0))	→ F (31))) - → A -1)) →	PC → A(\CCE → / C	CC (3 3(31) ACC	80–0) B(30-	-0)									
	Affect Not af	s C. ífecte	d by	SXN	И.											
Description	The R mulate bit. Th carry p of the shifts	ORB or (A ne LS positi accu into t	inst CC) B of on. 1 umul he N	ructio and a the The o ator, ISB	on ca accu origin rigin and posit	auses mulat nal co al val the L ion o	a 65 tor bu onter ue of .SB o f the	-bit r uffer its in the c of the accu	otatio (ACC the carry e orig umula	on. T CB) a accu bit (C ginal ator l	he co are ro imula C) shi cont buffe	onter otateo ator k ifts in ents r.	nts of d to th ouffer to the of th	both he riç shif e MS e ac	the a ght by ts int B pos cumu	accu- o one o the sition ilator
Words	1															
Cycles	[<i>label</i>]	RO	RB													
	[Сус	le Tin	nings	for a	a Sin	gle Ir	nstru	ction				
	PR		I	PDA		PS	A		PE							
	1			1		1			1+p							
				Су	cle T	'iming	js foi	r a Ro	epea	t (RP	T) Ex	ecut	ion			
	n			1		n			n+p							
Example	RORB															
				_		Befor	e Inst	ructio	n			-	- /	After I	nstru	tion
			ACC				080	80808	Bh		ACC		บ L	0	84040	404h
			ACCE		ו		OFFFF	FFFE	Eh	ļ	ССВ	-	Г	7	FFFF	FFh

Syntax	Direct: Indirect: Short Immediate: Long Immediate:) 	RPT RPT RPT RPT	dma {ind} #k #lk	[,ne.	xt AR	P]					
Operands	0 ≤ d 0 ≤ n 0 ≤ k 0 ≤ ll	lma ≤ lext A < ≤ 25 < ≤ 65	127 RP	7												
Opcode																
	Repe	at nex	t insti 13	ructio	n 11	10	9	8	7	6	5	4	3	2	1	_0
Direct	0	0	0	0	1	0	1	1	0		Dat	a Mei	mory	Addro	əss	
Indiront	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
indirect		0	U	0	1	0	•			l	50	e Sub	secti	on 4.	1.2	
	Rep	eat ne	xt ins	truction	on sp	ecifi	ed by	long	imme	diate	_		-			•
	15	14	<u>13</u>	12	11	10	9			<u>6</u>	5	4	3	2		
Long	᠄┝─┶	0					16	B-Bit C	l	ant	0	0	0	[
	Ren	eat ne	vt ine	tructi	on sr	ocifi	ed by	short	imm	odiato						
	15	14	13	12	11	10	9 eu by	8	7	6	5	4	3	2	1	0
Short	1	0	1	1	1	0	1	1			8-	Bit Co	onsta	nt		
Execution	Direc (PC) (dma Shor (PC) k → Long (PC) lk →	et or li + 1 - i) → t Imm + 1 - RPT i Imm + 2 - RP1	ndire → P(RPT ediat → P(C ediat → P(TC	ct Ac C C te Ac C e Ad C	ldres Idres dres	ssing ssing	g: ;:									
Description	The tion i tion i addre addre wher be sa struct loop HOL	repea f direce ediate essing re <i>n</i> is aved of tions in res D/HO	t cou ct or add g is u one r during and a spons LDA	inter indir ressi used more g a c are n se to are o	(RP ect a ng is thar thar onte ot in an o deas	TC) addro s use s ins the xt sv terru exte sert	is loa essin ed, or struct initia vitch, uptible rnal ed.Th	ided g is u a 16 ion fo l valu repe e. Ho HOLI ne RF	with t used, bliowi blowi e of t eat loo weve D sig PTC i	he ad an 8 mmec ing th he RF ops ar or, the nal. T is set	ldres bit i liate e RI PTC. re re proo he e to ze	ssed mme value PT is Sinc garde cesso execu ero o	data diate e if lo repo e the ed as or ca ution n a c	men valu ong ir eatec RP1 s mul n hal resta devic	nory I ue if s nme 1 <i>n</i> til ΓC ca Iticyc It a re arts ν e res	loca- short diate mes, nnot le in- epeat when et.

RPT is especially useful for block moves, multiply-accumulates, normalization, and other functions. The repeat instruction itself is not repeatable.

Words

1 (Direct, indirect, or short immediate addressing)

2 (Long immediate addressing)

Cycles

Direct: [label] RPT dma Indirect: [label] RPT {ind} [,next ARP]

Cycle Timings for a Single Instruction												
	PR	PDA	PSA	PE								
Operand DARAM	1	1	1	1+p								
Operand SARAM	1	1	1 2 [†]	1+p								
Operand Ext	1+d	1+d	1+d	2+d+p								
Cycle Timing	s for a Re	peat (RPT)) Executio	n								
	Not Rep	eatable										

[†] If the operand and the code are in the same SARAM block.

Short Immediate: [label] RPT #k

	Cy	cle Timings f	for a Single Instruction										
PR	PR PDA PSA PE												
1	1	1	1+p										
	Cycle	Timings for	a Repeat (RPT) Execution										
	Not Repeatable												

Long Immediate: [label] RPT #lk

	Cycle Timings for a Single Instruction											
PR	PR PDA PSA PE											
2	2	2	2+2p									
	Сус	le Timings f	or a Repeat (RPT) Execution									
	Not Repeatable											

Example 1

RPT DAT127; (DP = 31)

	Before Instruction		After Instruction
Data Memory		Data Memory	
0FFFh	0Ch	0FFFh	0Ch
RPTC	0h	RPTC	0Ch

Example 2	RPT	*,AR1			
			Before Instruction		After Instruction
		ARP	0	ARP	[1]
		AR0	300h	AR0	
		Data Memory	D	ata Memory	
		300h	UFFFh	300h	06666
		RPTC	Oh	RPTC	OFFFh
Example 3	RPT	#1 ;Repeat ne	ext instruction 2 t	imes.	
			Before Instruction		After Instruction
		RPTC	Oh	RPTC	1h
Example 4	RPT	#1111h ;Repea	t next instruction	4370 times.	
			Before instruction		After Instruction
		RPTC	Oh	RPTC	1111h

Syntax	[label] RP	TB pma											
Operands	0≤pma ≤	65535											
Opcode	15 14	13 12 1	1 10	٩	8	7	6	5	Δ	3	2	1	0
		<u>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </u>	<u>1 10</u> 1 1	 1	0	1	1	0	0	0	<u> </u>	1	
	Long:			1	6-Bit	Con	stant						
Execution	$\begin{array}{rcl} 1 & \rightarrow & BRA \\ PC+2 & \rightarrow & I \\ pma & \rightarrow & F \end{array}$	NF PASR PAER											
Description	The RPTB of times spe without any of an RPTB pointers PA block-repea vated by c (BRCR) + 1 The RPTB nested unle and restore struction re	instruction ecified by the penalty for instruction ASR and Protection ASR and Protection ASR and Protection at-active states learing the learing the set of the BRG and the brock movement of and the brock movement of the block movement of the	allows ne mem or loopin AER are atus bit BRAF is intern CR, PAB block rep (RPT, I	a bloc ory-m ig. Th the R e loac (BRA bit. T ruptib ER, ai peat a RPTZ	ck of nappe le BR PTB ded w F) is s The n le. H4 nd PA active () can at le a	instr ed bld ICR I is ex vith F set to umb owev flag I be i	uctio oock ru ecute 2C+2 o one ver, F regis (BR/ nclue	ns to epea be k ed, th and . Blo f loo RPTE ters : AF) is ded a	be i t cou bade he sta pma ck re p iter b inst are a s proj as pa	repea intre d be art an a, res peat ration arructi pppro perly art of	ated ogiste fore ad en spect can i ons is opriat set. RPT	a nui er (BF exec d ado ively. be de give canne cely s Singl B blo	mber RCR) ution lress The acti- n by ot be aved e-in- ocks.
Words	2												
Cycles	[label] RP	r B pma											
		С	ycle Tin	nings	for a	Sing	le Ins	struc	tion				
	PR	PDA	PSA		PE								
	2	2	2		2+2	2p							
		Cycl	e Timing	gs for	a Re	peat	(RPT) Ex(ecuti	on			
					Пере								
Example	end_block	SPLK RPTB LACC ADD SACL	#itera end_bl DAT1 DAT2 DAT1	tion: ock -	s_min - 1	nus_	1,BR	CR;	init	ial:	ize :	BRCR	

Syntax	Long In	nmed	iate:	[4	label] RP	TZ #	ŧlk								
Operands	0 ≤ lk ≤	655	535													
Opcode																
	15 1	<u>14</u> 0	<u>13</u> 1	<u>12</u> 1	<u>11</u> 1	<u>10</u> 1	9 1	8 0 16-Bit	7 1 t Cor	6 1 Istant	5 0	<u>4</u> 0	3 0	2 1	1 0	0
Execution	$\begin{array}{ccc} 0 \rightarrow & \not \\ 0 \rightarrow & P \\ (PC) + & \\ lk \rightarrow & F \end{array}$	ACC REG 1 → RPTC	PC													
Description	The RP the insti to the fo	TZ in ructio ollowi	struc n fol ng ir	ction Iowir nstru	cleai ng the ction	rs the e RP seq	acc TZ n uenc	umul time ce:	lator s, wł	and nere	prod n = ll	uct re k+1.	egist RPT	er an Z is e	id rep equiv	eats alent
	MPY #0 PAC RPT #<) :1k>														
Words	2															
Cycles	Long In	nmed	iate:	[4	label] RP	TZ #	ŧlk								
				C	ycle	Timi	ngs	for a	Sing	le ins	struc	tion				
	PR		PD/	A	F	PSA		PE								
	2		2		2	:		2+2	2p							
				Cyc	le Tin	nings	for	a Rej	peat	(RPT) Exe	ecuti	on			
							Not	Repe	atab	le						
Example	RPTZ MACD	#7FE pma,	"h .*+	; Z ; R	ero epea	proc at M2	luct ACD	reg 2048	iste tin	er a: nes.	nd a	ccur	nula	tor.		

Syntax	[label] SA	СВ												
Operands	None													
Opcode	15 14 1 0	<u>13 1</u> ; 1 1	<u>2 11</u> 1	<u>10</u> 1	<u>9</u> 1	<u>8</u> 0	70	6 0	5 0	<u>4</u> 1	<u>3</u> 1	<u>2</u> 1	1	0
Execution	(PC) + 1 → (ACC) →	→ PC ACCB												
Description	The accun	nulator	contei	nts ar	e cop	bied 1	to the	e acc	umu	lator	buffe	ər (A	CCB)).
Words	1													
Cycles	[label] SA	СВ												
			Сус	le Tin	nings	for a	a Sin	gle Ir	nstru	ction				
	PR	PD.	A	PS	SA		PE							
	1	1		1			1+p							
			Cycle	Timin	gs fo	r a R	epea	t (RP	T) Ex	ecut	ion			
	n	n		n			n+p							
Example	SACB			Befor	e inei	ructio						After i	netru	stion
		ACC		20101	706	3842	1hl		ACC		Г	7	C638	421hl
		ACCB					5h		ACCB		Ē	7	7C638	421h

Syntax	Direct: [Indirect: [label] label] \$	SACH SACH	dma [,shii {ind} [,shii	f[] ft[,next	t ARP]]]			
Operands	0 ≤ dma ≤ 12 0 ≤ next ARF 0 ≤ shift ≤ 7	27 9 ≤ 7 (defau	ults to ())						
Opcode										
- Direct:	15 14 13 1 0 0	<u>3 12</u> 1	11 10	0 9 8 SHF [†]	7	6	5 4 Data Mer	3 2 mory Addi	1 0 ress	٦
	15 14 13	12	11 1/		7	6	5 4	3 2	1 0	_
Indirect:		1	1	SHF [†]	11		See Sul	bsection 4	1.1.2	٦
Execution Description	[†] See Section 4. (PC) + 1 → [(ACC) × 2 ^{sl} Not affected The SACH in shifts the entities	5. PC ^{hift}] → by SXM structio ire 32-b	dma A on copie bit numl	es the entir ber from 0	e accu to 7 bit	mulati	or into a s	shifter, w	here it lef per 16 bir	ft- ts
	fected.	value	into da	ta memor	y. The	accur	nulator i	isen rem	ains una	17-
Words	1									
Cycles	Direct: [Indirect: [label] label] \$	SACH SACH	dma [,shii {ind} [,shii	f[] ft[, <i>nex</i> :	t ARP]]]			
			Cycle]	limings for	r a Sing	gle Ins	struction			
				PR	PDA		PSA	PE		
	Operand DA	RAM		1	1		1	1+p		
	Operand SA	RAM		1	1		1 2t	1+p		

[†] If the operand and the code are in the same SARAM block.

2+d

PDA

2n+nd

n

n

Cycle Timings for a Repeat (RPT) Execution

2+d

PSA

n+2†

2n+nd

n

n

2+d

PR

n

n

2n+nd

Operand Ext

Operand DARAM

Operand SARAM

Operand Ext

4+d+p

PE

n+p

n+p

2n+2+nd+p

Example 1	SACH	DAT10,1	;(D	P = 4)			
				Before Instruction			After Instruction
		ACC	X c	4208001h	ACC	X c	4208001h
		Data Memor	ry		Data Memory		
		20Ah		0nj	20Ah		0841h
Example 2	SACH	*+,0,AR	2				
				Before instruction			After Instruction
		ARP		Before Instruction	ARP		After Instruction
		ARP AR1		Before Instruction 1 300h	ARP AR1		After Instruction 2 301h
		ARP AR1 ACC	X	Before Instruction 1 300h 4208001h	ARP AR1 ACC	X	After Instruction 2 301h 4208001h
		ARP AR1 ACC	X c	Before Instruction 1 300h 4208001h	ARP AR1 ACC	X c	After Instruction 2 301h 4208001h
		ARP AR1 ACC Data Memor 300h	C ry	Before Instruction 1 300h 4208001h	ARP AR1 ACC Data Memory 300h	x	After Instruction 2 301h 4208001h 0420h

Syntax	Direct: [<i>label</i>] Indirect: [<i>label</i>]	SACL SACL	<i>dma</i> [, <i>shifi</i> {ind} [, <i>shif</i>	fj i[,next ARI	P]]	
Operands	0 ≤ dma ≤ 127 0 ≤ next ARP ≤ 7 0 ≤ shift ≤ 7 (def	aults to (0)			
Opcode						
Direct	15 14 13 12 1 0 0 1	11 1 0	0 9 8 SHF [†]	7 6 0	5 4 Data Mem	3 2 1 0 hory Address
Indirect	15 14 13 12 1 0 0 1	11 1 0	0 9 8 SHF †	7 6 1	5 4 See Subs	3 2 1 0 section 4.1.2
	[†] See Section 4.5.					
Execution	(PC) + 1 \rightarrow PC 16 LSBs of [(ACC) × 2 ^{shi}	^{ft}] → dma			
	Not affected by SX	(M.				
Description	The low-order bits fied by the shift coor with zeros on the s remains unaffected	of the ac de, and s hift, and d.	ccumulator stored in da the high-o	are shifted Ita memory rder bits ar	left from 0 /. The low-c e lost. The	to 7 bits, as speci- order bits are filled accumulator itself
Words	1					
Cycles	Direct: [<i>label</i>] Indirect: [<i>label</i>]	SACL SACL	<i>dma</i> [, <i>shifi</i> {ind} [, <i>shifi</i>] t[,next ARI	7]	
		Cycle	Timings for	a Single Ir	struction	
			PR	PDA	PSA	PE
	Operand DARAM		1	1	1	1+p
	Operand SARAM		1	1	1 2†	1+p
	Operand Ext		2+d	2+d	2+d	4+d+p
	C	ycle Tim	nings for a F	Repeat (RP	T) Executio	n
			PR	PDA	PSA	PE
	Operand DARAM		n	n	n	n+p

n

2n+nd

n

2n+nd

n

n+2†

2n+nd

n+p

2n+2+nd+p

Operand SARAM

Operand Ext

Example 1	SACL	DAT11,1	;(I	P = 4)			
				Before Instruction			After Instruction
		ACC	X c	7C63 8421	ACC	X	7C63 8421h
		Data Memo	ry		Data Memory	,	
		20Bh		05h	20Bh		0842h
Example 2	SACL	*,0,AR7					
				Before instruction			After Instruction
		ARP		6	ARP		7
		AR6		300h	AR6		300h
		ACC	X	00FF 8421h	ACC	X	00FF 8421h
			С			С	

Syntax	Direct: Indirect:	[label] [label]	SAN San	MM d MM {i	ma nd} [,	next	ARI	7						
Operands	0 ≤ dma ≤ 0 ≤ next A) ≤ dma ≤ 127) ≤ next ARP ≤ 7												
Opcode														
	15 14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
Direc	t: <u>1 0</u>	0 0	1	0	0	0	0		Data	Men	nory /	Addre	SS	
	15 14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
Indirec	t: <u>10</u>	0 0	1	0	0	0	1		Se	e Sul	osect	ion 4	.1.2	
Execution	(PC) + 1 (ACC) →	→ PC dma(0-	-7)											
Description	The low w register. T current va accumulat fying the [ord of the he upper lue of DF tor to be DP field i	e accu 9 bits 9 or th storec n stat	umula s of th e upp t to ar us reg	tor is e data er 9 b ly mer gister	copie a add its of mory ST0.	ed to Iress FAR(Ioca	the a are s (ARP) tion o	ddre et to). Thi on dat	ssed zerc s ins ta pa	l mei o, reg struct sge 0	mory jardle ion a withe	-map ess o Illows out m	ped f the the odi-
Words	1													
Cycles	Direct: Indirect:	[label] [label]	SAN San	MM d MM {i	ma nd} [,	next	ARŀ	7						
			Сус	le Tin	nings	for a	Sing	le Ins	truct	ion				
				PR		PD	A	P	SA		PE			
	Operand	I MMR [†]		1		1		1			1+p			
	Operand	I MMPOR	т	2+i0	dst	2+i	o _{dst}	2	+io _{dst}		4+io	dst		
		C	ycle 1	liming	s for	a Re	peat	(RPT)	Exe	cutic	n			
				PR		PD	Α	P	SA		PE			
	Operand	I MMR‡		n		n		n			n+p			
	Operand	MMPOR	т	2+n	io _{dst}	2+1	nio _{ds}	1 2	+nio _d	st	2n+2	2+p+	nio _{ds}	1
	[†] Add one m [‡] Add <i>n</i> more	ore cycle i e cycles if :	f source source	e is a p is a pe	eriphei riphera	ral me Il merr	mory nory n	mappe napped	ed reg d regis	ister. ter.				

Example 1

SAMM PRD ; (DP = 6)

	Before Instruction		After Instruction
ACC	80h	ACC	80h
PRD	05h	PRD	80h
Data Memory 325h	0Fh	Data Memory 325h	0Fh

Example 2

SAMM	*.AR2	: (BMAR	=	1Fh)
DLT.T.T	1 1112		DIMIN		** ** /

	Before Instruction		After Instruction
ARP	7	ARP	2
AR7	31Fh	AR7	31Fh
ACC	080h	ACC	080h
BMAR	Oh	BMAR	080h
Data Memory		Data Memory	
31Fh	11h	31Fh	11h

Syntax	Direct: [Indirect: [Direct: [<i>label</i>] SAR AR, dma Indirect: [<i>label</i>] SAR AR,{ind} [, <i>next</i> ARP]								
Operands	0 ≤ dma ≤ 12 0 ≤ AR ≤ 7 0 ≤ next ARF	27 9 ≤ 7								
Opcode										
	15 14 13 Direct: 1 0 0	<u>3 12 11</u>	10 9 8 ABX †	7 6	5 4 Data Mem	3 2 1				
Ir	15 14 13 ndirect: 1 0 0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	<u>98</u> ARX [†]	7 6	5 4 See Sul	3 2 1 bsection 4.1.2				
	[†] See Section 4.	5.		44						
Execution	(PC) + 1 → (AR) → dma	PC a								
Words Cycles	dressed data ister are mod stores the va cremented, c 1 Direct: [memory loca ified in the in lue of the aux or indexed by <i>label</i>] SAR <i>label</i>] SAR	ation. When direct addre kiliary regista NDX. AR, dma AR, find} [, <i>n</i>	the conten essing mod er contents ext ARP]	its of the cu le, SAR AR before it is	rrent auxiliary In (when n = A Incremented	reg- \RP) , de-			
		Cycle	Timings for	a Single II	nstruction					
			PR	PDA	PSA	PE				
	Operand DA	RAM	1	1	1	1+p				
	Operand SA	RAM	1	1	1 2 [†]	1+p				
	Operand Ex	t	2+d	2+d	2+d	4+d+p				
		Cycle Ti	mings for a l	Repeat (RP	T) Executio	'n				
			PR	PDA	PSA	PE				
	Operand DA	ARAM	n	n	n	n+p				
	Operand SA	RAM	n	n	n n+2†	n+p				
	Operand Ex	t	2n+nd	2n+nd	2n+nd	2n+2+nd+p				
	[†] If the operand	and the code ar	e in the same	SARAM bloc	k					

Example 1

SAR AR0, DAT30 ; (DP = 6)

	Before instruction		After Instruction
AR0	37h	AR0	37h
Data Memory		Data Memory	
31Eh	18h	31Eh	37h

Example 2 SAR AR0 , *+ Before Instruction After Instruction AR0 401h AR0 Data Memory 0h 401h 401h 0h 401h

Syntax	SATH							
Operands	None							
Opcode	15 14 1 0	<u>13 12</u> 1 1	<u>11 10 9</u> 1 1 1	<u>8</u> 7 00	<u>65</u> 10	<u>4 3</u> 1 1	8 <u>2</u> 0	<u>1 0</u> 1 0
Execution	(PC) + 1 → 16 × (TRE (ACC) rigi	→ PC EG1(4)) – nt-shifted b	→ count by count →	ACC				
	Affected by	y SXM.						
Description	The accun bit 4 of TR if SXM=0. in conjunct The carry	nulator is b EG1 is a z Copies of a tion with the bit is unaffe	arrel-shifted ero, the acc ACC(31) ar e SATL instr ected.	l right by cumulator e shifted ruction all	16 bits if bi r is unaffec in if SXM= ows a 2-cy	t 4 of TF ted. Zei 1. The \$ cle 0- to	REG1 i ros are SATH i 31-bit	s a one. If shifted in nstruction right shift.
Words	1							
Cycles	SATH							
			Cycle Timing	s for a Si	ngle Instru	ction		
	PR	PDA	PSA	PE				
	1	1	1	1+	р			
		Сус	le Timings f	or a Repe	at (RPT) Ex	ecution)	
	n	n	n	n+	p			
Example 1	SATH ;(SXM = 0)	Before In:	struction			After I	nstruction
		ACC X	OFF	FF0000h	ACC	X c	<u> </u>	0000FFFFh
	٦	REG1		xx1xh	TREG1		L	xx1xh
Example 2	SATH ;(SXM = 1)	Defeue In				Affect	notwotion
		ACC X		FF0000h	ACC	X	OF	FFFFFFFh
	ר	REG1		xx1xh	TREG1	Ŭ		xx1xh

Syntax	SATL								
Operands	None								
Opcode	15 14 1 0	<u>13 12 1</u> 1 1	1 <u>1 10 9</u> 1 1 1	<u>8</u> 7 00	<u>65</u> 10	<u>4 3</u> 1 1	2 0	1	0 0
Execution	(PC) + 1 – (TREG1(3- (ACC) right Affected by	PC -0)) → co t-shifted by r SXM.	ount / count →	ACC					
Description	The accum TREG1. Ze SXM=1. Th a 2-cycle 0	ulator is ba eros are sh e SATL ins - to 31-bit	arrel-shifted hifted in if S struction in right shift. 7	I right by t SXM=0. C conjunctio The carry	the value s Copies of A on with the bit is unaffe	becified CC(31) SATH ir ected.	in the are sl nstruct	4 LSBs hifted in ion allo	s of n if ws
Words	1								
Cycles	SATL								
		C	ycle Timing	s for a Si	ngle Instruc	tion			
	PR	PDA	PSA	PE					
	1	1	1	1+	р				
		Cycl	le Timings f	or a Repe	at (RPT) Ex	ecution			
	n	n	n	n+	р				
	SATL ;(SXM = 0)							
	, TI	ACC X C REG1	Before Ins	struction FF0000h x2h	ACC TREG1	X c	After li	n structi FFFC00 x	on Oh 2h
Example 1	SATL ;(S	SXM = 1)	Before in:	struction			After l	nstructio	on
		ACC X	OFF	FF0000h	ACC	X c	0F	FFFC00	Oh
	т	REG1		x2h	TREG1			x	2h

Syntax	[label] SB	B												
Operands	None													
Opcode	15 14 1 0	<u>13 12</u> 1 1	<u>11</u> 1	<u>10</u> 1	<u>9</u> 1	8 0	7 0	6 0	5 0	4	<u>3</u> 1	2 0	1 0	0
Execution	(PC) + 1 (ACC) – (/	→ PC ACCB) -	→ AC	C										
Description	The conte tents of the mulator bu subtraction	nts of the e accumu uffer is no n genera	e accu ulator. ot affe ites a	imula The r cted. borro	tor bu esult The c w.	uffer is ste carry	(AC ored y bit	CB) a l in the is res	are s e acc set to	ubtra cumu o zer	acteo ulator o if tl	d fror r, anc he re	n the I the a sult o	con- accu- of the
Words	1													
Cycles	[label] SB	В												
			Cycl	e Tim	ings f	for a	Sin	gle In	strue	ction				
	PR	PDA	\	PS.	A	Τ	PE							
	1	1		1			1+p							
		С	ycle T	iming	s for	a Re	epeat	t (RP1) Ex	ecut	ion			
	n	n		n			n+p							
Example	SBB													
		[Before	Instru	uctio	n			-		After I	nstru	tion
		ACC [<u>х</u> Г с		2000	0000	h	A	VCC	Ľ	UL >		10000	000h
		ACCB	Γ		1000	0000	h	A	ССВ		Γ		10000	000h

Syntax	[label]	SBB	в												
Operands	None														
Opcode	15 1	<u>14</u> 1 0	1 <u>31</u>	<u>2 11</u> I 1	<u>10</u> 1	9 1	<u>8</u> 0	7 0	6 0	5 0	<u>4</u> 1	<u>3</u> 1	2 0	1 0	0
Execution	(PC) - (ACC)	+1 →) – (A0	PC CCB)	— (Lo	gical ir	nvers	sion (of C)	→ /	ACC					
Description	The co carry I the ac to zero	ontent oit are cumul o if the	s of th subtr ator, a resu	ne acc racted and th ult ger	umula I from 1 Ie accu Ierates	tor b the a umul s a b	uffer Iccun ator I orrov	(ACC nulato ouffer v.	CB) a br(AC is no	nd th CC). ⁻ ot affe	e log The i ectec	ical esu I. Th	inver Its are le cari	sion c e stor y bit i	of the ed in is set
Words	1														
Cycles	[label]	SBB	В												
				Су	cle Tir	ning	s for	a Sing	gle Ir	struc	ction				
	PR		PD	A	P	SA		PE							
			1		1			1+p							
				Cycle	Timin	gs fo	or a R	epeat	: (RP	T) Ex	ecut	ion			
	n		n		n			n+p							
Example 1	SBBB	A	ССВ	1 c	Befor	re Ins 200 100	tructi 00000	on Oh	ļ	ACC ACCB			After I	nstruc 100000 100000	: tion 200h
Example 2	SBBB	٨	CC	0	Befor	re ins	tructi 09801	on 2h		ACC	[]	0 0	After I	nstruc	tion
		A	ССВ	С			09801	Oh	ļ	ССВ	C	; Г		0980	010h

Syntax	[label]	SBRK	#k												
Operands	0 ≤ k ≤ 2	255													
Opcode															
	15 1	4 13	12	11	10	9	8	7	6	5	4	3	2	1	
Short	: 0 1	1	1	1	1	0	0			-8	Bit C	onsta	ant		
Execution	(PC) + 1 AR(ARF	1 → F ^D) – 8-	PC bit po	sitive	e cor	nstan	it →	AR(/	ARP)						
Description	The 8-b lected a The sub a 8-bit p	it immo uxiliary otractio oositive	ediate / regi: n take e integ	e valı ster v es pl ger.	ue is vith th ace ir	subti ne re: n the	racte sult r ARA	ed, rig eplac \U, w	iht-jus sing th ith the	stifie ne au e imr	d, fro Ixilia nedia	om th ry reg ate va	ie cu gistei alue	rrent cont treat	ly se- tents. ed as
Words	1														
Cycles	[label]	SBRK	#k												
				Сус	le Tir	nings	s for	a Sin	gie In	stru	ction				
	PR		PDA		PS	SA		PE							
	1		1		1			1+p							
			<u> </u>	ycle 1	<u>Fimin</u>	gs fo	r a R	epea	t (RP	Г) Ex	ecut	ion			
						NO	с нер	eatar							
Example	SBRK #	#0FFh													
				I	Befor	e Inst	truction	on				4	After I	nstru	ction
		ARF AR7	,	 						AR7				0F	/

SETC Set Control Bit

Syntax

[label] SETC control bit

Operands

control bit : ST0 or ST1 bit (from : {C, CNF, HM, INTM, OVM, SXM, TC, XF})

Opcode

Opcode	Set	overflo	w m	ode (O\/M	N										
	15	14	13	12	11	′ 10	9	8	7	6	5	4	3	2	1	0
	1	0	1	1	1	1	1	0	0	1	0	0	0	0	1	1
	Set	sian e	xtens	sion n	node	(SXN	1)									
	15	14	13	12	11	10	<u>′9</u>	8	7	6	5	4	3	2	1	0
	1	0	1	1	1	1	1	0	0	1	0	0	0	1	1	1
	Set			(HM)	44	10	0	0	7	e	F	4	2	0	4	•
		0	1	1	1	10		0		1		-4-0	1		0	
			•	•	· · · ·		•									
	Set 15	10 Dit 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	1	1	1	1	1	0	0	1	0	0	1	0	1	1
	Set	carry ((C)													
		14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	1	1	1	1	1	0	0	1	0	0	1	1	1	1
	Set	XF pin	high	ן 12	11	10	٥	Q	7	e	5	л	2	2	4	0
		0	1	1	1	1		0	0	1	0	0	1	<u> </u>	0	
	Sot.				·			_			_	-				
	15	14	<u>13</u>	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	1	1	1	1	1	0	0	1	0	0	0	1	0	1
	Set		bit	10	44	10	0	0	7	e	E		2	0	4	0
	1	0	1	1	1	1		0	0	1	0	-4	0	0	0	1
Execution		. 1	_													
	(r 0) 1 →	conti	rol b	it												
Description	The ST0	speci and S	fied ST1.	conti See	rol bi subs	t is s ectio	et to on 3.0	1. N 5.3 fe	ote ti or mo	hat L bre in	.ST n Iform	nay a ation	lso b on e	be us each	ed to	o load ol bit.
Words	1															
Cycles	[labe	ə/] SE	тс	cont	trol b	it										
					Сус	cie Ti	ming	s for	a Sir	ngle I	nstru	ction	1			
	PI	3		PDA		P	SA		PE							
	1			1		1			1+p)					فارتبه كالبي برانات	
			L	С	ycle	Timin	ngs f	or a F	Repea	at (RF	PT) E	xecut	ion			
	n			n		n			n+p)						
Example	SET	с то	;	тС і	s b:	it 11	l of	ST1								

Example

ST1

Bef	ore Instruction	
	x1xxh	5

ST1

x9xxh

After Instruction

Syntax	[label] S	FL													
Operands	None														
Opcode	15 14 1 0	<u>13</u> 1	<u>12</u> 1	<u>11</u> 1	<u>10</u> 1	9 1	8 0	7 0	6 0	5 0	4	<u>3</u> 1	<u>2</u> 0	1 0	0
Execution	$\begin{array}{l} (PC) + 1 \\ (ACC(31) \\ (ACC(30) \\ 0 \rightarrow AC \\ Affects C \\ Not affect \end{array}$	→ F)) → 0)) ;C(0) ;. cted b	PC C → A	CC(3 M bit	31—1)										
Description	The SFL cant bit is bit (C). N	instru s fillec lote th	iction I with nat SI	n shifi a ze FL, u	s the ro, ar nlike	entin Id the SFR	re ac e mo ι, is ι	cumi st sig unaffe	ulato Inific ectec	r left ant b I by S	one l it is s SXM	oit. T hifte	he le: d into	ast si o the	gnifi- carry
Words	1														
Cycles	[label] S	FL													
				Сус	le Tin	nings	for	a Sin	gle ir	nstru	ction				
	PR	Τ	PDA		PS	5A	T	PE							
	1		1		1			1+p							
			Cy	ycle 1	liming	gs fo	r a R	ереа	t (RP	T) Ex	ecut	ion			
	n		n		n			n+p							
Example	SFL	ACC	; []	X (Befor	e inst 0800	ructi 00123	on 4h		ACC	[After i	nstru 60002	ction 468h

Syntax	[<i>label</i>]	SFL	в												
Operands	None														
Opcode	<u>15</u>	<u>14 1</u> 0	<u>3 1:</u> 1 1	2 <u>11</u> 1	<u>10</u> 1	<u>9</u> 1	<u>8</u> 0	7 0	<u>6</u> 0	5 0	<u>4</u> 1	<u>3</u> 0	2 1	<u>1</u> 1	0
Execution	(PC) + 0 → ((ACCI (ACCI (ACC) (ACC)	- 1 → ACCB 3(30-(3(31)) (30-0) (31) →	PC 5(0) 0)) → → A) → C	ACC ACC(0) ACC(B(31–) 31–1)	-1)									
	Affects Not af	s C. fected	by S	XM bit	t.										
Description	The S accum the ac accum The m SFLB	FLB ir nulator cumul nulator ost sig instrue	nstruc buffe lator t buffe gnifica ction i	tion sh er (AC) ouffer i er is sh ant bit is una	nifts th CB) le is fille nifted of the ffecte	ne co oft by d wit into accu d by	ncat one h a z the l umul SXM	enati bit p zero, east ator i 1.	on o ositic and signi s shii	f the on. Th the m fican fted i	accu he le nost : t bit nto th	imula ast s signi of the ne ca	ator (ignifi fican e acc urry b	ACC) cant t bit c cumu it (C)) and bit of of the lator. . The
Words	1														
Cycles	[<i>label</i>]	SFLI	В												
	[Сус	le Tin	nings	for	a Sin	gle ir	stru	ction				
	PR		PD	A	PS	SA		PE							
	1		1		1			1+p							
			(Cycle '	Timing	gs fo	r a R	epea	t (RP	T) Ex	ecut	ion			
	n		n		n			n+p							
Example	SFLB	A	сс	X	Befor	e Inst 0B00	ructi	on 4h		ACC			After I	nstruc 60002	tion 469h

0B0001234h

ACCB

ACCB

60002468h

Syntax	[<i>label</i>]	SFR													
Operands	None														
Opcode							_	_	_	_					
	15	<u>14 1</u>	<u>3 12</u>	11	10	9	8	7	6	5	4	3	2	1	
		0	<u> </u>				0	0			0	1	0	1	
Execution	(PC) +	1 →	PC												
	If SXM	= 0:													
	Th	en 0	→ A(CC(31).										
	IT SXM Th	= 1 en (A	CC(3	1)) →		C(31)									
	(ACC(31–1)) →	ACC(300)										
	(ACC(0)) →	· C												
	Affects Affecte	aC. ed by ∶	SXMI	oit.											
Description	The SF	-R ins	struction	on shi	fts th	e acc	umu	lator	right	one	bit.				
	IfSXM	= 1. tł	ne inst	ructio	n pro	duce	sana	arithr	netic	riaht	shift	. The	sian	bit (N	(SB)
	is unch	ange	d and	is also	o copi	ed in	to bit	30. E	Bit O i	s shi	fted i	nto ti	ne ca	rry bit	t (C).
	If SXM	= 0, 1	the ins	structi	on pr	oduc	es a	logic	righ	t shif	t. All	of th	e aco	cumu	lator
	bits are	e shift	ed rigl	nt by c	one bi	t. The	e lea	st sig	Inifica	ant b	it is s	hifte	d into	the o	carry
	Dit, and	a the i	nost	signiti	cant	DIT IS	filled	with	a ze	ro.					
Words	1														
Cycles	[label]	SFR				_									
				Сус	le Tin	nings	s for a	a Sin	gle Ir	nstru	ction				
	PR		PD/	A	P	SA		PE							
	1		1		1			1+p							
			(Cycle	Timin	gs fo	r a R	epea	t (RP	T) Ex	ecuti	ion			
	n		n		n			n+p							
Province of															
Example 1	SFR	;(S)	KM =	0)	Befor	e Inst	ructio	'n					After la	netruc	tion
		A	cc			0B00	01234	4h]		ACC	Γ	ת ה	5	80009	1Ah
				С			27				C				
Example 2	SFR	;(S	(M =	1)											
•				•	Befor	e Inst	ructio	on					After in	nstruc	tion
		A	cc	X		0B00	01234	4h		ACC	0	ם	0D	80009	1Ah
				С							C	>			

Syntax	[<i>label</i>]	SFF	RB													
Operands	None															
Opcode	15	14	10	10		10	•	0	7	6	F	4	0	•	4	0
	15	0	1	12	1	1	9 1	<u>8</u> 0	0	0	<u> </u>	<u>4</u> 1	0	<u>2</u> 1	1	1
Execution	(PC) -	⊦1 —	≻ P	С												
	If SXN TI If SXN TI	/I=0: nen 0 /I=1: nen (/	→ ACC	AC (31)	C(31)) ACC	C(31)									
	(ACC) (ACC) (ACC) (ACC)	(31–1 (0)) - B(31- B(0)))) - → A -1)) → (→ A \CCE -→ (C	CC(3 3 (31) ACC	80–0)) B(30	0)									
	Affect Affect	s C. ed by	' SX	М.												
Description	The S accun shifteo	FRB nulato d into	insti or bu the	ructio uffer carr	on sh (ACC y bit.	ifts tl CB) ri	he co ght b	oncat y on	enat e bit	ion a posi	f the tion.	accı The	imuli LSB	ator (of the	ACC) ACC) and CB is
	If SXN of the mulate	1=1, ti accur or bui	he ir nula ffer i	nstru ator i is sh	iction s unc ifted	proc hang into 1	luces jed ai the c	an a nd is arry l	arithn also bit (C	netic copie c).	right əd int	shift obit	. The 30. E	e sign Bit 0 of	bit (N f the a	/ISB) accu-
	If SXM accun the ac of the	1=0, ti nulato cumu accu	he ir or bu ulato mul	nstru uffer or bu ator	ction bits a ffer is beco	prod are sl s shif mes	uces hifted ted ir zero	a log I righ nto th	gic rig t by le ca	ght sh one l rry b	hift. A bit. T it, an	ll of t he le d the	he ao ast s mos	ccum signifi st sigi	ulato cant nifica	r and bit of nt bit
Words	1															
Cycles	[label]	SFF	RB													
					Сус	le Tin	nings	for	a Sin	gle lı	nstru	ction				
	PR			PDA		P	SA		PE							
	1			1		1			1+p							
				C	ycle 1	imin _.	gs fo	r a R	epea	t (RP	T) E>	cecut	ion			
	n		<u> </u> '	n 		n			n+p		017-77					
Example 1	SFRB	;(\$	SXM	= 0)											
		,	ACC		<u>x</u> [Befor	e Inst 0B00	0123	5h		ACC		อ เ	After I	nstruc 58000	tion
		٨	CCE	3	[0B00	0123	4h		ACCB	(00	08009	91Ah

Example 2	SFRB	;(SXM =	= 1)				
				Before Instruction			After Instruction
		ACC	X	0B0001234h	ACC	0	0D800091Ah
			С			С	
		ACCB		0B0001234h	ACCB		05800091Ah

Syntax		Direc Indire	t: ect:	[label] [label]	SMN SMN	MR di MR {i	ma, i ind},	ŧadd #add	ir dr[, n	ext A	RP]					
Operands		0 ≤ ao 0 ≤ di 0 ≤ ne	ddr ≤ (ma ≤ ⁻ əxt AF	65535 127 RP ≤ 7												
Opcode																
		15	14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	0	0 0	1	0	0		0 Consta	nt	Data	a Mei	mory	Addre	ess	
									-							
		15	<u>14</u>	<u>13 12</u> 0 0	<u>11</u>	<u>10</u>	<u>9</u> 0	<u>8</u> 1		6	5	4 20 Si	<u> </u>	2 tion 4	1	
	Indirect:			0 0			1	-Bit	Const	ant						
		(PC) 1K → While (s (f (r MCS	+ 2 – ► PF(e (repersection) FC) repeated → P	→ PC → PC → at cou → counter → t counter → FC	nter ≠ by lo PFC er) – 1	0): wer 7 → 1	' bits repe	of di at co	ma) - ounter	→ (d	st, a	ddre	ssed	by P	FC)	
Description		The n memo addre memo or the on da DP fie instru ry-ma	nemo ory ad ory-m ory-m oupped ta pag old in s oction, apped	ry-map dress is a <i>ddr.</i> apped apped by 9 0 to status re the des store o	ped re s store The store registe s of Al be sto egiste stinati operat	egiste ed to t er are R(AR ored a r ST0 on ac ion.	r val he da SBs set 1 P). T anyw . Wh Idres	ue p ata m of bis i here en us ss, #a	ointeo nemor the o ro, reg nstruc in da sing th addr, i	at by y loca data gardle ction ta me s incr	y the ation mer ess o allow emor 1MR reme	lowe addi mory f the vs an ry wit instr ented	er 7 resser curre thout uctio afte	oits o ed by dress ent va emon t mod n with r eve	f the the 1 alue o y loca lifying h the ry me	data 6-bit f DP ation g the RPT emo-
Words		2														
Cycles		Direc [.] Indire	t: ect:	[label [label	SMI SMI	MR di MR {i	ma, i ind},	#add #add	lr dr [, n	ext A	RP]					

	Cycle	Timings for a Sin	gle Instruction	
	PR	PDA	PSA	PE
Destination DARAM	2	2	2	2+2p _{code}
Source MMR [‡]				
Destination SARAM	2	2	2	2+2p _{code}
Source MMR [‡]			3†	
Destination Ext	3+d _{dst}	3+d _{dst}	3+d _{dst}	5+d _{dst} +2p _{code}
Source MMR [‡]				

Cycle Timings for a Single Instruction (Continued)													
	PR	PDA	PSA	PE									
Destination DARAM	3+io _{src}	3+io _{src}	3+io _{src}	4+io _{src} +2p _{code}									
Source MMPORT													
Destination SARAM	3+io _{src}	3+io _{src}	3+io _{src}	3+io _{src} +2p _{code}									
Source MMPORT			4+io _{src} †										
Destination Ext	4+io _{src} +d _{dst}	4+io _{src} +d _{dst}	4+io _{src} +d _{dst}	6+io _{src} +d _{dst} +2p _{code}									
Source MMPORT													
Cycle Timings for a Repeat (RPT) Execution													
	PR	PDA	PSA	PE									
Destination DARAM	2n	2n	2n	2n+2p _{code}									
Source MMR [§]													
Destination SARAM	2n	2n	2n	2n+2p _{code}									
Source MMR [§]			2n+2†										
Destination Ext	3n+nd _{dst}	3n+nd _{dst}	3n+nd _{dst}	3n+3+nd _{dst} +2p _{code}									
Source MMR [§]													
Destination DARAM	2n+nio _{src}	2n+nio _{src}	2n+nio _{src}	2n+1+nio _{src} +2p _{code}									
Source MMPORT													
Destination SARAM	2n+nio _{src}	2n+nio _{src}	2n+nio _{src}	2n+1+nio _{src} +2p _{code}									
Source MMPORT			2n+2+nio _{src} †										
Destination Ext	5n-2+nd _{dst} +	5n-2+nd _{dst} +	5n-2+nd _{dst} +	5n+1+nd _{dst} +nio _{src} +									
Source MMPORT	nio _{src}	nio _{src}	nio _{src}	2Pcode									

[†] If the destination operand and the code are in the same SARAM block.
[‡] Add one more cycle if source is a peripheral memory-mapped register.
§ Add *n* more cycles if source is a peripheral memory-mapped register.

Example 1	SMMR				
			Before Instruction		After Instruction
		Data Memory 307h	1376h	Data Memory 307h	5555h
		CBCR	5555h	CBCR	5555h
Example 2	SMMR	*,#307h,AR6	; (CBCR = $1Eh$)		
			Before Instruction		After Instruction
		ARP	6	ARP	6
		AR6	0F01Eh	AR6	0F01Eh
		Data Memory		Data Memory	
		307h	1376h	307h	5555h
		CBCR	5555h	CBCR	5555h

Syntax	[<i>label</i>]	SPA	C													
Operands	None															
Opcode	15 1	14 0	<u>13</u> 1	<u>12</u> 1	<u>11</u> 1	<u>10</u> 1	9 1	8 0	7 0	6 0	5 0	4 0	<u>3</u> 0	<u>2</u> 1	1 0	0
Execution	$(PC) + 1 \rightarrow PC$ (ACC) – (shifted P register) \rightarrow ACC															
	Affects OV and C; affected by PM and OVM. Not affected by SXM.															
Description	The contents of the P register, shifted as defined by the PM status bits, are sub- tracted from the contents of the accumulator. The result is stored in the accu- mulator. Note that SPAC is not affected by the SXM, and the P register is al- ways sign-extended.															
	The SPAC instruction is a subset of LTS, MPYS, and SQRS.															
Words	1															
Cycles	[<i>label</i>]	SPA	C													
					Cycle	Timi	ngs	for a	Sing	le in	struc	tion				
	PR		P	DA		PS	1		PE							
	1		1	A		1			1+p							
	L			Сус	le Ti	ming	s for	a Re	peat	(RPT) Ex	ecuti	on			
	n		n			n			n+p							
Example	SPAC	; (PM	= 0).	F	Before	Instr	uctio	n				Δ	fter in	struc	tion
	Before Instruction After Instruction P 10000000h P 10000000h ACC X 70000000h ACC 1 60000000h															

Syntax	[Direct: [<i>lab</i> Indirect: [<i>lab</i>			bel] bel]	SPH SPH	dma {ina	a } [, <i>n</i>	ext A	RP]							
Operands	(0 ≤ dr 0 ≤ ne	na ≤ ext A	127 RP	:7												
Opcode		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	1	0	0	0	1	1	0	1	0		Data	a Mer	mory	Addro	ess	
	Indirect:	15 1	14 0	13 0	12 0	11 1	10 1	9 0	<u>8</u> 1	7	6	5 S	4 ee Si	3 ubse	2 ction 4	1 4.1.2	0
Execution	((PC) - (P reg Affect	⊦1 - Jister ed b	→ P ^r shifi y PN	C ter c 1.	output	(31–	16))	→	dma							
Description	- k r s	The h storec by this mode shifts	igh-c l in d s inst is se are s	order lata r ructi electo selec	bits nem on. I ed. I	of the nory. N High-c Low-o	e P r leithe order rder	egist er the bits bits	ter, s e P r are s are t	shifteo egiste sign-e aken	l as s er nor extend from	peci the led v the l	fied t accu vhen ow F	by th imuli the P reg	ne PM ator is right- jister	1 bits, s affe shift- wher	, are cted by-6 n left
Words	1	1															
Cycles	נ ו	Direct Indire	:: ct:	[la [la	bel] bel]	SPH SPH	dma {ina	a } [, <i>n</i>	ext A	ARP]							
	Γ					Cycl	e Tin	nings	s for	a Sing	gle In:	struc	tion]
	ŀ							PR		PDA		PS	A	F	ΡE		
	ł	Оре	rand	DAR	AM		+-			1		1		1	+p		
		Ope	erand	SAR	AM					1		1 2†		1	+p		
	ľ	Ope	rand	Ext			2	2+d		2+d		2+0	ł	4	+d+p		
	ſ				C	ycle T	iming	gs fo	r a R	epeat	(RPT) Ex	ecuti	on			
	ſ						1	PR		PDA		PS	A	F	ΡE		
	Γ	Ope	rand	DAR	AM		ſ	ו		n		n		n	+p		
		Оре	rand	SAR	AM		r	ו		n		n n+2	<u>2</u> †	n	i+p		
	ľ	Ope	rand	Ext			2	2n+n	d	2n+r	nd	2n-	nd	2	n+2+	nd+p	
	t	If the	opera	nd an	d the	code a	re in t	the sa	ame S	ARAM	block.						

 Example 1
 SPH
 DAT3
 ; (DP = 4, PM = 0).
 After Instruction

 P
 OFE079844h
 P
 OFE079844h

 203h
 4567h
 203h
 OFE07h

SPH

Example 2

*,AR7 ;(PM	= 2)		
	Before Instruction		After Instruction
ARP	6	ARP	7
AR6	203h	AR6	203h
Р	0FE079844h	Р	0FE079844h
Data Memory 203h	4567h	Data Memory 203h	0E079h

Syntax	Direct: Indirect:	[label] [label]	SPL SPL	dma {ind}	[,next	ARP]						
Operands	0 ≤ dma : 0 ≤ next /	≤ 127 ARP ≤ 7										
Opcode	1514	13 12	11	10	98	7	6	54	3	2 1	0	
I	Direct:	0 0	1	1	0 0	0		Data M	emory	Address		
In	15 14 direct: 1 0	<u>13 12</u> 0 0	<u>11</u>	<u>10</u> 1	9 8 0 0	7	6	5 4 See S	3 ubsec	2 1 tion 4.1.2	0	
Execution	(PC) + 1 \rightarrow PC (P register shifter output (15–0)) \rightarrow dma Affected by PM.											
Description	The low-o stored in by this ins right-shift are selec	order bits data mer struction. -by-6 mo ted.	of the nory. N High- de is s	e P re Neithe order electe	gister, er the P bits are ed. Low	shifted registe taken -order	as sp er nor from t bits a	becified the acc the high re zero-	by th cumul P reg filled	ne PM bits ator is aff gister whe when left	s, are ected on the shifts	
Words	1											
Cycles	Direct: Indirect:	[label] [label]	SPL SPL	dma {ind}	[,next	ARP]						
				F	R	PDA		PSA	F	ΡE		
	Operan	d DARAM		1		1		1	1	l+p		
	Operan	d SARAM		1		1		1 2†	1	l+p		
	Operan	d Ext		2	+d	2+d		2+d	4	l+d+p		
		C	Cycle T	iming	s for a	Repeat	(RPT)) Execu	tion			
				P	R	PDA		PSA	F	PE		
	Operan	d DARAM		n		n		n	r	n+p		
	Operan	d SARAM		n		n		n n+2†	r	ı+p		
	Operan	d Ext		2	n+nd	2n+r	nd	2n+nd	2	2n+2+nd+p)	
	[†] If the oper	and and th	e code a	are in t	ne same	SARAM	block.					

Example 1 ;(DP = 1, PM = 2). \mathbf{SPL} DAT5 **Before Instruction** After Instruction Ρ 0FE079844h Ρ 0FE079844h Data Memory 205h Data Memory 205h 08440h

4567h

Example	ə 2
---------	-----

= 0).		
Before Instruction		After Instruction
2	ARP	3
205h	AR2	205h
0FE079844h	Р	0FE079844h
4567h	Data Memory 205h	09844h
	= 0). Before Instruction 2 205h 0FE079844h 4567h	= 0). Before Instruction 2 ARP 205h AR2 0FE079844h P Data Memory 205h

Syntax		Direct Indire	t: ct:	[/a [/a	bel] bel]	SPL SPL	K #/ K #/	k,drr k, {ir	ia id} [,r	next /	ARP]					
Operands		0 ≤ dr 0 ≤ ne lk: 16	na ≤ ∋xt A -bit c	127 RP	≤ 7 ant											
Opcode					10			•		_	•					•
		15	<u>14</u> 0	<u>13</u> 1	<u>12</u>	<u>11</u>	<u>10</u> 1	<u>9</u> 1	8	/	6	5 4 Data M	<u> </u>	2 / Addre	1	0
	Direct	:	<u> </u>			•	•	<u>'</u> 1	6-Bit	Cons	tant	Data Wi	onior	Addre		
		15	14	13	12	11	10	9	8	7	6	5 4	3	2	1	
			0	1	0	1	1	1	0	1	Г С	See S	ubsed	ction 4.	1.2	<u> </u>
	Indirect							1	6-Bit (Const	tant					
Execution		(PC) · lk →	+ 2 dma	→ P a	С											
Description		The S location dently	PLK on. T v of tl	instr he p he Al	ructic arall LU s	on alle el log o tha	ows a gic un it the	a full hit (P ACC	16-bi LU) s Cis u	it pat suppo naffe	tern to orts thi ected.	be writt is bit ma	en in anipu	to any lation i	mer nde	nory pen-
Words		2														
Cycles		Direct Indire	t: ct:	[la [la	bel] bel]	SPL SPL	K #/ K #/	k,drr k, {ir	na nd} [,r	next /	ARP]					
						Сус	le Tin	ning	s for a	a Sin	gle Ins	struction)			
								PF	1	F	PDA	PSA	1	PE		
		Оре	erand	DAR	RAM			2		2	2	2		2+2p	2	
		Оре	erand	SAR	AM			2		2	2	2 3†		2+2p	0	
		Оре	erand	Ext				3+	d	3	i+d	3+d	3+d 5+d+2p			
					C)	ycle 7	Timin,	gs fo	r a R	epea	t (RPT) Execut	ion			
								N	ot Rep	beata	ble					
Example 1		SPLK	#7 Dat	FFF}	h,DA	т3	; (DE Befor	e ins	ნ) t ructic	on	Data I	Memory		After Ins	struc	tion
			Dui	303h	y	[0FE07	7h	30	03h	C		7F	FFh
Example 2		SPLK	#1	1111	n,*+	, AR4										
						r	Befor	e Ins	tructio	on 			/ _	After Ins	struc	tion
				ARP		l				0	A	RP				4
			D-1	AR4		L			300	JN	A	H4	L		3	<u>101h</u>
			Dat	300h	nory	[07	7h	Data M 30	ooh Doh			11	11h
Syntax	[labəl]	SPN	A co	onsta	nt											
-------------	--	--	---	-------------------------------------	------------------------------------	----------------------------------	------------------------------------	-----------------------------------	---------------------------------	--------------------------------------	--------------------------------	------------------------------------	---	-----------------------------	---------------------------------	--------------------------------------
Operands	0 ≤ CO	nstar	nt ≤ 3	3												
Opcode	15 1 † See S	14 0 ection	<u>13</u> 1 4.5.	<u>12</u> 1	<u>11</u> 1	<u>10</u> 1	9	<u>8</u> 1	7 0	<u>6</u> 0	5 0	4 0	<u>3</u> 0	2 0	1 F	0 9 M †
Execution	(PC) + Consta	- 1 ant -	► Ρ(→ ρι	C roduc	ct reg	jister	shift	moo	de (P	M) s	tatus	bits				
	Affects Unaffe	s PM. ected	by S	SXM.												
Description	The tw status This si to the shown	vo lov regis hifter left ol belo	v-oro ster \$ has r six w:	der b ST1. the a bits t	its of The ability to the	the i PM : y to s righ	nstru statu hift ti t. Th	uction s bita he P e bit	n woi s cor regis coml	rd ard itrol 1 ster o pinat	e cop he P outpu ions	bied i regi It eith and t	nto ti ster ner o their	he P outp ne o mea	M fie ut sł r fou ning	eld of hifter. r bits s are
	PM 00 01 10 11	Ac No Ou Ou Ou	t ion shift tput tput tput	t of m left-s left-s right	nultip hifte hifte shifte	lier o d 1 p d 4 p ed 6	utpu lace laces place	t and s and es, s	zero d zero ign-e	-filleo o-fille exten	i d ded;	LSB	bits	lost.		
	The le shift b mulate be loa	ft-shii y six e proo ded t	fts al bits l cess by ar	low ti has t es wi n LST	he pr been ithou Γ #1	oduc incoi t the instru	t to b rpora poss ictior	e jus ated 1 sibilit n.	tified to imp y of c	for fr olem overf	actio ent u low c	nal a ip to occur	rithm 128 i ring.	netic. multi PM	The ply-a may	right accu- also
Words	1															
Cycles																
					Cycl	e Tim	ings	for a	Sing	le In	struc	tion	1997 - 1997 - 1997 - 19 ⁹⁷ -			
	PR		F	PDA		PS	A		PE							
	1		1			1			1+p							
				Су	cle Ti	ming	s for	a Re	epeat	(RP1) Exe	ocutio	on			
							Not	Repe	eatabl	е						
	† Note t	hat AD	D, A	DRK, I	LACL	MPY,	SBR	K, SP	M, SU	B, XC	, and	RPT a	ire no	nrepe	atabl	Ð.

Example

SPM 3 ;Product register shift mode 3 is selected, causing
;all subsequent transfers from the product register
;to the ALU to be shifted to the right six places.

Syntax		Direc Indire	t: ect:	[<i>la</i> [/a	bel] bel]	SQF SQF	RA d RA {i	ma nd}	[,next	ARF]						
Operands		0 ≤ di 0 ≤ n	ma ≤ ext A	127 RP 1	5 م												
Opcode																	
	Direct:	15 0	<u>14</u> 1	<u>13</u> 0	<u>12</u> 1	<u>11</u> 0	<u>10</u> 0	<u>9</u> 1	8 0	7	6	5 Dat	4 ta Me	3 mory	2 Addr	1 ess	
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Indirect:	0	1	0	1	0	0	1	0	1		S	ee S	ubsed	ction 4	4.1.2	
		(ACC (dma) (dma) Affec Affec) + (s) →) × (ts O\ ted b	TRE dma / and y PM	a P EG0) → d C. 1 and	P regis	ater) Əgiste M.	→ A	ACC								
Description		The c ed to TREC	onte the a 30, s	nts o accur quar	f the nula ed, a	P reg tor. T and s	jister, he a torec	shif ddre I in ti	ted as ssed he P	s defii data regis ⁻	ned I men ter.	oy the nory v	e PM value	statu e is th	is bit: nen lo	s, are badeo	add- d into
Words		1															
Cycles																	

Cycle Timings for a Single Instruction											
	PR	PDA	PSA	PE							
Operand DARAM	1	1	1	1+p							
Operand SARAM	1	1	1 2 [†]	1+p							
Operand Ext	1+d	1+d	1+d	2+d+p							
Cycle Timings	s for a Rep	eat (RPT)	Execution	1							
	PR	PDA	PSA	PE							
Operand DARAM	n	n	n	n+p							
Operand SARAM	n	n	n n+1†	n+p							
Operand Ext	n+nd	n+nd	n+nd	n+1+p+nd							

Example 1	SQRA	DAT30	;(DP =	= 6, PM = 0).			
				Before Instruction			After Instruction
		Data Mem	ory		Data Memor	ry	
		31Eh		OFh	31Eh		OFh
		TREG0		3h	TREG0		OFh
		Р		12Ch	Р		0E1h
		ACC	X	1F4h	ACC	0	320h
			С			С	
Example 2	SQRA	*, AR4	;(PM :	= 0).			
				Before Instruction			After Instruction
		ARP		3	ARP		4
		AR3		31Eh	AR3		31Eh
		Data Mem 31Eh	ory	OFh	Data Memor 31Eh	у	OFh
		TREG0		3h	TREG0		OFh
		P		12Ch	P		0E1h
		•			•		
		ACC		1F4h	ACC	101	320h

7

Syntax	Direct: Indirect	[<i>label</i>] t: [<i>label</i>]	SQRS SQRS	dma {ind} [,next	ARF	1				
Operands	0 ≤ dma 0 ≤ nex	a									
Opcode											
	15 1 Direct: 0	<u>14 13 12</u> 1 0 1	<u>11</u>	0 <u>9</u> 01	8 1	7	6	5 4 Data Me	3 emory	2 1 Address	0
	15 1	4 13 12	11 1	0 9	8	7	6	54	3	2 1	0
	Indirect: 0	1 0 1	0	0 1	1	1		See S	ubsec	tion 4.1.2	
Execution Description	(PC) + (ACC) - (dma) (dma) : Affects Affected The con tracted loaded	$1 \rightarrow PC$ – (shifted P \rightarrow TREG0 \times (dma) \rightarrow OV and C. d by PM an ntents of the from the a into TREG(registe P regi d OVM P regis iccumul), squar	r) → A ster ter, shif ator. T red, and	ted as he ao d stor	s defi ddres red in	ned by sed c	y the PN data me Pregiste	l statu emory er.	is bits, are value is	e sub- then
Words	1										
Cycles	Direct: Indirect	[<i>label</i>] t: [<i>label</i>]	SQRS SQRS	dma {ind} [,next	ARF]				
		· · · · · · · · · · · · · · · · · · ·	Cycle	Timing	s for	a Sin	gle ins	struction	1		
					PR	1	PDA	PSA		PE	
	Opera	and DARAM			1		1	1		1+p	
	Opera	and SARAM			1		1	1		1+p	

			2†	
Operand Ext	1+d	1+d	1+d	2+d+p
Cycle Timings	s for a Rep	peat (RPT)	Execution	1
	PR	PDA	PSA	PE
Operand DARAM	n	n	n	n+p
Operand SARAM	n	n	n	n+p
			n+1†	
Operand Ext	n+nd	n+nd	n+nd	n+1+p+nd

Example 1	SQRS	DAT9	;(DP	= 6,	PM = 0).			
	1			Befo	ore instruction			After instruction
		Data Mem	ory			Data Memor	у	······
		309h			08h	309h		08h
		TREG0			1124h	TREG0		08h
		Р			190h	Р		40h
		ACC	х		1450h	ACC	1	12C0h
			С				С	
Example 2	SORS	*.AR5	• (PM	(= 0)				
Example L	DYND	/-=	/(• • /				
	UQNU	,	, (Befo	ore instruction			After Instruction
	UQNU	ARP	/(Befo	ore instruction 3	ARP		After Instruction
	DYND	ARP AR3	, (Befo	ore Instruction 3 309h	ARP AR3		After Instruction 5 309h
	David	ARP AR3 Data Mem	ory	Befo	ore Instruction 3 309h	ARP AR3 Data Memory	y	After Instruction 5 309h
	David	ARP AR3 Data Mem 309h	ory	Befo	ore Instruction 3 309h 08h	ARP AR3 Data Memor 309h	y	After Instruction 5 309h 08h
	DAVD	ARP AR3 Data Mem 309h TREG0	ory	Befc	08h 1124h	ARP AR3 Data Memor 309h TREG0	y	After Instruction 5 309h 08h 08h
	5 yrs	ARP AR3 Data Mem 309h TREG0 P	ory		08h 1124h 190h	ARP AR3 Data Memor 309h TREG0 P	y	After Instruction 5 309h 08h 08h 40h
	5 yrs	ARP AR3 Data Mem 309h TREG0 P ACC	ory		08h 1124h 1450h	ARP AR3 Data Memor 309h TREG0 P ACC	y 1	After Instruction 5 309h 08h 08h 40h 12C0h

Syntax		Direc Indire	t: ect:	[<i>la</i> [<i>la</i>	bel] bel]	SST SST	#n, #n,	dma {ind}	[, <i>ne</i>	xt AR	P]						
Operands		0 ≤ di n = 0 0 ≤ ne	ma ≤ ,1 ext A	127 RP	<u>د</u> 7												
Opcode																	
		Store	Statu	us Re	giste	er O	SST	#0	•	-	•	-		~	•		•
	Direct [.]	15	0	13 0	0	1	10	<u>9</u> 1	8		0	<u> </u>	4 Men		Addr	 855	<u> </u>
	Direct						·		<u> </u>	<u> </u>		Duid		-	-		
	Indiract	15	14	13	12	<u>11</u>	10	9	8		6	5	4 . Sub	3	2	$\frac{1}{10}$	
	mairect		U Stati		U		1 	۱ سر	0			566	anc e	sect	ion 4.	1.2	
		Store	14	us Re 13	igisti 12	er 1 11	10	#1 9	8	7	6	5	4	3	2	1	0
	Direct:		0	0	0	1	1	1	1	0		Data	Men	nory	Addro	ess	Ť
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
	Indirect:		0	0	0	1	1	1	1	1	<u> </u>	See	Subs	ectio	 on 4.1	.2	Ť٦
Description		Statu status DP re cified regist data r to cha is obt more may t Statu	s regi s regi locat ter is i memo ange tained infori oe ac s regi	ister ister tion v not p ory o the I d from cess isters	STr STr e pre within hysion bhysion bhysion bhysion SP. I SP. I Sed. SST	n is sto n is all ocess in that ically i terrup n the ne aux In the	ored ways or au t pag modi ts, et indire kiliary indir ST1	in dat store itoma e is d fied. 1 cc., in cc., in cct ad y regi rect ad	ta m d in tical lefin This the ldres ster ddre	emor page lly for ed in allow direct ssing selec essing	y. In t 0, recess the the in s stor addr mode ted (mod	the di egard ne pay nstruc- rage of essin e, the (see f e, an	rect less ge to ction of the g mo data the L y pag	add of th be (. No e DF ode _ST ge ir	ressi ne va 0, and te th P regis witho emory instr n data	ng m Ilue o d the at the ster in out ha y add uction a mer	ode, f the spe- a DP n the aving lress n for mory
		trol R	egist	ers.													
Words		1															
Cycles		Direc Indire	t: ect:	[la. [la.	bel] bel]	SST SST	#n, #n,∙	dma {ind}	[, <i>ne</i> .	xt AR	<i>P</i>]						
						Cyc	e Tin	nings	for	a Sing	le Ins	struct	ion				
								PR		PDA		PSA	1	P	Έ		
		Оре	ərand	DAR	AM		· ·	1		1		1		1	+p		
		Оре	erand	SAR	AM		· ·	1		1		1		1	+p		
												2 †					
		Ope	erand	Ext			1	2+d		2+d		2+d		4	+d+p		

Cycle 1	Timings for a	Repeat (RP	T) Executio	on
	PR	PDA	PSA	PE
Operand DARAM	n	n	n	n+p
Operand SARAM	n	n	n n+2†	n+p
Operand Ext	2n+nd	2n+nd	2n+nd	2n+2+nd+p

Example 1	SST	#0,DAT96	;(DP = 6)		
			Before Instruction		After Instruction
		ST0	0A408h	ST0	0A408h
		Data Memory 60h	0Ah	Data Memory 60h	0A408h
Example 2	SST	#1,*,AR7			
			Before Instruction		After Instruction
		ARP	Before Instruction	ARP	After Instruction
		ARP AR0	Before Instruction 0 300h	ARP AR0	After Instruction 7 300h
		ARP AR0 ST1	Before Instruction 0 300h 2580h	ARP AR0 ST1	After Instruction 7 300h 2580h

	Indire Short Long	ict: Imm Imm	edia ediat	te: :e:	[lab [lab [lab	ei] S ei] S ei] S		{ind] #k #lk [,shift	ift1 [,, 2]	next	ARF	7]]			
	0 ≤ dı 0 ≤ sł 0 ≤ ne 0 ≤ k –3270 0 ≤ sł	ma ≤ nift1 : ext A ≤ 25 68 ≤ nift2 :	127 ≤ 16 RP ≤ 5 Ik ≤ 3 ≤ 15	(de ; 7 3276 (def	əfauli 7 faults	ts to (D)									
				·		•										
	Subtr	act fro	om a	ccum	ulato	r with	shift		_	-	_			-		_
Direct:	15 0	<u>14</u> 0	<u>13</u> 1	12	11	10 SHF	9 TT	8	7	6	_5 Dat	4 a Me	3 morv	2 Addr	1	<u> </u>
Direct.							·			L				-		
Indirect:	15	<u>14</u> 0	<u>13</u> 1	12	11	10 SHF	9 T †	8	/	6	5		3 Ihser	$\frac{2}{100}$	1	
indiroot.	Subtr	act fr				r with	chift	of 16					0000			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0	1	1	0	0	1	0	1	0		Dat	a Me	emory	Addr	ess	
								_		_						
Indiract	15	14	13	12		10	9	8	7	6	5	4	3	$\frac{2}{100}$	1	
man oct.		1		0										20011 4		
	Subtra 15	act fro	om Av 13	12 IC	nort II 11	nmeo 10	nate 9	8	7	6	5	4	3	2	1	0
Short:	1	0	1	1	1	0	1	0			8-	Bit C	onsta	ant		
	Subtra	act fro 14	om A 13	CC lo 12	ong in 11	nmedi 10	ate v 9	vith sl 8	nift 7	6	5	4	3	2	1	
Long:	1	0	1	1	1	1	1	1	1	0	1	0		SHF	- T †	
Ŧ							10	6-Bit (Const	ant						
	† See S	Sectio	n 4.5.													
	Direc	t or li	ndire	ct Ad	ddres	sing	:									
	(PC) (ACC Affect Affect Short (PC) (ACC	+ 1 -) - [(ts C a ted b Imm + 1 -) - k	→ P dma and (y SX edia → P → ,	C) × 2 DV. M ar te Ac C ACC	2 ^{shift1} nd O ^v ddres	「] → √M. ssing:	• AC	C								
	Direct: Indirect: Indirect: Short: Long:	Indirect: Short Long $0 \le di 0 \le si0 \le si0 \le si0 \le siSubtr15Direct:0Indirect:0Subtr15Direct:0Subtr15Direct:0Subtr15Direct:0Subtr15Direct:0Subtr15Direct:0Subtr15Direct:0Subtr15Direct:0Subtr15Direct:0Subtr15Direct:0Subtr15Direct:0Subtr15Direct:0Subtr15Direct:0Subtr15Direct:0Subtr15Short:1Subtr15Direct:0Subtr15Short:1Subtr1Subtr1Subtr1Short:1Short:1Short:1Short:1Short:1Short:(PC)(ACC$	Indirect: Short Imm Long Imm $0 \le dma \le$ $0 \le shift1 =$ $0 \le next A$ $0 \le k \le 25i$ $-32768 \le$ $0 \le shift2 =$ Subtract from 15 14 Direct: 0 0 Subtract from 15 14 Direct: 0 1 Subtract from 15 14 Indirect: 0 1 Subtract from 15 14 Indirect: 0 1 Subtract from 15 14 Long: 10 Subtract from 15 14 Short: 10 Subtract from 15 14 Short: 10 Subtract from 15 14 Long: 10 Subtract from 15 14 Short: 10 Subtract from 15 14 Short: 10 Subtract from 15 14 Long: 10 Subtract from 15 14 Short: 10 Subtract from 15 14 Short: 10 Subtract from 15 14 Long: 10 Subtract from 15 14 Long: 10 Subtract from 15 14 Short: 10 Subtract from 15 14 Long: 10 Subtract from 15 14 Short Imm	Indirect: Short Immediat $0 \le dma \le 127$ $0 \le shift1 \le 16$ $0 \le next ARP \le 0 \le k \le 255$ $-32768 \le lk \le 3$ $0 \le shift2 \le 15$ Subtract from at 15 14 13 Direct: 0 0 1 Subtract from at 15 14 13 Direct: 0 1 1 Subtract from At 15 14 13 Direct: 0 1 1 Subtract from At 15 14 13 Direct: 0 1 1 Subtract from At 15 14 13 Short: 1 0 1 Subtract from At 15 14 13 Long: 1 0 1 1 0 1 Subtract from At 15 14 13 Long: 1 0 1 1 0 1 Subtract from At 15 14 13 Long: 1 0 1 1 0 1 Subtract from At 15 14 13 Short: 1 0 1 Subtract from At 15 14 13 1 0 1 15 14 13 1 0 1 15	Indirect: Short Immediate: Long Immediate: $0 \le dma \le 127$ $0 \le shift1 \le 16$ (de $0 \le next ARP \le 7$ $0 \le k \le 255$ $-32768 \le lk \le 3276$ $0 \le shift2 \le 15$ (def Subtract from accum 15 14 13 12 Direct: 0 0 1 1 Subtract from accum 15 14 13 12 Indirect: 0 1 1 Subtract from accum 15 14 13 12 Direct: 0 1 1 0 Subtract from ACC st 15 14 13 12 Indirect: 0 1 1 0 Subtract from ACC st 15 14 13 12 Short: 1 0 1 1 Subtract from ACC st 15 14 13 12 Short: 1 0 1 1 Subtract from ACC lo 15 14 13 12 Short: 1 0 1 1 Subtract from ACC lo 15 14 13 12 Short: 1 0 1 1 Subtract from ACC lo 15 14 13 12 Long: 1 0 1 1 Subtract from ACC lo 15 14 13 12 Long: 1 0 1 1 Subtract from ACC lo 15 14 13 12 Affects C and OV. Affected by SXM ar Short Immediate Acc (PC) + 1 \rightarrow PC (ACC) $-k \rightarrow$ ACC	Indirect: [/ab Short Immediate: [/ab $Long Immediate: [/ab 0 \le dma \le 1270 \le shift1 \le 16 (default0 \le next ARP \le 70 \le k \le 255-32768 \le lk \le 327670 \le shift2 \le 15 (defaultsSubtract from accumulator15 \ 14 \ 13 \ 12 \ 11Direct: 0 \ 0 \ 1 \ 1Subtract from accumulator15 \ 14 \ 13 \ 12 \ 11Indirect: 0 \ 1 \ 1Subtract from accumulator15 \ 14 \ 13 \ 12 \ 11Direct: 0 \ 1 \ 1Subtract from accumulator15 \ 14 \ 13 \ 12 \ 11Direct: 0 \ 1 \ 1Subtract from accumulator15 \ 14 \ 13 \ 12 \ 11Direct: 0 \ 1 \ 1 \ 0 \ 0Subtract from ACC short in15 \ 14 \ 13 \ 12 \ 11Short: 1 \ 0 \ 1 \ 1 \ 1Subtract from ACC long in15 \ 14 \ 13 \ 12 \ 11Long: 15 \ 14 \ 13 \ 12 \ 11Long: 15 \ 14 \ 13 \ 12 \ 11Long: 15 \ 14 \ 13 \ 12 \ 11Affects C and OV.Affected by SXM and OVShort Immediate Address(PC) + 1 \rightarrow PC(ACC) - k \rightarrow ACC$	Indirect: [<i>label</i>] S Short Immediate: [<i>label</i>] S Long Immediate: [<i>label</i>] S $0 \le dma \le 127$ $0 \le shift1 \le 16$ (defaults to 0 $0 \le next ARP \le 7$ $0 \le k \le 255$ $-32768 \le lk \le 32767$ $0 \le shift2 \le 15$ (defaults to 0) Subtract from accumulator with 15 14 13 12 11 10 Direct: $0 0 1 1$ SHF Subtract from accumulator with 15 14 13 12 11 10 Indirect: $0 0 1 1$ SHF Subtract from accumulator with 15 14 13 12 11 10 Direct: $0 1 1 0 0 1$ Subtract from Acc short immedite 15 14 13 12 11 10 Short: $1 0 1 1 1 0$ Subtract from ACC short immedite 15 14 13 12 11 10 Subtract from ACC long immedite 15 14 13 12 11 10 Subtract from ACC long immedite 15 14 13 12 11 10 Long: $1 0 1 1 1 1$ f See Section 4.5. Direct or Indirect Addressing: $(PC) + 1 \rightarrow PC$ $(ACC) - [(dma) \times 2^{shift1}] \rightarrow$ Affected by SXM and OVM. Short Immediate Addressing: $(PC) + 1 \rightarrow PC$ $(ACC) - k \rightarrow ACC$	Indirect: $[label]$ SUB Short Immediate: $[label]$ SUB Long Immediate: $[label]$ SUB $0 \le dma \le 127$ $0 \le shift1 \le 16$ (defaults to 0) $0 \le next ARP \le 7$ $0 \le k \le 255$ $-32768 \le lk \le 32767$ $0 \le shift2 \le 15$ (defaults to 0) Subtract from accumulator with shift 15 14 13 12 11 10 9 Direct: $0 0 1 1$ SHFT [†] Subtract from accumulator with shift 15 14 13 12 11 10 9 Indirect: $0 0 1 1$ SHFT [†] Subtract from accumulator with shift 15 14 13 12 11 10 9 Direct: $0 1 1 0 1 0$ Subtract from ACC short immediate 15 14 13 12 11 10 9 Indirect: $0 1 1 0 1 0$ Subtract from ACC long immediate $15 14 13 12 11 10 9$ Short: $1 0 1 1 1 1 1$ Subtract from ACC long immediate $15 14 13 12 11 10 9$ Long: $1 0 1 1 1 1 1 1 1$ 1 0 1 1 1 1 1 1 1 Subtract from ACC long immediate $15 14 13 12 11 10 9$ Long: $1 0 1 1 1 1 1 1 1 1 $	Indirect: [label] SUB {Ind} Short Immediate: [label] SUB #k Long Immediate: [label] SUB #k 0 ≤ dma ≤ 127 0 ≤ shift1 ≤ 16 (defaults to 0) 0 ≤ next ARP ≤ 7 0 ≤ k ≤ 255 -32768 ≤ lk ≤ 32767 0 ≤ shift2 ≤ 15 (defaults to 0) Subtract from accumulator with shift 15 14 13 12 11 10 9 8 Direct: 0 0 1 1 SHFT [†] Subtract from accumulator with shift of 16 15 14 13 12 11 10 9 8 Indirect: 0 0 1 1 SHFT [†] Subtract from accumulator with shift of 16 15 14 13 12 11 10 9 8 Direct: 0 1 1 0 0 1 0 1 Subtract from ACC short immediate 15 14 13 12 11 10 9 8 Indirect: 15 14 13 12 11 10 9 8 Indirect: 0 1 1 0 0 1 0 1 Subtract from ACC short immediate 15 14 13 12 11 10 9 8 Short: 1 0 1 1 1 0 1 0 Subtract from ACC long immediate with sh 15 14 13 12 11 10 9 8 Long: 1 0 1 1 1 1 1 1 16-Bit 0 [†] See Section 4.5. Direct or Indirect Addressing: (PC) + 1 → PC (ACC) - [(dma) × 2 ^{shift1}] → ACC Affected by SXM and OVM. Short Immediate Addressing: (PC) + 1 → PC (ACC) - k → ACC	Indirect: [<i>Iabel</i>] SUB { <i>Ind</i> } [<i>.sh</i> Short Immediate: [<i>Iabel</i>] SUB # <i>k</i> Long Immediate: [<i>Iabel</i>] SUB # <i>lk</i> [<i>.shift</i> $0 \le \dim \le 127$ $0 \le \sinhift1 \le 16$ (defaults to 0) $0 \le next ARP \le 7$ $0 \le k \le 255$ $-32768 \le lk \le 32767$ $0 \le \sinhift2 \le 15$ (defaults to 0) Subtract from accumulator with shift $15 \ 14 \ 13 \ 12 \ 11 \ 10 \ 9 \ 8 \ 7$ Indirect: $0 \ 0 \ 1 \ 1 \ SHFT^{\dagger}$ 0 Indirect: $0 \ 1 \ 1 \ SHFT^{\dagger}$ 1 Subtract from accumulator with shift of 16 $15 \ 14 \ 13 \ 12 \ 11 \ 10 \ 9 \ 8 \ 7$ Direct: $0 \ 1 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0$ Indirect: $0 \ 1 \ 1 \ 0 \ 0 \ 1 \ 0 \ 1 \ 0$ Subtract from accumulator with shift of 16 $15 \ 14 \ 13 \ 12 \ 11 \ 10 \ 9 \ 8 \ 7$ Direct: $0 \ 1 \ 1 \ 0 \ 0 \ 1 \ 0 \ 1 \ 0$ Subtract from ACC short immediate $15 \ 14 \ 13 \ 12 \ 11 \ 10 \ 9 \ 8 \ 7$ Short: $1 \ 0 \ 1 \ 1 \ 0 \ 1 \ 1 \ 1 \ 0 \ 1 \ 0$ Subtract from ACC long immediate with shift $15 \ 14 \ 13 \ 12 \ 11 \ 10 \ 9 \ 8 \ 7$ Long: $1 \ 0 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ $	Indirect: [/abe] SUB (Ind) [, shift] [, Short Immediate: [/abe] SUB #k Long Immediate: [/abe] SUB #k [, shift2] $0 \le \dim \le 127$ $0 \le \sinhft1 \le 16$ (defaults to 0) $0 \le \operatorname{next} ARP \le 7$ $0 \le k \le 255$ $-32768 \le lk \le 32767$ $0 \le \sinhft2 \le 15$ (defaults to 0) Subtract from accumulator with shift $15 \ 14 \ 13 \ 12 \ 11 \ 10 \ 9 \ 8 \ 7 \ 6$ Direct: $0 \ 0 \ 1 \ 1 \ SHFT^{\dagger}$ 0 $15 \ 14 \ 13 \ 12 \ 11 \ 10 \ 9 \ 8 \ 7 \ 6$ Indirect: $0 \ 1 \ 1 \ SHFT^{\dagger}$ 1 Subtract from accumulator with shift of 16 $15 \ 14 \ 13 \ 12 \ 11 \ 10 \ 9 \ 8 \ 7 \ 6$ Direct: $0 \ 1 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0$ $15 \ 14 \ 13 \ 12 \ 11 \ 10 \ 9 \ 8 \ 7 \ 6$ Direct: $0 \ 1 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0$ $15 \ 14 \ 13 \ 12 \ 11 \ 10 \ 9 \ 8 \ 7 \ 6$ Indirect: $0 \ 1 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0$ Subtract from ACC short immediate $15 \ 14 \ 13 \ 12 \ 11 \ 10 \ 9 \ 8 \ 7 \ 6$ Short: $1 \ 0 \ 1 \ 1 \ 1 \ 1 \ 0 \ 1 \ 0$ Subtract from ACC long immediate with shift $15 \ 14 \ 13 \ 12 \ 11 \ 10 \ 9 \ 8 \ 7 \ 6$ Short: $1 \ 0 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 0 \ 1 \ 1$	Indirect: [Iabe] SUB {Ind} [.shift] [.next. Short Immediate: [Iabe] SUB {Ind} [.shift] [.next. Long Immediate: [Iabe] SUB #k Long Immediate: [Iabe] SUB #k [.shift2] $0 \le \dim \le 127$ $0 \le \sinhft1 \le 16$ (defaults to 0) $0 \le \operatorname{next} ARP \le 7$ $0 \le k \le 255$ $-32768 \le k \le 32767$ $0 \le \sinhft2 \le 15$ (defaults to 0) Subtract from accumulator with shift 15 14 13 12 11 10 9 8 7 6 5 Direct: $0 0 1 1 SHFT^{\dagger} 0 Dat$ 15 14 13 12 11 10 9 8 7 6 5 Indirect: $0 0 1 1 SHFT^{\dagger} 1 Se$ Subtract from accumulator with shift of 16 15 14 13 12 11 10 9 8 7 6 5 Direct: $0 1 1 0 1 0 1 0 Dat$ 15 14 13 12 11 10 9 8 7 6 5 Indirect: $0 1 1 0 1 0 1 0 Dat$ Subtract from ACC short immediate 15 14 13 12 11 10 9 8 7 6 5 Short: $1 0 1 1 1 0 1 0 8 8 7 6 5$ Long: $1 0 1 1 1 0 1 0 1 1 $	Indirect: [<i>label</i>] SUB { <i>indc</i> } [<i>shift1</i>], <i>next</i> AHA Short Immediate: [<i>label</i>] SUB # <i>k</i> Long Immediate: [<i>label</i>] SUB # <i>k</i> [<i>shift2</i>] $0 \le dma \le 127$ $0 \le dma \le 127$ $0 \le maxt$ ARP ≤ 7 $0 \le next$ ARP ≤ 7 $0 \le next$ ARP ≤ 7 $0 \le shift2 \le 15$ (defaults to 0) Subtract from accumulator with shift $15 \ 14 \ 13 \ 12 \ 11 \ 10 \ 9 \ 8 \ 7 \ 6 \ 5 \ 4$ Indirect: $0 \ 1 \ 1 \ SHFT^{\dagger}$ $1 \ See Su$ Subtract from accumulator with shift of 16 $15 \ 14 \ 13 \ 12 \ 11 \ 10 \ 9 \ 8 \ 7 \ 6 \ 5 \ 4$ Direct: $0 \ 1 \ 1 \ SHFT^{\dagger}$ $1 \ See Su$ Subtract from accumulator with shift of 16 $15 \ 14 \ 13 \ 12 \ 11 \ 10 \ 9 \ 8 \ 7 \ 6 \ 5 \ 4$ Direct: $0 \ 1 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 0$	Indirect: [Jabel] SUB {Ind} [,shift] [,next AHP]] Short Immediate: [Jabel] SUB #k Long Immediate: [Jabel] SUB #k [,shift2] 0 ≤ dma ≤ 127 0 ≤ shift1 ≤ 16 (defaults to 0) 0 ≤ next ARP ≤ 7 0 ≤ shift2 ≤ 15 (defaults to 0) Subtract from accumulator with shift 15 14 13 12 11 10 9 8 7 6 5 4 3 Direct: 0 0 1 1 SHFT [†] 0 Data Memory 15 14 13 12 11 10 9 8 7 6 5 4 3 Indirect: 0 0 1 1 SHFT [†] 1 See Subsect Subtract from accumulator with shift of 16 15 14 13 12 11 10 9 8 7 6 5 4 3 Direct: 0 1 1 0 1 0 1 0 Data Memory 15 14 13 12 11 10 9 8 7 6 5 4 3 Indirect: 0 1 1 0 0 1 0 1 0 Data Memory 15 14 13 12 11 10 9 8 7 6 5 4 3 Indirect: 0 1 1 0 0 1 0 1 0 Data Memory 15 14 13 12 11 10 9 8 7 6 5 4 3 Indirect: 0 1 1 0 0 1 0 1 0 Data Memory 15 14 13 12 11 10 9 8 7 6 5 4 3 Indirect: 1 0 1 1 1 0 0 1 0 B 7 6 5 4 3 Indirect: 0 1 1 0 0 1 0 1 0 Data Memory 15 14 13 12 11 10 9 8 7 6 5 4 3 Indirect: 1 0 1 1 1 0 0 1 0 B 8 7 6 5 4 3 Subtract from ACC short immediate 15 14 13 12 11 10 9 8 7 6 5 4 3 Short: 1 0 1 1 1 0 1 0 B 7 6 5 4 3 Long: 1 0 1 1 1 0 1 0 B 7 6 5 4 3 Long: 1 0 1 1 1 0 1 0 B 7 6 5 4 3 Direct or Indirect Addressing: (PC) + 1 → PC (ACC) - [(dma) × 2 ^{shift1}] → ACC Affected by SXM and OVM. Short Immediate Addressing: (PC) + 1 → PC (ACC) = k → ACC	Indirect: [<i>label</i>] SUB { <i>lnd</i> } [<i>j.shift</i>] [<i>next</i> AHP]] Short Immediate: [<i>label</i>] SUB # <i>k</i> Long Immediate: [<i>label</i>] SUB # <i>k</i> [<i>j.shift2</i>] 0 ≤ dma ≤ 127 0 ≤ shift1 ≤ 16 (defaults to 0) 0 ≤ next ARP ≤ 7 0 ≤ k ≤ 255 -32768 ≤ lk ≤ 32767 0 ≤ shift2 ≤ 15 (defaults to 0) Subtract from accumulator with shift 15 14 13 12 11 10 9 8 7 6 5 4 3 2 Direct: $0 0 1 1$ SHFT [†] 0 Data Memory Addr 15 14 13 12 11 10 9 8 7 6 5 4 3 2 Indirect: $0 1 1$ SHFT [†] 1 See Subsection 4. Subtract from accumulator with shift of 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 Direct: $0 1 1 0 0 1 0 1$ 0 Data Memory Addr 15 14 13 12 11 10 9 8 7 6 5 4 3 2 Direct: $0 1 1 0 0 1 0 1$ 0 Data Memory Addr 15 14 13 12 11 10 9 8 7 6 5 4 3 2 Indirect: $0 1 1 0 0 1 0 1$ 0 Data Memory Addr 15 14 13 12 11 10 9 8 7 6 5 4 3 2 Short: $1 0 1 1 1 0 0 1 0 1$ 1 See Subsection 4 Subtract from ACC short immediate 15 14 13 12 11 10 9 8 7 6 5 4 3 2 Short: $1 0 1 1 1 0 0 1 0 1$ 0 See Subsection 4 Subtract from ACC long immediate with shift 15 14 13 12 11 10 9 8 7 6 5 4 3 2 Long: $1 0 1 1 1 0 0 1 0 1$ 0 SHF 16-Bit Constant [†] See Section 4.5. Direct or Indirect Addressing: (PC) + 1 → PC (ACC) - [(dma) × 2 ^{shift1}] → ACC Affects C and OV. Affected by SXM and OVM. Short Immediate Addressing: (PC) + 1 → PC (ACC) - [k → ACC	Indirect: [abe] SUB {ind} [, shift] [, next AHP]] Short Immediate: [abe] SUB #k Long Immediate: [abe] SUB #k [, shift2] 0 ≤ dma ≤ 127 0 ≤ shift1 ≤ 16 (defaults to 0) 0 ≤ next ARP ≤ 7 0 ≤ shift1 ≤ 16 (defaults to 0) Subtract from accumulator with shift 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Indirect: 0 0 1 1 SHFT [†] 0 Data Memory Address 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Indirect: 0 0 1 1 SHFT [†] 1 See Subsection 4.1.2 Subtract from accumulator with shift of 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Indirect: 0 1 1 0 1 0 1 0 Data Memory Address 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Indirect: 0 1 1 0 0 1 0 1 0 Data Memory Address 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Indirect: 0 1 1 0 0 1 0 1 0 SHFT [†] 1 Indirect: 0 1 1 0 0 1 0 1 0 Data Memory Address 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Indirect: 0 1 1 0 0 1 0 1 0 SHFT [†] 1 Subtract from ACC short immediate 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Indirect: 1 0 1 1 1 1 0 1 0 SHFT [†] 10 1 1 1 0 1 0 SHFT [†] Subtract from ACC short immediate 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Long: 1 0 1 1 1 1 1 1 0 1 0 SHFT [†] 16-Bit Constant [†] See Section 4.5. Direct or Indirect Addressing: (PC) + 1 → PC (ACC) - [(dma) × 2 ^{shift1}] → ACC Affects C and OV. Affected by SXM and OVM. Short Immediate Addressing: (PC) + 1 → PC (ACC) - k → ACC

Long Immediate Addressing:

 $(PC) + 2 \rightarrow PC$ (ACC) - Ik $\times 2^{\text{shift}2} \rightarrow ACC$ Affects C and OV. Affected by SXM and OVM.

Description The contents of the addressed data memory location or a 16-bit constant are left-shifted and subtracted from the accumulator if direct, indirect, or long immediate addressing is used. During shifting, low-order bits are zero-filled. High-order bits are sign-extended if SXM = 1 and zero-filled if SXM = 0. The result is then stored in the accumulator.

When short immediate addressing is used, an 8-bit positive constant is subtracted from the accumulator. In this case, no shift value may be specified, the subtraction is unaffected by SXM, and the instruction is not repeatable.

The carry bit is reset to zero if the result of a subtraction generates a borrow; otherwise, it is set to 1. If a 16-bit shift is specified with the subtraction, the instruction may reset the carry bit to 0 only if the result of the subtraction generates a borrow; otherwise, C is unaffected.

Words

Cycles

(Direct, indirect, or short immediate)

2 (Long immediate)

1

Direct:

Indirect:

[label] SUB dma [,shift1] [label] SUB {ind} [,shift1 [,next ARP]]

Cycle Timi	ngs for a S	Single Inst	ruction	
	PR	PDA	PSA	PE
Operand DARAM	1	1	1	1+p
Operand SARAM	1	1	1	1+p
			2†	
Operand Ext	1+d	1+d	1+d	2+d+p
Cycle Timings	for a Rep	eat (RPT)	Execution	
	PR	PDA	PSA	PE
Operand DARAM	n	n	n	n+p
Operand SARAM	n	n	n	n+p
			n+1†	
Operand Ext	n+nd	n+nd	n+nd	n+1+p+nd

[†] If the operand and the code are in the same SARAM block.

Short Immediate: [label] SUB #k

Cycle Timings for a Single Instruction									
PR	PDA	PE							
1	1	1	1+p						

		Cycle Timings for a Repeat (RPT) Execution												
	PR	PDA	PSA	PE										
			Not I	Repeatable										
	Long Immed	diate: [<i>lat</i>	oelj SUB #/	k [, <i>shift2</i>]										
		Cyc	le Timings f	or a Single I	nstructio	n								
	PR	PDA	PSA	PE										
	2	2	2	2+2p										
		Cycle '	Timings for a	a Repeat (RF	T) Execu	ution								
		,,, <u>.</u>	Not I	Repeatable										
Example 1	SUB DAT	80 ;(DP =	8, SXM=0)											
			Before Instru	ction			After instruction							
	Data	Memory 50b	ſ	Data	a Memory 450h		11b							
	Ā		[24h	ACC	I	13h							
		c				C								
Example 2	SUB *-,	1,AR0 ;(SX	(M = 0)											
•	•		Before Instru	ction			After Instruction							
	A	RP		7	ARP		0							
	Data I A	Memory R7	[Data 301h	a Memory AR7		300h							
	3	01h		04h	301h		04h							
	A	cc X		09h	ACC	1	01h							
		С				С								
Example 3	SUB #8h	; (SXM	= 1)											
			Before Instru	ction			After Instruction							
	A			07h	ACC	0	0FFFFFFFFh							
		C				C								
Example 4	SUB #0F	FFh,4 ;(S	SXM = 0)											
	A	.cc X	Before Instru	ction FFFh	ACC	1 c	After Instruction OFh							

Syntax		Direct Indire	t: ct:	[lal [lal	bel] bel]	SUB SUB	B dı B {iı	ma nd} [,	next	ARF]						
Operands		0 ≤ dr 0 ≤ ne	na ≤ ext Al	127 RP ≤	7												
Opcode																	
-		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	1	1	0	0	1	0	0	0		Data	a Mei	mory	Addre	əss	
		15	14	13	12	11_	10	9	8	7	6	5	4	3	2	1	0
I	ndirect:	0	1	1	0	0	1	0	0	1		See	Sub	sectio	on 4.1	.2	
Execution Description Words Cycles	 (PC) + 1 → PC (ACC) - (dma) - (logical inversion of C) → ACC Affects OV and C. Affected by OVM. Not affected by SXM. The contents of the addressed data memory location and the logical inversion of the carry bit are subtracted from the accumulator with sign extension suppressed. The carry bit is then affected in the normal manner. The SUBB instruction can be used in performing multiple-precision arithmetic. 1 																
		maire	Cl.	liai	Jeij	300	D {"	<i>10</i> } [,	nexi	АПГ]						
						Cyc	le Tin	nings	s for	a Sin	gle In	struc	tion				
								1	PR		PDA	F	PSA		PE		
		Оре	erand	DAR	AM							1			1+p		
		Оре	erand	SAR	AM					1	1	1			1+p		
												2	2†				
		Оре	erand	Ext				1	+d		l+d	1	+d		2+d+j	p	
					С	ycle T	imin	gs fo	r a R	epea	t (RPT) Ex	ecuti	on			
									PR		PDA	F	PSA	Τ	PE		
		Ope	erand	DAR	AM			1	1	1	า	r	ו	\top	n+p		
		Оре	erand	SAR	AM				۱		า	r	1		n+p		
												r	1+1 [†]				

n+nd

n+nd

Operand Ext

n+nd

n+1+p+nd



In the first example, C is originally zeroed, presumably from the result of a previous subtract instruction that performed a borrow. The effective operation performed was 6 - 6 - (0-) = -1, generating another borrow (resetting carry) in the process. In the second example, no borrow was previously generated (C=1), and the result from the subtract instruction does not generate a borrow.

SUBC Conditional Subtract

Syntax	Direct: [<i>label</i>] SUBC <i>dma</i> Indirect: [<i>label</i>] SUBC { <i>ind</i> } [, <i>next ARP</i>]
Operands	0 ≤ dma ≤ 127 0 ≤ next ARP ≤ 7
Opcode	
	<u>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</u>
	Direct: 0 0 0 0 1 0 1 0 0 Data Memory Address
h	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ndirect: 0 0 0 1 0 1 0 See Subsection 4.1.2 0
Execution	$\begin{array}{l} (PC) + 1 \rightarrow PC \\ (ACC) - [(dma) \times 2^{15}] \rightarrow ALU \ output \\ \\ \text{If ALU output } ≥ 0: \\ & \text{Then (ALU output)} \times 2 + 1 \rightarrow ACC; \\ & \text{Else (ACC)} \times 2 \rightarrow ACC. \\ \\ \\ \text{Affects OV and C.} \\ \\ \\ \text{Affected by SXM.} \\ \\ \text{Not affected by SXM, and OVM (no saturation).} \end{array}$
Description	The SUBC instruction performs conditional subtraction, which may be used for division. The 16-bit dividend is placed in the low accumulator, and the high accumulator is zeroed. The divisor is in data memory. SUBC is executed 16 times for 16-bit division. After completion of the last SUBC, the quotient of the division is in the lower-order 16-bit field of the accumulator, and the remainder is in the higher-order 16-bits of the accumulator. SUBC assumes that the divisor and the dividend are both positive. The divisor is not sign extended. The dividend, which is in the accumulator, must initially be positive (that is, bit 31 must be 0) and must remain positive following the accumulator shift, which occurs in the first portion of the SUBC execution.
	be placed in the accumulator and left-shifted by the number of leading nonsig- nificant zeroes. The number of executions of SUBC is reduced from 16 by that number. One leading zero is always significant.
	Note that SUBC affects OV but is not affected by OVM, and therefore the accu- mulator does not saturate upon positive or negative overflows when executing this instruction. The carry bit is affected in the normal manner during this in- struction.
Words	1

Cycles	Direct: [<i>label</i>] SUBC <i>dma</i> Indirect: [<i>label</i>] SUBC { <i>ind</i> } [, <i>next ARP</i>]										
			Cycle Timi	ngs for a S	Single Inst	ruction					
				PR	PDA	PSA	PE				
	Operan	d DARAM		1	1	1	1+p				
	Operan	d SARAM		1	1	1 2†	1+p				
	Operan	d Ext		1+d	1+d	1+d	2+d+p				
		Сус	le Timings	for a Repe	at (RPT) E	Execution	n				
				PR	PDA	PSA	PE				
	Operan	d DARAM		n	n	n	n+p				
	Operan	d SARAM		n	n	n n+1†	n+p				
	Operan	d Ext		n+nd	n+nd	n+nd	n+1+p+nd				
Example 1	[†] If the oper	rand and the c AT2 ; (D)	code are in the P = 6)	e same SAR	AM block.						
			Before	instruction			After Instruction				
	Da	ata Memory 302h ACC X C		01h 04h	Data M 302 AC	emory 2h C O C	01h 08h				
Example 2	RPT # SUBC *	15									
			Before	Instruction			After Instruction				
		ARP		3	AR	Р	3				
		AR3		1000h	AR	3	1000h				
	Da	ata Memory 1000h		07h	Data Mo 100	emory Oh	07h				
		ACC X		41h	AC	c 1 c	20009h				

[label] SUBC dma Direct:

Syntax	1	Direct Indire	: ct:	[lab [lab	el] el]	SUB SUB	5 di 5 {ii	ma nd} [,	next	ARF	7						
Operands	(0 ≤ dn 0 ≤ ne	na ≤ ext Al	127 RP ≤ Î	7												
Opcode																	
	Direct:	15	14	13	12	<u>11</u>	10	9	8	7	6	5 Data	4 Men	3	2 Addre	1	
	Direct.	15	14	12	12		10	- <u>'</u>	0	7	ـــــــــــــــــــــــــــــــــــــ	5	A 101011	2	2	1	
	Indirect:	0	1	1	0	0	1	- 3 - 1	0	/		Se	e Sub	sect	ion 4.	1.2	\neg
Execution Description	$(PC) + 1 \rightarrow PC$ $(ACC) - (dma) \rightarrow ACC$ Affects OV and C; affected by OVM. Not affected by SXM. The contents of the specified data memory location are subtracted from the accumulator with sign extension suppressed. The data is treated as a 16-bit unsigned number, regardless of SXM. The accumulator behaves as a signed number. SUBS produces the same results as a SUB instruction with SXM = 0 and a shift count of 0.												n the 6-bit gned XM =				
Words		1															
Cycles		Direct Indire	: ct:	[<i>lab</i> [<i>lab</i>	el] el]	SUB SUB	S di S {ii	ma nd} [,	next	ARF]						
						Cycl	e Tir	ning	s for	a Sin	gle In	struc	tion				
								I	PR		PDA	F	PSA		PE		
		Ope	rand	DARA	١M			<u> </u>			1	1			1+p		
		Оре	rand	SARA	M					Т	1	1		T	1+p		

Operand SARAM		1	1 ot	1+p
			2'	
Operand Ext	1+d	1+d	1+d	2+d+p
Cycle Timings	s for a Rep	eat (RPT)	Execution	ו
	PR	PDA	PSA	PE
Operand DARAM	n	n	n	n+p
Operand SARAM	n	n	n	n+p
		1	n+1†	
Operand Ext	n+nd	n+nd	n+nd	n+1+p+nd

Example 1	SUBS DAT	2;(DP =	16, SXM = 1). Before Instruction			After Instruction
	Data 8 /	Memory 102h [ACC X [C	0F003h 0F105h	Data Memory 802h ACC	' 1 0	0F003h
Example 2	SUBS *	;(SXM = 1)	Before Instruction			After Instruction
	ļ		0	ARP		0
		ARO [310h	AR0		310h
	Data 3	Memory 10h	0F003h	Data Memory 310h	1	0F003h

Operand Ext

Syntax	Direct: Indirect:	[label] SI [label] SI	JBT <i>dı</i> JBT {ir	na nd} [, <i>next</i>	ARP]					
Operands	0 ≤ dma ≤ 0 ≤ next Al	127 RP ≤ 7								
Opcode	15 14	<u>13 12 1</u>	1 10	98	7	6 5	5 4	3	11	_0
Di	rect: 0 1	1 0	0 1	1 1	0		Data Memo	ory Addr	ess	
Indi	15 14 rect: 0 1	<u>13 12 1</u> 1 0 0	1 10 D 1	9 8 1 1	7	65	5 4 See Subs	3 2 ection 4	1 .1.2	0
Execution	(PC) + 1 - (ACC) – [(d	→ PC dma) × 2 ^{Ti}	REG1(3⊣	⁰⁾] → (A	CC)					
	If SXM = 1 Then (If SXM = 0 Then (: dma) is sig : dma) is no	n-exten t sign-e:	ded. xtended.						
	Affects OV	and C; aff	ected by	y SXM ar	ld OV	M.				
Description	The data n The left-sh from 0 to 15 on the data	nemory val ift is define 5 bits. The r a memory v	ue is le ed by the esult rej value is	ft-shifted e four LS places the controlle	and s Bs of accu d by tl	ubtrac TREG Imulato he SXN	ted from 1, resultin or content M status I	the acc ng in sh ts. Sign bit.	cumul ift opt exten	ator. tions nsion
	Software c of the PMS TREG0 to	ompatibility T status reg write to all	v with th gister to three T	e 'C25 ca zero. Thi: REGs.	n be r s caus	naintai ses any	ned by so 'C25 inst	etting th truction	e TRi that lo	M bit oads
Words	1									
Cycles	Direct: Indirect:	[label] S [label] S	UBT <i>dı</i> UBT {ir	<i>na</i> nd} [, <i>next</i>	ARP]					
		C	ycle Tir	nings for	a Sing	jle Inst	ruction			
				PR	P	DA	PSA	PE		
	Operand	DARAM		1	1		1	1+p		
	Operand	SARAM		1			1 2 [†]	1+p		

1+d

2+d+p

1+d

1+d

Cycle Ti	mings for a Re	peat (RPT)	Executio	n
	PR	PDA	PSA	PE
Operand DARAM	n	n	n	n+p
Operand SARAM	n	n	n	n+p
			n+1†	
Operand Ext	n+nd	n+nd	n+nd	n+1+p+nd

Example 1	SUBT	DAT127	;(DP	= 4) Before Instruction		After Instruction
		Data Memo 2FFh	ry	06h	Data Memory 2FFh	06h
		TREG1		08h	TREG1	08h
		ACC	X	0FDA5h	ACC 1	1 0F7A5h
			С		С	0
Example 2	SUBT	*				
				Before Instruction		After Instruction
		ARP		Before Instruction	ARP	After Instruction
		ARP AR1		Before Instruction 1 800h	ARP AR1	After Instruction 1 800h
		ARP AR1 Data Memo 800h	iry	Before Instruction 1 800h 01h	ARP AR1 Data Memory 800h	After Instruction 1 800h 01h
		ARP AR1 Data Memo 800h TREG1	ry	Before Instruction 1 800h 01h 08h	ARP AR1 Data Memory 800h TREG1	After Instruction 1 800h 01h 08h
		ARP AR1 Data Memo 800h TREG1 ACC	''y	Before Instruction 1 800h 01h 08h 0h	ARP AR1 Data Memory 800h TREG1 ACC	After Instruction 1 800h 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

TBLR Table Read

Syntax	Direct: Indirect:	Direct: [<i>label</i>] TBLR <i>dma</i> Indirect: [<i>label</i>] TBLR { <i>ind</i> } [, <i>next ARP</i>]											
Operands	0 ≤ dma ≤ 0 ≤ next A	127 RP ≤ 7											
Opcode													
	15 14 Direct: 1 0	<u>13 12</u> 1 0	<u>11 1</u> 0 1	0 <u>9</u> 1	8	7	6	5 Data	4 Mei	3 morv	2 Addr	1 ess	
		10 10	44 4	· ·		<u> </u>			4	0			
In	15 14 ndirect: 1 0	1 <u>3</u> 1 <u>2</u> 1 0	0	0 <u>9</u> 11	8	/	<u>ь</u>	5 Se	4 e Sul	3 bsect	ion 4	.1.2	
Execution	(PC) + 1 (PFC) → (ACC(15–	→ PC MCS 0)) → P	FC										
	If (repeat counter) ≠ 0: Then (pma, addressed by PFC) → dma, Modify AR(ARP) and ARP as specified, (PFC) + 1 → PFC (repeat counter) -1 → repeat counter. Else (pma, addressed by PFC) → dma, Modify AR(ARP) and ARP as specified. (MCS) → PFC												
Description	The TBLR a data me dress is de a read fror When the struction, once each	instruction mory loca offined by the n program repeat m and the p n cycle.	on trans ation spe the low- n memo node is n progran	ifers a ecified order 1 ry is pe used, 7 1 coun	word by the 6 bits orform FBLR ter th	l from e ins s of th ned, f effe nat co	n a loc tructione acc followe ctively ontain	ation on. Th cumul ed by / bec s the	in p e pr ator a wr ome AC	orogra ogra For ite to s a s CL i	am n m me this (data single s inc	nemo emor opera a mer e-cycl reme	y ad- ation, nory. le in- ented
Words	1												
Cycles	Direct: Indirect:	[label] [label]	TBLR TBLR	dma {ind}	[,nex	t ARI	7						

Cycle Timings for a Single Instruction									
	PR	PDA	PSA	PE					
Source DARAM/ROM Destination DARAM	3	3	3	3+p _{code}					
Source SARAM Destination DARAM	3	3	3	3+p _{code}					
Source Ext Destination DARAM	3+p _{src}	3+p _{src}	3+p _{src}	3+p _{src} +p _{code}					
Source DARAM/ROM Destination SARAM	3	3	3 4†	3+p _{code}					

Cycle Timings for a Single Instruction (Continued)											
	PR	PDA	PSA	PE							
Source SARAM Destination SARAM	3	3	3 4†	3+p _{code}							
Source Ext Destination SARAM	3+p _{src}	3+p _{src}	3+p _{src} 4+p _{src} †	3+p _{src} +p _{code}							
Source DARAM/ROM Destination Ext	4+d _{dst}	4+d _{dst}	4+d _{dst}	6+d _{dst} +p _{code}							
Source SARAM Destination Ext	4+d _{dst}	4+d _{dst}	4+d _{dst}	6+d _{dst} +p _{code}							
Source Ext Destination Ext	4+p _{src} +d _{dst}	4+p _{src} +d _{dst}	4+p _{src} +d _{dst}	6+p _{src} +d _{dst} +p _{code}							
	Cycle Timings	s for a Repeat (RPT) Execution								
	PR	PDA	PSA	PE							
Source DARAM/ROM Destination DARAM	n+2	n+2	n+2	n+2+p _{code}							
Source SARAM Destination DARAM	n+2	n+2	n+2	n+2+p _{code}							
Source Ext Destination DARAM	n+2+np _{src}	n+2+np _{src}	n+2+np _{src}	n+2+np _{src} +p _{code}							
Source DARAM/ROM Destination SARAM	n+2	n+2	n+2 n+4 [†]	n+2+p _{code}							
Source SARAM Destination SARAM	n+2 2n‡	n+2 2n‡	n+2 2n‡ 2n+2§	n+2+p _{code} 2n‡							
Source Ext Destination SARAM	n+2+np _{src}	n+2+np _{src}	n+2+np _{src} n+4+np _{src} †	n+2+np _{src} +p _{code}							
Source DARAM/ROM Destination Ext	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+4+nd _{dst} +p _{code}							
Source SARAM Destination Ext	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+4+nd _{dst} +p _{code}							
Source Ext Destination Ext	4n+np _{src} +nd _{dst}	4n+np _{src} +nd _{dst}	4n+np _{src} +nd _{dst}	4n+2+np _{src} +nd _{dst} + P _{code}							

[‡] If both the source and the destination operands are in the same SARAM block.

§ If both operands and the code are in the same SARAM block.

TBLR Table Read

Example 1	TBLR DAT6 ;(DP	= 4)		
		Before Instruction		After Instruction
	ACC	23h	ACC	23h
	Program Memory 23h	306h	Program Memory 23h	
	Data Memory 206h	75h	Data Memory 206h	306h
Example 2	TBLR *.AR7			
<i>p</i>		Before Instruction		After Instruction
	ARP	Before Instruction	ARP	After Instruction
F	ARP AR0	Before Instruction 0 300h	ARP AR0	After Instruction 7 300h
F	ARP AR0 ACC	Before Instruction 0 300h 24h	ARP AR0 ACC	After Instruction 7 300h 24h
F	ARP AR0 ACC Program Memory 24h	Before Instruction 0 300h 24h 307h	ARP AR0 ACC Program Memory 24h	After Instruction 7 300h 24h 307h

Syntax	Direct: Indirect:	[label] [label]	TBLW TBLW	dma {ind} [,next /	ARP]	1					
Operands	0 ≤ dma ≤ 0 ≤ next A	: 127 \RP ≤ 7										
Opcode	15 14 Direct: 1 0	<u>13 12</u>	<u>11 1</u>) 9	8	7	<u>6 5</u>	4 ta Mo	3	2 Addr	1	_0
	15 14 Indirect: 1 0	<u>13 12</u> 1 0	<u>11 10</u>) 9 1	8	7 1	6 5 S	4 66 Su	3 bsec	2 tion 4	1	
Execution	(PC) + 1 (PFC) → (ACC(15-	→ PC MCS -0)) → P	FC			<u> </u>]
	If (repeat counter) ≠ 0: Then (dma, addressed by PFC) → pma, Modify AR(ARP) and ARP as specified, (PFC) + 1 → PFC (repeat counter) -1 → repeat counter. Else (dma, addressed by PFC) → pma, Modify AR(ARP) and ARP as specified.											
Description	on The TBLW instruction transfers a word in data memory to program memory. The data memory address is specified by the instruction, and the program memory address is specified by the lower 16 bits of the accumulator. A read from data memory is followed by a write to program memory to complete the instruction. When the repeat mode is used, TBLW effectively becomes a sing- le-cycle instruction, and the program counter that contains the ACCL is in- cremented once each cycle.											
Words	1											
Cycles	Direct: Indirect:	[<i>label</i>] [<i>label</i>]	TBLW TBLW	dma {ind} [,next /	ARP]					

Cycle Timings for a Single Instruction											
PR PDA PSA PE											
Source DARAM Destination DARAM	3	3	3	3+p _{code}							
Source SARAM Destination DARAM	3	3	3	3+p _{code}							
Source Ext Destination DARAM	3+d _{src}	3+d _{src}	3+d _{src}	3+d _{src} +p _{code}							
Destination SARAM Source DARAM	3	3	3 4†	3+p _{code}							

Cycle Timings for a Single Instruction (Continued)										
	PR	PDA	PSA	PE						
Source SARAM Destination SARAM	3	3	3 4†	3+p _{code}						
Source Ext Destination SARAM	3+d _{src}	3+d _{src}	3+d _{src} 4+d _{src} †	3+d _{src} +p _{code}						
Source DARAM Destination Ext	4+p _{dst}	4+p _{dst}	4+p _{dst}	5+p _{dst} +p _{code}						
Source SARAM Destination Ext	4+p _{dst}	4+p _{dst}	4+p _{dst}	5+p _{dst} +p _{code}						
Source Ext Destination Ext	4+d _{src} +p _{dst}	4+d _{src} +p _{dst}	4+d _{src} +p _{dst}	5+d _{src} +p _{dst} +p _{code}						
	Cycle Timin	gs for a Repeat (RI	PT) Execution							
	PR	PDA	PSA	PE						
Source DARAM Destination DARAM	n+2	n+2	n+2	n+2+p _{code}						
Source SARAM Destination DARAM	n+2	n+2	n+2	n+2+p _{code}						
Source Ext Destination DARAM	n+2+nd _{src}	n+2+nd _{src}	n+2+nd _{src}	n+2+nd _{src} +p _{code}						
Source DARAM Destination SARAM	n+2	n+2	n+2 n+3 [†]	n+2+p _{code}						
Source SARAM Destination SARAM	n+2 2n‡	n+2 2n‡	n+2 2n‡ 2n+1§	n+2+p _{code} 2n [‡]						
Source Ext Destination SARAM	n+2+nd _{src}	n+2+nd _{src}	n+2+nd _{src} n+3+nd _{src} †	n+2+nd _{src} +p _{code}						
Source DARAM Destination Ext	2n+2+np _{dst}	2n+2+np _{dst}	2n+2+np _{dst}	2n+3+np _{dst} +p _{code}						
Source SARAM Destination Ext	2n+2+np _{dst}	2n+2+np _{dst}	2n+2+np _{dst}	2n+3+np _{dst} +p _{code}						
Source Ext Destination Ext	4n+nd _{src} +np _{dst}	4n+nd _{src} +np _{dst}	4n+nd _{src} +np _{dst}	4n+1+nd _{src} +np _{dst} + P _{code}						

 † If the destination operand and the code are in the same SARAM block.

[‡] If both the source and the destination operands are in the same SARAM block.

§ If both operands and the code are in the same SARAM block.

Example 1	TBLW DAT5 ;(DP	= 32)		
		Before Instruction		After instruction
	ACC	257h	ACC	257h
	Data Memory 1905h	4339h	Data Memory 1905h	4339h
	Program Memory 257h	306h	Program Memory 257h	4399h
Example 2	TBLW *			
		Before Instruction		After Instruction
	ARP	6	ARP	6
	AR6	1006h	AR6	1006h
	ACC	258h	ACC	258h
	Data Memory		Data Memory	
	1006h	4340h	1006h	4340h
	Program Memory	307b	Program Memory	4340b
	2001	1 30/11	20011	

Syntax	[<i>label</i>] T	RAP													
Operands	None														
Opcode	15 14 1 0	<u>13</u> 1	<u>12</u> 1	<u>11</u> 1	<u>10</u> 1	9 1	8 0	7 0	6 1	5 0	4	3 0	2 0	1 0	0
Execution	(PC) + 1 22h → Not affeo	→ s PC cted b	stack y INT	「M; c	loes i	not a	ffect	INTI	И.						
Description	The TRA program the hard struction stack en after the	P ins mem ware to tra ables TRAI	tructi ory lo stack ansfe a retu P) fro	on is ocatio . The r con urn in m th	a so on 22 e inst trol to struc e sta	ftwai h and ruction the tion ck. T	re inte d pus on at TRA to pop	errup hes f loca P ro p the RAP	ot tha the p tion t utine retui	it trar rogra 22h r 22h r 2. Put rn PC ructic	nsfers am co may o ting (poi on is	s pro ounte conta the F nts to not n	gram er plu: ain a PC + o the i naska	i cont s one brand 1 ont instru able.	trol to onto ch in- to the action
Words	1														
Cycles	[label] T	RAP													
				Cyc	e Tin	nings	for a	a Sin	gle In	struc	tion				
	PR		PDA		P	SA		PE							
	4		4		4			4+3	lp†						
			Су	cle T	iming	ys fo	r a Re	epeat	t (RP	T) Ex	ecuti	on			
						No	ot Rep	peata	ble						
	[†] The 'C5x tinuity is	perforr taken,	ns spe these	culati two in	ve fetc structio	hing b on wa	y read rds ar	ling tw e disc	vo add arded	itional I.	instru	ction v	vords.	lfPCo	liscon-

Example

TRAP ;Control is passed to program memory location 22h and ;PC + 1 is pushed onto the stack.

Syntax	[label] XC	[label] XC k [,cond1] [,cond2] [,]										
Operands	k = 1 or 2											
	Conditions:	ACC ACC ACC ACC ACC ACC C=0 C=1 OV=0 OV=1 BIO I BIO I TC=0 TC=1 Unco	=0 <0 <0 ≤0 ≥0) pw) nditional									
Opcode								-				
		<u>3 12 11</u>	10 9 1 TP	<u>87</u>	<u>65</u> 71VC †	4 3	$\frac{2}{71}$					
	[†] See Section 4	1.5.	<u> </u>		2140		2LVO ·	J				
Execution	If (condition) Then ne Else exe	(s)) ext k instructi ecute NOP's	ons exect for next k	uted instructi	ons							
Description	If k = 2 and instructions met, the one ditions are n tions of con words follow	conditions ar following the -word instruc- ot met, one c ditions are r ring the XC a s tested ar Therefore 1	re met, the XC instruction follow or two NOF meaningfu are uninter e sample	e one two uction ex ving the > s are ex il. The X rruptible. ed one	-word inst ecute. If k (C instruct ecuted. N C instruct full cycle refore the	truction o tion exec ote that r tion and e before XC is a	r two one conditior utes. If the not all con two-instru- two-instru- the XC single-co	-word ns are e con- nbina- uction				
	instruction Instruction Interrupt c	n, its execut n prior to th peration wi	ion will n ne XC do th the XC	ot affect es affec can cau	the cond t the con ise unde	ition of t dition b sired res	the XC. If eing tes sults.	the ted,				
Words	1			<u></u>								
Cycles	[label] XC	k [, <i>cond1</i>] [,	cond2] [,	.]								
		Cycl	e Timings	for a Sin	gle Instruc	tion						
	PR	PDA	PSA	PE								
	1	1	1	1+p								
		Cycle T	imings for	a Repea	t (RPT) Ex	ecution						
			Not	Repeata	ble							

Example

XC 1,LEQ,C MAR *+ ADD DAT100

If the accumulator contents are less than or equal to zero and the carry bit is set, the ARP is modified prior to the execution of the ADD instruction.

Syntax		Direc Indire Long	t: ect: Imm	ediat	te:	[<i>lab</i> [<i>lab</i> [<i>lab</i>	oel] > oel] > oel] >	(OR (OR (OR	dma {inc #lk,	1 } [,ne [,shif	ext Al f]	7 <i>P</i>]					
Operands		0 ≤ di 0 ≤ n lk: 16 0 ≤ sl	ma ≤ əxt A -bit c nift ≤	127 RP	≤ 7 ant												
Opcode																	
	Direct	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
	Direct		1	1	0					0		Dat		mory	Addr	ess	
	Indiract	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
	manect.				0			0	0				ee 5	ubsec		4.1.2	
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
	Long:		0	1				16-	Bit Co	onsta	nt	0	1		51		
		ـــــــــــــــــــــــــــــــــــــ		10	10		10									4	
				13	12	1	10	9	<u>8</u> 0		0	<u> </u>	4	3	2	1	
		- <u>'</u> -	<u> </u>				•	16-	Bit C	onsta	nt						
		XOR † See :	with A Sectio	ACC n 4.5.	ong i	mme	diate	with s	shift c	of 16							
Execution	;	Direc (PC) (ACC (ACC	t or li + 1 (15– (31–	ndire → P 0)) 3 16))	ct Ac C KOR → /	ddres dma ACC	ssing a → (31– ⁻	: AC(16)	C(15-	-0)							
		Long (PC) (ACC	Imm + 2 (31–	ediat → P 0)))	te Ad C KOR	ldres (lk :	sing: × 2 ^{sl}	nift) -	→ A(CC(3	1—0)						
Description		With the with the with the accur const and located and	direc he cc nulat ant is ow-or	t or i onten or is shif der t	ndire ts of una ted a pits o	ect ac the a ffecto ind zo f the	ddres addre ed. V ero-e accu	sing ssed Vith i xten umula	, the data mme ded c ator.	low h men diate on bo The c	nalf o nory l addi th en arry l	f the ocat ressi ds ar oit (C	ion; t ing, t nd X(C) is t	umul he u he k ORec unaff	ator pper ong in d with ected	is XC half c mme the d by X	ORed of the diate high- KOR.
Words		1 ([Direc	t or i	ndire	ct ac	dres	sing))								
	:	2 (l	ong	imm	ediat	te ad	dres	sing)									

Direct: [label] XOR dma Indirect: [label] XOR {ind} [,next ARP]											
Cycle Timings for a Single Instruction											
		PR	PDA	PSA	PE						
Operand DARAM		1	1	1	1+p						
Operand SARAM		1	1	1 2 [†]	1+p						
Operand Ext		1+d	1+d	1+d	2+d+p						
C	ycle Timings	for a Rep	beat (RPT)	Execution	1						
		PR	PDA	PSA	PE						
Operand DARAM		n	n	n	n+p						
Operand SARAM		n	n	n n+1†	n+p						
Operand Ext		n+nd	n+nd	n+nd	n+1+p+nd						

Long Immediate: [label] XOR #lk, [, shift]

	•••••••••••••••••••••••••••••••••••••••	-						
Cycle Timings for a Single Instruction								
PR	PDA	PSA	PE					
2	2	2	2+2p					
	Cycle Timings for a Repeat (RPT) Execution							
		N	lot Repeatable					

Example 1 XOR DAT127; (DP = 511) **Before Instruction** After Instruction Data Memory Data Memory 0FFFFh 0F0F0h **0FFFFh** 0F0F0h 1234A688h ACC 12345678h ACC X X С С Example 2 XOR *+,AR0 **Before Instruction** After Instruction 7 ARP ARP 0 AR7 300h AR7 301h **Data Memory Data Memory** 300h 0FFFFh 300h 0FFFFh 1234F0F0h 12340F0Fh ÁĈĈ X ÁĈĈ X С С Example 3 XOR #0F0F0h,4 **Before Instruction** After Instruction ACC X 11111010h ACC X 111E1F10h С С

Syntax	[label] X	ORB												
Operands	None													
Opcode	15 14 1 0	<u>13 1</u> 1	<mark>2 11</mark> 1	<u>10</u> 1	9 1	<u>8</u> 0	7 0	6 0	5 0	4	<u>3</u> 1	2 0	1 1	0
Execution	(PC) + 1 (ACC) X (→ PC OR (AC	CB) ·	→ A(CC									
Description	The conte contents of the accun	ents of t of the a nulator	he acc ccumu buffer	umul Ilator. is una	ator The affect	buffe resu ted.	r (AC Ilts ai	CB) re pla	are o aced	exclu in th	isive le ac	-ORe cumi	ed wit ulator	h the , and
Words	1													
Cycles	[label] XC	ORB												
			Сус	cle Tir	ning	s for	a Sin	gle li	nstru	ction				
	PR	PD	A	P	SA		PE							
	1	1		1			1+p							
			Cycle	Timin	gs fo	or a R	epea	t (RP	T) E>	ecut	ion			
	n	n		n			n+p							
Example	XORB													
				Befo	re ins	tructio	on					After I	nstrue	ction
		ACCB			OFOF	OFOF	Oh		ACCB		Ľ	OF	OF0F	0F0h
	ACC OFFFF0000h ACC							C	F0FF	0F0h				

Syntax		Direc Indire	et: Sect:	[la [la	bel] bel]	XPL XPL	[# <i>lk</i> ,] [# <i>lk</i> ,]	dma {ind}	[,n	ext A	R P]						
Operands		0 ≤ d lk: 16 0 ≤ n	ma ≤ S-bit c ext A	127 onst RP ≤	ant ≤ 7												
Opcode		XOR	DBM	R wit	h da	ta valı	he										
	Direct:	15	<u>14</u> 1	<u>13</u> 0	<u>12</u> 1	<u>11</u> 1	<u>10</u> 0	9	8	7	6	5 Dat	4 a Me	3 morv	2 Addre	1 ess	<u> </u>
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
	Indirect:	0	1	0	1	1	0	0	0	1		Se	e Su	bsect	ion 4.	1.2	Ť
		XOR	long i	mme	diate	with	data v	alue									
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	1	0	1	1	1	0	0	0		Data Memory Address					
	16-Bit Constant																
		15	14	13	12		10	9	8	7	6	5	4	3	2	1	0
	Indirect		1	0	1	1	1	16 5			nt	Se	e Su	IDSEC	tion 4	.1.2	
								10-6		011518							
Execution		lk un (PC) (dma	speci + 1) XC	fied: → P [.] 0 R ([C DBM	IR) -	→ dm	a									
		lk sp (PC) (dma Affec	ecifie + 2) XC	d: → P ⁽)R lk).	C Հ→	dma	L										
Description	If a long immediate constant is specified, it is XORed with the addressed data memory value. If it is not specified, the addressed data memory value is XORed with the contents of the dynamic bit manipulation register (DBMR). In either case, the result is written back into the specified data memory location, and the accumulator contents are not disturbed. If the result of the XOR operation is 0, then the TC bit is set to 1. Otherwise, the TC bit is set to 0.																
Words		1 (Long	imm	edia	ite va	lue no	ot spe	cifi	ed)							
		2 (Long	imm	edia	ite va	lue sp	oecifie	ed)								
Cycles		Direc Indire	et: ect:	[la. [la.	belj belj	XPL XPL	[# <i>lk</i> ,] [# <i>lk</i> ,]	dma {ind}	[,n	ext A	RP]						

	Cycle Timings for a Single Instruction													
	PR	PDA	PSA	PE										
Operand DARAM	1	1	1	1+p										
Operand SARAM	1	1	1 3†	1+p										
Operand Ext	2+2d	2+2d	2+2d	5+2d+p										
Сус	cle Timings fo	r a Repeat (R	PT) Execution	Cycle Timings for a Repeat (RPT) Execution										
	PR	PDA	PSA	PE										
Operand DARAM	PR n	PDA n	PSA n	PE n+p										
Operand DARAM Operand SARAM	PR n 2n–2	PDA n 2n–2	PSA n 2n-2 2n+1 [†]	PE n+p 2n-2+p										

Direct:	[label]	XPL [#/k,]	dma
Indirect:	[<i>label</i>]	XPL [#/k,]	{ind} [,next ARP]

Cycle Timings for a Single Instruction											
	PR	PDA	PSA	PE							
Operand DARAM	2	2	2	2+2p							
Operand SARAM	2	2	2	2+2p							
Operand Ext	3+2d	3+2d	3+2d	6+2d+2p							
Cycl	e Timings for	a Repeat (RF	PT) Execution								
	PR	PDA	PSA	PE							
Operand DARAM	n+1	n+1	n+1	n+1+2p							
Operand SARAM	2n–1	2n-1	2n–1 2n+2†	2n–1+2p							
Operand Ext	4n-1+2nd	4n-1+2nd	4n-1+2nd	4n+2+2nd+2p							

[†] If the operand and the code reside in same SARAM block.

Example 1

XPL #100h,DAT60 ;(DP = 0)

		Before Instruction		After Instruction
	Data Memory 60h	01h	Data Memory 60h	101h
Example 2	XPL DAT60 ;(DF	P=0)		
		Before Instruction		After Instruction
	DBMR	OFFFFh	DBMR	0FFFFh
	Data Memory		Data Memory	(
	60N	101ni	60N	I OFEFENI

Example 3	XPL	#1000h,*,AR6			
			Before Instruction		After Instruction
		ARP	0	ARP	6
		AR0		AR0	300h
		Data Memory 300h	0FF00h	Data Memory 300h	0EF00h
Example 4	XPL	*-,AR0			
			Before Instruction		After Instruction
		ARP	6	ARP	0
		AR6		AR6	300h
		DBMR	0FF00h	DBMR	0FF00h
		Data Memory 301h	0EF00h	Data Memory 301h	1000h

Syntax	Direct: [/abel] ZALR d Indirect: [/abel] ZALR {i	ma nd} [,next Al	R <i>P</i>]		
Operands	0 ≤ dma ≤ 127 0 ≤ next ARP ≤ 7				
Opcode					
	15 14 13 12 11 10	98	765	<u>5 4 3</u>	2 1 0
	Direct: 0 1 1 0 1 0	0 0 0		Data Memo	ry Address
	15 14 13 12 11 10 Indirect: 0 1 1 0 1 0	9 8 ⁻ 0 0 ⁻	7 <u>6</u> 5 1	5 4 3 See Subs	2 1 0 ection 4.1.2
Execution	(PC) + 1 → PC 8000h → ACC(15–0) (dma) → ACC(31–16)				
Description	To load a data memory value ZALR instruction rounds the (bits 0–14) of the accumulat is set to one.	e into the hig value by ad or are set to	gh-order h ding 1/2 L zero, and	alf of the a SB; that is I bit 15 of	accumulator, the s, the 15 low bits the accumulator
Words	1				
Cycles	Direct: [<i>label</i>] ZALR d Indirect: [<i>label</i>] ZALR {	ˈma ˈnd} [,next Al	R <i>P</i>]		
	Cycle Ti	mings for a S	Single Inst	ruction	<u>, , , , , , , , , , , , , , , , , , , </u>
		PR	PDA	PSA	PE
	Operand DARAM	1	1	1	1+p
	Operand SARAM	1	1	1	1+p
				2†	
	Operand Ext	1+d	1+d	1+d	2+d+p
	Cycle Timir	ngs for a Rep	eat (RPT)	Execution	
		PR	PDA	PSA	PE
	Operand DARAM	n	n	n	n+p
	Operand SARAM	n	n	n	n+p
				n+1†	
	Operand Ext	n+nd	n+nd	n+nd	n+1+p+nd
	[†] If the operand and the code are ir	the same SAF	AM block.		
Example 1	ZALR DAT3 ;(DP = 32) Befo	re instruction			After Instruction
	Data Memory		Data M	emory	

3F01h

77FFFFh

1003h

ACC

X c

1003h

ACC

x c



3F01h

3F018000h

Example 2

ZALR *-, AR4



Syntax	[label] ZA	P												
Operands	None													
Opcode	15 14 1 0	<u>13</u>	<u>2 11</u> 1 1	<u>10</u> 1	9 1	<u>8</u> 0	7 0	<u>6</u> 1	<u>5</u> 0	<u>4</u> 1	<u>3</u> 1	2 0	1 0	0
Execution	(PC) + 1 0 → AC 0 → PR	→ PC C EG												
Description	The accur up the pre	mulator eparatio	and pr	oduci a repe	t regi at m	ster a ultipl	are ze y/acc	eroed cumu	d. The late.	e ZAI	P inst	tructi	on sp	eeds
Words	1													
Cycles	[label] ZA	P												
			Cy	cle Ti	ming	s for	a Sin	gle l	nstru	ction	1			
	PR	PI	A	P	SA		PE							
	1	1		1			1+p							
			Cycle ⁻	Fiming	gs fo	r a Re	epeat	(RP	T) Ex	ecuti	on			
	n	n		n		Ι	n+p							
Example	ZAP													
				Befo	re Ins	tructi	on				4	After I	nstru	ction
		PREG			ЗF	01111	1h	I	PREG		Ľ		00000	000h
		ACC			77F	FFF7	7h		ACC		C		00000	000h
ZPR Zero Product Register

Syntax	[label] ZP	R											
Operands	None												
Opcode	<u>15 14</u> 1 0	<u>13 12</u> 1 1	<u>11 1</u> 1	<u>09</u> 11	<u>8</u> 0	7 0	<u>6</u> 1	5 0	<u>4</u> 1	<u>3</u> 1	2 0	1 0	0
Execution	(PC) + 1 <i>-</i> 0 → PRE	→ PC G											
Description	The product register is set to zero.												
Words	1												
Cycles	[label] ZP	R											
			Cycle	Timing	s for	a Sing	gle In	stru	ction				
	PR	PDA		PSA		PE						8-6	
	1	1		1		1+p			_				
	Cycle Timings for a Repeat (RPT) Execution												
	n	n		n		n+p							
Example	ZPR												
-	Before Instruction After Inst					nstruc	tion						
	F	PREG		31	-01111	1h	F	REG		Г	(00000	000h

4.4 'C2x-to-'C5x Instruction Set Mapping

Table 4–5 provides a map between the 'C2x and 'C5x instruction sets. The Texas Instruments 'C5x assembler accepts instruction mnemonics from either instruction set. Because the 'C5x instruction set is a superset of the 'C2x instruction set, there are some 'C5x instructions that do not appear in the table.

Table 4–6. Mapping Summary

Accumulator Memory Reference Instructions				
'C2x Mnemonic	'C5x Mnemonic			
ABS	ABS			
ADD	ADD			
ADDC	ADDC			
ADDH	ADD			
ADDK	ADD			
ADDS	ADDS			
ADDT	ADDT			
ADLK	ADD			
AND	AND			
ANDK	AND			
CMPL	CMPL			
LAC	LACC			
LACK	LACL			
LACT	LACT			
LALK	LACC			
NEG	NEG			
NORM	NORM [†]			
OR	OR			
ORK	OR			
ROL	ROL			
ROR	ROR			
SACH	SACH			
SACL	SACL			
SBLK	SUBB			
SFL	SFL			
SFR	SFR			
SUB	SUB			
SUBB	SUBB			

[†] There is a potential pipeline conflict with the NORM instruction. See the NORM instruction summary for details.

Table 4-6. Mapping Summary (Continued)

Accumulator Memory Reference Instructions (Concluded)				
'C2x Mnemonic	'C5x Mnemonic			
SUBC	SUBC			
SUBH	SUB			
SUBK	SUB			
SUBS	SUBS			
SUBT	SUBT			
XOR	XOR			
XORK	XOR			
ZAC	LACL			
ZALH	LACC			
ZALR	ZALR			
ZALS	LACL			
Auxiliary Registers and Data Page Pointer Instructions				
'C2x Mnemonic 'C5x Mnemonic				
	'C5x Mnemonic			
ADRK	'C5x Mnemonic ADRK			
ADRK CMPR	'C5x Mnemonic ADRK CMPR			
ADRK CMPR LAR	C5x Mnemonic ADRK CMPR LAR			
ADRK CMPR LAR LARK	'C5x Mnemonic ADRK CMPR LAR LAR			
ADRK CMPR LAR LARK LARP	'C5x Mnemonic ADRK CMPR LAR LAR MAR			
ADRK CMPR LAR LARK LARP LDP	'C5x Mnemonic ADRK CMPR LAR LAR LAR MAR LDP			
ADRK CMPR LAR LARK LARK LARP LDP LDPK	'C5x Mnemonic ADRK CMPR LAR LAR MAR LDP LDP			
ADRK CMPR LAR LARK LARP LDP LDPK LRLK	'C5x Mnemonic ADRK CMPR LAR LAR LAR MAR LDP LDP LAR			
ADRK CMPR LAR LARK LARP LDP LDPK LRLK MAR	'C5x Mnemonic ADRK CMPR LAR LAR MAR LDP LDP LDP LAR MAR			
ADRK CMPR LAR LARK LARP LDP LDPK LDPK LRLK MAR SAR	'C5x Mnemonic ADRK CMPR LAR LAR MAR LDP LDP LAR MAR SAR			

T Register, P Register, and Multiply Instructions			
'C2x Mnemonic	'C5x Mnemonic		
APAC	APAC		
LPH	LPH		
LT	LT		
LTA	LTA		
LTD	LTD		
LTP	LTP		
LTS	LTS		
MAC	MAC		
MACD	MACD		
MPY	MPY		
MPYA	MPYA		
MPYK	MPY		
MPYS	MPYS		
MPYU	MPYU		
PAC	PAC		
SPAC	SPAC		
SPH	SPH		
SPL	SPL		
SPM	SPM		
SQRA	SQRA		
SQRS	SQRS		
Branch/Call	Instructions		
'C2x Mnemonic	'C5x Mnemonic		
В	В		
BACC	BACC		
BANZ	BANZ		
BBNZ	BCND		
BBZ	BCND		
BC	BCND		
BGEZ	BCND		

Table 4–6. Mapping Summary (Continued)

Table 4-6. Mapping Summary (Continued)

Branch/Call Instructions (Concluded)				
'C2x Mnemonic	'C5x Mnemonic			
BGZ	BCND			
BIOZ	BCND			
BLEZ	BCND			
BLZ	BCND			
BNC	BCND			
BNV	BCND			
BNZ	BCND			
BV	BCND			
BZ	BCND			
CALA	CALA			
CALL	CALL			
RET	RET			
TRAP	TRAP			
I/O and Data Mer	nory Operations			
'C2x Mnemonic	'C5x Mnemonic			
BLKD	BLDD			
BLKP	BLPD			
DMOV	DMOV			
FORT†	OPL APL			
IN	IN			
OUT	OUT			
RFSM†	APL			
RTXM†	APL			
RXF	CLRC			
SFSM†	OPL			
STXM	OPL			
SXF	SETC			
TBLR	TBLR			
TBLW	TBLW			

 † The suggested mapping requires that the data page pointer be set to $\mathbf{0}.$

Control Instructions				
'C2x Mnemonic	'C5x Mnemonic			
BIT	BIT			
BITT	BITT			
CNFD	CLRC			
CNFP	SETC			
DINT	SETC			
EINT	CLRC			
IDLE	IDLE			
LST	LST			
LST1	LST			
NOP	NOP			
POP	POP			
POPD	POPD			
PSHD	PSHD			
PUSH	PUSH			
RC	CLRC			
RHM	CLRC			
ROVM	CLRC			
RPT	RPT			
RPTK	RPT			
RSXM	CLRC			
RTC	CLRC			
SC	SETC			
SHM	SETC			
SOVM	SETC			
SST	SST			
SST1	SST			
SSXM	SETC			
STC	SETC			

Table 4–6. Mapping Summary (Concluded)

4.5 Instruction Set Opcode

This section summarizes the opcodes of the instruction set for the 'C5x digital signal processors. This instruction set is a superset of the 'C1x and 'C2x instruction sets. The instructions are arranged according to function and are alphabetized within each category.

Symbol	Meaning
А	Data memory address bit.
ARX	Three-bit field containing the auxiliary register value $(0 - 7)$.
вітх	Four-bit field specifies which bit to test for the BIT instruction.
СМ	See CMPR instruction.
I	Addressing mode bit. 0 = direct addressing mode 1 = indirect addressing mode
	Short Immediate value.
INTR#	Interrupt vector number.
РМ	Constant copied into PM bits in status register ST1. See SPM instruction.
SHF	Three-bit shift value.
SHFT	Four-bit shift value.
N	Field for the XC instruction indicating the number of instructions (one or two) to conditionally execute. N=1 One instruction to execute. N=2 Two instruction to execute.
ТР	Two bits used by the conditional execution instructions to represent the conditions TC, NTC, and BIO. TP Meaning 0 0 BIO low 0 1 TC=1 1 0 TC=0 1 1 None of the above condition.
ZLVC	Four-bit field representing the following conditions: Z: ACC = 0 L: ACC < 0 V: Overflow C: Carry A conditional instruction contains two of these four-bit fields. The four-LSB field of the instruction is a four-bit mask field. A one in the corresponding mask bit indicates that condition is being tested. The second four-bit field (bits 4 – 7) indicates the state of the conditions designated by the mask bits as being tested. For example, to test for ACC. \ge 0, the Z and L fields are set, while the V and C fields are not set. The next four-bit field contains the state of the conditions to test. The Z field is set to indicate to test the condition ACC = 0, and the L field is reset to indicate to test the condition ACC \ge 0. The conditions possible with these 8 bits are shown in the BCND, CC, and XC instructions. To determine if the conditions are met, the four LSB bit mask is ANDed with the condi- tions. If any bits are set, the conditions are met.
+ 1 word	Indicates the instruction is a two-word instruction. The second word is a 16-bit long immediate value or a 16-bit program memory address for immediate addressing.

The following symbols are used in the opcode table:

Table 4–7. Opcode Summary

Accumulator Memory Reference Instructions					
Instruction	Mnemonic	Opcode			
Absolute value of accumulator	ABS	1011 1110 0000 0000			
Add ACCB to accumulator with carry	ADCB	1011 1110 0001 0001			
Add to accumulator with shift	ADD	0010 SHFT IAAA AAAA			
Add to low ACC short immediate	ADD	1011 1000 IIII IIII			
Add to ACC long immediate with shift	ADD	1011 1111 1001 SHFT + 1 word			
Add to accumulator with shift of 16	ADD	0110 0001 IAAA AAAA			
Add to accumulator with carry	ADDC	0110 0000 IAAA AAAA			
Add ACCB to accumulator	ADDB	1011 1110 0001 0000			
Add to low accumulator with sign suppressed	ADDS	0110 0010 IAAA AAAA			
Add to ACC with shift specified by TREG1	ADDT	0110 0011 IAAA AAAA			
AND accumulator with data value	AND	0110 1110 IAAA AAAA			
AND with ACC long immediate with shift	AND	1011 1111 1011 SHFT + 1 word			
AND with ACC long immediate with shift of 16	AND	1011 1110 1000 0001 + 1 word			
AND ACCB with accumulator	ANDB	1011 1110 0001 0010			
Barrel shift accumulator right	BSAR	1011 1111 1110 SHFT			
Complement accumulator	CMPL	1011 1110 0000 0001			
Store ACC in ACCB if ACC > ACCB	CRGT	1011 1110 0001 1011			
Store ACC in ACCB if ACC< ACCB	CRLT	1011 1110 0001 1100			
Exchange ACCB with accumulator	EXAR	1011 1110 0001 1101			
Load accumulator with ACCB	LACB	1011 1110 0001 1111			
Load accumulator with shift	LACC	0001 SHFT IAAA AAAA			
Load ACC long immediate with shift	LACC	1011 1111 1000 SHFT + 1 word			
Load ACC with shift of 16	LACC	0110 1010 IAAA AAAA			
Load low word of ACC with immediate	LACL	1011 1001 IIII IIII			
Load low word of accumulator	LACL	0110 1001 IAAA AAAA			
Load ACC with shift specified by TREG1	LACT	0110 1011 IAAA AAAA			
Load ACCL with memory-mapped register	LAMM	0000 1000 IAAA AAAA			
Negate accumulator	NEG	1011 1110 0000 0010			
Normalize accumulator	NORM	1010 0000 IAAA AAAA			
OR accumulator with data value	OR	0110 1101 IAAA AAAA			
OR with ACC long immediate with shift	OR	1011 1111 1100 SHFT + 1 word			
OR with ACC long immediate with shift of 16	OR	1011 1110 1000 0010 + 1 word			
OR ACCB with accumulator	ORB	1011 1110 0001 0011			
Rotate accumulator 1 bit left	ROL	1011 1110 0000 1100			
Rotate ACCB and accumulator left	ROLB	1011 1110 0001 0100			
Rotate accumulator 1 bit right	ROR	1011 1110 0000 1101			
Rotate ACCB and accumulator right	RORB	1011 1110 0001 0101			
Store accumulator in ACCB	SACB	1011 1110 0001 1110			
Store high accumulator with shift	SACH	1001 1SHF IAAA AAAA			
Store low accumulator with shift	SACL	1001 OSHF IAAA AAAA			
Store ACCL to memory-mapped register	SAMM	1000 1000 IAAA AAAA			
Shift ACC 16 specified by TREG1 [4]	SATH	1011 1110 0101 1010			
Shift ACC 0-15 specified by TREG1 [3,0]	SATL	1011 1110 0101 1011			
Subtract ACCB from accumulator	SBB	1011 1110 0001 1000			
Subtract ACCB from accumulator with carry	SBBB	1011 1110 0001 1001			
Shift accumulator 1 bit left	SFL	1011 1110 0000 1001			
Shift ACCB and accumulator left	SFLB	1011 1110 0001 0110			
Shift accumulator 1 bit right	SFR	1011 1110 0000 1010			
Shift ACCB and accumulator right	SFRB	1011 1110 0001 0111			

Table 4–7. Opcode Summary (Continued)

Accumulator Memory Reference Instructions (Concluded)					
Instruction	Mnemonic	Opcode			
Subtract from accumulator with shift Subtract from accumulator with shift of 16 Subtract from ACC short immediate Subtract from ACC long immediate with shift Subtract from accumulator with borrow Conditional subtract Subtract from ACC with sign suppressed Subtract from ACC, shift specified by TREG1 XOR accumulator with data value XOR with ACC long immediate with shift XOR with ACC long immediate with shift SOR ACCB with accumulator Zero ACC, load high ACC with rounding Zero accumulator and product register	SUB SUB SUB SUBB SUBC SUBS SUBT XOR XOR XOR XOR XOR XOR ZALR ZAP	0011 SHFT IAAA AAAA 0110 0101 IAAA AAAA 1011 1010 IIII IIII 1011 1111 1010 SHFT + 1 word 0110 0100 IAAA AAAA 0000 1010 IAAA AAAA 0110 0110 IAAA AAAA 0110 0111 IAAA AAAA 1011 1100 IAAA AAAA 1011 1111 1101 SHFT + 1 word 1011 1110 1000 0011 + 1 word 1011 1110 0001 1010 0110 1000 IAAA AAAA 1011 1110 0101 1001			
Auxiliary Registers and Data Page Pointer Instructions					
Instruction	Mnemonic	Opcode			
Add to AR short immediate Compare AR with CMPR Load AR from addressed data Load AR short immediate Load AR long immediate Load data page pointer with addressed data Load data page immediate Modify auxiliary register Store AR to addressed data Subtract from AR short immediate	ADRK CMPR LAR LAR LAR LDP LDP MAR SAR SBRK	0111 1000 IIII IIII 1011 1111 0100 01CM 0000 0ARX IAAA AAAA 1011 0ARX IIII IIII 1011 1111 0000 1ARX + 1 word 0000 1101 IAAA AAAA 1011 110I IIII IIII 1000 1011 IAAA AAAA 1000 0ARX IAAA AAAA 0111 1100 IIII IIII			
Parallel Log	Parallel Logic Unit Instructions				
	Mnemonic	Opcode			
AND DBMR with data value AND long immediate with data value Compare DBMR to data value Compare data with long immediate OR DBMR to data value OR long immediate with data value Store long immediate to data XOR DBMR to data value XOR long immediate with data value	APL APL CPL OPL OPL SPLK XPL XPL	0101 1010 IAAA AAAA 0101 1110 IAAA AAAA + 1 word 0101 1011 IAAA AAAA + 1 word 0101 1011 IAAA AAAA + 1 word 0101 1001 IAAA AAAA + 1 word 1010 1110 IAAA AAAA + 1 word 0101 1000 IAAA AAAA + 1 word 0101 1100 IAAA AAAA + 1 word			

T Register, P Register, and Multiply Instructions				
Instruction	Mnemonic	Opcode		
Add product to accumulator	APAC	1011 1110 0000 0100		
Load high product register	LPH	0111 0101 IAAA AAAA		
Load TREG0	LT	0111 0011 IAAA AAAA		
Load TREG0 and accumulate previous product	LTA	0111 0000 IAAA AAAA		
Load TREG0, accumulate previous product, and move data	LTD	0111 0010 IAAA AAAA		
Load TREG0 and load ACC with PREG	LTP	0111 0001 IAAA AAAA		
Load TREG0 and subtract previous product	LTS	0111 0100 IAAA AAAA		
Multiply/accumulate	MAC	1010 0010 IAAA AAAA + 1 word		
Multiply/accumulate with data shift	MACD	1010 0011 IAAA AAAA + 1 word		
Mult/ACC with source ADRS in BMAR and DMOV	MADD	1010 1011 IAAA AAAA		
Mult/ACC with source address in BMAR	MADS	1010 1010 IAAA AAAA		
Multiply data value times TREG0	MPY	0101 0100 IAAA AAAA		
Multiply TREG0 by 13-bit immediate	MPY	110I IIII IIII IIII		
Multiply TREG0 by long immediate	MPY	1011 1110 1000 0000 + 1 word		
Multiply TREG0 by data, add previous product	MPYA	0101 0000 IAAA AAAA		
Multiply TREG0 by data, ACC – PREG	MPYS	0101 0001 IAAA AAAA		
Multiply unsigned data value times TREG0	MPYU	0101 0101 IAAA AAAA		
Load accumulator with product register	PAC	1011 1110 0000 0011		
Subtract product from accumulator	SPAC	1011 1110 0000 0101		
Store high product register	SPH	1000 1101 IAAA AAAA		
Store low product register	SPL	1000 1100 IAAA AAAA		
Set PREG shift count	SPM	1011 1111 0000 00PM		
Data to TREG0, square it, add PREG to ACC	SQRA	0101 0010 IAAA AAAA		
Data to TREG0, square it, ACC – PREG	SQRS	0101 0011 IAAA AAAA		
Zero product register	ZPR	1011 1110 0101 1000		

Table 4–7. Opcode Summary (Continued)

Branch Instructions				
Instruction	Mnemonic	Opcode		
Branch unconditional with AR update Branch unconditional with AR update delayed Branch addressed by ACC Branch addressed by ACC delayed Branch AR = 0 with AR update Branch AR = 0 with AR update delayed Branch conditional Branch conditional delayed Call subroutine addressed by ACC Call subroutine addressed by ACC delayed Call subroutine addressed by ACC delayed Call unconditional with AR update Call unconditional with AR update Call conditional delayed Software interrupt Nonmaskable interrupt Return Return conditional Return conditional Return conditional Return from interrupt with enable Return from interrupt Trap Execute pext one or two INST on condition	B BD BACC BACCD BANZ BANZD BCNDD CALA CALAD CALA CALAD CALL CALLD CC CCD INTR NMI RET RETC RETC RETC RETC RETD RETE RETI TRAP XC	0111 1001 1AAA AAAA + 1 word 0111 1101 1AAA AAAA + 1 word 1011 1101 1AAA AAAA + 1 word 1011 1110 0010 0001 0111 1110 0010 00		
I/O and Data	Memory Operation	DNS		
Instruction	Mnemonic	Opcode		
Block move from data to data memory Block move data to data DEST long immediate Block move data to data with source in BMAR Block move data to data with DEST in BMAR Block move data to PROG with DEST in BMAR Block move from program to data memory Block move Prog to data with source in BMAR Data move in data memory Input external access Load memory mapped register Out external access Store memory mapped register Table read	BLDD BLDD BLDD BLDP BLPD BLPD DMOV IN LMMR OUT SMMR TBLR TBLR TBLR	1010 1000 IAAA AAAA + 1 word 1010 1001 IAAA AAAA + 1 word 1010 1001 IAAA AAAA + 1 word 1010 1100 IAAA AAAA 0101 0111 IAAA AAAA 1010 0101 IAAA AAAA + 1 word 1010 0100 IAAA AAAA + 1 word 1000 1001 IAAA AAAA + 1 word 1000 1001 IAAA AAAA + 1 word 0000 1100 IAAA AAAA + 1 word 0000 1001 IAAA AAAA + 1 word 1010 0110 IAAA AAAA + 1 word 1010 0110 IAAA AAAA + 1 word		

Table 4–7. Opcode Summary (Continued)

Control Instructions				
Instruction	Mnemonic	Opcode		
Test bit specified immediate	BIT	0100 BITX IAAA AAAA		
Test bit in data value as specified by TREG2	BITT	0110 1111 IAAA AAAA		
Reset overflow mode	CLRC	1011 1110 0100 0010		
Reset sign extension mode	CLRC	1011 1110 0100 0110		
Reset hold mode	CLRC	1011 1110 0100 1000		
Reset TC bit	CLRC	1011 1110 0100 1010		
Reset carry	CLRC	1011 1110 0100 1110		
Reset CNF bit	CLRC	1011 1110 0100 0100		
Reset INTM bit	CLRC	1011 1110 0100 0000		
Reset XF pin	CLRC	1011 1110 0100 1100		
ldle	IDLE	1011 1110 0010 0010		
Load status register 0	LST	0000 1110 IAAA AAAA		
Load status register 1	LST	0000 1111 IAAA AAAA		
No operation	NOP	1000 1011 0000 0000		
Pop PC stack to low accumulator	POP	1011 1110 0011 0010		
Pop stack to data memory	POPD	1000 1010 IAAA AAAA		
Push data memory value onto PC stack	PSHD	0111 0110 IAAA AAAA		
Push low accumulator to PC stack	PUSH	1011 1110 0011 1100		
Repeat instruction as specified by data	RPT	0000 1011 IAAA AAAA		
Repeat next INST specified by long immediate	RPT	1011 1110 1100 0100 + 1 word		
Repeat INST specified by short immediate	RPT	1011 1011 IIII IIII		
Block repeat	RPTB	1011 1110 1100 0110 + 1 word		
Clear ACC/PREG and repeat next INST long	RPTZ	1011 1110 1100 0101 + 1 word		
immediate				
Set overflow mode	SETC	1011 1110 0100 0011		
Set sign extension mode	SETC	1011 1110 0100 0111		
Set hold mode	SETC	1011 1110 0100 1001		
Set TC bit	SETC	1011 1110 0100 1011		
Set carry	SETC	1011 1110 0100 1111		
Set XF pin high	SETC	1011 1110 0100 1101		
Set CNF bit	SETC	1011 1110 0100 0101		
Set INTM bit	SETC	1011 1110 0100 0001		
Store status register 0	SST	1000 1110 IAAA AAAA		
Store status register 1	SST	1000 1111 IAAA AAAA		
Idle until interrupt — low power mode	IDLE2	1011 1110 0010 0011		

Table 4–7. Opcode Summary (Concluded)

Assembly Language Instructions

Chapter 5

Peripherals

The seven peripheral interfaces connected to the 'C50, 'C51 and 'C53 core CPU are the serial port, TDM serial port, timer, software-programmable waitstate generators, I/O ports, divide-by-one clock, and XF and BIO pins. These peripherals are controlled through registers that reside in the memory map. The serial ports and timer are synchronized to the core CPU via interrupts. Peripherals and peripheral control are discussed in this chapter as shown below.

Topic

Page

5.1	Peripheral Control	5-2
5.2	Parallel Input/Output Ports	5-9
5.3	Software-Programmable Wait-State Generators	-10
5.4	General-Purpose I/O Pins 5-	-14
5.5	Serial Port 5-	-15
5.6	TDM Serial Port 5-	-35
5.7	Timer 5-	-45
5.8	Divide-by-One Clock 5-	-48

5.1 Peripheral Control

Peripheral circuits are operated and controlled through access of memorymapped control and data registers. The operation of the serial ports and timer is synchronized to the processor via interrupts or through interrupt polling. Setting and clearing bits can enable, disable, initialize, and dynamically reconfigure the peripherals. Data is transferred to and from the peripherals through memory-mapped data registers. When a peripheral is not in use, the internal clocks are shut off from that peripheral, allowing for lower power consumption when the device is in normal run mode or idle mode.

5.1.1 Memory-Mapped Registers and I/O Ports

Twenty-eight core processor registers are mapped into the data memory space, they are listed in subsection 3.4.1. In addition to these core registers, 15 peripheral registers and 16 I/O ports are mapped into the data memory space. Table 5–1 lists the memory-mapped registers and I/O ports of the 'C5x. Note that all writes to memory-mapped peripheral registers require one additional machine cycle.

Memory-Mapped Core Processor Registers						
Name	Address		Description			
	Dec	Hex	7			
	0–3	0–3	Reserved			
IMR	4	4	Interrupt Mask Register			
GREG	5	5	Global Memory Allocation Register			
IFR	6	6	Interrupt Flag Register			
PMST	7	7	Processor Mode Status Register			
RPTC	8	8	Repeat Counter Register			
BRCR	9	9	Block Repeat Counter Register			
PASR	10	A	Block Repeat Program Address Start Register			
PAER	11	В	Block Repeat Program Address End Register			
TREG0	12	С	Temporary Register Used for Multiplicand			
TREG1	13	D	Temporary Register Used for Dynamic Shift Count (5 bits only)			
TREG2	14	E	Temporary Register Used as Bit Pointer in Dy- namic Bit Test (4 bits only)			
DBMR	15	F	Dynamic Bit Manipulation Register			
AR0	16	10	Auxiliary Register Zero			
AR1	17	11	Auxiliary Register One			
AR2	18	12	Auxiliary Register Two			

Table 5–1. Memory-Mapped Registers and I/O Ports

Table 5–1. Memory-Mapped Registers and I/O Ports (Continued) Memory-Mapped Core Processor Registers (Concluded)

Memory-Mapped Core Processor Registers (Concluded)						
Name	Address		Description			
	Dec	Hex				
AR3	19	13	Auxiliary Register Three			
AR4	20	14	Auxiliary Register Four			
AR5	21	15	Auxiliary Register Five			
AR6	22	16	Auxiliary Register Six			
AR7	23	17	Auxiliary Register Seven			
INDX	24	18	Index Register			
ARCR	25	19	Auxiliary Register Compare Register			
CBSR1	26	1A	Circular Buffer 1 Start Register			
CBER1	27	1B	Circular Buffer 1 End Register			
CBSR2	28	1C	Circular Buffer 2 Start Register			
CBER2	29	1D	Circular Buffer 2 End Register			
CBCR	30	1E	Circular Buffer Control Register			
BMAR 31 1F Block Move Add		Block Move Address Register				
Memory-Mapped Peripheral Registers						
DRR	32	20	Data Receive Register			
DXR	33	21	Data Transmit Register			
SPC	34	22	Serial Port Control Register			
	35	23	Reserved			
ТІМ	36	24	Timer Register			
PRD	37	25	Period Register			
TCR	38	26	Timer Control Register			
	39	27	Reserved			
PDWSR	40	28	Program/Data S/W Wait-State Register			
IOWSR	41	29	I/O S/W Wait-State Register			
CWSR	42	2A	S/W Wait-State Control Register			
	43-47	2B–2F	Reserved			
TRCV	48	30	TDM Data Receive Register			
TDXR	49	31	TDM Transmit Data Register			
TSPC	50	32	TDM Serial Port Control Register			
TCSR	51	33	TDM Channel Select Register			
TRTA	52	34	TDM Receive/Transmit Address Register			
TRAD	53	35	TDM Received Address Register			

Name	Address		Description
	Dec	Hex	
	54-79	36-4F	Reserved
		Memory-	Mapped I/O Ports [†]
PA0	80	50	I/O Port 50h
PA1	81	51	I/O Port 51h
PA2	82	52	I/O Port 52h
PA3	83	53	I/O Port 53h
PA4	84	54	I/O Port 54h
PA5	85	55	I/O Port 55h
PA6	86	56	I/O Port 56h
PA7	87	57	I/O Port 57h
PA8	88	58	I/O Port 58h
PA9	89	59	I/O Port 59h
PA10	90	5A	I/O Port 5Ah
PA11	91	5B	I/O Port 5Bh
PA12	92	5C	I/O Port 5Ch
PA13	93	5D	I/O Port 5Dh
PA14	94	5E	I/O Port 5Eh
PA15	95	5F	I/O Port 5Fh

Table 5–1. Memory-Mapped Registers and I/O Ports (Concluded)

[†] See Section 6.2 for memory-mapped I/O ports.

5.1.2 Interrupts

The 'C5x devices have four external, maskable user interrupts (INT4–INT1) that external devices can use to interrupt the processor; there is one external nonmaskable interrupt (NMI). Internal interrupts are generated by the serial port (RINT and XINT), the timer (TINT), the TDM port (TRNT and TXNT), and the software interrupt instructions (TRAP, NMI, and INTR). Interrupt priorities are set so that reset (RS) has the highest priority and INT4 has the lowest priority. The NMI has the second highest priority.

This subsection explains interrupt organization and management. Vector-relative locations and priorities for all internal and external interrupts are shown in Table 5–2. No priority is set for the TRAP instruction (used for software interrupts), but it is included here because it has its own vector location. Each interrupt address has been spaced apart by two locations so that branch instructions can be accommodated in those locations.

The interrupt vectors reside at locations determined by the five-bit IPTR field of the PMST and the address values shown in Table 5–2. The IPTR field is set

to zero upon device reset, resulting in the interrupt vectors mapping to 0000h in the program memory space. The vectors' program address can be remapped to the beginning of any of the 32 2K-word blocks composing program memory space. This is done by loading a five-bit block address (5 MSBs of a full 16-bit address) into the IPTR. For example, the vectors can be moved to the beginning of the on-chip program RAM of the 'C50 by loading IPTR with 1. When an interrupt trap occurs, the value in the IPTR is loaded into the most significant five bits of the vector address, and the relative address of the interrupt causing the trap constitutes the 6 LSBs of the vector address. This relative addressing scheme applies to all interrupts as well as to the software trap. It does not apply to the reset vector, because the reset signal forces the IPTR to be set to zero.

Name	Location		Priority	Function	
	Dec	Hex	1		
RS	0	0	1 (highest)	External reset signal	
NMI	36	24	2	Nonmaskable interrupt	
INT1	2	2	3	External user interrupt #1	
INT2	4	4	4	External user interrupt #2	
INT3	6	6	5	External user interrupt #3	
TINT	8	8	6	Internal timer interrupt	
RINT	10	A	7	Serial port receive interrupt	
XINT	12	С	8	Serial port transmit interrupt	
TRNT	14	E	9	TDM port receive interrupt	
TXNT	16	10	10	TDM port transmit interrupt	
INT4	18	12	11	External user interrupt #4	
	20–33	14-21	N/A	Reserved	
TRAP	34	22	N/A	Trap instruction vector	
	38–39	26-27	N/A	Reserved	
	4063	28–3F	N/A	Software interrupts	

Table 5–2. Interrupt Locations and Priorities

When an interrupt occurs, it is stored in the 16-bit interrupt flag register (IFR). Note that this happens regardless of whether that interrupt is currently enabled or disabled. Each interrupt sets a flag in IFR. The flag can be cleared in any of the following three ways:

- 1) Device reset (RS active low),
- 2) The program takes the interrupt trap, or
- 3) The program writes a one to the appropriate bit in the IFR.

The IFR is located at address 6 in the data memory space and can be read to identify active interrupts and written to clear interrupts. The IFR register is laid out as follows:

15	9	8	7	6	5	4	3	2	1	0
Reserved	_	INT4	TXNT	TRNT	XINT	RINT	TINT	INT3	INT2	INT1

Note that the 'C5x uses only ten of the sixteen generic interrupt lines to the core CPU shown in Section 3.8.

A one in a specific bit, when read, indicates an active interrupt. For example, if the IFR is read to be 0005h, then INT3 and INT1 are active. A one can be written to a specific bit to clear the corresponding interrupt. In the example, if a one is written to bit zero (0001h to IFR), then the INT1 interrupt would be cleared. In the above example, the value 0005h could be written back into the IFR to clear both pending interrupts.

A corresponding interrupt flag is automatically cleared when the interrupt trap is taken. When the CPU accepts the interrupt and fetches the instruction at the interrupt vector location, it generates an interrupt acknowledge (IACK) signal that clears the appropriate interrupt flag bit. A hardware reset (RS active low) clears all pending interrupt flags.

The 'C5x devices have a memory-mapped interrupt mask register (IMR) for masking external and internal interrupts. The layout of the register is as follows:

15	9	8	7	6	5	4	3	2	1	0
Reserved		INT4	TXNT	TRNT	XINT	RINT	TINT	INT3	INT2	INTT

A 1 in bit positions 8 through 0 of the IMR enables the corresponding interrupt, provided that INTM = 0. The IMR is accessible with both read and write operations. Note that \overline{RS} and \overline{NMI} are not included in the IMR; the IMR has no effect on reset or a nonmaskable interrupt.

Interrupts may be asynchronously triggered. In the functional logic organization for INT4–INT1, shown in Figure 5–1, the external interrupt INTn is synchronized to the core via a five flip-flop synchronizer. The actual implementation of the interrupt circuits is similar to this logic implementation. A one is loaded into the IFR if a 1-1-0-0-0 sequence on five consecutive CLKOUT1 cycles is detected.

The 'C5x devices sample the external interrupt pins multiple times to avoid noise-generated interrupts. To detect an active interrupt, these devices must sample the signal low on at least three consecutive machine cycles. Once an interrupt is detected, the devices must sample the signal high on at least two consecutive machine cycles to be able to detect another interrupt. The external interrupt pins are sampled on the rising edge of CLKOUT1. If the external interrupts are running asynchronously, the pulses should be stretched to guarantee three consecutive low samples.





If the INTM bit and mask registers have been properly enabled, the interrupt signal is accepted by the processor. An IACK signal is then generated. The IACK clears the appropriate interrupt edge flip-flop and sets the INTM =1. The logic is the same for INT1–INT4. NMI uses the same logic, except that it is not affected by IMR or INTM status.

The context of the interrupted code segment is automatically saved by the processor. When the processor takes the interrupt trap (IACK goes active low), the accumulator, accumulator buffer, product register, index register, auxiliary compare register, ST0, ST1 (except for the XF bit), PMST, and all three temporary registers are pushed onto corresponding one-deep stacks. At the completion of the ISR, the RETI (return from interrupt) or RETE instruction causes the stacks to be popped automatically to restore the interrupted code segment's context. Because these stacks are one deep, nesting of interrupts requires a software context save. However, the overhead is lowered considerably by the automatic context save. Therefore, it is usually more code efficient to serially execute multiple ISRs. Interrupt service routines can be invoked in software via the INTR instruction (see page 4–76 for details).

5.1.3 Peripheral Reset

A number of actions occur when the 'C5x is reset. Subsection 3.8.1 describes what happens in the 'C5x core when reset is activated. On a device reset, the core CPU sends an SRESET signal to the peripheral circuits. The SRESET signal has the following consequences in the peripheral circuits:

- 1) The two software wait-state registers are set to 0FFFFh, causing all external accesses to occur with 7 wait states. The CWSR is loaded with 0Fh.
- 2) The FO bits of the SPC and TSPC registers are set to zero, selecting a word length of 16 bits for each serial port.
- 3) The FSM bits of the SPC and TSPC registers are set to zero. FSM must be set to one for operation with frame sync pulses.
- 4) The TXM bits of the SPC and TSPC are set to zero, configuring the FSX and TFSX pins as inputs.
- 5) The SPC and TSPC registers are loaded with 0y00h, where the 2 MSBs of y are 10 (binary) and the 2 LSBs of y reflect the current levels on the transmit and receive clock pins of the respective port.
- 6) The TIM and PRD registers are loaded with 0FFFFh. The TDDR field of the TCR is set to zero. The timer is started.

5.2 Parallel Input/Output Ports

The 'C5x devices have 64K parallel input/output ports. I/O port accesses are defined as accesses during which the I/O space select signal (IS) is active. Sixteen of the 64K ports are mapped in data memory space as shown in Table 5–1. All 64K I/O ports can be accessed with the IN and OUT instructions. The 16 memory-mapped I/O ports (50h–5Fh) can also be accessed via any instruction that reads or writes a location in data space. RD can be used in conjunction with chip-select logic to generate an output enable signal for an external peripheral. The WE signal can be used in conjunction with chip-select logic to generate a write enable signal for an external peripheral. Figure 5–2 shows typical I/O port interface circuitry. Note that the decode section can be simplified if fewer I/O ports are used.

Figure 5–2. I/O Port Interface Circuitry



5.3 Software-Programmable Wait-State Generators

Software-programmable wait-state generators can be used to extend external bus cycles by up to 7 machine cycles. This provides a convenient means for interfacing external devices that do not satisfy the full-speed access-time requirements of the 'C5x. Devices requiring more than 7 wait states can be interfaced with the hardware READY line. When all external accesses are configured for zero wait states, the internal clocks to the wait-state generator are shut off, allowing the device to run in a lower power mode of operation.

The software-programmable wait-state generators are controlled by two 16-bit wait-state registers (PDWSR and IOWSR) and a 5-bit control register (CWSR). Each of the three external spaces (program, data, and I/O spaces) has an assigned field in a software wait-state register. Wait states for the program and data spaces are specified in the lower and upper halves of PDWSR, respectively. Wait states for I/O space are specified in IOWSR. The bits of CWSR control the mapping between wait-state register contents and the number of wait states.

The program and data spaces each consist of 64K addresses. Each 64K space can be viewed as being composed of four 16K-word blocks. Each 16K address segment in program and data space is associated with 2 bits in PDWSR, as shown in Table 5–3. The value of a 2-bit field in PDWSR specifies the number of wait states to be inserted for each access in the given space and address range.

Register	Bits	Space	Address Range					
PDWSR	0–1	Program	0000h-3FFFh					
ļ	2–3]	4000h-7FFFh					
	4–5	1	8000h0BFFFh					
	6–7		0C000h-0FFFFh					
	8–9	Data	0000h3FFFh					
	1011		4000h-7FFFh					
	12–13]	8000h-0BFFFh					
	14–15		0C000h-0FFFFh					
IOWSR			BIG = 0	BIG = 1				
	01	I/O	Port 0/1, Port 10/11, etc.	0000h-1FFFh				
	2–3]	Port 2/3, Port 12/13, etc.	2000h-3FFFh				
	4–5]	Port 4/5, Port 14/15, etc.	4000h-5FFFh				
	6–7]	Port 6/7, Port 16/17, etc.	6000h-7FFFh				
	8–9		Port 8/9, Port 18/19, etc.	8000h-9FFFh				
	10–11]	Port 0A/0B, Port 1A/1B, etc.	0A000h-0BFFFh				
	12–13		Port 0C/0D, Port 1C/1D, etc.	0C000h-0DFFFh				
	1415	1	Port 0E/0F, Port 1E/1F, etc.	0E000h-0FFFFh				

Table 5–3. Software Wait-State Registers

The I/O space wait-state register (IOWSR) can be mapped in either of two ways, as specified by the BIG bit in the CWSR register. If BIG=0, each of 8 pairs of memory-mapped I/O ports has its own 2-bit field in IOWSR. Note that even when BIG=0, the entire I/O space is configured with wait states on two-word boundaries (i.e., port 0/1, port 10/11, and port 20/21 all have the same number of wait states). This configuration provides maximum flexibility when I/O buscycles access peripherals such as D/A and A/D devices. However, if I/O accesses read and/or write devices that are addressable (e.g., external RAM), BIG can be set to 1. In this case, the 64K I/O space is divided into eight 8K-word address blocks, with each block having an independently programmable number of wait states.

Note that the wait-state generators affect external accesses only; internal accesses always have zero wait states.

The four bits in CWSR allow the user to select one of two mappings between 2-bit wait-state fields and the number of wait states for the corresponding space. As shown in Table 5–4, if a particular bit of CWSR is a zero, the mapping between wait-state field values and the resulting number of wait states is direct: the number of wait states for external accesses in the space associated with that control bit is equal to the wait-state field value. If the control bit

of CWSR is a one, the number of wait states is determined by the mapping shown in Table 5–4. Table 5–5 shows the layout of the CWSR register in PDWSR and IOWSR registers. You should always program the CWSR register prior to configuring the PDWSR and IOWSR registers to avoid configuring memory with too few wait states during the set-up of wait-state registers.

Table 5–4. Wait-State Field Values and Wait States as a Function of CWSR Bit n

Wait-State Field [†] of PDWSR or IOWSR (Binary Value)	No. of Wait States (CWSR Bit n = 0)	No. of Wait States (CWSR Bit n = 1)
00	0	0
01	1	1
10	2	3
11	3	7

[†] This bit field corresponds to the bit field defined in the second column of Table 5–3.

Table 5–5. Space Controlled by CWSR Bit n

n (Bit Position In CWSR)	Space
0	Program
1	Data
2	I/O (lower-half: Port 0–Port 7 if BIG=0, 0000h–7FFFh if BIG=1)
3	I/O (upper-half: Port 8–Port F if BIG=0, 8000h–0FFFFh if BIG=1)
4	BIG mode bit

Figure 5–3 shows a block diagram of the wait-state generator logic for external program space. When an external program access is decoded, the appropriate field of the PDWSR wait-state register is loaded into the counter. If the field is not 000, a not-ready signal is sent to the CPU. The not-ready condition is maintained until the counter decrements to zero and the external READY line is high. The external READY and the wait-state register READY are ORed together to generate the CPU WAIT signal. Also, the READY line is sampled at the falling edge of CLKOUT. (Note that the external READY line is machine-sampled only at the last cycle of an external access if the on-chip wait-state generator is used to insert software wait states).

Upon reset, all the software wait-state control register fields are set to 7. CWSR is set to 0Fh. Device reset also sets the BIG bit of the CWSR register to zero.





5.4 General-Purpose I/O Pins

The 'C5x devices have two general-purpose pins that are software controlled. The \overline{BIO} pin is a branch control input pin, and the XF pin is an external flag output pin. For detailed timing specifications of \overline{BIO} and XF signals, refer to Appendix A.

The BIO pin monitos peripheral device status—especially as an alternative to an interrupt when time-critical loops must not be disturbed. A branch can be conditionally executed when the BIO input is active (low). The timing diagram, shown in Figure 5–4, is an example of the BIO operation. This timing diagram is for a sequence of single-cycle, signal-word instructions located in external memory. The BIO condition is sampled during the decode phase of the pipeline for the XC instruction. All other instructions sample the BIO pin during the execute phase of the pipeline.





The XF (external flag) pin signals to external devices via software. It is set high by the SETC XF (set external flag) instruction and reset to a low level by the CLRC XF (reset external flag) instruction. XF is set high upon device reset. The relationship between the time SETC/CLRC instruction is fetched, and the time the XF pin is set or reset as shown in Figure 5–5. As with BIO, the timing shown for XF is for a sequence of single-cycle, single-word instructions located in external memory. Actual timing may vary with different instruction sequences.

Figure 5–5. External Flag Timing Diagram



5.5 Serial Port

A full duplex (bidirectional) on-chip serial port provides direct communication with serial devices such as codecs, serial A/D (analog to digital) converters, and other serial systems. The interface signals are compatible with codecs and many other serial devices. The serial port may also be used for intercommunication between processors in multiprocessing applications (the TDM port is further optimized for such an application).

Both receive and transmit operations are double-buffered on the 'C5x, thus allowing a continuous communications stream (either 8- or 16-bit data packets. The continuous mode provides operation that once initiated requires no further frame synchronization pulses when transmitting at maximum packet frequency. The serial port is fully static and thus will function at arbitrarily low clocking frequencies. The maximum operating frequency of the serial port while using internal clocks is CLKOUT1/4 (5 Mbit/s at 50 ns, 7.14 Mbit/s at 35 ns). When the serial ports are in reset the device may be configured to shut off the serial port internal clocks, allowing the device to run in a lower power mode of operation.

5.5.1 Serial Port Operation

Table 5–6 lists the pins used in serial port operation. Three signals are necessary to connect the transmit pins of the transmitting device with the receive pins of the receiving device for data transmission. The transmitted serial data signal (DX) sends the actual data. The transmit frame synchronization signal (FSX) initiates the transfer (at the beginning of the packet), and the transmit clock signal (CLKX) clocks the bit transfer. The corresponding pins on the receive device are DR, FSR and CLKR, respectively. Figure 5–6 shows these pins for two 'C5x serial ports connected for a one-way transfer from device 0 to device 1.

Table	5-6.	Serial	Port	Pins
-------	------	--------	------	------

Pins	Description
CLKX	Transmit clock signal
CLKR	Receive clock signal
DX	Transmitted serial data signal
DR	Received serial data signal
FSX	Transmit frame synchronization signal
FSR	Receive framing synchronization signal

Figure 5-6. One-Way Serial Port Transfer



The serial port operates through the three memory-mapped registers (SPC, DXR, and DRR) and two other registers (XSR and RSR) that are not accessible but permit double-buffering capability. These five registers are listed in Table 5–7.

Table 5–7. Serial Port Registers

Registers	Description
SPC	Serial port control register
DXR	Data transmit register
DRR	Data receive register
XSR	Transmit shift register
RSR	Receive shift register

Figure 5–7 shows how the pins and registers are configured on the serial port and how the double-buffering is implemented.





The SPC controls serial port operation; the functions of SPC bit fields are described in Table 5–8. Transmit data is written to the DXR, while received data is read from the DRR. A transmit is executed by writing data to the DXR, which copies the data to the XSR when the XSR is empty (the last word has been serially transmitted, that is, driven on the DX pin). The XSR manages the shifting of the data to the DX pin, thus allowing another write to DXR as soon as the DXR-to-XSR copy is completed.

Upon completion of the DXR-to-XSR copy, a 0-to-1 transition occurs on the transmit ready XRDY bit in the SPC and generates a serial port transmit interrupt (XINT — see subsection 5.1.2 for more information on 'C5x interrupts) that signals that DXR is ready for a new word. The process is similar on the receive side. Data from the DR pin is shifted into the RSR, which copies it to the data receive register (DRR) from which it may be read. Upon completion of the RSR-to-DRR copy, a 0-to-1 transition occurs on the receive ready (RRDY) bit in the SPC and generates a serial port receive interrupt (RINT). Thus, the serial port is double-buffered because data can be transferred to or from DXR or DRR while another transmit or receive is being performed. Note that the transfer timing is synchronized by the frame sync pulse in burst mode and is discussed in more detail in subsection 5.5.2.

Figure 5–8 shows the 16-bit memory-mapped register that configures the serial port. Some of the bits are read-only while others are read/write.

Figure 5–8. Serial Port Control Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FREE	SOFT	RSRFULL	XSREMPTY	XRDY	RRDY	IN1	IN0	RRST	XRST	ТХМ	МСМ	FSM	FO	DLB	RES
R//W	R/W	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R
Note:	R = F	Read, W = W	rite												

Table 5-8. Serial Port Control Register Bits Summary

Bit	Name	Function
0	Reserved	Always read as zero.
1	DLB	The Digital Loopback Mode Bit can be used to put the serial port in digital loopback mode. When DLB=1, DR and FSR are connected to DX and FSX, respectively, through multiplexers, as shown in Figure 5–9(a) and Figure 5–9(b). Additionally, CLKR is driven by CLKX if MCM=1. If DLB=1 and MCM=0, CLKR is taken from the CLKR pin of the device. This configuration allows CLKX and CLKR to be tied together externally and supplied by a common external clock source. The logic diagram for CLKR is shown in Figure 5–9(c). If DLB=0, DR, FSR, and CLKR are taken from the respective device pins. Note that TXM must be set to one for proper operation in DLB mode. Note also that the FSX and DX signals appear on the device pins when DLB=1, but FSR and DR do not.
2	FO	The Format Bit specifies the word length of the serial port transmitter and receiver. If FO=0, data is trans- mitted and/or received as 16-bit words. If FO=1, data is transferred as 8-bit bytes. The data is transferred with the MSB first.
3	FSM	The Frame Synch Mode Bit specifies whether frame synchronization pulses are required for serial port operation. If FSM=1, a frame sync pulse is required on FSX/FSR for the transmission/reception of each word. When the serial port is operated in the continuous mode, FSM=0. Refer to subsection 5.5.1 for more details on the frame sync signals.
4	МСМ	The Clock Mode Bit specifies the clock source for CLKX. If MCM=0, CLKX is taken from the CLKX pin. If MCM=1, CLKX is driven by an on-chip clock source having a frequency equal to one-fourth of CLKOUT1. Note that if MCM=1 and DLB=1, a CLKR signal is also supplied by the internal source.
5	ТХМ	The Transmit Mode Bit configures the FSX pin as an input (TXM = 0) or as an output (TXM = 1). When TXM = 1, frame sync pulses are generated internally when data is transferred from the DXR to DSR to initiate data transfers. The internally generated framing signal is synchronous with respect to CLKX. When TXM = 0, the transmitter idles until a frame synch pulse is supplied on the FSX pin.
6 7	XRST RRST	The Transmit Reset and Receive Reset signals reset the transmitter and receiver, respectively. If the SPC is to be modified to reconfigure the serial port, a total of two writes should be made to the SPC. The first write should write zeroes to XRST and RRST and the desired configuration to bits 1–5. The second write should write ones to XRST and RRST, taking the serial port out of reset. When a zero is written to either of these bits, activity in the corresponding section of the serial port halts. Note that when XRDY=0, writing a zero to XRST generates a transmit interrupt. When XRST=0, RRST=0, and MCM=0, the internal clocks to the serial ports are shut off, allowing the device to run in a lower power mode of operation.

Table 5-8. Serial Port Control Register Bits Summary (Continued)

Bit	Name	Function
8 9	INO IN1	The Input 0 Bit and Input 1 Bit allow the CLKR and CLKX pins to be used as bit inputs. IN0 and IN1 reflect the current levels of the CLKR and CLKX pins, respectively, of the device. The levels on these pins can be read by reading the SPC. They can be tested by using the PLU or the BIT or BITT instruction. Note that there is a latency of between 0.5 and 1.5 CLKOUT1 cycles in length from CLKR/CLKX switching to the new CLKR/CLKX value being represented in the SPC.
10 11	RRDY XRDY	Receive Ready and Transmit Ready Bits. A transition from 0 to 1 of the RRDY bit indicates that the re- ceive shift register (RSR) has been copied to the DRR and that the data can be read. A receive interrupt is generated upon the transition. A transition from 0 to 1 of the XRDY bit indicates that the DXR contents have been copied to the XSR and that data is ready to be loaded with a new data word. A transmit inter- rupt is generated upon the transition. These bits can be polled in software in lieu of using serial port inter- rupts.
12	XSREMPTY	The Transmit Shift Register Empty Flag. This bit indicates whether the transmitter has experienced un- derflow. Underflow occurs when two conditions are satisfied: 1) the XSR empties, and 2) the DXR has not been reloaded since the last DXR-to-XSR transfer. Note that underflow does not constitute an error condition in burst mode. If another frame synch pulse occurs prior to writing the DXR while in burst mode, the previous data in the XSR is shifted out the DX pin. Writing to DXR inactivates the XSREMPTY bit. XSREMPTY=0 indicates underflow.
13	RSRFULL	The Receive Shift Register Full Flag. This bit indicates whether the receiver has experienced overrun. Overrun occurs when three conditions are satisfied: 1) RSR is full, 2) the DRR has not been read since the last RSR-to-DRR transfer, and 3) a frame sync pulse appears on FSR. Note that condition 3 applies only when FSM=1. When FSM=0, only the first two conditions apply. When RSRFULL=1, the receiver halts and waits for the DRR to be read. The data in the RSR is preserved, but any data sent on DR while the receiver is halted is lost. Reading DRR, device reset, and serial port reset each clear the RSRFULL bit. RSRFULL=1 indicates overflow.
14	SOFT	The SOFT bit. This bit is enabled when the FREE bit is 0. If FREE=0, the SOFT bit selects immediate stop if 0, stop after word completion if 1. See page 5-23.
15	FREE	The FREE bit. If FREE=1, free run is selected, regardless of the value of the SOFT bit. If FREE=0, the SOFT bit selects the emulation mode as described above. See page 5-23.

Bit 0 is reserved and is read as 0 (although it performs a function in the TDM serial port, explained in Section 5.6). The format bit FO, bit 1 of the SPC, specifies whether data is transmitted as 16-bit words (FO=0) or 8-bit bytes (F0=1). Note that in the latter case, only the lower byte of whatever is written to DXR on the transmitter is transmitted and the lower byte of whatever is read from DRR on the receiver is received. To transmit a whole 16-bit word in 8-bit byte mode on the transmitter, two writes to DXR are necessary, with the appropriate shifts of the value because the upper 8 bits written to DXR are ignored. Similarly, to receive a whole 16-bit word in 8-bit mode on the receiver, two reads from DRR are necessary, with the appropriate shifts of the value, because the upper 8 bits in DRR are random values.

The source device for the clock for serial port transfers is set by bit 4 (MCM) of the SPC register. If MCM=1, then the CLKX is configured as an output and is driven by an internal clock source with a frequency equal to 1/4 of CLKOUT1. If MCM=0, CLKX is configured as an input and thus accepts an external clock. Note that the CLKR pin is always configured as an input.

The source device for the frame synchronization pulse is set with the TXM bit, (bit 3). Like MCM, if TXM=1, the FSX pin is configured as an output and drives a pulse at the beginning of every transmit. If TXM=0, FSX is configured as an input and accepts an external frame sync signal. Note that the FSR pin is always configured as an input.

The reset of the serial port for both transmitter and receiver is done by the XRST bit and the RRST bit, bits 6 and 7, respectively. These signals are active low, so that if XRST=RRST=0, the serial port is in reset. To modify SPC to configure the serial port, a total of two writes to the SPC are necessary. The first write should write zeros to the XRST and RRST and the desired configuration bits 1–5. While maintaining the desired configuration bits, the second write should write ones to XRST, and RRST, bits, taking the serial port out of reset. Note that these bits can be reset individually if desired. When a zero is written to either of these bits, activity in the corresponding section of the serial port stops. When XRST=0 and RRST=0, the particular internal clocks to the serial port are shut off. This minimizes the switching and allows the device to operate on lower power consumption (as long as the CLKX bit is configured as an input — that is, with MCM=0).

The FSM bit (bit 3) specifies whether frame syncs are needed in consecutive serial port transmits. If FSM=1, a frame sync is required for every transfer and the mode is referred to as **burst mode**, because there may be periods of inactivity on the serial port between transmits. The frequency of packet writes to DXR is called packet frequency. The packets can be 8 or 16 bits long, depending on FO.

As the packet frequency increases, it reaches a maximum that is equivalent to 8 or 16 clock cycles, depending on FO. Note that this cycle count corresponds to 32 or 64 instruction cycles on the CPU, again depending on FO if internal 'C5x clocks are used. Thus, if transmitting at maximum rate for more than one transmission, the frame sync signal becomes extraneous. The continuous mode of operation (FSM=1) is then the mode that requires only an initial frame sync pulse, as long as a write to DXR for transmit, or a read from DRR for receive, is executed during each transmission. The timing of both modes is dicussed in detail in subsections 5.5.2 and 5.5.3.

The DLB bit, (bit 1) is a digital loop back mode that allows testing of the serial port code with just one device. When DLB=1, DR and FSR are connected to DX and FSX, respectively, through multiplexers, as shown in Figure 5–9.

Figure 5–9. Receiver Signal MUXes



CLKR is driven by CLKX if MCM=1. But if MCM=0 while DLB=1, then CLKR is taken from the CLKR pin. This allows for external clock generation of these signals during digital loopback mode. If DLB=0, then normal operation occurs where DR, FSR, and CLKR are all taken from their respective pins.

Bits 10–13 in the SPC are read-only status bits that indicate various states in serial port operation. Writes and reads to the serial port may be synchronized by polling RRDY and XRDY, (bits 10 and 11, respectively) or by using the interrupts that they generate. A transition from 0 to 1 of the RRDY bit indicates that the RSR has been copied to the DRR and that the received data may be read. A receive interrupt (RINT) is generated upon this transition. A transition from 0 to 1 of the XRDY bit indicates that the DXR contents have been copied to the XSR and that DXR is ready to be loaded with a new data word. A transmit interrupt (XINT) is generated upon this transition. Polling these bits in software may either substitute for or complement the use of serial port interrupts. In other words, both polling and interrupts can be used together if so desired. The XSREMPTY bit (bit 12) indicates whether the transmitter has experienced underflow. (When XSREMPTY=0, it is active).

The following three situations cause the XSREMPTY flag to become active:

DXR has not been loaded since the last DXR-XSR transfer

AND XSR empties (The actual transition of XSREMPTY occurs after the last bit has been shifted out of XSR)

- **OR** serial port reset (XRST=0)
- **OR** device reset

When XSREMPTY is active, the transmit side of the serial port halts, thus driving no value (the DX pin is in a high-impedance state). An exception occurs in burst mode with external frame syncs, which is explained in subsection 5.5.4. Note that underflow does not constitute an error condition in the burst mode, although it does in the continuous mode (error conditions are further discussed in subsection 5.5.4). The XSREMPTY flag becomes inactive (XSREMPTY=1) when:

A write to DXR occurs. Note that more information on the transmit timing is explained in subsection 5.5.2.

The RSRFULL bit, (bit 13) indicates whether the receiver has experienced overrun (When RSRFULL=1, it is active).

Overrun occurs when:

The DRR has not been read since the last RSR-to-DRR transfer.

AND RSR is full.

AND a frame sync pulse appears on FSR.

Note that in continuous mode (FSM=0), only the first two conditions apply; therefore, RSRFULL transitions after the last bit has been shifted out. When RSRFULL=1, the receiver halts and waits for DRR to be read. The data in RSR is preserved, but any new data driven on the DR pin while the receiver is halted is lost.

The RSRFULL flag becomes inactive (RSRFULL=0) under the following three conditions:

DRR is read OR serial port is reset (RRST=0) OR device is reset

IN0 and IN1 (bits 8 and 9) in the SPC allow the CLKR and CLKX pins to be used as bit inputs. IN0 and IN1 reflect the current levels of the CLKR and CLKX pins. The levels on the pins can be read by reading the SPC. They can be tested by using the PLU or BIT or BITT instructions. Note that there is a latency of between 0.5 and 1.5 CLKOUT1 cycles in length from CLKR/CLKX switching to the new CLKR/CLKX value being represented in the SPC. Note that if the serial port is put into reset, IN0 and IN1 can be used as bit inputs and DRR and DXR as general-purpose registers. SOFT and FREE (bits 14 and 15) are special emulation bits that determine the state of the serial port clock when a breakpoint is encountered in the high-level language debugger. If the FREE bit (bit 15) is set to one, then upon a software breakpoint, the clock continues to run (that is, free runs) and data is shifted out. In this case, SOFT (bit 14) is a *don't care*. But if FREE is 0, then SOFT takes effect. If SOFT=0, then the

clock immediately stops, thus aborting any transmission. If the SOFT bit is 1, the particular transmission continues until completion of the word, and then the clock halts. The options are as follows:

FREE SOFT

1	Х	Free run
0	0	Immediate stop
0	1	Stop after completion of word

The receive side functions in a similar fashion. Note that if an option besides immediate stop is chosen, the receiver continues running and an overflow error is possible. The default value for these bits is *immediate stop*.

5.5.2 Transmit and Receive Operations (Burst Mode)

Figure 5–10. Burst-Mode Serial Port Transmit Operation

In burst mode operation, there are periods of serial port inactivity between packet transmits. The data packet is marked by the frame sync pulse on FSX. On the transmit device, the transmission is initiated by a write to DXR. The value in DXR is shifted to XSR; upon a frame sync pulse on FSX (generated internally or externally depending on TXM), the value in XSR is shifted out and driven on the DX pin. If DXR is reloaded before the old DXR contents have been transferred to XSR, the old DXR contents are overwritten. The DXR is copied to the XSR only if the XSR is empty and the DXR has been loaded since the last DXR to XSR transfer. The DXR should be written to only if XRDY=1, which is guaranteed if the DXR write is made in response to a transmit interrupt or polling XRDY. The timing for the serial port transmit is shown in Figure 5–10.

CLKX FSX



Note in the following discussion that the timings are slightly different for internally (TXM=1, FSX is an output) and externally (TXM=0, FSX is an input) gen-
Serial Port

erated frame syncs. This distinction is made because in the former case, the frame sync pulse is generated by the transmitting device as a direct result of a write to DXR. In the latter case, there is no such direct effect. Instead, the transmitting device must write to DXR and wait for an externally generated frame sync.

If frame sync pulses are internally generated (TXM=1), then after a write to DXR, a frame sync pulse is generated on the next rising edge of CLKX (For externally generated frame syncs the following events will occur whenever the frame sync pulse appears by the rising edge of CLKX after a write to DXR). Then on the next falling edge of CLKX, XSR is loaded with the value from DXR, and XRDY goes high, generating a transmit interrupt (XINT). On the next rising edge of the CLKX cycle, the first data bit (MSB first) is driven on the DX pin. With the fall of the frame sync pulse, the rest of the bits will be shifted out. (Therefore, the first bit could have variable length if the frame sync is generated externally and does not fall within one CLKX cycle. Internally generated frame syncs are guaranteed by 'C5x timings).

When all the bits are transferred, the DX pin enters the high-impedance state. Note that if DXR had not been loaded when XINT was generated, the XSREMPTY flag would become active (go low), indicating underflow. Thus, there is a 2-CLKX cycle latency (approximately) after DXR is loaded, before the data is driven on the line, assuming that the frame sync pulse is generated internally (TXM=1). If the pulse is externally generated, this latency does not exist, and the timing specifications are relaxed. With externally generated frame sync, if the XSREMPTY flag is active and a frame sync pulse is generated, any old data in the DXR is transmitted. This is explained in detail in subsection 5.5.4.

Figure 5–11. Burst-Mode Serial Port Receive Operation



The shifting into RSR begins on the falling edge of the CLKR cycle after the frame sync has gone low. After all the bits have been received, the contents of the RSR are transferred to the DRR on the falling edge of CLKR and RRDY goes high, generating a receive interrupt (RINT), as shown in Figure 5–11. Note that if the DRR from the previous receive had not been read and a frame sync appears, the RSRFULL flag would go high. This condition is an actual error and introduces questions of the serial port's behavior under various error situations: for example, the appearance of frame sync during a receive. Various error situations are discussed in subsection 5.5.4.

Note that if the packet frequency is increased, the inactivity period between the data packets for adjacent transfers decreases to zero. This corresponds to a minimum period between frame sync pulses (equivalent to 8 or 16 CLKX/R cycles, depending on FO) that corresponds to a maximum packet frequency at which the serial port may operate. At maximum packet frequency in Figure 5–12, the timing looks like a compressed version of Figure 5–10.

Figure 5–12. Burst-Mode Serial Port Transmit at Maximum Packet Frequency



The data bits in consecutive packets are transmitted continuously with no inactivity in between the bits. The frame sync pulse overlaps the last bit transmitted in the previous packet. The receive side in Figure 5–13 looks similar.



Figure 5–13. Burst-Mode Serial Port Receive at Maximum Packet-Frequency

The maximum packet frequency transfer looks like a compressed version of burst mode with no periods of inactivity. The frame sync pulse overlaps the first bit transmitted.

Figure 5–12 and Figure 5–13 show the transfer of multiple data packets at maximum packet frequency; the frame sync appears to be extraneous information. Since the data packets are transmitted at a constant rate, the CLK provides enough timing information for the transfer and permits a continuous stream of data. Theoretically, only an initial frame sync signal is needed to initiate the multipacket transfer. This continuous mode is supported by the 'C5x serial port and is discussed in subsection 5.5.3.

Figure 5–14. Burst-Mode Serial Transmit Operation With Delayed Frame Sync in External Frame Sync Mode



The operation of the serial port with external frame sync is similar to that with internal frame sync. Events occur when the external frame sync appears. When the external frame sync is delayed, however, the double buffer is filled and frozen until the delayed frame sync appears, as shown in Figure 5–14. When the delayed frame sync occurs, A is transmitted on DX; after the transmit, a DXR-to-XSR copy of B occurs, and XINT is generated. The next frame sync after the delayed frame sync causes B to be transmitted on DX. Note than when the loading of B into DXR occurs, a DXR-to-XSR copy of B does not occur, and XINT is not generated because A has not been transmitted on DX. Any subsequent writes to DXR before the delayed frame sync occurs would overwrite DXR.

5.5.3 Transmit and Receive Operations (Continuous Mode)

In the continuous mode, the frame sync signal on FSX/FSR is not necessary for consecutive packet transfers at maximum packet frequency after the initial pulse. Continuous mode is selected by setting FSM=0. Upon the first store to DXR in continuous mode, a frame sync is generated for the first transmission and then no more. As long as DXR is updated once every transmission, the continuous mode continues. Failing to update causes the serial port to halt, as in the burst mode case (The XSREMPTY flag becomes asserted etc.). If DXR is written to after the halt, the device restarts the continuous mode transmit and generates an FSX, assuming that the frame sync is internally generated. This distinction that occurs between transmits using internal and external frame syncs is similar to the one discussed in subsection 5.5.2.

If the frame syncs are externally generated (TXM=0), then DXR should be loaded, and the appearance of an external frame sync on the FSX pin restarts a new continuous mode transmit. If the DXR has not been updated with external frame sync, the DX pin remains in the high-impedance state. This is different from the burst mode operation and is covered in detail in subsection 5.5.4. The continuous mode may be discontinued — in other words changed to burst mode — only by a serial port or device reset. Changing the FSM bit during transmit or halt is not guaranteed to switch to burst mode.

The transmit timing in continuous mode is shown in Figure 5–15.



Figure 5–15. Serial Port Transmit Continuous Operation

Transmit timing in continuous mode is similar to the continuous stream in Figure 5–12. The major difference is the lack of a frame sync pulse after the initial one. As long as DXR is updated once per transmission, this mode will continue. Overwrites to DXR behave just as in burst mode. The data written last will be transmitted. XSR operation is not disturbed. An external FSX pulse on the line will abort the present transmission, cause one data packet to be lost, and initiate a new continuous mode transmit. This is explained in more detail in subsection 5.5.4.

The receive operation is similar to the transmit operation. After the initial frame sync pulse on FSR, no more frame syncs are needed. This mode will continue as long as DRR is read every transmission. If it is not read, the serial port receive will halt (RSRFULL flag becomes active). Reading DRR will restart the continuous mode as soon as a frame sync is received. The continuous mode must be discontinued with a serial port or device reset. The receive timing can be seen in Figure 5–16.



Figure 5–16. Serial Port Receive Continuous Operation

Figure 5–16 shows no frame signals; otherwise, it is similar to Figure 5–13. If a pulse occurs on FSR during transmission (an error), then the receive operation is aborted, one packet is lost, and a new receive cycle is begun. This is discussed in more detail on page 5-22.

5.5.4 Error Conditions

Error conditions result from an unprogrammed event occurring to the serial port. These conditions are operational aberrations such as overrun, underflow, or a frame sync pulse during a transmission. You may need to understand how the serial port handles these errors and the state it acquires during these error conditions. Because they differ slightly in burst and continuous modes, the error conditions are discussed separately.

In burst mode, the first error condition (discussed in subsection 5.5.1) is the RSRFULL flag. Basically, this flag occurs when the device has not read incoming data and more data is being sent, which is indicated by a frame sync pulse on FSR. The processor halts serial port receives until DRR is read. Thus, any further data sent is lost. If receive errors continue, and the frame sync occurs during a receive (that is, data is being shifted into RSR from DR pin), then the present receive is aborted and a new one begins. Thus, the data that was being loaded into RSR is lost, but the data in DRR is not. No RSR-to-DRR copy occurs. Figure 5–17 shows the serial port receive side behavior for a frame sync pulse during a receive and includes nonerror situations.





Transmit errors in burst mode result when a frame sync occurs during various conditions. Underrun in burst mode is not considered an error but is explained in subsection 5.5.1. If a transmit is in progress (that is, XSR data is being driven on the DX pin) when the frame sync pulse occurs, then the present transmit is aborted, and data in the XSR is lost. Then, whatever data is in the DXR at the time of the frame sync pulse is transferred to XSR (DXR-to-XSR copy) for transmitting. However, a transmit interrupt XINT is generated only if the DXR has been written to after the last transmit. Also, if XSREMPTY is active and a frame sync pulse appears, the old data in DXR is shifted out. Figure 5–18 summarizes serial port transmit behavior with error (and nonerror) conditions.

Figure 5–18. Transmit Error (Normal or Burst Mode)



In continuous mode, errors take on a broader meaning. Data transfer is supposed to be occuring at all times in continuous mode. Thus, underflow

(XSREMPTY=0) is considered an error in continuous mode because data is not being transmitted. As in burst mode, overrun is an error, and both of these cause the serial port receive or transmit sections to halt. The operation of both these flags is explained in subsection 5.5.1 in the XSREMPTY and RSRFULL flags description. Underflow and overrun errors are not fatal; they can be corrected by reading DRR or writing to DXR. In a write to DXR to deactivate XSREMPTY, either a frame sync pulse is generated (if FSM=1) or required (if FSM=0). On the receive side, however, after DRR is read to deactivate RSRFULL, a frame sync pulse is not required. The receive side of the serial port keeps track of the word (either 8- or 16-bit) boundary, even though it is not receiving data. When the RSRFULL flag is deactivated by a read from DRR, the receiver begins the read from the correct bit.

Another cause for error is the appearance of frame syncs during a transmission. After the initial frame sync in continuous mode, no others should occur. When a frame sync pulse occurs during a transmit, the current transmit operation (that is, serially driving XSR data onto DX pin) is aborted, and data in XSR is lost. A new transmit cycle is initiated, as long as the DXR is updated once per transmission afterward. During a receive in continuous mode, the situation is similar: if a frame sync pulse occurs, one packet of data (8-bit byte or 16-bit word, depending on FO) is lost. The RSR bit counter is reset, so the data that was being shifted into RSR from the DR pin is lost. Data then driven on DR is shifted into RSR. Therefore, the frame sync during transmission chart for continuous mode looks like the left half of the burst mode charts in Figure 5–17 and Figure 5–18 because a receive or transmit is always in progress.

Figure 5–19 and Figure 5–20 show receive and transmit errors for continuous mode. Note that if a frame sync occurs after deactivating the RSRFULL flag by reading DRR but before the beginning of the next word (either 8- or 16-bit) boundary, a receive abort condition occurs. Also, note a major difference in the transmit continuous mode error compared with transmit burst mode error. If XSREMPTY is active in continuous mode and an external frame sync occurs, no old data is transmitted. Instead, since underflow in continuous mode is considered an error, the frame sync pulse is ignored, and the DX pin remains in the high-impedance state.

Figure 5–19. Receive Error (Continuous Mode)



Figure 5–20. Transmit Error (Continuous Mode)



5.5.5 Example

The code example that follows shows a one-way transmit from device 0 to device 1 of an arithmetic sequence of numbers. The numbers are written in each device in a block from 9000h to b000h in data memory. Device 0 waits in a BIO loop for a ready to receive signal (XF) from device 1 and initializes the transfer with a value of zero. Only its transmit interrupt is enabled; its transmit ISR writes the value it will send into its own memory.

* Device	0 - Tr	ansmit side	
:	:		:
			;Setup SPC as CLK source ;and internal frame sync
	SPLK	#0038h, SPC	;Set TXM=MCM=FSM=1, ;TDM=DLB=FO=0. ;And put SP into reset
			; (XRST=RRST=0)
	SPLK	#00F8h, SPC	;Take SP out of reset
			;Setup interrupts
	SPLK	#Offffh, IFR	;clear IFR
	SPLK	#020h, IMR	;Turn on XINT
	CLRC	INTM	;enable interrupts
ILOOP	BCND	SENDZ, BIO	;Wait to for ready—to—
	В	ILOOP	;receive from other device
SENDZ	LACL	#0	;First transmit/write
			;value is O
	LAR	AR7, #9000h	;Setup where to write
	SACL	*	;Write first value
	SACL	DXR	;Transmit first value
SELF1	в	SELF1	;Wait for interrupts
XMT_ISR	LACC	AR7	;Check if past 0x0b000
	SUB	#0b000h	;i.e. end of block
	BCND	END_SERP,GEQ	;Go to tight loop if so
			;Add one and transmit
	LACL	*+	;Load value
	ADD	#1	;Add one
	SACL	*	;Write value
	SACL	DXR	;Transmit value
	RETE		
END_SERP	в	END_SERP	;Sit in tight loop after
—			;block is complete.
:	:		:

The code in device 1 follows. It sends a ready-to-recieve signal (XF) to device 0. Only its receive interrupt is masked and its receive ISR reads from the DRR, writes to the block, and checks to see if it has reached the end of the block.

:	
:	
:	
Device 1 - Receive	
SPLK #0008h, SPC	;Set SP as CLK, frame ;sync receive ;Set TXM=MCM=DLB=FO=0, ;FSM=1. ;And put SP into reset ;(XRST=RRST=0)
SPLK #00C8h, SPC	;Take SP out of reset
SPLK #0ffffh, IFR SPLK #010h, IMR	;Setup interrupts ;clear IFR ;Turn on RINT

	CLRC LAR CLRC	INTM AR7, #9000h XF	;Enable interrupts ;Setup where to write ;received data ;Signal ready to receive
SELF1	в	SELF1	;Wait for interrupts
RCV_ISR			
_	LACL	DRR	;Load received value
	SACL	*+	;Write to memory block
	LACC	AR7	;Check if past 0x9000
	SUB	#0b000h	; i.e. end of block
	BCND	END_SERP, GEQ	;Go to tight loop if so
END_SERP	В	END_SERP	;Sit in tight loop after ;block is complete.

5.6 TDM Serial Port

The 'C5x devices have a TDM (time-division-multiplexed) serial port that allows the device to communicate serially with up to seven other 'C5x devices. The TDM port provides a simple and efficient interface for multiprocessing applications.

The TDM serial port is a superset of the serial port described in Section 5.5. By means of the TDM bit in the TSPC control register, the port can be configured in multiprocessing mode (TDM=1) or stand-alone mode (TDM=0). When in stand-alone mode, the port operates as described in Section 5.5. When in multiprocessing mode, the port behaves as described in this section. The port can be shut down for low power consumption via the XRST and RRST bits as described in Section 5.5.

5.6.1 Time-Division Multiplexing

Time-division multiplexing is the division of time intervals into a number of subintervals, with each subinterval representing a communications channel according to a prespecified arrangement. Figure 5–21 shows a 4-channel TDM scheme. Note that the first time slot is labeled chan 1 (channel 1), the next chan 2 (channel 2), etc. Channel 1 is active during the first communications period and during every fourth period thereafter. The remaining 3 channels are interleaved in time with channel 1, as shown in the figure.

The 'C5x TDM port supports eight TDM channels. You can independently specify which device is to transmit and which device or devices are to receive for each channel. This results in a high degree of flexibility in interprocessor communications.

Figure 5–21. Time-Division Multiplexing



5.6.2 TDM Port Operation

Figure 5–22(a) shows the 'C5x TDM port architecture. Up to eight devices can be placed on the four-wire serial bus. This four-wire bus consists of a conven-

tional serial port's bus of clock, frame, and data (TCLK, TFRM, and TDAT) wires plus an additional wire (TADD) that carries the device addressing information. The TADD line, which is driven by a particular device for a particular time slot, determines which devices in the TDM configuration can execute a valid TDM receive on that time slot. This is similar to a valid serial port read operation described in Section 5.5, except that the corresponding TDM registers are named differently. The TDM receive register is TRCV, and the TDM receive shift register is TRSR. The actual data is transmitted on the bidirectional TDAT line.

Note in Figure 5–22(b) that the device TDX and TDR pins are tied together externally to form the TDAT line. Also note that only one device can drive the data and address line (TDAT and TADD) in a particular slot. Meanwhile, in that particular slot, all the devices (including the one driving that slot) sample the TDAT and TADD lines to see if the data is a TDM valid read. This is discussed in detail later in this section. In a valid TDM read, the value is transferred from the TRSR register to the TRCV register, and a receive interrupt is generated, indicating that the TRCV has valid receive data and can be read.

All TDM port operations are synchronized by the TCLK and TFRM lines, which are generated by one device each (typically the same device), referred to as the TCLK and TFRM sources. The word master is not used here because it implies that one device controls the other. This is not the case, and you must set TCSR to prevent slot contention. Consequently, the remaining devices in the TDM configuration use these lines as inputs. Figure 5–22(b) shows TCLKX and TCLKR are externally tied together to form the TCLK line. Also, TFRM and TADD originate from the TFSX and TFSR pins respectively. The reason for this is to make the TDM serial port easy to use in standalone mode. The TDM port operation is controlled by several memory-mapped registers.

Figure 5–22. TDM Four-Wire Bus



Each device has six memory-mapped registers associated with the TDM serial port. The layout of these registers is shown in Figure 5–23. The TRCV and TDXR registers have the same functions as the DRR and DXR registers respectively, described in Section 5.5. The TSPC register is identical to the SPC register except that bit 0 is not reserved in TSPC. See subsection 5.5.1 for its operation. This bit (TDM) configures the port in stand-alone mode (TDM=0 – In this mode the TDM serial port operates like the standard serial port described in Section 5.5) or in multiprocessor mode (TDM=1).

Bits DLB and FO in the TSPC are hard-configured when the port is in multiprocessor mode. These bits are set to zero when TDM=1, resulting in no access to the digital loopback mode and in a fixed word length of 16 bits (A different type of loopback is covered in the example in subsection 5.6.5). The value of FSM does not affect the port when TDM=1. Also, when TDM=1 the underflow and overrun flags are not operational (subection 5.6.4 explains how these errors are treated in TDM mode). If TDM=1, changes made to the contents of the TSPC become effective upon completion of channel 7 of the current frame. Thus the TSPC value cannot be changed for a the current frame. Any changes take effect on the next frame.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TRCV		Receive Data														
TDXR	Transmit Data															
TSPC	FREE	SOFT	X	х	XRDY	RRDY	IN1	INO	RRST	XRST	TXM	мсм	FSM	FO	DLB	TDM
TCSR	X	Х	Х	Х	Х	X	Х	X	CH7	CH6	CH5	CH4	СНЗ	CH2	CH1	CH0
TRTA	TA7	TA6	TA5	TA4	TA3	TA2	TA1	RA0	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0
TRAD	х	х	X2	X1	X0	S2	S1	S0	A7	A6	A5	A4	A3	A2	A1	A0

The source device for the timing signals TFRM and TCLK is set by MCM and TXM, respectively. The TCLK source device is identified by setting the TXM bit of its TSPC register to one. Typically, this device is the same one that supplies the TDM port clock signal TCLK. TCLKX pin is configured as an input if MCM=0 and an output if MCM=1. In the latter (internal 'C5x clock) case, the device whose MCM=1 supplies the clock (TCLK frequency=one fourth of CLKOUT1 frequency) for all devices on the TDM bus. The clock can be supplied by an external source if MCM=0 for all devices. TFRM can also be supplied externally if TXM=0. An external TFRM must meet TDM receive timing specifications with repect to TCLK for proper operation. No more than one device should have MCM or TXM set to one at any given time. The specification of which device is to supply clock and framing signals is typically made only once, during system initialization.

The TDM channel select register (TCSR) of a given device specifies in which time slot(s) that device is to transmit. A 1 in bits 0–7 of the TCSR sets the transmitter active during the corresponding time slot. A key system-level constraint repeated here is that no more that one device can transmit during the same time slot. The devices do *not* check for bus contention. You must assign the slots consistently. As in TSPC operation, a write to TCSR during a particular frame is valid only during the next frame. However, a given device can transmit in more than one slot. This is discussed in more detail in subsection 5.6.3, with an emphasis on the utilization of TRTA, TDXR, and TCSR in this respect.

The TDM receive/transmit address register (TRTA) of a given device specifies two key pieces of information. The lower half specifies the receive address of the device, while the upper half of TRTA specifies the transmit address. The receive address is the 8-bit value that a device compares to the 8-bit value it samples on the TADD line in a particular slot to determine whether it should execute a valid TDM receive. The receive address establishes the slots in which that device may receive. This process occurs on each device during every slot. The transmit address corresponds to what a device drives on the TADD line during a transmit operation on an assigned slot. The transmit address establishes which receiving devices may execute a valid TDM receive on the driven data.

Only one device at a time can drive a transmit address on TADD. Each processor bitwise-logical-ANDs the value it samples on the TADD line with its receive address. If this operation results in a nonzero value, then a valid TDM receive is executed. Thus, for one device to transmit to another, there must be at least one bit in the upper half of the first device's TRTA (the transmit address) with a value of 1 that matches one bit with a value of 1 in the lower half of TRTA (the receive address) of the second device. This method of configuration of TRTA allows the transmitting device to control which devices receive, without having to change the receive address on any of the devices.

The TDM receive address register (TRAD) holds various information on the status of the TADD line, which can be polled to verify the integrity of this line and to verify the relationship between instruction cycle and TDM port timing. Bits 13–11 (x_2-x_0) hold the current slot number value, whether a valid data receive was executed or not. This value is latched at the begininng of the slot and latched only until the end of the slot. Bits 10–8 (s_2-s_0) hold the number of the last slot plus one (modulo 8) in which data was received. This value is latched at the end of the slot in which a valid data receive occurred during the TDM receive interrupt (TRNT), and maintained until the end of the next slot that is a valid receive. Bits 7–0 (a_7-a_0) hold the last value sampled on the TADD line, whether a valid data receive on the TADD line, whether a valid data receive was executed or not. This value is latched half-way through the slot (so the value on the TADD may be shifted in) and maintained until half-way through the next slot, whether a valid receive is executed or not.

5.6.3 Transmit and Receive Operations (TDM Mode)

Figure 5–16 shows the timing for the TDM port transfers. The TCLK and TFRM signals are generated by the timing source device. The TCLK frequency is one fourth the frequency of CLKOUT1 if generated by a 'C5x device. The TFRM pulse occurs every 128 TCLK cycles. This allows 16 data bits for each of 8 time slots to be driven on the TDAT line. This also permits the processor to execute a maximum of 64 instructions between each slot, assuming that a 'C5x internal clock is used. Beginning with slot 0 and with the MSB first, the transmitter drives 16 data bits for each slot, with each bit having a duration of 1 TCLK cycle (the exception is the first bit of each slot, as noted below). The data is driven onto the TDAT line on the rising edge of TCLK and read on the falling edge. Meanwhile, the transmitter also drives the TADD line with its transmit address. This information, unlike that on TDAT, is only one byte long and is transmitted with the LSB first for the first half of the slot. During the second half of the slot (that is, the last eight TCLK periods) the TADD line is driven high. The TDM

receive logic samples the TADD line only for the first eight TCLK periods, ignoring it during the second half of the slot. Therefore, the transmitting device (if not a 'C5x) may choose to drive TADD high or low during that time period.





If none of the devices on the TDM bus are configured to transmit in a slot (that is, none of the devices have a 1 for the corresponding slot in their TCSR register), that slot qualifies as an empty slot. In an empty slot, both TADD and TDAT will be high impedance. This has the potential for spurious receives because the device actually samples TDAT and TADD for every slot and determines a valid TDM receive if its receive address matches the receive address on the TADD line. To avoid spurious reads, a pull-down 1-k Ω resistor *must* be tied to the TADD line. This causes the TADD line to read low on empty slots. Otherwise, any noise on the TADD line that happens to match a particular receive address would result in a spurious read. If power dissipation is a concern and the resistor is not desired, then an arbitrary processor with transmit address equal to 0h can drive empty slots by writing to TDXR in those slots. Slot manipulation is explained later in this section. The 1-k Ω resistor is not needed in the TDAT line.

An empty slot is defined by the following two cases: the first obvious case occurs when no device has its TCSR configured to transmit in that slot. A second more subtle case occurs when TDXR has not been written to before a slot. This may happen when TCSR contents are changed because they are not sampled until the TFRM pulse occurs. Therefore, any subsequent change takes effect only on the next frame. The same is true for the receive address (the lower half of TRTA). But the transmit address (upper half of TRTA) and the TDXR (obviously) may be changed for the current frame for a particular slot, assuming that slot has not yet been reached when the instruction is executed.

Note that the transmit address does not need to be written every time a write to TDXR is executed. During a write to TDXR, whatever value is in the TRTA is transmitted. You can test the current slot by examining TRAD while using the XRDY flag or transmit interrupt. This flexibility affords TDM slot manipulation and even slot sharing if you so desire. The key is to understand the timing relationship between the instructions being executed and the frame/slots of the TDM port. Simply stated, the TCSR and the receive address (lower half of TRTA) take effect only at the start of a new frame, while the transmit address (upper half of TRTA) and TDXR (transmit data) can take effect at the start of a new slot.

When changing a transmit address on the fly, be careful not to corrupt the receive address; both are located in the same register TRTA. Thus, this scheme follows the philosophy of allowing the transmitting device to set which devices can receive. Regarding empty slots, note that in a TDM port the frame sync on TFRM is being transmitted at all times, not just when there is a write to TDXR. Thus, if a device does not happen to write to TDXR during its selected slots (by TCSR), it will have an empty slot that shows up as high impedance on the TDAT and TADD lines.

As a final note on timing, the duration of the first bit (bit 15 TDAT and bit 0 of TADD) of each slot is only half the normal duration. Also, the TFRM overlaps bit 0 of time slot 7. Refer to the timing diagrams in Appendix A.

5.6.4 TDM Error Conditions

Due to time slots and the ability for one processor to transmit in multiple slots, the concept of overflow and underrun becomes unclear. Thus, the overrun and underflow flags are not enabled in the TDM port in TDM mode. On the receive side, if DRR has not been read and a valid receive operation is initiated (due to the value on TRTA and the device's receive address), the present value of DRR is overwritten. Thus, the TDM port is *not* halted. On the other hand, during a transmit if DXR has not been updated, nothing will be driven on the TADD or TDAT lines. The pins will be in high impedance. This mode of operation prevents spurious transmits from occurring.

If TFRM pulses occur during a nonregular time in transmission, the TDM port fails. In other words, only one TFRM should occur every 128 TCLK cycles. Unlike the serial port, the TDM port cannot be reinitialized with a frame sync pulse during transmission.

5.6.5 Example of TDM Operation

Table 5–9 shows the data represented by the TADD signal for each of the eight channels, given the transmitter and receiver designations shown. This example shows the configuration for eight devices to communicate with each other. In this example, device 0 broadcasts to all device addresses. In subsequent frames, devices 1–7 communicate to one other processor.

Channel	TADD Data	Transmitter Device	Receiver Device(s)
0	OFEh	0	1–7
1	40h	7	6
2	20h	6	5
3	10h	5	4
4	08h	4	3
5	04h	3	2
6	02h	2	1
7	01h	1	0

Table 5–9. Interprocessor Communications Scenario

Table 5–10 shows the TDM port register contents of each device that results in the scenario given in Table 5–9. Device 0 provides the clock and frame control signals for all channels and devices. The TCSR and TRTA register contents specify which device is to transmit on a given channel and which devices are to receive.

Table 5–10. TDM Register Contents

Device	TSPC	TRTA	TCSR
0	xxF9h	0FE01h	xx01h
1	xxC9h	0102h	xx80h
2	xxC9h	0204h	xx40h
3	xxC9h	0408h	xx20h
4	xxC9h	0810h	xx10h
5	xxC9h	1020h	xx08h
6	xxC9h	2040h	xx04h
7	xxC9h	4080h	xx02h

In Table 5–10, the transmit address of a particular device (the upper byte of TRTA) matches the receive address (the lower byte of TRTA) of the receiving device. But it is not necessary for the transmit and receive addresses to match exactly. Remember that the matching operation implemented on the receive side is a bitwise AND. Thus, only one bit must match. The advantage of this scheme is that a transmitting device can select the devices to receive its data by changing its transmit address only. The receive address of the receiving device does not need to be changed (assuming the receive address is unique). In the example, device 0 can transmit to any combination of the other devices by merely writing to the upper byte of TRTA. For example, if it changed its TRTA to 08001h on the fly, it would transmit only to device 7. A device can write to itself because the transmit is executed on the rising edge and the receive

on the falling edge of TCLK. To enable this sort of loop back, it is necessary to have the wired-OR pins connected (the TDAT and TCLK lines). In the example, if device 0 has a TRTA of 00101h, it would transmit to itself.

In the code example below, a one-way transmit from device 0 to device 1 of an arithmetic sequence of numbers is shown. The numbers are written in each device in a block from 4000h to 6000h in data memory. Device 0 transmits on slot 0 and has a transmit address of 01h. It waits in a BIO loop for a ready to receive signal (XF) from device 1 and initializes the transfer with a value of zero. Only its transmit interrupt is enabled, and its transmit ISR writes the value it will send into its own memory.

* Device	e 0 -	Transmit side	
		:	
		:	
	SPLK	#1h, TCSR	;Setup TCSR to xmt on ;slot 0
	SPLK	#100h, TRTA	;Setup transmit address
	SPLK	#0039h, TSPC	;Set up TSPC as TCLK, TFRM ;source ;Set TXM=MCM=FSM=TDM=1, ;DLB=F0=0. ;And put TDM into reset
	SPLK	#00F9h, TSPC	;(XRST=RRST=0) :Take TDM out of reset
	SPLK SPLK	#0ffffh, IFR #080h, IMR	;Setup interrupts ;clear IFR ;Turn on TXNT
	CLRC	INTM	;enable interrupts
TILOOP	BCND B	TSENDZ, BIO TILOOP	;Wait for ready-to- ;receive from other device
	TSENI	DZ LACL #0	;First transmission/write ;value is 0.
	LAR SACL SACL	AR7, #4000h * TDXR	;Setup where to write ;Write first value ;Transmit first value
SELF2	в	SELF2	;Wait for interrupts
TXMT_ISR	Ł		
_	LACC SUB BCND	AR7 #6000h END_TDMP, GEQ	;Check if past 0x6000 ;i.e. end of block ;Go to tight loop if so.
	LACL ADD SACL SACL RETE	*+ #1 * TDXR	;Add one and transmit ;Load value ;Add one ;Write value ;Transmit value

END_TDMP B END_TDMP ;Sit in tight loop after
;block is complete.
:
:
:
:
:

The code in device 1 follows. It has a receive address of 01h and sends a ready-to-receive signal (XF) to device 0. Only its receive interrupt is masked, and its receive ISR reads from the TDRR, writes to the block, and checks to see if it has reached the end of the block.

		:		
		:		
		i		
*Device	1 — 1	receive side		
	SPLK	#0h, TCSR	;;	Setup TCSR to xmt on no slots
	SPLK	#001h, TRTA	;	Setup receive address
	SPLK	#0009h, TSPC	;;;;;;	Set TDM as TCLK, TFRM receive Set TXM=MCM=DLB=FO=0, FSM=TDM=1. And put TDM into reset (XRST=RRST=0)
	SPLK	#00C9h, TSPC	;	Take TDM out of reset
	SPLK SPLK	#0ffffh, IFR #040h, IMR	; ; ;	Setup interrupts clear IFR Mask on TRNT
	CLRC LAR CLRC	INTM AR7, #4000h XF	;;;;	enable interrupts Setup where to write received data Signal ready to receive
SELF2	в	SELF2	;	Wait for interrupts
TRCV TS	R			
	LACC SACL LACC SUB BCND RETE	TRCV *+ AR7 #6000h END_TDMP, GEQ	;;;;;	Load received value Write to memory block Check if past 0x6000 i.e. end of block Go to tight loop if so
END_TDM	P B	END_TDMP	; ;	Sit in tight loop after block is complete.

5.7 Timer

The timer is an on-chip down counter that can be used to periodically generate CPU interrupts. The timer is decremented by one at every CLKOUT1 cycle. A timer interrupt (TINT) is generated each time the counter decrements to zero. The timer thus provides a convenient means of performing periodic I/O or other functions. Figure 5–25 shows a logical block diagram of the timer. When the timer is stopped (TSS = 1), the internal clocks to the timer are shut off, allowing the device to run in a lower power mode of operation.

Figure 5–25. Timer Block Diagram



The timer interrupt rate is given by

TINT rate = $\frac{1}{t_{c(C)} \times u \times v}$ = $\frac{1}{t_{c(C)} \times (TDDR + 1) \times (PRD + 1)}$

where $t_{c(C)}$ is the period of CLKOUT1, u is the sum of the TDDR contents (see Table 5–11) plus 1, and v is the sum of the PRD contents (see Figure 5–25) plus 1.

Therefore, the timer interrupt rate is equal to the CLKOUT1 frequency divided by two independent factors. Referring to Figure 5–25, each of the two divisors is implemented with a down counter and period register. The counter and period registers for the first stage are the PSC and TDDR fields of the TCR, respectively, and each is 4 bits wide. The counter and period registers for the second stage are the memory-mapped, 16-bit wide TIM and PRD registers. Each time Timer

a counter decrements to zero, a borrow is generated on the next CLKOUT1 cycle, and the counter is reloaded with the contents of its corresponding period register. The output of the second stage is the timer interrupt signal sent to the CPU and to the timer output pin (TOUT). The width of the borrow pulse appearing on the output of stage 2 is equal to $t_{c(C)}$ (see Appendix A).

The timer operation is controlled via the timer control register (TCR). Bits 0–3 constitute the TDDR field of the TCR. Upon reset, TDDR is set to zero. The timer can be stopped and restarted with the TSS bit and can be reset with the TRB bit. The timer is stopped by setting the TSS bit to one and restarted by setting the TSS bit to zero. When the timer stopped, the internal clocks are shut off to the timer, allowing a lower power mode of operation. Upon reset, the TSS bit is zero, and the timer immediately starts timing. The timer period can be reloaded by setting the TRB bit to one. These bits are defined in the TCR as shown in Table 5–11. Bits 6–9 constitute the PSC field of the TCR. Figure 5–26 shows the bit layout of the timer control register.

Table 5–11. Timer Control Register

Bit	Name	Description
0–3	TDDR	Timer Divide-Down Ratio
4	TSS	Stop Timer = 1, Restart Timer = 0
5	TRB	Reload Timer with Period = 1
6–9	PSC	Prescaler Counter

Figure 5–26. Timer Control Register (TCR)

15–12	11	10	9–6	5	4	3–0
Reserved	SOFT	FREE	PSC	TRB	TSS	TDDR

The contents of the PRD register are loaded into the timer counter register (TIM) when the timer counter register decrements to zero or when the timer is reset by setting the TRB bit to 1. The TRB bit is always read as zero. When a 1 is written to TRB, the timer is reset, but TRB is still read as zero. The TDDR (timer divide down register) is loaded by writing the appropriate divide-down value into the TCR. As with the TIM/PRD register pair, the value of TDDR is not immediately loaded into the prescaler counter (PSC). The prescaler counter is loaded with the value in TDDR when it decrements to zero or when the timer is reset by setting the TRB bit to 1. The PSC can be read by reading the TCR register, but cannot be written directly via software. Bits 10 and 11 are special emulation bits that determine the state of the serial port clock when a breakpoint is encountered in the high-level language debugger. Please see page 5-23 for their functional description. Bits 15–12 are always read as zero.

The current value in the timer can be read by reading the TIM register; the prescaler counter can be read by reading the TCR. Because it takes two instructions to read both registers, there may be a change between the two reads as the counter decrements. Therefore, where precise timing measurements are being made, it may be more accurate to stop the timer to read these two values. The timer can be stopped by setting the TSS bit to one and restarted by resetting this bit to zero.

The timer provides a convenient and efficient way to generate a sample clock for an analog interface. Consider the following example of using the timer to generate a sample rate of 50 kHz. The initialization for this example is as follows:

```
*Clkin frequency = 20 MHz, timer is running at 10 MHz.
*
LDP #0
SPLK #199,PRD ;Load timer period for 20 us period.
OPL #8,IMR ;Set timer interrupt mask bit
SPLK #20h,TCR ;reload and start timer.
SPLK #10000b,IFR;Clear any pending timer interrupts.
CLRC INTM ;global interrupt enable.
*
```

Consider an analog-to-digital converter operating at this sample rate. A typical interrupt service routine (ISR) would be as follows:

```
*50 kHz sample rate A/D interrupt service routine
*
TIMER_ISR MAR*,AR3 ;Use auxiliary register reserved for
    ;timer ISR.
    IN *,14 ;Read A/D.
    RETE ;Re-enable interrupts and return.
*
```

5.8 Divide-by-One Clock

The divide-by-one clock feature on the 'C5x consists of a phase lock loop (PLL) peripheral, which provides the capability to supply a clock cycling at the machine cycle rate of the CPU. This is a desirable feature because it reduces a system's high-frequency noise that is due to a high-speed switching clock. When this peripheral feature is implemented, the external frequency source can be used by injecting the clock directly into CLKIN2, with X1 left unconnected and X2 connected to V_{DD} . The divide-by-one option is used when the CLKMD1 pin is strapped high and CLKMD2 is strapped low. The PLL is not enabled in all other clock modes, and clocks are shut off to the module to allow a lower power mode of operation.

The processor generates two internal clocks, via the input clock, to the device. The CLKOUT1 signal indicating the CPU machine cycle rate equals the input clock. The PLL has a maximum operating frequency of 28.6 MHz (on a 35-ns 'C5x device). The PLL requires a transitory locking time of 256 cycles. See Appendix A for more information on the external input frequency specification.

Chapter 6

Memory

Page

The total memory address range of the 'C5x devices is 224K 16-bit words. The memory space is divided into four specific memory segments: 64K program, 64K local data, 32K global data, and 64K I/O port. The parallel nature of the architecture of the 'C5x devices allows for the device to perform three concurrent memory operations in any given machine cycle: fetching an instruction, reading an operand, and writing an operand. The 'C5x memory configuration and operation are described in the following sections:

Topic

6.1	Memory Space	. 6-2
6.2	Program Memory	6-5
6.3	Local Data Memory	6-12
6.4	Global Data Memory	6-29
6.5	Input/Output Space	6-31
6.6	Direct Memory Access (DMA)	6-33
6.7	Memory Management	6-37

6.1 Memory Space

The 'C5x design is based on the enhanced Harvard architecture. This architecture has multiple memory spaces that can be accessed on three parallel buses; this makes it possible to access both program and data simultaneously. The three parallel buses are the program read/write bus (PAB), data read bus (DAB1), and data write bus (DAB2). Each bus accesses different memory spaces for different aspects of the device operation. The 'C5x memory is organized into four individually selectable spaces: program, local data, global data, and input/output ports (I/O). These spaces compose an address range of 224K words. Within any of these spaces RAM, ROM, EPROM, EEPROM, or memory-mapped peripherals can reside either on- or off-chip.

The program space contains the instructions to be executed as well as tables used in execution. The local data space stores data used by the instructions. The global data space can share data with other processors within the system or can serve as additional data space. The I/O space interfaces to external memory-mapped peripherals and can also serve as extra data storage space. Within a given machine cycle, the CALU can execute as many as three concurrent memory operations. This chapter describes each memory space and the 'C5x memory map.

The 'C5x devices include a considerable amount of on-chip memory to aid in system performance and integration. The 'C50 includes 2K words of boot ROM, 9K words program/data single-access RAM (SARAM), and 1056 words of dual-access data RAM (DARAM). The boot ROM resides in program space at address 0 and includes a device test (for internal use) and boot code. The 9K block of single-access RAM can be mapped to program and/or data space and resides at address 0800h in either space. The single-access RAM requires a full machine cycle to perform a read or a write. The dual-access RAM can be read from and written to in the same cycle. The 1056 words of dual-access RAM are configured in three blocks: block 0 (B0) is 512 words at address 0100h–02FFh in local data memory, or 0FE00h–0FFFh in program space; block 1 (B1) is 512 words at address 0300h–04FFh in local data memory; and block 2 (B2) is 32 words at address 060h in local data memory.

The 'C51 removes the 2K boot ROM from program memory space. It also replaces 8K words of single-access program/data RAM with an 8K-word block of maskable ROM. The ROM is located in the address range 0h–1FFFh in program space. The additional 1K word of single-access RAM is mapped to data space (800h–0BFFh), program space (2000h–23FFh), or both spaces. The dual-access blocks of RAM on the 'C51 are mapped at the same addresses as the 'C50.

The 'C53 has 16K words of on-chip maskable ROM and 3K words of single-access RAM. The ROM is located in the address range 0–3FFFh in program

space. The 3K words of single-access RAM are mapped into data space (800–13FFh), program space (4000–4BFFh), or both spaces. The dual-access RAM blocks on all 'C5x devices are mapped at the same addresses.

Figure 6–1. 'C50 Memory Map



6-3

Figure 6-2. 'C51 Memory Map



Hex	Data
0000	Memory-Mapped Registers
005F	Tegisters
0060	On-Chip
007F	Bran an DE
0080	Reserved
00FF	
0100	On-Chip DARAM B0 (CNF=0)
0255	Reserved (CNF=1)
0300	
0300	On-Chip DARAM B1
04FF	
0500	Reserved
07FF	
0800	On-Chip SARAM (OVLY=1)
	Extornal (OV/IX-0)
OBFF	
0000	
FFFF	External
*	

Figure 6–3. 'C53 Memory Map

Hex	Program	, He
0000	Interrupts and Reserved (External)	0
002F 0030	External	01
3FFF 4000		31
	On-Chip SARAM (RAM=1) External (RAM=0)	
4BFF 4C00		4 4
	External	
FDFF		F
FE00	On-Chip DARAM B0 (CNF=1)	F
FFFF	External (CNF=0)	F
	MP/MC = 1 (Microprocessor Mode))

Hex	Program
0000 002F	Interrupts and Reserved (On-Chip)
0030	On-Chip ROM
3FFF 4000	
	On-Chip SARAM (RAM=1) External (RAM=0)
4BFF 4C00	External
FDFF	On-Chin DARAM
FEUU	B0 (CNF=1) External (CNF=0)
	MP/MC = 0 (Microcomputer Mode)

Hex	Data
0000	Memory-Mapped Registers
005F	
0060	On-Chip DARAM B2
007F	
0080	
	Reserved
OOFF	
0100	On-Chip DARAM B0 (CNF=0)
0255	Reserved (CNF=1)
0255	
0300	DARAM B1
04FF	
0500	Reserved
07FF	
0800	On-Chip SARAM B0
	(OVLY=1)
	Deserved (O)// X O)
1200	Reserved (UVLT=0)
1400	
1400	External
FFFF	

6.2 Program Memory

The external program memory space on the 'C5x devices addresses up to 64K 16-bit words. In addition, 'C5x devices have on-chip ROM, single-access program/data RAM, and dual-access RAM. Software can configure these memory cells to reside inside or outside of the program address map. When they are mapped into program space, the device automatically accesses them when it addresses within their bounds. When the CALU generates an address outside these bounds, the device automatically generates an external access. The advantages of operating from on-chip memory are as follows:

- 1) Higher performance because no wait states are required for slower external memories.
- 2) Lower cost than external memory.
- 3) Lower power than external memory.

The advantage of operating from off-chip memory is the ability to access a larger address space.

6.2.1 Program Space Configurability

The program memory can reside both on- and off-chip. After reset, the configuration is set by the level on the MP/MC pin. If this pin is high, the device is configured as a microprocessor, and the on-chip ROM is not addressed. If this pin is low, the device is configured as a microcomputer, and the on-chip ROM is enabled. The 'C5x devices fetch their reset vector at location 0 of program memory; so, if the device is operating as a microcomputer, it starts running from on-chip ROM. Otherwise, it starts running from off-chip memory. Once the program is running, you can change the MP/MC configuration by setting or clearing the MP/MC bit in the PMST register. Note that the MP/MC pin is sampled only at reset. The following instruction removes the ROM from program space:

OPL#8,PMST ;Remove boot ROM from program space.

You can submit code to be masked for the 'C51's 8K-word or for the 'C53's 16K-word on-chip ROM. This is a process-masked ROM cell, which requires ROM codes to be submitted to Texas Instruments for implementation in the device, as detailed in Appendix H.

At reset, the single-access RAM and the 512-word program/data (B0) RAM are not resident in program space. You can make the single-access RAM resident in program space by setting the RAM bit in the PMST register to 1. When the RAM bit is set, these RAM cells become addressable in program space. You can make the dual-access RAM block B0 resident in program space (0FE00h–0FFFFh) by setting the CNF bit to 1. The following code example maps these blocks into program space.

OPL	#010h,PMST	;Map 'C5x single-access memory
		;in program space.
SETC	CNF	;Map B0 to program space.

Table 6–1 through Table 6–3 show program memory configurations available on the 'C5x devices. Note that all addresses are specified in hexadecimal.

Table 6–1. 'C50 Program Memory Configuration Control

CNF	RAM	MP/MC	ROM	SARAM	DARAM BO	Off-Chip
0	0	0	0000-07FF			0800-FFFF
0	0	1				0000-FFFF
0	1	0	0000-07FF	0800-2BFF		2C00-FFFF
0	1	1		0800-2BFF		0000-07FF
						2C00-FFFF
1	0	0	0000-07FF		FE00-FFFF	0800-FDFF
1	0	1			FE00-FFFF	0000-FDFF
1	1	0	0000-07FF	0800-2BFF	FE00-FFFF	2C00-FDFF
1	1	1		0800-2BFF	FE00-FFFF	0000-07FF
						2C00-FDFF

Table 6–2. 'C51 Program Memory Configuration Control

CNF	RAM	MP/MC	ROM	SARAM	DARAM BO	Off-Chip
0	0	0	0000-1FFF			2000-FFFF
0	0	1				0000-FFFF
0	1	0	0000-1FFF	2000-23FF		2400-FFFF
0	1	1		2000–23FF		0000-1FFF
						2400-FFFF
1	0	0	0000-1FFF		FE00-FFFF	2000-FDFF
1	0	1			FE00-FFFF	0000-FDFF
1 .	. 1	0	0000-1FFF	2000–23FF	FE00-FFFF	2400-FDFF
1	1	1		2000–23FF	FE00-FFFF	0000-1FFF
						2400-FDFF

CNF	RAM	MP/MC	ROM	SARAM	DARAM BO	Off-Chip
0	0	0	0000–3FFF			4000–FFFF
0	0	1				0000-FFFF
0	1	0	0000–3FFF	4000-4BFF		4C00-FFFF
0	1	1		4000-4BFF		0000–3FFF
						4000-FFFF
1	0	0	0000–3FFF		FE00-FFFF	2000-FDFF
1	0	1			FE00-FFFF	0000-FDFF
1	1	0	0000–3FFF	4000-4BFF	FE00-FFFF	4000-FDFF
1	1	1		4000-4BFF	FE00-FFFF	0000-1FFF
						2400-FDFF

Table 6–3. 'C53 Program Memory Configuration Control

6.2.2 Program Memory Address Map

The reset, interrupt, and trap vectors are addressed in program space. These vectors are soft—meaning that the processor, when taking the trap, loads the PC with the trap address and executes code at the vector location. Two words are reserved at each vector location for a branch instruction to the appropriate interrupt service routine. Table 6–4 shows the interrupt vector addresses after reset.

Name	Location		Priority	Function	
	Dec	Hex			
RS	0	0	1 (highest)	External reset signal	
INT1	2	2	3	External user interrupt #1	
INT2	4	4	4	External user interrupt #2	
INT3	6	6	5	External user interrupt #3	
TINT	8	8	6	Internal timer interrupt	
RINT	10	A	7	Serial port receive interrupt	
XINT	12	С	8	Serial port transmit interrupt	
TRNT	14	E	9	TDM port receive interrupt	
TXNT	16	10	10	TDM port transmit interrupt	
INT4	18	12	11	External user interrupt #4	
	20–33	14-21	N/A	Reserved	
TRAP	34	22	N/A	Software trap instruction	
NMI	36	24	2	Nonmaskable interrupt	
	38-41	26-29	N/A	Reserved for emulation and test	
	42-47	2A-2F	N/A	Software interrupts	

Table 6-4. 'C5x Interrupt Vector Addresses

At reset, these vectors are mapped absolutely to address 0h in program space. However, the vectors can be remapped to the beginning of any 2K-word page in program space after reset. This is done by loading the interrupt vector pointer (IPTR) bits in the PMST register with the appropriate 2K-word page boundary address. After loading IPTR, any user interrupt or trap vector is mapped to the new 2K-word page. For example:

OPL #05800h, PMST ; Remap vectors to start at 5800h.

This example moves the interrupt vectors to off-chip program space at address 05800h. Any subsequent interrupt (except for a reset) will fetch its interrupt vector from that new location. For example, if, after loading the IPTR, an INT2 occurs, the interrupt service routine vector will be fetched from location 5804h in program space as opposed to location 04h. This feature facilitates moving the desired vectors out of the boot ROM and then removing the ROM from the memory map. Once the system code is booted into the system from the boot-loader code resident in ROM, the application reloads the IPTR with a value pointing to the new vectors. In the above example, the OPL instruction is used to modify the PMST. This example assumes that the IPTR is currently set to 0s. If it is not, then it must be set to 0s before this instruction is executed; this assures that the correct value for IPTR is set.

The reset vector can not be remapped, because reset loads the IPTR with 0s. Therefore, the reset vector will always be fetched at location 0 in program memory. In addition, for the 'C51/'C53, 100 words are reserved in the on-chip ROM for device-testing purposes. Application code written to be implemented in on-chip ROM must reserve these 100 words at the top of the ROM addresses.

6.2.3 Program Memory Addressing

The program memory space contains the code for applications. It can also hold table information and immediate operands. The program memory is accessed only by the PAB address bus. The address for this bus is generated by the program counter (PC) when instructions and long immediate operands are accessed. The PAB address bus can also be loaded with long immediate, low accumulator, or registered addresses for block transfers, multiply/accumulates, and table read/writes.

The 'C5x devices fetch instructions by putting the PC on the PAB bus and reading the appropriate location in memory. While the read is executing, the PC is incremented for the next fetch. If there is a program address discontinuity (for example, branch, call, return, interrupt, or block repeat), the appropriate address is loaded into the PC. The PC is also loaded when operands are fetched from program memory. Operands are fetched from program memory when the device reads or writes to tables (TBLR and TBLW), when it transfers data to/ from data space (BLPD and BLDP), or when it uses the program bus to fetch a second multiplicand (MAC, MACD, MADS, and MADD). The PC is loaded with a value other than PC + 1 in the following ways:

- Long immediate address with branch or call instructions.
- Long immediate address with MAC, MACD, BLDP or BLPD instructions.
- Low accumulator with BACC or CALA instructions.
- Low accumulator with TBLR or TBLW instruction.
- BMAR with MADS, MADD, BLDP or BLPD instructions.
- CALU with an interrupt vector address (INTR, TRAP, or NMI) instruction.
- CALU with PASR when at the end of a block repeat loop.
- Top of stack popped with a return instruction.

The address flow of a program can be traced externally through the address visibility feature. This feature can be used to debug during program development; it is enabled after reset and disabled/re-enabled by setting/clearing the AVIS bit in the PMST register. The address visibility mode sends the program address out to the address pins of the device, even when on-chip program memory is addressed. Note that the memory control signals (PS, RD, etc.) are not active in address visibility mode.

Instruction addresses can be externally clocked with the falling edge of the instruction acquisition (IAQ) pin (see Appendix A for IAQ timings). These instruction addresses include both words of a two-word instruction but do not include block transfers, table reads, or multiply/accumulate operands. The address visibility mode also allows a specific interrupt trap to be decoded in conjunction with the interrupt acknowledge (IACK) pin. While IACK is low, address pins A1–A4 can be decoded to identify which interrupt is being acknowledged (see Appendix A for IACK timings). Once the system is debugged, the address visibility mode can be disabled by setting the AVIS bit to one. Disabling the address visibility mode lowers the power consumption of the device and the RF noise of the system. Note that if the processor is running while HOLDA is active low (HM = 0), the address is not visible at the pins, regardless of the address visibility mode.

6.2.4 Program Memory Security Feature

The on-chip program memory can be secured on the 'C5x devices. This security feature does not allow an instruction fetched from off-chip memory to read or write on-chip program memory. The pipeline controller tracks instructions fetched from off-chip memory, and, if the operand address resides in on-chip program space, the instruction reads invalid data off the bus. The limitations of the mode are as follows:

- Instructions fetched from off-chip memory cannot read or write on-chip single-access and read-only memory.
- Instructions fetched from B0 cannot read or write on-chip single-access and read-only program memory.
- Coefficients for off-chip multiply/accumulate instructions cannot reside in on-chip single-access and read-only program memory.
- The on-chip single-access memory cannot be mapped to data space.
- The emulator cannot work with on-chip program memory.
- ☐ The program memory address range that corresponds to the on-chip single-access RAM is not available for external memory.

This feature can be used with the on-chip ROM to secure program code that is stored in external memory. The ROM code can include a decryption algorithm that takes encrypted off-chip code, decrypts it, and stores the routine in on-chip single-access program RAM. This is a process-mask option and, like the ROM, must be submitted to Texas Instruments for implementation.

6.2.5 External Interfacing to Program Memory

The 'C5x devices can address up to 64K words of program memory off-chip. These are key signals for external memory interfacing:

16-Bit Bidirectional Address Bus
16-Bit Bidirectional Data Bus
Program Memory Select
External Memory Access Active Strobe
Read Select (External Device Output Enable)
Write Enable
Interrupt Acknowledge
Memory Ready to Complete Cycle
Request for Control of Memory Interface
Acknowledge HOLD Request
Bus Request
Acknowledge Bus Request (when HOLDA is low)

An example of a minimal external program memory interface is shown in Figure 6–4. In this figure, the 'C5x device interfaces to an $8K \times 8$ EPROM. The use of 8-bit-wide memories saves power, board space, and cost over 16-bit wide memory banks. The 16-bit-wide memory banks can be used with the same basic interface as the 8-bit-wide memories. Note that the 'C5x cannot directly execute code from 8-bit-wide memory. An on-chip program (such as a bootloader) is required to read 8-bit-wide memory to form 16-bit long instruction words and transfer them to on-chip RAM.

Figure 6-4. Interface to External EPROM



The program select (PS) signal is connected directly to the chip select (CS) to select the EPROM on any external program access. The EPROM is addressed in any 8K address block in program space. If multiple blocks of memory are to be interfaced in program space, a decode circuit that gates PS and the appropriate address bits can be used to drive the memory block chip selects.

The RD signal is tied directly to the output enable (\overline{OE}) pin of the EPROM. The \overline{OE} signal enables the output drivers of the EPROM. The drivers are turned off in time to guarantee that no data bus conflicts occur with an external write by the 'C5x devices.

The device can be interfaced to external program RAM by connecting the WE signal to the write enable signal of the RAM device. The 'C5x devices take two cycles on all external writes, including a half cycle before the WE goes low and a half cycle after WE goes high; this prevents buffer conflicts on the external buses. Additional write cycles can be obtained by modifying the software waitstate generator registers. Subsection 6.3.4 includes an example of interfacing to external RAM.
6.3 Local Data Memory

The local data memory space on the 'C5x addresses up to 64K of 16-bit words. The 'C50, 'C51, and 'C53 have 9K, 1K and 3K words of on-chip single-access RAM (SARAM), respectively. All 'C5x devices have the same 1056 words of dual-access RAM (DARAM). These on-chip memory cells can be configured by software in or out of the local data address map. When these cells are mapped into data space, the device automatically accesses them when addressing within their bounds. When an address is generated outside these bounds, the device automatically generates an external access. The advantages of operating from on-chip memory are as follows:

- 1) Higher performance because no wait states are required.
- 2) Higher performance because of better flow within the pipeline of the CALU.
- 3) Lower cost than external memory.
- 4) Lower power than external memory.

The advantage of operating from off-chip memory is the ability to access a larger address space.

6.3.1 Local Data Space Configurability

The local data memory can reside both on and off chip. At reset, the configuration maps the 1056 words of dual-access RAM into local data space. Block B0 can be reconfigured into program space by setting the CNF bit in ST1 to 1. The single-access RAM can be mapped into data space by setting the OVLY bit to 1 in the PMST register. Table 6–5 the possible local data memory configurations available on the 'C50. Table 6–6 and Table 6–7 show the possible local data memory configurations available on the 'C51 and 'C53, respectively. Note that all locations in the address range, 0h–800h, that are not mapped into on-chip memory are on-chip reserved locations (80h–FFh and 500h–7FFh). Addresses 0–4Fh contain on-chip memory-mapped registers, and addresses 50–5Fh contain the memory-mapped I/O ports.

CNF	OVLY	DARAM BO	DARAM B1	DARAM B2	SARAM	Off-Chip
0	0	100h-2FFh	300h-4FFh	60h-7Fh		800h-FFFFh
0	1	100h-2FFh	300h-4FFh	60h-7Fh	800h-2BFFh	2C00h-FFFFh
1	0	-	300h-4FFh	60h-7Fh		800h-FFFFh
1	1	_	300h-4FFh	60h-7Fh	800h-2BFFh	2C00h-FFFFh

Table 6–5. 'C50 Local Data Memory Configuration Control

CNF	OVLY	DARAM BO	DARAM B1	DARAM B2	SARAM	Off-Chip
0	0	100h-2FFh	300h-4FFh	60h–7Fh		800h-FFFFh
0	1	100h-2FFh	300h-4FFh	60h–7Fh	800h-BFFh	C00h-FFFFh
1	0	-	300h-4FFh	60h7Fh		800h-FFFFh
1	1	-	300h-4FFh	60h–7Fh	800h-BFFh	C00h-FFFFh

Table 6-6. 'C51 Local Data Memory Configuration Control

Table 6–7. 'C53 Local Data Memory Configuration Control

CNF	OVLY	DARAM BO	DARAM B1	DARAM B2	SARAM	Off-Chip
0	0	100h-2FFh	300h-4FFh	60h-7Fh		800h-FFFFh
0	1	100h-2FFh	300h-4FFh	60h-7Fh	800h-13FFh	1400h-FFFFh
1	0	-	300h-4FFh	60h-7Fh		800h-FFFFh
1	1	_	300h-4FFh	60h7Fh	800h-13FFh	1400h-FFFFh

6.3.2 Local Data Memory Address Map

The 64K words of local data memory space include the memory-mapped registers for the device. The memory-mapped registers reside in data page 0. Data page 0 has five sections of register banks: core CPU registers, peripheral registers, test/emulation reserved area, I/O space port hole, and scratch-pad RAM.

- The 28 core CPU registers can be accessed with zero wait states. Some of these registers can be accessed through paths other than the data bus
 for example, auxiliary registers can be loaded by the auxiliary register arithmetic unit (ARAU) by using the LAR instruction.
- ☐ The peripheral registers are the control and data registers used in the peripheral circuits. These registers reside on a dedicated peripheral bus structure called the TIBUS. They require one wait state when accessed.
- The test/emulation reserved area is used by the test and emulation systems for special information transfers. Writing to this area can cause the device to change its operational mode and, therefore, affect the operation of the application.
- The I/O space port hole provides addressability to 16 words of I/O space within the data address space. This allows access to I/O space (other than IN and OUT instructions) via the more extensive addressing modes available within the data space. For example, the SAMM instruction can write to an I/O memory-mapped port as an OUT instruction does. The external interface looks as if an OUT instruction occurs (IS active). Port addresses reside off-chip and are subject to external wait states. They are also affected by the on-chip software wait-state generator, like any other nonmemory-mapped I/O port.
- The scratch-pad RAM block (B2) includes 32 words of dual-access RAM for variable storage without fragmenting the larger RAM blocks, both on

the device and external to the device. Table 6–8 shows the address map of data page 0.

Table 6-8. Data Page 0 Address Map

Name	Address		Description	
	Dec	Hex		
		Core Pro	ocessor Memory-Mapped Registers	
	0–3	0–3	Reserved	
IMR	4	4	Interrupt Mask Register	
GREG	5	5	Global Memory Allocation Register	
IFR	6	6	Interrupt Flag Register	
PMST	7	7	Processor Mode Status Register	
RPTC	8	8	Repeat Counter Register	
BRCR	9	9	Block Repeat Counter Register	
PASR	10	A	Block Repeat Program Address Start Register	
PAER	11	В	Block Repeat Program Address End Register	
TREG0	12	С	Temporary Register Used for Multiplicand	
TREG1	13	D	Temporary Register Used for Dynamic Shift Count (5 bits only)	
TREG2	14	E	Temporary Register Used as Bit Pointer In Dynamic Bit Test (4 bits only)	
DBMR	15	F	Dynamic Bit Manipulation Register	
AR0	16	10	Auxiliary Register Zero	
AR1	17	11	Auxiliary Register One	
AR2	18	12	Auxiliary Register Two	
AR3	19	13	Auxiliary Register Three	
AR4	20	14	Auxiliary Register Four	
AR5	21	15	Auxiliary Register Five	
AR6	22	16	Auxiliary Register Six	
AR7	23	17	Auxiliary Register Seven	
INDX	24	18	Index Register	
ARCR	25	19	Auxiliary Register Compare Register	
CBSR1	26	1A	Circular Buffer 1 Start Register	
CBER1	27	1B	Circular Buffer 1 End Register	
CBSR2	28	1C	Circular Buffer 2 Start Register	
CBER2	29	1D	Circular Buffer 2 End Register	
CBCR	30	1E	Circular Buffer Control Register	
BMAR	31	1F	Block Move Address Register	
		Perip	heral Memory-Mapped Registers	
DRR	32	20	Data Receive Register	
DXR	33	21	Data Transmit Register	
SPC	34	22	Serial Port Control Register	
	35	23	Reserved	

Name	Address		Description		
	Dec	Hex			
Peripheral Memory-Mapped Registers (Continued)					
ТІМ	36	24	Timer Register		
PRD	37	25	Period Register		
TCR	38	26	Timer Control Register		
_	39	27	Reserved		
PDWSR	40	28	Program/Data S/W Wait-State Register		
IOWSR	41	29	I/O Port S/W Wait-State Register		
CWSR	42	2A	Control S/W Wait-State Register		
	43-47	2B2F	Reserved for Test/Emulation		
TRCV	48	30	TDM Data Receive Register		
TDXR	49	31	TDM Data Transmit Register		
TSPC	50	32	TDM Serial Port Control Register		
TCSR	51	33	TDM Channel Select Register		
TRTA	52	34	Receive/Transmit Address Register		
TRAD	53	35	Received Address Register		
—	54-79	36–4F	Reserved		
		l	Memory-Mapped I/O Ports		
PA0	80	50	I/O Port 80		
PA1	81	51	I/O Port 81		
PA2	82	52	I/O Port 82		
PA3	83	53	I/O Port 83		
PA4	84	54	I/O Port 84		
PA5	85	55	I/O Port 85		
PA6	86	56	I/O Port 86		
PA7	87	57	I/O Port 87		
PA8	88	58	I/O Port 88		
PA9	89	59	I/O Port 89		
PA10	90	5A	I/O Port 90		
PA11	91	5B	I/O Port 91		
PA12	92	5C	I/O Port 92		
PA13	93	5D	I/O Port 93		
PA14	94	5E	I/O Port 94		
PA15	95	5F	I/O Port 95		
B2	96-127	60–7F	Scratch Pad RAM		

Table 6-8. Data Page 0 Address Map (Continued)

6.3.2.1 Auxiliary Register (AR0–AR7)

The eight 16-bit auxiliary registers (AR0-AR7) can be accessed by the CALU and modified by the ARAU or the PLU. The primary function of the auxiliary

registers is generating 16-bit addresses to data space. However, these registers can also act as general-purpose registers or counters. Subsection 6.3.3 describes how these registers are used in indirect addressing.

6.3.2.2 Auxiliary Register Compare Register (ARCR)

The auxiliary register compare register (ARCR) is a 16-bit register for address boundary comparison. The ARCR is compared to the selected AR by the CMPR instruction, and the result of the compare is placed in the TC bit of ST1. Subsection 6.3.3 describes how the ARCR can be used in memory management.

6.3.2.3 Index Register (INDX)

The index register (INDX) is used by the ARAU as a step value for indirect addressing modifications to auxiliary registers (i.e., addition or subtraction by more than 1). For example, when the ARAU steps across a row of a matrix, the indirect address is incremented by 1. However, when the ARAU steps down a column, the address is incremented by the dimension of the matrix. The ARAU can add or subtract the value stored in INDX from AR(ARP) as part of the indirect address operation. The INDX register is also used to map the dimension of the address block used for bit-reversal addressing. Subsection 6.3.3 describes how INDX can be used in memory management.

6.3.2.4 Circular Buffer Registers (CBSR1, CBER1, CBSR2, CBER2, CBCR)

The 'C5x devices support two concurrent circular buffers operating in conjunction with user-specified auxiliary registers. Two circular buffer start registers (CBSR1 and CBSR2) indicate the 16-bit address where the circular buffer starts. Two circular buffer end registers (CBER1 and CBER2) indicate the end of the circular buffers. The circular buffer control register (CBCR) controls the operation of these circular buffers. Subsection 6.3.3 describes how circular buffers can be used in memory management.

6.3.2.5 Block Move Address Register (BMAR)

The 16-bit block move address register (BMAR) holds an address value for use with block moves and multiple/accumulate operations. This register provides 16-bit address to a second indirect-addressed operand for these operations. The use of the BMAR is described further in subsection 6.3.3.

6.3.2.6 Repeat Registers (RPTC, BRCR, PASR, and PAER)

The repeat counter (RPTC) holds the repeat count in a repeat single-instruction operation. This register is loaded by the RPT and RPTZ instructions. The RPTC register is a memory-mapped register. However, you should avoid writing to this register. Writing to this register can cause undesired results.

The block repeat counter register (BRCR) holds the count value for the block repeat feature. This value is loaded before a block repeat operation is initiated. It can be changed while a block repeat is in progress; however, take caution in this case to avoid infinite loops. The program address start register (PASR) holds the start address of the block of code to be repeated. The program address end register (PAER) holds the end address of the block of code to be repeated. Both these registers are loaded by the RPTB instruction. Block repeats are described in more detail in subsection 3.6.5.

6.3.2.7 Interrupt Registers (IMR, IFR)

The interrupt mask register (IMR) is used to individually mask off specific interrupts at required times. The interrupt flag register (IFR) indicates the current status of the interrupts. Interrupts are described in detail in Section 3.8.

6.3.2.8 Global Memory Allocation Register (GREG)

The global memory allocation register (GREG) is used to allocate parts of the data address space as global memory. This register defines what amount of the local data space will be overlayed by global data space. The operation of GREG is further discussed in Section 6.4.

6.3.2.9 Dynamic Bit Manipulation Register (DBMR)

The dynamic bit manipulation register (DBMR) is used in conjunction with the PLU to provide a dynamic (execution time programmable) mask register. The use of this register is described in Section 3.7.

6.3.2.10 Temporary Registers (TREG0, TREG1, TREG2)

TREG0 holds one of the multiplicands of the multiplier. It can also be loaded via the CALU with the following instructions: LT, LTA, LTD, LTP, LTS, SQRA, SQRS, MAC, MACD, MADS, and MADD. TREG1 holds a dynamic (execution-time programmable) shift count for the prescaling shifter. TREG2 holds a dynamic bit address for the BITT instruction.

6.3.2.11 Processor Mode Status Register (PMST)

The processor mode status register (PMST) controls memory configurations of the 'C5x devices (with exception of the CNF bit in ST1). The PMST register is described in more detail in subsection 3.6.3 and in the configurability sections of Chapter 6.

6.3.2.12 Serial Port Registers (DRR, DXR, SPC)

Three registers control and operate the serial port. The serial port control register (SPC) contains the mode control and status bits of the serial port. The data receive register (DRR) holds the incoming serial data, and the data transmit register (DXR) holds the outgoing serial data. The serial port is described in more detail in Section 5.4.

6.3.2.13 TDM Serial Port Registers (TRCV, TDXR, TSPC, TCSR, TRTA, TRAD)

The TDM serial port is a feature superset of the first serial port. The TDM serial port supports applications that require serial communication in a multiprocessing environment. The TDM serial port is described in more detail in Section 5.4.

6.3.2.14 Timer Registers (TIM, PRD, TCR)

The timer operates with three registers. The TIM register is the current count of the timer. The PRD register defines the period for the timer. The TCR (timer control register) controls the operations of the timer. Refer to Section 5.6 for more details on the timer.

6.3.2.15 Software Wait-State Registers (PDWSR, IOWSR, CWSR)

The software wait-state registers contain the wait-state counts for the different banks of off-chip memory address ranges. PDWSR contains the wait-state count for the four 16K blocks of program and data memory. IOWSR contains the wait-state counts for the 16 partitions of I/O space. The CWSR control register determines the range of wait states you may select—(0, 1, 2, or 3) or (0, 1, 3, 7). In addition, the BIG bit in the CWSR register determines how the I/O space is partitioned. If BIG is set to **0**, the I/O wait states apply to the pair of port addresses. If the BIG bit is set to **1**, the I/O wait states apply to 8K blocks of the I/O space. Refer to Section 5.3 for more details on software wait states.

6.3.2.16 I/O Space Port Hole (PA0–15)

The I/O space port hole allows the addressing of sixteen locations (50h–5Fh) of I/O space via the addressing modes of the local data space. This means that these locations can be read directly into the CALU or written from the ACC. It also means that these locations can be acted upon by the PLU or addressed via the memory-mapped addressing mode. The locations can also be addressed with the IN and OUT instructions.

6.3.2.17 Scratch Pad RAM

This 32-word block of RAM can be used to hold overhead variables so that the larger blocks of RAM are not fragmented. This RAM block supports dual-ac-

cess operations and can be addressed by using the memory-mapped addressing mode or any data memory addressing mode.

6.3.3 Local Data Memory Addressing

The local data space address generation is controlled by the decode of the current instruction. Local data memory is read via data address bus 1 (DAB1) on instructions with only one data memory operand and program address bus (PAB) on instructions with a second data memory operand. An instruction operand is provided to the CALU in eight ways, as described in subsection 3.4.2. However, data memory addresses are generated in one of the following five ways:

- By the direct address bus (DAB) using the direct addressing mode (for example, ADD 010h) relative to the data page pointer (DP),
- By the direct address bus (DAB) using the memory-mapped addressing mode (for example, LAMM PMST) within data page zero,
- By the auxiliary register file bus (AFB) using the indirect addressing mode (for example, ADD *),
- By the value pointed at by the PC in long immediate address mode (for example, BLDD TBL1,*+), and
- By the block memory address register (BMAR) in registered block memory addressing mode (for example, BLDD, BMAR*+).

In the direct addressing mode, the 9-bit data memory page pointer (DP) points to one of 512 pages (1 page=128 words). The data memory address (dma), specified by the seven LSBs of the instruction, points to the desired word within the page. The address on the DAB is formed by concatenating the 9-bit DP with the 7-bit dma.

Figure 6–5 illustrates the direct addressing mode. In the illustration, the operand is fetched from data memory space via the data bus, and the address is the concatenated value of the DP and the seven LSBs of the instruction. For the following example, consider DP = 018Dh and TEMP1 = 010h:

LACC TEMP1 ;ACC = TEMP1.

In the example, the accumulator is loaded with DATA(CE80).

Figure 6–5. Direct Addressing Mode



Operand = Data(DAB)

Note: DAB is the 16-bit internal address bus for data memory.

The memory-mapped addressing mode operates much like the direct addressing mode except that the most significant 9 bits of the address are forced to zero instead of being loaded with the contents of the DP. This makes it possible to address the memory-mapped registers of data page zero directly without the overhead of changing the DP or auxiliary register.

Figure 6–6 illustrates memory-mapped addressing mode. For the following example, consider DP = 0184h and TEMP1 = 08060h:

LAMM 07h ;ACC = PMST

In this example, the contents of memory location 7h is loaded into the accumulator.

Figure 6–6. Memory-Mapped Addressing Mode

LAMM PMST



In the indirect addressing mode, the currently selected 16-bit auxiliary register AR(ARP) addresses the data memory through the AFB. While the selected auxiliary register provides the data memory address and the data is being manipulated by the CALU, the contents of the auxiliary register can be manipu-

lated through the ARAU. See Figure 6–7 for an example of indirect auxiliary register addressing. In this case, AR3 is the selected auxiliary register (ARP=3).

Figure 6–7. Indirect Addressing Mode

ADD



The following code illustrates the use of indirect addressing in a program:

* This routine uses indirect addressing to calculate the following equation:

*	
*	10
*	
*	$X(I) \times Y(I)$
*	/

```
_____
I = 1
```

*

*

* The routine assumes that the X values are located in on-chip RAM block BO, * and the Y values in block B1. The efficiency of the routine is due to the * use of indirect addressing and the repeat instruction.

SERIES MAR	*,AR4	;ARP POINTS TO ADDRESS REGISTER 4.
SETC	CNF	; CONFIGURE BLOCK BO AS PROGRAM MEMORY.
LAR	AR4,#0300h	; POINT AT BEGINNING OF DATA MEMORY.
RPTZ	#9	;CLEAR ACC AND P; REPEAT NEXT INST. 10 TIMES
MAC	0FF00h,*+	;MULTIPLY AND ACCUMULATE; INCREMENT AR4.
	APAC	;ACCUMULATE LAST PRODUCT.
	RET	;Accumulator contains result.

In the long immediate addressing mode, an operand is addressed by the second word of a two-word instruction. In this case, the program address/data bus (PAB) is used for the operand fetch. The prefetch counter (PFC) is pushed onto the microcall stack (MCS), and the long immediate value is loaded into the PFC. The PAB is then used for the operand fetch or write. At the completion of the instruction, the MCS is popped back to the PFC. The PC is incremented by two, and execution continues. This technique is used when two memory addresses are required for the execution of the instruction. The PFC is used so that when the instruction is repeated, the address generated can be autoincremented. Figure 6–8 illustrates this mode. In this illustration, the source address (OPERAND1) is fetched via PAB, and the destination address (OPER-AND2) uses the direct addressing mode. Figure 6–8. Long Immediate Addressing Mode



The registered block memory addressing mode operates like the long immediate addressing mode with the exception that the address comes from the BMAR register. The advantage of this technique over long immediate addressing is that it allows the address of the block of memory to be changed in runtime. On the other hand, the address in long immediate addressing mode resides in the program flow and cannot be easily changed. Figure 6–9 shows an example of registered block memory addressing mode.

Figure 6–9. Registered Block Memory Addressing Mode



BLDD BMAR, 012h

'C5x devices provide a register file containing eight auxiliary registers (AR0–AR7). The auxiliary registers can be used for indirect addressing of the data memory or for temporary data storage. Indirect auxiliary register addressing (see Figure 6–10) allows placement of the data memory address of an instruction operand into one of the auxiliary registers. These registers are pointed to by a three-bit auxiliary register pointer (ARP) that is loaded with a value from 0 through 7, designating AR0 through AR7, respectively.





The auxiliary registers and the ARP can be updated directly from data memory, the accumulator, or the product register, or by an immediate operand defined in the instruction. The contents of these registers can also be stored in data memory or used as inputs to the CALU. These registers appear in the memory map as described in Table 6–8.

The auxiliary register file (AR0–AR7) is connected to the auxiliary register arithmetic unit (ARAU), shown in Figure 6–11. The ARAU can autoindex the current auxiliary register while the data memory location is being addressed. Indexing either by \pm 1 or by the contents of the INDX register can be performed. As a result, accessing tables of information does not require the central arithmetic logic unit (CALU) for address manipulation. The CALU can perform other operations in parallel.

If more advanced address manipulation is required, such as multidimensional array addressing, the CALU can directly read from or write to the auxiliary registers. However, the ARAU updates of the ARs is done during the decode phase (second cycle) of the pipeline, whereas the CALU writes during the execution phase (fourth cycle) of the pipeline. Therefore, the two instructions di-

rectly following the CALU write to an auxiliary register should not use the same auxiliary register for address generation.





As shown in Figure 6–11, the index register, the compare register, or the eight LSBs of the instruction register can be connected to one of the inputs of the ARAU. The other input is fed by the current AR (being pointed to by ARP). AR(ARP) refers to the contents of the current AR pointed to by ARP. The ARAU performs the functions shown in Figure 6–12.

Figure 6–12. ARAU Functions

Function	Description
$AR(ARP) + INDX \rightarrow AR(ARP)$	Index the current AR by adding a 16-bit un- signed integer contained in INDX. Exam- ple: ADD *0+.
AR(ARP) – INDX → AR(ARP)	Index the current AR by subtracting a 16-bit unsigned integer contained in INDX. Ex- ample: ADD *0
AR(ARP) + 1 → AR(ARP)	Increment the current AR by one. Example: ADD *+.
AR(ARP) – 1 → AR(ARP)	Decrement the current AR by one. Example: ADD *
AR(ARP) → AR(ARP)	Do not modify the current AR. Example: ADD *.
AR(ARP) + IR(7–0) → AR(ARP)	Add an 8-bit immediate value to current AR. Example: ADRK #055h.
AR(ARP) – IR(7–0) → AR(ARP)	Subtract an 8-bit immediate value from cur- rent AR. Example: SBRK #055h.
AR(ARP) + rc(INDX) → AR(ARP)	Bit-reverse indexing; add INDX with re- verse-carry (rc) propagation. Example: ADD *BR0+.
AR(ARP) – rc(INDX) → AR(ARP)	Bit-reverse indexing; subtract INDX with reverse-carry (rc) propagation. Example: ADD *BR0–.
If (AR(ARP) == ARCR), then TC = 1 If (AR(ARP) < ARCR), then TC = 1 If(AR(ARP) > ARCR), then TC = 1 If(AR(ARP) \neq ARCR), then TC = 1	Compare current AR with ARCR and if condition is true, then set TC bit of the status register (ST1) to one. If false, then clear TC. Example: CMPR 3.
If (AR(ARP) = CBER), then AR(ARP) =CBSR	If at end of circular buffer, reload start address.

The index register (INDX) can be added to or subtracted from AR(ARP) on any AR update cycle. This 16-bit register is one of the memory-mapped registers and is used to increment or decrement the address in steps larger than one for operations such as addressing down a column of a matrix. The auxiliary register compare register (ARCR) is used as a limit to blocks of data and, in conjunction with the CMPR instruction, supports logical comparisons between AR(ARP) and ARCR. The 'C2x devices use AR0 for these two functions. Upon reset, a LAR load of AR0 also loads INDX and ARCR to maintain compatibility with the 'C2x devices. To avoid loading the INDX and ARCR registers on an AR0 load, the NDX bit of the PMST register is set to one. For the following example, assume INDX = 010h, ARP = 3, and AR3 = 0200h:

ADD*0+,4,AR5;ACC += addressed value shifted left 4.

In the example, DATA(200) is shifted left 4 bits and added to the ACC, AR3 is incremented by 10h, and ARP is changed to 5.

The 'C5x supports two circular buffers operating at a given time. These two circular buffers are controlled via the circular buffer control register (CBCR). The CBCR is defined in Table 6–9.

Table 6–9. Circular Buffer Control Register

Bit	Name	Function
0-2	CAR1	Identifies which auxiliary register is mapped to circular buff- er 1
3	CENB1	Circular buffer 1 enable=1/disable=0. Set to 0 upon reset
46	CAR2	Identifies which auxiliary register is mapped to circular buff- er 2
7	CENB2	Circular buffer 2 enable=1/disable=0. Set to 0 upon reset

Upon reset (RS rising edge), both circular buffers are disabled. To define a circular buffer, load the CBSR1/2 with the start address of the buffer and CBER1/2 with the end address. Load the auxiliary register to be used with the buffer with an address between the start and the end, load CBCR with the appropriate auxiliary register number, and set the enable bit. As the address is stepping through the circular buffer, the update is compared against the value contained in CBER1/2. When those values are equal and any AR modification occurs, the value contained in CBSR1/2 is automatically loaded into the AR. For the following example, assume CBSR1 = 0200h, CBER1 = 0203h, CBCR = 0Ch, AR4 = 0203h, and ARP = 4:

ADD*+ ;ACC += addressed value at 203h.

At the completion of the instruction, AR4 = 0200h.

Circular buffers can be used with either increment- or decrement-type updates. If increment updates are used, then the value in CBER must be greater than the value in CBSR. If decrement updates are used, the value in CBER must be less than the value in CBSR. The other indirect addressing modes may also be used; however, the ARAU tests only for the condition AR(ARP)=CBER. The ARAU will not wrap around if an AR update steps over the value contained in CBER. Note that the test in the ARAU is performed before the auxiliary register update. Refer to subsection 4.1.6 for details.

6.3.4 External Interfacing to Local Data Memory

The 'C5x devices can address up to 64K words of off-chip local data memory. These are the key signals for this interface:

A0-A15	16-Bit Bidirectional Address Bus
D0D15	16-Bit Bidirectional Data Bus
DS	Data Memory Select
STRB	External Memory Access Active Strobe
RD	Read Select (External Device Output Enable)
WE	Write Enable
READY	Memory Ready to Complete Cycle
HOLD	Request for Control of Memory Interface
HOLDA	Acknowledge HOLD Request
BR	Bus Request
IAQ	Acknowledge Bus Request (when HOLDA is low)

An example of an external RAM interface is shown in Figure 6–13. In this figure, the 'C5x device interfaces to four $16K \times 4$ -bit RAM devices. The data memory select (DS) is directly connected to the chip select (CS) of the devices. This means the external RAM block will be addressed in any of the four 16K banks of local data space. If there are additional banks of off-chip data memory, a decode circuit that gates DS with the appropriate address bits can be used to drive the memory block chip select.

Figure 6–13. Interface to External RAM



The RD signal is tied directly to the output enable (\overline{OE}) pin of the RAMs. This signal enables the output drivers of the RAM and turns them off in time to prevent data bus conflicts with an external write by the 'C5x device. If the RAM device does not have an \overline{OE} pin, then DS should be gated with STRB and connected to the \overline{CS} pin of the RAM to implement the same function. The WE signal of the 'C5x is tied to the WE signal of the RAM. The 'C5x takes at least two cycles on all external writes, including a half cycle before the WE goes low and a half cycle after WE goes high; this prevents buffer conflicts on the external buses. Additional wait states can be generated with the software wait-state generators.

6.4 Global Memory

For multiprocessing applications, the 'C5x devices are capable of allocating global data memory space and communicating with that space via the \overline{BR} (bus request) and READY control signals. In addition, this capability can be used to extend the data memory address map by overlaying the address space.

Global memory is memory shared by more than one processor. Therefore, access to it must be arbitrated. When global memory is used, the processor's address space is divided into local and global sections. The local section is used by the processor to perform its individual function, and the global section is used to communicate with other processors. This implementation facilitates shared data multiprocessing in which data is transferred between two or more processors. Unlike a direct memory access (DMA) between two processors, reading or writing global memory does not require that one of the processors be halted.

6.4.1 Global Memory Configurability

A memory-mapped global memory allocation register (GREG) specifies part of the 'C5x data memory as global external memory. The register, GREG, memory-mapped to data memory address location 5h, is an eight-bit register connected to the eight LSBs of the internal data bus. The upper eight bits of location 5 are nonexistent and are read as ones.

The contents of GREG determine the size of the global memory space between 256 and 32K words. The legal values of GREG and corresponding global memory spaces are shown in Table 6–10. Note that values other than those listed in the table lead to fragmented memory maps and should be avoided.

Table 6–10. Global Data Memory Configurations

GREG Value	Local Memory		Global Memory	
	Range	# Words	Range	# Words
000000XX	0h-0FFFFh	65,536	_	0
1000000	0h-07FFFh	32,768	08000h-OFFFFh	32,768
11000000	0h-0BFFFh	49,152	0C000h-0FFFFh	16,384
11100000	0h-0DFFFh	57,344	0E000h-0FFFFh	8,192
11110000	0h-0EFFFh	61,440	0F000h-0FFFFh	4,096
11111000	0h-0F7FFh	63,488	0F800h-0FFFFh	2,048
11111100	0h-0FBFFh	64,512	0FC00h-0FFFFh	1,024
11111110	0h-0FDFFh	65,024	0FE00h-0FFFFh	512
11111111	0h-0FEFFh	65,280	0FF00h-0FFFFh	256

6.4.2 Global Memory Addressing

When a data memory address, either direct or indirect, corresponds to a global data memory address (as defined by GREG), BR is asserted low with DS to indicate that the processor wishes to make a global memory access. External logic then arbitrates for control of the global memory, asserting READY when the 'C5x device has control. The length of the memory cycle is controlled by the READY signal. In addition, the software wait-state generators can be used to extend the access times for slower, external memories. The wait-state generators corresponding to the overlapped memory address space in local data space will generate the wait states for the corresponding addresses in global data memory space.

6.4.3 External Interfacing of Global Memory

Global memory can be used in various digital signal processing tasks, such as filters or modems, where the algorithm being implemented may be divided into sections with a distinct processor dedicated to each section. With multiple processors dedicated to distinct sections of the algorithm, throughput may be increased via pipelined execution. Figure 6–14 illustrates an example of a global memory interface. Since the processors can be synchronized by using the RS pin, the arbitration logic may be simplified and the address and data bus transfers made more efficient.

Figure 6–14. Global Memory Interface



The global memory interface can also be used to extend the data memory address map beyond the reach of the 16-bit address bus by paging in an additional 32K words. Loading the GREG register with the appropriate value can overlay the local data memory with additional memory, starting at the highest memory address (0FFFFh) and moving down. This additional memory is differentiated from local memory accesses by the BR pin being active low. The rest of the memory interface control signals (STRB, DS, etc.) behave identically on a local or global data access.

6.5 Input/Output Space

The 'C5x devices support an I/O address space of 64K 16-bit parallel input and output ports. I/O ports allow access to peripherals typically used in DSP applications such as codecs, digital-to-analog (D/A) converters, and analog-to-digital (A/D) converters. This section discusses addressing I/O ports and interfacing I/O ports to external devices.

6.5.1 Addressing Input/Output Ports

Access to external parallel I/O ports is multiplexed over the same address and data bus for program/data memory accesses. I/O space access is distinguished from program/data memory accesses by the IS signal going active low. All 65,536 ports can be accessed via the IN and OUT instructions, as shown in the following example:

```
IN DAT7,0FFFEh;Read data to data memory from external
;device on port 65534.
OUT DAT7,0FFFFh;Write data from data memory to external
;device on port 65535.
```

Sixteen of the 64K I/O ports are mapped in data memory space as shown in Table 6–4. The I/O ports may be accessed with the IN and OUT instructions along with any instruction that reads or writes a location in data space. In this way, I/O is treated the same way as memory. The following example illustrates the use of direct addressing to access an I/O device on port 51h:

SACL 51h ;(DP = 0) Store accumulator to external ;device on port 81.

Accesses to memory-mapped I/O space are also distinguished from program/ data accesses by the IS signal. DS is not active, even though the user is writing to data space.

6.5.2 Interfacing to I/O Ports

The RD and WE signals can be used along with chip-select logic to output data to an external device. The port address can be decoded and used as a chip select for the input or output device. The access times to I/O ports can be modified through the CWSR and IOWSR software wait-state registers. The BIG bit in the CWSR register determines how the I/O space is mapped to the software control registers. If the BIG bit is set to 0 in the CWSR register, the first sixteen ports are assigned in pairs to a software wait-state generator. Each following set of 16 registers maps accordingly to the first 16 ports when BIG = 0. For example, the 16 ports that correspond to the addresses in the data space port hole (ports 50h–5Fh) have the same wait states as ports 0–Fh. If the BIG

bit is set to 1, the wait states are mapped to program space in eight 8K blocks of memory. The following table shows how the software wait states are assigned to I/O ports according to the BIG bit:

I/O Ports When	I/O Ports When			
IWSR Bits	BIG=0	BIG=1		
0–1	Port 0/Port 1	Ports 0000h–1FFFh		
2–3	Port 2/Port 3	Ports 2000h–3FFFh		
4–5	Port 4/Port 5	Ports 4000h–5FFFh		
6–7	Port 6/Port 7	Ports 6000h-7FFFh		
8–9	Port 8/Port 9	Ports 8000h–9FFFh		
10–11	Port 10/Port 11	Ports A000h–BFFFh		
12–13	Port 12/Port 13	Ports C000h-DFFFh		
14–15	Port 14/Port 15	Ports E000h–FFFFh		

See Section 5.3 for details.

6.6 Direct Memory Access (DMA)

The 'C5x supports multiprocessing designs using direct memory access (DMA) of external memory or the 'C5x on-chip single access RAM. The DMA feature can be used for multiprocessing by temporarily halting the execution of one or more processors to allow another processor to read from or write to the 'C5x's local off-chip memory or on-chip single-access RAM. You can control the external memory access via the HOLD/HOLDA signals. The DMA access of internal RAM on the 'C5x is controlled by the HOLD, HOLDA, R/W, STRB, BR, and IAQ lines.

The multiprocessing is typically a master-slave configuration. The master may initialize a slave by downloading a program into its program memory space and/or may provide the slave with the necessary data by using external memory to complete a task. In a typical 'C5x direct memory access scheme, the master may be a general-purpose CPU, another 'C5x, or even an analog-to-digital converter. A simple 'C5x master-slave configuration is shown in Figure 6–15.

Figure 6–15. Direct Memory Access Using a Master-Slave Configuration



The master 'C5x device takes complete control of the slave's external memory by asserting HOLD low via its external flag (XF). This causes the slave to place its address, data , and control lines in a high-impedance state.

After control of the slave's buses is given up to the master processor, the slave alerts the master of the fact by asserting HOLDA. This signal may be tied to the master 'C5x BIO pin. The slave's XF pin may be used to indicate to the master when it has finished performing its task and needs to be reprogrammed or requires additional data to continue processing. In a multiple-slave configuration, priority of each slave's task may be determined by tying the slave's XF

signals to the appropriate INT(4, 3, 2, or 1) pin on the master 'C5x device. The external bus interface of the slave 'C5x device is put in high-impedance mode when its HOLDA signal is asserted. While the HOLDA is active, the processor can continue running code out of its internal memory (internal ROM or single/ dual access RAM) if it is in concurrent hold mode (status bit HM is 0). However, IAQ pin does not indicate instruction acquisition, once HOLDA goes active. Otherwise, the processor will halt internal execution (status bit HM is 1). See Section 3.8 for interaction between HOLD RS, and external interrupts.

A PC environment presents another example of a potential direct memory access scheme in which a system bus (the PC bus) is used for data transfer to external 'C5x memory. In this configuration, either the master CPU or a disk controller may place data onto the system bus, which can be downloaded into the local memory of the 'C5x device. In this case, the 'C5x acts more like a peripheral processor with multifunction capability. In a speech application, for example, the master can load the 'C5x program memory with algorithms to perform such tasks as speech analysis, synthesis, or recognition, and can fill the 'C5x data memory with the required speech templates. In another application example, the 'C5x can serve as a dedicated graphics engine. Programs can be downloaded via the system bus into program RAM. Data can come from PC disk storage or can be provided directly by the master CPU.

Figure 6–16 depicts a direct memory access using a PC environment. In this configuration, decode and arbitration logic are used to control the direct memory access. When the address on the system bus resides in the local memory of the peripheral 'C5x, this logic asserts the HOLD signal of the 'C5x while sending the master a not-ready indication to allow wait states. After the 'C5x acknowledges the direct memory access by asserting HOLDA, READY is asserted and the information is transferred.



Figure 6–16. Direct Memory Access in a PC Environment

The 'C5x also provides direct access of the on-chip single-access RAM for external devices. DMA of the on-chip single-access RAM requires the following signals:

HOLD External request for control of address, data, and control lines.

- HOLDA Indicates to external circuitry that the memory address, data, and control lines are in high impedance, allowing external access of on-chip single-access RAM.
- BR Bus request signal. Externally driven low in hold mode to indicate a request for access to on-chip single-access RAM.
- IAQ Acknowledge BR request for access to on-chip single-access RAM while HOLDA is low.
- R/W Read/write signal indicates the data bus direction for DMA reads (high) and DMA writes (low).
- STRB When active low and IAQ and HOLDA are low, this input signal is used to select the memory access. STRB determines the duration of the memory access.
- A(15–0) Address inputs during HOLDA and BR active low.
- D(15-0) DMA data.

To access the 'C5x device's on-chip single-access RAM, a master processor must control the device. The master processor initiates a DMA transfer by placing the 'C5x device in HOLD. Once the device responds with a HOLDA, the master can select access to the internal on-chip single-access RAM by lowering the BR input. The device responds with an IAQ to acknowledge access to the on-chip memory. Once access is granted, the master drives the R/W signal to indicate the direction of the transfer. On a DMA write, the master must drive the address and data lines for a write. On a DMA read, the master

must drive the address lines and latch the data. Each memory access (read or write) must be selected by the STRB signal. External access wait states are added by extending the STRB signal. The address decode of the DMA access includes only A13–A0, (A14 and A15 ignored). The ranges shown in Table 6–11 respond during DMA access, effectively overlaying A13–A0.

DMA access to on-chip single access RAM is not supported if the device is in concurrent hold mode (that is, HM=0).

Table 6–11. Address Ranges for On-Chip Single-Access RAM DMA

Device	Address Bus	Hex Address Range
'C50	A13-A0 used	0000-23FF
	A15, A14 ignored	4000-63FF
		8000-A3FF
		C000-E3FF
'C51	A9–A0 used	0000-03FF
	A13-A10 must be 0	4000-43FF
	A15–A14 ignored	8000-83FF
		C000-C3FF
'C53	A11-A0 used	0000-0BFF
	A13-A12 must be 0	4000-4BFF
	A15–A14 ignored	8000-8BFF
		C000-CBFF

Note that the above address ranges correspond to 9K/1K/3K words of on-chip single-access RAM of the 'C50/51/53, respectively. For example, writing to the address 01h (using DMA) on a 'C50 affects the second memory location of the on-chip single-access RAM. Furthermore, writing to the address 4001h on 'C50 is equivalent to writing to the address 01h, as shown in Table 6–11.

6.7 Memory Management

The 'C5x devices have a programmable memory map, which can vary for each application. Instructions are provided for integrating the device memory into the system memory map. The 'C50 device includes 2K words of boot ROM, 9K words of single-access RAM, and 1056 words of dual-access RAM. The 'C51 device includes 8K words of program ROM, 1K words of single-access RAM, and 1056 words of single-access RAM, and 1056 words of single-access RAM, and 1056 words of single-access RAM. The 'C51 device includes 8K words of program ROM, 1K words of single-access RAM, and 1056 words of single-access RAM, and 1056 words of dual-access RAM. The 'C53 has 16K words of on-chip ROM, 3K words of single-access and 1056 words of dual-access RAM. Examples of moving and configuring memory are provided in this section.

6.7.1 Block Moves

The 'C5x devices address a large amount of memory but are limited in the amount of on-chip memory. Several instructions are available for moving blocks of data from off-chip slower memories to on-chip memory for faster program execution. In addition, data can be transferred from on-chip to off-chip for storage or multiprocessor applications.

The BLDD instruction facilitates the transfer of data from external or internal data memory to internal or external data memory. Example 6–1 illustrates the use of the BLDD command to move data (for example, a table of coefficients) from external memory to internal data RAM.

Example 6-1. Moving External Data to Internal Data Memory With BLDD

```
This routine uses the BLDD instruction to move external data memory to
*
 internal data memory.
MOVED LACC
            #8000h
      SAMM
            BMAR
                       ;BMAR contains source address in data memory.
      LAR
             AR7,#300h;AR7 contains destination address in data memory.
      MAR
             *, AR7
                       ;LARP = AR7.
      RPT
             #511
                      ; Move 512 values to data memory block B1.
      BLDD
            BMAR, *+
      RET
```

For systems with external data memory but no external program memory, the BLDP instruction can be used to move additional blocks of code into internal program memory. Example 6–2 illustrates the use of the BLDP instruction.

Example 6–2. Moving Data Memory to Program Memory With BLDP

```
* This routine uses the BLDP instruction to move external data memory to
* internal program memory. This instruction could be used to boot load a
* program to the on chip program RAM from external data memory.
*
MOVEDPLACC #2000h
SAMM BMAR ;BMAR contains dest. address in program memory ('C51)
LAR AR7,#0F000h;AR7 contains source address in data memory
MAR *,AR7 ;ARP=AR7
RPT #1023 ;Move 1k of data to program memory space
BLDP *+
RET
When no external data memory is available, program memory may contain
memory data memory is available, program memory may contain
```

necessary coefficient tables that should be loaded into internal data memory. The routine in Example 6–3 illustrates the use of the BLPD instruction to perform this function.

Example 6–3. Moving Program Memory to Data Memory With BLPD

```
* * This routine uses the BLPD instruction to move external program memory to
* internal data memory. This routine is useful for loading a coefficient
* table stored in external program memory to data memory when no external
* data memory is available.
* 
MOVEPDLAR AR7,#300h ;AR7 points to destination in data memory
MAR *,AR7 ;ARP=AR7
RPT #127 ;Move 128 values from external program to
BLPD #0FD00h,*+ ;internal data memory.
RET
```

Another method of transferring data between memory spaces uses the TBLR and TBLW instructions. These instructions can specify a calculated, rather than predetermined, location of a block of data in program or data memory for transfer. The following examples illustrate the use of the TBLR and TBLW instructions. Example 6–4. Moving Program Memory to Data Memory With TBLR

```
* This routine uses instruction TBLR to move program memory to data memory
* space. It differs from the BLPD instruction in that the accumulator
* contains the address in program memory from which to transfer. This allows
 for a calculated, rather than predetermined, location in program memory to
* be specified. The calling routine must load accumulator with the source
  address.
*
TABLER MAR
           *, AR3
                     ;ARP=AR3
      LAR
           AR3,#300h;AR3 contains destination in data memory
      RPT
           #127
                     ;Move 128 items to data memory block B2
      TBLR *+
                     ;Accumulator contains external program
      RET
                     ;memory address.
```

Example 6–5. Moving Data Memory to Program Memory With TBLW

```
*
 This routine uses the TBLW instruction to move data memory to
 program memory. The calling routine must contain the destination program
*
 memory address in the accumulator.
*
TABLEW MAR
           *, AR4
                       ;LARP = AR4.
      LAR
           AR4,#300h
                       ;AR4 contains source address in data memory
      RPT
           #511
                       ;Move 512 items from data memory to program
      TBLW *+
                       ; memory.
      RET
                       ;Accumulator contains address of program RAM.
```

The IN and OUT instructions move data from data memory to an external port. The use of these instructions is shown in Example 6–6 and Example 6–7.

Example 6–6. Moving Data From I/O Space to Data Memory With SMMR

```
* This routine uses the SMMR instruction to move data from a memory-mapped
* I/O port to local data memory. Note that 16 I/O ports are mapped in data
* page 0 of the 'C5x memory map.
*
INPUT:
LDP #0
RPT #511 ;Input 512 values from port 51h to
SMMR 51h,800h ;table at 800h in data memory.
RET
```

Example 6–7. Moving Data From Data Memory to I/O Space With LMMR

```
* This routine uses the LMMR instruction to move data from local data
* space to a memory-mapped I/O port. Note that 16 I/O ports are mapped
* in data page 0 of 'C5x memory map.
*
OUTPUT:
LDP #0 ;data page 0
RPT #63 ;Output 64 values from a table at 800h
LMMR 50h,800h ;in data memory to port 50h.
RET
```

6.7.2 Boot Loader ('C50)

The main function of the boot loader is to transfer user code from an external source to the program memory at power-up. The 'C50 provides different ways to download the code to accommodate various system requirements. For some applications, a serial interface is appropriate. For others, a parallel interface is appropriate if the code is already stored in external ROM.

If the MP/MC pin of the 'C50 is sampled low during a hardware reset, execution begins at location zero of the on-chip ROM. The on-chip ROM is factory programmed with a boot-load program.

The boot-load program sets up the CPU status registers before initiating the boot load. Interrupts are globally disabled (INTM=0), internal dual-access RAM block B0 is mapped in program space (CNF=1), and the on-chip singleaccess RAM block is enabled in program space (RAM=1, OVLY=0). Seven wait states are selected for the entire program and data spaces. Initially, the 32K words of global data memory are enabled in data space 08000h to 0FFFFh. After the code transfer is complete, the global memory is disabled before control is transferred to the destination address.

The boot routine reads the global data memory location 0FFFFh by driving the bus request (BR) and data strobe (DS) pins low. The lower eight bits of the word read from global memory location 0FFFFh specify the mode of transfer. The rest of the bits are ignored by the boot loader.

Figure 6–17 lists available boot options and corresponding configuration byte patterns.

87	4	3			0	At Address FFFFh
	XXXX		00	00		8-Bit Serial Mode
	XXXX		01	00		16-Bit Serial Mode
	XXXX		10	00		8-Bit Parallel I/O Mode
	XXXX		11	00		16-Bit Parallel I/O Mode
	SRC			01		8-Bit Parallel EPROM Mode
	SRC			10		16-Bit Parallel EPROM Mode
	ADDF	1		10		Warm Boot
		8 7 4 XXXX XXXX XXXX XXXX XXXX XXXX XXXX SRC SRC ADDF	8 7 4 3 XXXX XXXX XXXX XXXX XXXX XXXX XXXX SRC SRC ADDR	8 7 4 3 XXXX 00 XXXX 01 XXXX 01 XXXX 10 XXXX 10 XXXX 11 SRC SRC ADDR 10	8 7 4 3 XXXX 0000 XXXX 0100 XXXX 1000 XXXX 1000 XXXX 1000 XXXX 1000 XXXX 1000 XXXX 1100 SRC 01 SRC 10 ADDR 10	8 7 4 3 0 XXXX 0000 XXXX 0100 XXXX 0100 XXXX 1000 XXXX 1000 XXXX 1000 XXXX 1000 XXXX 1100 SRC 01 01 01 ADDR 10 10

Figure 6–17. Boot Routine Selection Word

Note:

Don't care condition х =

SRC = 6-bit page address for parallel modes ADDR = 6-bit page address for warm boot

Parallel Boot

The parallel boot option is used if the code is stored in EPROMs (8-bit or 16-bit wide in global data space). The code is transferred from global data memory to program memory. The six MSBs of the source address are specified by the SRC field of the boot routine selection (BRS) word as shown in Figure 6–17. A 16-bit EPROM address is defined by this SRC field as shown in Figure 6–18.

Figure 6–18. 16-Bit EPROM Address



If the16-bit parallel mode is selected, data is read in 16-bit words from the source address, incrementing the address by one after every read operation. The destination address *destination*₁₆ and the length *length*₁₆ of the code are specified by the first two 16-bit words. The *length* N is defined as:

length N = number of 16-bit words to be transferred – 1

The number of 16-bit words specified by the parameter N do not include the first two words read, starting from the source address — that is, the destination and length parameters. This is shown in Figure 6–19. The code is transferred from the global data memory to the program memory. There is at least a four-instruction cycle delay between a read from EPROM and a write to the destination address. This ensures that if the destination is external memory (such as fast SRAM), there is enough time to turn off the source memory (EPROM) before the write operation is performed.

16-Bit Data Bus	0
Destination ₁₆	
Length ₁₆	
Code Word(1) ₁₆	
•	
•	
Code Word(N) ₁₆	
	16-Bit Data Bus Destination ₁₆ Length ₁₆ Code Word(1) ₁₆ Code Word(N) ₁₆

Figure 6–19. 16-Bit Parallel Boot

Destination₁₆ 16-bit destination address.

Length1616-bit word that specifies the length of the code (N) that follows it.Code Word(N)16N 16-bit words to be transferred.

After the specified length of code words are transferred to the program memory, the 'C50 branches to the destination address.

If the 8-bit parallel boot option is selected, two consecutive memory locations (starting at source address) are read to make one 16-bit word. The high-order byte should be followed by the low-order byte. Data is read from the lower eight data lines, ignoring the upper byte on the data bus. The destination address is a 16-bit word that constitutes address in program space where the boot code is transferred. The length N is defined as:

length N = number of 16-bit words to be transferred – 1 length N = (number of bytes to be transferred $\div 2$) – 1

The number of 16-bit words specified by the parameter *N* do not include the first four bytes (or first two words) read, starting from the source address —that is, the destination and length parameters. This is shown in Figure 6–20. The code is transferred from the global data memory to the program memory. There is at least a four-instruction cycle delay between a read from source memory (such as EPROM) and a write to the destination address. This ensures that if the destination is external memory (such as fast SRAM), there is enough time to turn off the source memory (EPROM) before the write operation is performed.



7	Lower 8 data lines	0
	Destinationh	
	Destination	
	Length _h	
	Length _h	
	Code Word(1) _h	
	Code Word(1)	
	•	
	•	
	Code Word(N) _h	
	Code Word(N)	

Destination _h Destination _l	High and low bytes of destination address
Length _h Length _l	High and low bytes of a 16-bit word that specifies the length N of the code that follows it
Code Word(1) _h Code Word(1) _l Code Word(N) _h Code Word(N) _l	N high and N low bytes that constitute N words to be trans- ferred

Serial Boot

In the serial boot option, the serial port control register (SPC) is set to 0xxF8h or 0xxFCh for 16-bit and 8-bit modes, respectively. The RRST and XRST bits are each set to 1, taking the serial port out of reset. FSM is set to 1, configuring the serial port in frame sync mode — that is, frame sync pulses are required to be supplied externally on the FSR pin. The value of the FO bit is set according to the mode selected (8- or 16-bit modes). The external flag XF signals that the 'C50 is ready to respond to the serial port receive section. XF is set to high at reset and is driven low to initiate reception. No frame sync pulses should appear on the FSR before XF going low. The receive clock must be supplied by a device external to the 'C50.

In the case of 16-bit serial mode, the first 16-bit word received by the device from the serial port specifies the destination address of boot code in program memory. The next 16-bit word specifies the length of the actual code that follows it. The length N is defined as:

length N = number of 16-bit words -1

Note that the number of 16-bit words specified by the parameter N do not include the first two words read, starting from the source address — that is, the destination and length parameters. In the case of an 8-bit serial transfer, a higher-order byte followed by a low-order byte constitute a 16-bit word. The first 16-bit word received by the device from the serial port specifies the destination address of boot code in program space. The following 16-bit word specifies the length of the actual code that follows it. The length N is defined as:

length N = number of 16-bit words – 1

length N = (number of bytes to be transferred $\div 2$) - 1

After the specified length of code words is transferred to program memory, the 'C50 branches to the destination address.

I/O Boot

The I/O boot mode is provided to asynchronously transfer code from I/O port 50h to internal/external program memory. Each word may be either 16 bits or 8 bits long. The 'C50 communicates with the external device by using BIO and XF handshake lines. The handshake protocol shown in Figure 6–21 is required to succesfully transfer each word from port 50h:





If the 8-bit transfer mode is selected, the lower eight data lines are read from port 50h. The upper byte on the data bus is ignored. The 'C50 reads two 8-bit words to form a 16-bit word. The low byte of a 16-bit word should follow the high byte.

For both 8-bit and 16-bit I/O modes, the first two 16-bit words received by the 'C50 must be the destination and the length of the code, respectively. See the parallel boot description for destination and length code words. A minimum delay of four clock cycles is provided between the XF rising edge and the write operation to the destination address. This allows the host processor sufficient time to turn off its data buffers before the 'C50 initiates write operation (if destination is external memory). Note that the 'C50 accesses the external bus only when XF is high.

Warm Boot

The warm boot option can be used if the program has already been transferred to internal (or external) memory by other means (for example, DMA), or if it is only a warm device reset. In this case, six MSBs of the 8-bit long BRS word specify the entry point of the code as shown in Figure 6–22.

Figure 6–22. Warm Boot



The 'C50 transfers control to the entry address if a warm boot is specified.

Chapter 7

Software Applications

The'C5x digital signal processors maintain source code compatibility with 'C1x and 'C2x generations and have architectural enhancements that improve performance and versatility. An orthogonal instruction set is augmented by new instructions that support additional hardware and handle data movement and memory-mapped registers. Other features include an independent parallel logic unit (PLU) for performing Boolean operations, a 32-bit accumulator buffer, and a set of registers that provide zero-latency context-switching capabilities to interrupt service routines. The on-chip dual-access RAM and memory-mapped register set are enhanced.

This chapter explains the use of 'C5x instruction set with particular emphasis on its new features and special applications. For a complete discussion of the assembler directives used in this chapter's examples, please consult the *TMS320 Fixed-Point DSP Assembly Language Tools User's Guide*, literature number SPRU018B. Major topics discussed in this chapter are listed below.

Topic

7.1	Processor Initialization 7-2
7.2	Interrupts
7.3	Software Stack
7.4	Logical and Arithmetic Operations
7.5	Circular Buffers
7.6	Single-Instruction Repeat (RPT) Loops
7.7	Subroutines
7.8	Extended-Precision Arithmetic 7-20
7.9	Floating-Point Arithmetic 7-31
7.10	Application-Oriented Operations
7.11	Fast Fourier Transforms 7-45

Page

7.1 Processor Initialization

Before executing a digital signal processing algorithm, it is necessary to initialize the processor. Generally, initialization takes place anytime the processor is reset.

The processor is reset by applying a low level to RS input; the IPTR bits of PMST register are all cleared, thus mapping the vectors to page zero in program memory space. This means that the reset vector always resides at program memory location 0. This location normally contains a branch instruction to direct program execution to the system initialization routine. A hardware reset clears all pending interrupt flags and sets the INTM (global enable interrupts) bit to 1, thereby disabling all interrupts. It also initializes various status bits and peripheral registers. Refer to subsection 3.8.1 for details.

To configure the processor after the reset, the following internal functions should be initialized.

- Memory-mapped core processor and peripheral control registers
- □ Interrupt structure (INTM)
- Mode control (OVM, SXM, PM, AVIS, NDX, TRM)
- Memory control (RAM, OVLY, CNF)
- Auxiliary registers and the auxiliary register pointer (ARP)
- Data memory page pointer (DP)

The OVM (overflow mode), TC (test/control flag), IMR (interrupt mask register), auxiliary register pointer (ARP), auxiliary register pointer buffer (ARB), and data memory page pointer (DP) are not initialized by reset.

Example 7–1 shows coding for initializing the 'C5x to the following machine state, and for the initialization performed during hardware reset:

- Internal single-access RAM configured as program memory
- Interrupt vector table loaded in internal program memory
- Interrupt vector table pointer (IPTR)
- Internal dual-access RAM blocks filled with zero
- Interrupts enabled

Example 7–1. Initialization of 'C5x

.title 'PROCESSOR INITIALIZATION' .mmregs .ref ISR0, ISR1, ISR2, ISR3, ISR4, TIME RCV, XMT, TRCV, TXMT, TRP, NMISR .ref MAIN PRG 04000h ;program space address of main .set ;foreground routine * * For the TMS320C51, the memory mapping of S/A RAM in program * space and data space is not identical. Therefore, memory location * pointed to by address 0800h in data space is mapped to address * 02000h in program space. Hence, the vector table must be loaded * at data memory 0800h in order to keep the vector table address * 02000h in program space. V TBL .sect "vectors" RESET в INIT ;This section will be loaded in program ;memory address 0h. INT1 В ISR1 ;INT1- begins processing here INT2 ISR2 в ;INT2- begins processing here ;INT3- begins processing here INT3 в ISR3 TINT в TIME ;Timer interrupt processing ;Serial port receive interrupt RINT B RCV XINT в XMT ;Serial port transmit interrupt ;TDM port receive interrupt TRNT R TRCV ;TDM port transmit interrupt TXNT в TXMT ;INT4- begins processing here INT4 в ISR4 .space 14*16 ;14 words TRAP в TRP NMI в NMISR .text ;Initialize data pointer INIT LDP #0 OPL #20h,PMST ;Configure S/A RAM in data memory AR7,#02000h ;data space address for vector table T.AR ; for TMS320C51 LAR AR7,#0800h ;;;; MAR *,AR7 ;ARP <- AR7 RPT #39 ;for I=0,I<=39,I++ #V_TBL,*+ BLPD ;Load vector table at 2000h ;Now configure S/A RAM in program space #201Eh, PMST SPLK and initialize vector table pointer SPLK #01FFh,IMR ;Clear interrupt mask register Disable overflow saturation mode CLRC OVM AR7,#60h ;Initialize B2 block LAR RPTZ #31 ;for I=0,I<=31,I++ SACL *+ ;B2[I] = 0LAR AR7,#100h ;Initialize B0 and B1 blocks RPTZ ;for I=0,I<=1023,I++ #1023 ;B0/B1[I] = 0SACL *+ CLRC INTM ;Globally enable interrupts R MAIN PRG ;Return to foreground program
7.2 Interrupts

The 'C5x devices have four external maskable user interrupts (INT1–INT4) and one nonmaskable interrupt (NMI) available for external devices. Internal interrupts are generated by the serial ports, the timer, and by the software interrupt instructions (INTR, TRAP, and NMI). The interrupt structure is described in subsection 5.1.2, *Interrupts*.

The 'C5x devices are capable of generating software interrupts using INTR instruction. This allows any of the 32 interrupt service routines to be executed from your software. The first 20 ISRs are reserved for external interrupts, peripheral interrupts, and future implementations. The other 12 locations in the interrupt vector table are user-definable. The INTR instruction can invoke any of the 32 interrupts available on the 'C5x devices.

The context saving and restoring function is done in hardware when an interrupt trap is executed. An 8-deep hardware stack is available for saving return addresses of the subroutines and the interrupt service routines. Also, there is a one-deep stack (or shadow registers) for each of the following registers:

accumulator
accumulator buffer
product register
status register 0 (INTM not restored)
status register 1 (XF not restored)
processor mode status register
temporary register for multiplier
temporary register for shift count
temporary register for bit test
indirect address index register
auxiliary register compare register

When the interrupt trap is taken, all these registers are pushed onto the onedeep stack. These shadow registers are popped when the return-from-interrupt (RETI or RETE) is executed. Detailed discussion of interrupts are given in Section 3.8, *Interrupts*.

Example 7–2 illustrates the use of INTR instruction. The foreground program sets up auxiliary registers and invokes user-defined interrupt number 20. Since the context is saved automatically, the interrupt service routine is free to use any of the saved registers without destroying the calling program's variables. The routine shown here uses the CRGT instruction to find the maximum value of 16 executions of the equation $Y=aX^2+bX+c$. The X values are pointed at by AR1. AR2 and AR3 point to the coefficients and Y results, respectively. To return the result to the calling routine, all the registers are restored by executing an RETI instruction. The computed value is placed in the accumulator, and a standard return is executed because the stack is already popped.

Example 7–2. Use of INTR Instruction

* Foreground Program .mmregs TEMP .set 63h ;Temporary storage. LAR AR1,#X ;AR1 points to X values LAR AR2,#COEFF ;AR2 points to coefficients b,a,c in that order LAR AR3,#Y ;AR3 points to Y results 20 INTR ;Invoke software interrupt #20 * This routine uses the block repeat feature of the 'C50 to find the maximum * value of 16 executions of the equation Y=aX^2+bX+c. The X values are pointed * at by AR1. The Y results are pointed at by AR3. The coefficients are pointed * at by AR2. At the completion of the routine, ACC contains the maximum value. * AR1, AR2, and AR3 are modified. All other registers are unaffected. Note that * this routine should not be called from within a repeat block. ISR20 LDP #0 ;Use page 0 of data memory. #08000h LACC SACB ;Initialize AccB with min. possible value MAR *,AR1 ;ARP <- AR1 * Load Block repeat count register with 15. SPLK #0Fh,BRCR * * Repeat Block. ;For i=0; i<=15; i++. ;ACC = PREG = X² RPTB END LOOP-1 ZAP ; TREG0 = XSQRA *+, AR2 $PREG = X^2$;Save X^2. SPL TEMP MPY *+ ; PREG = $b \star X$; TREG = X^2 LTA TEMP $ACC = b \star X$ *+ ; PREG = $a * X^2$ MPY APAC ;ACC = $a \times X^2 + b \times X$ $;ACC = A*X^{2} + b*X + c$ *,0,AR3 ADD SACL *+,0,AR1 ;Save Y. CRGT ;Save maximum Y. END_LOOP SACL TEMP ;Save the result temporarily LACC #RE_ENTER PUSH ;Push re-entry address onto stack RETI ;Pop all registers LAMM ;Load ACC with the max. value RE ENTER TEMP RET ;Return to interrupted code

7.3 Software Stack

The 'C5x has an internal 8-deep hardware stack that is used to save and restore return addresses for subroutines and interrupts. See subsection 3.6.1 for further details. Provisions have been made on the 'C5x to extend the hardware stack into the data memory.

The PUSH and POP instructions can access the hardware stack via the accumulator. Two additional instructions, PSHD and POPD, are included in the instruction set so that the stack may be directly stored to and recovered from the data memory.

A software stack can be implemented by using POPD instruction at the beginning of each subroutine to save the PC in data memory. Then, before returning, a PSHD is used to put the proper value back onto the top of the stack.

When the stack has seven values stored on it, and two or more values are to be put on the stack before any other values are popped off, a subroutine that expands the stack is needed, such as the one shown in Example 7–3. In this example, the main program stores the stack, starting location in memory in AR2 and indicates to the subroutine whether to push the data from memory onto the stack or pop data from the stack to memory. If a zero is loaded into the accumulator before calling the subroutine, the subroutine pushes data from memory to the stack. If the accumulator contains a nonzero value, the subroutine pops data from the stack to memory.

Because the CALL instruction uses the stack to save the program counter, the subroutine pops this value into the accumulator and utilizes the BACC instruction to return to the main program. This prevents the program counter from being stored into a memory location. The subroutine in Example 7–3 uses the BCNDD (delayed conditional branch) instruction to determine whether a save or restore operation is to be performed.

Example 7–3. Software Stack Operation

* This routine expands the stack while letting the * main program determine where to store the stack * contents, or from where to restore them. * Entry Conditions: * ACC = 0 (restore stack); 1 (save stack) * AR2 -> Top of software stack in data memory STACK: BCNDD POP, NEQ ;Delayed branch if POPD required MAR *,AR2 ;Use AR2 as stack pointer ;Get return address POP RPT #6 ;repeat 7 times PSHD *+ ;Put memory in stack BACC ;Return to main program POP: MAR *--;Align AR2 #6 ;Repeat 7 times RPT POPD *-;Put stack in memory MAR *+ ;Realign stack pointer BACC ;Return to main program

7.4 Logical and Arithmetic Operations

7.4.1 Parallel Logic Unit (PLU)

The PLU provides direct logical path to data memory values without affecting the contents of the accumulator or product register. It allows direct manipulation of bits in any location in data memory space. Source operand can be either a long immediate value or the dynamic bit manipulation register (DBMR). The use of a long immediate value is particularly effective in initializing data memory locations, including the memory-mapped registers. The use of DBMR as source operand allows run-time computation of operands. It also reduces instruction execution time to one cycle, which may be important for time-critical routines.

Example 7–4 and Example 7–5 illustrate the use of PLU for initialization and logical operation. The UNPACK subroutine extracts individual bits from a single word and stores them separately in an array. The PACK subroutine does the opposite of UNPACK by getting each bit from a different location and packing them in a single word. In Example 7–5, notice that a NOP instruction is inserted in the repeat-block loop to make it three words long. A repeat-block must be at least three words long on 'C5x devices.

Example 7-4. Using PLU to Do Unpacking

* I	.ti PCK	tle D	'Rou	tine	to e	xtract	bits	from	a	sing	lev	word	,				
* _ * _	Bn		— во	1													
* * [JNP	CKD															
*	0		0 Bn	Ī													
*	0		0 Bn-1	Ī													
*		• •		_													
*	0		0 В0														
		.mmre	gs														
NO_B	ITS	.set	16				; r	umber	of	pac	ked	bit	s ir	n th	e wo	rd	
PCKD	~	.set	60h				;]	nput	wor	d.	_	1					
UNPCI	KD	.set	61N				;0	ne bi	t i	iffer In LS	. Е В 1	acn ocat	ion.	1 W1	II N	ave	3
		.text	" •				_										
UNPAG	СК	LDP	#0	•			;[P=0									
		TAR	*,AK				1 . 5	-		hla	- 44	~~~~					
		CDIV	#NO	#UNPC	חדעא.		-1 ; [nu or	. La 11a	bre e +h	auu	Tess	roo	+	~		
		SPLK	#1.D	BIIS-	· , br	CR	, I • T	.nicia	nagk	ie un	DRM	R re	aiet	or	er		
		LACC	PCKD	Dim			: 1	acked	l bi	ts -	> A		9100				
		RPTB	LOOP	-1			; E	egin	100	ping							
		SACI	*				; 5	ave r	ema	inin	g p	acke	d bi	ts			
		APL	*_				; F	eep t	he	LSB	onl	У					
		SFR					; 5	hift	rig	ht t	o e	limí	nate	e un	pack	ed	bit
LOOP		RET					; F	eturn	ı ba	lCk							

Example 7–5. Using PLU to Do Packing

.	.ti	tle		'Routine	to	pack	input	bits	in	a	sing	le	word'		
* :	PCK	D													
* . * .	Bn			в0											
*	UNP	CKD													
* . *	0		0	Bn											
* . *	0		0 1	Bn-1											
* .															
* . * .	0			0 В0											
*		.data													
NO_B	ITS	.set		16			;Nun	aber c	of b	it	s to	be	packe	d	
PCKD		.set		60h			;Pac	ked w	ord	l					
UNPC	KD	.set		61h			;Arı	ay of	un	pa	cked	bi	ts		
		.text		100	#****					. .					
PACK	•	LAK		ARU,	FUNI 0	PCKD	;ARU		ITS	το	sta	rτ	OI UNP	ACKED	array
		LDD		*,AK	U		; ARE	· · · ·	uru						
		SPLK		#NO BITS	-2.	BRCR	:1.00	n NO	втт	's_	1 + 11	meg			
		LACC		*+	-,.		:Get	the	MSB						
		RPTB	:	LOOP-1			;Bec	in lo	opi	na					
		SFL					; Mak	e spa	ce	fo	r nez	xt	bit		
		ADD		*+			Put	: next	: bi	t					
		NOP													
LOOP											_				
		SACL		PCKD			;Sto	ore th	le r	es	ult				
		RET					;Ret	urn b	back						

7.4.2 Multiconditional Branch Instruction

The 'C5x allows multiple conditions to be tested before passing control to another section of program. Any of the following 13 conditions can be tested individually or in combination with others by CC, RETC, XC, and BCND instructions:

ACC=0	EQ
ACC≠0	NEQ
ACC<0	LT
ACC≤0	LEQ
ACC>0	GT
ACC≥0	GEQ
C=0	NC
C=1	С
OV=0	NOV
OV=1	OV
BIO low	BIO
TC=0	NTC
TC=1	тс

Testing the status of TC flag is mutually exclusive to testing the BIO pin. The code in Example 7–6 tests the carry flag and the sign bit of the accumulator simultaneously to locate a zero bit (beginning from MSB) in a 64-bit word consisting of ACC and ACCB with ACC having the higher part. This 64-bit word could be the serial port output where the first zero indicates the start bit.

Example 7–6. Using Multiple Conditions With BCND

LDP SPLK	#0 #63,BRCR	;no. of iterations - 1
•		;code to get 64-bit input word and load ;it in ACC and ACCB
LAR RPTB SFLB	AR0,#0 ENDLOOP-1	;initialize the bit counter ;for I=0,I<=63,I++ ;shift left ACC+ACCB, MSB is shifted ;out in Carry flag
MAR BCND ENDLOOP:	*+ ENDLOOP,NC,LT	;increment bit counter ;exit if carry=0 and current MSB=1 ;ACC+ACCB contains aligned data now
APL	#uiiien,PMST	CLEAR BRAF ILAG

7.4.3 Search Algorithm Using CRGT

The following example shows how the CRGT and RPTB instructions find the maximum value and its location by searching through a block of data. Loop overhead is minimized by using the block-repeat function. The accumulator is initialized with the minimum possible value (08000h) before the main search loop is entered.

To find the minimum value, CRGT instruction may be replaced by CRLT, and the accumulator is loaded with the maximum possible value (07FFFh) instead of the smallest. The rest of the code remains the same.

Example 7–7. Using CRGT and CRLT

```
*
  This routine searches through a block of data in the data memory
  to store the maximum value and the address of that value in memory
*
*
 locations MAXVAL and MAXADR, respectively. The data block could be
  of any size defined by the Block Repeat Counter Register (BRCR).
*
  KEY C5X instructions:
٠
  RPTB Repeat a block of code as defined by repeat counter BRCR
  CRGT Compare ACC to ACCB. Store larger value in both ACC, ACCB.
        Set CARRY bit if value larger than previously larger is found
*
  XC
       Execute conditionally (1 or 2 words) if flag (Carry) is set.
MAXADR .set
               60h
MAXVAL .set
               61h
        .mmregs
        .text
                                   ;point to data page 0
       LDP
               #0
               AR0, #0300h
       LAR
                                  ;AR= data memory addr
                                   ;set sign extension mode
        SETC
               SXM
               #08000h
       LACC
                                   ;load minimum value
* Use #07FFFh (largest possible) to check for minimum value
        SACB
                                   ; into ACCB
               #9.BRCR
                                   ;rpt cont = 9 for 10 data values
        SPLK
        RPTB
               endb -1
                                   ;repeat block from here to endb-1
startb:
         LACC
               *
                                   ;load data from <(AR0)> into ACC
         CRGT
                                   ;set carry if ACC > previous largest
* Use CRLT to find minimum value
         SACL
               MAXVAL
                                   ;save new largest which is in ACC & ACCB
         XC
               #1,C
                                   ;save addr if current value > previous largest
         SAR
               AR0, MAXADR
               *+
         MAR
       RET
endb:
 At the end of routine, following
 registers contain:
   ACC
               = 32050
   ACCB
               = 32050
*
    (MAXVAL)
               = 32050
    (MAXADR)
               = 0307h
      .data
                                 ;data is expected to be in data RAM
       .word
              5000
                                 ;start address = 0300h
      .word
              10000
              320
      .word
      .word
              3200
       .word
              -5600
       .word
              -2105
       .word
              2100
      .word
              32050
              1000
      .word
       .word
              -1
      .end
```

7.4.4 Matrix Multiplication Using Nested Loops

The 'C5x provides three different types of instructions to implement code loops. The RPT (single-instruction repeat) instruction allows the following instruction to be executed N times. The RPTB (repeat block) instruction repeatedly executes a block of instructions with the loop count determined by the BRCR count register. The BANZ (branch if AR not zero) instruction is another way of implementing for-next loops with the count specified by an auxiliary register.

Three-level-deep nested loops can be efficiently implemented by these three instructions with each instruction controlling one loop. The following example implements this nested code structure to do N-by-N matrix multiplication. Note the use of BANZD (delayed BANZ) instruction to avoid flushing the instruction pipeline. Also, note the use of MADS (multiply-accumulate using BMAR) instruction to dynamically switch between the rows of matrix A to compute the elements of the product matrix C.

```
Example 7–8. Using Nested Loops
```

```
.title "NxN Matrix Multiply Routine"
    .mmregs
* This routine performs multiplication of two NxN matrices.
* A x B = C where A, B, and C are NxN in size.
 Entry Conditions:
     AR1 \rightarrow element (0,0) of A (in program space)
     AR2 -> element (0,0) of B (in data space)
     AR3 -> element (0,0) of C (in data space)
     DP = 0,
                   NDX = 1
     ARP = 2
* Storage of matrix elements in memory (beginning from low
  memory):
     M(0,0), \ldots, M(0, N-1), M(1,0), \ldots, M(N-1, N-1)
MTRX MPY:
        LAR
                AR0,#(N-1)
                               ;set up loop count
        SPLK
                #N, INDX
                                ;row size
        SAR
                AR2, AR4
                                ;Save addr of B
                                ;for i=0,i<N,++i
LOOP1: SMMR
                AR1, BMAR
                               ;BMAR -> A(1,0)
                #(N-1),BRCR
                               ;setup loop2 count
        SPLK
                AR4, AR5
        SAR
                                ;AR5 -> B(0,0)
                                ;for j=0,j<N,++j
;AR2 -> B(0,j)
LOOP2:
       RPTB
                ELOOP2
        SAR
                AR5, AR2
LOOP3: RPTZ
                #(N—1)
                               ;for k=0,k<N,++k
ELOOP3:MADS
                *Ò+
                               ;Acc=A(i,k)xB(k,j)
                               ;Final accumulation
        APAC
                               ; ARp = AR5
        MAR
                *, AR5
                               ;AR5 -> B(0,j+1)
        MAR
                *+,AR3
                *+,0,AR2
ELOOP2:SACL
                               ;Save C(i,j)
                               ;loop back if
        MAR
                *,ARO
        BANZD
               LOOP1, *-, AR1
                               ;count l= N
        ADRK
                                ;AR1 -> A(i+1,0)
                N
                *, AR2
ELOOP1: MAR
                               ;ARp = AR2
```

7.5 Circular Buffers

Circular addressing is an important feature of the 'C5x instruction set. Algorithms like convolution, correlation, and FIR filters can make use of circular buffers in memory. The 'C5x supports two concurrent buffers operating via the auxiliary registers. These five memory-mapped registers control the circular buffer operation: CBSR1, CBSR2, CBER1, CBER2, CBCR. See subsection 4.1.6 for details.

The start and end addresses must be loaded in the corresponding buffer registers before the circular buffer is enabled. Also, the auxiliary register that acts as a pointer to the buffer must be initialized with the proper value.

Example 7–9 illustrates the use of a circular buffer to generate a digital sine wave. A 256-word sine-wave table is loaded in the B1 block of dual-access internal data memory from external program memory. Accessing the internal dual-access memory requires only one machine cycle. The block move address register (BMAR) is loaded with the ROM address of the table. The block-move instruction moves 256 samples of sine wave to internal data memory, which is then set up as a circular buffer.

The start and end addresses of this circular buffer are loaded into the corresponding registers. The auxiliary register AR7 is also initialized to the beginning of the sine-wave table. Note the use of SAMM instruction to update AR7. This is possible because all auxiliary registers are memory-mapped at page 0. Finally, the circular buffer #1 is enabled, and AR7 is mapped to that buffer. The other circular buffer is disabled.

Whenever the next sample is to be pulled off from the table, postincrement indirect addressing may be used with AR7 as the pointer. This ensures that the pointer will wrap around to the beginning of the table if the previous sample was the last one on the table.

Example 7–9. Use of Circular Addressing

.title 'Digital Sine-Wave Generator' .mmregs This routine illustrates the circular addressing capability of TMS320C5x devices. A digital sine wave generator is implemented * as a circular buffer #1 with AR7 as its pointer. XSINTBL is the location in external program memory where this table is stored. It is moved to internal data memory block B1 where it is setup ٠ as a circular buffer. XSINTBL.set 03000h ;program space address of sine table .text SINTBL LDP #0 LAR AR0,#0300h ;address of B1 block *, AR0 MAR LACC #XSINTBL ;get sine table address in ;external program memory SAMM BMAR ;load source register RPT #255 ;move 256-word BLPD BMAR, *+ ;load table from external program ;memory to internal data memory SAMM CBSR1 ;start address of buffer=300h ;AR7 points to start of buffer SAMM AR7 ADD #255 SAMM CBER1 ;end address of buffer=3ffh SPLK #0Fh,CBCR ;enable CB#1, disable CB#2 ;pointer for CB#1 is AR7 NXTSMP MAR *, AR7 LACC *+ ;get next sample from table ;AR7 is updated to next valid sample DISBLE APL #0FFF7h,CBCR;Disable CB#1 RET

If the step size must be greater than one, check to see if an update to the auxiliary register generates an address outside the range of the circular buffer. This may happen if the same sine table is used to generate sine waves of different frequencies by changing the step size. Modulo addressing can avoid such problems. A simple way to perform modulo addressing on 'C5x devices is to use the APL and OPL instructions. For example, to implement the modulo-256 counter, first load the DBMR (dynamic bit manipulation register) with 255 (the maximum value allowed); when the auxiliary register is updated (by any amount), it is ANDed with the DBMR register and ORed with the start address of the buffer. The start address of the modulo-2^k buffer must have zeros in the *k*LSBs. Hence, for modulo-256 addressing, the first 8 LSBs of the start register must be zero.

START	.set	04000h	;start address of the buffer
	LDP	#0	
	LACL	#OFFh	
	SAMM	DBMR	;max value = 255
	•		
	•		
	•		
	MAR	*0+	; increment AR7 by some amount
	APL	AR7	extract lower 8 bits
	OPL	#START, AR7	; add the start address
	•		
	-		

The following code does modulo-256 addressing:

7.6 Single-Instruction Repeat (RPT) Loops

The 'C5x provides two different types of repeat instructions. The repeat block RPTB instruction implements code loops that can be 3 to 65536 words in size. These loops do not require any additional cycles to jump from the end-of-block to the start-of-block address at the end of each iteration. In addition, these zero-overhead loops are interruptible so that they can be used in background processing without affecting the latency of time-critical tasks.

On the other hand, the single-instruction repeat RPT pipelines the execution of the next instruction to provide a high-speed repeat mode. A 16-bit repeat counter RPTC allows execution of a single instruction 65536 times. When this repeat feature is used, the instruction being repeated is fetched only once. As a result, many multicycle instructions, such as MAC/MACD, BLDD/BLDP, or TBLR/TBLW, become single-cycle when repeated.

Some of 'C5x instructions behave differently in the single-instruction repeat mode to efficiently utilize the 'C5x multiple-bus architecture. The following instructions fall in this category:

BLDD, BLDP, BLPD, IN, OUT, MAC, MACD, MADS, MADD, TBLR, TBLW, LMMR, SMMR

Because the instruction is fetched and internally latched when in single-instruction repeat mode, the program bus is used by these instructions to read or write a second operand in parallel to the operations being done using the data bus. With the instruction latched for repeated execution, the program counter is loaded with the second operand address (which may be in data, program, or I/O space) and incremented on succeeding executions to read/write in successive memory locations. As an example, the MAC instruction fetches the multiplicand from the program memory via the program bus. Simultaneously with the program bus fetch, the second multiplicand is fetched from data memory via the data bus. In addition to these data fetches, preparation is made for accesses in the following cycle by incrementing the program counter and by indexing the auxiliary register. IN instruction is another example of an instruction that benefits from simultaneous transfers of data on both the program and data buses. In this case, data values from successive locations in I/O space may be read and transferred to data memory. For complete details of how the above-listed instructions behave in repeat mode, see the individual description of each instruction in Chapter 4.

The following example demonstrates the implementation of memory-to-memory block moves on the 'C5x using single-instruction repeat (RPT) loops.

Example 7–10. Memory-to-Memory Block Moves Using RPT

```
.mmregs
    .text
* This routine uses the BLDD instruction to move external
* data memory to internal data memory.
MOVEDD:
   LACC #4000h
   SAMM BMAR
                          ;BMAR -> source in data memory.
                          ;AR7 -> destination in data memory
   LAR AR7,#100h
   MAR *,AR7
RPT #1023
                          ;LARP = AR7.
                          ;Move 1024 value to blocks B0 and B1
    BLDD BMAR, *+
    RET
* This routine uses the BLDP instruction to move external
* data memory to internal program memory. This instruction could be
* used to boot load a program to the 8K on chip program memory from
* external data memory.
MOVEDP:
   LACC #800h
    SAMM, BMAR
                          ;BMAR -> destination in program memory
   LAR AR7,#0E000h
                          ;AR7 -> source in data memory.
    RPT #8191
                          ;Move 8K to program memory space.
    BLDP *+
    RET
* This routine uses the BLPD instruction to move external
* program memory to internal data memory. This routine
* is useful for loading a coefficient table stored in
* external program memory to data memory when no external
*
  data memory is available.
MOVEPD:
                          ;AR7 -> destination in data memory.
   LAR
           AR7,#100h
    RPT
           #127
                          ;Move 128 values from external program
      BLPD #3800h,*+
                          ;to internal data memory B0.
   RET
* This routine uses the TBLR instruction to move program
* memory to data memory space. This differs from the BLPD
* instruction in that the accumulator contains the address
* in program memory from which to transfer. This allows
* for a calculated, rather than pre-determined, location in
 program memory to be specified.
TABLER:
   MAR
           *,AR3
                          ;AR3 -> destination in data memory.
   LAR
           AR3,#300h
    RPT
           #127
                          ;Move 128 items to data memory block B1
      TBLR *+
   RET
* This routine uses the TBLW instruction to move data memory
*
  to program memory. The calling routine must contain the destination
*
 program memory address in the accumulator.
TABLEW:
   MAR
           *, AR4
                          ; ARP = AR4.
           AR4,#380h
                          ;AR4 -> source address in data memory.
    LAR
    RPT
           #127
                          ;Move 128 items from data memory to
      TBLW *+
                          ;program memory.
  RET
```

```
*
* This routine uses the SMMR instruction to move data
* from a memory-mapped I/O port to local data memory.
* Note that 16 I/O ports are mapped in data page 0 of
* the 'C5x memory map.
*
                                                .
INPUT:
      LDP
               #0
      RPT
               #511
                          ;Input 512 values from port 51h to
      SMMR 51h,800h
                          ;table at 800h in data memory.
      RET
*
* This routine uses the LMMR instruction to move data from
* local data space to a memory-mapped I/O port. Note that
* 16 I/O ports are mapped in data page 0 of TMS320C5x
* memory map.
٠
OUTPUT:
               #0
      LDP
                          ;data page 0
      RPT
                          ;Output 64 values from a table at 800h
               #63
               50h,800h
       LMMR
                          ; in data memory to port 50h.
      RET
```

7.7 Subroutines

Example 7–11 illustrates the use of a subroutine to determine the square root of a 16-bit number. The main routine executes to the point where the square root of a number should be taken. At this point, a delayed call (CALLD) is made to the subroutine, transferring control to that section of the program memory for execution and then returning to the calling routine via the delayed return (RETD) instruction when execution has completed.

This example shows several features of 'C5x instruction set. In particular, note the use of delayed-call (CALLD), delayed-return (RETD), and conditional-execute (XC) instructions. Due to the four-level-deep pipeline on 'C5x devices, normal branch instructions require 4 cycles to execute. Using delayed branches, only two cycles are required for execution. The XC instruction is useful where only one or two instructions are to be executed conditionally. In this example, notice how XC is used to avoid extra cycles due to branch instruction. Use of the XC instruction also helps in keeping the execution time of a routine constant, regardless of input conditions. This is because XC executes NOPs in place of instructions if conditions are not met.

Example 7–11. Square Root Computation Using XC

```
Autocorrelation
*
   This routine performs a correlation of two vectors and then
   calls a Square Root subroutine that will determine the RMS
*
*
   amplitude of the wave form.
AUTOC
      CALLD
               SORT
                          ;Call square root subroutine after
       MAR
               *,AR0
                          ; executing next two instructions
       LACC
                          ;Get the value to be passed to SQRT
                          ;subroutine
*
   Square Root Computation
*
   This routine computes the square root of a number that is located
*
*
  in the lower half of accumulator. The number is in Q15 format.
BRCR
      .set 09h
                           ;DP=0
ST0
      .set 60h
                           ;Internal RAM block B2
ST1
      .set 61h
NUMBER.set 62h
TEMPR .set 63h
GUESS .set 64h
      .text
      SST #0,STO
SORT
      SST #1,ST1
                           ;Save context
      LDP #0
      SETC SXM
                           ;Set SXM=1
                           ;Set PM mode for fractional arithmetic
      SPM
               1
      SACL NUMBER
                           ;Save the number
      LACL #0
                           ;Clear accumulator buffer
      SACB
                         ; initialize for 12 iterations
      SPLK #11, BRCR
      SPLK #800h,GUESS
                          ;Set initial guess
```

	LACC	NUMBER	
	SUB	#200h	
	BCNDD	LOOP, LT	;If NUMBER<200h then begin looping
	SPLK	#800h,TEME	PR
	LACC	#4000h	;Otherwise set initial guess
	SACL	GUESS	;and temporary root to 4000h
	SACL	TEMPR	
	SPLK	#14,BRCR	;and increase iterations to 15
LOOP	RPTB	ENDLP-1	;Repeat block
	SQRA	TEMPR	;Square temporary root
	LACC	NUMBER,16	
	SPAC		;Acc=NUMBER-TEMPR**2
	NOP		;Dead cycle for XC
	XC	2,GT	;If NUMBER>TEMPR**2 skip next 2 instr.
	LACC	TEMPR,16	
	SACB		;Otherwise ROOT <- TEMPR
	LACC	GUESS,15	
	SACH	GUESS	;GUESS <- GUESS/2
	ADDB		
	SACH	TEMPR	;TEMPR < GUESS+ROOT
ENDLP	LACB		;High Acc contains square root of NUMBER
	RETD		
	LST	#1,ST1	
	LST	#0,ST0	;Restore context

Note that the restore is done with the LST instruction to prevent ARP from being overwritten. If indirect addressing is used, the order is reversed.

7.8 Extended-Precision Arithmetic

Numerical analysis, floating-point computations, or other operations may require arithmetic to be executed with more than 32 bits of precision. Since the 'C5x devices are 16/32-bit fixed-point processors, software is required for the extended precision of arithmetic operations. Subroutines that perform the extended-arithmetic functions for 'C5x are provided in the examples of this section. The technique consists of performing the arithmetic by parts, similar to the way in which longhand arithmetic is done.

The 'C5x has several features that help make extended-precision calculations more efficient. One of the features is the carry bit. This bit is affected by all arithmetic operations of the accumulator, including addition and subtraction with the accumulator buffer. This allows 32-bit-long arithmetic operations using the accumulator buffer as the second operand.

The carry bit is also affected by the rotate and shift accumulator instructions. It may also be explicitly modified by the load status register ST1 and the set/reset control bit instructions. For proper operation, the overflow mode bit should be reset (OVM = 0) so that the accumulator results is not loaded with the saturation value.

7.8.1 Addition and Subtraction

The carry bit is set whenever the addition of a value from the input scaling shifter, the P register, or the accumulator buffer to the accumulator contents generates a carry out of bit 31. Otherwise, the carry bit is reset because the carry out of bit 31 is a zero. One exception to this case is the addition to the accumulator with a shift of 16 instruction (ADD mem, 16), which can only set the carry bit. This allows the ALU to generate a proper single carry when the addition either to the lower or the upper half of the accumulator actually causes the carry. The following examples help to demonstrate the significance of the carry bit of the 'C5x for additions:

Figure 7–1. 32-Bit Addition

	С	MSI	В					•	LSI	3		С	MSI	в					1	SI	3
	Х	F	F	F	F	F	F	F	F	ACC		X	F	F	F	F	F	F	F	F	ACC
		+							1				+F	F	F	F	F	F	F	F	
	1	0	0	0	0	0	0	0	0			1	F	F	F	F	F	F	F	E	
	с	MSI	в						LSI	3		с	MSI	в					1	SI	3
	Х	7	F	F	F	F	F	F	F	ACC		X	7	F	F	F	F	F	F	F	ACC
		+							1				+F	F	F	F	F	F	F	F	
	0	8	0	0	0	0	0	0	0			1	7	F	F	F	F	F	F	Е	
	с	MSI	в						LSI	3		с	MSI	3					1	SE	3
	x	8	0	0	0	0	0	0	0	ACC		1	8	0	0	0	0	0	0	0	ACC
		+	•	•	•	•	•	•	1			-	+F	F	F	F	F	F	Ŧ	ਸ	
	0	8	0	0	0	0	0	0	1			1	7	F	F	F	F	F	F	F	
	c	MSI	2						r.s1	2		c	MSI	2					T	.51	2
	1	0	ົດ	٥	٥	٥	٥	0	0	ACC		1	F	ਸ	F	F	ਸ	ਸ	ੰਜ	F	, v.c.
	*	т	v	v	v	v	v	v	ň			-	_	-	•	r	•	•		5	ACC
(ADD	<u>c)</u>	<u> </u>							v		*****		-T								
	0	0	0	0	0	0	0	0	1			1	0	0	0	0	0	0	0	0	
	с	MSI	3						LSI	3		с	MSI	3					T	SF	3
	1	8	0	0	٥	न	F	ਸ	F	ACC		1	8	ົດ	٥	٥	F	ਸ	F	F	ACC
	-	+0	õ	õ	1	0	ō	Ô	Ô	(ADD mem.	16)	-	+7	ਸ	F	र म	ñ	õ	õ	ō	
	me	m.14	51		-				<u>v</u> _	(ALOO MOM)	±¥./	-	<u></u>	*	- *	-	<u> </u>		_ _	<u> </u>	
1.00		<u>, +)</u>	~+		_																

Example 7–12 shows an implementation of two 64-bit numbers added to each other to obtain a 64-bit result.

Example 7–12. 64-Bit Addition

* * Two 64-bit numbers are added to each other producing a * 64-bit result. The number X (X3,X2,X1,X0) and Y * (Y3,Y2,Y1,Y0) are added resulting in W (W3,W2,W1,W0). * If the result is required in 64-bit ACC/ACCB pair, * replace the instructions as indicated in the comments * below. X3 X2 X1 X0 * + Y3 Y2 Y1 Y0 ٠ * W3 W2 W1 W0 -OR- ACC ACCB ٠ ;ACC = X1 00X1,16 ADD64 LACC ADDS X0 ; ACC = X1 X0ADDS Y0 ; ACC = X1 X0 + 00 Y0;ACC = X1 X0 + Y1 Y0 ADD ¥1,16 ;THESE 2 INSTR ARE REPLACED BY SACL WO ;"SACB" IF RESULT IS DESIRED IN (ACC ACCB) SACH W1 X3,16 ;ACC = X3 00 LACC ADDC ; ACC = X3 X2 + CX2

ADDS	¥2	; ACC = X3 X2 + 00 Y2 + C
ADD	¥3,16	;ACC = X3 X2 + Y3 Y2 + C
SACL	W2	;THESE 2 INSTR ARE NOT REQUIRED IF
SACH RET	W3	;THE RESULT IS DESIRED IN (ACC ACCB)

As in addition, the carry bit on the 'C5x is reset whenever the input scaling shifter, the P register, or the accumulator buffer value subtracted from the accumulator contents generates a borrow into bit 31. Otherwise, the carry bit is set because no borrow into bit 31 is required. One exception to this case is the SUB mem, 16 instruction, which can only reset the carry bit. This allows the generation of the proper single carry when the subtraction from either the lower or the upper half of the accumulator actually causes the borrow. The examples in Figure 7–2 demonstrate the significance of the carry bit for subtraction.

Figure 7-2. 32-Bit Subtraction

	с х	MSI 0	в 0	0	0	0	0) 0	LSI 0	B ACC	С Х	MS1 0	з 0	0	0	0	0	1 0	LSB 0
ACC									1			<u> </u>	F	F	F	F	F	F	F
	0	F	F	F	F	F	F	F	F		0	0	0	0	0	0	0	0	1
	С	MSI	в					נ	LSI	3	С	MSI	3					I	LSB
	Х	7	F	F	F	F	F	F	F	ACC	х	7	F	F	F	F	F	F	F
ACC		_							1			F	F	F	F	F	F	F	F
-	1	7	F	F	F	F	F	F	E		С	8	0	0	0	0	0	0	0
	С	MSI	R					ı	.sı	a	C	MSI	R					٦	.sr
	x	8	0	0	0	0	0	0	0	ACC	x	8	0	0	0	0	0	0	0
ACC									-				-	-	-	_	-	-	-
	1	7	F	F	F	F	F	F	_⊥ F		0	<u>-r</u> 8	0	<u>r</u> 0	<u>r</u> 0	<u>r</u> 0	0	<u>F</u>	<u>r</u> 1
	С	MSI	В]	LSI	В	С	MS	в					J	LSB
	0	0	0	0	0	0	0	0	0	ACC	0	F	F	F	F	F	F	F	F
ACC		_							0	(SUBB)		_							0
(SUBI	B)								¥_										_¥
	Ó	F	F	F	F	F	F	F	F		1	F	F	F	F	F	F	F	Е
	с	MSI	в					1	LSI	В	с	MS	в					J	LSB
	0	8	0	0	0	F	F	F	F	ACC	0	8	0	0	0	F	F	F	F
ACC		0	0	0	1	٥	٥	0	٥	(SUB mem 16)		F	ਸ	ਸ਼ਾ	ਜ	٥	٥	0	0
(SUB	me	m, 10	6)							(000 memi10)			<u>.</u>	£	<u>.</u>				<u> </u>
	0	7	F	F	F	F	F	F	F		0	8	0	0	1	F	F	F	F

Example 7–13 implements the subtraction of two 64-bit numbers on the 'C5x. A borrow is generated within the accumulator for each of the 16-bit parts of the subtraction operation.

Example 7–13. 64-Bit Subtraction

```
Two 64-bit numbers are subtracted, producing a 64-bit * result. The number Y (Y3,Y2,Y1,Y0) is subtracted from
* X (X3,X2,X1,X0) resulting in W (W3,W2,W1,W0).
* If the result is required in 64-bit ACC/ACCB pair,
* replace the instructions as indicated in the comments
* below.
     X3 X2 X1 X0
* - Y3 Y2 Y1 Y0
     W3 W2 W1 W0 -OR- ACC ACCB
                               ; ACC = X1 00
SUB64
          LACC
                     X1,16
                               ; ACC = X1 X0
          ADDS
                     X0
                               ; ACC = X1 X0 - 00 Y0
          SUBS
                     ¥0
          SUB
                     Y1,16; ACC = X1 X0 - Y1 Y0
                              ; THESE 2 INSTR ARE REPLACED BY
          SACL
                     WO
                               ; "SACB" IF RESULT IS DESIRED IN (ACC ACCB)
          SACH
                     W1
          LACL
                              ; ACC = 00 X2
                     X2
                    \begin{array}{c} \begin{array}{c} & 1 & 1 & 2 & 0 & 0 & 1 \\ Y2 & ; & ACC & = & 00 & X2 & - & 00 & Y2 & - & C \\ X3,16 & ; & ACC & = & X3 & X2 & - & 00 & Y2 & - & C \\ Y3,16 & ; & ACC & = & X3 & X2 & - & Y3 & Y2 & - & C \\ W2 & & & & & & & \\ \end{array}
          SUBB
          ADD
          SUB
                               ; THESE 2 INSTR ARE NOT REQUIRED IF
          SACL
                     W2
          SACH
                     W3
                              ; THE RESULT IS DESIRED IN (ACC ACCB)
          RET
```

7.8.2 Multiplication

Another important feature that aids in extended-precision calculations is the MPYU (unsigned multiply) instruction. The MPYU instruction allows two unsigned 16-bit numbers to be multiplied and the 32-bit result placed in the product register in a single cycle. Efficiency is gained by generating partial products from the 16-bit portions of a 32-bit or larger value instead of having to split the value into 15-bit or smaller parts.

Further efficiency is gained by using the accumulator buffer to hold partial results instead of using a temporary location in data memory. The ability of 'C5x devices to barrel-shift the accumulator by 1 to 16 bits in only one cycle is also useful for scaling and justifying operands.

For 16-bit integer multiplication, in which one operand is a 2s-complement signed integer and the other one is an unsigned integer, you can use the algorithm shown in Figure 7–3.

Figure 7–3. 16-Bit Integer Multiplication



Steps required:

- 1) Multiply two operands X and Y as if they are signed integers.
- 2) If MSB of the unsigned integer Y is 1, add X to the upper half of the 32-bit signed product.

The correction factor must be added to the signed multiplication result because the bit weight of the MSB of any 16-bit unsigned integer is 2^{15} .

Consider following representation of a signed integer X and an unsigned integer Y:

$$X = -2^{15}x_{15} + 2^{14}x_{14} + 2^{13}x_{13} + \dots + 2^{1}x_{1} + 2^{0}x_{0}$$
$$Y = 2^{15}y_{15} + 2^{14}y_{14} + 2^{13}y_{13} + \dots + 2^{1}y_{1} + 2^{0}y_{0}$$

Multiplication of X and Y yields:

$$X \times Y = X \times (2^{15}y_{15} + 2^{14}y_{14} + 2^{13}y_{13} + \dots + 2^{1}y_1 + 2^{0}y_0)$$

= $2^{15}y_{15}X + 2^{14}y_{14}X + 2^{13}y_{13}X + \dots + 2^{1}y_1X + 2^{0}y_0X$ (1)

However, if X and Y are considered signed integers, their multiplication yields:

$$X \times Y = X \times (-2^{15}y_{15} + 2^{14}y_{14} + 2^{13}y_{13} + \dots + 2^{1}y_1 + 2^{0}y_0)$$

$$= -2^{15}y_{15}X + 2^{14}y_{14}X + 2^{13}y_{13}X + \dots + 2^{1}y_{1}X + 2^{0}y_{0}X$$
(2)

Software Applications

The difference between (1) and (2) is in the first term on the right-hand side of the two equations.

Hence, if we add the correction term, $2^{16}y_{15}X$, to equation (2), the result would be identical to that of equation (1) and is the correct result.

This method of multiplying a signed integer with an unsigned integer can be used to implement extended-precision multiplication on 'C5x. The following description of a 32-bit multiplication algorithm is based on this method:

Figure 7-4. 32-Bit Multiplication Algorithm



The following example implements this algorithm. The product is a 64-bit integer number. Note in particular, the use of BSAR and XC instructions.

```
Example 7–14.
                   32-Bit Integer Multiplication
                            .title "32-bit Optimized Integer Multiplication"
                                    MPY32
                            .def
                        * This routine multiplies two 32-bit signed integers result-
                        * ing in a 64-bit product. The operands are fetched from
                        *
                          data memory and the result is written back to data memory.
                        * Data Storage:
                             X1,X0
                                              32-bit operand
                        *
                             ¥1,Y0
                                              32-bit operand
                        *
                             W3,W2,W1,W0
                                              64-bit product
                          Entry Conditions:
DP = 6, SXM = 1
                        *
                        *
                             OVM = 0
                        *
                        *
                        X1
                                .set
                                        300h
                                                 ;DP=6
                        X0
                                .set
                                        301h
                                                 ;DP=6
                                .set
                        ¥1
                                        302h
                                                 ;DP=6
                        Y0
                               .set
                                        303h
                                                 ;DP=6
                                        304h
                        W3
                                .set
                                                 ;DP=6
                        ₩2
                               .set
                                        305h
                                                 ;DP=6
                        W1
                                        306h
                                .set
                                                 ;DP=6
                        WO
                                .set
                                        307h
                                                 ;DP=6
                                .text
                        MPY32:
                                     X0,0
                             BIT
                                           ;TC = X0 bit#15
                             LT
                                     X0
                                            ;T = X0
                                            ; P = X0Y0
                             MPYU
                                     Y0
                             SPL
                                     WO
                                            ;Save WO
                             SPH
                                     W1
                                            ;Save partial W1
                             MPY
                                     ¥1
                                            ;P = X0Y1
                             LTP
                                     X1
                                            ;Acc = X0Y1, T = X1
                             MPY
                                     Y0
                                            ;P = X1Y0
                             MPYA
                                     ¥1
                                            ;Acc = X0Y1+X1Y0, P=X1Y1
                             ADDS
                                            ;Acc = X0Y1 + X1Y0 + X0Y02^{-16}
                                     W1
                             SACL
                                     W1
                                            ;Save final W1
                             BSAR
                                     16
                                            ;Shift Acc right by 16
                                     1,TC
                                           ; If MSB of X0 is 1
                             XC
                              ADD
                                     ¥1
                                            ;Add Y1
                                            ;TC = Y0 bit#15
                             BIT
                                     Y0,0
                                           ;ACC = X1Y1 + (X0Y1+X1Y0)2^-16
;IF MSB of Y0 is 1
                             APAC
                             XC
                                     1,TC
                                            ;Add X1
                              ADD
                                     X1
                             SACL
                                     W2
                                            ;Save W2
                             SACH
                                     W3
                                            ;Save W3
```

The next example performs fractional multiplication. The operands are in Q31 format, while the product is in Q30 format.

Example 7–15. 32-Bit Fractional Multiplication

.title "32-bit Fractional Multiplication"

 $n_{11}n_{1$; This routine multiplies two Q31 signed integers resulting ; in a Q30 product. The operands are fetched from data memory and the result is written back to data memory. : ; Data Storage: X1,X0 Q31 operand ¥1,Y0 Q31 operand W1,W0 Q30 product ; ; Entry Conditions: $D\bar{P} = 6$, SXM = 1 ; OVM = 0; X1 .set 300h ;DP=6 ;DP=6 X0 .set 301h ¥1 ;DP=6 .set 302h ;DP=6 Y0 303h .set .set W1 304h ;DP=6 305h ;DP=6 W0 .set .text BIT X0,0 ; TC = X0 bit#15 ; TREG0 = X0LT X0 ; P = X0 * Y0; Acc = X0 * Y0 MPY ¥1 MPY Y0 ; P = X1*Y0 MPYA Y1 ; Acc = X0*Y0 + X1*Y0 BSAR 16 ; Throw away low 16 h LTP X1 16 ; Throw away low 16 bits 1,TC ; If MSB of X0 is 1 XC Y1 ; then add Y1 Y0,0 ; TC = Y0 bit#15 ADD Y1 BIT APAC ; Acc = Acc + X1*Y1 XC 1,TC ; If MSB of Y0 is 1 ADD X1 ; then add X1 SACL W0 ; Save lower product SACH W1 ; Save upper product

7.8.3 Division

Integer and fractional division is implemented on the 'C5x by repeated subtractions executed with SUBC, a special conditional subtract instruction. Given a 16-bit positive dividend and divisor, the repetition of the SUBC command 16 times produces a 16-bit quotient in the low accumulator and a 16-bit remainder in the high accumulator.

SUBC implements binary division in the same manner as long division is done. The dividend is shifted until subtracting the divisor no longer produces a negative result. For each subtract that does not produce a negative answer, a one is put in the LSB of the quotient and then shifted. The shifting of the remainder and quotient after each subtract produces the separation of the quotient and remainder in the low and high halves of the accumulator.

Both the dividend and the divisor must be positive when using the SUBC command. Thus, the sign of the quotient must be determined and the quotient computed by using the absolute value of the dividend and divisor. Integer and fractional division can be implemented with the SUBC instruction as shown in Example 7–16 and Example 7–17, respectively. When implementing a divide algorithm, it is important to know if the quotient can be represented as a fraction and the degree of accuracy to which the quotient is to be computed. For integer division, the absolute value of the numerator must be greater than the absolute value of the denominator. For fractional division, the absolute value of the numerator must be less than the absolute value of the denominator.

Long Division:

0000000000000101	000000000000110)000000000010001	Quotient	
	-101		
	110		
	- <u>101</u>		
	11	Remainder	
SUBC Method:			
32 HIGH ACC		r	Comment

000000000000000000000000000000000000000	000000000100001	(1)	Dividend is loaded into ACC. The di-
_10	100000000000000000	(1)	visor is left-shifted 15 and subtracted
			from ACC. The subtraction is nega-
-10			tive so discard the result and shift
			loft the ACC one bit
1			
000000000000000000000000000000000000000		(2)	and subtrast produces possible on
000000000000000000000000000000000000000	000000000000000000000000000000000000000	(2)	2nd subtract produces negative an-
-10	1000000000000000		swer, so discard result and shift ACC
-10	0111111110111110		(dividend) left.
	•		•
	•		•
	•		•
000000000000100	0010000000000000	(14)	14th SUBC command. The result is
-10	1000000000000000		positive. Shift result left and replace
000000000000000000000000000000000000000	1010000000000000		LSB with 1.
	11 1		
000000000000000000000000000000000000000	0100000000000000	(15)	Result is again positive. Shift result
-10	100000000000000000	(/	left and replace LSB with 1.
000000000000000000000000000000000000000	1100000000000001		·····
	1 1		
000000000000000000000000000000000000000	່ <u>100000000000001</u> 1່	(16)	Last subtract. Negative answer, so
_10	100000000000000000	(10)	discard result and shift ACC left
-10	111111111111111111		discard result and shint AGO left.
000000000000000000000000000000000000000			Answer reached after 16 SLIBC in-
			Answer reached alter to GODO III-
Demoinder	Oustiont I		50 UCIUNS.
i nemainder			

Example 7–16. Integer Division Using SUBC

* This routine implements integer division with the SUBC instruction. For this * integer division routine, the absolute value of the numerator must be greater * than the absolute value of the denominator. In addition, the calling routine * must check to verify that the divisor does not equal 0. * The 16-bit dividend is placed in the low accumulator, and the high accumulator * is zeroed. The divisor is in data memory. At the completion of the last * SUBC, the quotient of the division is in the lower-order 16-bits of the * accumulator. The remainder is in the higher-order 16-bits. * Key C5x Instruction: * RETCD return if conditions true - after executing next 2-word instruction or * two single-word instructions 60h DENOM .set NUMERA .set 61h 62h QUOT .set .set REM 63h TEMSGN .set 64h INTDIV LDP #0 NUMERA ;Determine sign of quotient. LT MPY DENOM TEMSGN SPH ;Save the sign LACL DENOM ABS ;Make denominator and numerator positive. SACL DENOM ;Save absolute value of denominator LACL NUMERA ABS * If divisor and dividend are aligned, division can start here. RPT #15 ;16 cycle division. Low accumulator contains the quotient and high accumulator contains the DENOM SUBC ; remainder at the end of the loop. BIT TEMSGN,0 ;Test sign of quotient. RETCD NTC Return if sign positive, else continue. Store quotient and remainder during delayed SACL QUOT ;return. SACH REM #0 LACL ; If sign negative, negate quotient RETD ; and return SUB OUOT SACL OUOT

Example 7–17. Fractional Division Using SUBC

<pre>* This rou * this div * greater * calling * * The 16-b * is zeroe *</pre>	tine imp ision ro than the routine it divid d. The d	elements fra utine, the absolute v must check and is plac livisor is is	ctional division with the SUBC instruction. For absolute value of the denominator must be alue of the numerator. In addition, the to verify that the divisor does not equal 0. ed in the high accumulator, and the low accumulator n data memory.
DENOM	.set	60h	
NUMERA	.set	61h	
OUOT	.set	62h	
REM	.set	63h	
TEMSGN *	.set	64h	
FRACDIV	LDP	# 0	
*	LT	NUMERA	;Determine sign of quotient.
	MPY	DENOM	
	SPH	TEMSGN	
	LACL	DENOM	
	ABS		;Make denominator and numerator positive.
	SACL	DENOM	· •
	LACC ABS	NUMERA,16	;Load high accumulator, zero low accumulator.
*			
* If divis *	or and d	lividend are	aligned, division can start here.
	RPT SUBC	#15 DENOM	;16-cycle division. Low accumulator contains ;the quotient and high accumulator contains the ;remainder at the end of the loop.
*	D.T.M		mark sime of markings
	BIT	TEMSGN, U	Test sign of quotient.
	RETCD	NTC	Return if sign positive, else continue.
	SACL	QUUT DEM	Store quotient and remainder during delayed
*	SACH	REM	;return.
	LACL	# 0	; If sign negative, negate quotient
	RETD		;and return
	SUB	QUOT	
	SACL	QUOT	

7.9 Floating-Point Arithmetic

To implement floating-point arithmetic on the 'C5x, operands must be converted to fixed point for arithmetic operations and then converted back to floating point. Conversion to floating-point notation is performed by normalizing the input data.

To multiply two floating-point numbers, the mantissas are multiplied and the exponents added. The resulting mantissa must be renormalized. Floating-point addition or subtraction requires shifting the mantissa so that the exponents of the two operands match. The difference between the exponents is used to left-shift the lower power operand before adding. Then, the output of the add must be renormalized.

The 'C5x instructions used in floating-point operations are NORM, SATL, SATH, and XC. NORM may be used to convert fixed-point numbers to floating-point. SATL in combination with SATH provides a two-cycle 0–31-bit right shift. XC helps avoid extra cycles caused by branch instructions.

Example 7–18 and Example 7–19 show how to implement floating-point arithmetic on 'C5x devices. Floating-point numbers are generally represented by mantissa and exponent values. Single-precision IEEE floating-point numbers are represented by a 24-bit mantissa, an 8-bit exponent, and a sign bit. In order to simplify the routines, a format slightly different from the IEEE format is used. Four words are occupied by each floating-point number. One sign word, one word for exponent, and two words for mantissa are reserved in memory as described in the code below.

Example 7–18. Floating-Point Addition Using SATL and SATH

```
.title 'Floating Point Addition Algorithm'
        FL_ADD
   .def
THIS SUBROUTINE ADDS TWO FLOATING-POINT NUMBERS PRODUCING
   A NORMALIZED FLOATING-POINT PRODUCT. THE FORMAT OF FLOATING-
   POINT NUMBERS IS SPECIFIED BELOW.
   INPUT / OUTPUT FORMAT
   ALL 0 OR 1
                  SIGN WORD
               *
      16 BITS
                  EXPONENT
*
*
*
   101
        15 BITS
                  HIGH PART OF MANTISSA
*
*
*
       16 BITS
                  LOW PART OF MANTISSA
  Key C5x Instructions:
```

```
*
*
    SAMM
            save the accumulator contents in a memory-mapped
*
       register
*
    LACB
            accumulator is loaded with contents of accumulator
*
       buffer
*
    SACB
            contents of accumulator are copied in accumulator
       buffer
*
*
    SATL
           accumulator is barrel-shifted right by the value
*
        specified in the 4 LSBs of TREG1
*
            accumulator is barrel-shifted right by 16 bits
    SATH
*
        if bit 4 of TREG1 is a one.
*
           store immediate long constant in data memory
    SPLK
*
    CPL compare long immediate value (or DBMR) with data
*
        memory
*
        TC=1 if two values are same
*
        TC=0 otherwise
*
TREG1
       .set
                0dh
ASIGN
        .set
                60h
                            ;Sign, exponent, high and low part of mantissa
AEXP
        .set
                61h
                            ; of input number A
AHI
                62h
        .set
ALO
        .set
                63h
                64h
BSIGN
                            ;Sign, exponent, high and low part of mantissa
        .set
BEXP
        .set
                65h
                            ; of input number B
BHI
        .set
                66h
BLO
        .set
                67h
                68h
                            ;Sign, exponent, high and low part of mantissa
CSIGN
        .set
CEXP
        .set
                69h
                            ; of the resulting floating point number C
CHI
        .set
                6Ah
CLO
        .set
                6Bh
DIFFEXP.set
                6Ch
    .text
                #0
                            ;Initialization
FL ADD LDP
        SETC
                SXM
                            ;Set sign extension mode
                *,ARO
                            ;ARP <- ARO
        MAR
        LAR
                AR0,#0
                            ;AR0 is used by NORM instruction
CMPEXP LACL
                BLO
                            ;Load low Acc with BLO
                            ;Add BHI to high Acc
        ADD
                BHI,16
        SACB
                            ;AccB = BHIBLO
        LACC
                AEXP
                            ;Acc = AEXP=BEXP
        SUB
                BEXP
                            ;Save the difference
        SACL
                DIFFEXP
                            ;If |A| == |B|
;If |A| < |B|
        BCND
                AEQB, EQ
        BCND
                ALTB, LT
AGTB
        LACC
                DIFFEXP
                            ; If |A| > |B|
        SAMM
                            ;Load TREGI with # of right shifts reqd.
                TREG1
        SUB
                #32
        BCND
                AGRT32,GEQ ; If difference > 32
        LACB
                            ;Acc = BHIBLO
        SATL
        SATH
                            ;Right justify BHIBLO
                            ;Store the result back in AccB
        SACB
AEQB
        LACC
                ASIGN
                            ;Copy sign and exponent values of
        SACL
                CSIGN
                            ;A in C (i.e. the result)
        LACC
                AEXP
        SACL
                CEXP
CHKSGN LACC
                ASIGN
                            ;Acc=ASIGN-BSIGN
        SUB
                BSIGN
                            ;Clear TC flag
        CLRC
                TC
                1,LT
                            ;If A<0 and B>0
        XC
         SETC
                TC
                            ;Set TC flag
        BCNDD
                ADNOW, EQ
                            ; If both A and B have same sign
        LACL
                ALO
```

	ADD SBB XC NEG BCND XC SPLK XC ABS BD SACH SACL	AHI,16 1,TC CZERO,EQ 2,LT #0FFFFH,CSIGN 1,LT NORMAL CHI CLO	;Acc = AHIALO ;Acc=A=B ;If A<0 and B>0 ;then Acc=B=A ;If A=B == 0 ;If A=B < 0 ; then CSIGN=-1 ;If A=B < 0 ; then CSIGN=0 ; then Acc= $ A=B $;delayed branch ;Save the result
CZERO	LACL SACL SACL RETD SACL SACL	#0 CEXP CSIGN CHI CLO	<pre>;If A-B == 0 ;then result is zero ;Make sign positive ;Return delayed ;Clear CHICLO</pre>
ADNOW	ADDB BCNDD SACH SACL BCND	OVFLOW, OV CHI CLO CZERO, EQ	;If signs are same ;then add two numbers ;Save it in CHICLO ;If CHICLO is zero, goto CZERO
NORMAL	CPL NOP XC LAR XC LAR XC LACC ADDS CLRC XC SBRK SFR SFR SFR SFR SFR RPT NORM	#0,CHI 2,TC CLO,16 AR0,#16 2,NTC CHI,16 CLO SXM 2,LT 1 SXM #13 *+	<pre>;Compare CHI with 0 ;Dead cycle for XC ;If CHI is 0 ;then normalize only the CLO part ;AR0 has exponent value ;If CHI != 0 ;Acc=CHICLO ;Disable sign extension mode ;If MSB of CLO is 1 ;then shift right once ;and decrement exponent. ;Enable sign extension mode ;Repeat 14 times ;Normalize</pre>
OUTPUT	SACH SACL LACC SAR RETD SUB SACL	CHI CLO CEXP ARO,CEXP CEXP CEXP	;Store high part ;Store low part of the result ;Save exponent ;Return delayed ;CEXP=CEXP-AR0
OVFLOW	CLRC SFR SACH SACL LACC ADD SACL	SXM CHI CLO CEXP #1 CEXP	;Disable sign extension mode ;Shift Acc right ;Save the result ;Increment exponent by one ;Save it
ALTB	LACC SACL LACC SACL LACC NEG SAMM SUB BCND LACL ADD SATL	BSIGN CSIGN BEXP CEXP DIFFEXP TREG1 #32 BGRT32,GEQ ALO AHI,16	<pre>;Copy sign of B in C ;Copy exponent of B in C ;since A-B < 0 here ;No. of shifts reqd. for right-justification ;difference in exponent >= 32 ;Acc=AHIALO</pre>

	SATH BD SACL SACH	CHKSGN ALO AHI	;Right-justify ALOAHI ;Jump back after next two instructions ;Save normalized value ;in ALO and AHI
BGRT32	LACC SACL RETD	BHI CHI	;If exponent of B > 32 ;then C <- B. ;Return after
	LACC SACL	BLO CLO	;saving CHI and CLO
AGRT32	LACC SACL LACC	AHI CHI ALO	; If exponent of A > 32 ; then C <- A.
	SACL LACC	CLO ASIGN	;Copy ALO to CLO
	SACL RETD	CSIGN	;Copy ASIGN to CSIGN ;Return after
	LACC SACL	AEXP CEXP	;copying AEXP to CEXP

Example 7–19. Floating-Point Multiplication Using BSAR

.title 'Floating Point Multiplication Routine'

THIS SUBROUTINE MULTIPLIES TWO FLOATING-POINT NUMBERS PRODUCING A NORMALIZED FLOATING-POINT PRODUCT. THE FORMAT OF FLOATING- POINT NUMBERS IS SPECIFIED BELOW.				
INPU ====	T / OUI ======	PUT FORM	AT ==	
A	LL 0 OF	1	SIGN WORD	
<u> </u>	16 BITS		EXPONENT	
0	15 BI	TS I	HIGH PART OF MANTISSA	
	16 BITS	; 1	LOW PART OF MANTISSA	
NOTE EITH	THAT E Er be f	VEN IF T OSITIVE	HE PRODUCT IS ZERO, SIGN OF THE PRODUCT MAY OR NEGATIVE DEPENDING ON THE INPUTS.	
Key BSAR CLRC	C5x Ins 1-1 res	truction 6 bit rig et contro	s: ght barrel arithmetic shift in one cycle ol bit	
BD h	set oranch or one	control after exe two-word	DIT ecuting next two one-word instructions instruction	
GN IP	set set set set	60h 61h 62h 63h	;Sign, exponent, high and low parts of mantissa ;of input number A	
GN P	.set .set .set .set	64h 65h 66h 67h	;Sign, exponent, high and low parts of mantissa ;of input number B	
GN P	.set .set	68h 69h	;Sign, exponent, high and low parts of mantissa ;of the resulting floating point number C	

CHI	.set	6ah 6bb	
CHO		0211	
.te	ext		
MULT	LDP	#0	
	MAR	*,AR0	;ARP <- ARO
	LAR	AR0,#0	Reset exponent counter
	SPM	0	No left shift of P register
	LACC	AEXP	•
	ADD	BEXP	
	SACL	CEXP	;CEXP = AEXP + BEXP
	CLRC	SXM	; for barrel shift, disable sign extension
	LT	ALO	T = ALO
	MPYU	BHI	; P = ALO*BHI
	LTP	AHI	;Acc=ALO*BHI, T=AHI
	MPYU	BLO	;P=AHI*BLO
	MPYA	BHI	;Acc=ALO*BHI + AHI*BLO, P=AHI*BHI
	BSAR	16	Retain upper 16 bits plus 1 additional
	APAC		; bit due to zero MSBs of BLO & ALO
	BCND	NZERO, NEQ	;If the product is not zero
	SACH	CHI	;If the product is zero
	BD	SIGN	;then clear CHI,CLO and CEXP
	SACL	CLO	;and jump to SIGN
	SACL	CEXP	
NZERO	SFL		;Discard additional sign bit (Q63)
	NORM	*+	;Remove leading zero if any
	SACH	CHI	;Save product
	SACL	CLO	
	SETC	SXM	;Enable sign extension mode
	LACC	CEXP	
	SAR	AR0,CEXP	;CEXP<-AR0
	SUB	CEXP	
	SACL	CEXP	CEXP=CEXP-AR0
SIGN	LACL	ASIGN	; II signs are same then product is +ve
	RETD		Return after next two instructions
	XOR	BSIGN	;otherwise it is -ve.
	SACL	CSIGN	

7.10 Application-Oriented Operations

7.10.1 Modem Application

Digital signal processors are especially appropriate for modem applications. The 'C5x devices with their enhanced instruction set and reduced instruction cycle time are particularly effective in implementing encoding and decoding algorithms. Features like circular addressing, repeat block, and single-cycle barrel shift reduce the execution time of such routines.

Example 7–20 implements a differential and convolutional encoder for a 9600bit/s V.32 modem. This encoder uses trellis coding with 32 carrier states. The data stream to be transmitted is divided into groups of four consecutive data bits. The first two bits in time Q1_n and Q2_n in each group are differentially encoded into Y1_n and Y2_n according to the following equations:

 $Y1_{n} = Q1_{n} \oplus Y1_{n-1}$ $Y2_{n} = (Q1_{n} \bullet Y1_{n-1}) \oplus Y2_{n-1} \oplus Q2_{n}$

This is done by a subroutine called DIFF. The two differentially encoded bits Y1n and Y2n are used as inputs to a convolutional encoder subroutine EN-CODE, which generates a redundant bit Y0n. These five bits are packed into a single word by the PACK subroutine.

Example 7–20. V.32 Encoder Using Accumulator Buffer

.title 'Convolutional Encoding for a V.32 Modem' .mmregs STATMEM ;(60h - 62h) Delay States S1,S2,S3 60h .set INPUT 64h ;(64h - 67h) Four input bits .set 68h ;(68h - 69h) Past values of Y1 and Y2 YPAST .set .set ;Y0, the redundant bit OUTPUT 63h ;Temporary storage for current input word LOCATE .set 6ah ;Input buffer (4 bits packed per word) PCKD IP .set 1000h PCKD OP 2000h ;Output buffer (5 bits packed per word) .set COUNT 50 ;# of input data words .set .text AR1, #PCKD_IP INIT LAR AR2, #PCKD_OP LAR ;COUNT contains # of input words LAR AR3, #COUNT-1 LDP #0 START MAR *,AR1 *+,0,AR0 LACC SACL LOCATE ;Temporary storage for current input word LAR AR0,#INPUT+3 LACL #3 ;Loop 4 times BRCR SAMM LACL #1 SAMM DBMR ;Load DBMR with the mask for LSB UNPACK LACC LOCATE ;Acc = packed input bits RPTB LOOP1-1;for I=0,I<=3,I++

Software Applications

	SACL APL SFR	* *	;Save it ;Mask off all bits except LSB ;Shift right to get next bit
LOOP1			,
	CALL CALL	DIFF ENCODE	;Call differential encoder ;Call convolutional encoder
PACK	LAR LACL SAMM	AR0,#INPUT #3 BBCB	;Loop 4 times only
	LACC	*+	;Get first bit (MSB)
	RPTB	LOOP2-1	;for I=0,I<=2,I++
	SFL ADD NOP	*+	;make space by left-shifting once ;Pack next bit by left-shifting other
LOOP2			
	MAR SACT.	*,AR2	;ARP \leftarrow AR2 ;Save it in packed form
	BANZ RET	START	;Loop if COUNT is not zero ;Return
; This su	broutine	differentially	encodes Qln and Q2n (INPUT
; buffer)	accordi	ing to previous	output values Y1n-1 and
; Y2n-1 (; previou	YPAST bu s Qln ar	iffer). The resu nd Q2n.	llting values Yln and Y2n overwrite
DIFF	LACC	YPAST	;Acc=Y1n-1
	AND	INPUT INPUT	$\frac{1}{2}$
	XOR	INPUT+1 VDAST+1	$(QIn \in IIn-I)$ xor $Q2n$ $(QIn \in VIn-I)$ xor $O2n$ xor $V2n-I$
	SACL	INPUT+1	(QIN & IIN-I) XOI QZN XOI IZN-I
	SACL	YPAST+1	;Save Y2n
	LACC	TNDUT	Oln vor Vin-1
	RETD	INFUI	Delaved return
	SACL	INPUT	Save Yin
	SACL	YPAST	;save Y1n-1
; This su ; taking ; located	broutine Yln and in STAT	e generates a re Y2n as input. T MEM buffer.	dundant bit Y0n by convolutional encoding, Three delay states S1, S2 and S3 are
ENCODE	LACC	STATMEM	
	SACL	OUTPUT	;YO <- S1
	LACC	INPUT+1 STATNEM+1	V) VOT C)
	SACB	DIAIMENTI	Save in AccB
	LACC	OUTPUT	
	AND	INPUT	;YO & Y1
	XORB		;(Y0 & Y1) xor (Y2 xor S2)
	SACL	STATMEM	;Save it in Sl
	ANDR	OUTPUT	$\cdot \mathbf{Y} \in (\mathbf{Y} 2 \times \mathbf{r} \times \mathbf{S}^2)$
	SACB		,10 u (12 x01 02)
	LACC	INPUT	
	XOR	INPUT+1	;Y1 xor Y2
	XOR	STATMEM+2	;(Y1 xor Y2) xor S3
	AURB	CONTRACT 1	;((11 XOT Y2) XOT S3) XOT (Y0 & (Y2 XOT S2))
	RETD	STATMENTI	Jupuale 52 Delaved return
	LACC	OUTPUT	/berajea recarn
	SACL	STATMEM+2	;Update S3

7.10.2 Adaptive Filtering

There are many practical applications of adaptive FIR/IIR filtering; one example is in the adapting or updating of coefficients. This can become computationally expensive and time-consuming. The MPYA, ZALR, and RPTB instructions on the 'C5x can reduce execution time.

A means of adapting the coefficients on the 'C5x is the least-mean-square algorithm given by the following equation:

 $b_k (i + 1) = b_k (i) + 2Be(i)x(i - k)$

```
where e (i) = x (i) - y (i)
and
y(i) = \sum_{k=0}^{N-1} b_k x(i - k)
```

Quantization errors in the updated coefficients can be minimized if the result is obtained by rounding rather than truncating. For each coefficient in the filter at a given point in time, the factor 2*B*e(i) is a constant. This factor can then be computed once and stored in the T register for each of the updates.

MPYA and ZALR instructions help in reducing the number of instructions in the main adaptation loop. Furthermore, the RPTB (repeat block) instruction allows the block of instructions to be repeated without any penalty for looping.

Example 7–21 shows a routine that implements a 128-tap FIR filter and an LMS adaptation of its coefficients. The single-access internal RAM of the 'C50/C51 can be mapped in both the program and data spaces at the same time by setting OVLY and RAM control flags to 1. This feature can be used to advantage by locating the coefficients table in single-access internal RAM so that it can be accessed by MACD and MPY instructions without modifying RAM configuration. Note that the MACD instruction requires one of its oper-ands to be in program space.

If the address of the coefficient table is to be determined in runtime, load the BMAR (block move address register) with the address computed dynamically and replace the instruction

```
MACD COEFFP,*--
by
MADD *--
```

Example 7–21. Adaptive FIR Filter Using RPT and RPTB

```
.title 'Adaptive Filter'
        .def
               ADPFIR
        .def
               X,Y
        .mmregs
* This 128-tap adaptive FIR filter uses on-chip memory block B0 for
* coefficients and block B1 for data samples. The newest input should
* be in memory location X when called. The output will be in memory location Y
* when returned.
* OVLY =1 , RAM =1 when this routine is called.
                02000h
COEFFP .set
                               ; Program memory address of the coeff. in S/A RAM
                               ;Data memory address of the coeff. in S/A RAM
COEFFD .set
                02000h
    For TMS320C51, COEFFD is 0800h instead of 02000h
ONE
        .set
                7Ah
                               ;Constant one.
                                                           (DP=0).
                               ;Adaptation constant.
                                                           (DP=0).
BETA
        .set
                7Bh
                                                           (DP=0).
        .set
                7Ch
ERR
                               ;Signal error.
                7Dh
                                                           (DP=0).
ERRF
                               ;Error function.
        .set
                               ;Filter output.
                                                           (DP=0).
Y
        .set
                7Eh
                               ;Newest data sample.
                037Fh
х
        .set
FRSTAP .set
                0380h
                               ;Next newest data sample.
LASTAP .set
                03FFh
                               ;Oldest data sample.
* Finite impulse response (FIR) filter.
                               ;Clear P register.
ADPFIR ZPR
                #1,14
                               ;Load output rounding bit.
        LACC
        MAR
                *,AR3
        LAR
                AR3,#LASTAP
                               ;Point to oldest sample.
FIR
        RPT
                #127
        MACD
               COEFFP.*-
                               ;128-tap FIR filter.
        APAC
        SACH
                               ;Store the filter output.
                Y,1
        NEG
                               ; Acc = -y(n)
                AR3,#X
       T.AR
        ADD
                *,15
                               ;Add the newest input sample.
        SACH
               ERR,1
                               ; err(n) = x(n) - y(n)
                               ;Include newest sample
        DMOV
                *
  LMS Adaption of Filter Coefficients.
       \mathbf{LT}
               ERR
                               ;T = err
       MPY
                               ;P = beta*err(i)
                BETA
                               ;errf(i) = beta * err(i)
        PAC
               ONE,14
        ADD
                               ;Round the results.
        SACH
               ERRF,1
                               ;Save errf(i)
       LACC
                #126
                               ;127 coefficients to update
        SAMM
                BRCR
                                in the loop.
       LAR
                AR2,#COEFFD
                               ;Point to the coefficients.
       LAR
                               ; Point to the data samples.
               AR3, #LASTAP
                ERRF
       T.T
       MPY
                *-, AR2
                               P = 2*beta*err(i)*x(i-255)
       RPTB
                               ;For I=0,I<=126,I++
               LOOP-1
ADAPT
                *,AR3
                               ;Load ACCH with ak(i).
        ZALR
        MPYA
                *-, AR2
                               P = 2*beta*err(i)*x(i-k-1)
                Acc = ak(i) + 2*beta*err(i)*x(i-k)
*
        SACH
                *+
                               ;Store ak(i+1)
LOOP
        ZALR
                *, AR3
                               ;Finally update last coeff. a0(i)
       RETD
                               ;Delayed return
                               ;Acc = a0(i) + 2*beta*err(i)*x(i)
        APAC
        SACH
                *+
                               ;Save a0(i+1)
```
7.10.3 IIR Filters

Infinite impulse response (IIR) filters are widely used in digital signal processing applications. The transfer function of an IIR filter is given by:

$$H(z) = \frac{b_0 + b_1 z^{-1} + ... + b_M z^{-M}}{1 + a_1 z^{-1} + ... + a_N z^{-N}} = \frac{Y(z)}{X(z)}$$

Figure 7-5 shows a block diagram of an Nth order direct-form II IIR filter:

Figure 7–5. Nth Order Direct-Form Type II IIR Filter



In the time domain, an Nth order IIR filter is represented by the following two difference equations:

at time interval n:

x(n) is the current input sample

y(n) is the output of the IIR filter

$$d(n) = x(n) - d(n-1)a_1 - ... - d(n-N+1)a_{N-1}$$

$$y(n) = d(n)b_0 + d(n-1)b_1 + ... + d(n-N+1)b_{N-1}$$

The two equations above can easily be implemented on the 'C5x by using multiply-accumulate instructions (MAC, MACD, MADS, MADD). Note that the second equation would also require a data-move operation to update the state variable sequence d(n). Example 7–22 implements an Nth order IIR filter using single-instruction repeat (RPT) and multiply-accumulate (MAC, MACD) instructions.

Example 7–22. Using RPT and MACD

.title "Nth Order IIR Type II Filter" .mmregs

```
*
  This routine implements an N-th order type II IIR filter.
*
      d(n) = x(n) - d(n-1)a1 - d(n-2)a2 + \dots - d(n-N+1)aN-1
*
     y(n) = d(n)b0 + (dn-1)b1 + ... + d(n-N+1)bN-1
* Memory Requirement:
    State variables (low to high data memory):
+
*
      d(n) d(n-1) \dots d(n-N+1)
    Coefficient (low to high program memory):
 b(N-1) \ b(N-2) \ \dots \ b(1) \ -a(N-1) \ -a(N-2) \ \dots \ -a(1) \ -a(0)
*
*
*
 Entry Conditions:
     AR0 \rightarrow Input
AR1 \rightarrow d(n-N+1)
*
     AR2 -> Output
*
     COEFFA \rightarrow -a(N-1)
     COEFFB \rightarrow b(N-1)
*
     ARP = AR0
IIR_N:
                             Clear P register;Get Q15 input
         ZPR
                  *,15,AR1
        LACC
                  #(N-2)
                               ;for i=1,i<=N-1,++i
        RPT
         AC
                  COEFFB, *-; Acc+=-a(N-i))*d(n-N+i)
        APAC
                               ;Final accumulation
        SACH
                  *,1
                               ;Save d(n)
        ADRK
                  N-1
                               ;AR1 \rightarrow d(n-N+1)
                               ;for i=1,i<=N,++i
        RPTZ
                  #(N-1)
         MACD
                  COEFFA, *-; Acc+=b(N-i)*d(n-N+i)
        LTA
                  *,AR2
                               ;Final accumulation
                               ;Save Yn
         SACH
                  *,1
```

Due to the recursive nature of an IIR filter, quantization of filter coefficients may cause significant variation from the desired frequency response. To avoid this problem, the desired filter transfer function can be broken up into lower order sections that are cascaded with each other. The following example shows an implementation of N cascaded second-order IIR sections (also called biquad sections). The filter coefficients and the state variables are stored in data memory. Note the use of LTD and MPYA instructions to perform multiply-accumulate and data-move operations.

Example 7–23. Using LTD and MPYA

```
.title "N Cascaded BiQuad IIR Filters"
     .mmregs
* This routine implements N cascaded blocks of biquad IIR
* canonic type II filters. Each biquad requires 3 data
* memory locations d(n),d(n-1),d(n-2), and 5 coefficients
* -a1,-a2,b0,b1,b2.
* For each block: d(n) = x(n)-d(n-1)a1-d(n-2)a2
                 y(n) = d(n)b0+d(n-1)b1+d(n-2)b2
* Coefficients Storage: (low to high data memory)
*
    -a2,-a1,b2,b1,b0, ...,-a2,-a1,b2,b1,b0
       1st biquad
                            Nth biguad
* State Variables: (low to high data memory)
    d(n), d(n-1), d(n-2), \ldots, d(n), d(n-1), d(n-2)
        Nth biguad
                             1st biguad
* Entry Conditions:
    AR1 \rightarrow d(n-2) of 1st biquad
    AR2 \rightarrow -a2 of 1st biguad
*
    AR3 -> input sample (Q15 number)
    AR4 -> output sample (Q15 number)
*
    DP = 0, PM = 0, ARP = 3
BIOUAD:
                   ; Setup variables
    ZPR
                  ; Clear P register
    LACC *,15,AR1 ; Get Q15 input
SPLK #2,INDX ; Setup index re
                  ; Setup index register
    SPLK #N-1, BRCR ; Setup count
                   ; Begin computation;
    RPTB ELOOP-1 ; repeat for N biquads
LOOP:
         *-, AR2
    LT
                 ; T = d(n-2)
    ; P = d(n-2)b2
                  ; Acc = 0
    LACL #0
    ELOOP:
    LTA *,AR4
                 ; Final accumulation
    SACH *,1
                 ; Save output in Q15 format
```

7.10.4 Dynamic Programming

Dynamic programming techniques are widely used in optimal search algorithms. Applications such as speech recognition, telecommunications, and robotics use dynamic programming algorithms. The 'C5x digital signal processors have an enhanced instruction set for efficient implementation of dynamic programming methods.

Most real-time search algorithms use the basic dynamic programming principle that the final optimal path from the start state to the goal state always passes through an optimal path from the start state to an intermediate state. Identifying intermediate paths reduces a long, time-consuming search to the final goal. An integral part of any optimal search scheme based on the dynamic programming principle is the backtracking operation. The backtracking is necessary to retrace the optimal path when the goal state is reached.

Example 7–24 shows an implementation of the backtracking algorithm in which the path history consists of four independent path traces for N time periods. This path history is stored in a circular buffer. After each back-tracking operation, the path history is updated by a search algorithm (not shown) for the next time period. The path history buffer is shown in Figure 7–6 for N equal to 4. Each group of four consecutive memory locations in the buffer corresponds to the expansion of the four paths by one node (or by one time period). Each element of a group corresponds to one of the four states in that time period. In addition, each element of a group points to an element in the previous time period that belongs to that path.

As an illustration of backtracking using the path history buffer shown in Figure 7–4, the element corresponding to state #0 at the current time period contains a 1. This points to the second element of the previous time period that contains a 0. In this way, beginning from the current time period and using pointers to step back in time, this path is traced back as 1-0-2-1. Note that this simplified backtracking approach is taken here to illustrate 'C5x programming techniques. Most real applications would require more complex backtracking algorithms.

Figure 7–6. Backtracking With Path History



Example 7–24. Backtracking Algorithm Using Circular Addressing

* Backtracking Example * This program back-tracks the optimal path expanded by * a dynamic programming algorithm. The path history * consists of four paths expanded N times. It is set up * as a circular buffer of length N*4. * Note that decrement type circular buffer is used. * The start and end address of the circular buffer are * initialized this way because of two reasons: * 1- to avoid skipping the end-address of circ buffer * 2- to ensure that wrap-around is complete before next * iteration. LAR AR0, #BUFFER ; get buffer address LMMR INDX, PATH ; get the selected path [0..3] SPLK #N-1, BRCR ;trace back N time periods * init. AR0 as pointer to circular buffer#1; length=N*4 words SPLK #BUFFER+(N-1)*4,CBSR1 #BUFFER-3,CBER1 SPLK SPLK #08h,CBCR * RPTB TLOOP-1 ;for i=0,i<N,i++ MAR *0+ ;offset by state# LACC *0--;get next pointer & reset to state#0 INDX SAMM ;save next state# SBRK ;decrement AR0 to avoid skipping CBER1 3 SBRK 1 ;now AR0 is correctly positioned 1 time TLOOP: ;period back (circular addressing)

7.11 Fast Fourier Transforms

Fourier transforms are an important tool often used in digital signal processing systems. The purpose of the transform is to convert information from the time domain to the frequency domain. The inverse Fourier transform converts information back to the time domain from the frequency domain. Computationally efficient implementations of the Fourier transforms are known as fast Fourier transforms (FFT).

The 'C5x reduces the execution time of all FFTs by virtue of its 50-ns instruction cycle time. Also, the bit-reversed addressing mode helps reduce execution time for radix-2 FFTs. As demonstrated in Figure 7–7 and Figure 7–8, the inputs or outputs of an FFT are not in sequential order. This scrambling of data locations is a direct result of the radix-2 FFT derivation. Observation of the figures and the relationship of the input and output addressing reveal that the address indexing is in bit-reversed order, as shown in Table 7–1. As a result, either the input data sequence or the output data sequence must be scrambled in association with the execution of the FFT. In Example 7–27, the input data is order.





Legend for twiddle factor: $W_0 = W_8^0 W_1 = W_8^1 W_2 = W_8^2 W_3 = W_8^3$



Figure 7–8. An In-Place DIT FFT With In-Order Inputs but Bit-Reversed Outputs

Table 7–1. Bit-Reversal Algorithm for an 8-Point Radix-2 DIT FFT

Index	Bit Pattern	Bit-Reversed Pattern	Bit-Reversed Index
0	000	000	0
1	001	100	4
2	010	010	2
3	011	110	6
4	100	001	1
5	101	101	5
6	110	011	3
7	111	111	7

The bit-reversed addressing mode is part of the indirect addressing implemented with the auxiliary registers and the associated arithmetic unit. In this mode, a value (index) contained in INDX is either added to or subtracted from the auxiliary register being pointed to by the ARP. However, the carry bit is not propagated in the forward direction; instead, it is propagated in the reverse direction. The result is a scrambling in the address access.

The procedure for generating the bit-reversed address sequence is to load INDX with a value corresponding to one-half the length of the FFT and to load another auxiliary register—for example, AR1—with the base address of the data array. However, implementations of FFTs involve complex arithmetic; as a result, two data memory locations (one real and one imaginary) are associated with each data sample. For ease of addressing, the samples are stored in workspace memory in pairs with the real part in the even address locations and the imaginary part in the odd address locations. This means that the offset from the base address for any given sample is twice the sample index. If the incoming data is in the following form:

then it is easily transferred into the data memory and stored in the scrambled order:

XR(0),XI(0),XR(4),XI(4),XR(2),XI(2),...XR(7),XI(7)

by loading INDX register with the size of FFT and by using bit-reversed addressing to save each input word.

The following list shows the contents of auxiliary register AR1 when INDX is initialized with a value of 8 and when the data is being transferred by the code that follows.

	M	SB													L	SB
INDX	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0 FOR 8-POINT FFT
AR1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0 BASE ADDRESS
	RI	PT		15												
	BI	LDI)	#I	NP	UT	,*	BR)+							
AR1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0 XR(0)
AR1	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0 XR (4)
AR1	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0 XR(2)
AR1	0	0	0	0	0	0	1	0	0	0	0	0	1	1	0	0 XR(6)
AR1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0 XR(1)
AR1	0	0	0	0	0	0	1	0	0	0	0	0	1	0	1	0 XR (5)
AR1	0	0	0	0	0	0	1	0	0	0	0	0	0	1	1	0 XR(3)
AR1	0	0	0	0	0	0	1	0	0	0	0	0	1	1	1	0 XR(7)
AR1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1 XI(0)
AR1	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	1 XI(4)
AR1	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	1 XI(2)
AR1	0	0	0	0	0	0	1	0	0	0	0	0	1	1	0	1 XI(6)
AR1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	1 XI(1)
AR1	0	0	0	0	0	0	1	0	0	0	0	0	1	0	1	1 XI (5)
AR1	0	0	0	0	0	0	1	0	0	0	0	0	0	1	1	1 XI(3)
AR1	0	0	0	0	0	0	1	0	0	0	0	0	1	1	1	1 XI(7)

This is shown in the FFT subroutine for 16 input samples.

Example 7–25. Macros for 16-Point DIT FFT

* FILE: c5cxrad2.mac —> macro file for radix 2 fft's based on 320c5x * COPYRIGHT TEXAS INSTRUMENTS INC. 1990 ******************************* * MACRO 'COMBO2X' FOR THE COMPLEX, RADIX-2 DIT FFT * ORGANIZATION OF THE INPUT DATA MEMORY: R1,I1,R2,I2,R3,I3,R4,I4 * THE MACRO 'COMBO2x' PERFORMS FOLLOWING CALCULATIONS: OUTPUT * R1 := [(R1+R2)+(R3+R4)]/4INPUT * R2 := [(R1-R2)+(I3-I4)]/4* R3 := [(R1+R2)-(R3+R4)]/4AR0 = 7* R4 := [(R1-R2)-(I3-I4)]/4AR1 -> R1,I1 AR1 - > R5, I5AR2 -> R2,12 AR2 - > R6, I6* Τ1 := [(I1+I2)+(I3+I4)]/4ARP-> AR3 -> R3, I3 ARP - > AR3 - > R7, I7 * I2 := [(I1-I2)-(R3-R4)]/4* I3 AR4 -> R4,I4 AR4 - > R8, I8:= [(I1+I2)-(I3+I4)]/4* I4 := [(I1-I2)+(R3-R4)]/4* For a 16-point Radix 2 complex FFT the Macro 'COMBO2x' has to be * repeated N/4 times (e.q. 4 times for a 16 point FFT). COMBO5x \$MACRO num ; REPEAT MACRO 'COMBO5x': N/4 times ; execute 'num' times 'COMBO5x' #:num:-1,BRCR SPLK * RPTB comboend ; ARP AR1 AR2 AR3 AR4 AR5 * *,14,AR4 ; ACC := (R3)/4LACC 4 R1 R2 R3 R4 T1 ; ACC := (R3-R4)/4 *,14,AR5 SUB 5 R1 R2 R3 R4 T1 SACH *+,1,AR4 ; T1 = (R3 - R4)/24 R1 R2 R4 т2 13 *+,15,AR5 ; ACC := (R3+R4)/4 ADD 5 R1 R2 R3 Τ4 Τ2 ; T2 SACH 2 R1 *,1,AR2 = (R3+R4)/2R2 R3 14 т2 ADD *,14,AR1; ACC := (R2+R3+R4)/41 R1 R2 R3 **I4** т2 *,14 ; ACC := (R1+R2+R3+R4)/4R3 ADD 1 R1 R2 14 т2 ; R1 SACH *+,0,AR5 := (R1+R2+R3+R4)/45 11 R2 R3 14 т2 ; ACC := (R1+R2-(R3+R4))/4т2 SUB *,16,AR3 3 11 R2 R3 14 ; R3 := (R1+R2-(R3+R4))/4SACH *+,0,AR5 5 I1 R2 т2 13 Τ4 ADD *,15,AR2 ; ACC := (R1+R2)/4 2 т1 R2 **I**3 Τ4 т2 ; ACC := (R1-R2)/4 SUB R2 13 *,15,AR3 3 11 **I4** т2 ; ACC := ((R1-R2)+(I3))/4*,14,AR4 ADD 4 11 R2 13 14 т2 ; ACC := ((R1-R2)+(I3-I4))/4SUB *,14,AR2 2 11 R2 13 14 т2 *+,0,AR4 4 SACH ; R2 := ((R1-R2)+(I3-I4))/411 12 13 14 т2 *-,15,AR3 ; ACC := ((R1-R2)+ I3+I4)/4 *,15,AR4 ; ACC := ((R1-R2)-(I3-I4))/4 *+,0,AR1 ; R4 := ((R1-R2)-(I3-I4))/4 ADD 3 11 12 т2 13 R4 SUB 4 11 12 13 R4 т2 SACH 11 1 12 13 14 т2 LACC *,14,AR2 ; ACC := (I1)/42 т2 11 12 13 14 SUB *,14,AR5 ; ACC := (I1-I2)/4 5 11 12 13 14 т2 SACH *,1,AR2 ; T2 := (I1-I2)/22 11 12 13 14 т2 *,15,AR3 ; ACC := ((I1+I2))/44 12 т2 ADD 11 13 14 *,14,AR4 ; ACC := ((11+12)+(13))/4ADD 4 11 12 13 14 т2 *,14,AR1 12 ADD ; ACC := ((11+12)+(13+14))/41 11 13 14 т2 3 SACH *0+,0,AR3 ; I1 := ((I1+I2)+(I3+I4))/4 R5 12 13 14 т2 SUB *,15,AR4 ; ACC := ((I1+I2)-(I3+I4))/44 R5 12 13 14 т2 *,15,AR3 SUB ; ACC := ((I1+I2)-(I3+I4))/43 R5 12 14 т2 **I**3 SACH *0+,0,AR5; I3 := ((I1+I2)-(I3+I4))/4 5 R5 12 R7 14 т2 LACC *-,15; ACC := (I1-I2)/45 R5 12 R7 14 т1

```
SUB
              *,15,AR2 ; ACC := ((I1-I2)-(R3-R4))/4
                                                  2 R5
                                                         т2
                                                            R7
                                                                14
                                                                    Τ1
       SACH
              *0+,0,AR5; 12 := ((11-12)-(R3-R4))/4 5 R5
                                                        R6
                                                            R7
                                                                14
                                                                    T1
              *,16,AR4 ; ACC := ((I1-I2)+(R3-R4))/4 4
       ADD
                                                     R5
                                                         R6
                                                            R7
                                                                т4
                                                                    TT 1
comboend:
       SACH
              *0+,0,AR3 ; I4 := ((I1-I2)+(R3-R4))/4 3 R5
                                                         R6
                                                            R7
                                                                R8
                                                                    т1
       MAR
              *,AR2
                       ; ARP=AR2
       SENDM
*
      ***
*
     MACRO 'ZEROI'
                    number of words : 10
+
        ARP=2 FOR INPUT AND OUTPUT
        AR2 -> QR,QI,QR+1,...
        AR3 -> PR, PI, PR+1,...
        CALCULATE Re[P+Q] AND Re[P-Q]
        OR' = (PR - OR)/2
        PR' = (PR+QR)/2
        PI'=(PI+QI)/2
        PI' = (PI - QI)/2
****
                          AR1 AR2 ARP
ZEROI
        $MACRO
               *,15,AR1 ; ACC := (1/2)(QR)
                                                  PR
                                                       QR
        LACC
                                                             1
                        ; ACC := (1/2)(PR+QR)
               *,15
                                                  PR
                                                       QR
        ADD
                                                             1
        SACH
               *+,0,AR2 ; PR := (1/2)(PR+QR)
                                                  PI
                                                       QR
                                                             2
        SUB
               *,16
                    ; ACC := (1/2)(PR+QR)-(QR)
                                                  ΡI
                                                       OR
                                                             2
        SACH
               *+
                        ; QR := (1/2)(PR-QR)
                                                  ΡI
                                                       QI
                                                             2
        LACC
               *,15,AR1 ; ACC := (1/2)(QI)
                                                  PI
                                                       QI
                                                             1
               *,15
                        ; ACC := (1/2)(PI+QI)
        ADD
                                                  ΡI
                                                       QI
                                                             1
                        ; PI := (1/2)(PI+QI)
; ACC := (1/2)(PI+QI)-(QI)
               *+,0,AR2
        SACH
                                                  PR+1 QI
                                                             2
        SUB
               *,16
                                                  PR+1 QI
                                                             2
               *+
                        ; QI := (1/2)(PI-QI)
        SACH
                                                  PR+1 QR+1
                                                             2
        SENDM
*********
*
     MACRO 'PBY21'
                    number of words: 12
*
        PR' = (PR+QI)/2
                         PI' = (PI-QR)/2
*
        QR' = (PR-QI)/2
                         QI' = (PI+QR)/2
*****
                AR1 AR2 ARP
PBY21
        $MACRO
               *+,15,AR5 ;
                                                  PR
                                                             5
        LACC
                                                       QI
                       ; TMP=QR
                                                             2
        SACH
               *,1,AR2
                                                  PR
                                                       OI
        LACC
               *,15,AR1 ; ACC := QI/2
                                                  PR
                                                       QI
                                                             1
                        ; ACC := (PR+QI)/2
               *,15
                                                  PR
                                                       QI
        ADD
                                                             1
        SACH
               *+,0,AR2
                        ; PR := (PR+QI)/2
                                                  PI
                                                       QI
                                                             2
                        ; ACC := (PR-QI)/2
        SUB
               *-,16
                                                  PI
                                                       QR
                                                             2
               *+,0,AR1 ; QR := (PR-QI)/2
                                                  PT
        SACH
                                                       QI
                                                             1
                        ; ACC := (PI)/2
                                                             5
        LACC
               *,15,AR5
                                                  PI
                                                       QI
                        ; ACC := (PI-QR)/2
               *,15,AR1
        SUB
                                                  ΡI
                                                       QI
                                                             1
        SACH
               *+,0,AR5
                        ; PI := (PI-QR)/2
                                                  PR+1 QI
                                                             5
               *,16,AR2 ; ACC := (PI+QR)/2
                                                  PR+1 QI
        ADD
                                                             2
        SACH
               *+
                        ; QI := (PI+QR)/2
                                                  PR+1 QI+1
                                                             2
        SENDM
    **
                                                                    ***
     MACRO 'PBY4J'
                    number of words: 16
     T=SIN(45)=COS(45)=W45
        PR' = PR + (W*QI + W*QR) = PR + W * QI + W * QR
                                                   (<- AR1)
```

QR' = PR - (W*QI + W*QR) = PR - W * QI - W * QR(<- AR2) PI'=PI + (W*QI - W*QR) = PI + W * QI - W * QR(<- AR1+1) QI' = PI - (W*QI - W*QR) = PI - W * QI + W * QR(<- AR1+2) ***** PBY4J \$MACRO ; TREG= W AR5 PREG AR1 AR2 ARP ; PREG= W*QR/2 W*QR/2 PR *+,AR5 MPY QI 5 ; TMP = W*QR/2W*OR/2 W*OR/2 PR SPH *,AR1 OI 1 LACC *,15,AR2; ACC = PR/2 W*QR/2 W*QR/2 PR OI 2 MPYS ; ACC = (PR-W*QR)/2W*QR/2 W*QI/2 PR QR 2 ; ACC = (PR-W*QI-W*QR)/2 W*QR/2 W*QI/2 PR *+,0,AR1 ; QR = (PR-W*QI-W*QR)/2 W*QR/2 W*QI/2 PR SPAC QR 2 SACH QI 1 ; ACC = (-PR-W*QI-W*QR)/2 W*QR/2 W*QI/2 PRSUB *,16 OI 1 ; ACC = (PR+W*QI+W*QR)/2 W*QR/2 W*QI/2 PR ; QR = (PR+W*QI+W*QR)/2 W*QR/2 W*QI/2 PI NEG QI 1 SACH *+ OI 1 ; LACC *,15,AR5; ACC = (PI)/2 W*OR/2 W*OI/2 PI QI 5 ; ACC = (PI-W*QI)/2W*QR/2 SPAC ----PI QI 5 ADD *,16,AR2; ACC = (PI-W*QI+W*QR)/2 PI QI 2 ---SACH *+,0,AR1 ; QI = (PI-W*QI+W*QR)/2_ -PI QR1 1 ; ACCU= (-PI-W*QI+W*QR)/2 SUB *,16 -PI QR1 1 NEG ; ACCU= (PI+W*QI-W*QR)/2 PT QR1 1 SACH *+,0,AR2; PI = (PI+W*QI-W*QR)/2 PR1 QR1 2 \$ENDM MACRO 'P3BY4J' number of words: 16 ENTRANCE IN THE MACRO: ARP=AR2 AR1->PR,PI AR2->QR,QI TREG=W=COS(45)=SIN(45)PR'=PR + (W*QI - W*QR) = PR + W * QI - W * QR(<- AR1) QR' = PR - (W*QI - W*QR) = PR - W * QI + W * QR(<- AR2) PI'=PI - (W*QI + W*QR) = PI - W * QI - W * QR(<- AR1+1) QI' = PI + (W*QI + W*QR) = PI + W * QI + W * QR(< - AR1 + 2)EXIT OF THE MACRO: ARP=AR2 AR1->PR+1, PI+1 AR2->QR+1,QI+1 ** ; TREG= W P3RV4.T SMACRO AR5 PREG AR1 AR2 ARP ; PREG= W*QR/2 *+, AR5 MPY W*OR/2 PR OI 5 ; TMP = W*QR/2SPH *,AR1 W*QR/2 W*QR/2 PR QI 1 ; ACC = PR/2LACC *,15,AR2 W*QR/2 W*QR/2 PR QI 2 *__ ; ACC = (PR+W*QR)/2MPYA W*QR/2 W*QI/2 PR QR 2 ; ACC = (PR-W*QI+W*QR)/2 W*QR/2 W*QI/2 PR ; QR' = (PR-W*QI+W*QR)/2 W*QR/2 W*QI/2 PR SPAC QR 2 *+,0,AR1 SACH ÕI 1 ; ACC = (-PR-W*QI+W*QR)/2 W*QR/2 W*QI/2 PRSUB *,16 QI 1 ; ACC = (PR+W*QI-W*QR)/2 W*QR/2 W*QI/2 PRNEG QI 1 SACH *+ : PR' = (PR+W*OI-W*OR)/2 W*OR/2 W*OI/2 PIQI 1 ; LACC *,15,AR5 ; ACC = (PI)/2W*OR/2 W*OI/2 PI OI 5 ; ACC = (PI+W*QI)/2APAC W*QR/2 PI QI 5 _ ADD *,16,AR2 ; ACC = (PI+W*QI+W*QR)/2PI QI 2 -; QI' = (PI+W*QI+W*QR)/2SACH *0+,0,AR1 _ PI QR5 1 ; ACCU= (-PI+W*QI+W*QR)/2 SUB *,16 -_ PI QR5 1 ; ACCU= (PI-W*QI-W*QR)/2 *0+,0,AR2 ; PI' = (PI-W*QI-W*QR)/2 NEG PI OR5 -1 ----SACH 2 PR5 OR5 SENDM ; * ******** * MACRO 'stage3' number of words: 54 * *

```
stage3
         $macro num
         SPLK
               #:num:-1,BRCR ; execute 'num'-1 times 'stage3'
        LT
               cos45
        RPTB
               stage3e
        ZEROI
         PBY4J
        PBY2I
        P3BY4j
stage3e: .set
               $-1
         $ENDM
**************
                  MACRO:
          'BUTTFLYI'
                          general butterfly radix 2 for 320C5x
   THE MACRO 'BUTTFLYI' REQUIRES 18 WORDS
   Definition: ARP -> AR2
                          (input) ARP -> AR2
                                                  (output)
*
   Definition: AR1 -> QR
                          (input)
                                  AR1 -> QR+1
                                                  (output)
   Definition: AR2 -> PR
                          (input)
                                  AR2 -> PR+1
                                                  (output)
   Definition: AR3 -> Cxxx (input)
                                  AR3 -> Cxxx+1
                                                            ---> WR=cosine
                                                  (output)
                                                  (output) ---> WI=sine
   Definition: AR4 -> Sxxx (input)
                                  AR4 \rightarrow Sxxx+1
   Definition: AR5 -> temporary variable (unchanged)
  uses index register
        PR' = (PR+(QR*WR+QI*WI))/2
                                        WR=COS(W)
                                                    WI=SIN(W)
        PI' = (PI+(QI*WR-QR*WI))/2
        QR' = (PR-(QR*WR+QI*WI))/2
        \overline{QI'} = (PI-(QI*WR-QR*WI))/2
             *****
BUTTFLYI $MACRO
                                           (contents of register after exec.)
                                           TREG AR1 AR2
                                                         AR3 AR4 ARP
 RPTB
       btflyend
                 :
                 ;TREG:= OR
                                             QR PR
 LT
        *+,AR3
                                                     OI
                                                           С
                                                               s
                                                                   3
                 ;PREG:= QR*WR/2
                                                               s
                                                                   2
 MPY
        *, AR2
                                             OR PR
                                                     QI
                                                           С
                 ;ACC := QR*WR/2
                                                           С
 LTP
        *-, AR4
                                             QI PR
                                                     QR
                                                               S
                                                                   4
 MPY
        *, AR3
                 :PREG:= OI*WI/2
                                             ÕI PR
                                                           С
                                                     OR
                                                               S
                                                                   3
 MPYA
       *+,AR2
                 ;ACC := (QR*WR+QI*WI)/2
                                             QR PR
                                                     QR
                                                           C+1 S
                                                                   2
                  PREG:= QI*WR
;
  LT
        *, AR5
                 ; TREG = QR
                                             OR PR
                                                     OR
                                                           C+1 S
                                                                   5
  SACH
       *,1,AR1
                 ;H0 := (QR*WR+QI*WI)
                                             OR PR
                                                     QR
                                                           C+1 S
                                                                   1
  ADD
        *,15
                 ;ACC := (PR+(QR*WR+QI*WI))/2 QR PR
                                                     OR
                                                           C+1 S
                                                                   1
                                                          C+1 S
       *+,0,AR5
                 ;PR := (PR+(QR*WR+QI*WI))/2 QR PI
                                                     QR
  SACH
                                                                  5
                 ;ACC := (PR-(QR*WR+QI*WI))/2 QR PI
  SUB
        *,16,AR2
                                                     QR
                                                           C+1 S
                                                                   2
  SACH
       *+,0,AR1
                 ;QR := (PR-(QR*WR+QI*WI))/2 QR PI
                                                     QI
                                                           C+1 S
                                                                   1
  LACC
        *,15,AR4
                 ;ACC := PI /PREG=QI*WR
                                             QI PI
                                                     QI
                                                          C+1 S
 MPYS
       *+,AR2
                 ;PREG:= QR*WI/2
                                                           C+1 S+1 2
                                             QI PI
                                                     QI
                 ;ACC := (PI-QI*WR)/2
  APAC
                 ;ACC := (PI-(QI*WR-QR*WI))/2 QI PI
                                                           C+1 S+1 2
                                                     OI
                 ;QI := (PI-(QI*WR-QR*WI))/2 QI PI
  SACH
       *+,0,AR1
                                                     OR+1
                                                          C+1 S+1 1
 NEG
                 ;ACC :=(-PI+(QI*WR-QR*WI))/2 QI PI
                                                     QR+1
                                                          C+1 S+1 1
                 ;ACC := (PI+(QI*WR-QR*WI))/2 QI PI
                                                          C+1 S+1 1
 ADD
       *,16
                                                     QR+1
btflyend:
  SACH
       *+,0,AR2 ;PI := (PI+(QI*WR-QR*WI))/2 QI PR+1 QR+1 C+1 S+1 2
  SENDM
; end of file
```

Example 7–26. Initialization Routine

```
*
   file: INIT-FFT.ASM
*
*
   Initialized variables
            .bss
                    NN,1
                                     ;number of fft-points
            .bss
                    NN2, 1
                                     ;2*N-1
            .bss
                    DATAADD,1
                                     ;START ADDRESS OF DATA
                    cos45,1
            .bss
                    sin4,1
            .bss
                                     ;start of sine in stage
                                                                   4
            .bss
                    cos4,1
                                     ;start of cosine in stage
                                                                   4
*
   Temp variables
            .bss
                    TEMP,2
                                     ;used for temporary numbers
*
                    "vectors"
            .sect
            в
                    INIT, *, ARO
            .sect
                    "init"
TABINIT:
            .word
                    N, N-1, 2*N-1, DATA
                    5A82h
            .word
                                     ;\cos(45)=\sin(45)
            .word
                    TWID, TWID+4
TABEND:
            .set
                    Ś
                                     ;use only B2 and mmregs for direct addressing ;no shift from PREG to ALU
INIT:
                    #0
            LDP
            SPM
                    0
                                     ;disable overflowmode
            CLRC
                    OVM
            SETC
                    SXM
                                     ;enable sign extension mode
            SPLK
                    #pmstmask,PMST :ndx=trm=1
  INIT Block B2
*
            LAR
                    AR0,#NN
                                     ;arp is already pointing to ar0
            LACC
                    #TABINIT
            RPT
                    #TABEND-TABINIT
            TBLR
                    *+
*
  INIT TWIDDLE FACTORS
            LAR
                    ARO, #TWID
                                     ;arp is already pointing to ar0
            LACC
                    #TWIDSTRT
            RPT
                    #TWIDLEN
            TBLR
                    *+
*
*
  EXECUTE THE FFT
                                     ;pointer to 2 temp register
            LAR
                    AR5,#TEMP
            CALL
                    FFT,*,AR3
                                     ;ARP=AR3 FOR MACRO COMBO
WAIT
            RET
                                     ;Return
```

Example 7–27. 16-Point Radix-2 Complex FFT

```
"c5cx0016.asm"
        .file
        .title
                   "0016 point DIT Radix-2, Complex FFT"
         .width
                   120
N
         .set
                   16
                        ; NUMBER OF POINTS FOR FFT
         .mmregs
pmstmask .set
                   0110b ; ndx=trm=1
      16 - POINT COMPLEX, RADIX-2 DIF FFT WITH THE TMS320C5x / LOOPED CODE
*
                                                                         ٠
* THE PROGRAM IS BASED ON THE BOOK 'DIGITAL SIGNAL PROCESSING APPLICATIONS'
*
 FROM TEXAS INSTRUMENTS P. 69. IT IS OPTIMIZED FOR THE TMS320C5x INCLUDING
*
 BIT REVERSAL ADDRESSING MODE.
٠
     USED REGISTERS: INDX,AR1,AR2,AR3,AR4,AR5,ACCU,PREG,TREG0, PMST, BRCR
                    2 Stacklevel, Block B2 for temp variables
٠
    PROGRAM MEMORY: 164 WORDS ('END' - 'FFT') WITHOUT INITIALIZATION
*
    COEFFICIENTS :
                      16 BITS (Q15 Format) SCALING:
                                                      1/2^4
                                                        ADD: 240H -
    PROGRAM SEQUENCE:0.
                         INITIALIZATION FOR FFT/COEFF
                                                                    20BH *
                                                                    23FH *
*
                                                        ADD: 220H -
                     1.
                         INPUT NEW DATA INTO 'INPUT'
                     2.
                         CALL SUBROUTINE FFT
                                                        ADD: 600H -
                                                                    6A3H *
*
                     2.1. BITREVERSAL FROM INPUT TO DATA
                                                       ADD: 200H -
                                                                    21FH *
                     2.2. FFT WITH WORK SPACE DATA
                                                        ADD: 200H -
                                                                    21FH *
*
                     3.
                         OUTPUT THE RESULTS FROM DATA
                                                        ADD: 200H -
                                                                    21FH
*
*
    INPUT DATA AT ADDRESS 0220h-023fh:
*
    THE DATA IS STORED IN 'INPUT' AS THE SEQUENCE: X(0),X(1),...,X(15)
*
                                                 Y(0), Y(1), \ldots, Y(15)
*
*
    OUTPUT DATA AT ADDRESS 0200h-021fh:
*
*
    THE DATA IS STORED IN 'DATA' AS THE SEQUENCE:
    X(0), Y(0), X(1), Y(1), \ldots, X(15), Y(15)
*
**
                                              ******
*
*
    THIS PROGRAM INCLUDES FOLLOWING FILE:
*
    THE FILE 'TWIDDLES.Q15' CONSISTS OF TWIDDLE FACTORS IN Q15 FORMAT
    THE FILE 'C5CXRAD2.MAC' macro files
THE FILE 'INIT-FFT.ASM' for initialization
*
*
**
    +
           .include
                     C5CXRAD2.MAC
           .def
                     TWIDLEN, FFTLEN, TEMP, WAIT, cos45
          .def
                     INIT, FFT, TWIDSTRT, TWIDEND
                     STAGE1, STAGE3, STAGE4, INPUT, DATA, TWID
          .def
           .sect
                     "twiddles"
; table of twiddle factors for the FFT
TWIDSTRT
          .set
                 $
          .include
                     twiddles.q15
TWIDEND
          .set
                 $
TWIDLEN
          .set
                     TWIDEND-TWIDSTRT
INPUT
                     "input",N*2
                                   ; input data array
          .usect
                     "data",N*2
DATA
                                   ;working data array
          .usect
                     "twid",N*2
                                   ;reserve space for twiddles
TWID
          .usect
          .include
                     init-fft.asm
```

.sect "fftprogram" * FFT CODE WITH BIT-REVERSED INPUT SAMPLES / ARP=AR3 . FFT: LAR AR3, DATAADD ;TRANSFER 32 WORDS FROM 'input' to 'data' LACC NN SAMM ;indexregister=7 INDX RPT NN2 :N TIMES BLDD #INPUT,*BR0+ ٠ FFT CODE for STAGES 1 and 2 STAGE1: **#7,INDX** ; indexregister = 7 SPLK AR1, DATAADD ; pointer to DATA r1, i1 LAR ; pointer to DATA + 2 r2, i2 LAR AR2, #DATA+2 AR3, #DATA+4 LAR ; pointer to DATA + 4 r3, i3 ; pointer to DATA + 6 r4, i4 LAR AR4, #DATA+6 COMBO5X 4 ;repeat 4 times * FFT CODE FOR STAGE 3 / ARP=AR2 STAGE3: SPLK #9,INDX ; index register = 9 ARI, DATAADD ;ar1 -> DATA LAR ;ar2 -> DATA+8 LAR AR2,#DATA+8 stage3 2 ;repeat 2 times FFT CODE FOR STAGE 4 / ARP=ARP * #1,INDX STAGE4: SPLK ; index register = 1 AR1, DATAADD LAR AR2,#DATA+16 LAR LAR AR3, cos4 ;start of cosine in stage 4 LAR ;start of sine in stage AR4,sin4 4 SPLK #6,BRCR ;execute ZEROI ZEROI BUTTFLYI ;execute 7 times BUTTFLYI RET END: .set END-FFT+1 FFTLEN .set .end

Appendix A

Electrical Specifications

This appendix contains data sheet information on the TMS320C5x digital signal processors family, including the following devices:

- TMS320C50
- TMS320C51
- TMS320C53

Figure A–1 shows the pinout of the 'C5x devices in a 132-pin quad flat pack; the pin assignments are given in Table A–1. This appendix also contains the electrical characteristics of the 'C5x devices and the mechanical data of the 132-pin quad flat pack.

Topic

Page

É	000000000000000000000000000000000000000	1000 CONTRACTOR 1000	0.00000000	Construction of the local distances of the lo
	/	f		/
	l	١	L	١
	1	3	2	
		(
	V			
		l	Į	1
	8	C	e	n
	C)	l	
		C		D
	h	1	t	l
	1	(ľ	
	2		ļ	t
	n	C	C	
	C	h	Ĵ	r
		8		
	a	I	C	•
				000000000000000000000000000000000000000
		3	ľ	
	D	C	1	5
);		a	l
	a	ļ	ľ	9
	l	2		
	1		3	
	1	1	C	3
			× L ×	
		ţ	8	
		C	Ĵ)(
3		5	8	
			t	
		3		C
			C	
		n		r
		C		
		000000000000000000000000000000000000000	ć	
			ľ	
		l		
			(
		1	j	
		n		
			Ć	
)	
		Ì	Ï	
		(p	
)	
			e	
	000000000000000000000000000000000000000		ľ	000000000000000000000000000000000000000
			č	
			3	
			l	
	•		Ï	
			Ì	
			Ç	000000. TOXO00
			Ì	
			C	
			,	
		•	(
)	000000000000000000000000000000000000000
			l	
			ì	
			(
			j	
			Î	
			t	
		•	l	
			C	
)	
			ŗ	
			l	
	00.0000000			
	1000			
		000000000000000000000000000000000000000		
	0.0000	0.00000	8	
	1	9		
	A	A		
			ŀ	ŀ
			I.	Ľ
	2	Î		
	7	C	7	2
	7)	ľ	2

A.1 Pinout and Signal Descriptions

Figure A-1. TMS320C5x Pinout



[†] See Pin Assignments, Table A–1 (page A-3) for location and description of all pins. The 'C50, 'C51, and 'C53 are packaged in 132-pin plastic QFP in production. See Figure A–20 for mechanical data. Note: NC = No connect. (These pins are reserved.)

Table A–1. TMS320C5x Pin Assignments

Pin	Name	Туре	Description
1	TAQ	O/Z	Instruction Acquisition
2	TRST	1	JTAG Test Reset
3	V _{SS}	Supply	Ground
4	V _{SS}	Supply	Ground
5	MP/MC	I	Microprocessor/Microcomputer
6	D15 (MSB)	1/0/Z	Parallel Data Port, High-Byte (8 pins)
7	D14	1/0/Z	
8	D13	1/O/Z	
9	D12	I/O/Z	
10	D11	I/O/Z	
11	D10	1/0/Z	
12	D9	I/O/Z	
13	D8	I/O/Z	
14	V _{DD}	Supply	+5 V
15	V _{DD}	Supply	+5 V
16	NC [†]		Reserved
17	NC [†]		Reserved
18	NC†		Reserved
19	NC†		Reserved
20	V _{SS}	Supply	Ground
21	V _{SS}	Supply	Ground
22	NC†		Reserved
23	D7	I/O/Z	Parallel Data Port, Low-Byte (8 pins)
24	D6	I/O/Z	
25	D5	I/O/Z	
26	D4	I/O/Z	
27	D3	I/O/Z	
28	D2	I/O/Z	
29	D1	I/O/Z	
30	D0 (LSB)	I/O/Z	
31	TMS	I	JTAG Test Mode
32	V _{DD}	Supply	+5 V
33	V _{DD}	Supply	+5 V
34	ТСК	1	JTAG Test Clock

Table A-1.	TMS320C5x Pin Assignments	(Continued)
------------	---------------------------	-------------

Pin	Name	Туре	Description
35	V _{SS}	Supply	Ground
36	V _{SS}	Supply	Ground
37	NC†		Reserved
38	INT1	I	Interrupt #1
39	INT2	1	Interrupt #2
40	INT3	1	Interrupt #3
41	INT4	Ι	Interrupt #4
42	NMI	I	Nonmaskable Interrupt
43	DR	I	Serial Port 1 Data Receive
44	TDR	I	Serial Port 2 Data Receive
45	FSR	I	Serial Port 1 Receiver Frame Sync
46	CLKR	1	Serial Port 1 Receiver Clock
47	V _{DD}	Supply	+5 V
48	V _{DD}	Supply	+5 V
49	NCt		Reserved
50	NCt		Reserved
51	NC†		Reserved
52	NCt		Reserved
53	V _{SS}	Supply	Ground
54	V _{SS}	Supply	Ground
55	A0 (LSB)	1/O/Z	Parallel Port Address Bus
56	A1	1/O/Z	(10 pins)
57	A2	I/O/Z	
58	A3	I/O/Z	
59	A4	I/O/Z	
60	A5	I/O/Z	
61	A6	I/O/Z	
62	A7	I/O/Z	
63	A8	1/O/Z	
64	A9	1/0/Z	
65	V _{DD}	Supply	+5 V
66	V _{DD}	Supply	+5 V
67	TDI	1	JTAG Scan Input

68 V _{SS} Supply Ground 69 V _{SS} Supply Ground 70 NC ⁺ Reserved 71 CLKMD1 I Clock Mode Pin 1 72 A10 I/O/Z Parallel Port Address Bus 73 A11 I/O/Z (6 pins) 74 A12 I/O/Z (6 pins) 76 A14 I/O/Z (7 Reserved 77 A15 I/O/Z (7 Reserved 78 NC ⁺ Reserved (8 pins) 79 NC ⁺ Reserved (8 pins) 80 V _{DD} Supply +5 V 81 V _{DD} Supply +5 V 82 RD O/Z Read Enable 83 WE O/Z Reserved 84 NC ⁺ Reserved 85 NC ⁺ Reserved 86 V _{SS} Supply Ground 87 V _{SS} Supply Ground <th>Pin</th> <th>Name</th> <th>Туре</th> <th>Description</th>	Pin	Name	Туре	Description
69 V _{SS} Supply Ground 70 NC ¹ Reserved 71 CLKMD1 I Clock Mode Pin 1 72 A10 I/O/Z Parallel Port Address Bus 73 A11 I/O/Z Parallel Port Address Bus 73 A11 I/O/Z (6 pins) 74 A12 I/O/Z (6 pins) 75 A13 I/O/Z (7 76 A14 I/O/Z (7 78 NC ⁺ Reserved (7 79 NC ⁺ Reserved (7 80 V _{DD} Supply +5 V 81 V _{DD} Supply +5 V 82 RD O/Z Read Enable 83 WE O/Z Write Enable 84 NC ⁺ Reserved 85 NC ⁺ Reserved 86 V _{SS} Supply Ground 88 NC ⁺ Reserved 89	68	V _{SS}	Supply	Ground
70 NC¹ Reserved 71 CLKMD1 I Clock Mode Pin 1 72 A10 I/O/Z Parallel Port Address Bus 73 Ai1 I/O/Z Parallel Port Address Bus 73 Ai1 I/O/Z (6 pins) 74 A12 I/O/Z (6 pins) 76 A14 I/O/Z (7) 76 A14 I/O/Z (7) 77 A15 I/O/Z (7) 78 NC1 Reserved (7) 79 NC1 Reserved (7) 80 VpD Supply +5 V 81 VpD Supply +5 V 81 VpD Supply Ground 83 WE O/Z Reserved 84 NC1 Reserved (7) 85 NC1 Reserved (7) 88 NC1 Reserved (7) 88 NC1 Reserved (7)	69	V _{SS}	Supply	Ground
71 CLKMD1 I Clock Mode Pin 1 72 A10 I/O/Z Parallel Port Address Bus 73 A11 I/O/Z Parallel Port Address Bus 74 A12 I/O/Z (6 pins) 76 A14 I/O/Z (6 pins) 76 A14 I/O/Z (7) 76 A14 I/O/Z (6 pins) 77 A15 I/O/Z (7) 78 NC ⁺ Reserved (7) 79 NC ⁺ Reserved (7) 80 V _{DD} Supply +5 V 81 V _{DD} Supply +5 V 81 V _{DD} Supply 45 V 83 WE O/Z Reat Enable 84 NC ⁺ Reserved (7) 86 V _{SS} Supply Ground 87 V _{SS} Supply Ground 88 NC ⁺ Reserved 90 IS O/Z	70	NCt		Reserved
72 A10 I/O/Z Parallel Port Address Bus 73 A11 I/O/Z (6 pins) 74 A12 I/O/Z (6 pins) 75 A13 I/O/Z (7) 76 A14 I/O/Z (7) 77 A15 I/O/Z (7) 78 NCt Reserved 80 V_DD Supply +5 V 81 V_DD Supply +5 V 81 V_DD Supply +5 V 82 RD O/Z Read Enable 83 WE O/Z Write Enable 84 NCt Reserved 85 NCt Reserved 86 V _{SS} Supply Ground 87 V _{SS} Supply Ground 88 NCt Reserved 89 DS O/Z Drogram Space Select 90 IS O/Z Program Space Select 91 PS	71	CLKMD1	I	Clock Mode Pin 1
73 A11 I/O/Z (6 pins) 74 A12 I/O/Z (6 pins) 75 A13 I/O/Z (75 76 A14 I/O/Z (76 77 A15 I/O/Z (77 78 NC ¹ Reserved 80 V _{DD} Supply +5 V 81 V _{DD} Supply +5 V 82 RD O/Z Read Enable 83 WE O/Z Write Enable 84 NC ¹ Reserved 85 NC ¹ Reserved 86 V _{SS} Supply Ground 87 V _{SS} Supply Ground 88 NC ¹ Reserved 88 NC ¹ Reserved 90 IS O/Z Data Space Select 90 IS O/Z Program Space Select 91 PS O/Z Program Space Select 92 R/W I/O/Z<	72	A10	I/O/Z	Parallel Port Address Bus
74 A12 I/O/Z 75 A13 I/O/Z 76 A14 I/O/Z 77 A15 I/O/Z 78 NC ⁺ Reserved 80 V _{DD} Supply +5 V 81 V _{DD} Supply +5 V 82 RD O/Z Read Enable 83 WE O/Z Reserved 84 NC ⁺ Reserved 85 NC ⁺ Reserved 86 V _{SS} Supply Ground 87 V _{SS} Supply Ground 87 V _{SS} Supply Ground 88 NC ⁺ Reserved 89 DS O/Z Data Space Select 90 IS O/Z Program Space Select 91 PS O/Z Program Space Select 92 R/W I/O/Z Bus Request 93 STRB I/O/Z Bus Request 94	73	A11	1/0/Z	(6 pins)
75 A13 I/O/Z 76 A14 I/O/Z 77 A15 I/O/Z 78 NCt Reserved 79 NCt Reserved 80 V _{DD} Supply +5 V 81 V _{DD} Supply +5 V 82 RD O/Z Read Enable 83 WE O/Z Write Enable 84 NCt Reserved 85 NCt Reserved 86 V _{SS} Supply Ground 87 V _{SS} Supply Ground 88 NCt Reserved Reserved 88 NCt Reserved Reserved 90 IS O/Z Data Space Select 91 PS O/Z Program Space Select 91 PS O/Z Program Space Select 92 R/W I/O/Z Read/Write 93 STRB I/O/Z Bus Request <td>74</td> <td>A12</td> <td>I/O/Z</td> <td></td>	74	A12	I/O/Z	
76 A14 I/O/Z 77 A15 I/O/Z 78 NCt Reserved 79 NCt Reserved 80 V _{DD} Supply +5 V 81 V _{DD} Supply +5 V 82 RD O/Z Read Enable 83 WE O/Z Write Enable 84 NCt Reserved 85 NCt Reserved 86 V _{SS} Supply Ground 87 V _{SS} Supply Ground 88 NCt Reserved 88 NCt Reserved 89 DS O/Z Data Space Select 90 IS O/Z Program Space Select 91 PS O/Z Read/Write 93 STRB I/O/Z Read/Write 93 STRB I/O/Z Bus Request 95 CLKIN2 I Divide-by-One Clock Input	75	A13	I/O/Z	
77 A15 I/O/Z 78 NCt Reserved 79 NCt Reserved 80 V _{DD} Supply +5 V 81 V _{DD} Supply +5 V 82 RD O/Z Read Enable 83 WE O/Z Write Enable 84 NCt Reserved 85 NCt Reserved 86 V _{SS} Supply Ground 87 V _{SS} Supply Ground 88 NCt Reserved 88 89 DS O/Z Data Space Select 90 IS O/Z Program Space Select 91 PS O/Z Program Space Select 92 R/W I/O/Z Read/Write 93 STRB I/O/Z Bus Request 95 CLKIN2 I Divide-by-One Clock Input 96 X2/CLKIN I Divide-by-Two Clock Input 97	76	A14	1/0/Z	
78 NCt Reserved 79 NCt Reserved 80 V _{DD} Supply +5 V 81 V _{DD} Supply +5 V 82 RD O/Z Read Enable 83 WE O/Z Write Enable 84 NCt Reserved 85 NCt Reserved 86 V _{SS} Supply Ground 87 V _{SS} Supply Ground 88 NCt Reserved 88 NCt Reserved 89 DS O/Z Data Space Select 90 IS O/Z Program Space Select 91 PS O/Z Program Space Select 93 STRB I/O/Z Read/Write 93 STRB I/O/Z Bus Request 94 BR I/O/Z Bus Request 95 CLKIN2 I Divide-by-Two Clock Input 96 X2/CLKIN	77	A15	1/0/Z	
79 NCt Reserved 80 V _{DD} Supply +5 V 81 V _{DD} Supply +5 V 82 RD O/Z Read Enable 83 WE O/Z Write Enable 84 NCt Reserved 85 NCt Reserved 86 V _{SS} Supply Ground 87 V _{SS} Supply Ground 88 NCt Reserved 89 DS O/Z Data Space Select 90 IS O/Z Program Space Select 91 PS O/Z Program Space Select 92 R/W I/O/Z Read/Write 93 STRB I/O/Z Bus Request 94 BR I/O/Z Bus Request 95 CLKIN2 I Divide-by-Two Clock Input 96 X2/CLKIN I Divide-by-Two Clock Input 97 X1 O Oscillator Output	78	NCt		Reserved
80 V_{DD} Supply $+5 \vee$ 81 V_{DD} Supply $+5 \vee$ 82RDO/ZRead Enable83WEO/ZWrite Enable84NCtReserved85NCtReserved86 V_{SS} SupplyGround87 V_{SS} SupplyGround88NCtReserved89DSO/ZData Space Select90ISO/ZProgram Space Select91PSO/ZProgram Space Select92R/WI/O/ZRead/Write93STRBI/O/ZExternal Parallel Access Active94BRI/O/ZBus Request95CLKIN2IDivide-by-One Clock Input96X2/CLKINIDivide-by-Two Clock Input97X1OOscillator Output98 V_{DD} Supply $+5 \vee$ 99 V_{DD} Supply $+5 \vee$ 100TDOO/ZJTAG Scan Output	79	NCt		Reserved
81 V _{DD} Supply +5 V 82 RD O/Z Read Enable 83 WE O/Z Write Enable 84 NCt Reserved 85 NCt Reserved 86 V _{SS} Supply Ground 87 V _{SS} Supply Ground 88 NCt Reserved 89 DS O/Z Data Space Select 90 IS O/Z Program Space Select 91 PS O/Z Program Space Select 92 R/W I/O/Z Read/Write 93 STRB I/O/Z Bus Request 94 BR I/O/Z Bus Request 95 CLKIN2 I Divide-by-Two Clock Input 96 X2/CLKIN I Divide-by-Two Clock Input 97 X1 O Oscillator Output 98 V _{DD} Supply 45 V 99 V _{DD} Supply	80	V _{DD}	Supply	+5 V
82RDO/ZRead Enable83WEO/ZWrite Enable84NCtReserved85NCtReserved86VssSupply87VssSupply88NCtReserved88NCtReserved89DSO/Z90ISO/Z91PSO/Z92R/WI/O/Z93STRBI/O/Z94BRI/O/Z95CLKIN2I96X2/CLKINI97X1O98VppSupply99VppSupply100TDOO/ZJTAG Scan Output	81	V _{DD}	Supply	+5 V
B3WE O/Z Write Enable84NCtReserved85NCtReserved86 V_{SS} Supply87 V_{SS} Supply88NCtReserved89DS O/Z 90IS O/Z 91PS O/Z 92 R/W $I/O/Z$ 93STRB $I/O/Z$ 94BR $I/O/Z$ 95CLKIN2I96X2/CLKINI97X1O98 V_{DD} 99 V_{DD} 90TDO O/Z 91JTAG Scan Output	82	RD	O/Z	Read Enable
84NCtReserved85NCtReserved86 V_{SS} Supply87 V_{SS} Supply87 V_{SS} Supply88NCtReserved89DSO/ZData Space Select90ISO/ZI/O Space Select91PSO/ZProgram Space Select92R/WI/O/ZRead/Write93STRBI/O/ZExternal Parallel Access Active94BRI/O/ZBus Request95CLKIN2IDivide-by-One Clock Input96X2/CLKINIDivide-by-Two Clock Input97X1OOscillator Output98 V_{DD} Supply $+5 V$ 99 V_{DD} Supply $+5 V$ 100TDOO/ZJTAG Scan Output	83	WE	O/Z	Write Enable
85NCtReserved86V _{SS} SupplyGround87V _{SS} SupplyGround88NCtReserved89DSO/ZData Space Select90ISO/ZI/O Space Select91PSO/ZProgram Space Select92R/WI/O/ZRead/Write93STRBI/O/ZExternal Parallel Access Active94BRI/O/ZBus Request95CLKIN2IDivide-by-One Clock Input96X2/CLKINIDivide-by-Two Clock Input97X1OOscillator Output98V _{DD} Supply+5 V99V _{DD} Supply+5 V100TDOO/ZJTAG Scan Output	84	NC†		Reserved
86V _{SS} SupplyGround87V _{SS} SupplyGround88NC ⁺ Reserved89DSO/ZData Space Select90ISO/ZI/O Space Select91PSO/ZProgram Space Select92R/WI/O/ZRead/Write93STRBI/O/ZExternal Parallel Access Active94BRI/O/ZBus Request95CLKIN2IDivide-by-One Clock Input96X2/CLKINIDivide-by-Two Clock Input97X1OOscillator Output98V _{DD} Supply+5 V100TDOO/ZJTAG Scan Output	85	NCt		Reserved
87V _{SS} SupplyGround88NCtReserved89DSO/ZData Space Select90ISO/ZI/O Space Select91PSO/ZProgram Space Select92R/WI/O/ZRead/Write93STRBI/O/ZExternal Parallel Access Active94BRI/O/ZBus Request95CLKIN2IDivide-by-One Clock Input96X2/CLKINIDivide-by-Two Clock Input97X1OOscillator Output98V _{DD} Supply+5 V100TDOO/ZJTAG Scan Output	86	V _{SS}	Supply	Ground
88NCtReserved89DSO/ZData Space Select90ISO/ZI/O Space Select91FSO/ZProgram Space Select92R/WI/O/ZRead/Write93STRBI/O/ZExternal Parallel Access Active94BRI/O/ZBus Request95CLKIN2IDivide-by-One Clock Input96X2/CLKINIDivide-by-Two Clock Input97X1OOscillator Output98VDDSupply+5 V99VDDSupply+5 V100TDOO/ZJTAG Scan Output	87	V _{SS}	Supply	Ground
89DSO/ZData Space Select90ISO/ZI/O Space Select91PSO/ZProgram Space Select92R/WI/O/ZRead/Write93STRBI/O/ZExternal Parallel Access Active94BRI/O/ZBus Request95CLKIN2IDivide-by-One Clock Input96X2/CLKINIDivide-by-Two Clock Input97X1OOscillator Output98VDDSupply+5 V99VDDSupply+5 V100TDOO/ZJTAG Scan Output	88	NCt		Reserved
90ISO/ZI/O Space Select91PSO/ZProgram Space Select92R/WI/O/ZRead/Write93STRBI/O/ZExternal Parallel Access Active94BRI/O/ZBus Request95CLKIN2IDivide-by-One Clock Input96X2/CLKINIDivide-by-Two Clock Input97X1OOscillator Output98VDDSupply+5 V99VDDSupply+5 V100TDOO/ZJTAG Scan Output	89	DS	O/Z	Data Space Select
91FSO/ZProgram Space Select92R/WI/O/ZRead/Write93STRBI/O/ZExternal Parallel Access Active94BRI/O/ZBus Request95CLKIN2IDivide-by-One Clock Input96X2/CLKINIDivide-by-Two Clock Input97X1OOscillator Output98VDDSupply+5 V99VDDSupply+5 V100TDOO/ZJTAG Scan Output	90	IS	O/Z	I/O Space Select
92R/WI/O/ZRead/Write93STRBI/O/ZExternal Parallel Access Active94BRI/O/ZBus Request95CLKIN2IDivide-by-One Clock Input96X2/CLKINIDivide-by-Two Clock Input97X1OOscillator Output98VDDSupply+5 V99VDDSupply+5 V100TDOO/ZJTAG Scan Output	91	PS	O/Z	Program Space Select
93STRBI/O/ZExternal Parallel Access Active94BRI/O/ZBus Request95CLKIN2IDivide-by-One Clock Input96X2/CLKINIDivide-by-Two Clock Input97X1OOscillator Output98VDDSupply+5 V99VDDSupply+5 V100TDOO/ZJTAG Scan Output	92	R/W	1/0/Z	Read/Write
94BRI/O/ZBus Request95CLKIN2IDivide-by-One Clock Input96X2/CLKINIDivide-by-Two Clock Input97X1OOscillator Output98VDDSupply+5 V99VDDSupply+5 V100TDOO/ZJTAG Scan Output	93	STRB	I/O/Z	External Parallel Access Active
95CLKIN2IDivide-by-One Clock Input96X2/CLKINIDivide-by-Two Clock Input97X1OOscillator Output98VDDSupply+5 V99VDDSupply+5 V100TDOO/ZJTAG Scan Output	94	BR	1/0/Z	Bus Request
96 X2/CLKIN I Divide-by-Two Clock Input 97 X1 O Oscillator Output 98 V _{DD} Supply +5 V 99 V _{DD} Supply +5 V 100 TDO O/Z JTAG Scan Output	95	CLKIN2	1	Divide-by-One Clock Input
97 X1 O Oscillator Output 98 V _{DD} Supply +5 V 99 V _{DD} Supply +5 V 100 TDO O/Z JTAG Scan Output	96	X2/CLKIN	1	Divide-by-Two Clock Input
98 V _{DD} Supply +5 V 99 V _{DD} Supply +5 V 100 TDO O/Z JTAG Scan Output	97	X1	0	Oscillator Output
99 V _{DD} Supply +5 V 100 TDO O/Z JTAG Scan Output	98	V _{DD}	Supply	+5 V
100 TDO O/Z JTAG Scan Output	99	V _{DD}	Supply	+5 V
	100	TDO	O/Z	JTAG Scan Output

 Table A–1.
 TMS320C5x Pin Assignments (Continued)

Table A-1. TMS320C5x Pins (Concluded)

Pin	Name	Туре	Description			
101	V _{SS}	Supply	Ground			
102	V _{SS}	Supply	Ground			
103	CLKMD2	1	Clock Mode Pin 2			
104	FSX	1/O/Z	Serial Port 1 Transmitter Frame Sync			
105	TFSX/TFRM	1/O/Z	Serial Port 2 Transmitter Frame Sync			
106	DX	O/Z	Serial Port 1 Transmitter Output			
107	TDX	O/Z	Serial Port 2 Transmitter Output			
108	HOLDA	O/Z	Hold Acknowledge			
109	XF	O/Z	External Flag			
110	CLKOUT1	O/Z	Machine Clock Output			
111	NC†		Reserved			
112	IACK	O/Z	Interrupt Acknowledge			
113	V _{DD}	Supply	+5 V			
114	V _{DD}	Supply	+5 V			
115	NCt		Reserved			
116	NC†		Reserved			
117	NC†		Reserved			
118	EMU0	1/O/Z	Emulator Interrupt 0			
119	EMU1/OFF	I/O/Z	Emulator Interrupt 1			
120	V _{SS}	Supply	Ground			
121	V _{SS}	Supply	Ground			
122	TOUT	O/Z	Timer Output			
123	TCLKX	I/O/Z	Serial Port 2 Transmitter Clock			
124	CLKX	1/O/Z	Serial Port 1 Transmitter Clock			
125	TFSR/TADD	1/O/Z	Serial Port 2 Receive Frame/Address			
126	TCLKR	I	Serial Port 2 Receiver Clock			
127	RS	1	Device Reset			
128	READY	1	External Access Ready to Complete			
129	HOLD	1	Request Access of Local Memory			
130	BIO	1	Bit I/O Pin			
131	V _{DD}	Supply	+5 V			
132	V _{DD}	Supply	+5 V			

A.2 Electrical Characteristics and Operating Conditions

Table A–2. Absolute Maximum Ratings Over Specified Temperature Range (Unless Otherwise Noted)†

Supply voltage range, V _{DD} ‡ –0.3 V to 7 V
Input voltage range
Output voltage range
Operating case temperature range
Storage temperature range
[†] Stresses beyond those listed under "Absolute Maximum Ratings" may cause damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" sections of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect reliability.
± All voltage values are with respect to Ver

[‡] All voltage values are with respect to V_{SS}.

Table A-3. Recommended Operating Conditions

Param	neter	Min	Nom	Max	Unit	
V _{DD}	Supply voltage		4.75	5	5.25	V
V _{SS}	Supply voltage		0		V	
VIH	High-level input voltage	CLKIN, CLKIN2	3.0		V _{DD} +0.3	V
		CLKX,CLKR, TCLKX, TCLKR	2.5		V _{DD} +0.3	
		All others	2.0		V _{DD} +0.3	
VIL	Low-level input voltage		-0.3		0.8	V
I _{OH}	High-level output current				-300†	μΑ
lol	Low-level output current			2	mA	
Т	Operating case temperature		0		85	°C

[†] This I_{OH} may be exceeded when using a 1-kΩ pull-down resistor on the TDM serial port TADD output, however, this output still meets V_{OH} specifications under these conditions.

Parameter		Test Conditions	Min	Typt	Max	Unit
V _{OH}	High-level output voltage §	I _{OH} =Max	2.4	3		V
VOL	Low-level output voltage §	I _{OL} =Max		0.3	0.6	V
Ιz	Three-state current	BR	-400	‡	20	μA
	(V _{DD} = Max)	All other three-state	-20	‡	20	
4	Input current	TRST pin (with internal pulldown)	-10	‡	800	μA
	(V _I =V _{SS} to V _{DD})	TMS, TCK, TDI pins (with internal pullups)	-400	‡	10	
		X2/CLKIN pin	-50	‡	+50	μΑ
		All other input-only pins	-10	‡	10	
IDDC	Supply current, core CPU	Operating T _A =25°C, V _{DD} =5.25 V, f _x =40.96 MHz		60		mA
IDDP	Supply current, pins	Operating T _A =25°C, V _{DD} =5.25 V, f _x =40.96 MHz		40		mA
I _{DD}	Supply current, standby	IDLE2, clocks shut off		5		μΑ
Ci	Input capacitance			15		рF
Co	Output capacitance			15		рF

Table A–4. Electrical Characteristics Over Specified Free-Air Temperature Range (Unless Otherwise Noted)

[†] All typical nominal values are at V_{DD} =5 V, T_A=25°C.

[‡] These values are not specified, pending detailed characterization.

§ All input and output voltage levels are TTL-compatible. Figure A-2 shows the test load circuit and Figure A-3 shows the voltage reference levels.

Figure A–2. Test Load Circuit



TTL output levels are driven to a minimum logic-high level of 2.4 volts and to a maximum logic-low level of 0.6 volt. Figure A–3 shows the TTL-level outputs.

Figure A-3. TTL-Level Outputs



- TTL-output transition times are specified as follows:
- □ For a high-to-low transition, the level at which the output is said to be no longer high is 2.0 volts, and the level at which the output is said to be low is 1.0 volt.
- □ For a *low-to-high transition*, the level at which the output is said to be no longer low is 1.0 volt, and the level at which the output is said to be high is 2.0 volts.

Figure A-4 shows the TTL-level inputs.

Figure A-4. TTL-Level Inputs



TTL-compatible input transition times are specified as follows:

- □ For a *high-to-low transition* on an input signal, the level at which the input is said to be no longer high is 2.0 volts, and the level at which the input is said to be low is 0.8 volt.
- ☐ For a *low-to-high transition* on an input signal, the level at which the input is said to be no longer low is 0.8 volt, and the level at which the input is said to be high is 2.0 volts.

A.3 Clock Characteristics and Timing

The 'C5x can use either its internal oscillator or an external frequency source for a clock. The clock mode is determined by the CLKMD1 (pin 71) and CLKMD2 (pin 103) clock mode pins. The following table outlines the selection of the clock mode by these pins.

CLKMD1	CLKMD2	Clock Source
1	0	External divide-by-one clock option.
0	1	Reserved for test purposes.
1	1	External divide-by-two option or internal divide-by-two clock option with an external crystal.
0	0	External divide-by-two option with the internal oscillator disabled.

A.3.1 Internal Divide-by-Two Clock Option With External Crystal

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN. The frequency of CLKOUT1 is one-half the crystal's oscillating frequency. The crystal should be in either fundamental or overtone operation and parallel resonant, with an effective series resistance of 30 ohms and a power dissipation of 1 mW; it should be specified at a load capacitance of 20 pF. Note that overtone crystals require an additional tuned-LC circuit. Figure A-4 shows an external crystal (fundamental frequency) connected to the on-chip oscillator.

Table A-5. Recommended Operating Conditions

Parameter		Min	Nom	Мах	Unit	
f _x	Input clock frequency	TMS320C5x-40	0†		40.96	MHz
	TMS320C5x-57 [‡]	0†		57.14	MHz	
C1, C2			10		pF	

[↑] This device utilizes a fully static design and therefore can operate with t_{c(Cl)} approaching ∞. The device is characterized at frequencies approaching 0 Hz but is tested at a minimum of 3.3 MHz to meet device test time requirements.

[‡] Other timings for the 57-MHz CLKIN devices are the same as those for the 40-MHz CLKIN devices, except where otherwise indicated.

Figure A-5. Internal Clock Option



A.3.2 External Divide-by-Two Clock Option

An external frequency source can be used by injecting the frequency directly into X2/CLKIN, with X1 left unconnected, CLKMD1 set high, and CLKMD2 set high. This external frequency is divided by two to generate the internal machine cycle.

The external frequency injected must conform to specifications listed in the timing requirements table.

Table A–6. Switching Characteristics Over Recommended Operating Conditions $(H = 0.5 t_{c(CO)})$

Parameter		Min	Тур	Max	Unit	
t _{c(CO)}	CLKOUT1 cycle time TMS320C5x-40 TMS320C5x-57 [‡]	TMS320C5x-40	48.8	2t _{c(CI)}	t	ns
		35	2t _{c(CI)}	†	ns	
td(CIH-C	O) CLKIN high to CLKOUT1 high/low		3	11	20	ns
t _{f(CO)}	CLKOUT1 fall time			5		ns
t _{r(CO)}	CLKOUT1 rise time			5		ns
tw(COL)	CLKOUT1 low pulse duration		H-2	н	H + 2	ns
tw(COH)	CLKOUT1 high pulse duration		H-2	Н	H + 2	ns

[†] This device utilizes a fully static design and therefore can operate with t_{c(Cl)} approaching ∞. The device is characterized at frequencies approaching 0 Hz but is tested at a minimum of 3.35 MHz to meet device test time requirements.

[‡] Other timings for the 57-MHz CLKIN devices are the same as those for the 40-MHz CLKIN devices, except where otherwise indicated.

Table A-7. Timing Requirements Ov	er Recommended Operating Conditions
$(H = 0.5 t_{c(CO)})$	

Parameter			Min	Max	Unit
	CLKIN cycle time	TMS320C5x-40	24.4	ş	ns
^L င(Cl)		TMS320C5x-57‡	17.5	ş	ns
t _{f(CI)}	CLKIN fall time †			5	ns
t _{r(CI)}	CLKIN rise time [†]			5	ns
	CLKIN low pulse duration	TMS320C5x-40	11	ş	ns
^L w(CIL)		TMS320C5x-57‡	8	9	ns
^t w(CIH)		TMS320C5x-40	11	9	ns
	CERINA high pulse duration	TMS320C5x-57‡	8	ş	ns

[†] Values derived from characterization data and not tested.

[‡] Other timings for the 57-MHz CLKIN devices are the same as those for the 40-MHz CLKIN devices, except where otherwise indicated.

[§] This device utilizes a fully static design and therefore can operate with t_{c(CI)} approaching ∞. The device is characterized at frequencies approaching 0 Hz, but is tested at a minimum of 6.7 MHz to meet device test time requirements.

Figure A-6. External Divide-by-Two Clock Timing



A.3.3 External Divide-by-One Clock Option

An external frequency source can be used by injecting the frequency directly into CLKIN2, with X1 left unconnected and X2 connected to V_{DD} . This external frequency is divided by one to generate the internal machine cycle. The divide-by-one option is used when the CLKMD1 pin is strapped high and CLKMD2 is strapped low.

The external frequency injected must conform to specifications listed in the timing requirements table.

Table A-8. Switching Characteristics	Over Recommended	Operating Conditions
$(H = 0.5 t_{c(CO)})$		

Paramete	r		Min	Тур	Max	Unit
		TMS320C5x-40	48.8	t _{c(CI)}	75 [§]	ns
ს(CO)	TMS320C5x-57 [‡]	35	t _{c(CI)}	75 [§]	ns	
td(CIH-CO)	CLKIN2 high to CLKOUT1 high		2	9	16	ns
t _{f(CO)}	CLKOUT1 fall time			5		ns
 t(со)	CLKOUT1 rise time			5		ns
tw(COL)	CLKOUT1 low pulse duration		H – 2	Н	H + 2	ns
t _{w(COH)}	CLKOUT1 high pulse duration		H – 2	Н	H + 2	ns
t _p	Transitory phase—PLL synchro- nized after CLKIN2 supplied		256 [¶]		1000†	cycles

[†] Values derived from characterization data and not tested.

* Other timings for the 57-MHz CLKIN devices are the same as those for the 40-MHz CLKIN devices, except where otherwise indicated.

[§] Clocks can be stopped only while the device executes IDLE2 when using the external divide-by-one clock option.

[¶] Values guaranteed by design and not tested.

Table A–9. Timing Requirements Over Recommended Operating Conditions $(H = 0.5 t_{c(CO)})$

Param	Parameter		Min	Мах	Unit
		TMS320C5x-40	48.8	75 [§]	ns
чс(Cl)		TMS320C5x-57 [‡]	35	75 [§]	ns
t _{f(CI)}	CLKIN2 fall time [†]			5	ns
t _{r(CI)}	CLKIN2 rise time [†]			5	ns
•	CLKIN2 low pulse duration	TMS320C5x-40	15	60	ns
w(CIL)		TMS320C5x-57 [‡]	11	64	ns
^t w(CIH)	CLKIN2 high pulse duration	TMS320C5x-40	15	60	ns
		TMS320C5x-57 [‡]	11	64	ns

[†] Values derived from characterization data and not tested.

* Other timings for the 57-MHz CLKIN devices are the same as those for the 40-MHz CLKIN devices, except where indicated otherwise.

[§] Clocks can be stopped only while the device executes IDLE2 when using the external divide-by-one clock option. Note that tp (the transitory phase) will occur when restarting clock from IDLE2 in this mode.

Figure A-7. External Divide-by-One Clock Timing



A.3.4 Memory and Parallel I/O Interface Read Timing

Table A-10. Switching Characteristics Over Recommended Operating Conditions $(H = 0.5t_{c(CO)})$

Paramet	er	Min	Max	Unit
t _{su(A)} R	Setup time, address valid before $\overline{\text{RD}}$ low †	H – 10 [¶]		ns
t _{h(A)R}	Hold time, address valid after \overline{RD} high †	01		ns
t _{w(RL)}	RD low pulse duration ^{‡#}	H-2	H + 2	ns
t _{w(RH)}	RD high pulse duration ^{‡#}	H-2		ns
t _{d(RW)}	Delay time, RD high to WE low	2H – 5		ns

[†] A15-A0,PS, DS, IS, and BR timings are all included in timings referenced as address.

* STRB and RD rising and falling edges track and are 0-4 and ± 2 ns, respectively, from CLKOUT1 edges on reads, following the cycle after reset, which is always 7 wait states; thus, tolerance of resulting pulsewidths is ± 2 ns, not ± 4 ns. See Appendix B.

Values derived from characterization data and are not tested.

¹ See Figure A-9 for address bus timing variation with load capacitance.

Table A-11. Timing Requirements Over Recommended Operating Conditions $(H = 0.5t_{c(CO)})$

Parameter		Min	Max	Unit	
t _{a(A)}		TMS320C5x-40		2H – 18 [†]	ns
	TMS320C5x-57 [‡]			2H – 15†	ns
t _{su(D)R}	Read data setup time before RD high		10		ns
t _{h(D)R}	Read data hold time after RD high		0		ns
t _{a(R)}	Read data access time after RD low			H – 10	ns

[†] See Figure A-9 for address bus timing variation with load capacitance.

[‡] Other timings for 57-MHz CLKIN devices are the same as for the 40-MHz devices, except where indicated otherwise.

A.3.5 Memory and Parallel I/O Interface Write Timing

Table A-12. Switching Characteristics Over Recommended Operating Conditions $(H = 0.5t_{c(CO)})$

Paramet	er	Min	Мах	Unit
t _{su(A)W}	Setup time, address valid before $\overline{\text{WE}}$ low †	H – 5 [#]		ns
t _{h(A)W}	Hold time, address valid after WE high [†]	H – 10#		ns
t _{w(WL)}	WE low pulse duration ^{‡¶}	2H – 2	2H + 2	ns
t _{w(WH)}	WE high pulse duration ^{‡¶}	2H – 2		ns
t _{d(WR)}	Delay time, WE high to RD low	2H 10		ns
t _{su(D)W}	Setup time, write data valid before WE high [‡]	2H – 20	2H ^{¶§}	ns
t _{h(D)W}	Hold time, write data valid after WE high [‡]	H – 5	H+10 [¶]	ns
t _{en(D)W}	Enable time, WE to data bus driven	-5¶		ns

[†] A15–A0,PS, DS, IS, R/W, and BR timings are all included in timings referenced as address.

⁺ STRB and WE edges are 0-4 ns from CLKOUT1 edges on writes. Rising and falling edges of these signals track each other; tolerance of resulting pulsewidths is ± 2 ns, not ± 4 ns. See Appendix B for logical device interface timings.
 ^{*} Values derived from characterization data and are not tested.

[§] This value holds true for zero or one wait state only.

See Figure A-9 for address bus timing variation with load capacitance.



Figure A-8. Memory and Parallel I/O Interface Read and Write Timing

Note: All timings are for 0 wait states. However, external writes always require two cycles to prevent external bus conflicts. The above diagram illustrates a one-cycle read and a two-cycle write and is not drawn to scale. All external writes immediately preceded by an external read or immediately followed by an external read require three machine cycles.

Figure A-9. Address Bus Timing Variation With Load Capacitance



A.3.6 Ready Timing for Externally Generated Wait States

Table A-13. Timing Requirements Over Recommended Operating Conditions

Parameter		Min	Max	Unit
t _{su(R-CO)}	READY setup time before CLKOUT1 rises	10		ns
th(CO-R)	READY hold time after CLKOUT1 rises	0		ns
t _{su(R)R}	READY setup time before RD falls	10		ns
t _{h(R)} R	READY hold time after RD falls	5		ns
t _{v(R)W}	READY valid after WE falls	H – 15		ns
t _{h(R)W}	READY hold after WE falls	H + 5		ns

Note: The external READY input is sampled only after the internal software wait states are completed.

Figure A–10. Ready Timing for Externally Generated Wait States During an External Read Cycle







A.3.7 Reset, Interrupt, and BIO Timings

Table A–14. Timing Requirements Over Recommended Operating Conditions $(H = 0.5t_{c(CO)})$

Parameter		Min	Мах	Unit
t _{su(IN)}	INT1-INT4, NMI, RS setup time before CLKOUT1 low [†]	15		ns
t _{h(IN)}	INT1-INT4, NMI, RS hold time after CLKOUT1 low [†]	0		ns
t _{w(INL)s}	INT1-INT4, NMI low pulse duration, synchronous	4H+15 [‡]		ns
t _{w(INH)s}	INT1-INT4, NMI high pulse duration, synchronous	2H+15 [‡]		ns
t _{w(INL)a}	INT1-INT4, NMI low pulse duration, asynchronous #	6H+15 [‡]		ns
t _{w(INH)a}	INT1-INT4, NMI high pulse duration, asynchronous #	4H+15 [‡]		ns
t _{su(R)}	RS set up time before X2/CLKIN low	10		ns
t _{w(RSL)}	RS low pulse duration	12H		ns
t _{d(EX)}	RS high to reset vector fetch	34H		ns
t _{w(BI)s}	BIO low pulse duration, synchronous	15		ns
t _{w(BI)a}	BIO low pulse duration, asynchronous #	H+15		ns
t _{su(BI)}	BIO setup before CLKOUT1 low	15		ns
t _{h(BI)}	BIO hold time after CLKOUT1 low	0		ns

[†] These parameters must be met to use the synchronous timings. Both reset and the interrupts can operate asynchronously. The pulse widths require an extra half-cycle to guarantee internal synchronization.

[‡] If in IDLE2, add 4H to these timings.

Values derived from characterization data and are not tested.



A.3.8 Instruction Acquisition (IAQ), Interrupt Acknowledge (IACK), External

Flag (XF), and TOUT Timings

Table A-15.Switching Characteristics Over Recommended Operating Conditions $(H = 0.5t_{c(CO)})$

Parameter		Min	Мах	Unit
t _{su(A)IAQ}	Setup time, address valid before TAQ low [†]	H – 12 [¶]		ns
t _{h(A)IAQ}	Hold time, address valid after TAQ low	H –10 [¶]		ns
tw(IAQL)	TAQ low pulse duration	H – 10 [¶]		ns
t _{d(TOUT)}	Delay time, CLKOUT1 falling to TOUT	-6	6	ns
t _{su(A)} IACK	Setup time, address valid before IACK low ‡	H – 12 [¶]		ns
t _{h(A)IACK}	Hold time, address valid after IACK high ‡	H – 10 [¶]		ns
tw(IACKL)	TACK low pulse duration	H – 10 [¶]		ns
tw(TOUT)	TOUT pulse width	2H – 12		ns
t _{d(XF)}	Delay time, XF valid after CLKOUT1	0	12	ns

[†] IAQ goes low during an instruction acquisition. It goes low only on the first cycle of the read when wait states are used. The falling edge should be used to latch the valid address. The AVIS bit in the PMST register must be set to zero for the address to be valid when the instruction being addressed resides in on-chip memory.

IACK goes low during the fetch of the first word of the interrupt vector. It goes low only on the first cycle of the read when wait states are used. Address pins A1 – A4 can be decoded at the falling edge to identify the interrupt being acknowledged. The AVIS bit in the PMST register must be set to zero for the address to be valid when the vectors reside in on-chip memory.

[¶] Valid only if the external address reflects the current instruction activity (that is, code is executing on chip with no external bus cycles and AVIS is on or code is executing off-chip).



Figure A-13. TAQ, TACK, and XF Timings Example With Two External Wait States

Note: IAQ and IACK are not affected by wait states.

A.3.9 External DMA Timing

Table A-16.Switching Characteristics Over Recommended Operating Conditions $(H = 0.5t_{c(CO)})$

Parameter		Min	Мах	Unit
t _{d(H-HA)}	Delay time, HOLD low to HOLDA low	4H	§	ns
td(HH-HA)	Delay time, HOLD high before HOLDA high	2H		ns
t _{z(M-HA)}	Address three-state before HOLDA low [†]	H – 15 [¶]		ns
t _{en(HA-M)}	Enable time, HOLDA high to address driven	H – 5¶		ns
t _{d(B-I)}	Delay time, XBR low to TAQ low	4H [¶]	6H [¶]	ns
t _{d(BH–I)}	Delay time, XBR high to IAQ high	2H [¶]	4H [¶]	ns
t _{d(D)XR}	Delay time, read data valid after XSTRB low		40	ns
t _{h(D)XR}	Read data hold time after XSTRB high	0		ns
t _{en(I-D)}	Enable time, IAQ low to read data driven ‡	0¶	2H [¶]	ns
t _{z(W)}	XR/W low to data three-state	01	15 [¶]	ns
t _{z(I-D)}	TAQ high to data three-state		Н	ns
t _{en(D)} RW	Enable time, data from XR/W going high		4	ns

[†] This parameter includes all memory control lines.

[‡] This parameter refers to the delay between the time the condition ($\overline{IAQ} = 0$ and XR/W = 1) is satisfied and the time that the 'C5x data lines become valid.

§ HOLD is not acknowledged until current external access request is complete.

[¶] Values derived from characterization data and are not tested.

Note: X preceding a name refers to external drive of the signal.

Table A–17. Timing Requirements Over Recommended Operating Conditions

Parameter		Min	Max	Unit
t _{d(HAB)}	Delay time, HOLDA low to XBR low [†]	0¶		ns
t _{d(I-XS)}	Delay time, IAQ low to XSTRB low [†]	0¶		ns
t _{su(XA)}	Setup time, Xaddress valid before XSTRB low	15		ns
t _{su(XD)} w	Setup time, Xdata valid before XSTRB low	15		ns
t _{h(WD)W}	Hold time, Xdata hold after XSTRB low	15		ns
t _{h(XA)W}	Hold time, Write Xaddress hold after XSTRB low	15		ns
t _{w(XSL)}	Width XSTRB low pulse	45		ns
t _{w(XSH)}	Width XSTRB high pulse	45		ns
t _{su(XS)} RW	Setup time, R/W valid before XSTRB low	20		ns
t _{h(XA)} R	Hold time, read Xaddress after XSTRB high	0		ns

[†] XBR, XR/W, and XSTRB lines should be pulled up with a 10-kΩ resistor to assure that they are in an inactive high state during the transition period between the TMS320C5x driving them and the external circuit driving them.

[¶] Values derived from characterization data and are not tested.

Note: X preceding a name refers to external drive of the signal.



Figure A–14. External DMA Timing
A.3.10 Serial Port Receive Timing

Table A–18.Timing Requirements Over Recommended Operating Conditions $(H = 0.5t_{c(CO)})$

Paramete	Pr	Min	Мах	Unit
t _{c(SCK)}	Serial port clock cycle time	5.2H	‡	ns
t _{f(SCK)}	Serial port clock fall time		8 [¶]	ns
t _{r(SCK)}	Serial port clock rise time		8 [¶]	ns
tw(SCK)	Serial port clock low/high pulse duration	2.1H		ns
t _{su(FS)}	FSR setup time before CLKR falling edge	10		ns
t _{h(FS)}	FSR hold time after CLKR falling edge	10		ns
t _{su(DR)}	DR setup time before CLKR falling edge	10		ns
t _{h(DR)}	DR hold time after CLKR falling edge	10		ns

[‡] The serial port design is fully static and therefore can operate with t_{c(SCK)} approaching ∞. It is characterized approaching an input frequency of 0 Hz but tested at a much higher frequency to minimize test time.

[¶] Values derived from characterization data and are not tested.

Figure A–15. Serial Port Receive Timing



A.3.11 Serial Port Transmit Timing of External Clocks and External Frames (see Note)

Table A–19. Switching Characteristics Over Recommended Operating Conditions $(S = 0.5t_{c(SCK)})$

Parameter		Min	Max	Unit
t _{d(DX)}	Delay time, DX valid after CLKX rising		25	ns
t _{dis(DX)}	Disable time, DX after CLKX rising		40	ns
t _{h(DX)}	Hold time, DX valid after CLKX rising	-5		

Table A–20.	. Timing Requirements Over Recommended	Operating Conditions
	$(H = 0.5t_{c(CO)})$	

Paramete	ər	Min	Max	Unit
t _{c(SCK)}	Serial port clock cycle time	5.2H	‡	ns
tr(SCK)	Serial port clock fall time		8 [¶]	ns
t _{r(SCK)}	Serial port clock rise time		8 [¶]	ns
tw(SCK)	Serial port clock low/high pulse duration	2.1H		ns
t _{d(FS)}	FSX delay time after CLKX rising edge		2H8	ns
t _{h(FS)}	FSX hold time after CLKX falling edge	10		ns
t _{h(FS)H}	FSX hold time after CLKX rising edge		2H8 †	ns

[†] If the FSX pulse does not meet this specification, the first bit of serial data will be driven on the DX pin until the falling edge of FSX. After the falling edge of FSX, data will be shifted out on the DX pin. The transmit buffer empty interrupt will be generated when the t_{h(FS) and} t_{h(FS)H} specification is met.

[‡] The serial port design is fully static and therefore can operate with t_{c(SCK)} approaching ∞. It is characterized approaching an input frequency of 0 Hz but tested at a much higher frequency to minimize test time.

[¶] Values derived from characterization data and are not tested.

Note: Internal clock with external FSX and vice versa are also allowable. However, FSX timings to CLKX are always defined depending on the source of FSX, and CLKX timings are always dependent upon the source of CLKX. Specifically, the relationship of FSX to CLKX is independent of the source of CLKX. Table A–20 shows external FSX and external CLKX timings; Table A–21 shows internal FSX and internal CLKX timings.

Figure A–16. Serial Port Transmit Timing of External Clocks and External Frames



A.3.12 Serial Port Transmit Timing of Internal Clocks and Internal Frames (see Note)

Table A-21. Switching Characteristics Over Recommended Operating Conditions $(H = 0.5t_{c(CO)}, S = 0.5t_{c(SCK)})$

Paramete)r	Min	Тур	Max	Unit
t _{d(FS)}	Delay time, CLKX rising to FSX			25	ns
t _{d(DX)}	Delay time, CLKX rising to DX			25	ns
t _{dis(DX)}	Disable time, CLKX rising to DX			40	ns
t _{c(SCK)}	Serial port clock cycle time		8H		ns
t _{f(SCK)}	Serial port clock fall time		5		ns
t _{r(SCK)}	Serial port clock rise time		5		ns
tw(SCK)	Serial port clock low/high pulse duration	4H – 20	0		ns
t _{h(DX)}	Hold time, DX valid after CLKX rising		5		ns

Note: Internal clock with external FSX and vice versa are also allowable. However, FSX timings to CLKX are always defined depending on the source of FSX, and CLKX timings are always dependent upon the source of CLKX. Specifically, the relationship of FSX to CLKX is independent of the source of CLKX. Table A–20 shows external FSX and external CLKX timings; Table A–21 shows internal FSX and internal CLKX timings.

Figure A-17. Serial Port Transmit Timing of Internal Clocks and Internal Frames



A.3.13 Serial Port Receive Timing in TDM Mode

Table A–22.	Timing Requirements Over Recommended Operating Condition	าร
	$(H = 0.5t_{c(CO)})$	

Paramete	r	Min	Мах	Unit
t _{c(SCK)}	Serial port clock cycle time	5.2H	ş	ns
t _{f(SCK)}	Serial port clock fall time		8#	ns
t _{r(SCK)}	Serial port clock rise time		8#	ns
tw(SCK)	Serial port clock low/high pulse duration	2.1H		ns
t _{su(LB)}	TDAT/TADD setup time before TCLK rising	30		ns
t _{h(LB)}	TDAT/TADD hold time after TCLK rising	-5		ns
t _{su(SB)}	TDAT/TADD setup time before TCLK rising [†]	25		ns
t _{h(SB)}	TDAT/TADD hold time after TCLK rising [†]	0		ns
t _{su(FS)}	TRFM setup time before TCLK rising edge [‡]	10		ns
t _{h(FS)}	TRFM hold time after TCLK rising edge [‡]	10		ns

[†] These parameters apply only to the first bits in the serial bit string.

[‡] TFRM timing and waveforms shown in Figure A–18 are for external TFRM. TFRM can also be configured as internal. The TFRM internal case is illustrated in the transmit timing diagram in Figure A–19.

[§] The serial port design is fully static and therefore can operate with t_{c(SCK)} approaching ∞. It is characterized approaching an input frequency of 0 Hz but tested at a much higher frequency to minimize test time.

Values derived from characterization data and are not tested.

Figure A-18. Serial Port Receive Timing in TDM Mode



A.3.14 Serial Port Transmit Timing in TDM Mode

Table A-23. Switching Characteristics Over Recommended Operating Conditions $(S = 0.5t_{c(SCK)})$

Parameter		Min	Тур	Max	Unit
t _{h(AD)}	Hold time, TDAT/TADD valid after TCLK rising	-2			ns
t _{d(FS)}	Delay time, TFRM valid after TCLK rising [‡]	н		3H+10	ns
t _{d(AD)}	Delay time, TCLK to valid TDAT/TADD			25	ns

[†] These parameters apply only to the first bits in the serial bit string.

[‡] TFRM timing and waveforms shown in Figure A–19 are for internal TFRM. TFRM can also be configured as external, and the TFRM external case is illustrated in the receive timing diagram in Figure A–18.

Table A-24. Timing Requirements Over Recommended Operating Conditions $(H = 0.5t_{c(CO)})$

Paramete	9r	Min	Тур	Max	Unit
t _{c(SCK)}	Serial port clock cycle time	5.2H	8H†	‡	ns
t _{f(SCK)}	Serial port clock fall time			8*	ns
t _{r(SCK)}	Serial port clock rise time			8#	ns
t _{w(SCK)}	Serial port clock low/high pulse duration	2.1H			ns

[†] When SCK is generated internally.

[‡] The serial port design is fully static and therefore can operate with t_{c(SCK)} approaching ∞. It is characterized approaching an input frequency of 0 Hz but tested at a much higher frequency to minimize test time.

Values derived from characterization data and are not tested.

Figure A-19. Serial Port Transmit Timing in TDM Mode



A.4 Mechanical Data



Figure A-20. 132-Pin Quad Flat Pack Plastic Package



Electrical Specifications

Appendix B

External Interface Timings

This appendix discusses functional timing operations on the external memory interface bus. Detailed timing specifications for all 'C5x signals are contained in Appendix A, *Electrical Specifications*.

The 'C5x memory is organized into four selectable spaces: program, local data, global data, and I/O space. These spaces are multiplexed through a 16-bit data bus and a 16-bit address bus. Each space is selected by its corresponding select signal: data select (DS), program select (PS), and I/O space select (IS). Global data memory accesses are distinguished by the bus request (BR) pin. The read and write diagrams shown apply to accesses to all spaces.

B.1 Read/Write Timings

All bus cycles comprise integral numbers of CLKOUT1 cycles. One CLKOUT1 cycle is defined to be from one falling edge of CLKOUT1 to the next falling edge of CLKOUT1. For full-speed, zero-wait state operation, reads require one cycle and writes require two cycles. A write immediately preceded by a read or immediately followed by a read requires three bus cycles.

For read cycles, STRB goes low and ADDRESS becomes valid with the falling edge of CLKOUT1. The RD signal then goes low with the rising edge of CLKOUT1 and goes high again at the next falling edge of CLKOUT1 (for zero wait-states read cycles). For one more wait state (multicycle) read, RD stays low but goes high again with the falling edge of CLKOUT1 before the next cycle, even if the cycles are contiguous. Read data is sampled at the rising edge of RD.

The R/W signal goes high at least one half CLKOUT1 cycle before any read cycle; for contiguous read cycles, $\overline{\text{STRB}}$ stays low. At the end of a read cycle or sequence of reads, $\overline{\text{STRB}}$ goes high along with RD on the falling edge of CLKOUT1.

Write cycles always have at least one inactive (pad) cycle of CLKOUT1 before and after the actual write operation, including contiguous writes. This allows a smooth transition between the write and any adjacent bus operations as well as other writes. For this pad cycle, STRB and WE are always high. The R/W signal always changes state on the rising edge of CLKOUT1 during the pad cycle before and after a write or sequence of writes. This prevents bus contention when making the transition between read and write operations. Note that for a sequence of contiguous writes, R/W stays low.

Timing of valid addresses for writes differs, depending on what activities occur before and after the write; between writes, and for the first and last write in a series, valid ADDRESS occurs on the rising edge of CLKOUT1. If a read immediately follows a write or series of writes, valid ADDRESS for that read cycle occurs one half CLKOUT1 cycle early — that is, on the rising edge, rather than on the falling edge, of CLKOUT1. Note that this is an exception to the usual read cycle address timing.

For the actual write operation, STRB and WE both go low on the falling edge of CLKOUT1 and stay low until the next falling edge of CLKOUT1 (for zero wait-state write cycles). For one or more wait-state (multicycle) writes, STRB and WE remain low but go high again on the falling edge of CLKOUT1 at the beginning of the pad cycle. *Write data* is driven approximately at the falling edge of STRB and WE and is held for approximately one half cycle of CLKOUT1 after STRB and WE go high (see Appendix A for actual timing specifications).

Note that transitions on the external parallel interface control outputs (CLKOUT1, STRB, WE, and RD) are all initiated by the same two internal

clocks. Since these signals also use the same output buffer circuitry, they all switch within close tolerances of each other, as specified in Appendix A.

Transitions on the address bus and other related outputs (IS, PS, DS, R/W, and BR) are initiated by the same internal signals that cause transitions on the control outputs; however, the internal device logic used to generate these outputs differs somewhat from the circuitry used for the control outputs. Because of this, transitions on the address bus and related outputs typically occur somewhat later than control-line transitions.

Timings of control outputs with respect to CLKOUT1 are specified in Appendix A; address timing with respect to CLKOUT1 can be derived from timings provided for address with respect to control signals and control signal timing with respect to CLKOUT1. Therefore, for example, the delay from CLKOUT1 falling to address bus valid at the beginning of a read cycle is calculated as $[H - t_{su(A)R}] + maximum positive RD to CLKOUT1 skew (refer to Appendix A for specific timing values). Other interface timings with respect to CLKOUT1 can be calculated in the same manner.$

The following timing diagrams illustrate the varieties of logical timings for both read and write cycles in various orders.







Figure B–2. Memory Interface Operation for Write-Write-Read (0 Wait States)



Figure B–3. Memory Interface Operation for Read-Write (1 Wait State)

External Interface Timing

Appendix C

Instruction Cycle Timings

This appendix details the instruction cycle timings for the 'C5x processors. Instructions are classified into several categories according to their cycle timings.

C.1 Instruction Cycle Summary

Each class of instructions is listed in a separate table showing the number of cycles required for a 'C5x instruction to execute in a given memory configuration singly or in repeat mode. The column headings in the table indicate the program source location (PR, PDA, PSA, PE), defined as follows:

- PR The instruction executes from internal program ROM.
- PDA The instruction executes from internal dual-access program RAM.
- **PSA** The instruction executes from internal single-access program RAM.
- **PE** The instruction executes from external program memory.

If a class of instructions requires memory operand(s), row divisions in table indicate the location(s) of the operand(s), as defined below:

DARAM	The operand is in internal dual-access RAM.
SARAM	The operand is in internal single-access RAM
Ext	The operand is in external memory.
ROM	The operand is in internal program ROM.
MMR	The operand is a memory-mapped register.
MMPORT	The operand is a memory-mapped io port.

Note that the internal single-access memory on each 'C5x processor is divided into 2K-word blocks that are contiguous in address space:

'C50					
Four 2K-word block	0800h-0FFFh 1000h-17FFh 1800h-1FFFh 2000h-27FFh	Data address range			
One 1K-word block	2800h-2BFFh	Data address range			
	'C51				
One 1K-word block	0800h-0BFFh	Data address range			
	'C53				
One 2K-word block	0800h-0FFFh	Data address range			
One 1K-word block	1000h-13FFh	Data address range			

All 'C5x processors support parallel accesses to these internal single-access blocks. However, one single-access block allows only one access per cycle. In other words, the processor can read/write on one single-access memory block while accessing another single-access block.

The number of cycles required for each instruction is given in terms of the processor machine cycles (CLKOUT1 period). The additional wait states for program/data memory and I/O accesses are defined below:

- **p** Program memory wait states. Represents the number of additional clock cycles the device waits for external program memory to respond to an access.
- **d** Data memory wait states. Represents the number of additional clock cycles the device waits for external data memory to respond to an access.
- io I/O wait states. Represents the number of additional clock cycles the device waits for an external I/O to respond to an access.
- **n** Repetitions (where n>2 to fill the pipeline). Represents the number of times a repeated instruction is executed.

The above variables can also use the subscripts *src, dst,* and *code* to indicate source, destination, and code, respectively.

Note that all external reads require at least one machine cycle, while all external writes require at least two machine cycles. However, if an external write is immediately followed or preceded by an external read cycle, the external write requires three cycles. See Appendix B for details. If an on-chip wait-state generator is used to add m (m>0) wait states to an external access, both the external reads and the external writes require m+1 cycles, assuming that the external READY line is pulled high. If the READY input line is used to add m additional cycles to an external access, external reads require m+1 cycles and external write accesses require m+2 cycles. Refer to software wait state generation in Section 5.3 and to Appendix A for READY electrical specs.

The instruction cycle timings are based on following assumptions:

- At least the next four instructions are fetched from the same memory section (internal or external) that was used to fetch the current instruction (except in case of PC discontinuity instructions like B, CALL, etc.).
- □ In the single execution mode, there is no pipeline conflict between the current instruction and the instructions immediately preceding or following that instruction. The only exception is the conflict between the fetch phase of the pipeline and the memory read/write (if any) access of the instruction under consideration. See Chapter 3 for pipeline operation.
- In the repeat execution mode, all conflicts caused by the pipelined execution of that instruction are considered.

Class I

1-word, 1-cycle, no memory operands

ABS, ADCB, ADD, ADDB, ADRK, ANDB, APAC, BSAR, CLRC, SETC, CMPL, CMPR, CRGT, CRLT, EXAR, IDLE, IDLE2, LACB, LACL #k, MAR, MPY #k, NEG, NOP, NORM, ORB, PAC, POP, PUSH, RPT #k, ROL, ROLB, ROR, RORB, SACB, SATH, SATL, SBB, SBBB, SBRK, SFL, SFLB, SFR, SFRB, SPAC, SPM, SUB #k, XC, XORB, ZAP, ZPR

	Cycle Timings for a Single Instruction					
PR	PDA	PSA	PE			
1	1	1	1+p			
	Cycle Timings for a Repeat (RPT) Execution [†]					
n	n	n	n+p			

[†] ADD, ADRK, LACL, MPY, SBRK, SPM, SUB, XC, and RPT are nonrepeatable instructions.

Class IIA

1-word, 1-cycle, memory read operand

ADD, ADDC, ADDS, ADDT, AND, BIT, BITT, CPL, LACC, LACL, LACT, LPH, LT, LTA, LTP, LTS, MPY, MPYA, MPYS, MPYU, OR, PSHD, RPT, SQRA, SQRS, SUB, SUBB, SUBC, SUBS, SUBT, XOR, ZALR

Cycle Timi	ngs for a S	Single Inst	ruction	
	PR	PDA	PSA	PE
Operand DARAM	1	1	1	1+p
Operand SARAM	1	1	1	1+p
			2†	
Operand Ext	1+d	1+d	1+d	2+d+p
Cycle Timings	for a Rep	eat (RPT)	Execution	‡
	PR	PDA	PSA	PE
Operand DARAM	n	n	n	n+p
Operand SARAM	n	n	n	n+p
			n+1†	
Operand Ext	n+nd	n+nd	n+nd	n+1+p+nd

[†] If the operand and the code are in the same SARAM block.

[‡] RPT is a nonrepeatable instruction.

Class IIB

1-word, 1-cycle, memory-mapped register read

LAMM

Cycle Timings for a Single Instruction					
	PR	PDA	PSA	PE	
Operand MMR [†]	1	1	1	1+p	
Operand MMPORT	1+io _{src}	1+i0 _{src}	1+iod _{src}	1+2+p+iod _{src}	
Cycl	e Timings fo	r a Repeat (Ri	PT) Execution	1	
	PR	PDA	PSA	PE	
Operand MMR [‡]	n	n	n	n+p	
Operand MMPORT	n+mio _{src}	n+mio _{src}	n+mio _{src}	n+p+mio _{src}	

[†] Add one more cycle for peripheral memory-mapped access.

[‡] Add *n* more cycles for peripheral memory-mapped access.

Class III

2-word, 2-cycle, long-immediate operand, no memory access

ADD, AND, LACC, LAR, MPY, OR, SUB, XOR, RPT, RPTB, RPTZ

	Cycle Timings for a Single Instruction					
PR	PDA	PSA	PE			
2	2	2	2+2p			
	Сус	le Timings f	or a Repeat (RPT) Execution			
		N	lot Repeatable			

Class IVA

1-word, 1-cycle, memory write operand

SACH, SACL, SAR, SPH, SPL, SST #0, SST #1, POPD

Cycle Timings for a Single Instruction				
	PR	PDA	PSA	PE
Operand DARAM	1	1	1	1+p
Operand SARAM	1	1	1 2†	1+p
Operand Ext	2+d	2+d	2+d	4+d+p

Cycle Timings for a Repeat (RPT) Execution				
	PR	PDA	PSA	PE
Operand DARAM	n	n	n	n+p
Operand SARAM	n	n	n n+2†	n+p
Operand Ext	2n+nd	2n+nd	2n+nd	2n+2+nd+p

[†] If the operand and the code are in the same SARAM block.

Class IVB

1-word, 1-cycle, memory-mapped register write

SAMM

Cycle Timings for a Single Instruction					
	PR	PDA	PSA	PE	
Operand MMR [†]	1	1	1	1+p	
Operand MMPORT	2+io _{dst}	2+io _{dst}	2+io _{dst}	4+io _{dst}	
Cycle	Timings for	a Repeat (F	RPT) Execut	ion	
	PR	PDA	PSA	PE	
Operand MMR [‡]	n	n	n	n+p	
Operand MMPORT	2+nio _{dst}	2+nio _{dst}	2+nio _{dst}	2n+2+p+p nio _{dst}	

[†] Add one more cycle if source is a peripheral memory-mapped register.

[‡] Add *n* more cycles if source is a peripheral memory-mapped register.

Class V

1-word, 1-cycle, read and write memory

APL, OPL, XPL, DMOV, LTD

Cycle Timings for a Single Instruction				
	PR	PDA	PSA	PE
Operand DARAM	1	1	1	1+p
Operand SARAM	1	1	1	1+p
			3†	
Operand Ext	2+2d	2+2d	2+2d	5+2d+p
Cy	cle Timings fo	or a Repeat (R	PT) Execution	l
	PR	PDA	PSA	PE
Operand DARAM	n	n	n	n+p
Operand SARAM	2n-2	2n2	2n–2 2n+1†	2n-2+p
Operand Ext	4n-2+2nd	4n-2+2nd	4n-2+2nd	4n+1+2nd+p

[†] If the operand and the code are in the same SARAM block.

Class VI

2-word, 2-cycle, memory read and write

APL, OPL, XPL

C	Cycle Timings for a Single Instruction					
	PR	PDA	PSA	PE		
Operand DARAM	2	2	2	2+2p		
Operand SARAM	2	2	2	2+2p		
Operand Ext	3+2d	3+2d	3+2d	6+2d+2p		
Cyc	le Timings for	a Repeat (RI	PT) Execution	1		
	PR	PDA	PSA	PE		
Operand DARAM	n+1	n+1	n+1	n+1+2p		
Operand SARAM	2n-1	2n–1	2n–1 2n+2†	2n-1+2p		
Operand Ext	4n-1+2nd	4n-1+2nd	4n-1+2nd	4n+2+2nd+2p		

[†] If the operand and the code reside in same SARAM block.

Class Vila

2-word, 2-cycle, memory read operand

CPL #lk,dma

Cycle Tim	Cycle Timings for a Single Instruction				
	PR	PDA	PSA	PE	
Operand DARAM	2	2	2	2+2p	
Operand SARAM	2	2	2 3†	2+2p	
Operand Ext	2+d	2+d	2+d	3+d+2p	
Cycle Timing	s for a Rep	eat (RPT) E	kecution		
	PR	PDA	PSA	PE	
Operand DARAM	n+1	n+1	n+1	n+1+2p	
Operand SARAM	n+1	n+1	n+1 n+2†	n+1+2p	
Operand Ext	n+1	n+1	n+1	n+2+2p	

[†] If the operand and the code are in the same SARAM block.

Class VIIb

2-word, 2-cycle, memory write operand

SPLK #lk

Cycle Ti	mings for	a Single Ins	truction	
	PR	PDA	PSA	PE
Operand DARAM	2	2	2	2+2p
Operand SARAM	2	2	2 3†	2+2p
Operand Ext	3+d	3+d	3+d	5+d+2p
Cycle Timir	igs for a R	epeat (RPT)	Execution	
	Not Re	peatable		

[†] If the operand and the code are in the same SARAM block.

Class VIII

2-word, 4-cycle, PC discontinuity, no delay slot

B, BANZ, BCND, CALL, CC

Cycle	Timings for a	Single Instru	ction	
	PR	PDA	PSA	PE
Conditions True	4	4	4	4+4p‡
Condition False [†]	2	2	2	2+2p
Cycle Ti	mings for a Re	peat (RPT) Ex	ecution	
	Not Repe	eatable		

[†] Applicable only to conditional instructions.

[‡] The 'C5x performs speculative fetching by reading two additional instruction words. If PC discontinuity is taken, these two instruction words are discarded.

Class IX

2-word, 2-cycle, PC discontinuity, 2 delayed slots

BD, BANZD, BCNDD, CALLD, CCD

C	ycle Timings	for a Single In	struction	
	PR	PDA	PSA	PE
Conditions True	2	2	2	2+2p
Condition False [†]	2	2	2	2+2p
Cycl	e Timings for	r a Repeat (RP	T) Execution	
	No	t Repeatable		

[†] Applicable only to conditional instructions.

Class X

1-word, 4-cycle, PC discontinuity, no delayed slots

BACC, CALA, RETC, RET, NMI, INTR, RETE, RETI, TRAP

Cycle Timings for a Single Instruction					
PR PDA PSA PE					
Conditions True	4	4	4	4+3p [†]	
Condition False [‡]	2	2	2	2+p	
Cycle Timings for a Repeat (RPT) Execution					
Not Repeatable					

[†] The 'C5x performs speculative fetching by reading two additional instruction words. If PC discontinuity is taken, these two instruction words are discarded.

[‡] Applicable only to conditional instructions.

Class XI

1-word, 2-cycle, PC discontinuity, 2 delayed slots

BACCD, CALAD, RETCD, RETD, TRAPD

Cycle Timings for a Single Instruction						
PR PDA PSA PE						
Conditions True	2	2	2	2+p		
Condition False [†]	2	2	2	2+p		
Cycle Timings for a Repeat (RPT) Execution						
Not Repeatable						

[†] Only applicable to conditional instructions.

Class XII

2-word, 3-cycle, block data transfer, data to data space

BLDD #lk,dma; BLDD dma,#lk

Cycle Timings for a Single Instruction				
	PR	PDA	PSA	PE
Source DARAM Destination DARAM	3	3	3	3+2p
Source SARAM Destination DARAM	3	3	3	3+2p
Source Ext Destination DARAM	3+d _{src}	3+d _{src}	3+d _{src}	3+d _{src} +2p

Source DARAM Destination SARAM	3	3	3 4 [†]	3+2р
Source SARAM Destination SARAM	3	3	3 4 [†]	3+2р
Source Ext Destination SARAM	3+d _{src}	3+d _{src}	3+d _{src} 4+d _{src}	3+d _{src} +2p
Source DARAM Destination Ext	4+d _{dst}	4+d _{dst}	4+d _{dst}	
Source SARAM Destination Ext	4+d _{dst}	4+d _{dst}	4+d _{dst}	
Source Ext Destination Ext	4+d _{src} +d _{dst}	4+d _{src} +d _{dst}	4+d _{src} +d _{dst}	6+d _{src} +d _{dst} +2p
	Cycle Timin	gs for a Repeat (RF	PT) Execution	
	PR	PDA	PSA	PE
Source DARAM	n+2	n+2	n+2	n+2+2p
Destination DARAM				
Source SARAM	n+2	n+2	n+2	n+2+2p
Destination DARAM				
Source Ext Destination DARAM	n+2+nd _{src}	n+2+nd _{src}	n+2+nd _{src}	n+2+nd _{src}
Source DARAM Destination SARAM	n+2	n+2	n+2 n+4 [†]	n+2+2p
Source SARAM Destination SARAM	n+2 2n [‡]	n+2 2n [‡]	n+2 2n [‡] n+4 [†] 2n+2 [§]	n+2+2p 2n+2p [‡]
Source Ext Destination SARAM	n+2nd _{src}	n+2nd _{src}	n+2nd _{src} n+4+nd _{src} †	n+2+nd _{src} +2p
Source DARAM Destination Ext	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+2+nd _{dst} +2p
Source SARAM Destination Ext	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+2+nd _{dst} +2p
Source Ext Destination Ext	4n+nd _{src} +nd _{dst} ‡	4n+nd _{src} +nd _{dst}	4n+nd _{src} +nd _{dst}	4n+2+nd _{src} +nd _{dst} +2p

[†] If the destination operand and the code are in the same SARAM block.
 [‡] If both the source and the destination operands are in the same SARAM block.
 [§] If both operands and the code are in the same SARAM block.

Class XIII

1-word, 2-cycle, block data transfer, data to data space

BLDD BMAR,dma; BLDD dma,BMAR

Cycle Timings for a Single Instruction							
PR PDA PSA PE							
Source DARAM	2	2	2	2+p			
Destination DARAM	Destination DARAM						

Cycle Timings for a Single Instruction (Continued)					
	PR	PDA	PSA	PE	
Source DARAM	2	2	2	2+p	
Destination DARAM					
Source SARAM	2	2	2	2+p	
Destination DARAM					
Source Ext	2+d _{src}	2+d _{src}	2+d _{src}	2+d _{src} +p	
Destination DARAM					
Source DARAM	2	2	2	2+p	
Destination SARAM			3†		
Source SARAM	2	2	2	2+p	
Destination SARAM			3†		
Source Ext	2+d _{src}	2+d _{src}	2+d _{src}	2+d _{src} +p	
Destination SARAM			3+d _{src} †		
Source DARAM	3+d _{dst}	3+d _{dst}	3+d _{dst}	5+d _{dst} +p	
Destination Ext					
Source SARAM	3+d _{dst}	3+d _{dst}	3+d _{dst}	5+d _{dst} +p	
Destination Ext					
Source Ext	3+d _{src} +d _{dst}	3+d _{src} +d _{dst}	3+d _{src} +d _{dst}	5+d _{src} +d _{dst} +p	
Destination Ext	<u>}</u>				
	Cycle Timin	igs for a Repeat (RI	PT) Instruction		
	PR	PDA	PSA	PE	
Source DARAM	n+1	n+1	n+1	n+1+p	
Destination DARAM					
Source SARAM	n+1	n+1	n+1	n+1+p	
Destination DARAM					
Source Ext	n+1+nd _{src}	n+1+nd _{src}	n+1+nd _{src}	n+1+nd _{src} +p	
Destination DARAM					
Source DARAM	n+1	n+1	n+1	n+1+p	
Destination SARAM			n+3†		
Source SARAM	n+1	n+1	n+1	n+1+p	
Destination SARAM	2n-1‡	2n–1‡	2n-1 [‡]	2n1+p [‡]	
			$n+3^{\circ}$ $2n+1^{\circ}$		
Source Ext	n+1+ndt	n+1+nd	n+1+nd	n+1+nd+n	
Destination SARAM	src	Src	n+3+nd _{em} †	SIC TP	
Source DARAM	2n+1+nddet	2n+1+nd _{det}	2n+1+nd _{det}	2n+1+nd _{det} +p	
Destination Ext				Uol · F	

Cycle Timings for a Repeat (RPT) Instruction (Concluded)						
PR PDA PSA PE						
Source SARAM Destination Ext	2n+1+nd _{dst}	2n+1+nd _{dst}	2n+1+nd _{dst}	2n+1+nd _{dst} +p		
Source Ext Destination Ext	4n-1+nd _{src} +nd _{dst}	4n–1+nd _{src} +nd _{dst}	4n–1+nd _{src} +nd _{dst}	4n+1+nd _{src} +nd _{dst} +p		

[†] If the destination operand and the code are in the same SARAM block.
[‡] If both the source and the destination operands are in the same SARAM block.

§ If both operands and the code are in the same SARAM block.

Class XIV

2-word, 3-cycle, block data transfer, program to data space

BLPD #lk,dma

Cycle Timings for a Single Instruction					
	PR	PDA	PSA	PE	
Source DARAM/ROM	3	3	3	3+2p _{code}	
Destination DARAM					
Source SARAM	3	3	3	3+2p _{code}	
Destination DARAM					
Source Ext	3+p _{src}	3+p _{src}	3+p _{src}	3+p _{src} +2p _{code}	
Destination DARAM					
Source DARAM/ROM	3	3	3	3+2p _{code}	
Destination SARAM			4†		
Source SARAM	3	3	3	3+2p _{code}	
Destination SARAM			4†		
Source Ext	3+p _{src}	3+p _{src}	3+p _{src}	3+p _{src} +2p _{code}	
Destination SARAM			4+p _{src} †		
Source DARAM/ROM	4+d _{dst}	4+d _{dst}	4+d _{dst}	6+d _{dst} +2p _{code}	
Destination Ext					
Destination Ext	4+d _{dst}	4+d _{dst}	4+d _{dst}	6+d _{dst} +2p _{code}	
Source SARAM					
Source Ext	4+p _{src} +d _{dst}	4+p _{src} +d _{dst}	4+p _{src} +d _{dst}	6+p _{src} +d _{dst} +2p _{code}	
Destination Ext					
	Cycle Timi	ings for a Repea	t (RPT) Execution		
	PR	PDA	PSA	PE	
Source DARAM/ROM	n+2	n+2	n+2	n+2+2p _{code}	
Destination DARAM					
Source SARAM	n+2	n+2	n+2	n+2+2p _{code}	
Destination DARAM					
Source Ext	n+2+np _{src}	n+2+np _{src}	n+2+np _{src}	n+2+np _{src} +2p _{code}	
Destination DARAM					

Cycle Timings for a Repeat (RPT) Execution (Continued)					
	PR	PDA	PSA	PE	
Source DARAM/ROM	n+2	n+2	n+2	n+2+2p _{code}	
Destination SARAM			n+4†		
Source SARAM	n+2	n+2	n+2	n+2+2p _{code}	
Destination SARAM	2n‡	2n‡	2n‡	2n+2p _{code} ‡	
			n+4 [†]		
			2n+2§		
Source Ext	n+2+np _{src} †	n+2+np _{src}	n+2+np _{src}	n+2+np _{src} +2p _{code}	
Destination SARAM			n+4+np _{src} †		
Source DARAM/ROM	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+2+nd _{dst} +2p _{code}	
Destination Ext					
Source SARAM	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+2+nd _{dst} +2p _{code}	
Destination Ext					
Source Ext	4n+np _{src} +nd _{dst} †	4n+np _{src} +nd _{dst}	4n+np _{src} +nd _{dst}	4n+2+np _{src} +nd _{dst} +2p _{code}	
Destination Ext					

[†] If the destination operand and the code are in the same SARAM block.

[‡] If both the source and the destination operands are in the same SARAM block.

§ If both operands and the code are in the same SARAM block.

Class XV

1-word, 2-cycle, block data transfer, program to data space

BLPD BMAR,dma

Cycle Timings for a Single Instruction				
	PR	PDA	PSA	PE
Source DARAM/ROM Destination DARAM	2	2	2	2+p _{code}
Source SARAM Destination DARAM	2	2	2	2+p _{code}
Source Ext Destination DARAM	2+p _{src}	2+p _{src}	2+p _{src}	2+p _{src} +p _{code}
Source DARAM/ROM Destination SARAM	2	2	2 3†	2+p _{code}
Source SARAM Destination SARAM	2	2	2 3†	2+p _{code}
Source Ext Destination SARAM	2+p _{src}	2+p _{src}	2+p _{src} 3+p _{src} †	2+p _{src} +2p _{code}
Source DARAM/ROM Destination Ext	3+d _{dst}	3+d _{dst}	3+d _{dst}	5+d _{dst} +p _{code}

	Cycle Timings for a Single Instruction (Continued)					
	PR	PDA	PSA	PE		
Source SARAM	3+d _{dst}	3+d _{dst}	3+d _{dst}	5+d _{dst} +p _{code}		
Destination Ext						
Source Ext	3+p _{src} +d _{dst}	3+p _{src} +d _{dst}	3+p _{src} +d _{dst}	5+p _{src} +d _{dst} +p _{code}		
Destination Ext						
	Cycle Timing	s for a Repeat (I	RPT) Execution			
	PR	PDA	PSA	PE		
Source DARAM/ROM	n+1	n+1	n+1	n+1+p _{code}		
Destination DARAM						
Source SARAM	n+1	n+1	n+1	n+1+p _{code}		
Destination DARAM						
Source Ext	n+1+np _{src}	n+1+np _{src}	n+1+np _{src}	n+1+np _{src} +p _{code}		
Destination DARAM						
Source DARAM/ROM	n+1	n+1	n+1	n+1+p _{code}		
Destination SARAM			n+3†			
Source SARAM	n+1	n+1	n+1	n+1+p _{code}		
Destination SARAM	2n-1‡	2n-1‡	2n-1‡	2n–1+p _{code} ‡		
			n+3†			
			2n+1§			
Source Ext	n+1+np _{src}	n+1+np _{src}	n+1+np _{src}	n+1+np _{src} +p _{code}		
Destination SARAM			n+3+np _{src} †			
Source DARAM/ROM	2n+1+nd _{dst}	2n+1+nd _{dst}	2n+1+nd _{dst}	2n+1+nd _{dst} +p _{code}		
Destination Ext						
Source SARAM	2n+1+nd _{dst}	2n+1+nd _{dst}	2n+1+nd _{dst}	2n+1+nd _{dst} +p _{code}		
Destination Ext						
Source Ext	4n-1+np _{src} +	4n-1+np _{src} +	4n-1+np _{src} +	4n+1+np _{src} +nd _{dst} +p _{code}		
Destination Ext	nd _{dst}	nd _{dst}	nd _{dst}			

[†] If the destination operand and the code are in the same SARAM block.
[‡] If both the source and the destination operands are in the same SARAM block.
[§] If both operands and the code are in the same SARAM block.

Class XVI

1-word, 2-cycle, block data transfer, data to program space

BLDP dma

Cycle Timings for a Single Instruction				
	PR	PDA	PSA	PE
Source DARAM	2	2	2	2+p
Destination DARAM				
Source SARAM	2	2	2	2+p
Destination DARAM		31		
Source Ext	2+d _{src}	2+d _{src}	2+d _{src}	3+d _{src} +p _{code}
Destination DARAM				
Source DARAM	2	2	2	2+p
Destination SARAM			3†	
Source SARAM	2	2	2	2+p
Destination SARAM			3† or ¶	
			4§	
Source Ext	2+d _{src}	2+d _{src}	2+d _{src}	3+d _{src} +p _{code}
Destination SARAM			3+d _{src} †	
Source DARAM	3+p _{dst}	3+p _{dst}	3+p _{dst}	4+p _{dst} +p _{code}
Destination Ext				
Source SARAM	3+p _{dst}	3+p _{dst}	3+p _{dst}	4+p _{dst} +p _{code}
Destination Ext			4+p _{dst} [¶]	
Source Ext	3+d _{src} +p _{dst}	3+d _{src} +p _{dst}	3+d _{src} +p _{dst}	5+d _{src} +p _{dst} +p _{code}
Destination Ext				
	Cycle Timi	ngs for a Repeat (I	RPT) Execution	
	PR	PDA	PSA	PE
Source DARAM	n+1	n+1	n+1	n+1+p _{code}
Destination DARAM				
Source SARAM	n+1	n+1	n+1	n+1+p _{code}
Destination DARAM			n+2¶	
Source Ext	n+1+nd _{src}	n+1+nd _{src}	n+1+nd _{src}	n+2+nd _{src} +p _{code}
Destination DARAM				
Source DARAM	n+1	n+1	n+1	n+1+p _{code}
Destination SARAM			n+2†	

Cycle Timings for a Repeat (RPT) Execution (Continued)					
	PR	PDA	PSA	PE	
Source SARAM	n+1	n+1	n+1	n+1+p _{code}	
Destination SARAM	2n1‡	2n1‡	2n-1‡	2n-1+p _{code} 2	
			n+2 ^{† or ¶}		
			2n+1§		
Source Ext	n+1+nd _{src}	n+1+nd _{src}	n+1+nd _{src}	n+2+nd _{src} +p _{code}	
Destination SARAM			n+2+np _{src} †		
Source DARAM	2n+1+np _{dst}	2n+1+np _{dst}	2n+1+np _{dst}	2n+2+np _{dst} +p _{code}	
Destination Ext					
Source SARAM	2n+1+np _{dst}	2n+1+np _{dst}	2n+1+np _{dst}	2n+2+np _{dst} +p _{code}	
Destination Ext			2n+2+np _{dst} ¶		
Source Ext	4n-1+nd _{src} +np _{dst}	4n–1+nd _{sr} +np _{dst}	4n-1+nd _{src} +np _{dst}	4n+1+nd _{src} +np _{dst} +	
Destination Ext				Pcode	

[†] If the destination operand and the code are in the same SARAM block.

¹ If both the source and the destination operands are in the same SARAM block.
 ⁵ If both operands and the code are in the same SARAM block.
 ¹ If the source operand and the code are in the same SARAM block.

Class XVII

1-word, 3-cycle, table read

TBLR

Cycle Timings for a Single Instruction				
	PR	PDA	PSA	PE
Source DARAM/ROM	3	3	3	3+p _{code}
Destination DARAM				
Source SARAM	3	3	3	3+p _{code}
Destination DARAM				
Source Ext	3+p _{src}	3+p _{src}	3+p _{src}	3+p _{src} +p _{code}
Destination DARAM				
Source DARAM/ROM	3	3	3	3+p _{code}
Destination SARAM			4†	
Source SARAM	3	3	3	3+p _{code}
Destination SARAM			4†	
Source Ext	3+p _{src}	3+p _{src}	3+p _{src}	3+p _{src} +p _{code}
Destination SARAM			4+p _{src} †	
Source DARAM/ROM	4+d _{dst}	4+d _{dst}	4+d _{dst}	6+d _{dst} +p _{code}
Destination Ext				

Cycle Timings for a Single Instruction (Continued)					
	PR	PDA	PSA	PE	
Source SARAM	4+d _{dst}	4+d _{dst}	4+d _{dst}	6+d _{dst} +p _{code}	
Destination Ext					
Source Ext	4+p _{src} +d _{dst}	4+p _{src} +d _{dst}	4+p _{src} +d _{dst}	6+p _{src} +d _{dst} +p _{code}	
Destination Ext					
	Cycle Timings	s for a Repeat (RPT) Execution		
	PR	PDA	PSA	PE	
Source DARAM/ROM	n+2	n+2	n+2	n+2+p _{code}	
Destination DARAM					
Source SARAM	n+2	n+2	n+2	n+2+p _{code}	
Destination DARAM					
Source Ext	n+2+np _{src}	n+2+np _{src}	n+2+np _{src}	n+2+np _{src} +p _{code}	
Destination DARAM					
Source DARAM/ROM	n+2	n+2	n+2	n+2+p _{code}	
Destination SARAM			n+4†		
Source SARAM	n+2	n+2	n+2	n+2+p _{code}	
Destination SARAM	2n‡	2n‡	2n‡	2n‡	
			2n+2§		
Source Ext	n+2+np _{src}	n+2+np _{src}	n+2+np _{src}	n+2+np _{src} +p _{code}	
Destination SARAM			n+4+np _{src} †		
Source DARAM/ROM	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+4+nd _{dst} +p _{code}	
Destination Ext					
Source SARAM	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+2+nd _{dst}	2n+4+nd _{dst} +p _{code}	
Destination Ext					
Source Ext	4n+np _{src} +nd _{dst}	4n+np _{src} +nd _{dst}	4n+np _{src} +nd _{dst}	4n+2+np _{src} +nd _{dst} +	
Destination Ext				Pcode	

[†] If the destination operand and the code are in the same SARAM block.
[‡] If both the source and the destination operands are in the same SARAM block.
[§] If both operands and the code are in the same SARAM block.

Class XVIII

1-word, 3-cycle, table write

TBLW

	Cycle Timings for a Single Instruction					
	PR	PDA	PSA	PE		
Source DARAM Destination DARAM	3	3	3	3+p _{code}		
Source SARAM Destination DARAM	3	3	3	3+p _{code}		
Source Ext Destination DARAM	3+d _{src}	3+d _{src}	3+d _{src}	3+d _{src} +p _{code}		
Source DARAM Destination SARAM	3	3	3 4†	3+p _{code}		
Source SARAM Destination SARAM	3	3	3 4†	3+p _{code}		
Source Ext Destination SARAM	3+d _{src}	3+d _{src}	3+d _{src} 4+d _{src} †	3+d _{src} +p _{code}		
Source DARAM Destination Ext	4+p _{dst}	4+p _{dst}	4+p _{dst}	5+p _{dst} +p _{code}		
Source SARAM Destination Ext	4+p _{dst}	4+p _{dst}	4+p _{dst}	5+p _{dst} +p _{code}		
Source Ext Destination Ext	4+d _{src} +p _{dst}	4+d _{src} +p _{dst}	4+d _{src} +p _{dst}	5+d _{src} +p _{dst} +p _{code}		
	Cycle Timi	ings for a Repeat (l	RPT) Execution			
	PR	PDA	PSA	PE		
Source DARAM Destination DARAM	n+2	n+2	n+2	n+2+p _{code}		
Source SARAM Destination DARAM	n+2	n+2	n+2	n+2+p _{code}		
Source Ext Destination DARAM	n+2+nd _{src}	n+2+nd _{src}	n+2+nd _{src}	n+2+nd _{src} +p _{code}		
Source DARAM Destination SARAM	n+2	n+2	n+2 n+3 [†]	n+2+p _{code}		
Source SARAM Destination SARAM	n+2 2n [‡]	n+2 2n [‡]	n+2 2n [‡] 2n+1 [§]	n+2+p _{code} 2n‡		
Source Ext Destination SARAM	n+2+nd _{src}	n+2+nd _{src}	n+2+nd _{src} n+3+nd _{src} †	n+2+nd _{src} +p _{code}		
Source DARAM Destination Ext	2n+2+np _{dst}	2n+2+np _{dst}	2n+2+np _{dst}	2n+3+np _{dst} +p _{code}		

Cycle Timings for a Repeat (RPT) Execution (Continued)					
	PR	PDA	PSA	PE	
Source SARAM Destination Ext	2n+2+np _{dst}	2n+2+np _{dst}	2n+2+np _{dst}	2n+3+np _{dst} +p _{code}	
Source Ext Destination Ext	4n+nd _{src} +np _{dst}	4n+nd _{src} +np _{dst}	4n+nd _{src} +np _{dst}	4n+1+nd _{src} +np _{dst} + P _{code}	

[†] If the destination operand and the code are in the same SARAM block.

[‡] If both the source and the destination operands are in the same SARAM block.
 [§] If both operands and the code are in the same SARAM block.

Class XIX

2-word, 3-cycle, multiply accumulate

MAC #lk,dma

	Cycle Timings for a Single Instruction					
	PR	PDA	PSA	PE		
Operand1 DARAM/ROM	3	3	3	3+2p _{code}		
Operand2 DARAM						
Operand1 SARAM	3	3	3	3+2p _{code}		
Operand2 DARAM						
Operand1 Ext	3+p _{op1}	3+p _{op1}	3+p _{op1}	3+p _{op1} +2p _{code}		
Operand2 DARAM						
Operand1 DARAM/ROM	3	3	3	3+2p _{code}		
Operand2 SARAM						
Operand1 SARAM	3	3	3	3+2p _{code}		
Operand2 SARAM	4†	4†	4†	4+2p _{code} †		
Operand1 Ext	3+p _{op1}	3+p _{op1}	3+p _{op1}	3+p _{op1} +2p _{code}		
Operand2 SARAM						
Operand1 DARAM/ROM	3+d _{op2}	3+d _{op2}	3+d _{op2}	3+d <i>o</i> p <i>2</i> +2p _{code}		
Operand2 Ext						
Operand1 SARAM	3+d _{op2}	3+d _{op2}	3+d _{op2}	3+d _{op2} +2p _{code}		
Operand2 Ext						
Operand1 Ext	4+p _{op1} +d _{op2}	4+p _{op1} +d _{op2}	4+p _{op1} +d _{op2}	4+p _{op1} +d _{op2} +2p _{code}		
Operand2 Ext						
Cycle Timings for a Repeat (RPT) Execution						
	PR	PDA	PSA	PE		
Operand1 DARAM/ROM	n+2	n+2	n+2	n+2+2p _{code}		
Operand2 DARAM						
Operand1 SARAM	n+2	n+2	n+2	n+2+2p _{code}		
Operand2 DARAM						

Cycle Timings for a Repeat (RPT) Execution (Continued)					
	PR	PDA	PSA	PE	
Operand1 Ext	n+2+np _{op1}	n+2+np _{op1}	n+2+np _{op1}	n+2+np _{op1} +2p _{code}	
Operand2 DARAM	n 12	n 12		n 1919n	
Operand2 SARAM	11+2	11+2	N+2	n+2+2p _{code}	
Operand1 SARAM	n+2	n+2	n+2	n+2+2p _{code}	
Operand2 SARAM	2n+2†	2n+2†	2n+2†	2n+2†	
Operand1 Ext	n+2+np _{op1}	n+2+np _{op1}	n+2+np _{op1}	n+2+np _{op1} +2p _{code}	
Operand2 SARAM					
Operand1 DARAM/ROM	n+2+nd _{op2}	n+2+nd _{op2}	n+2+nd _{op2}	n+2+nd _{op2} +2p _{code}	
Operand2 Ext					
Operand1 SARAM	n+2+nd _{op2}	n+2+nd _{op2}	n+2+nd _{op2}	n+2+nd _{op2} +2p _{code}	
Operand2 Ext					
Operand1 Ext	2n+2+np _{op1} +n	2n+2+np _{op1} +n	2n+2+np _{op1} +	2n+2+np _{op1} +nd _{op2} +	
Operand2 Ext	d _{op2}	d _{op2}	nd _{op2}	2p _{code}	

[†] If both operands are in the same SARAM block.

Class XX

1-word, 2-cycle, multiply-accumulate

MADS dma

Cycle Timings for a Single Instruction					
	PR	PDA	PSA	PE	
Operand1 DARAM/ROM	2	2	2	2+p _{code}	
Operand2 DARAM					
Operand1 SARAM	2	2	2	2+p _{code}	
Operand2 DARAM					
Operand1 Ext	2+p _{op1}	2+p _{op1}	2+p _{op1}		
Operand2 DARAM					
Operand1 DARAM/ROM	2	2	2	2+p _{code}	
Operand2 SARAM					
Operand 1 SARAM	2	2	2	2+p _{code}	
Operand2 SARAM	3†	3†	3†	3+p _{code} †	
Operand1 Ext	2+p _{op1}	2+p _{op1}	2+p _{op1}	2+p <i>o</i> p1+p _{code}	
Operand2 SARAM					
Operand1 DARAM/ROM	2+d _{op2}	2+d _{op2}	2+d _{op2}	2+d _{op2} +p _{code}	
Operand2 Ext					

Cycle Timings for a Single Instruction (Continued)					
	PR	PDA	PSA	PE	
Operand1 SARAM	2+d _{op2}	2+d _{op2}	2+d _{op2}	2+d _{op2} +p _{code}	
Operand2 Ext					
Operand1 Ext	3+p _{op1} +d _{op2} +p _{code}				
Operand2 Ext					
	Cycle Timing	s for a Repeat (RP	T) Execution		
	PR	PDA	PSA	PE	
Operand1 DARAM/ROM	n+1	n+1	n+1	n+1+p _{code}	
Operand2 DARAM					
Operand1 SARAM	n+1	n+1	n+1	n+1+p _{code}	
Operand2 DARAM					
Operand1 Ext	n+1+np _{op1}	n+1+np _{op1}	n+1+np _{op1}	n+1+np _{op1} +p _{code}	
Operand2 DARAM					
Operand1 DARAM/ROM	n+1	n+1	n+1	n+1+p _{code}	
Operand2 SARAM					
Operand1 SARAM	n+1	n+1	n+1	n+1+p _{code}	
Operand2 SARAM	2n+1†	2n+1†	2n+1†	2n+1†	
Operand1 Ext	n+1+np _{op1}	n+1+np _{op1}	n+1+np _{op1}	n+1+np _{op1} +p _{code}	
Operand2 SARAM					
Operand1 DARAM/ROM	n+1+nd _{op2}	n+1+nd _{op2}	n+1+nd _{op2}	n+1+nd _{op2} +p _{code}	
Operand2 Ext					
Operand1 SARAM	n+1+nd _{op2}	n+1+nd _{op2}	n+1+nd _{op2}	n+1+nd _{op2} +p _{code}	
Operand2 Ext					
Operand1 Ext	2n+1+np _{op1} +	2n+1+np _{op1} +	2n+1+np _{op1} +	2n+1+np _{op1} +nd _{op2} +	
Operand2 Ext	nd _{op2}	nd _{op2}	nd _{op2}	Pcode	

[†] If both operands are in the same SARAM block.

Class XXI

2-word, 3-cycle, multiply accumulate with data move

MACD #lk,dma

Cycle Timings for a Single Instruction						
PR PDA PSA PE						
Operand1 SARAM Operand2 DARAM	3	3	3	3+2p _{code}		
Operand1 DARAM/ROM Operand2 DARAM	3	3	3	3+2p _{code}		

Cycle Timings for a Single Instruction (Continued)						
	PR	PDA	PSA	PE		
Operand1 Ext	3+p _{op1}	3+p _{op1}	3+p _{op1}	3+p _{op1} +2p _{code}		
Operand2 DARAM						
Operand1 DARAM/ROM	3	3	3	3+2p _{code}		
Operand2 SARAM						
Operand1 SARAM	3	3	3	3+2p _{code}		
Operand2 SARAM			4‡	4+2p _{code} ‡		
			5 [§]			
Operand1 Ext	3+p _{op1}	3+p _{op1}	3+p _{op1}	3+p _{op1} +2p _{code}		
Operand2 SARAM						
Operand1 DARAM/ROM	3+d _{op2}	3+d _{op2}	3+d _{op2}	3+d _{op2} +2p _{code}		
Operand2 Ext [§]						
Operand1 SARAM	3+d _{op2}	3+d _{op2}	3+d _{op2}	3+d _{op2} +2p _{code}		
Operand2 Ext§						
Operand1 Ext	4+p _{op1} +d _{op2}	4+p _{op1} +d _{op2}	4+p _{op1} +d _{op2}	4+p _{op1} +d _{op2} +2p _{code}		
Operand2 Ext [¶]						
	Cycle Timings for a Repeat (RPT) Execution					
	PR	PDA	PSA	PE		
Operand1 DARAM/ROM	n+2	n+2	n+2	n+2+2p _{code}		
Operand2 DARAM						
Operand1 SARAM	n+2	n+2	n+2	n+2+2p _{code}		
Operand2 DARAM						
Operand1 Ext	n+2+np _{op1}	n+2+np _{op1}	n+2+np _{op1}	n+2+np _{op1} +2p _{code}		
Operand2 DARAM						
Operand1 DARAM/ROM	2n	2n	2n	2n+2p _{code}		
Operand2 SARAM			2n+2†			
Operand1 SARAM	2n	2n	2n	2n+2p _{code}		
Operand2 SARAM	3n‡	3n‡	2n+2†	3n‡		
			3n2			
			3n+2§			
Operand1 Ext	2n+np _{op1}	2n+np _{op1}	2n+np _{op1}	2n+np _{op1} +2p _{code}		
Operand2 SARAM			2n+2+np _{op1} †			
Operand1 DARAM/ROM	n+2+nd _{op2}	n+2+nd _{op2}	n+2+nd _{op2}	n+2+nd _{op2} +2p _{code}		
Operand2 Ext [¶]						

Cycle Timings for a Repeat (RPT) Execution (Continued)				
	PR	PDA	PSA	PE
Operand1 SARAM Operand2 Ext [¶]	n+2+nd _{op2}	n+2+nd _{op2}	n+2+nd _{op2}	n+2+nd _{op2} +2p _{code}
Operand1 Ext Operand2 Ext [¶]	2n+2+np _{op1} + nd _{op2}	2n+2+np _{op1} + nd _{op2}	2n+2+np _{op1} + nd _{op2}	2n+2+np _{op1} +nd _{op2} + 2p _{code}

[†] If operand2 and code are in the same SARAM block.

¹ If both operands are in the same SARAM block.
 [§] If both operands and code are in the same SARAM block.
 ¹ Data move operation is not performed when operand 2 is in external data memory.

Class XXII

1-word, 2-cycle, multiply accumulate with data move

MADD dma

Cycle Timings for a Single Instruction				
	PR	PDA	PSA	PE
Operand1 DARAM/ROM	2	2	2	2+p _{code}
Operand2 DARAM				
Operand1 SARAM	2	2	2	2+p _{code}
Operand2 DARAM				
Operand1 Ext	2+p _{op1}	2+p _{op1}	2+p _{op1}	2+p _{op1} +p _{code}
Operand2 DARAM				
Operand1 DARAM/ROM	2	2	2	2+p _{code}
Operand2 SARAM				
Operand1 SARAM	2	2	2	2+p _{code}
Operand2 SARAM			3‡	3+p _{code} ‡
			4§	
Operand1 Ext	2+p _{op1}	2+p _{op1}	2+p _{op1}	2+p _{op1} +p _{code}
Operand2 SARAM				
Operand1 DARAM/ROM	2+d _{op2}	2+d _{op2}	2+d _{op2}	2+d _{op2} +p _{code}
Operand2 Ext [¶]				
Operand1 SARAM	2+d _{op2}	2+d _{op2}	2+d _{op2}	2+d _{op2} +p _{code}
Operand2 Ext [¶]				
Operand1 Ext	3+p _{op1} +d _{op2} +p _{code}			
Operand2 Ext [¶]				
Cycle Timings for a Repeat (RPT) Execution				
--	--------------------------	--------------------------	--------------------------	---
	PR	PDA	PSA	PE
Operand1 DARAM/ROM	n+1	n+1	n+1	n+1+p _{code}
Operand2 DARAM				
Operand1 SARAM	n+1	n+1	n+1	n+1+p _{code}
Operand2 DARAM				
Operand1 Ext	n+1+np _{op1}	n+1+np _{op1}	n+1+np _{op1}	n+1+np _{op1} +p _{code}
Operand2 DARAM				
Operand1 DARAM/ROM	2n–1	2n-1	2n-1	2n-1+p _{code}
Operand2 SARAM			2n+1†	
Operand1 SARAM	2n-1	2n-1	2n-1	2n-1+p _{code}
Operand2 SARAM	3n–1‡	3n–1‡	2n+1†	3n-1‡
			3n–1‡	
			3n+1§	
Operand1 Ext	2n-1+np _{op1}	2n-1+np _{op1}	2n-1+np _{op1}	2n-1+np _{op1} +p _{code}
Operand2 SARAM			2n+1+np _{op1} †	
Operand1 DARAM/ROM	n+1+nd _{op2}	n+1+nd _{op2}	n+1+nd _{op2}	n+1+nd _{op2} +p _{code}
Operand2 Ext [¶]				
Operand1 SARAM	n+1+nd _{op2}	n+1+nd _{op2}	n+1+nd _{op2}	n+1+nd _{op2} +p _{code}
Operand2 Ext [¶]				
Operand1 Ext	2n+1+np _{op1} +	2n+1+np _{op1} +	2n+1+np _{op1} +	2n+1+np _{op1} +nd _{op2} +
Operand2 Ext [¶]	nd _{op2}	nd _{op2}	nd _{op2}	Pcode

[†] If operand 2 and code reside in same SARAM block.

[‡] If both operands reside in same SARAM block.

§ If both operands and code reside in same SARAM block.

[¶] Data move operation is not performed when operand2 is in external data memory.

Class XXIII

2-word, 2-cycle, memory map register load

LMMR dma,#lk

Cycle Timings for a Single Instruction					
	PR	PDA	PSA	PE	
Source DARAM	2	2	2	2+2p _{code}	
Destination MMR [‡]					
Source SARAM	2	2	2	2+2p _{code}	
Destination MMR [‡]			3†		
Source Ext	2+p _{src}	2+p _{src}	2+p _{src}	3+p _{src} +2p _{code}	
Destination MMR [‡]					

Cycle Timings for a Single Instruction (Continued)				
	PR	PDA	PSA	PE
Source DARAM	3+io _{dst}	3+io _{dst}	3+io _{dst}	5+2p _{code} +io _{dst}
Destination MMPORT				
Source SARAM	3+io _{dst}	3+io _{dst}	3+io _{dst}	5+2p _{code} +io _{dst}
Destination MMPORT			4†	
Source Ext	3+p _{src} +io _{dst}	3+p _{src} +io _{dst}	3+p _{src} +io _{dst}	6+p _{src} +2p _{code} +io _{dst}
Destination MMPORT				
	Cycle Timings fo	or a Repeat (RP	r) Execution	
	PR	PDA	PSA	PE
Source DARAM	2n	2n	2n	2n+2p _{code}
Destination MMR [§]				
Source SARAM	2n	2n	2n	2n+2p _{code}
Destination MMR [§]			2n+1†	
Source Ext	2n+nd _{src}	2n+nd _{src}	2n+nd _{src}	2n+1+nd _{src} +2p _{code}
Destination MMR [§]				
Source DARAM	3n+nio _{dst}	3n+nio _{dst}	3n+nio _{dst}	3n+3+nio _{dst} +2p _{code}
Destination MMPORT				
Source SARAM	3n+nio _{dst}	3n+nio _{dst}	3n+nio _{dst}	3n+3+nio _{dst} +2p _{code}
Destination MMPORT			3n+1+nio _{dst} †	
Source Ext	4n-1+nd _{src} +	4n-1+nd _{src} +	4n-1+nd _{src} +	4n+2+nd _{src} + nio _{dst} +
Destination MMPORT	nio _{dst}	nio _{dst}	nio _{dst}	2p _{code}

[†] If the source operand and the code are in the same SARAM block.
 [‡] Add one more cycle for peripheral memory-mapped register access.
 § Add *n* more cycles for peripheral memory-mapped register access.

Class XXIV

2-word, 2-cycle, memory map register store

SMMR dma,#lk

Cycle Timings for a Single Instruction				
<u></u>	PR	PDA	PSA	PE
Destination DARAM Source MMR [‡]	2	2	2	2+2p _{code}
Destination SARAM Source MMR [‡]	2	2	2 3†	2+2p _{code}
Destination Ext Source MMR [‡]	3+d _{dst}	3+d _{dst}	3+d _{dst}	5+d _{dst} +2p _{code}
Destination DARAM Source MMPORT	3+io _{src}	3+io _{src}	3+io _{src}	4+io _{src} +2p _{code}

Cycle Timings for a Single Instruction (Continued)				
	PR	PDA	PSA	PE
Destination SARAM	3+io _{src}	3+io _{src}	3+io _{src}	3+io _{src} +2p _{code}
Source MMPORT			4+io _{src} †	
Destination Ext	4+io _{src} +d _{dst}	4+io _{src} +d _{dst}	4+io _{src} +d _{dst}	6+io _{src} +d _{dst} +2p _{code}
Source MMPORT				
	Cycle Timing	gs for a Repeat (F	PT) Execution	
	PR	PDA	PSA	PE
Destination DARAM	2n	2n	2n	2n+2p _{code}
Source MMR [§]				
Destination SARAM	2n	2n	2n	2n+2p _{code}
Source MMR [§]			2n+2†	
Destination Ext	3n+nd _{dst}	3n+nd _{dst}	3n+nd _{dst}	3n+3+nd _{dst} +2p _{code}
Source MMR [§]				
Destination DARAM	2n+nio _{src}	2n+nio _{src}	2n+nio _{src}	2n+1+nio _{src} +2p _{code}
Source MMPORT				
Destination SARAM	2n+nio _{src}	2n+nio _{src}	2n+nio _{src}	2n+1+nio _{src} +2p _{code}
Source MMPORT			2n+2+nio _{src} †	
Destination Ext	5n-2+nd _{dst} +	5n-2+nd _{dst} +	5n-2+nd _{dst} +	5n+1+nd _{dst} +nio _{src} +
Source MMPORT	nio _{src}	nio _{src}	nio _{src}	2p _{code}

[†] If the destination operand and the code are in the same SARAM block.
[‡] Add one more cycle for peripheral memory-mapped register.
§ Add *n* more cycles for peripheral memory-mapped register access.

Class XXV

2-word, 3-cycle, output port

OUT dma,port

Cycle Timings for a Single Instruction				
	PR	PDA	PSA	PE
Source DARAM	3+io _{dst}	3+io _{dst}	3+io _{dst}	5+io _{dst} +2p _{code}
Source SARAM	3+io _{dst}	3+io _{dst}	3+io _{dst} 4+io _{dst} †	5+io _{dst} +2p _{code}
Source Ext	3+d _{src} +io _{dst}	3+d _{src} +io _{dst}	3+d _{src} +io _{dst}	6+d _{src} +io _{dst} +2p _{code}

Cycle Timings for a Repeat (RPT) Execution				
	PR	PDA	PSA	PE
Source DARAM	3n+nio _{dst}	3n+nio _{dst}	3n+nio _{dst}	3n+3+nio _{dst} +2p _{code}
Source SARAM	3n+nio _{dst}	3n+nio _{dst}	3n+nio _{dst} 3n+1+nio _{dst} †	3n+3+nio _{dst} +2p _{code}
Source Ext	5n–2+nd _{src} + nio _{dst}	5n–2+nd _{src} + nio _{dst}	5n–2+nd _{src} + nio _{dst}	5n+1+nd _{src} +nio _{dst} + 2p _{code}

[†] If the source operand and the code are in the same SARAM block.

Class XXVI

2-word, 2-cycle, input port

IN dma,port

Cycle Timings for a Single Instruction				
	PR	PDA	PSA	PE
Destination DARAM	2+io _{src}	2+io _{src}	2+io _{src}	3+io _{src} +2p _{code}
Destination SARAM	2+io _{src}	2+io _{src}	2+io _{src} 3+io _{src} †	3+io _{src} +2p _{code}
Destination Ext	3+d _{dst} +io _{src}	3+d _{dst} +io _{src}	3+d _{dst} +io _{src}	6+d _{dst} +io _{src} +2p _{code}
	Cycle Timir	ngs for a Repeat (RPT) Execution	
Destination DARAM	2n+nio _{src}	2n+nio _{src}	2n+nio _{src}	2n+1+nio _{src} +2p _{code}
Destination SARAM	2n+nio _{src}	2n+nio _{src}	2n+nio _{src} 2n+2+nio _{src} †	2n+1+nio _{src} +2p _{code}
Destination Ext	4n–1+nd _{dst} + nio _{src}	4n–1+nd _{dst} + nio _{src}	4n–1+nd _{dst} + nio _{src}	4n+2+nd _{dst} +nio _{src} + 2p _{code}

[†] If the destination operand and the code are in the same SARAM block.

Class XXVII

1-word, 2-cycle, pipeline-protected, memory read

LDP dma; LST #0,dma; LST #1,dma, LAR ARn,dma

Cycle Timings for a Single Instruction					
PR PDA PSA PE					
Source DARAM	2	2	2	2+p _{code}	
Source SARAM	2	2	2	2+p _{code}	
			3†		
Source Ext	2+d _{src}	2+d _{src}	2+d _{src}	3+d _{src} +p _{code}	

Cycle Timings for a Repeat (RPT) Execution				
Source DARAM2n2n2n+p _{code}				
Source SARAM	2n	2n	2n 2n+1 [†]	2n+p _{code}
Source Ext	2n+nd _{src}	2n+nd _{src}	2n+nd _{src}	2n+1+nd _{src} +p _{code}

[†] If the source operand and the code are in the same SARAM block.

Class XXVIII

1-word, 2-cycle, pipeline-protected, nonrepeatable

LDP #k; LAR ARN,#k

Cycle Timings for a Single Instruction				
	PR	PDA	PSA	PE
Source DARAM	2	2	2	2+p _{code}
Source SARAM	2	2	2 3†	2+p _{code}
Source Ext	2+d _{src}	2+d _{src}	2+d _{src}	3+d _{src} +p _{code}
Cycle Timings for a Repeat (RPT) Execution				
		Not Repeatab	le	

[†] If the source operand and the code are in the same SARAM block.

Appendix D

System Migration

This appendix contains information that is necessary to upgrade a 'C25 system into a 'C5x system. The information consists of a detailed list of the programming differences and hardware and timing differences between the two generations of TMS320 DSPs. Note that the 'C50, C51, and 'C53 have the same features with the exception of memory map; so within this appendix, any reference to 'C5x applies to 'C50, 'C51, and 'C53, unless otherwise stated. This appendix contains the following:

TopicPageD.1Package and Pin LayoutD-2D.2TimingD-7D.3Instruction SetD-9D.4On-Chip Peripheral InterfacingD-11

D.1 Package and Pin Layout

The 'C25 is available in both a 68-pin CPGA and a 68-pin PLCC as shown in Figure D–1 and Figure D–2, respectively. The 'C5x devices are packaged in a 132-pin Quad Flat Pack package (QFP), as shown in Appendix A.





ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES.



Figure D–2.'C25 68-Pin Plastic Leaded Chip Carrier

Notes: A. Centerline of center pin, each side, is within 0,10 (0.004) of package centerline as determined by this dimension. B. Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side.

ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES.

When a 'C25 is upgraded to a 'C5x, there is minimal layout modification. The 'C5x signals are on the same side (except the CLKR and A0 pins) and in the same order (except the X1 and X2/CLKIN pins) as those of the 'C25. Figure D–3 shows the pin-to-pin relationship between the 'C25 and the 'C5x devices in J-leaded chip carrier packages. Note that the two devices are not drawn to scale. The power (V_{DD}) and ground (V_{SS}) signals are symmetrically positioned on the 'C5x so that, in conjunction with the OFF signal, the device is not damaged by inserting it in the wrong orientation. The 'C5x has more power and ground pins to provide higher performance and more noise immunity than the 'C25.

Figure D–3.'C25-to-'C5x Pin/Signal Relationship



Note: Pins without callouts are unassigned (reserved).

Three 'C25 signals (CLKOUT2, MSC and SYNC) are not present on the 'C5x. Because the 'C5x operates with a divide-by-two clock, it can be synchronized with reset. Therefore, there is no need for the SYNC signal. With only two phases, there are no external timings that tie to the CLKOUT2 of the 'C25.

Some of the 'C25-equivalent pins have additional capabilities on the 'C5x. The 'C5x supports external direct memory access of the on-chip single-access RAM block. For this reason, the following signals are now bidirectional:

A0–A15 = address lines STRB = memory access strobe R/W = read/write BR = bus request

The 'C5x serial port transmit clock (CLKX) can now be configured as an output that operates at one-fourth the machine clock rate. CLKX is configured as an input by reset. The 'C25 CLKX pin is always an input.

The 'C25 operates with a four-phase clock. This device's machine rate is one-fourth the CLKIN rate. CLKOUT1 and CLKOUT2 operate at the machine rate and are 90° out of phase. The 'C5x operates with a two-phase clock. The device's machine rate is one-half the CLKIN rate. In addition, the 'C5x offers a divide-by-one clock input feature so that the device's machine rate equals the CLKIN rate. CLKOUT1 operates at the machine rate. Figure D–4 shows both the 'C25 and the 'C5x clocking schemes.

Figure D-4.'C25 and 'C5x Clocking Schemes



The 'C5x MP/MC (microprocessor/microcomputer) pin is sampled only while RS is low. Changes on this pin are ignored while RS is high. The mode can be changed during execution by changing the MP/MC bit in the PMST register. On the 'C25, any change on the MP/MC pin affects the operation of the device, regardless of the state of RS.

The 'C5x IACK signal goes low only on the first machine cycle of the fetch of the first word of the interrupt vector. The 'C25 IACK goes low on each wait-state cycle, as well as on the first machine cycle, but it is valid only during CLKOUT1 low (during CLKOUT1 high, it has a specific meaning for emulator/ test operations). Figure D–5 illustrates this difference.

The 'C5x device includes some additional functions not included with the 'C25. These functions and associated pins are as follows:

- TDM serial port = TCLKR, TCLKX, TDR, TDX, TADD, TFRM
- Emulation interface = EMU0, EMU1/OFF, IAQ, TCK, TDI, TDO, TMS, TRST
- Timer borrow = TOUT
- Divide-by-one clock = CLKIN2, CLKMD1, and CLKMD2
- Fourth external interrupt = INT4
- Nonmaskable interrupt = NMI
- Read enable = RD
- □ Write enable = WE

The 'C5x package also includes 12 additional power and 13 additional ground pins. These additional power and ground pins enable the device to operate at much faster speeds. Twenty pins are reserved for future 'C5x spinoff devices.





D.2 Timing

The 'C25 and the 'C5x operate with some timing differences. These timing differences include aspects of the on-chip operation as well as aspects of the external memory interfacing. One key difference is that the 'C5x is capable of operating at two to three times the speed of a 'C25. Another key difference is that the 'C25 operates with a three-deep pipeline, while the 'C5x operates with a four-deep pipeline. Key differences in the external memory interface encompass the faster 'C5x and include certain external interface enhancements. The final key difference is that some compatible operations execute in a different number of machine cycles. This section describes these differences.

D.2.1 Device Clock Speed

The 'C25 operates its machine cycles with a divide-by-four clocking scheme. The 'C5x uses a divide-by-two clocking scheme. This means that a 'C25, operating with a 40-MHz CLKIN, executes its machine cycles within 100 ns, while the 'C5x, which is operating with the same CLKIN, executes its machine cycles in 50 ns. This clocking arrangement changes the way that the signals of the devices are specified. Many of the 'C25 timing values, given in the *TMS320 Second-Generation Digital Signal Processor Data Sheet*, are specified as quarter-phase (Q) \pm N ns. The timing values of the 'C5x are defined in half-phases (H).

D.2.2 Pipeline

The 'C25 operates with a three-deep pipeline, while the 'C5x operates with a four-deep pipeline. This means that anytime there is a program counter (PC) discontinuity (for example, branch, call, return, interrupt, etc.), it takes four cycles to complete with the 'C5x, whereas it takes three cycles on the 'C25. The 'C5x, however, also has delayed instructions that take only two cycles to complete.

D.2.3 External Memory Interfacing

The 'C5x is designed to execute external memory operations with the same signals as the 'C25. As mentioned above, the 'C5x operates at twice the instruction rate of the 'C25 when both operate with the same input clock. The 'C5x uses its software wait-state generators to compensate for this interface difference. The 'C5x device, operating with one software wait state, has similar memory timing to the 'C25 operating with no wait states. However, external writes require two cycles on the 'C5x devices. The exact timing of the signals differ because of the more advanced process used with the 'C5x.

The 'C5x has two additional memory interface signals to reduce the amount of external interfacing circuitries. The RD signal can be used to interface direct-

ly to the output enable pin of another device, while the WE signal can be directly connected to the write enable pin of another device. This alleviates the need of gating \overline{STRB} and R/W to generate the equivalent signals.

D.2.4 Execution Cycle Times

Some of the 'C25 instructions require additional cycles or program words to execute on the 'C5x. The function of these instructions is the same, but the format and pipeline execution are enhanced to operate with the 'C5x architecture.

The IN and OUT instructions are now two-word instructions. They execute on the 'C5x in the same number of cycles as with the 'C25, but the assembler generates a two-word instruction for the 'C5x. Note that the 'C5x IN and OUT instructions behave differently in RPT mode. See Chapter 4 for details. Two words are used because the 'C5x can address 65,536 I/O ports; the 'C25 addresses 16. The 'C5x can address sixteen of its I/O ports in data memory space. This allows any instruction with data-memory-addressing capability to also read or write directly to an I/O port instead of having to pass it through a temporary on-chip data memory location. For example, a value can be read directly from an external analog-to-digital converter into the ALU via an I/O port.

The modification of the three mode bits of the serial port are executed in two-cycle/two-word instructions with the 'C5x. However, any or all of three bits can be modified with one instruction without affecting other bits in the register. This is done with the PLU instructions.

The NORM instruction modifies the auxiliary register (AR) on the execute (fourth) phase of the pipeline, while the ARAU operations occur on the decode (second) phase. The two instructions following a NORM instruction should not use the same auxiliary register for an address. If the two instructions following NORM change the auxiliary register pointer (ARP), then the NORM update of the AR is executed on the new ARP, not the old one. See Chapter 4 for NORM instruction description. The assembler supports an optional way to test for this condition and automatically compensate by adding NOP instructions to the code. This modification is made to the listing and object files and does not affect your source code.

Unlike the 'C25, the auxiliary registers are also accessible in the data address space on the 'C5x. This allows these registers to be loaded with the CALU instructions for advanced-addressing modes. However, take care when using this feature because the CALU operations write to the auxiliary registers on the execute phase of the pipeline and, therefore, are subject to the same characteristics of the NORM instruction. The assembler supports the option to flag these conflicts for resolution.

D.3 Instruction Set

The 'C5x instruction set is a superset of the 'C25 instruction set. The instruction set of the 'C25 is upward source-code compatible. This means that all of the instruction features of the 'C25, implemented and code written for the 'C25, can be reassembled to run on the 'C5x.

The serial port mode control bits have been moved from the status registers to the serial port control register. Because they are no longer part of the CPU registers, they no longer have direct instructions to set or clear them. The bits of the SPC can be manipulated easily with the PLU instructions. The following table shows the instructions used to replace the serial port instructions (note that the data page pointer must be set to zero to execute these new instructions):

'C25	'C5x	
RFSM	APL	#0FFF7h,SPC
SFSM	OPL	#8,SPC
RTXM	APL	#0FFDFh,SPC
STXM	OPL	#020h,SPC
FORT0	APL	#0FFFBh,SPC
FORT1	OPL	#4,SPC

Note that any or all three bits can be set in one execution of the OPL instruction, while any or all three bits can be cleared using the APL. The bits can be toggled with the XPL instruction. The I/O ports of the device are addressable in data memory space on the 'C5x devices. This means any instruction that can address data memory can also address the I/O ports.

There are a number of new instructions on the 'C5x devices. These instructions provide a more orthogonal addressing scheme and exercise the new CPU enhancements. To simplify the description of the instruction set, a number of different instructions are combined into single new instructions with additional operand formats, as in this example:

'C25		'C5x	
ADD	*+	ADD	*+
ADDK	0FFh	ADD	#0FFh
ADLK	0FFFFh	ADD	#0FFFFh
ADDH	*+	ADD	*+,16

Refer to Chapter 4 for the detailed discussion of the instruction set.

The IDLE instruction, when executed, stops the CPU from fetching and executing instructions until an unmasked interrupt occurs. The 'C25 automatically enables the interrupts globally with the execution of the IDLE instruction; this saves the extra instruction word/cycle required to execute the EINT (enable interrupts globally) instruction. Upon receipt of the interrupt, the 'C25 executes the interrupt vector and resumes operations. The 'C5x does not automatically enable the interrupts globally with its IDLE instruction. If the interrupts are not globally enabled, then the CPU resumes execution with the instructions following the IDLE instruction, without taking the interrupt trap. If the interrupts are globally enabled, the 'C5x operates like the 'C25. In addition, a second lowpower mode is available with IDLE2 instruction. This mode operates the same as IDLE except that the CPU will resume only after an external interrupt. See Chapter 4 for IDLE/IDLE2 instruction details.

The 'C5x repeat counter is 16 bits wide (the 'C25 repeat counter is 8 bits wide). This means that, when loading from RAM, the RPT instruction supports repeat counts up to 65,536. The assembler allows the RPT to support a16-bit immediate repeat count also. Note that RPT with long immediate addressing is, however, a two-word instruction.

D.4 On-Chip Peripheral Interfacing

The 'C5x has more peripherals than the 'C25; many 'C5x peripherals are enhancements of the 'C25 peripherals. The 'C25 has three peripheral circuits: serial port, timer, and 16 I/O ports. In addition to these peripherals, the 'C5x has software wait states and a divide-by-one clock.

The serial port of the 'C5x has been enhanced in that the CLKX pin can be configured as either an input or an output (CLKX is always an input on the 'C25). CLKX is configured as an input upon a device reset to maintain compatibility with the 'C25. The new serial port status bits are now mapped to a memory-mapped register that is used exclusively for the serial port. The serial port modes are no longer controlled via status register 1. Therefore, serial port modes that are changed by using LST1 instruction will no longer work. The mode bits must be set/reset via the serial port control register (SPC). The data transmit (DXR) and data receive (DRR) registers have been moved in the memory map from locations 1 and 0 to 33 and 32, respectively.

The timer has been enhanced on the 'C5x to include a divide-down factor of 1 to 17 and can be stopped or reset via software. These additional features are controlled via the timer control register (TCR). Upon reset, the divide-down factor is set to 1, and the timer is enabled to maintain compatibility with the 'C25. The timer (TIM) and period (PRD) registers have been moved in the memory map from locations 2 and 3 to locations 36 and 37, respectively.

The 16 input/output ports of the 'C5x are addressable in the data memory space. This allows direct access of the I/O space by the core CPU and supports bit operation in the I/O space via the PLU. The I/O space is increased from 16 ports to 65,536 ports. However, no additional decode circuitry is necessary if only 16 ports are used.

The 'C5x includes software wait-state generators that are mapped on 16K-word page sizes in the program and data memory spaces. There are also wait-state generators for the I/O ports. The I/O space wait-state generators can be mapped on two-word or on 8K-word boundaries. These wait-state generators allow the system to be programmed for 0, 1, 2, 3, 4, or 7 wait states, eliminating the need of an off-chip interfacing circuitry. External access wait states can be extended further via the READY signal.

System Migration

Appendix E

XDS510 Design Considerations

The 'C5x DSPs support emulation through a dedicated emulation port. The emulation port is a superset of the IEEE 1149.1 (JTAG) standard and can be accessed by the XDS510 emulator. For details on the JTAG protocol, refer to the IEEE 1149.1 specification. The information in this appendix supports XDS510 Cable #2563988-001 Rev B.

This appendix contains the following sections

TopicPageE.1Cable Header SignalsE-2E.2Bus ProtocolE-3E.3Cable PodE-4E.4Target System Test ClockE-7E.5Multiprocessor ConfigurationE-8E.6Emulation Timing CalculationsE-11

E.1 Cable Header and Signals

To perform emulation with the XDS510, your target system must have a 14-pin header (two 7-pin rows) with connections as shown in Figure E-1. Table E-1 describes the emulation signals.

Although you can use other headers, recommended parts include:

Straight header, unshrouded	DuPont 67996–1	Electronics [®] 14	part	number
Right-angle header, unshrouded	DuPont 68405–1	Electronics [®] 14	part	number

Figure E–1. Header Signals and Header Dimensions

TMS TDI PD (+5 V) TDO TCK_RET TCK EMU0	1 3 5 7 9 11 13	2 4 6 8 10 12 3 14	TRST GND No pin (key) GND GND GND EMU1	Header Dimensions: Pin-to-pin spacing: 0.100 in. (X,Y) Pin width: 0.025 in. square post Pin length: 0.235 in., nominal
--	-----------------------------------	--------------------------------------	--	--

Table E-1.XDS510 Header Signal Description

Signal	State	Target State	Description
TMS	0	. 1	JTAG test mode select.
TDI	0	I	JTAG test data input.
TDO	1	0	JTAG test data output.
тск	о	I	JTAG test clock. TCK is a 10-MHz clock source from the emulation cable pod. This signal can be used to drive the system test clock.
TRST	0	I	JTAG test reset.
EMUO	I	· I/O	Emulation pin 0.
EMU1	I	I/O	Emulation pin 1.
PD	I	ο	Presence detect. Indicates that the emulation cable is connected and that the target is powered up. PD should be tied to +5 volts in the target system.
TCK_RET	I	0	JTAG test clock return. Test clock input to the XDS510 emulator. May be a buffered or unbuffered version of TCK.

E.2 Bus Protocol

The IEEE 1149.1 specification covers the requirements for JTAG bus slave devices ('C5x) and provides certain rules. Those rules are summarized as follows:

- The TMS/TDI inputs are sampled on the rising edge of the TCK signal of the device.
- The TDO output is clocked from the falling edge of the TCK signal of the device.

When JTAG devices are daisy-chained together, the TDO of one device has approximately a half TCK cycle set up to the next device's TDI signal. This type of timing scheme minimizes race conditions that would occur if both TDO and TDI were timed from the same TCK edge. The penalty for this timing scheme is a reduced TCK frequency.

The IEEE 1149.1 specification does not provide rules for JTAG bus master (XDS510) devices. Instead, it states that it expects a bus master to provide bus slave compatible timings. The XDS510 provides timings that meet the bus slave rules and also provides an optional timing mode that allows you to run the emulation at a much higher frequency for improved performance.

E.3 Cable Pod

Figure E–2 shows a portion of the XDS510 emulator cable pod. These are the functional features of the emulator pod:

- Signals TDO and TCK_RET can be parallel-terminated inside the pod if required by the application. The default is that these signals are not terminated.
- Signal TCK is driven with a 74AS1034 device. Because of the high current drive (48 mA I_{OL}/I_{OH}), this signal can be parallel-terminated. If TCK is tied to TCK_RET, then you can use the parallel terminator in the pod.
- Signals TMS and TDI can be generated from the falling edge of TCK_RET, according to the IEEE 1149.1 bus slave device timing rules. They can also be driven from the rising edge of TCK_RET, which allows a higher TCK_RET frequency. The default is to match the IEEE 1149.1 slave device timing rules. This is an emulator software option that can be selected when the emulator is invoked. In general, single-processor applications can benefit from the higher clock frequency. However, in multiprocessing applications, you may wish to use the IEEE 1149.1 bus slave timing mode to minimize emulation system timing constraints.
- Signals TMS and TDI are series-terminated to reduce signal reflections.
- A 10-MHz test clock source is provided. You may also provide your own test clock for greater flexibility.

Figure E-2. Emulator Pod Interface



Figure E–3 and Table E–2 show the signal timings for the XDS510. Timing parameters are calculated from standard data sheet parts used in the cable pod. These timings are for reference only. Texas Instruments does not test or guarantee these timings.

The emulator pod uses TCK_RET as its clock source for internal synchronization. TCK is provided as an optional target system test clock source.

Figure E-3. Emulator Pod Timings



Table E-2. Emulator Pod Timing Parameters

No.	Reference	Description	Min	Max	Unit
1	t _{TCKmin} t _{TCKmax}	TCK_RET period	35	200	ns
2	t _{TCKhighmin}	TCK_RET high pulse duration	15		ns
3	t _{TCKlowmin}	TCK_RET low pulse duration	15		ns
4	t _d (XTMXmin) t _d (XTMXmax)	TMS/TDI valid from TCK_RET low (default timing)	6	20	ns
5	t _d (XTMSmin) t _d)XTMSmax)	TMS/TDI valid from TCK_RET high (optional timing)	7	24	ns
6	t _{su(XTDOmin)}	TDO setup time to TCK_RET high	3		ns
7	t _{hd} (XTDOmin)	TDO hold time from TCK_RET high	12		ns

It is extremely important to provide high-quality signals between the emulator and the target processor. If the distance between the emulation header and the processor is greater than 6 inches, the emulation signals should be buffered. Sections E.4 and E.5 illustrate typical connections between the target processor and the emulation header.

E.4 Target System Test Clock

Figure E–4 shows an application with the system test clock generated in the target system. In this application the TCK signal is left unconnected.





There are two benefits to having the target system generate the test clock:

- 1) You can set the test clock frequency to match your system requirements. The emulator provides only a single 10-MHz test clock.
- 2) You may have other devices in your system that require a test clock when the emulator is not connected.

E.5 Multiprocessor Configuration

Figure E–5. Multiprocessor Connections



Figure E–5 shows a typical multiprocessor configuration. This is a daisychained configuration (TDO-TDI daisy-chained), which meets the minimum requirements of the IEEE 1149.1 specification. The emulation signals in this example are buffered to isolate the processors from the emulator and provide adequate signal drive for the target system. One of the benefits of a JTAG test interface is that you can generally slow down the test clock to eliminate timing problems. Several key points to multiprocessor support are as follows:

- The processor TMS, TDI, TDO, and TCK should be buffered through the same physical package to control timing skew better.
- The input buffers for TMS, TDI, and TCK should have pullups to 5 volts. This will hold these signals at a known value when the emulator is not connected. A pullup of 4.7 k Ω or greater is suggested.
- Buffering EMU0 and EMU1 is optional, but highly recommended to provide isolation. These are not critical signals and do not need to be buffered through the same physical package as TMS, TCK, TDI, and TDO. Buffered and unbuffered signals are shown in Figure E–6 and Figure E–7.

No signal buffering. In this situation, the distance between the header and the processor should be no more than 6 inches.

Figure E–6. Unbuffered Signals



Emulation signals buffered. The distance between the emulation header and the processor is greater than 6 inches. The emulation signals —TMS, TDI, TDO, and TCK_RET— are buffered through the same package.

Figure E–7. Buffered Signals



The EMU0 and EMU1 signals must have pullups to 5 volts. The pullup resistor value should be chosen to provide a signal rise time less than 10 μs. A 4.7-kΩ resistor is suggested for most applications. EMU0 – 1 are I/O pins on the 'C4X and 'C5X; however, they are only inputs to the XDS510. In general, these pins are used in multiprocessor systems to provide global run/stop operations.

□ It is extremely important to provide high quality signals, especially on the processor TCK and the emulator TCK_RET signal. In some cases, this may require you to provide special PWB trace routing and to use termination resistors to match the trace impedance. The emulator pod does provide optional internal parallel terminators on the TCK_RET and TDO. TMS and TDI provide fixed series termination.

E.6 Emulation Timing Calculations

The following are a few examples on how to calculate the emulation timings in your system. For actual target timing parameters, see the appropriate device data sheets.

Assumptions:

t _{su(TTMS)}	Target TMS/TDI setup to TCK high	10 ns
t _{h(TTMS)}	Target TMS/TDI hold from TCK high	5 ns
td(TTDO)	Target TDO delay from TCK low	15 ns
t _{d(bufmax)}	Target buffer delay maximum	10 ns
t _{d(bufmin)}	Target buffer delay minimum	1 ns
t(_{bufskew)}	Target buffer skew between two devices in the same package: [td/bufmax) = td/bufmin] × 0.15	1.35 ns
t _{tckfactor}	Assume a 40/60 duty cycle clock	0.4
Given in Tal	ble E–2 (page E-6):	
t _{d(XTMSmax)}	XDS510 TMS/TDI delay from TCK_RET low, maximum	20 ns
t _{d(XTMX)}	min XDS510 TMS/TDI delay from TCK_RET low, minimum	6 ns
t _{d(XTMSmax)}	XDS510 TMS/TDI delay from TCK_RET high, max	24 ns
t _{d(XTMXmin)}	XDS510 TMS/TDI delay from TCK_RET high, minimum	7 ns
t _{su(XTDOmin)}	TDO setup time to XDS510 TCK_RET high	3 ns
There are tw	o key timing naths to consider in the emulation design:	

There are two key timing paths to consider in the emulation design:

(1) the TCK_RET/TMS/TDI (t_{prdtck_TMS}) path, and

(2) the TCK_RET/TDO (t_{prdtck_TDO}) path.

In each case, the worst case path delay is calculated to determine the maximum system test clock frequency.

Case 1: Single processor, direct connection, TMS/TDI timed from TCK_RET low (default timing).

 $t_{prdtck_TMS} = [t_{(d(XTMSmax)} + t_{su(TTMS)}] / t_{tckfactor}$ = (20 ns + 10 ns) / 0 .4 = 75 ns (13.3 MHz) $t_{prdtck_TDO} = [t_{(d(TTDO)} + t_{su(XTDOmin)}] / t_{tckfactor}$ = (15 ns + 3 ns) / 0.4

= 45 ns (22.2 MHz)

In this case, the TCK/TMS path is the limiting factor.

- **Case 2:** Single processor, direct connection, TMS/TDI timed from TCK_RET high (optional timing).
 - $t_{prdtck_TMS} = t_{d}(XTMSmax) + t_{su}(TTMS) \\
 = (24 ns + 10 ns) \\
 = 34 ns (29.4 MHz) \\
 t_{prdtck_TDO} = [t_{d}(TTDO) + t_{su}(XTDOmin)] / t_{tckfactor} \\
 = (15 + 3) / 0.4 \\
 = 45 ns (22.2 MHz)$

In this case, the TCK/TDO path is the limiting factor. One other thing to consider in this case is the TMS/TDI hold time. The minimum hold time for the XDS510 cable pod is 7 ns, which meets the 5-ns hold time of the target device.

Case 3: Single/multiple processor, TMS/TDI buffered input; TCK_RET/TDO buffered output, TMS/TDI timed from TCK_RET high (optional timing).

^t prdtck_TMS	= t _d (XTMSmax) + t _{su(TTMS)} + 2t _{d(bufmax)} = 24 ns + 10 ns + 2 (10) = 54 ns (18.5 MHz)
t _{prdtck_TDO}	= [td(TTDO) + t _{su} (XTDOmin) + t _(bufskew)] / t _{tckfactor} = (15 ns + 3 ns + 1.35 ns) / 0.4
	= 58.4 ns (20.7 MHz)

In this case, the TCK/TMS path is the limiting factor. The hold time on TMS/TDI is also reduced by the buffer skew (1.35 ns) but still meets the minimum device hold time.

Case 4: Single/multiprocessor, TMS/TDI/TCK buffered input; TDO buffered output, TMS/TDI timed from TCK_RET low (default timing).

^t prdtck_TMS	 = [td(XTMSmax) + tsu(TTMS) + tbufskew] / tckfactor = (24 ns + 10 ns + 1.35 ns) / 0.4 = 88.4 ns (11.3 MHz)
t _{prdtck} _TDO	= [t _{d(TTDO)} + t _{su(XTDOmin)} + t _{d(bufmax)}] / t _{ckfactor} = (15 ns + 3 ns + 10 ns) / 0.4 = 70 ns (14.3 MHz)

In this case, the TCK/TMS path is the limiting factor.

In a multiprocessor application, it is necessary to ensure that the EUM0–1 lines can go from a logic low level to a logic high level in less than 10 μ s. This can be calculated as follows (remember that t = 5 RC):

t _{rise}	=	5(R _{pullup} × N _{devices} × C _{load_per_device})
	=	$5(4.7k\Omega \times 16 \times 15pF)$
	=	5.64 μs

XDS510 Design Considerations

Appendix F

Analog Interface Peripherals and Applications

Texas Instruments offers many products for total system solutions, including memory options, data acquisition, and analog input/output devices. This appendix describes a variety of devices that interface directly to the TMS320 DSPs in rapidly expanding applications.

Topic

Page

F.1	Multimedia Applications F-2
F.2	Telecommunications Applications F-5
F.3	Dedicated Speech Synthesis Applications F-10
F.4	Servo Control/Disk Drive Applications F-12
F.5	Modem Applications F-15
F.6	Advanced Digital Electronics Applications for Consumers F-18

F.1 Multimedia Applications

Multimedia integrates different media through a centralized computer. These media can be visual or audio and can be input to or output from the central computer via a number of technologies. The technologies can be digital based or analog based (such as audio or video tape recorders). The integration and interaction of media enhances the transfer of information and can accommodate both analysis of problems and synthesis of solutions.

Figure F–1 shows both the central role of the multimedia computer and the multimedia system's ability to integrate the various media to optimize information flow and processing.

Figure F–1. System Block Diagram



F.1.1 System Design Considerations

Multimedia systems can include various grades of audio and video quality. The most popular video standard currently used (VGA) covers 640×480 pixels with 1, 2, 4, and 8-bit memory-mapped color. Also, 24-bit true color is supported, and 1024×768 (beyond VGA) resolution has emerged. There are two grades of audio. The lower grade accommodates 11.25-kHz sampling for 8-bit monaural systems, while the higher grade accommodates 44.1-kHz sampling for 16-bit stereo.

Audio specifications include a musical instrument digital interface (MIDI) with compression capability, which is based on keystroke encoding, and an input/ output port with a 3-disc voice synthesizer. In the media control area, video disc, CD audio, and CD ROM player interfaces are included. Figure F–2 shows a multimedia subsystem.

The TLC32047 wide-band analog interface circuit (AIC) is well suited for multimedia applications because it features wide-band audio and up to 25-kHz sampling rates. The TLC32047 is a complete analog-to-digital and digital-toanalog interface system for the TMS320 DSPs. The nominal bandwidths of the filters accommodate 11.4 kHz, and this bandwidth is programmable. The application circuit shown in Figure F–2 handles both speech encoding and modem communication functions, which are associated with multimedia applications.



Figure F-2. Multimedia Speech Encoding and Modem Communication

Figure F–3 shows the interfacing of the 'C25 DSP to the TLC32047 AIC that constitutes the building blocks of the 9600-bps V.32 bis modem shown in Figure F–2.

Figure F-3. TMS320C25 to TLC32047 Interface



F.1.2 Multimedia-Related Devices

As shown in Table F–1, TI provides a complete array of analog and graphics interface devices. These devices support the TMS320 DSPs for complete multimedia solutions.

Device	Description	I/O	Resolu- tion (Bits)	Conversion CLK Rate	Application
TLC320AC01	Analog interface (5 V only)	Serial	14	43.2 kHz	Portable modem and speech, multimedia
TLC32047	Analog interface (11.4-kHz BW) (AIC)	Serial	14	25 kHz	Speech, modem, and multimedia
TLC32046	Analog interface (AIC)	Serial	14	25 kHz	Speech and modems
TLC32044	Analog interface (AIC)	Serial	14	19.2 kHz	Speech and modems
TLC32040	Analog interface (AIC)	Serial	14	19.2 kHz	Speech and modems
TLC34075/6	Video palette	Parallel	Triple 8	135 MHz	Graphics
TLC34058	Video palette	Parallel	Triple 8	135 MHz	Graphics
TLC5502/3	Flash ADC	Parallel	8	20 MHz	Video
TLC5602	Video DAC	Parallel	8	20 MHz	Video
TLC5501	Flash ADC	Parallel	6	20 MHz	Video
TLC5601	Video DAC	Parallel	6	20 MHz	Video
TLC1550/1	ADC	Parallel	10	150 kHz	Servo ctrl / speech
TLC32071	Analog interface (AIC)	Parallel	8	1 MHz	Servo ctrl / disk drive
TMS57013/4	Dual audio DAC+ digital filter	Serial	16/18	32, 37.8, 44.1, 48 kHz	Digital audio

Table F-1.Data Converter ICs

Table F–2. Switched-Capacitor Filter ICs

Device	Function	Order	Roll-Off	Power Out	Power Down
TLC2470	Differential audio filter amplifier	4	5 kHz	500 mW	Yes
TLC2471	Differential audio filter amplifier	4	3.5 kHz	500 mW	Yes
TLC10/20	General-purpose dual filter	2	CLK + 50 CLK + 100	N/A	No
TLC04/14	Low pass, Butterworth filter	4	CLK + 50 CLK + 100	N/A	No

For application assistance or additional information, please call TI Linear Applications at (214) 997–3772.

F.2 Telecommunications Applications

The TI linear product line focuses on three primary telecommunications application areas: subscriber instruments (telephones, modems, etc.), central office line card products, and personal communications. Subscriber instruments include the TCM508x DTMF tone encoder family, the TCM150x tone ringer family, the TCM1520 ring detector, and the TCM3105 FSK modem. Central office line card products include the TCM29Cxx combo (combined PCM filter plus codec) family, the TCM420x subscriber line control circuit family, and the TCM1030/60 line card transient protector. Personal communication (PCN) and cellular products include the TCM320AC3x family of 5-volt voice-band audio processors (VBAP).

TI continues to develop new telecom integrated circuits, such as a high-performance 3-volt combo family for personal communications applications, and an RF power amplifier family for hand-held and mobile cellular phones.

System Design Considerations. The size, network complexity, and compatibility requirements of telecommunications central office systems create demanding performance requirements. Combo voice-band filter performance is typically \pm 0.15 dB in the passband. Idle channel noise must be on the order of 15 dBrnc0. Gain tracking (S/Q) and distortion must also meet stringent requirements. The key parameters for a SLIC device are gain, longitudinal balance, and return loss.




The TCM320AC36 combo interfaces directly to the 'C25 serial port with a minimum of external components, as shown in Figure F–4. Half of hex inverter U3 and crystal Y1 form an oscillator that provides clock timing to the TCM320AC36. The synchronous 4-bit counters U1 and U2 generate an 8-kHz frame sync signal. DCLKR on the TCM320AC36 is connected to V_{DD}, placing the combo in fixed data-rate mode. Two 20-k Ω resistors connected to ANLGIN and MIC_GS set the gain of the analog input amplifier to 1. The timing is shown in Figure F–5.



Figure F-5. DSP/Combo Interface Timing

Telecommunications-Related Devices. Data sheets for the devices in Table F–3 are contained in the *1991 Telecommunications Circuits Databook*, (literature number SCTD001). To request your copy, contact your nearest Texas Instruments field sales office.

For further information on these telecommunications products, please call TI Linear Applications at (214) 997–3772.

Device Number	Coding Law	Clock Rates MHz [†] # of Bits		Comments
		Codec/Filter		
TCM29C13	A and μ	1.544, 1.536, 2.048	8	C.O. and PBX line cards
TCM29C14	A and μ	1.544, 1.536, 2.048	8	Includes 8th-bit signal
TCM29C16	μ	2.048	8	16-pin package
TCM29C17	A	2.048	8	16-pin package
TCM29C18	μ	2.048	8	Low-cost DSP interface
TCM29C19	μ	1.536	8	Low-cost DSP interface
TCM29C23	A and μ	Up to 4.096	8	Extended frequency range
TCM29C26	A and μ	Up to 4.096	8	Low-power TCM29C23
TCM320AC36	$\boldsymbol{\mu}$ and Linear	Up to 4.096	8 and 13	Single voltage (+5) VBAP
TCM320AC37	A and Linear	Up to 4.096	8 and 13	Single voltage (+5) VBAP
TCM320AC38	$\boldsymbol{\mu}$ and Linear	Up to 4.096	8 and 13	Single voltage (+5) GSM
TCM320AC39	A and Linear	Up to 4.096	8 and 13	Single voltage (+5) GSM
TP3054/64	μ	1.544, 1.536, 2.048	8	National Semiconductor second source
TP3054/67	A	1.544, 1.536, 2.048	8	National Semiconductor second source
TLC320AC01	Linear	43.2 kHz	14	5-volt-only analog interface
TLC32040/1	Linear	Up to 19.2-kHz sampling	14	For high-dynamic linearity
TLC32044/5	Linear	Up to 19.2-kHz sampling	14	For high-dynamic linearity
TLC32046	Linear	Up to 25-kHz sampling	14	For high-dynamic linearity
TLC32047	Linear	Up to 25-kHz sampling	14	For high-dynamic linearity
		Transient Suppressor		
TCM1030	Transient sup	pressor for SLIC-based line	card	(30 A max)
TCM1060	Transient suppressor for SLIC-based line card			(60 A max)

[†] Unless otherwise noted

Table F-4. Switched-Capacitor Filter ICs

Device	Function	Order	Roll-Off	Power Out	Power Down
TLC2470	Differential audio filter amplifier	4	5 kHz	500 mW	Yes
TLC2471	Differential audio filter amplifier	4	3.5 kHz	500 mW	Yes
TLC10/20	General-purpose dual filter	2	CLK + 50 CLK + 100	N/A	No
TLC04/14	Low pass, Butterworth filter	4	CLK + 50 CLK + 100	N/A	No

Figure F-6. General Telecom Applications



Figure F-7. Generic Telecom Application



F.3 Dedicated Speech Synthesis Applications

For dedicated speech synthesis applications, Texas Instruments offers a family of dedicated speech synthesizer chips. This speech technology has been used in a wide range of products including games, toys, burglar alarms, fire alarms, automobiles, airplanes, answering machines, voice mail, industrial control machines, office machines, advertisements, novelty items, exercise machines, and learning aids.

Dedicated speech synthesis chips are effective in low-cost applications. The speech synthesis technology provided by the dedicated chips is either LPC (linear-predictive coding) or CVSD (continuously variable slope delta modulation). Table F–5 shows the characteristics of the TI voice synthesizers.

Table F-5. Voice Synthesizers

TI Voice Synthesizers:							
Device	Microprocessor	Synthesis Method	I/O Pins	On-Chip Memory (Bits)	External Memory	Data Rate (Bits/Sec)	
TSP50C4x	8-bit	LPC-10	20/32	64K/128K	VROM	1200–2400	
TSP50C1x	8-bit	LPC-12	10	64K/128K	VROM	1200–2400	
TSP53C30	8-bit	LPC-10	20	N/A	From host µP	1200–2400	
TSP50C20	8-bit	LPC-10	32	N/A	EPROM	1200–2400	
TMS3477	N/A	CVSD	2	None	DRAM	16K–32K	

TI has low-cost memories that are ideal for use with speech synthesizers chips. Texas Instruments can also be of assistance in developing and processing the speech data that is used in these speech synthesis systems. Table F-6 shows speech memory devices of different capabilities. Additionally, audio filters are outlined in Table F-7.

Table F-6. Speech Memories

TSP60Cxx Family of Speech ROMs									
	TSP60C18 TSP60C19 TSP60C20 TSP60C80 TSP60C81								
Size	256K	256K	256K	1M	1M				
No. of Pins	16	16	28	28	28				
Interface	Parallel 4-bit	Serial	Parallel/serial 8-bit	Serial	Parallel 4-bit				
For use with:	TSP50C1x	TSP50C4x	TSP50C4x	TSP50C4x	TSP50C1x				

Device	Function	Order	Roll-Off	Power Out	Power Down
TLC2470	Differential audio filter amplifier	4	5 kHz	500 mW	Yes
TLC2471	Differential audio filter amplifier	4	3.5 kHz	500 mW	Yes
TLC10/20	General-purpose dual filter	2	CLK + 50 CLK + 100	N/A	No
TLC04/14	Low pass, Butterworth filter	4	CLK + 50 CLK + 100	N/A	No

Table F-7. Switched-Capacitor Filter ICs

Speech Synthesis Development Tools

Software:		System:	
EVM	Code development tool	SEB	System emulator board
Speech:		SEB60Cxx	System emulator boards for speech
SAB	Speech audition board		memories
SD85000	PC-based speech analysis system		

For further information on these speech synthesis products, please call TI Linear Applications at (214) 997–3772.

F.4 Servo Control/Disk Drive Applications

Several years ago, most servo control systems used only analog circuitry. However, the growth of digital signal processing has made digital control theory a reality. Figure F–8 shows a block diagram of a generic digital control system using a DSP, along with an ADC and DAC.





In a DSP-based control system, the control algorithm is implemented via software. No component aging or temperature drift is associated with digital control systems. Additionally, sophisticated algorithms can be implemented and easily modified to upgrade system performance.

System Design Considerations. TMS320 DSPs have facilitated the development of high-speed digital servo control for disk drive and industrial control applications. Disk drives have increased storage capacity from 5 megabytes to over 1 gigabyte in the past decade, which equates to a 23,900 percent growth in capacity. To accommodate these increasingly higher densities, the data on the servo platters, whether servo-positioning or actual storage information, must be converted to digital electronic signals at increasingly closer points in relation to the platter "pick-off" point. The ADC must have increasingly higher conversion rates and greater resolution to accommodate the increasing bandwidth requirements of higher storage densities. In addition, the ADC conversion rates must increase to accommodate the shorter data retrieval access time.



Figure F–9 shows a block diagram of a disk drive control system.

Figure F–9. Disk Drive Control System Block Diagram

Table F-8 lists analog/digital interface devices used for servo control.

Table F–8. Control Related Devic

Function	Device	Bits	Speed	Channels	Interface
ADC	TLC1550	10	3–5 μs	1	Parallel
	TLC1551	10	3–5 μs	1	Parallel
	TLC5502/3	8	50 ns (flash)	1	Parallel
	TLC0820	8	1.5 μs	1	Parallel
	TLC1225	13	12 μs	1 (Diff.)	Parallel
	TLC1558	10	3–5 μs	8	Parallel
	TLC1543	10	21 μs	11	Serial
	TLC1549	10	21 μs	1	Serial
DAC	TLC7524	8	9 MHz	1	Parallel
	TLC7628	8	9 MHz	(Dual)	Parallel
	TLC5602	8	30 MHz	1	Parallel
AIC	TLC32071	8 (ADC)	1 μs 9 MHz	8 1	Parallel

Figure F–10 shows the interfacing of the 'C14 and the TLC32071.





For further information on these servo control products, please call TI Linear Applications at (214) 997–3772.

F.5 Modem Applications

High-speed modems (9,600 bps and above) require a great deal of analog signal processing in addition to digital signal processing. Designing both highspeed capabilities and slower fall-back modes poses significant engineering challenges. TI offers a number of analog front-end (AFE) circuits to support various high-speed modem standards.

The TLC32040, TLC32044, TLC32046, TLC32047, and TLC320AC01 analog interface circuits (AIC) are especially suited for modem applications by the integration of an input multiplexer, switched capacitor filters, high resolution 14-bit ADC and DAC, a four-mode serial port, and control and timing logic. These converters feature adjustable parameters, such as filtering characteristics, sampling rates, gain selection, $(\sin x)/x$ correction (TLC32044, TLC32046, and TLC32047 only), and phase adjustment. All these parameters are software programmable, making the AIC suitable for a variety of applications. Table F–9 has the description and characteristics of these devices.

Table F–9. Modem AFE Data Converters

Device	Description	I/O	Resolution (Bits)	Conversion Rate
TLC32040	Analog interface chip (AIC)	Serial	14	19.2 kHz
TLC32041	AIC without on-board V _{REF}	Serial	14	19.2 kHz
TLC32044	Telephone speed/modem AIC	Serial	14	19.2 kHz
TLC32045	Low-cost version of the TLC32044	Serial	14	19.2 kHz
TLC32046	Wide-band AIC	Serial	14	25 kHz
TLC32047	AIC with 11.4-kHz BW	Serial	14	25 kHz
TLC320AC01	5-volt-only AIC	Serial	14	43.2 kHz
TCM29C18	Companding codec/filter	РСМ	8	8 kHz
TCM29C23	Companding codec/filter	РСМ	8	16 kHz
TCM29C26	Low-power codec/filter	PCM	8	16 kHz
TCM320AC36	Single-supply codec/filter	PCM and Linear	8	25 kHz

The AIC interfaces directly with serial-input TMS320 DSPs, which execute the modem's high-speed encoding and decoding algorithms. The TLC3204x family performs level-shifting, filtering, and A/D and D/A data conversion. The DSP's many software-programmable features provide the flexibility required for modem operations and make it possible to modify and upgrade systems easily. Under DSP control, the AIC's sampling rates permit designers to include fall-back modes without additional analog hardware in most cases. Phase adjustments can be made in real time so that the A/D and D/A conversions can be synchronized with the upcoming signal. In addition, the chip has a built-in loopback feature to support modem self-test requirements.

For further information or application assistance, please call TI Linear Applications at (214) 997–3772.





Figure F–11 shows a V.32 bis modem implementation using the'C25 and a TLC320AC01. The upper 'C25 performs echo cancellation and transmit data functions, while the lower 'C25 performs receive data and timing recovery functions. The echo canceler simulates the telephone channel and generates an estimated echo of the transmit data signal. The TLC320AC01 performs the following functions:

Upper TLC320AC01 D/A Path:Converts the estimated echo, as computed by the upper 'C25, into an analog signal, which is subtracted from the receive signal.Upper TLC320AC01 A/D Path:Converts the residual echo to a digital signal for purposes of monitoring the residual echo and continuously training the echo

canceler for optimum performance. The converted signal is sent to the upper 'C25.

Lower TLC320AC01 D/A Path:	Converts the upper 'C25 transmit output to an analog signal, performs a smoothing filter function, and drives the DAC.
Lower TLC320AC01 D/A Path:	Converts the echo-free receive signal to a digital signal, which is sent to the lower 'C25 to be decoded.

Note:

The example in Figure F–11 is for illustration only. In reality, one single 'C5x DSP can implement high-speed modem functions.

F.6 Advanced Digital Electronics Applications for Consumers

With the extensive use of the TMS320 DSPs in consumer electronics, much electromechanical control and signal processing can be done in the digital domain. Digital systems generally require some form of analog interface, usually in the form of high-performance ADCs and DACs. Figure F–12 shows the general performance requirements for a variety of applications.

Figure F–12. Applications Performance Requirements



Advanced Television System Design Considerations. Advanced Digital Television (ADTV) is a technology that uses digital signal processing to enhance video and audio presentations and to reduce noise and ghosting. Because of these DSP techniques, a variety of features can be implemented, including frame store, picture-in-picture, improved sound quality, and zoom. The bandwidth requirements remain at the existing 6-MHz television allocation. From the IF(intermediate frequency) output, the video signal is converted by an 8-bit video ADC. The digital output can be processed in the digital domain to provide noise reduction, interpolation or averaging for digitally increased sharpness, and higher quality audio. The DSP digital output is converted back to analog by a video DAC, as shown in Figure F–13.





VCRs, compact disc and DAT players, and PCs are a few of the products that have taken a major position in the marketplace in the last ten years. The audio channels for compact disc and DAT require 16-bit A/D resolution to meet the distortion and noise standards. See Figure F–14 for a block diagram of a typical digital audio system.





The motion and motor control systems usually use 8- to 10-bit ADCs for the lower frequency servo loop. Tape or disc systems use motor or motion control for proper positioning of the record or playback heads. With the storage medium compressing data into an increasingly smaller physical size, the positioning systems require more precision.

The audio processing becomes more demanding as higher fidelity is required. Better fidelity translates into lower noise and distortion in the output signal. The TMS57013DW/57014DW 1-bit digital-to-analog converters (DAC) include an 8 times over sampling digital filter designed for digital audio systems, such as CDPs, DATs, CDIs, LDPs, digital amplifiers, car stereos, and BS tuners. They are also suitable for all systems that include digital sound processing like TVs, VCRs, musical instruments, NICAM systems, multimedia, etc.

The converters have dual channels so that the right and left stereo signals can be transformed into analog signals with only one chip. There are some functions that allow the customers to select the conditions according to their applications, such as muting, attenuation, de-emphasis, and zero data detection. These functions are controlled by external 16-bit serial data from a controller like a microcomputer.

The TMS5703DW/57014DW adopt 129-tap FIR filter and third-order $\Delta \Sigma$ modulation to get –75-dB stop band attenuation and 96-dB SNR. The output is PWM wave, which facilitates analog signal through a low-pass filter.

Table F–10 lists TI products for analog interfacing to digital systems.

Function	Device	Bits	Speed	Channels	Interface
Dual audio DAC+ digital filter	TMS57013/4	16/18	32, 37.8, 44.1, 48 kHz	2	Serial
Analog interface A/D D/A	TLC32071	8 8	2 μs 15 μs	8 1	Parallel Parallel
A/D	TLC1225	12	12 μs	1	Parallel
A/D	TLC1550	10	6 μs	1	Parallel
Video D/A	TLC5602	8	50 ns	1	Parallel
Video D/A	TL5602	8	50 ns	1	Parallel
Triple video D/A	TL5632	8	16 ns	3	Parallel
Triple flash A/D	TLC5703	8	70 ns	3	Parallel
Flash A/D	TLC5503	8	100 ns	1	Parallel
Flash A/D	TLC5502	8	50 ns	1	Parallel

Table F-10.Audio/Video Analog/Digital Interface Devices

For further information or application assistance, please call TI Linear Applications at (214) 997–3772.

Appendix G

Memories, Sockets, and Crystals

This appendix provides product information regarding memories and sockets that are manufactured by Texas Instruments and are compatible with the 'C5x. Information is also given regarding crystal frequencies, specifications, and vendors.

The contents of the major areas in this appendix are listed below.

Topic Page G.1 Memories G-2 G.2 Sockets G-3 G.3 Crystals G-4

G.1 Memories

This section provides product information on EPROM memories that can be interfaced with 'C5x processors. Refer to *Digital Signal Processing Applications with the TMS320* Family for additional information on interfaces using memories and analog conversion devices.

Data sheets for EPROM memories are located in the *MOS Memory Data Book* (literature number SMYD008).

TMS27C64 TMS27C128 TMS27C256 TMS27C512

Another EPROM memory, TMS27C291/292, is described in a data sheet (literature number SMLS291A).

G.2 Sockets

AMP manufactures a 132-pin quad flat pack socket for the 'C5x devices. There are two pieces — a base (the socket itself) and a lid. The part numbers are

BaseAMP part number 821942-1LidAMP part number 821949-5

For additional information about TI sockets, contact the nearest TI sales office or:

Texas Instruments Incorporated Connector Systems Dept, M/S 14–3 Attleboro, MA 02703 (617) 699–5242/5269 Telex: 92–7708

G.3 Crystals

This section lists the commonly used crystal frequencies, crystal specification requirements, and the names of suitable vendors.

Table G–1 lists the commonly used crystal frequencies and the devices with which they can be used.

Table G–1. Commonly Used Crystal Frequencies

Device	Frequency
TMS320C25	40.96 MHz
TMS320C5x	20.48 MHz 40.96 MHz

When connected across X1 and X2/CLKIN of the TMS320 processor, a crystal enables the internal oscillator. Crystal specification requirements are listed below.

Load capacitance = 20 pF Series resistance = 30 ohm Power dissipation = 1 mW

Vendors of crystals suitable for use with TMS320 devices are listed below.

RXD, Inc. Norfolk, NB (800) 228–8108

N.E.L. Frequency Controls, Inc. Burlington, WI (414) 763–3591

CTS Knight, Inc. Contact the local distributor.

Appendix H

ROM Codes

The size of a printed circuit board must be considered in many DSP applications. To fully utilize the board space, Texas Instruments offers an option that reduces the chip count and provides a single-chip solution to its customers. On the 'C51, this option incorporates 8K words of on-chip program from a mask programmable ROM. This allows you to use a code-customized processor for a specific application while taking advantage of the following:

- Greater memory expansion
- Lower system cost
- Less hardware and wiring
- Smaller PCB

If used often, the routine or entire algorithm can be programmed into the onchip ROM of a TMS320 DSP. TMS320 programs can also be expanded by using external memory; this reduces chip count and allows for a more flexible program memory. Multiple functions are easily implemented by a single device, thus enhancing system capabilities.

TMS320 development tools are used to develop, test, refine, and finalize the algorithms. The microprocessor/microcomputer (MP/MC) mode is available on all ROM-coded TMS320 DSP devices when accessing either on-chip or off-chip memory is required. The microprocessor mode is used to develop, test, and refine a system application. In this mode of operation, the TMS320 acts as a standard microprocessor by using external program memory. When the algorithm has been finalized, the designer may submit the code to Texas Instruments for masking into the on-chip program ROM. At that time, the TMS320 becomes a microcomputer that executes customized programs from the on-chip ROM. Should the code need changing or upgrading, the TMS320 may once again be used in the microprocessor mode. This shortens the field upgrade time and avoids the possibility of inventory obsolescence.

H.1 ROM Code Flow

Figure H–1 illustrates the procedural flow for developing and ordering TMS320 masked parts. When ordering, there is a one-time/nonrefundable charge for mask tooling. A minimum production order per year is required for any masked-ROM device. ROM codes will be deleted from the TI system one year after the last delivery.

Figure H–1.TMS320 ROM Code Flowchart



A TMS320 ROM code may be submitted in one of the following formats (the preferred media is 5-1/4-in floppies):

5-1/4-in Floppy:	COFF format from macro-assembler/linker (preferred)
Modem (BBS):	COFF format from macro-assembler/linker
EPROM (others):	TMS27C64
PROM:	TBP28S166, TBP28S86

When a code is submitted to Texas Instruments for masking, the code is reformatted to accommodate the TI mask generation system. System-level verification by the customer is therefore necessary. Although the code has been reformatted, it is important that the changes remain transparent to the user and do not affect the execution of the algorithm. The formatting changes involve the removal of address relocation information (the code address begins at the base address of the ROM in the TMS320 device and progresses without gaps to the last address of the ROM on the TMS320 device) and the addition of data in the reserved locations of the ROM for device ROM test. Note that because these changes have been made, a checksum comparison is not a valid means of verification.

With each masked device order, the customer must sign a disclaimer stating:

"The units to be shipped against this order were assembled, for expediency purposes, on a prototype (that is, nonproduction qualified) manufacturing line, the reliability of which is not fully characterized. Therefore, the anticipated inherent reliability of these prototype units cannot be expressly defined."

and a release stating:

"Any masked ROM device may be resymbolized as TI standard product and resold as though it were an unprogrammed version of the device, at the convenience of Texas Instruments."

The use of the ROM-protect feature does not hold for this release statement. Additional risk and charges are involved when the ROM-protect feature is selected. Contact the nearest TI Field Sales Office for more information on procedures, leadtimes, and cost associated with the ROM-protect feature.

ROM Codes

Appendix I

Development Support

Texas Instruments offers an extensive line of development tools for the 'C5x generation of DSPs, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.

The following products support development of 'C5x-based applications:

Software Development Tools:

Assembler/Linker Simulator Optimizing ANSI C compiler Application Algorithms C/Assembly Debugger and Code Profiler

Hardware Development Tools: Emulator XDS510

'C5x EVM (Evaluation Module)

Each 'C5x support product is described in the *TMS320 Family Development* Support Reference Guide (literature number SPRU011). In addition, more than 100 TMS320 third-party developers provide support products to complement TI's offering. For more information on third-party support refer to the *TMS320 Third Party Reference Guide* (literature number SPRU052).

For information on pricing and availability, contact the nearest TI Field Sales Office or authorized distributor.

This appendix contains the following:

Topic Page I.1 Device and Development Support Tool Nomenclature I.2 I.2 Hewlett Packard E2442A Preprocessor 'C5x Interface I.1.5

I.1 Device and Development Support Tool Nomenclature

To designate the stages in the product development cycle, Texas Instruments assigns prefixes to the part numbers of all TMS320 devices and support tools. Each TMS320 member has one of three prefixes: TMX, TMP, and TMS. Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS). This development flow is defined below.

Device Development Evolutionary Flow:

- **TMX** Experimental device that is not necessarily representative of the final device's electrical specifications.
- **TMP** Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification.
- TMS Fully qualified production device.

Support Tool Development Evolutionary Flow:

- **TMDX** Development support product that has not yet completed Texas Instruments internal qualification testing.
- TMDS Fully qualified development support product.

TMX and TMP devices and TMDX development support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

TMS devices and TMDS development support tools have been fully characterized, and the quality and reliability of the device has been fully demonstrated. Texas Instruments standard warranty applies.

Note:

Predictions show that prototype devices (TMX or TMP) will have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices *not* be used in any production system because their expected end-use failure rate is still undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, N, FN, or GB) and temperature range (for example, L). Figure I–1 provides a legend for reading the complete device name for any TMS320 family member.

Figure I-1. TMS320 Device Nomenclature



Figure I–2 provides a legend for reading the part number for any TMS320 hardware or software development tool.





† Software only.

‡ Hardware only.

I.2 Hewlett-Packard E2442A Preprocessor 'C5x Interface

The Hewlett-Packard E2442A 'C5x preprocessor interface provides a mechanical and electrical connection between your target system and an HP logic analizer. Preprocessor hardware captures processor signals and passes them to the logic analyzer at the appropriate time, depending on the type of measurement you are making. With the preprocessor plugged in, both state and timing analysis is available. Two connectors are loaded onto the preprocessor to facilitate communications with other debugging tools. You can use a BNC connector, when used with the sequencer of the logic analyzer to halt the processor on a condition. Then the 'C5x HLL debugger can be used to examine the state of the system (for example, microprocessor registers). Likewise, a 14-pin connector is available to receive signals from the XDS510 development system. These signals can be used when defining a trigger condition for the analyzer.

The HP E2442A includes software which automatically labels address, data and status lines. Additionally, a disassembler is included. The disassembler processes state traces and displays the information on TMS320 mnemonics.

I.2.1 'C5x Devices Supported

The Hewlett-Packard E2442A preprocessor 'C5x interface supports the 'C50, 'C51, and 'C53 devices.

I.2.2 Capabilities

The preprocessor supports three modes of operation: in the first mode, *State per Transfer*, the preprocessor clocks the logic analizer only when a bus transfer is complete. In this mode, wait and halt states are filtered out. In the second mode, CLKOUT1 clocks the analyzer every time the microprocessor is clocked. This mode captures all bus states. An example application would be to locate memory locations that do not respond to requests for data. In the third mode, you can use the HP E2442A to make timing measurements.

The JTAG TAP (test access port) controller can be monitored in realtime. TAP state can be viewed under the predefined label *TAP*.

I.2.3 Logic Analyzers Supported

- HP 1650A/B
- HP 16510B
- HP 16511B
- HP16540/41(A/D)
- HP16550A
- HP 1660A/61A/62A

I.2.4 Pods Required

There are eight pod-connectors on the preprocessor. Three are terminated and best used for state analysis as all signals needed for disassembly are available. The other five connectors are not terminated and contain all processor signals, including a second set of the signals needed for disassembly. This allows you to double probe these signals, making simnultaneous state and timing measurements.

I.2.5 Termination Adapters (TAs)

Of the eight pods, three are terminated. You may need to order up to five termination adapters, depending on how many pods are connected at the same time.

I.2.6 Availability

For more information and availability of the Hewlett-Packard E2442A contact:

Hewlett-Packard Company 2000 South Park Place Atlanta, GA 30339 (404) 980–7351

Index

Α

ABS instruction, 4-27 ACCB, 3-5 See also accumulator ACCH. 3-5 See also accumulator ACCL. 3-5 See also accumulator accumulator, 3-2, 3-5, 3-24-3-27, 7-9 adaptive filtering, 1-4, 7-38 ADC devices, F-20 ADCB instruction, 4-29 ADD instruction, 4-30 ADDB instruction, 4-33 ADDC instruction, 4-34 addition, 7-20, 7-31 addition example, 7-21 address bus, 2-3, 3-4 address generation, 3-30 address map, data page 0, 6-14 address visibility, 3-39, 3-53, 3-56, 6-9 addressing modes, 3-11 circular, 7-13, 7-44 direct, 3-12 indirect. 3-13 long immediate, 3-14-3-16 memory-mapped, 3-12 register access, 3-14 registered block memory, 3-16 short immediate, 3-13 ADDS instruction, 4-36 ADDT instruction, 4-38 ADRK instruction, 4-40 **ADTV, F-18** ALU instruction steps, 3-22

analog interface converters, F-4 peripherals, F-1 AND instruction, 4-41 ANDB instruction, 4-43 APAC instruction, 4-44 APL instruction, 4-45 applications, 1-3-1-4, 1-10, 7-36 ARB. 3-5 See also auxiliary registers architectural overview, 3-2 architecture, 1-5 ARCR register, 3-5, 3-19, 6-16 arithmetic logic unit (ALU), 3-2, 3-5, 3-24 arithmetic operations, 3-2 ARP pointer, 3-5 See also auxiliary registers assembly language instructions, 4-1 auxiliary register arithmetic unit (ARAU), 3-5 See also auxiliary registers auxiliary register file, 3-5, 6-24 See also auxiliary registers auxiliary registers, 3-5, 3-16-3-20, 3-37, 4-4-4-9, 4-40, 6-15 circular buffer 1, 3-40, 4-12 circular buffer 2, 3-40, 4-12 file, 3-5, 6-24 pointer, 3-5, 3-39 pointer buffer, 3-39

B

B instruction, 4-48 BACC[D] instruction, 4-49 backtracking algorithm, 7-44 BANZ[D] instruction, 4-50 BCND example, 7-9

BCND instruction, 4-52 BIG bit, 5-11, 6-32 BIM, 3-6 BIO pin, 2-5, 5-14 BIO timing, 5-14, A-17-A-18 BIT instruction, 4-54 bit manipulation, 3-24, 3-51-3-53 bit-reversed addressing, 4-5, 7-46 BITT instruction, 4-56 BLDD example, 6-37 **BLDD** instruction, 4-58 BLDP example, 6-38 **BLDP instruction**, 4-64 block diagram, 3-3 block moves, 3-20-3-22, 4-20, 6-37-6-39, 7-15-7-17 block repeat, 3-5, 3-46-3-48, 6-17, 7-15 address register, 3-5 BLPD example, 6-38 **BLPD** instruction, 4-67 BMAR register, 3-5 See also block moves; block moves boot loader, 6-10, 6-40-6-44 boot ROM, 6-2 boot routine, 6-40 BR pin, 2-3, 2-5, 3-6, 6-29, 6-33-6-35 BRAF bit. See block repeat branch execution. 3-32 branches, 3-32, 4-20 BRCR register. See block repeat **BSAR** instruction. 4-72 burst mode (serial mode), 5-20 burst mode (serial port), 5-23-5-26 bus protocol, E-3

С

C (carry) bit, **3-6**, 3-24–3-27, 3-39 'C25 instruction compatibility, D-9 'C25 packages, D-2 'C25 to 'C5x clocking, D-5 'C25 to 'C5x execution times, D-8 'C25 to 'C5x pins/signals, D-4 'C25 to 'C5x software compatibility, 3-59, 4-6, 4-257

'C25 to TLC32047 interfacing, F-3 'C2x to 'C5x mapping, 4-257 'C2x to 'C5x migration, D-1–D-12 CALA[D] instruction, 3-49, 4-73 CALL[D] instruction, 4-75 CARx register, 3-40 See also circular buffer CBCR register. 3-38 See also circular buffer CBERx register, 3-6 See also circular buffer CBSRx register, 6-16 See also circular buffer CC[D] instruction, 4-77 CENBx register. See circular buffer central arithmetic logic unit (CALU), 3-6, 3-22-3-29 central processing unit (CPU), 1-1, 3-1, 3-50 characteristics of 'C5x processors, 1-6 circular addressing, 7-12-7-14 circular buffer, 3-20, 4-12, 6-25, 6-26, 7-12-7-14 control register, 6-26 CLKIN2 pin, 2-7 CLKMD1 pin, 2-6, A-10-A-13 CLKMD2 pin, 2-6, A-10-A-13 CLKOUT1 pin, 2-6 CLKR pin, 2-8, 5-15 CLKX pin, 2-8, 5-15 clock characteristics, A-10 clock options, A-11 CLRC instruction, 4-79 CMPL instruction, 4-81 CMPR instruction, 4-82 CNF bit, 3-6, 3-37, 3-40, 6-5, 6-12 combo interface, F-6 combo interface timing, F-7 compatibility, 1-8 conditional branch, 3-31 consumer electronics, F-18 context save/restore, 3-59, 5-7, 7-4 context switching, 1-8, 7-4 continuous mode (serial port), 5-27-5-29 convolution, 1-4, 3-2 correlation, 3-2 COUNT register, 3-8 CPGA package, D-2

CPL instruction, 4-83 CRGT example, 7-9 CRGT instruction, 4-86 CRLT example, 7-9 CRLT instruction, 4-87 crystals, G-4 CWSR register, 5-12, 6-18 cycles, C-1

D

DAC devices, F-20 DARAM, 4-24, 6-2, 6-12, C-2 data bus, 2-3, 3-3, 3-6 data converters, F-15 data memory, 3-4, 3-6, 3-51, 6-12 page pointer, 3-6, 6-19 data moves. See block moves DBMR register, 3-7, 3-51, 6-17 delayed branches, 3-32, 7-18 development tool nomenclature, I-4 device nomenclature, I-3 digital audio, F-19 direct addressing mode, 3-12, 4-2-4-4 divide-by-one clock, 5-48, D-6 divide-by-one-clock, A-12 divide-by-two-clock, A-11 division, 4-232, 7-27 fractional, 7-30 integer, 7-29 division example, 7-29 DLB bit, 5-18, 5-20, 5-20 dma (data memory address) register, 3-6-3-8 DMA (direct memory access), 6-33-6-36 address ranges, 6-36 master/slave configuration, 6-33-6-36 DMOV instruction, 3-21, 4-88 DP register, 3-6, 3-40, 4-2-4-4, 6-19 DR pin, 2-8, 5-15 DRB bus, 3-6 DRR register, 5-16, 6-18 DS pin, 2-4, 6-27 dual-access RAM. See DARAM DX pin, 2-8, 5-15

DXR register, 5-16, 6-18 dynamic programming, 7-42-7-44



echo cancellation, 1-4 electrical specifications, A-1 EMU0 pin, 2-9, E-2 EMU1 pin, 2-10, E-2 emulator, E-1 buffered signals, E-9 cable header, E-2 cable pod, E-4 header signals, E-2 interface, E-5 timing, E-11 timings, E-6 unbuffered signals, E-9 error conditions serial port, 5-29 TDM serial port, 5-41 example serial port, 5-32 TDM serial port, 5-41 EXAR instruction, 4-90 Ext, 4-24, C-2 extended-precision arithmetic, 3-25, 7-20 external crystal, A-10 external DMA, 6-33 See also DMA (direct memory access) external DMA timing, A-20 external flag (XF) timing, 5-14, A-18 external memory interface, 6-11, 6-28, A-14

F

fast Fourier transforms (FFT), 1-4, 7-45–7-54 complex, 7-53 filtering, 1-3, 3-2 filters adaptive, 7-38 FIR, 7-39 IIR, 7-40–7-42 switched capacitor, F-4, F-8 fixed-point generations, 1-2 floating-point addition, 7-31 floating-point (continued) arithmetic, 7-31 generations, 1-2 multiplication, 7-34 FO bit, 5-18–5-20 four-level pipeline, 3-34 Fourier transforms, 1-4, 7-45–7-54 fractional division, 7-30 fractional multiplication, 7-27 FREE bit, **5-19**, 5-23, 5-46 FSM bit, 5-18, 5-20 FSR pin, **2-8**, 5-15 FSX pin, 2-8, 5-15 functional block diagram, 3-3

G

global memory, 6-29–6-30 addressing, 6-30 configurability, 6-29–6-30 external interfacing, 6-30 map, 6-29 global memory allocation register (GREG), **3-7**, 3-7, 6-17, 6-29–6-31

H

hardware multiplier, 3-4, 3-27 hardware stack, 3-2, **3-9**, 3-58 hardware tools, I-1 Harvard architecture, 1-5 HDTV, F-18 Hewlett-Packard interface, I-5 HM bit, **3-7**, 3-40, 3-50, 6-34 hold mode, 3-7, 6-34 HOLD pin, **2-5**, 3-54, 6-33–6-36 HOLDA pin, **2-5**, 3-54, 6-33–6-36

I/O boot mode, 6-43 interfacing, 5-9, 6-31–6-33 parallel, 1-6, 5-9 pins, 5-14 ports, 5-11

I/O (continued) ports addressing, 6-31 serial, 1-6, 1-9, 5-15-5-34, 5-35-5-44 space, 6-31 port hole, 6-18 IACK pin, 2-5, 3-54, 5-6, 6-9, 6-10 IAQ pin, 2-5, 6-33-6-36 **IDLE, 3-50** IDLE instruction, 4-91, D-9 IDLE2 instruction, 3-50, 4-92 IEEE 1149.1, E-3 IFR register, 3-7, 3-56, 5-2, 5-6, 6-17 image processing, 1-4 immediate addressing mode, 3-15, 4-9-4-10 IMR register, 3-7, 3-57, 5-2, 5-6, 6-17 IN instruction, 4-93 IN0 bit, 5-19 IN1 bit, 5-19 indirect addressing mode, 3-13, 3-16-3-20, 4-4-4-9 indirect addressing routine, 6-21 INDX register, 3-7, 3-19, 6-16, 6-25 infinite impulse response (IIR) filters, 7-40 initialization peripherals, 5-8 processor, 3-53, 7-2 initialization routine, 7-52 instruction acquisition (IAQ) timing, A-18 instruction cycle timings, 4-24, C-1 instruction descriptions, 4-22 instruction operands, 3-11 instruction set, symbols and abbreviations, 4-14 instruction set summary, 4-16-4-22 instruction symbols, 4-15 instrumentation, 1-4 INT# interrupt, 3-7, 3-55, 5-4-5-8 INT16. 3-53 integer division, 7-28-7-30 integer multiplication, 7-24, 7-26 interfacing, I/O ports, 5-9 interfacing memories EPROM, 6-11 global memory, 6-30-6-31 RAM, 6-11, 6-28 internal hardware summary, 3-5-3-9 internal oscillator, A-10

interprocessor communications, 5-37, 5-42 interrupt acknowledge signal (IACK), D-6 See also IACK pin interrupt context save, 3-58 interrupt latency, 3-57 interrupt logic, 5-7 interrupt mode, 3-40 interrupt timing, A-17-A-18 interrupt trap, 3-59 interrupts, 3-53-3-60, 5-4-5-8, 7-4-7-6 external, 1-10 location, 3-55 operation, 3-54-3-60, 5-4-5-8 priorities, 3-55, 5-5 priority, 5-4 vectors, 3-56, 6-7 INTM bit, 3-7, 3-40, 3-53, 3-57, 5-7 INTR example, 7-5 INTR instruction, 4-95, 7-4 INTx pin, 2-6, 5-7 IOWSR register, 6-18 IPTR pointer, 3-7, 3-40, 3-56 IREG register, 3-18, 3-30 IS pin, 2-4, 5-9

J

JTAG, E-1 scanning logic, 1-10 signals, 2-9, E-3

K

key features, 1-7



LACB instruction, 4-97 LACC instruction, 4-98 LACL instruction, 4-101 LACT instruction, 4-103 LAMM instruction, 4-105 LAR instruction, 4-107 latency interrupt, **3-37**, 3-57

pipeline, 3-35 LDP instruction, 4-110 LMMR example, 6-39 LMMR instruction, 4-112 load circuit, A-8 local data memory, 6-12 address map, 6-13 addressing, 6-19 direct addressing, 6-20 external interfacing, 6-27 indirect addressing, 6-21 indirect auxiliary register example, 6-23 long immediate addressing, 6-22 memory-mapped addressing, 6-20 registered block memory addressing, 6-22 logic high, A-9 logic low, A-9 logical and arithmetic operations, 7-7-7-11 long immediate mode, 3-14-3-16, 6-22 low-power mode, 3-50, 5-48 LPH instruction, 4-114 LST instruction, 4-116 LT instruction, 4-119 LTA instruction, 4-121 LTD example, 7-42 LTD instruction, 4-123 LTP instruction, 4-125 LTS instruction, 4-127

Μ

MAC instruction, 3-28, 4-129 MACD example, 7-40 MACD instruction, 4-132 MADD instruction, 4-136 MADS instruction, 4-140 MAR instruction, 4-143 masked parts, H-2 maximum ratings, A-7 MCM bit, 5-18 mechanical data, A-27 memories, G-2 memory addressing modes, 3-11, 4-2–4-13 configurability, 6-5 data, 3-6

memory (continued) DMA, 6-33-6-36 external, 6-2 global, 3-7, 6-29 internal, 3-10 local data, 6-12-6-28 management, 6-37-6-39 maps, 6-3 organization, 3-10-3-21 program memory, 6-5-6-11 security, 1-9, 6-9 memory addressing modes, 4-2-4-13 direct addressing, 3-12 immediate addressing, 3-15, 4-9-4-10 indirect addressing, 3-19, 4-4-4-9 memory interface, 6-10, 6-27, B-3-B-5 memory space, 6-2 memory-mapped core processor registers, 6-14 I/O ports, 6-15 peripheral registers, 6-14-6-16 register addressing, 4-10-4-11 registers, 3-10, 5-2 write, 3-35 microcall stack (MCS), 3-7 microcomputer mode, 2-6, 3-7, 3-40, 6-3-6-5 microprocessor mode, 2-6, 3-7, 3-40, 6-3-6-5 MMPORT, 4-24, C-2 MMR, 4-24, C-2 modem, 1-4, 7-36, F-15 MP/MC bit and pin, 1-8, 2-6, 3-7, 3-40, 6-3-6-5, 6-40 MPY instruction, 4-145 MPYA example, 7-42 MPYA instruction, 4-148 MPYS instruction, 4-150 MPYU instruction, 3-29, 4-152 multiconditional branch, 3-31, 7-8 multimedia applications, F-2 multimedia-related devices, F-4 system design, F-2 multiplexer, 3-7 multiplication, 7-23 algorithm, 7-25 floating point, 7-34

fractional, 7-27 integer, 7-24, 7-26 matrix, 7-10–7-20 multiplication example, 7-26 multiplier, 3-2, **3-7**, 3-27 multiply accumulate, 3-28, 7-38 multiprocessing, 6-29, 6-33 multiprocessor configuration, 6-29, 6-33, E-8 multiprocessor serial communications, 5-35

N

NDX bit, 3-7, **3-40**, 4-6 NEG instruction, 4-154 nested loops, 3-47, 7-11 NMI instruction, 4-156 NMI pin, 2-6, **3-59** nomenclature, I-2 nonrepeatable instructions, 3-45 NOP instruction, 4-157 NORM instruction, 3-37, 4-158, D-8 not meaningful to repeat instructions, 3-44

0

OFF pin, 2-10 on-chip memory, 1-3, 1-5-1-7, 6-2 on-chip RAM, 1-9, 6-2, 6-36 on-chip ROM, 1-8, H-1 on-chip memory, 1-6 on-chip ROM, 6-2 opcode summary, 4-263 opcode symbols, 4-262 operand conditions, 3-31 operating conditions, A-7 OPL instruction, 4-161 OR instruction, 4-164 ORB instruction, 4-167 OUT instruction, 4-168 OV bit. 3-8, 3-40 overflow saturation mode, 3-25 OVLY bit, 3-8, 3-40, 6-3, 6-12 OVM bit, 3-8, 3-25, 3-41

Ρ

PAB, 3-30 PAC instruction, 4-170 packages, 1-6, 1-10, D-2 packet frequency, 5-15, 5-25 packing, 7-8 PAER register, 3-5, 3-46 parallel boot mode, 6-41 parallel I/O ports. See I/O, parallel parallel logic unit (PLU), 1-8, 3-2, 3-8, 3-51, 7-7 parallelism, 3-3, 4-25 PASR register, 3-6, 3-46 PAx port. 6-18 See also I/O, parallel PC, 3-8, 3-30, 6-9 PC environment (DMA), 6-35 PDA, 4-24, C-2 PDWSR register, 6-18 PE, 4-24, C-2 period register (PRD), 5-46 peripheral control, 5-2 peripheral interfacing, D-11 peripheral reset conditions, 5-8 PFC bit, 3-8 pinout, 2-2 pinouts, A-2-A-6 pipeline operation, 3-34 PLCC package, D-2 PM bits, 3-9, 3-27, 3-41 **PMST, 7-4** PMST register, 3-9, 3-38, 4-11, 6-5, 6-17 POP instruction, 4-171 POPD instruction, 4-172 postscaling shifter, 3-8 power-down mode, 3-50 PR, 4-24, C-2 PRD register, 5-45, 6-18 prefetch counter, 3-8 PREG register, 3-8, 3-27 preprocessor interface, I-5 prescaling shifter, 3-8 priorities, interrupt, 3-55

processor initialization, 7-2 product shift mode, 3-41 See also PM bits product shifter, 3-8 program bus, 3-3 program counter. See PC program execution, 3-30, 6-37 program memory, 1-9, 6-5 address bus, 3-8 address map, 6-7 configuration control, 6-6 PS pin, 2-4, 6-10 PSA, 4-24, C-2 PSC bits, 5-46 PSHD instruction, 4-174 PUSH instruction, 4-176

G

quad flat package (QFP), A-27

R

R/W pin, 2-4, 6-10, A-15, B-2 RAM bit, 3-6, 3-41 RAM blocks, 4-25, 6-2 RD pin, 2-4, 6-10, 6-27 READY pin, 2-4, A-17 ready timing, A-17 See also READY pin receiving multiplexer (serial port), 5-21 register access mode, 3-14 registered block mode, 3-16 registers auxiliary, 3-5, 3-16-3-20 memory-mapped, 3-10, 5-2, 6-13 peripheral, 5-3 repeat, 6-16 serial port, 5-16, 6-18 software wait states, 5-11, 6-18 status and control, 3-38 TDM serial port, 5-37, 6-18 timer, 5-45, 6-18 repeat, 3-42, 3-46 repeat blocks. See block repeat repeat loops, 3-41, 7-15-7-17
repeatable instructions, 3-42 reserved pins, 2-10 reset condition CPU, 3-53 peripherals, 5-8 reset timing, A-17–A-18 RET[D] instruction, 4-177 RETC instruction, 4-179 RETE instruction, 4-181 **RETI instruction**, 4-182 right shift, 3-27, 3-28-3-30 **RINT interrupt, 5-17** RMS routine, 7-18 robotics, 1-4 ROL instruction, 4-183 **ROLB instruction**, 4-184 ROM, 4-24, C-2 ROM codes, 1-8, H-2 ROR instruction, 4-185 RORB instruction, 4-186 RPT example, 7-16, 7-40 **RPT instruction**, 4-187 **RPTB instruction**, 4-190 RPTC register, 3-9, 3-42, 5-2, 7-15 **RPTZ instruction**, 4-191 **RRDY bit**, 5-19 RRST bit, **5-18**, 5-20 RS pin, 2-6, 3-54, 3-56, 7-2, D-5 RSR register, 5-16 RSRFULL bit, 5-19, 5-22

S

SACB instruction, 4-192 SACH instruction, 4-193 SACL instruction, 4-195 SAMM instruction, 4-197 SAR instruction, 4-199 SARAM, 4-24, **6-2**, C-2 SATH example, 7-31 SATH instruction, 4-201 SATL example, 7-31 SATL instruction, 4-202 SBB instruction, 4-203 SBBB instruction, 4-204 SBRK instruction, 4-205 scaling, 3-2, 3-23 scratch-pad RAM, 6-13, 6-18 search algorithm, 7-9 security feature, 6-9 serial boot mode, 6-43 serial port, 1-10, 5-15-5-34 block diagram, 5-17 control register, 5-18 error conditions, 5-29 example, 5-32 external transmit timing, A-23 internal transmit timing, A-24 one-way transfer, 5-16 operation, 5-15 pins, 5-15 receive timing, A-22 receiving multiplexer, 5-21 registers, 5-16, 6-18 reset, 5-20 timing, A-22 servo control-related devices, F-13 servo control/disk drive applications, F-12 SETC instruction, 4-206 SFL instruction, 4-207 SFLB instruction, 4-208 SFR instruction, 4-209 SFRB instruction, 4-210 shadow registers, 3-58, 4-182, 7-4 shift modes, 3-27 short immediate mode, 3-13 sign-extension mode, 3-41 signal descriptions, 2-1-2-10, A-2-A-6 single-access RAM. See SARAM SMMR example, 6-39 SMMR instruction, 4-212 sockets, G-3 SOFT bit, 5-19, 5-23, 5-46 software stack. 7-6 software tools, I-1 software wait states, 5-10, 6-18, D-7 SPAC instruction, 4-214 SPC register, 5-16, 5-18, 6-18 specifications, 1-7, A-1 speech encoding, F-3

speech memories, F-10 speech synthesis applications, F-10 SPH instruction, 4-215 SPL instruction, 4-217 SPLK instruction, 4-219 SPM instruction, 4-220 SQRA instruction, 4-221 SQRS instruction, 4-223 SST instruction, 4-225 ST0 register, 3-9, 3-38 ST1 register, 3-9, 3-38 stack hardware, 3-2, 3-9, 3-58 microcall, 3-7 status and control registers, 3-38 status registers, 3-39 strategic registers, 3-2 STRB pin, 2-4, 6-10, 6-28, B-2, D-5 strobe signal (STRB), 6-35 SUB instruction, 4-227 SUBB instruction, 4-230 SUBC example, 7-29-7-31 SUBC instruction, 4-232 subroutines, 7-18-7-19 SUBS instruction, 4-234 SUBT instruction, 4-236 subtraction, 7-20 subtraction example, 7-22 support tools nomenclature, I-2 switching characteristics, A-14 SXM bit, 3-9, 3-23, 3-41 symbols and abbreviations, instruction set, 4-14-4-15 system control, 3-30-3-50 system migration, D-1-D-12

Т

T registers. *See* TREG0, TREG1, or TREG2 TADD pin, **2-8**, 5-36 target system clock, E-7 TBLR example, 6-39 TBLR instruction, 3-21, 4-238 TBLW example, 6-39 TBLW instruction, 3-21, 4-241 TC bit, 3-9, 3-41 TCK pin, 2-9, E-4 TCLKR bit, 5-36 TCLKR pin, 2-8 TCLKX bit, 5-36 TCLKX pin, 2-8 TCR register, 5-45, 5-46, 6-18 TCSR register, 6-18 TDDR bits, 5-45, 5-46 TDI pin, 2-9, E-4 TDM serial port, 5-35-5-44 error conditions, 5-41 example, 5-41 four-wire bus, 5-37 operation, 5-35-5-44 registers, 5-38-5-44, 6-18 transmit and receive, 5-39-5-44, A-25-A-27 TDO pin, 2-9, E-4 TDR pin, 2-8, 5-36 TDX pin, 2-8, 5-36 TDXR register, 6-18 telecommunications applications, F-5 telecommunications-related devices, F-7-F-9 test load circuit, A-8 test/control flag, 3-41 TFRM pin, 2-8, 5-36 TFSR pin, 2-8, 5-36 TFSX pin, 2-8, 5-36 TIM register, 5-8, 5-45, 5-47, 6-18 time division multiplexing port. See TDM port time-division multiplexing. See TDM serial port timer, 1-10, 5-45-5-47, D-11 timer block diagram, 5-45 timer control register (TCR), 5-46 See also TCR register timer interrupt (TIM). See TIM interrupt timer interrupt (TINT). See TINT interrupt timer registers, 6-18 timing, D-7 combo interface, F-7 emulator, E-11 external interface. B-1 requirements, A-14, A-23 TINT interrupt, 5-4, 5-45 TINT rate, 5-45

TLC32071, F-14 TMS pin, 2-9, E-4 TMS320 family, 1-2 TOUT pin, 2-7, 5-45 TOUT timing, A-18 TRAD register, 6-18 **TRAP instruction, 4-244** TRB bit, 5-45, 5-46 TRCV register, 6-18 TREG0, 6-17 TREG0 register, 3-9, 3-27 TREG1, 6-17 TREG1 register, 3-7, 3-24 TREG2, 6-17 TREG2 register, 3-7, 4-56 TRM bit, 3-9, 3-41 TRNT interrupt, 5-4 TRST pin, 2-9, E-2 TRTA register, 6-18 TSPC register, 6-18 TSS bit, 5-46 TSS interrupt, 5-45 TTL-level inputs, A-9 outputs, A-9 TXM bit, 5-18 **TXNT** interrupt, 5-4

U

unpacking, 7-7 user-maskable interrupts. See IMR register



V.32 encoder, 7-36 VDD pin, 2-7 vectors interrupt, 5-5 *See also interrupts* reset. *See* RS pin video signal processing, F-19 voice synthesizers, F-10 VSS pin, 2-7

W

wait states, **6-32**, A-16–A-18 registers, 6-18 wait-state generator, 1-9, **5-10**, 5-13 warm boot mode, 6-44 WE pin, **2-4**, 6-10, 6-27, B-2 word moves, 3-21

X

X1 pin, 2-6 X2/CLKIN1 pin, 2-6 XC example, 7-18 XC execution, 3-33 XC instruction, 4-245 XDS510 emulator, E-1 XF bit, **2-5**, 3-7, 3-41 XINT interrupt, 5-17 XOR instruction, 4-247 XORB instruction, 4-249 XPL instruction, 4-250 XRDY, 5-19 XRST bit, **5-18**, 5-20 XSR register, 5-16 XSREMPTY bit, **5-19**, 5-21



ZALR instruction, 4-253 ZAP instruction, 4-255 ZPR instruction, 4-256

TI Worldwide Sales and Representative Offices

AUSTRALIA / NEW ZEALAND: Texas Instruments Australia Ltd.: Sydney [61] 2-910-3100, Fax 2-805-1186; Melbourne 3-696-1211, Fax 3-696-4446. BELGIUM: Texas Instruments Belgium S.A./N.V.: Brussels [32] (02) 242 75 80, Fax (02) 726 72 76.

BRAZIL: Texas Instrumentos Electronicos do Brasil Ltda.: Sao Paulo [55] 11-535-5133.

CANADA: Texas Instruments Canada Ltd.: Montreal (514) 335-8392; Ottawa (613) 726-3201; Toronto (416) 884-9181.

DENMARK: Texas Instruments A/S: Ballerup [45] (44) 68 74 00. FINLAND: Texas Instruments/OY: Espoo [358] (0) 43 54 20 33, Fax (0) 46 73 23.

FRANCE: Texas Instruments France: Velizy-Villacoublay Cedex [33] (1) 30 70 10 01, Fax (1) 30 70 10 54.

GERMANY: Texas Instruments Deutschland GmbH.: Freising [49] (08161) 80-0, Fax (08161) 80 45 16; Hannover (0511) 90 49 60, Fax (0511) 64 90 331; Ostfildern (0711) 34 03 0, Fax (0711) 34 032 57. HONG KONG: Texas Instruments Hong Kong Ltd.: Kowloon [852] 956-7288, Fax 956-2200.

HUNGARY: Texas Instruments Representation: Budapest [36] (1) 269 8310, Fax (1) 267 1357.

INDIA: Texas Instruments India Private Ltd.: Bangalore [91] 80 226-9007. IRELAND: Texas Instruments Ireland Ltd.: Dublin [353] (01) 475 52 33, Fax (01) 478 14 63.

ITALY: Texas Instruments Italia S.p.A.: Agrate Brianza [39] (039) 68 42.1, Fax (039) 68 42.912; Rome (06) 657 26 51.

JAPAN: Texas Instruments Japan Ltd.: Tokyo [81] 03-769-8700, Fax 03-3457-6777; Osaka 06-204-1881, Fax 06-204-1895; Nagoya 052-583-8691, Fax 052-583-8696; Ishikawa 0762-23-5471, Fax 0762-23-1583; Nagano 0263-33-1060, Fax 0263-35-1025; Kanagawa 045-338-1220, Fax 045-338-1255; Kyoto 075-341-7713, Fax 075-341-7724; Saitama 0485-22-2440, Fax 0425-23-5787; Olta 0977-73-1557, Fax 0977-73-1583. KOREA: Texas Instruments Korea Ltd.: Seoul [82] 2-551-2800,

Fax 2-551-2828.

MALAYSIA: Texas Instruments Malaysia: Kuala Lumpur [60] 3-230-6001, Fax 3-230-6605.

MEXICO: Texas Instruments de Mexico S.A. de C.V.: Colina del Valle [52] 5-639-9740.

NORWAY: Texas Instruments Norge A/S: Oslo [47] (02) 264 75 70. PEOPLE'S REPUBLIC OF CHINA: Texas Instruments China Inc.: Beijing [86] 1-500-2255, Ext. 3750, Fax 1-500-2705.

PHILIPPINES: Texas Instruments Asia Ltd.: Metro Manila [63] 2-817-6031, Fax 2-817-6096.

PORTUGAL: Texas instruments Equipamento Electronico (Portugal) LDA.: Maia [351] (2) 948 10 03, Fax (2) 948 19 29.

SINGAPORE / INDONESIA / THAILAND: Texas Instruments Singapore (PTE) Ltd.: Singapore [65] 390-7100, Fax 390-7062.

SPAIN: Texas Instruments España S.A.: Madrid [34] (1) 372 80 51, Fax (1) 372 82 66; Barcelona (3) 31 791 80.

SWEDEN: Texas Instruments International Trade Corporation (Sverigefillalen): Kista [46] (08) 752 58 00, Fax (08) 751 97 15. SWITZERLAND: Texas Instruments Switzerland AG: Dietikon [41] 886-2-3771450.

TAIWAN: Texas Instruments Taiwan Limited: Taipel [886] (2) 378-6800, Fax 2-377-2718.

UNITED KINGDOM: Texas Instruments Ltd.: Bedford [44] (0234) 270 111, Fax (0234) 223 459.

UNITED STATES: Texas Instruments Incorporated: ALABAMA: Huntsville (205) 430-0114; ARIZONA: Phoenix (602) 244-7800; CALIFORNIA: Irvine (714) 660-1200; San Diego (619) 278-9600; San Jose (408) 894-9000; Woodland Hills (818) 704-8100; COLORADO: Aurora (303) 368-8000; CONNECTICUT: Wallingford (203) 265-3807; FLORIDA: Orlando (407) 260-2116; Fort Lauderdale (305) 425-7820; Tampa (813) 882-0017; GEORGIA: Atlanta (404) 662-7967; ILLINOIS: Arlington Heights (708) 640-2925; INDIANA: Indianapolis (317) 573-6400; KANSAS: Kansas City (913) 451-4511; MARYLAND: Columbia (410) 312-7900; MASSACHUSETTS: Boston (617) 895-9100; MICHIGAN: Detroit (313) 553-1500; MINNESOTA: Minneapolis (612) 828-9300; NEW JERSEY: Edison (908) 906-0033; NEW MEXICO: Albuquerque (505) 345-2555; NEW YORK: Poughkeepsie (914) 897-2900; Long Island (516) 454-6601; Rochester (716) 385-6770; NORTH CAROLINA: Charlotte (704) 522-5487; Raleigh (919) 876-2725; OHIO: Cleveland (216) 765-7258; Dayton (513) 427-6200; OREGON: Portland (503) 643-6758; PENNSYLVANIA: Philadelphia (215) 825-9500; PUERTO RICO: Hato Rey (809) 753-8700; TEXAS: Austin (512) 250-6769; Dallas (214) 917-1264; Houston (713) 778-6592; WISCONSIN: Milwaukee (414) 798-1001.

North American Authorized Distributors

COMMERCIAL Almac / Arrow Anthem Electronics Arrow / Schweber Future Electronics (Canada) Hamilton Hallmark Marshall Industries Wyle MILITARY Alliance Electronics Inc Future Electronics (Canada) Hamilton Hallmark Zeus, An Arrow Company

CATALOG Allied Electronics Arrow Advantage Newark Electronics

OBSOLETE PRODUCTS Rochester Electronics 508/462-9332

For Distributors outside North America, contact your local Sales Office.

Important Notice: Texas instruments (TI) reserves the right to make changes to or to discontinue any product or service identified in this publication without notice. TI advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

Please be advised that TI warrants its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. TI assumes no llability for applications assistance, software performance, or third-party product information, or for intringement of patents or services described in this publication. TI assumes no responsibility for customers' applications or product designs.

A1194



© 1995 Texas Instruments Incorporated Printed in the U.S.A.





