



Suggested Retail Price: \$19.95



User's Guide



TMS320C2x

1993

1993

Digital Signal Processing Products

TMS320C2x User's Guide

1604907-9721 revision C January 1993



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Please be aware that TI products are not intended for use in life-support appliances, devices, or systems. Use of TI product in such applications requires the written approval of the appropriate TI officer. Certain applications using semiconductor devices may involve potential risks of personal injury, property damage, or loss of life. In order to minimize these risks, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards. Inclusion of TI products in such applications is understood to be fully at the risk of the customer using TI devices or systems.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1992, Texas Instruments Incorporated

Read This First

About This Manual

The purpose of this user's guide is to serve as a reference book for the TMS320C2x digital signal processors. Chapters 2 through 6 provide specific information about the architecture and operation of the devices. Appendices A through E furnish electrical specifications and mechanical data.

How to Use This Manual

This document contains the following chapters:

Chapter 1 Introduction

Description and key features of the TMS320C2x generation of digital signal processors.

Chapter 2 Pinouts and Signal Descriptions Package drawings for TMS320C2x devices. Functional listings of the signals, their pin locations, and descriptions.

Chapter 3 Architecture

TMS320C2x design description, hardware components, and device operation. Functional block diagram and internal hardware summary table.

Chapter 4 Assembly Language Instructions Addressing modes and format descriptions. Instruction set summary listed according to function. Alphabetized individual instruction descriptions with examples.

Chapter 5 Software Applications Software application examples for the use of various TMS320C2x instruction set features.

Chapter 6 Hardware Applications Hardware design techniques and application examples for interfacing to memories, peripherals, or other microcomputers/microprocessors. XDS design considerations. System applications.

Eleven appendices are included to provide additional information.

- Appendix A TMS320C25 Digital Signal Processor Electrical specifications, timing, and mechanical data for the TMS320C25 devices.
- Appendix B TMS320C26 Digital Signal Processor Data sheet information for the TMS320C26 digital signal processor.
- Appendix C TMS320C28 Digital Signal Processor Data sheet information for the TMS320C28 digital signal processor.
- Appendix D SMJ320C2x Digital Signal Processors Data sheet information for the SMJ320C2x digital signal processors family.
- Appendix EInstruction Cycle TimingsListings of the number of cycles for an instruction to execute in a given memory
configuration on the TMS320C25.
- Appendix F TMS320E25 EPROM Programming Programming hardware description and methodology.
- Appendix G Analog Interface Peripherals and Applications Discussion of various analog input/output devices that interface directly to TMS320 DSPs and their applications.
- Appendix H Memories, Analog Converters, Sockets, and Crystals Listings of the TI memories, analog converters, and sockets available to support the TMS320C2x devices in DSP applications. Crystal specifications and vendors.

Appendix I ROM Codes Discussion of ROM codes (mask options) and the procedure for implementation.

Appendix J Quality and Reliability Discussion of Texas Instruments quality and reliability criteria for evaluating performance.

Appendix K Development Support

Listings of the hardware and software available to support the TMS320C2x devices.

Style and Symbol Conventions

This document uses the following conventions.

Program listings, program examples, interactive displays, filenames, and symbol names are shown in a special typeface similar to a typewriter's. Examples use a **bold version** of the special typeface for emphasis; interactive displays use a **bold version** of the special typeface to distinguish commands that you enter from items that the system displays (such as prompts, command output, error messages, etc.).

Here is a sample program listing:

Here is an example of a system prompt and a command that you might enter:

```
C: csr -a /user/ti/simuboard/utilities
```

In syntax descriptions, the instruction, command, or directive is in a **bold typeface** font and parameters are in an *italic typeface*. Portions of a syntax that are in **bold** should be entered as shown; portions of a syntax that are in *italics* describe the type of information that should be entered. Here is an example of a directive syntax:

.asect "section name", address

.asect is the directive. This directive has two parameters, indicated by *section name* and *address*. When you use .asect, the first parameter must be an actual section name, enclosed in double quotes; the second parameter must be an address.

Square brackets ([and]) identify an optional parameter. If you use an optional parameter, you specify the information within the brackets; you don't enter the brackets themselves. Here's an example of an instruction that has an optional parameter:

LALK 16-bit constant [, shift]

The LALK instruction has two parameters. The first parameter, *16-bit constant*, is required. The second parameter, *shift*, is optional. As this syntax shows, if you use the optional second parameter, you must precede it with a comma.

Square brackets are also used as part of the pathname specification for VMS pathnames; in this case, the brackets are actually part of the pathname (they are not optional).

Braces ({ and }) indicate a list. The symbol | (read as *or*) separates items within the list. Here's an example of a list:

{ * | *+ | *- }

This provides three choices: *, *+, or *-.

Unless the list is enclosed in square brackets, you must choose one item from the list.

Some directives can have a varying number of parameters. For example, the .byte directive can have up to 100 parameters. The syntax for this directive is:

.byte value₁ [, ... , value_n]

This syntax shows that .byte must have at least one value parameter, but you have the option of supplying additional value parameters, separated by commas.

Information about Cautions

This book may contain cautions. A **caution** describes a situation that could potentially damage your software or equipment.



The information in a caution is provided for your protection. Please read each caution carefully.

Related Documentation From Texas Instruments

General Digital Signal Processing:

Antoniou, Andreas, *Digital Filters: Analysis and Design*. New York, NY: McGraw-Hill Company, Inc., 1979.

Brigham, E. Oran, *The Fast Fourier Transform.* Englewood Cliffs, NJ: Prentice-Hall, Inc., 1974.

Burrus, C.S. and Parks, T.W., *DFT/FFT and Convolution Algorithms*. New York, NY: John Wiley and Sons, Inc., 1984.

Digital Signal Processing Applications with the TMS320 Family, Texas Instruments, 1986; Prentice-Hall, Inc., 1987.

Gold, Bernard and Rader, C.M., *Digital Processing of Signals*. New York, NY: McGraw-Hill Company, Inc., 1969.

Hamming, R.W., *Digital Filters*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1977.

IEEE ASSP DSP Committee (Editor), *Programs for Digital Signal Processing*. New York, NY: IEEE Press, 1979.

Jackson, Leland B., *Digital Filters and Signal Processing*. Hingham, MA: Kluwer Academic Publishers, 1986.

Jones, D.L. and Parks, T.W., *A Digital Signal Processing Laboratory Using the TMS32010*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1987.

Lim, Jae and Oppenheim, Alan V. (Editors), *Advanced Topics in Signal Processing*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1988.

Morris, L. Robert, *Digital Signal Processing Software*. Ottawa, Canada: Carleton University, 1983.

Oppenheim, Alan V. (Editor), *Applications of Digital Signal Processing*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1978.

Oppenheim, Alan V. and Schafer, R.W., *Digital Signal Processing*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1975.

Oppenheim, Alan V. and Willsky, A.N. with Young, I.T., *Signals and Systems*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1983.

Parks, T.W. and Burrus, C.S., *Digital Filter Design*. New York, NY: John Wiley and Sons, Inc., 1987.

Rabiner, Lawrence R., Gold and Bernard, *Theory and Application of Digital Signal Processing*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1975.

Treichler, J.R., Johnson, Jr., C.R. and Larimore, M.G., *A Practical Guide to Adaptive Filter Design*. New York, NY: John Wiley and Sons, Inc., 1987.

Speech:

Gray, A.H. and Markel, J.D., *Linear Prediction of Speech*. New York, NY: Springer-Verlag, 1976.

Jayant, N.S. and Noll, Peter, *Digital Coding of Waveforms*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1984.

Papamichalis, Panos, *Practical Approaches to Speech Coding*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1987.

Rabiner, Lawrence R. and Schafer, R.W., *Digital Processing of Speech Signals*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1978.

Image Processing:

Andrews, H.C. and Hunt, B.R., *Digital Image Restoration*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1977.

Gonzales, Rafael C. and Wintz, Paul, *Digital Image Processing*. Reading, MA: Addison-Wesley Publishing Company, Inc., 1977.

Pratt, William K., *Digital Image Processing*. New York, NY: John Wiley and Sons, 1978.

Digital Control Theory:

Jacquot, R., *Modern Digital Control Systems*. New York, NY: Marcel Dekker, Inc., 1981.

Katz, P., *Digital Control Using Microprocessors*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1981.

Kuo, B.C., *Digital Control Systems*. New York, NY: Holt, Reinholt and Winston, Inc., 1980.

Moroney, P., I*ssues in the Implementation of Digital Feedback Compensators*. Cambridge, MA: The MIT Press, 1983.

Phillips, C. and Nagle, H., *Digital Control System Analysis and Design*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1984.

Trademarks

MS, and MS-DOS are trademarks of Microsoft Corp. VAX, VMS, and Ultrix are trademarks of Digital Equipment Corp. PC-DOS is a trademark of International Business Machines Corp. Sun 3 is a trademark of Sun Microsystems, Inc. UNIX is a registered trademark of UNIX Systems Laboratories. XDS is a trademark of Texas Instruments Incorporated.

If You Need Assistance...

If you want to	Do this
Request more information about Texas Instruments Digital Signal Processing (DSP) products	Write to: Texas Instruments Incorporated Market Communications Manager, MS 736 P.O. Box 1443 Houston, Texas 77251–1443
Order Texas Instruments documentation	Call the TI Literature Response Center: (800) 477–8924
Ask questions about product operation or report suspected problems	Call the DSP hotline: (713) 274–2320
Report mistakes in this document or any other TI documentation	Send your comments to: Texas Instruments Incorporated Technical Publications Manager, MS 702 P.O. Box 1443 Houston, Texas 77251–1443

Read This First

Contents

Intro 1.1 1.2 1.3	duction Genera Key Fe Typical	1-1 al Description 1-2 atures 1-6 Applications 1-8
Pinou	uts and s	Signal Descriptions
2.1	TMS32	2-2 2-2 2-2 2-2 2-2 2-2 2-2 2-2 2-2 2-2
2.2	TMS32	0C2x Signal Descriptions 2-4
Archi	itecture	
3.1	Archite	ctural Overview
3.2	Functio	nal Block Diagram
3.3	Interna	I Hardware Summary
3.4	Memor	v Organization
	3.4.1	Data Memory
	3.4.2	Program Memory
	3.4.3	TMS320C2x Memory Maps 3-15
	3.4.4	TMS320C26 Memory Maps 3-16
	3.4.5	Memory-Mapped Registers 3-22
	3.4.6	Auxiliary Registers
	3.4.7	Memory Addressing Modes
	3.4.8	Memory-to-Memory Moves
3.5	Central	Arithmetic Logic Unit (CALU)
	3.5.1	Scaling Shifter
	3.5.2	ALU and Accumulator
	3.5.3	Multiplier, T and P Registers
3.6	System	1 Control
	3.6.1	Program Counter and Stack
	3.6.2	Pipeline Operation
	3.6.3	Reset
	3.6.4	Status Registers
	3.6.5	Timer Operation
	3.6.6	Repeat Counter
	3.6.7	Powerdown Modes (TMS320C25)
3.7	Externa	al Memory and I/O Interface
	3.7.1	Memory Combinations
	3.7.2	Internal Clock Timing Relationships 3-56
	3.7.3	General-Purpose I/O Pins (BIO and XF)
	Intro 1.1 1.2 1.3 Pinou 2.1 2.2 Archi 3.1 3.2 3.3 3.4 3.5 3.6 3.7	Introduction 1.1 General 1.2 Key Fe 1.3 Typical Pinouts and S 2.1 2.2 TMS32 Architecture 3.1 3.1 Archite 3.2 Functic 3.1 Archite 3.2 Functic 3.3 Interna 3.4 Memor 3.4.1 3.4.2 3.4.3 3.4.4 3.4.5 3.4.6 3.4.7 3.4.8 3.5 Central 3.5.1 3.5.2 3.5.3 3.6 System 3.6.1 3.6.2 3.6.3 3.6.4 3.6.5 3.6.6 3.6.7 3.7 External 3.7.1 3.7.2 3.7.3 3.7.3

	3.8	Interrup	ots	3-59
		3.8.1	Interrupt Operation	3-59
		3.8.2	External Interrupt Interface	3-60
	3.9	Serial F	Port	3-63
		3.9.1	Transmit and Receive Operations	3-65
		3.9.2	Timing and Framing Control	3-67
		3.9.3	Burst-Mode Operation	3-68
		3.9.4	Continuous Operation Using Frame Sync Pulses (TMS320C25)	3-69
		3.9.5	Continuous Operation Without Frame Sync Pulses (TMS320C25)	3-71
		3.9.6	Initialization of Continuous Operation Without Frame Sync Pulses	3-73
	3.10	Multipro	ccessing and Direct Memory Access (DMA)	3-75
		3.10.1	Synchronization	3-75
		3.10.2	Global Memory	3-76
		3.10.3	The Hold Function	3-78
	3.11	Genera	I Description of the TMS320C26	3-82
	3.12	Genera	I Description of the TMS320C28	3-83
4	Asser			4-1
	4.1	Memory	y Addressing Modes	. 4-2
		4.1.1		. 4-2
		4.1.2	Indirect Addressing Mode	. 4-4
		4.1.3		. 4-8
	4.2	Instruct		4-11
		4.2.1		4-11
		4.2.2		4-13
	4.3	Individu		4-18
5	Softw	are App	plications	5-1
	5.1	Process	sor Initialization	. 5-2
		5.1.1	TMS320C26 Download/Bootstrapping Modes	. 5-6
	5.2	Program	m Control	5-22
		5.2.1	Subroutines	5-22
		5.2.2	Software Stack	5-24
		5.2.3	Timer Operation	5-25
		5.2.4	Single-Instruction Loops	5-26
		5.2.5	Computed GOTOs	5-28
	5.3	Interrup	ot Service Routine	5-29
		5.3.1	Context Switching	5-29
		5.3.2		5-32
	5.4	Memor	v Management	5-33
		5.4.1	Block Moves	5-33
		5.4.2	Configuring On-Chip RAM	5-35
		5.4.2 5.4.3	Configuring On-Chip RAM	5-35 5-38
	5.5	5.4.2 5.4.3 Fundar	Configuring On-Chip RAM Using On-Chip RAM for Program Execution mental Logical and Arithmetic Operations	5-35 5-38 5-43
	5.5	5.4.2 5.4.3 Fundar 5.5.1	Configuring On-Chip RAM Using On-Chip RAM for Program Execution nental Logical and Arithmetic Operations Status Register Effect on Data Processing	5-35 5-38 5-43 5-43
	5.5	5.4.2 5.4.3 Fundar 5.5.1 5.5.2	Configuring On-Chip RAM Using On-Chip RAM for Program Execution nental Logical and Arithmetic Operations Status Register Effect on Data Processing Bit Manipulation	5-35 5-38 5-43 5-43 5-44

	5.6	Advand	ced Arithmetic Operations	5-46
		5.6.1	Overflow Management	5-46
		5.6.2	Scaling	5-47
		5.6.3	Shifting Data	5-47
		5.6.4	Moving Data	5-51
		5.6.5	Multiplication	5-53
		5.6.6	Division	5-57
		5.6.7	Floating-Point Arithmetic	5-60
		5.6.8	Indexed Addressing	5-62
		5.6.9	Extended-Precision Arithmetic	5-62
	5.7	Applica	ation-Oriented Operations	5-68
		5.7.1	Companding	5-68
		5.7.2	FIR/IIR Filtering	5-70
		5.7.3	Adaptive Filtering	5-71
		5.7.4	Fast Fourier Transforms (FFT)	5-75
		5.7.5	PID Control	5-82
6	Hardy	ware Ap	plications	. 6-1
	6.1	System	n Control Circuitry	. 6-2
		6.1.1	Powerup Reset Circuit	. 6-2
		6.1.2	Crystal Oscillator Circuit	. 6-5
		6.1.3	User Target Design Considerations for the XDS	. 6-7
	6.2	Interfac	cing Memories	6-11
		6.2.1	Interfacing PROMs	6-12
		6.2.2	Wait-State Generator	6-19
		6.2.3	Interfacing EPROMs	6-22
		6.2.4	Interfacing Static RAMs	6-26
		6.2.5	Interface Timing Analysis	6-29
	6.3	Direct I	Memory Access (DMA)	6-32
	6.4	Global	Memory	6-35
	6.5	Interfac	cing Peripherals	6-37
		6.5.1	Combo-Codec Interface	6-37
		6.5.2	AIC Interface	6-40
		6.5.3	Digital-to-Analog (D/A) Interface	6-42
		6.5.4	Analog-to-Digital (A/D) Interface	6-43
		6.5.5	I/O Ports	6-46
	6.6	System	n Applications	6-48
		6.6.1	Echo Cancellation	6-48
		6.6.2	High-Speed Modem	6-48
		6.6.3	Voice Coding	6-49
		6.6.4	Graphics and Image Processing	6-50
		6.6.5	High-Speed Control	6-51
		6.6.6	Instrumentation and Numeric Processing	6-51

Α	TMS320C25 Digital Signal Processors
В	TMS320C26 Digital Signal Processor B-1
С	TMS320C28 Digital Signal Processor C-1
D	SMJ320C2x Digital Signal Processors D-1
Ε	Instruction Cycle Timings E-1 E.1 TMS320C2x Instruction Cycle Timings E-2
F	TMS320E25 EPROM ProgrammingF-1F.1Using the EPROM Programmer Adapter SocketF-2F.1.1Supplying External PowerF-2F.2Programming and VerificationF-4F.2.1ErasureF-7F.2.2FAST ProgrammingF-7F.2.3SNAP! Pulse ProgrammingF-8F.2.4Program VerifyF-8F.2.5Program InhibitF-11F.2.6ReadF-11F.2.7Output DisableF-11F.3EPROM Protection and VerificationF-12F.3.1EPROM ProtectionF-12F.3.2How the RBIT WorksF-14F.33Protect VerifyF-15
G	Analog Interface Peripherals and Applications G-1 G.1 Multimedia Applications G-2 G.1.1 System Design Considerations G-2 G.1.2 Multimedia-Related Devices G-4 G.2 Telecommunications Applications G-5 G.3 Dedicated Speech Synthesis Applications G-10 G.4 Servo Control/Disk Drive Applications G-12 G.5 Modem Applications G-15 G.6 Advanced Digital Electronics Applications for Consumers G-18
н	Memories, Analog Converters, Sockets, and CrystalsH-1H.1Memories and Analog ConvertersH-2H.2SocketsH-3H.3CrystalsH-4
I	ROM Codes I-1
J	Quality and Reliability J-1 J.1 Reliability Stress Tests J-2
κ	Development Support K-1 K.1 Device and Development Support Tool Nomenclature K-2

Figures

1–1	TMS320 Device Evolution	1-3
2–1	TMS320C2x Pin Assignments	2-2
2–2	TMS320C28 Pin Assignments	2-3
3–1	TMS320C2x Simplified Block Diagram	. 3-3
3–2	TMS320C25/E25 Block Diagram	3-7
3–3	TMS320C26 Block Diagram	3-8
3–4	TMS320C2x On-Chip Data Memory	3-13
3–5	TMS320C26 On-Chip Data Memory	3-14
3–6	Comparison of Internal RAM Configured as Data Space	3-18
3–7	Comparison of Internal RAM Configured as Program Space	3-18
3–8	TMS320C2x Memory Maps	3-19
3–9	TMS320C26 Memory Maps	3-20
3–10	Indirect Auxiliary Register Addressing Example	3-23
3–11	Auxiliary Register File	3-24
3–12	Methods of Instruction Operand Addressing	3-26
3–13	Central Arithmetic Logic Unit (CALU), TMS320C2x	3-29
3–14	Examples of TMS320C25 Carry Bit Operation	3-31
3–15	Program Counter, Stack, and Related Hardware	3-35
3–16	Three-Level Pipeline Operation (TMS320C25)	3-38
3–17	Two-Level Pipeline Operation	3-38
3–18	TMS320C25 Standard Pipeline Operation	3-39
3–19	Pipeline Operation of ADD Followed by SACL	3-41
3–20	Pipeline Operation With Wait States	3-42
3–21	Pipeline With External Data Bus Conflict	3-43
3–22	Pipeline Operation of Branch to On-Chip RAM	3-44
3–23	Pipeline Operation of RET From On-Chip RAM	3-44
3–24	TMS320C2x Status Register Organization	3-49
3–25	TMS320C26 Status Register Organization	3-50
3–26	Timer Block Diagram	3-52
3–27	Four-Phase Clock	3-56
3–28	BIO Timing Diagram	3-57
3–29	External Flag Timing Diagram	3-58
3–30	Interrupt Mask Register (IMR)	3-60
3–31	Internal Interrupt Logic Diagram	3-61
3–32	Interrupt Timing Diagram (TMS320C25)	3-62
3–33	The DRR and DXR Registers	3-64
3–34	Serial Port Block Diagram	3-65
3–35	Serial Port Transmit Timing Diagram	3-66
3–36	Serial Port Receive Timing Diagram	3-67

3–37	Burst-Mode Serial Port Transmit Operation	3-68
3–38	Burst-Mode Serial Port Receive Operation	3-68
339	Byte-Mode DRR Operation (TMS320C25)	3-69
3–40	Serial Port Transmit Continuous Operation (FSM = 1)	3-70
3–41	Serial Port Receive Continuous Operation (FSM = 1)	3-70
3–42	Serial Port Transmit Continuous Operation (FSM = 0)	3-72
3–43	Serial Port Receive Continuous Operation (FSM = 0)	3-72
3–44	Continuous Transmit Operation Initialization	3-74
3–45	Continuous Receive Operation Initialization	3-74
3–46	Synchronization Timing Diagram (TMS320C25)	3-76
3–47	Global Memory Access Timing	3-77
3–48	TMS320C25 Hold Timing Diagram	3-80
4–1	Direct Addressing Block Diagram	. 4-3
42	Indirect Addressing Block Diagram	. 4-4
5–1	BIO-XF Handshake	. 5-7
5–2	Sequence for 8-Bit Transfers	. 5-8
5–3	Sequence for 16-Bit Transfers	. 5-8
5-4	Building LENGTH From STATUS and PROGRAM LENGTH Words	. 5-9
55	RS232 Connection to the TMS320C26	5-11
56	Sequence for RS232 Transfer (8 Data Bits Only)	5-13
57	Building LENGTH From STATUS and PROGRAM LENGTH Words	5-14
5–8	External Memory Byte Ordering	5-16
59	On-Chip RAM Configurations	5-36
510	MACD Operation	5-52
5–11	Execution Time vs. Number of Multiply-Accumulates (TMS320C25)	5-55
512	Program Memory vs. Number of Multiply-Accumulates	5-56
5–13	An In-Place DIT FFT With In-Order Outputs and Bit-Reversed Inputs	5-76
514	An In-Place DIT FFT With In-Order Inputs but Bit-Reversed Outputs	5-76
6–1	Powerup Reset Circuit	. 6-3
6–2	Voltage on TMS320C25 Reset Pin	. 6-4
6–3	Crystal Oscillator Circuit	. 6-5
6–4	Magnitude of Impedance of Oscillator LC Network	. 6-6
6–5	Direct Interface of TBP38L165-35 to TMS320C25	6-14
6–6	Interface Timing of TBP38L165-35 to TMS320C25	6-15
6–7	Interface of TBP38L165-35 to TMS320C25	6-17
6–8	Interface Timing of TBP38L165-35 to TMS320C25 (Address Decoding)	6-18
6–9	One Wait-State Memory Access Timing	6-20
6–10	Wait-State Generator Design	6-21
6–11	Wait-State Generator Timing	6-22
6–12	Interface of WS57C65F-12 to TMS320C25	6-23
6–13	Interface Timing of WS57C65F-12 to TMS320C25	6-24
6–14	Interface of TMS27C64-20 to TMS320C25	6-25
6–15	Interface Timing of TMS27C64-20 to TMS320C25	6-26
6–16	Interface of CY7C169-25 to TMS320C25	6-28
6–17	Interface Timing of CY7C169-25 to TMS320C25	6-29

6–18	Direct Memory Access Using a Master-Slave Configuration	6-33
6–19	Direct Memory Access in a PC Environment	6-34
6–20	Global Memory Communication	6-36
6–21	Interface of TMS320C25 to TCM29C16 Codec	6-38
6–22	Interface of TLC32040 to TMS320C2x	6-41
6–23	Synchronous Timing of TLC32040 to TMS320C2x	6-41
624	Asynchronous Timing of TLC32040 to TMS320C2x	6-42
6–25	Interface of TLC7524 to TMS320C2x	6-42
6–26	Interface Timing of TLC7524 to TMS320C2x	6-43
6–27	Interface of TLC0820 to TMS320C2x	6-44
6–28	Interface Timing of TLC0820 to TMS320C2x	6-45
6–29	I/O Port Addressing	6-46
630	I/O Port Processor-to-Processor Communication	6-47
6–31	Echo Canceler	6-48
6–32	High-Speed Modem	6-49
6–33	Voice Coding System	6-49
6–34	Graphics System	6-50
6–35	Robot Axis Controller Subsystem	6-51
6–36	Instrumentation System	6-51
F–1	EPROM Programming Adapter Socket	F-2
F–2	V _{CC} and V _{PP} Jumper Settings for External Power	F-3
F–3	EPROM Programming Data Format	F-4
F–4	TMS320E25 EPROM Conversion to TMS27C64 EPROM Pinout	F-5
F–5	FAST Programming Flowchart	F-9
F6	SNAP! Pulse Programming Flowchart	F-10
F7	Programming Timing	F-11
F–8	EPROM Protection Flowchart	F-13
F9	How the RBIT Fits Into the TMS320E25 Block Diagrams	F-14
F–10	EPROM Protection Timing	F-15
G–1	System Block Diagram	G-2
G–2	Multimedia Speech Encoding and Modem Communication	G-3
G–3	TMS320C25 to TLC32047 Interface	G-3
G–4	Typical DSP/Combo Interface	G-6
G–5	DSP/Combo Interface Timing	G-7
G–6	General Telecom Applications	G-9
G–7	Generic Telecom Application	G-9
G–8	Generic Servo Control Loop	G-12
G–9	Disk Drive Control System Block Diagram	G-13
G–10	TMS320C14 – TLC32071 Interface	G-14
G–11	High-Speed V.32 Bis and Multistandard Modem With the TLC320AC01 AIC	G-16
G–12	Applications Performance Requirements	G-18
G–13	Video Signal Processing Basic System	G-19
G–14	Typical Digital Audio Implementation	G-19
H1	Crystal Connection	H-4
I—1	TMS320 ROM Code Flowchart	I-2
K–1	TMS320 Device Nomenclature	K-3
K–2	TMS320 Development Tool Nomenclature	K-4

Tables

1–1	TMS320C2x Processors Overview 1-4
1–2	Typical Applications of the TMS320 Family 1-8
2–1	TMS320C2x Signal Descriptions 2-4
3–1	TMS320C2x Internal Hardware 3-9
3–2	TMS320C25/26 Memory Blocks
3–3	Memory-Mapped Registers 3-22
3–4	PM Shift Modes
3–5	Instruction Pipeline Sequence 3-40
3–6	Status Register Field Definitions 3-50
3–7	Interrupt Locations and Priorities 3-59
38	Serial Port Bits, Pins, and Registers 3-63
3– 9	Global Data Memory Configurations 3-77
4–1	Indirect Addressing Arithmetic Operations 4-6
4–2	Bit Fields for Indirect Addressing 4-7
43	Instruction Symbols 4-12
44	Instruction Set Summary 4-14
5–1	Program Space and Time Requirements for μ-/A-Law Companding 5-69
5–2	256-Tap Adaptive Filtering Memory Space and Time Requirements 5-74
5–3	Bit-Reversal Algorithm for an 8-Point Radix-2 DIT FFT 5-77
5-4	FFT Memory Space and Time Requirements 5-81
61	Timing Parameters of TBP38L165-35 Direct Interface to TMS320C25 6-15
6–2	Timing Parameters of TBP38L165-35 to TMS320C25 (Address Decoding) 6-19
6–3	Wait States Required for Memory/Peripheral Access
6–4	Timing Parameters of WS57C64F-12 Interface to TMS320C25 6-24
6–5	Timing Parameters of TMS27C64-20 Interface to TMS320C25 6-26
66	Timing Parameters of CY7C169-25 Interface to TMS320C25
E-1	TMS320C2x Instructions by Cycle Class E-2
E–2	Cycle Timings for Cycle Classes When Not in Repeat Mode E-3
E–3	Cycle Timings for Cycle Classes When in Repeat Mode E-5
F–1	Pin Nomenclature (TMS320E25) F-5
F2	TMS320E25 Programming Mode Levels F-6
F–3	TMS320E25 EPROM Protect and Protect Verify Mode Levels F-12
G–1	Data Converter ICs G-4
G–2	Switched-Capacitor Filter ICs G-4
G–3	Telecom Devices
G–4	Switched-Capacitor Filter ICs G-8
	•

G–5	Voice Synthesizers	G-10
G–6	Speech Memories	G-10
G–7	Switched-Capacitor Filter ICs	G-11
G–8	Control-Related Devices	G-13
G–9	Modem AFE Data Converters	G-15
G–10	Audio/Video Analog/Digital Interface Devices	G-20
H–1	Commonly Used Crystal Frequencies	. H-4
J—1	Microprocessor and Microcontroller Tests	. J-5
J–2	TMS320C2x Transistors	. J-5

Examples

5–1 Processor Initialization (TMS320C25)	5-3
5–2 Processor Initialization (TMS320C26)	5-4
5–3 BIO–XF Transfer Protocol	5-7
5–4 RS232 Transfer Protocol	5-12
5–5 TMS320C26BFNL Bootloader	5-17
5–6 Subroutines	5-22
5–7 Software Stack Expansion	5-24
5–8 Clock Divider Using Timer (TMS320C25)	5-26
5–9 Instruction Repeating	5-27
5–10 Computed GOTO	5-28
5–11 Context Save (TMS320C25)	5-30
5–12 Context Restore (TMS320C25)	5-31
5–13 Interrupt Service Routine	5-32
5-14 Moving External Data to Internal Data Memory With BLKD	5-33
5–15 Moving Program Memory to Data Memory With BLKP	5-33
5-16 Moving Program Memory to Data Memory With TBLR	5-34
5-17 Moving Internal Data Memory to Program Memory With TBLW	5-34
5-18 Moving Data From I/O Space Into Data Memory With IN	5-34
5-19 Moving Data From Data Memory to I/O Space With OUT	5-35
5-20 Configuring and Using On-Chip RAM	5-37
5-21 Program Execution From On-Chip Memory	5-39
5-22 Program Execution From On-Chip Memory (TMS320C26)	5-41
5-23 Using BIT and BBZ	5-45
5-24 Using BITT and BBNZ	5-45
5-25 Bit-Reversed Carry Addition	5-48
5–26 FFT Bit Reversals	5-48
5-27 Using the AR0 Test Bit to Calculate the Square Root of a Long Integer	5-50
5–28 Using MACD for Moving Data	5-52
5–29 Multiply	5-53
5-30 Multiply-Accumulate Using the MAC Instruction (TMS320C25)	5-54
5-31 Multiply-Accumulate Using the LTA-MPY Instruction Pair	5-54
5–32 Using SQRA	5-57
5–33 Divide 33 by 5	5-58
5–34 Using SUBC for Integer Division	
5–35 Using SUBC for Fractional Division	
5-36 Using NORM for Floating-Point Multiply	5-61

5–37	Using LACT for Denormalization	5-61
5–38	Row Times Column	5-62
5–39	64-Bit Addition	5-64
5–40	64-Bit Subtraction	5-65
541	32 × 32-Bit Multiplication	5-66
5–42	Implementing an IIR Filter	5-70
5-43	256-Tap Adaptive FIR Filter	5-73
5–44	Adaptive Filter Routine Concluded	5-74
5-45	FFT Macros	5-79
5-46	An 8-Point DIT FFT	5-81
5-47	PID Control	5-83



Chapter 1

Introduction

The TMS320 family of 16/32-bit single-chip digital signal processors combines the flexibility of a high-speed controller with the numerical capability of an array processor, offering an inexpensive alternative to custom VLSI and multichip bit-slice processors for signal processing.

The TMS32010, the first digital signal processor in the TMS320 family, was introduced in 1982. Since that time, the TMS320 family has established itself as the industry standard for digital signal processing. The powerful instruction set, inherent flexibility, high-speed number-crunching capabilities, and innovative architecture make these high-performance, cost-effective processors ideal for many telecommunications, computer, commercial, industrial, and military applications.

Note:

Throughout this document, TMS320C2x refers to the TMS320C25, TMS320C25-33, TMS320C25-50, TMS320E25, TMS320C26, and TMS320C28 unless stated otherwise. Where applicable, ROM includes the on-chip EPROM of the TMS320E25.

Topics in this chapter include

Topic

Page

1.1 General Description

The TMS320 family currently consists of five generations: TMS320C1x, TMS320C2x, TMS320C3x, TMS320C4x, and TMS320C5x (see Figure 1–1). The family expansion includes enhancements of existing generations and more powerful new generations of digital signal processors. Many features are common among these generations. Some specific features are added in each processor to provide different cost/performance tradeoffs. Software compatibility is maintained throughout the family to protect the user's investment in architecture. Each processor has software and hardware tools to facilitate rapid design.

This document discusses the TMS320C2x devices:

- TMS320C25, a CMOS 40-MHz digital signal processor capable of twice the performance of the TMS320C1x devices
- TMS320C25-33 a CMOS 33-MHz version of the TMS32025
- TMS320C25-50, a CMOS enhanced-speed (50-MHz) version of the TMS320C25
- TMS320E25, a version of the TMS320C25 (40-MHz) with on-chip ROM replaced by secure, on-chip EPROM
- TMS320C26, a version of the TMS320C25 (40-MHz) with expanded configurable program/data RAM
- □ The TMS320C28, a version of the TMS320C25 (40-MHz) with expanded 8K-word on-chip ROM and an added power-down mode.





Plans for expansion of the TMS320 family include more spinoffs of the existing generations as well as more powerful future generations of digital signal processors.

The TMS320 family combines the high performance and specialized features necessary in digital signal processing (DSP) applications with an extensive program of development support, including hardware and software development tools, product documentation, textbooks, newsletters, DSP design workshops, and a variety of application reports. See Appendix K for a discussion of the wide range of development tools available.

The combination of the TMS320's Harvard-type architecture (separate program and data buses) and its special digital signal processing instruction set provide speed and flexibility to execute 12.8 MIPS (million instructions per second). The TMS320 family optimizes speed by implementing functions in hardware that other processors implement through software or microcode. This hardware-intensive approach provides the design engineer with power previously unavailable on a single chip.

The TMS320C2x generation includes six members: TMS320C25, TMS320C25-33, TMS320C25-50, TMS320E25, TMS320C26, and TMS320C28. Table 1–1 provides an overview of the TMS320C2x generation of processors with comparisons of memory, I/O, cycle timing, and package type.

Table 1–1. TMS320C2x Processors Overview

Device	On-chip RAM	Memory ROM/ EPROM	Off-chip Prog Data	Ser	/O Ports [†] Par		Cycle Time	Package Type*						
					· u		(113)	1 04						
TMS320C25‡	544	4K	64K 64K	Yes	16 × 16	Con	100	68	68					
TMS320C25-33	544	4K	64K 64K	Yes	16 × 16	Con	120	_	68		—			
TMS320C25-50§	544	4K	64K 64K	Yes	16 × 16	Con	80	-	68	_	_			
TMS320E25§	544	4K	64K 64K	Yes	16 × 16	Con	100	—	—	68	80			
TMS320C26	1568	256	64K 64K	Yes	16 × 16	Con	100	—	68					
TMS320C28	544	8K	64K 64K	Yes	16 × 16	Con	100		68		80			

†Ser = serial; Par = parallel; DMA = direct memory access; Con = concurrent DMA.

#Military version available; contact nearest TI Field Sales Office for availability.

\$Military version planned; contact nearest TI Field Sales Office for details.

*PGA = 68-pin grid array; PLCC = plastic-leaded chip carrier; CER = surface mount ceramic-leaded chip carrier (CER-QUAD); QFP = plastic quad flat package

> The **TMS320C25**, like all members of the TMS320C2x generation, is processed in CMOS technology. The TMS320C25 is capable of executing 10 million instructions per second. Enhanced features such as 24 additional instructions (133 total), eight auxiliary registers, an eight-level hardware stack, 4K words of on-chip program ROM, a bit-reversed indexed addressing mode, and the low power dissipation inherent to the CMOS process contribute to the high performance.

> The **TMS320C25-33** is a 33-MHz version of the TMS320C25. It is capable of an instruction cycle of 120 ns. It is architecturally identical to the 40-MHz version of the TMS320C25 and is pin-for-pin and object-code compatible with the TMS320C25.

The **TMS320C25-50** is a high-speed version of the TMS320C25. It is capable of an instruction cycle time of 80 ns. It is architecturally identical to the 40-MHz version of the TMS320C25 and is pin-for-pin and object-code compatible with the TMS320C25.

The **TMS320E25** is identical to the TMS320C25, except that the on-chip 4K-word program ROM is replaced with a 4K-word on-chip program EPROM. On-chip EPROM allows realtime code development and modification for immediate evaluation of system performance.

The **TMS320C26** is pin-for-pin and object-code compatible (except for RAM configuration instructions) with the TMS320C25. It is capable of an instruction cycle time of 100 ns. The enhancement over the TMS320C25 consists of a larger, configurable, on-chip RAM divided into 4 blocks, for a total 1568-word program/data space. The TMS320C26 is similar to the TMS320C25 except for its internal memory configuration. This is discussed in Section NO TAG and in Appendix NO TAG.

The **TMS320C28** is object code-compatible with the TMS320C25. It is capable of an instruction cycle time of 100 ns. The TMS320C28 contains an expanded 8K words of on-chip program ROM and an added power-down mode, which conserves power while saving the contents of on-chip SRAM (B0, B1, and B2).

1.2 Key Features

Key features of the TMS320C2x devices are listed below. Those that pertain to a particular device are followed by the device name within parentheses.

Instruction cycle timing:

80-ns (TMS320C25-50) 100-ns (TMS320C25, TMS320E25, TMS320C26, and TMS320C28) 120-ns (TMS320C25-33)

- 544-word programmable on-chip data RAM
- □ 1568-word configurable program/data RAM (TMS320C26 only)
- 4K-word on-chip program ROM (TMS320C25, TMS302C25-33, and TMS320C25-50)
- 8K-word on-chip program ROM (TMS320C28 only)
- Secure 4K-word on-chip program EPROM (TMS320E25)
- 128K-word total data/program memory space
- 32-bit ALU/accumulator
- □ 16- ×16-bit parallel multiplier with a 32-bit product
- Single-cycle multiply/accumulate instructions
- Repeat instructions for efficient use of program space and enhanced execution
- Block moves for data/program management
- On-chip timer for control operations
- Up to eight auxiliary registers with dedicated arithmetic unit
- Up to eight-level hardware stack
- Sixteen input and sixteen output channels
- 16-bit parallel shifter
- Wait states for communication to slower off-chip memories/peripherals
- Serial port for direct codec interface
- Synchronization input for synchronous multiprocessor configurations

- Global data memory interface
- TMS320C1x source-code upward compatibility
- Concurrent DMA using an extended hold operation
- Instructions for adaptive filtering, FFT, and extended-precision arithmetic
- Bit-reversed indexed-addressing mode for radix-2 FFT
- On-chip clock generator
- Single 5-V supply
- Power-down mode (TMS320C28 only)
- Device packaging:

68-pin PGA (TMS320C25) 68-lead PLCC (TMS320C25, TMS320C26, and TMS320C28) 68-lead CER-QUAD (TMS320E25) 80-pin QFP (TMS320C28)

Commercial and military versions available

1.3 Typical Applications

The TMS320 family's unique versatility and realtime performance offer flexible design approaches in a variety of applications. In addition, TMS320 devices can simultaneously provide the multiple functions often required in those complex applications. Table 1–2 lists typical TMS320 family applications.

Canaral Burnaga DSB	Crenhice/Imeging	Instrumentation							
General-Purpose DSP	Graphics/imaging	instrumentation							
Digital Filtering Convolution Correlation Hilbert Transforms Fast Fourier Transforms Adaptive Filtering Windowing Waveform Generation	3-D Rotation Robot Vision Image Transmission/ Compression Pattern Recognition Image Enhancement Homomorphic Processing Workstations Animation/Digital Map	Spectrum Analysis Function Generation Pattern Matching Seismic Processing Transient Analysis Digital Filtering Phase-Locked Loops							
Voice/Speech	Control	Military							
Voice Mail Speech Vocoding Speech Recognition Speaker Verification Speech Enhancement Speech Synthesis Text-to-Speech	Disk Control Servo Control Robot Control Laser Printer Control Engine Control Motor Control	Secure Communications Radar Processing Sonar Processing Image Processing Navigation Missile Guidance Radio Frequency Modems							
Telecomm	unications	Automotive							
Echo Cancellation ADPCM Transcoders Digital PBXs Line Repeaters Channel Multiplexing 1200 to 19200-bps Modems Adaptive Equalizers DTMF Encoding/Decoding Data Encryption	FAX Cellular Telephones Speaker Phones Digital Speech Interpolation (DSI) X.25 Packet Switching Video Conferencing Spread Spectrum Communications	Engine Control Vibration Analysis Antiskid Brakes Adaptive Ride Control Global Positioning Navigation Voice Commands Digital Radio Cellular Telephones							
Consumer	Industrial	Medical							
Radar Detectors Power Tools Digital Audio/TV Music Synthesizer Toys and Games Solid-State Answering Machines	Robotics Numeric Control Security Access Power Line Monitors	Hearing Aids Patient Monitoring Ultrasound Equipment Diagnostic Tools Prosthetics Fetal Monitors							

Table 1–2. Typical Applications of the TMS320 Family

Many of the TMS320C2x features, such as single-cycle multiply/accumulate instructions, 32-bit arithmetic unit, large auxiliary register file with a separate arithmetic unit, and large on-chip RAM and ROM make the device particularly applicable in digital signal processing systems. At the same time, general-purpose applications are greatly enhanced by the large address spaces, on-chip timer, serial port, multiple interrupt structure, provision for external wait states, and capability for multiprocessor interface and direct memory access.

The TMS320C2x has the flexibility to be configured to satisfy a wide range of system requirements. This allows the device to be applied in systems currently using costly bit-slice processors or custom ICs. These are examples of such system configurations:

- A standalone system using on-chip memory,
- Parallel multiprocessing systems with shared global data memory, or
- Host/peripheral coprocessing using interface control signals.

Introduction

Chapter 2

Pinouts and Signal Descriptions

The TMS320C2x generation digital signal processors are available in one or more of four package types. The TMS320C25 (40-MHz version only) is available in a 68-pin grid array (PGA) package. The TMS320C25 (33-MHz, 40-MHz, and 50-MHz versions) and the TMS320C26 are available in a plastic 68-lead chip carrier (PLCC) package. The TMS320E25 is packaged in a ceramic surface mount 68-lead chip carrier (CER-QUAD) package. The TMS320C28 is available in a 80-pin quad flat package (QFP). All TMS320 packages conform to JEDEC specifications.

Conversion sockets that accept PLCC and CER-QUAD packages and have a PGA footprint are commercially available. For more information, refer to Appendix E.

When using the XDS emulator, refer to subsection 6.1.3 for user target design considerations.

The TMS320C26 is similar to the TMS320C25 except for its internal memory configuration. This is discussed in Section 3.4 and in Appendix B.

Topics in this chapter include

Topic

Page

																															1000 C
																															0000
																															2003
																															NY 1997
	2002-002					120000	a series a s		500 CO 🕰																					1000 - 1000 - A	2552
- 900	2000 DO	200 000		~~			. 	-																						000 a 1007 a	CO041
10 C - 1	2002 B.S.	200 H M	_				_	$\mathbf{n}\mathbf{n}$		1.1																					2.000 H
- A - A - A - A - A - A - A - A - A - A	Execution and	600 D.C.M.								200 C 100 C			200 C C C C C C C C C C C C C C C C C C	Sec. 20.	~2~~ <u>~</u> ~	V2V/21	C2100220	an a	2002003	2002002	NO MONA P	V2/VQ5V	271 2014	2000 X 1000 X	012010200	12772270	2002/02/	ST 20072200	2002/07/201		1001
· · · · · · · · · · · · · · · · · · ·	8-10-10-10-						2010/2010			- CO	DOCUMENTS.	100 H. H. S.	and the second second	6 2 10 2 1	NG 0.464		200 A 1000	41019.JU	. 100.02	- 10 C - 10	00.000.00	200000	- K. B. D. S.	- CARLOND	이 좋아? 몸 가	•• • • • • • • • • • • • • • • • • • •	property in the	2.000.000		202 mar 202 mars	1000
																															ST 554
																															00000
																								10000000							00000
																															00000
																															2000
																															666 C
000000	0002000	<u></u>		00000000		~~~~	20022002		0000020	<u></u>		00000002	20000000	20000000																00000 000000	00000
000 E	897 - N			~~	~~	A 1997 C		5,252,822	932913	21 - XXX	2002200	1000000	10020 B	02.020	200229																1992
0.002		222			1.000		6 B B B B B B B B B B B B B B B B B B B			SI 101 M.																					COCK - 1
9692 V	00 - 2	200 I N I N				_	State 1997																							000° A 7 *	- 0000 L
60 Y - Y	- 1 - 1 - 1	COL 124 M			_											Vever.	- 	金 合合金 合合	1 M B B B B B	A 10 Yes	1 1 1 1 1 1	이는 사람 것	e X H > 4				n i de se de se		COMPANIES IN	A 44 YO 10 YO YO 1	1 X X X 1
			0.7.0770.					200 C.U.S.		0.000.000					07.0770		00.00000	C.CCU.CC					0000000	0.00007	.070000000	27.000000	00000000000			0000000.00000	V000 I -
								Sec. 200.00					2000 CONCE																		CCCC
																															00000
																															20060

2.1 TMS320C2x Pinouts

Figure 2–1 shows pinouts of the PGA, PLCC, and CER-QUAD packages for the TMS320C2x devices. Note that the pinout and external dimensions of PLCC and CER-QUAD are identical. Figure 2–2 shows preliminary pinouts of the QFP package for the TMS320C28 device.





Figure 2–2. TMS320C28 Pin Assignments



80-Pin PH Quad Flat Package [†]

[†] Packages are shown for pinout reference only.
2.2 TMS320C2x Signal Descriptions

The signal descriptions for the TMS320C2x devices are provided in this section. Table 2–1 lists each signal, its pin location (PGA, PLCC, and CER-QUAD), function, and operating mode(s): that is, input, output, or high-impedance state as indicated by I, O, or Z. The signals in Table 2–1 are grouped according to function and alphabetized within that grouping.

Signal	Pin (PGA/PLCC†)	I/O/Z‡	Description	
Address/Data Buses				
A15 MSB A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A5 A4 A3 A2 A1 A0 LSB	L10/43 K9/42 L9/41 K8/40 L8/39 K7/38 L7/37 K6/36 K5/34 L5/33 K4/32 L4/31 K3/30 L3/29 K2/28 K1/26	O/Z	Parallel address bus A15 (MSB) through A0 (LSB). Multiplexed to address external data/program memory or I/O. Placed in high-impedance state in the hold mode.	
D15 MSB D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 LSB	B6/2 A5/3 B5/4 A4/5 B4/6 A3/7 B3/8 A2/9 B2/11 C1/12 C2/13 D1/14 D2/15 E1/16 E2/17 F1/18	I/O/Z	Parallel data bus D15 (MSB) through D0 (LSB). Multiplexed to transfer data between the TMS320C2x and external data/pro- gram memory or I/O devices. Placed in the high-impedance state when not outputting or when RS or HOLD is asserted.	
		Interface	e Control Signals	
DS PS IS	K10/45 J10/47 J11/46	O/Z	Data, program, and I/O space select signals. Always high unless low level asserted for communicating to a particular external space. Placed in high-impedance state in the hold mode.	
READY	B8/66	I	Data ready input. Indicates that an external device is prepared for the bus transaction to be completed. If the device is not ready (READY = 0), the TMS320C2x waits one cycle and checks READY again. READY also indicates a bus grant to an external device after a BR (bus request) signal.	

Table 2–1. TMS320C2x Signal Descriptions

† Pin numbers apply to CER-QUAD as well as to PLCC.

‡ Input/Output/High-impedance state.

Signal	Pin (PGA/PLCC [†])	I/O/Z‡	Description	
Interface Control Signals (Continued)				
R/W	H11/48	O/Z	Read/write signal. Indicates transfer direction when communicat- ing to an external device. Normally in read mode (high), unless low level asserted for performing a write operation. Placed in high-impedance state in the hold mode.	
STRB	H10/49	O/Z	Strobe signal. Always high unless asserted low to indicate an ex- ternal bus cycle. Placed in high-impedance state in the hold mode.	
		Multipro	cessing Signals	
BR	G11/50	0	Bus request signal. Asserted when the TMS320C2x requires access to an external global data memory space. READY is asserted to the device when the bus is available and the global data memory is available for the bus transaction.	
HOLD	A7/67	I	Hold input. When this signal is asserted, the TMS320C2x places the data, address, and control lines in the high-impedance state.	
HOLDA	E10/55	0	Hold acknowledge signal. Indicates that the TMS320C2x has gone into the hold mode and that an external processor may access the local external memory of the TMS320C2x.	
SYNC	F2/19	I	Synchronization input. Allows clock synchronization of two or more TMS320C2xs. SYNC is an active-low signal and must be asserted on the rising edge of CLKIN.	
Interrupt and Miscellaneous Signals				
BIO	B7/68	I	Branch control input. Polled by BIOZ instruction. If BIO is low, the TMS320C2x executes a branch. This signal must be active during the BIOZ instruction fetch.	
IACK	B11/60	0	Interrupt acknowledge signal. Output is valid only while CLKOUT1 is low. Indicates receipt of an interrupt and that the pro- gram is branching to the interrupt-vector location designated by A15–A0.	
INT2 INT1 INT0	H1/22 G2/21 G1/20	I	External user interrupt inputs. Prioritized and maskable by the in- terrupt mask register and the interrupt mode bit.	
мр/МС	A6/1	Ι	Microprocessor/microcomputer mode select pin for the TMS320C25. When asserted low (microcomputer mode), the pin causes the internal ROM to be mapped into the lower 4K words of the program memory map. In the microprocessor mode, the lower 4K words of program memory are external.	

Table 2–1. TMS320C2x Signal Descriptions (Continued)

† Pin numbers apply to CER-QUAD as well as to PLCC.
 ‡ Input/Output/High-impedance state.

Signal	Pin (PGA/PLCC [†])	I/O/Z‡	Description		
Interrupt and Miscellaneous Signals (Continued)					
MSC	C10/59	0	Microstate complete signal. Asserted low and valid only during CLKOUT1 low when the TMS320C2x has just completed a memory operation, such as an instruction fetch or a data memory read/write. MSC can be used to generate a one wait-state READY signal for slow memory.		
RS	A8/65	I	Reset input. Causes the TMS320C2x to terminate execution and forces the program counter to zero. When RS is brought to a high level, execution begins at location zero of program memory. RS affects various registers and status bits.		
XF	D11/56	0	External flag output (latched software-programmable signal). Used for signaling other processors in multiprocessor configura- tions or as a general-purpose output pin.		
		Supply/C	Discillator Signals		
CLKOUT1	C11/58	0	Master clock output signal (CLKIN frequency/4). CLKOUT1 rises at the beginning of quarter-phase 3 (Q3) and falls at the beginning of quarter-phase 1 (Q1).		
CLKOUT2	D10/57	0	A second clock output signal. CLKOUT2 rises at the beginning of quarter-phase 2 (Q2) and falls at the beginning of quarter-phase 4 (Q4).		
V _{CC}	A10/61 B10/62 H2/23 L6/35	1	Four 5-V supply pins, tied together externally.		
V _{SS}	B1/10 K11/44 L2/27	I	Three ground pins, tied together externally.		
X1	G10/51	0	Output pin from the internal oscillator for the crystal. If a crystal is not used, this pin should be left unconnected.		
X2/CLKIN	F11/52	l	Input pin to the internal oscillator from the crystal. If crystal is not used, a clock may be input to the device on this pin		

† Pin numbers apply to CER-QUAD as well as to PLCC.
‡ Input/Output/High-impedance state.

Signal	Pin (PGA/PLCC [†])	I/O/Z‡	Description
		Seria	l Port Signals
CLKR	B9/64	Ì	Receive clock input. External clock signal for clocking data from the DR (data receive) pin into the RSR (serial port receive shift register). Must be present during serial port transfers.
CLKX	A9/63	I	Transmit clock input. External clock signal for clocking data from the XSR (serial port transmit shift register) to the DX (data trans- mit) pin. Must be present during serial port transfers.
DR	J1/24	I	Serial data receive input. Serial data is received in the RSR (serial port receive shift register) via the DR pin.
DX	E11/54	O/Z	Serial data transmit output. Serial data transmitted from the XSR (serial port transmit shift register) via the DX pin. Placed in high- impedance state when not transmitting.
FSR	J2/25	I	Frame synchronization pulse for receive input. The falling edge of the FSR pulse initiates the data-receive process, beginning the clocking of the RSR.
FSX	F10/53	I/O	Frame synchronization pulse for transmit input/output. The falling edge of the FSX pulse initiates the data- transmit process, begin- ning the clocking of the XSR. Following reset, the default operat- ing condition of FSX is as an input. This pin may be selected by software to be an output when the TXM bit in the status register is set to 1.

Table 2–1. TMS320C2x Signal Descriptions (Continued)

† Pin numbers apply to CER-QUAD as well as to PLCC. ‡ Input/Output/High-impedance state.

Note: See Appendix C for TMS320C28 signal descriptions.



Chapter 3

Architecture

The architectural design of the TMS320C2x emphasizes overall system speed, communication, and flexibility in processor configuration. Control signals and instructions provide block memory transfers, communication to slower off-chip devices, and multiprocessing implementations. Single-cycle multiply/accumulate instructions, two large on-chip RAM Blocks, eight auxiliary registers with a dedicated arithmetic unit, a serial port, a hardware timer, and a faster I/O for data-intensive signal processing are features that increase throughput for DSP applications.

The TMS320C26 is similar to the TMS320C25 except for its internal memory configuration. This is discussed in Section 3.4 and in Appendix B.

Topics in this chapter include:

Topic

3.1 Functional Block Diagram 3-6 3.2 3.3 Internal Hardware Summary 3-9 3.4 Memory Organization 3-12 3.5 3.6 External Memory and I/O Interface 3-54 3.7 3.8 3.9 Serial Port 3-63 Multiprocessing and Direct Memory Access (DMA) 3-75 3.10 General Description of the TMS320C26 3-82 3.11

Page

3.1 Architectural Overview

Harvard Architecture. The TMS320C2x high-performance digital signal processors, like the TMS320C1x devices, implement a Harvard-type architecture that maximizes processing power by maintaining two separate memory bus structures, program and data, for full-speed execution. Instructions are included to provide data transfers between the two spaces. Externally, the program and data memory can be multiplexed over the same bus so as to maximize the address range for both spaces while minimizing the pin count of the device.

On-Chip Memory. The TMS320C25 provides increased flexibility in system design by two large on-chip data RAM blocks (a total of 544 16-bit words), one of which is configurable either as program or data memory (see Figure 3–1). The TMS320C26 provides three large on-chip RAM blocks, configurable either as separate program and data spaces or as three continuous data blocks, to provide increased flexibility in system design. An off-chip 64K-word directly addressable data memory address space is included to facilitate implementations of DSP algorithms.

The large on-chip 4K-word masked ROM on the TMS320C25 can reduce the cost of systems, thus providing for a true single-chip DSP solution (see Figure 3–1). Programs of up to 4K words can be masked into the internal program ROM. The remainder of the 64K-word program memory space is located externally. Large programs can execute at full speed from this memory space. Programs may also be downloaded from slow external memory to on-chip RAM for full-speed operation.

The 4K-word on-chip EPROM on the TMS320E25 allows realtime code development and modification for immediate evaluation of system performance. Instructions can be executed from the EPROM at full speed. The EPROM is equipped with a security mechanism allowing you to protect proprietary information. A programming adapter socket is available from Texas Instruments that provides 68- to 28-pin conversion for programming with standard PROM programmers. Refer to Appendix F for details.



Figure 3–1. TMS320C2x Simplified Block Diagram

Arithmetic Logic Unit. The TMS320C2x performs 2s-complement arithmetic using the 32-bit ALU and accumulator. The ALU is a general-purpose arithmetic unit that operates using 16-bit words taken from data RAM or derived from immediate instructions or using the 32-bit result of the multiplier's product register. In addition to the usual arithmetic instructions, the ALU can perform Boolean operations, providing the bit manipulation ability required of a high-speed controller. The accumulator stores the output from the ALU and is the second input to the ALU. The accumulator is 32 bits in length and is divided into a high-order word (bits 31 through 16) and a low-order word (bits 15 through 0). Instructions are provided for storing the high- and low-order accumulator words in memory.

Multiplier. The multiplier performs a 16×16 -bit 2s-complement multiplication with a 32-bit result in a single instruction cycle. The multiplier consists of three elements: the T register, P register, and multiplier array. The 16-bit T register temporarily stores the multiplicand; the P register stores the 32-bit product. Multiplier values come from data memory, from program memory when using the MAC/MACD instructions, or immediately from the MPYK (multiply immediate) instruction word. The fast on-chip multiplier allows the device to perform efficiently the fundamental DSP operations such as convolution, correlation, and filtering.

The TMS320C2x scaling shifter has a 16-bit input connected to the data bus and a 32-bit output connected to the ALU. The scaling shifter produces a leftshift of 0 to 16 bits on the input data, as programmed in the instruction. The LSBs of the output are filled with zeros, and the MSBs may be either filled with zeros or sign-extended, depending upon the state of the sign-extension mode bit of status register ST1. Additional shift capabilities enable the processor to perform numerical scaling, bit extraction, extended arithmetic, and overflow prevention.

Memory Interface. The TMS320C2x local memory interface consists of a 16-bit parallel data bus (D15–D0), a 16-bit address bus (A15–A0), three pins for data/program memory or I/O space select (DS, PS, and IS), and various system control signals. The R/W signal controls the direction of a data transfer, and the STRB signal provides a timing signal to control the transfer. When using on-chip program RAM, ROM/EPROM, or high-speed external program memory, the TMS320C2x runs at full speed without wait states. The use of a READY signal allows wait-state generation for communicating with slower off-chip memories.

Up to eight levels of hardware stack are provided for saving the contents of the program counter during interrupts and subroutine calls. Instructions are available for saving the device's complete context. PUSH and POP instructions permit a level of nesting restricted only by the amount of available RAM. The interrupts used in these devices are maskable.

All control operations are supported on the TMS320C2x by an on-chip memory-mapped 16-bit timer, a repeat counter, three external maskable user interrupts, and internal interrupts generated by serial port operations or by the timer. A built-in mechanism protects from instructions that are repeated or become multicycle due to the READY signal and from holds and interrupts.

Serial Port. An on-chip full-duplex serial port provides direct communication with serial devices such as codecs, serial A/D converters, and other serial systems. The interface signals are compatible with codecs and many other serial devices with a minimum of external hardware. The two serial port memory-mapped registers (the data transmit/receive registers) may be operated in either an 8-bit byte or 16-bit word mode. Each register has an external clock input, a framing synchronization input, and associated shift registers.

Multiprocessing Applications. The TMS320C2x has the capability of allocating global data memory space and communicating with that space via the BR (bus request) and READY control signals. The 8-bit memory-mapped global memory allocation register (GREG) specifies up to 32K words of the TMS320C2x data memory as global external memory. The contents of the register determine the size of the global memory space. If the current instruction addresses an operand within that space, BR is asserted to request control of the bus. The length of the memory cycle is controlled by the READY line.

Direct Memory Access. The TMS320C2x supports direct memory access (DMA) to its external program/data memory using the HOLD and HOLDA signals. Another processor can take complete control of the TMS320C2x external memory by asserting HOLD low. This causes the TMS320C2x to place its address, data, and control lines in the high-impedance state. Signaling between the external processor and the TMS320C2x can be performed by using interrupts. On the TMS320C2x, two modes are available: a mode in which execution is suspended during assertion of HOLD, and a concurrent DMA mode in which the TMS320C2x continues to execute its program while operating from internal RAM or ROM, thus greatly increasing throughput in data-intensive applications.

Functional Block Diagram 3.2

The functional block diagram shown in Figure 3–2 and Figure 3–3 outlines the principal blocks and data paths within the TMS320C2x processors. Further details of the functional blocks are provided in the succeeding sections. Refer to Section 3.3, Internal Hardware Summary, for definitions of the symbols used in Figure 3–2. The block diagram also shows all of the TMS320C2x interface pins. Figure 3-3 shows the block diagram of the TMS320C26.

The TMS320C2x architecture is built around two major buses: the program bus and the data bus. The program bus carries the instruction code and immediate operands from program memory. The data bus interconnects various elements, such as the central arithmetic logic unit (CALU) and the auxiliary register file, to the data RAM. Together, the program and data buses can carry data from on-chip data RAM and internal or external program memory to the multiplier in a single cycle for multiply/accumulate operations.

The TMS320C2x has a high degree of parallelism; for example, while the data is being operated upon by the CALU, arithmetic operations may also be implemented in the auxiliary register arithmetic unit (ARAU). Such parallelism results in a powerful set of arithmetic, logic, and bit-manipulation operations that may all be performed in a single machine cycle.

LEGEN	D:				
ACCH	= Accumulator high	IFR	= Interrupt flag register	PC	= Program Counter
ACCL	= Accumulator low	IMR	= Interrupt mask register	PFC	= Prefetch counter
ALU	= Arithmetic logic unit	IR	= Instruction register	RPTC	= Repeat instruction counter
ARAU	= Auxiliary register arithmetic unit	MCS	= Microcall stack	GREG	= Global memory allocation register
ARB	= Auxiliary register pointer buffer	QIR	= Queue instruction register	RSR	= Serial port receive shift register
ARP	= Auxiliary register pointer	PR	= Product register XSR	= Serial p	ort transmit shift register
DP	= Data memory page pointer	PRD	= Period register for timer	AR0-AR	= Auxiliary registers
DRR	= Serial port data receive register	TIM	= Timer	ST0.ST	= Status registers
DXR	= Serial port data transmit register	TR	=Temporary register	С	= Carry bit

= Carry bit

Figure 3–2. TMS320C25/E25 Block Diagram



NOTE: Shaded areas indicate a bus.





NOTE: Shaded areas indicate a bus.

3.3 Internal Hardware Summary

The TMS320C2x internal hardware implements functions that other processors typically perform in software or microcode. For example, the device contains hardware for single-cycle 16×16 -bit multiplication, data shifting, and address manipulation. This hardware-intensive approach provides computing power previously unavailable on a single chip.

Table 3–1 presents a summary of the TMS320C2x internal hardware. This summary table, which includes the internal processing elements, registers, and buses, is alphabetized within each functional grouping. All of the symbols used in this table correspond to the symbols used in the block diagram of Section 3.2, the succeeding block diagrams in this section, and the text throughout this document.

Unit Symbol Function A 32-bit accumulator split in two halves: ACCH (accumulator high) and Accumulator ACC (31-0) ACCH (31-16) ACCL (accumulator low). Used for storage of ALU output. ACCL (15-0) Arithmetic Logic Unit ALU A 32-bit twos-complement arithmetic logic unit having two 32-bit input ports and one 32-bit output port feeding the accumulator. ARAU Auxiliary Register Arithmetic A 16-bit unsigned arithmetic unit used to perform operations on auxilia-Unit ry register data. Auxiliary Register File AR0-AR7 A register file containing eight 16-bit auxiliary registers (AR0-AR7), (15–0) used for addressing data memory, temporary storage, or integer arithmetic processing through the ARAU. Auxiliary Register File Bus AFB(15-0) A 16-bit bus that carries data from the AR pointed to by the ARP. Auxiliary Register Pointer ARP(2-0) A 3-bit register used to select one of five or eight auxiliary registers. Auxiliary Register Pointer ARB(2-0) A 3-bit register used to buffer the ARP. Each time the ARP is loaded, Buffer the old value is written to the ARB, except during an LST (load status register) instruction. When the ARB is loaded with an LST1, the same value is also copied into ARP. CALU The grouping of the ALU, multiplier, accumulator, and scaling shifter. Central Arithmetic Logic Unit Data Bus D(15-0) A 16-bit bus used to route data. Data Memory Address Bus DAB(15-0) A 16-bit bus that carries the data memory address. A 9-bit register pointing to the address of the current page. Data pages Data Memory Page Pointer DP(8-0) are 128 words each, resulting in 512 pages of addressable data memory space (some locations are reserved). **Direct Data Memory Address** DRB(15-0) A 16-bit bus that carries the direct address for the data memory, which Bus is the concatenation of the DP register with the seven LSBs of the instruction. GREG(7-0) Global Memory Allocation An 8-bit memory-mapped register for allocating the size of the global Register memory space.

Table 3–1. TMS320C2x Internal Hardware

Unit	Symbol	Function
Instruction Register	IR(150)	A 16-bit register used to store the currently executing instruction.
Interrupt Flag Register	IFR(5–0)	A 6-bit flag register used to latch the active-low external user interrupts $INT(2-0)$, the internal interrupts XINT/RINT (serial port transmit/receive), and TINT (timer) interrupts. The IFR is not accessible through software.
Interrupt Mask Register	IMR(50)	A 6-bit memory-mapped register used to mask interrupts.
Microcall Stack	MCS (15–0)	A single-word stack that temporarily stores the contents of the PFC while the PFC is being used to address data memory with the block move (BLKD/BLKP), multiply-accumulate (MAC/MACD), and table read/write (TBLR/TBLW) instruction
Multiplier	MULT	A 16 × 16-bit parallel multiplier.
Period Register	PRD (15–0)	A 16-bit memory-mapped register used to reload the timer.
Prefetch Counter	PFC (15–0)	A 16-bit counter used to prefetch program instructions. The PFC con- tains the address of the instruction currently being prefetched. It is up- dated when a new prefetch is initiated. The PFC is also used to address program memory when using the block move (BLKP), multiply-accu- mulate (MAC/MACD), and table read/write (TBLR/TBLW) instructions and to address data memory when using the block move (BLKD) instruction.
Product Register	PR(31–0)	A 32-bit product register used to hold the multiplier product. The PR can also be accessed as the most or least significant words by using the SPH/SPL (store P register high/low) instructions.
Program Bus	P(15–0)	A 16-bit bus used to route instructions (and data for the MAC and MACD instructions).
Program Counter	PC (150)	A 16-bit program counter used to address program memory. The PC always contains the address of the next instruction to be executed. The PC contents are updated following each instruction decode operation.
Program Memory Address Bus	PAB(15–0)	A 16-bit bus that carries the program memory address.
Queue Instruction Register	QIR(15–0)	A 16-bit register used to store prefetched instructions.
Random Access Memory (data or program)	RAM (B0)	A RAM block with 256 \times 16 locations configured as either data or program memory. (512 \times 16 for TMS320C26)
Random Access Memory (data only)	RAM (B1)	A data RAM block, organized as 256×16 locations. (512 \times 16 can be configured as program or data for TMS320C26)
Random Access Memory (data only)	RAM (B2)	A data RAM block, organized as 32 × 16 locations.
Random Access Memory (data or program)	RAM (B3) (TMS320C26 only)	A RAM block with 512×16 locations configured as either data or program memory (TMS320C26 only).
Read Only Memory	ROM	A ROM block, 4096 \times 16 (256 \times 16 for TMS320C26; 8192 \times 16 for TMS320C28).
Repeat Counter	RPTC (7–0)	An 8-bit counter to control the repeated execution of a single instruction.
Serial Port Data Receive Register	DRR(15–0)	A 16-bit memory-mapped serial port data receive register. Only the eight LSBs are used in the byte mode.
Serial Port Data Transmit Register	DXR(15-0)	A 16-bit memory-mapped serial port data transmit register. Only the eight LSBs are used in the byte mode.

Table 3–1. TMS320C2x Internal Hardware (Continued)

Unit	Symbol	Function
Serial Port Receive Shift Register	RSR(15–0)	A 16-bit register used to shift in serial port data from the RX pin. RSR contents are sent to the DRR after a serial transfer is completed. RSR is not directly accessible through software.
Serial Port Transmit Shift Register	XSR(15–0)	A 16-bit register used to shift out serial port data onto the DX pin. XSR contents are loaded from DXR at the beginning of a serial port transmit operation. XSR is not directly accessible through software.
Shifters	an a	Shifters are located at the ALU input, the accumulator output, and the product register output. Also, an in-place shifter is located within the ac- cumulator.
Stack	Stack(15–0)	A 4 \times 16 or 8 \times 16 hardware stack used to store the PC during interrupts or calls. The ACCL and data memory values may also be pushed onto and popped from the stack.
Status Registers Temporary Register	ST0,ST1 (15–0)	Two 16-bit status registers that contain status and control bits. A 16-bit register that holds either an operand for the multiplier or a shift code for the scaling shifter.
Temporary Register	TR(15–0)	A 16-bit register that holds either an operand for the multiplier or a shift code for the scaling shifter.
Timer	TIM (15–0)	A 16-bit memory-mapped timer (counter) for timing control.

Table 3–1. TMS320C2x Internal Hardware (Concluded)

3.4 Memory Organization

The TMS320C2x provides a total of 544 16-bit words of on-chip data RAM, of which 288 words are always data memory and the remaining 256 words may be configured as either program or data memory. The TMS320C26 provides a total of 1568 words of 16 bit on-chip RAM, divided into four separate bolcks (B0, B1, B2, and B3). The TMS320C25 also provides 4K words of maskable program ROM, while the TMS320E25 provides 4K words of EPROM. This section explains memory management using the on-chip data and program memory, memory maps, memory-mapped registers, auxiliary registers, memory addressing modes, and memory-to-memory moves.

3.4.1 Data Memory

The 544 words of on-chip data RAM are divided into three separate blocks (B0, B1, and B2), as shown in Figure 3–4. Of the 544 words, 256 words (block B0) are configurable as either data or program memory by instructions provided for that purpose; 288 words (blocks B1 and B2) are always data memory. A data memory size of 544 words allows the TMS320C2x to handle a data array of 512 words (256 words if on-chip RAM is used for program memory), while still leaving 32 locations for intermediate storage. See subsection 3.4.3 for memory map configurations.

In the TMS320C26, of the 1568 words, 32 words (block B2) are always data memory, and all other words are programmable as either data or program memory, as shown in Figure 3–5. A data memory size of 1568 words allows the TMS320C26 to handle a data array of 1536 words, while still leaving 32 locations for intermediate storage. When using B0, B1, or B3 as program memory, instructions can be downloaded from external program memory into on-chip RAM, and then executed.

The TMS320C2x can address a total of 64K words of data memory. The onchip data memory and internally reserved locations are mapped into the lower 1K words of the data memory space. Data memory is directly expandable up to 64K words while still maintaining full-speed operation. A READY line is provided for interface to slower, less expensive memories, such as DRAMs.

3.4.2 Program Memory

On-chip program RAM, ROM/EPROM, or high-speed external program memory can be used at full speed with no wait states. Alternatively, the READY line can interface the TMS320C2x to slower, less expensive external memory. A total of 64K words of memory space is available. Internal RAM block B0 can be configured as program memory using instructions for that purpose. Execution from this block can be initiated after the memory space has been reconfigured. See subsection 3.7.1 for a description of instruction execution using various memory configurations.

Additionally, the TMS320C25 is internally equipped with 4K words of programmable ROM. This on-chip program ROM can be mask programmed at the factory with a customer's program. The TMS320E25 provides a 4K-word, on-chip EPROM. Either on-chip ROM or EPROM allows program execution at full speed without the need for high-speed external program memory. The use of this memory also allows the external data bus to be freed for access of external data memory.









Mapping of the first 4K-word block of off-chip/on-chip program memory is userselectable by means of the MP/MC (microprocessor/microcomputer) pin on the TMS320C2x. Setting MP/MC to a high maps in the block of off-chip memory; holding the pin at a low maps in the block of on-chip ROM. Consequently, compatible products that depend upon external memory from the ROM can be manufactured in a shorter time frame than the TMS320C2x. Eventually, the off-chip memory device can be replaced by an on-chip memory device at a lower cost because the PC board will not require any modification.

In another mapping technique, the XF (external flag) pin is used to toggle the MP/\overline{MC} pin by dynamically enabling or disabling the on-chip ROM. Note that care must be taken and the instruction pipeline operation (see subsection 3.6.2) must be understood when using this method.

3.4.3 TMS320C2x Memory Maps

The TMS320C2x provides three separate address spaces for program memory, data memory, and I/O, as shown in Figure 3–8. These spaces are distinguished externally by means of the PS, DS, and IS (program, data, and I/O space select) signals. The PS, DS, IS, and STRB signals are active only for external bus accesses. During an internal addressing cycle, these signals remain inactive high, thus preventing conflicts in memory addressing, for example, when block B0 is configured as program memory.

The on-chip memory blocks (B0, B1, and B2) consist of a total of 544 words of RAM. Program/data RAM block B0 (256 words) resides in pages 4 and 5 of the data memory map when configured as data RAM and at addresses 0FF00h to 0FFFFh when configured as program RAM. Block B1 (always data RAM) resides in pages 6 and 7, while block B2 resides in the upper 32 words of page 0. Note that the remainder of page 0 is composed of the memory-mapped registers and internally reserved locations, and pages 1–3 of the data memory map not be used for storage, and their contents are undefined when read. See subsection 3.4.4 for further information on the memory-mapped registers.

The on-chip RAM is mapped into either the 64K-word data memory or program memory space, depending on the memory configuration (see Figure 3–5). The CNFD/CNFP instructions are used to configure block B0 as either data or program memory, respectively. The BLKP (block move from program memory to data memory) instruction may be used to download program information to block B0 when it is configured as data RAM. Then a CNFP (configure block as program memory) instruction may be used to convert it to program RAM (see the code example in subsection 5.4.2). Regardless of the configuration, you may still execute from external program memory. Note that when accessing internal program memory, external control lines remain inactive.

Reset configures all internal RAM as data. Note that, due to internal pipelining, when the CNFD or CNFP instruction is used to remap RAM block B0, there is a delay before the new configuration becomes effective. This delay is one fetch cycle if execution is from internal program RAM. On the TMS320C2x, there is a delay of two fetch cycles if execution is from ROM or external program memory. This is particularly important if program execution is from the location 0FEFDh in external memory if execution is to continue from the first location in block B0. If a CNFP is placed at location 0FEFDh, and the instruction will be fetched from the first location in block B0. If a two-word instruction, the second word of the instruction will be fetched from the first location in block B0. If execution is reconfigured, care must be taken to assure that execution resumes at the appropriate point in a new configuration.

The on-chip program ROM can be mapped into the lower 4K words of program memory. This ROM is enabled when MP/MC is set to a logic low. To disable the on-chip ROM and use these lower addresses externally, MP/MC must be set to a logic high. If all internal RAM blocks are configured as data memory, a program address in the range FF00 to FFFFh accesses external program memory.

3.4.4 TMS320C26 Memory Maps

The memory map of the TMS320C26 is similar to that of the TMS320C25 and is shown in Figure 3–9. The on-chip memory-mapped register and block B2 with 32 words on page 0 are unchanged.

The ROM is reduced to 256 words and contains a multi-purpose bootloader. (See Subsection 5.1.1 and Appendix B.) Additional RAM is included, making the TMS320C26 ideal for many applications.

If the TMS320C26 is in microcomputer mode, the address space from 0 to 0FFFh is internal. External program memory, selected via PS (Program Select), can be used starting at address 1000h. The missing space from 0100h to 0FFFh, which would correspond to the larger ROM of the 'C25/E25, is also reserved. If one or more of the blocks B0, B1, or B3 is configured as program memory, the program address space from hexadecimal FA00h to FFFFh is internally reserved for these blocks and can not access external program memory. If all internal RAM blocks are configured as data memory, a program address in the range FA00h to FFFFh accesses external program memory.

The external data memory, selected with $\overline{\text{DS}}$ (Data Select), always starts at address 800h (2048 decimal), regardless of the configuration mode of the internal memory.

Because internal memory blocks B0, B1, and B3 (new) are of different size, the internal data memory blocks of the TMS320C26 reside in pages 0 and 4 to 15, while those of the TMS320C25 reside in, pages 0 and 4 to 7. Table 3–2 shows both processors and their internal memory locations. Program memory is also affected by the different block sizes, and the results are given in Table 3–2.

Configured As Data Memory							
TMS320C26					TMS320C25		
Block	Pages	Address Decimal	Address Hexadecimal	Pages	Address Decimal	Address Hexadecimal	
B2	0	96–127	0060h-00F7h	0	96127	0060h–007Fh	
B0	4–7	512–1023	0200h-03FFh	45	512–768	0200h-02FFh	
B1	8–11	1024–1536	0400h-05FFh	6–7	769–1024	0300h–03FFh	
B3	B3 12–15 1537–2048 0600h–07FFh		B3 does not exist				
	Configured As Program Memory						
TMS320C26					TMS320	C25	
Block	Pages	Address Decimal	Address Hexadecimal	Pages	Address Decimal	Address Hexadecimal	
B2 B2 is not configurable				B2 is not con	figurable		
B0	500503	64000–64511	FA00h-FBFFh	510–511	65280–65535	FF00h-FFFFh	
B1	504–507	6451265023	FC00h-FDFFh		B1 is not configurable		
B3	508–511	65024-65535	FE00h-FFFFh	B3 does not exist		ot exist	

Table 3-2. TMS320C25/26 Memory Blocks

As shown in Table 3–2 along with Figure 3–6 and Figure 3–7, there is no difference between the TMS320C25/26 data spaces except for the location of memory blocks; therefore, no data memory modification is necessary. However for an internal program (such as relocatable code), the start and stop addresses of each RAM block must be considered.



Figure 3–6. Comparison of Internal RAM Configured as Data Space

Figure 3–7. Comparison of Internal RAM Configured as Program Space



Figure 3–8. TMS320C2x Memory Maps



(a) Memory Maps After a CNFD Instruction

(b) Memory Maps After a CNFP Instruction







(a) Memory Maps After a CONF 1 Instruction





(d) Memory Maps After a CONF 3 Instruction

3.4.5 Memory-Mapped Registers

The six registers mapped into the data memory space are listed in Table 3–2 and are shown in the block diagram of Figure 3–2.

The memory-mapped registers may be accessed in the same manner as any other data memory location, with the exception that block moves using the BLKD (block move from data memory to data memory) instruction cannot be performed from the memory-mapped registers.

Table 3–3. Memory-Mapped Registers

Register Name	Address Location	Definition
DRR(15-0)	0	Serial port data receive register
DXR(15-0)	1	Serial port data transmit register
TIM(15-0)	2	Timer register
PRD(15-0)	3	Period register
IMR (5–0)	4	Interrupt mask register
GREG(7-0)	5	Global memory allocation register

3.4.6 Auxiliary Registers

The TMS320C2x provides a register file containing eight auxiliary registers (AR0–AR7). This section discusses each register's function and how an auxiliary register is selected and stored.

The auxiliary registers may be used for indirect addressing of data memory or for temporary data storage. Indirect auxiliary register addressing (see Figure 4–2) allows placement of the data memory address of an instruction operand into one of the auxiliary registers. These registers are pointed to by a three-bit auxiliary register pointer (ARP) that is loaded with a value from 0 through 7, designating AR0 through AR7, respectively. The auxiliary registers and the ARP may be loaded either from data memory or by an immediate operand defined in the instruction. The contents of these registers may also be stored in data memory. (Chapter 4 describes the programming of the indirect addressing mode.)



Figure 3–10. Indirect Auxiliary Register Addressing Example

The auxiliary register files (AR0–AR7 on the TMS320C2x) are connected to the auxiliary register arithmetic unit (ARAU), shown in Figure 3–11. The ARAU may autoindex the current auxiliary register while the data memory location is being addressed. Indexing by either 1 or by the contents of AR0 may be performed. As a result, accessing tables of information does not require the central arithmetic logic unit (CALU) for address manipulation, thus freeing it for other operations.





As shown in Figure 3–11, auxiliary register 0 (AR0) or the eight LSBs of the instruction registers can be connected to one of the inputs of the ARAU. The other input is fed by the current AR (being pointed to by ARP). AR(ARP) refers to the contents of the current AR pointed to by ARP. The ARAU performs the following functions:

$AR(ARP) + AR0 \rightarrow AR(ARP)$	Index the current AR by adding a 16-bit integer contained in AR0.
$AR(ARP) - AR0 \rightarrow AR(ARP)$	Index the current AR by subtracting a 16-bit integer contained in AR0.
$AR(ARP) + 1 \rightarrow AR(ARP)$	Increment the current AR by one.
$AR(ARP) - 1 \rightarrow AR(ARP)$	Decrement the current AR by one.
AR (ARP) → AR (ARP)	AR(ARP) is unchanged.

In addition to the above functions, the ARAU on the TMS320C25 performs functions as follows:

$AR(ARP) + IR(7-0) \rightarrow AR(ARP)$	Add 8-bit immediate value to the current AR.
$AR(ARP)-IR(7-0)\toAR(ARP)$	Subtract 8-bit immediate value to the current AR.

AR (ARP) + rcAR0 \rightarrow AR (ARP)Bit-reversed indexing, add AR0 with
reverse-carry (rc) propagation (see
subsection 4.1.2)AR (ARP) - rcAR0 \rightarrow AR (ARP)Bit-reversed indexing, subtract AR0
with reverse-carry (rc) propagation
(see subsection 4.1.2).

Although the ARAU is useful for address manipulation in parallel with other operations, it may also serve as an additional general-purpose arithmetic unit, since the auxiliary register file can directly communicate with data memory. The ARAU implements 16-bit unsigned arithmetic, whereas the CALU implements 32-bit 2s-complement arithmetic. Instructions provide branches dependent on the comparison of the auxiliary register pointed to by ARP with AR0. The BANZ instruction permits the auxiliary registers to be used also as loop counters.

The three-bit auxiliary register pointer buffer (ARB), shown in Figure 3–8, provides storage for the ARP on subroutine calls and interrupts.

3.4.7 Memory Addressing Modes

The TMS320C2x can address a total of 64K words of program memory and 64K words of data memory. The on-chip data memory is mapped into the 64K-word data memory space. The on-chip ROM in the TMS320C25 is mapped into the program memory space when in the microcomputer mode. The memory maps, which change with the configuration of block B0, B1, and B3, are described in detail in subsections 3.4.3 and 3.4.4.

The 16-bit data address bus (DAB) addresses data memory in one of the following two ways:

- 1) By the direct address bus (DRB) using the direct addressing mode (for example, ADD 10h), or
- By the auxiliary register file bus (AFB) using the indirect addressing mode (for example, ADD *).

Operands are also addressed by the contents of the program counter in the immediate addressing mode.

Figure 3–12 illustrates operand addressing in the direct, indirect, and immediate addressing modes.



Figure 3–12. Methods of Instruction Operand Addressing

In the direct addressing mode, the 9-bit data memory page pointer (DP) points to one of 512 pages, each page consisting of 128 words. The data memory address (dma), specified by the seven LSBs of the instruction, points to the desired word within the page. The address on the direct address bus (DRB) is formed by concatenating the 9-bit DP with the 7-bit dma.

In the indirect addressing mode, the currently selected 16-bit auxiliary register AR(ARP) addresses the data memory through the auxiliary register file bus (AFB). While the selected auxiliary register provides the data memory address and the data is being manipulated by the CALU, the contents of the auxiliary register may be manipulated through the ARAU. See Figure 3–12 for an example of indirect auxiliary register addressing. The direct and indirect addressing modes are described in detail in Section 4.1.

When an immediate operand is used, it is contained either within the instruction word itself or, in the case of 16-bit immediate operands, in the word following the instruction opcode.

3.4.8 Memory-to-Memory Moves

The TMS320C2x provides instructions for data and program block moves and for data move functions that efficiently utilize the configurable on-chip RAM.

The BLKD instruction moves a block within data memory, and the BLKP instruction moves a block from program memory to data memory. When used with the repeat instructions (RPT/RPTK), the BLKD/BLKP instructions efficiently perform block moves from on- or off-chip memory.

Implemented in on-chip RAM, the DMOV (data move) function on the TMS320C2x is equivalent to that of the TMS320C1x. DMOV allows a word to be copied from the currently addressed data memory location in on-chip RAM to the next higher location while the data from the addressed location is being operated upon in the same cycle (for example, by the CALU). An ARAU operation may also be performed in the same cycle when using the indirect addressing mode. The DMOV function is useful for implementing algorithms that use the z^{-1} delay operation, such as convolutions and digital filtering where data is being passed through a time window. The data move function can be used anywhere within blocks B0, B1, and B2 (and block B3 with the TMS320C26). It is continuous across the boundary of blocks B0 and B1 but cannot be used with off-chip data memory. The MACD (multiply and accumulate with data move) and the LTD (load T register, accumulate previous product, and move data) instructions use the data move function.

The TBLR/TBLW (table read/write) instructions allow words to be transferred between program and data spaces. TBLR is used to read words from on-chip ROM or off-chip program ROM/RAM into the data RAM. TBLW is used to write words from on-chip data RAM to off-chip program RAM.

3.5 Central Arithmetic Logic Unit (CALU)

The TMS320C2x central arithmetic logic unit (CALU) contains a 16-bit scaling shifter, a 16 × 16-bit parallel multiplier, a 32-bit arithmetic logic unit (ALU), a 32-bit accumulator (ACC), and additional shifters at the outputs of both the accumulator and the multiplier. This section describes the CALU components and their functions. Figure 3–13 is a block diagram showing the components of the CALU. In the figure, note that SFL and SFR indicate shifts to the left or right, respectively.

The following steps occur in the implementation of a typical ALU instruction:

- 1) Data is fetched from the RAM on the data bus,
- 2) Data is passed through the scaling shifter and the ALU where the arithmetic is performed, and
- 3) The result is moved into the accumulator.

One input to the ALU is always provided from the accumulator, and the other input may be transferred from the product register (PR) of the multiplier or from the scaling shifter that is loaded from data memory.



Figure 3–13. Central Arithmetic Logic Unit (CALU), TMS320C2x

3.5.1 Scaling Shifter

The TMS320C2x provides a scaling shifter that has a 16-bit input connected to the data bus and a 32-bit output connected to the ALU (see Figure 3–13). The scaling shifter produces a left shift of 0 to 16 bits on the input data, as programmed in the instruction. The LSBs of the output are filled with zeros, and the MSBs may be either filled with zeros or sign-extended, depending upon the status programmed into the SXM (sign-extension mode) bit of status register ST1.

The TMS320C2x also contains several other shifters, which allow it to perform numerical scaling, bit extraction, extended-precision arithmetic, and overflow prevention. These shifters are connected to the output of the multiplier and the accumulator.

3.5.2 ALU and Accumulator

The TMS320C2x 32-bit ALU and accumulator implement a wide range of arithmetic and logical functions, the majority of which execute in a single clock cycle. Once an operation is performed in the ALU, the result is transferred to the accumulator where additional operations such as shifting may occur. Data that is input to the ALU may be scaled by the scaling shifter.

The ALU is a general-purpose arithmetic unit that operates on 16-bit words taken from data RAM or derived from immediate instructions. In addition to the usual arithmetic instructions, the ALU can perform Boolean operations that make possible the bit manipulation required of a high-speed controller. One input to the ALU is always provided from the accumulator, and the other input may be provided from the product register (PR) of the multiplier or the input scaling shifter that has fetched data from the RAM on the data bus. After the ALU has performed the arithmetic or logical operations, the result is stored in the accumulator.

The 32-bit accumulator (see Figure 3–13) is split into two 16-bit segments for storage in data memory: ACCH (accumulator high) and ACCL (accumulator low). Shifters at the output of the accumulator provide a left-shift of 0 to 7 places on the TMS320C2x. This shift is performed while the data is being transferred to the data bus for storage. The contents of the accumulator remain unchanged. When the ACCH data is shifted left, the LSBs are transferred from the ACCL, and the MSBs are lost. When ACCL is shifted left, the LSBs are zero-filled, and the MSBs are lost.

The TMS320C2x supports floating-point operations for applications requiring a large dynamic range. The NORM (normalization) instruction performs left shifts to normalize fixed-point numbers contained in the accumulator. The LACT (load accumulator with shift specified by the T register) instruction denormalizes a floating-point number by arithmetically left-shifting the mantissa through the input scaling shifter. The shift count, in this case, is the value of

the exponent specified by the four low-order bits of the T register (TR). ADDT and SUBT (add to/subtract from accumulator with shift specified by the T register) instructions have also been provided to allow additional arithmetic operations.

The accumulator overflow saturation mode may be programmed through the SOVM and ROVM (set/reset overflow mode) instructions. When the accumulator is in the overflow saturation mode and an overflow occurs, the overflow flag is set and the accumulator is loaded with either the most positive or the most negative number, depending upon the direction of overflow. The value of the accumulator upon saturation is 7FFFFFFh (positive) or 80000000h (negative). If the OVM (overflow mode) status register bit is reset and an overflow occurs, the overflowed results are loaded into the accumulator without modification. (Note that logical operations cannot result in overflow.)

The TMS320C2x can execute a variety of branch instructions that depend on the status of the ALU and accumulator. These instructions include the BV (branch on overflow) and BZ (branch on accumulator equal to zero). In addition, the BACC (branch to address in accumulator) instruction provides the ability to branch to an address specified by the accumulator. Bit test instructions (BIT and BITT), which do not affect the accumulator, allow the testing of a specified bit of a word in data memory.

The accumulator on the TMS320C25 also has an associated carry bit that is set or reset, depending on various operations within the device. The carry bit allows more efficient computation of extended-precision products and additions or subtractions. It is also useful in overflow management. The carry bit is affected by most arithmetic instructions as well as the shift and rotate instructions. It is not affected by loading the accumulator, logical operations, or other such nonarithmetic or control instructions. It is also not affected by the multiply (MPY, MPYK, and MPYU) instructions, but is affected by the accumulation process in the MAC and MACD instructions. Examples of carry bit operation are shown in Figure 3–14.

Figure 3–14. Examples of TMS320C25 Carry Bit Operation

с	MSB						L	SB	С		MSB						L		
× +	F	F	F	F	F	F	F	F 1	ACC	×	0	0	0	0	0	0	0	0 1	ACC
1	0	0	0	0	0	0	0	0		0	F	F	F	F	F	F	F	F	
×_+	7	F	F	F	F	F	F	F 1	ACC (OVM=0)	×	8	0	0	0	0	0	0	0 1	ACC (OVM=0)
0	8	0	0	0	0	0	0	0		1	7	F	F	F	F	F	F	F	
1 +	0	0	0	0	0	0	0	0 0	ACC (ADD	۰_	F	F	F	F	F	F	F	F 0	ACC (SUBB Instruction)
0	0	0	0	0	0	0	0	1	manucuon	1	F	F	F	F	F	F	F	Е	
The value added to or subtracted from the accumulator, shown in the examples of Figure 3–14, may come from either the input scaling shifter or the shifter at the output of the P register. The carry bit is set if the result of an addition or accumulation process generates a carry; it is reset to zero if the result of a subtraction generates a borrow. Otherwise, it is reset after an addition or set after a subtraction.

The ADDC (add to accumulator with carry) and SUBB (subtract from accumulator with borrow) instructions provided on the TMS320C25 use the previous value of carry in their addition/subtraction operation (see these instructions in Chapter 4 for more detailed information).

The one exception to operation of the carry bit, as shown in Figure 3–14, is in the use of the ADDH (add to high accumulator) and SUBH (subtract from high accumulator) instructions. The ADDH instruction can set the carry bit only if a carry is generated, and the SUBH instruction can reset the carry bit only if a borrow is generated; otherwise, neither instruction can affect it.

Two branch instructions, BC and BNC, can execute branching on the status of the carry bit. The SC, RC, and LST1 instructions can also be used to load the carry bit. The carry bit is set to one on a hardware reset.

The SFL and SFR (in-place one-bit shift to the left/right) instructions on the TMS320C2x and the ROL and ROR (rotate to the left/right) instructions on the TMS320C25 implement shifting or rotating of the contents of the accumulator through the carry bit. The SXM bit affects the definition of the SFR (shift accumulator right) instruction. When SXM = 1, SFR performs an arithmetic right shift, maintaining the sign of the accumulator data. When SXM = 0, SFR performs a logical shift, shifting out the LSB and shifting in a zero for the MSB. The SFL (shift accumulator left) instruction is not affected by the SXM bit and behaves the same in both cases, shifting out the MSB and shifting in a zero. Repeat (RPT or RPTK) instructions may be used with the shift and rotate instructions for multiple shift counts.

3.5.3 Multiplier, T and P Registers

The TMS320C2x utilizes a 16 × 16-bit hardware multiplier, which is capable of computing a signed or unsigned 32-bit product in a single machine cycle. All multiply instructions, except the MPYU (multiply unsigned) instruction on the TMS320C25, perform a signed multiply operation in the multiplier. That is, the two numbers being multiplied are treated as 2s complement numbers, and the result is a 32-bit 2s complement number. As shown in Figure 3–13, the following two registers are associated with the multiplier:

- A 16-bit temporary register (TR) that holds one of the operands for the multiplier,
- A 32-bit product register (PR) that holds the product.

The output of the product register can be left-shifted 1 or 4 bits. This is useful for implementing fractional arithmetic or justifying fractional products. The output of the PR can also be right-shifted 6 bits to enable the execution of up to 128 consecutive multiply/accumulates without the possibility of overflow.

An LT (load T register) instruction normally loads the TR to provide one operand (from the data bus), and the MPY (multiply) instruction provides the second operand (also from the data bus). A multiplication can also be performed with an immediate operand using the MPYK instruction. In either case, a product can be obtained every two cycles.

Two multiply/accumulate instructions (MAC and MACD) fully utilize the computational bandwidth of the multiplier, allowing both operands to be processed simultaneously. The data for these operations may reside anywhere in internal or external memory or can be transferred to the multiplier each cycle via the program and data buses. This provides for single-cycle multiply/accumulates when used with repeat (RPT/RPTK) instructions. Note that the DMOV portion of the MACD instruction will not function with external data memory addresses. On the TMS320C2x, the MAC and MACD instructions can be used with both operands in either internal or external memory or one each in on-chip RAM. The SQRA (square/add) and SQRS (square/subtract) instructions pass the same value to both inputs of the multiplier for squaring a data memory value.

The MPYU instruction on the TMS320C2x performs an unsigned multiplication, which greatly facilitates extended-precision arithmetic operations. The unsigned contents of the T register are multiplied by the unsigned contents of the addressed data memory location, with the result placed in the P register. This allows operands of greater than 16 bits to be broken down into 16-bit words and processed separately to generate products of greater than 32 bits.

After the multiplication of two 16-bit numbers, the 32-bit product is loaded into the PR on the TMS320C2x. The product from the PR may be transferred to the ALU.

Four product shift modes (PM) are available at the PR output and are useful when performing multiply/accumulate operations and fractional arithmetic, or when justifying fractional products. The PM field of status register ST1 specifies the PM shift mode, as shown in Table 3–4.

Table 3-4. PM Shift Modes

If PM is:	Result
00	No shift
01	Left shift of 1 bit
10	Left shift of 4 bits
11	Right shift of 6 bits

Left shifts specified by the PM value are useful for implementing fractional arithmetic or justifying fractional products. For example, the product of either two normalized, 16-bit, 2s-complement numbers or two Q15 numbers contains two sign bits, one of which is redundant. Q15 format, one of the various types of Q format, is a number representation commonly used when performing operations on noninteger numbers (see subsection 5.6.7 for an explanation and examples of Q15 representation). The single-bit left shift eliminates this extra sign bit from the product when it is transferred to the accumulator. This results in the accumulator contents being formatted in the same manner as the multiplicands. Similarly, the product of either a normalized, 16-bit, 2s-complement or Q15 number and a 13-bit, 2s-complement constant contains five sign bits, four of which are redundant. This is the case, for example, when using the MPYK instruction. Here the four-bit shift properly aligns the result as it is transferred to the accumulator.

Using the right-shift PM value allows the execution of up to 128 consecutive multiply/accumulate operations without the threat of an arithmetic overflow, thereby avoiding the overhead of overflow management. The shifter can be disabled to cause no shift in the product when working with integer or 32-bit precision operations. This allows compatibility with TMS320C1x code to be maintained. Note that the PM right shift is always sign-extended, regardless of the state of SXM.

The four least significant bits of the T register (TR) also define a variable shift through the scaling shifter for the LACT/ADDT/SUBT (load/add-to/subtract-from accumulator with shift specified by the TR) instructions. These instructions are useful in floating-point arithmetic where a number needs to be denormalized, that is, floating-point to fixed-point conversion. The BITT (bit test) instruction allows testing of a single bit of a word in data memory based on the value contained in the four LSBs of the TR.

3.6 System Control

System control on the TMS320C2x is supported by the program counter, hardware stack, PC-related hardware, the external reset signal, interrupts (see Section 3.8), the status registers, the on-chip timer, and the repeat counter. The following sections describe the function of each of these components in system control and pipeline operation.

3.6.1 Program Counter and Stack

The TMS320C2x contains a 16-bit program counter (PC) and a hardware stack of eight locations for PC storage (see Figure 3–15). The program counter addresses internal and external program memory in fetching instructions. The stack is used during interrupts and subroutines.





The program counter addresses program memory, either on-chip or off-chip, via the program address bus (PAB). Through the PAB, an instruction is fetched from program memory and loaded into the instruction register (IR). When the IR is loaded, the PC is ready to start the next instruction fetch cycle. The PC may address any on-chip RAM blocks configured as program memory, or the

on-chip ROM provided on the TMS320C25. The PC also addresses off-chip program memory through the external address bus A15–A0 and the external data bus D15–D0.

Data memory is addressed by the program counter during a BLKD instruction, which moves data blocks from one section of data memory to another. The contents of the accumulator may be loaded into the PC to implement computed GOTO operations. This can be accomplished using the BACC (branch to address in accumulator) or CALA (call subroutine indirect) instructions.

To start a new fetch cycle, the PC is loaded either with PC+1 or with a branch address (for instructions such as branches, calls, or interrupts). In the case of conditional branches where the branch is not taken, the PC is incremented once more beyond the location of the branch address.

The TMS320C2x also has a feature that allows the execution of the next single instruction N+1 times. N is defined by loading an 8-bit counter RPTC (repeat counter). If this repeat feature is used, the instruction is executed, and the RPTC is decremented until the RPTC goes to zero. This feature is useful with many instructions, such as NORM (normalize contents of accumulator), MACD (multiply and accumulate with data move), and SUBC (conditional sub-tract). When used with some multicycle instructions, such as MACD, the repeat features can result in these instructions effectively executing in a single cycle.

The stack is 16 bits wide and eight levels deep. The PC stack is accessible through the use of the PUSH and POP instructions. Whenever the contents of the PC are pushed onto the top of the stack, the previous contents of each level are pushed down, and the bottom (eighth) location of the stack is lost. Therefore, data will be lost if more than eight successive pushes occur before a pop. The reverse happens on pop operations. Any pop after seven sequential pops yields the value at the bottom stack level. All of the stack levels then contain the same value. Two additional instructions, PSHD and POPD, push a data memory value onto the stack or pop a value from the stack to data memory. These instructions allow a stack to be built in data memory for the nesting of subroutines/interrupts beyond four/eight levels.

Note that on the TMS320C2x, the TBLR/TBLW, MAC/MACD, and BLKD/BLKP instructions use a separate stack, MCS (microcall stack); no level of the PC stack is used.

3.6.2 Pipeline Operation

Instruction pipelining consists of the sequence of external bus operations that occurs during instruction execution. The prefetch-decode-execute pipeline is essentially invisible to the user, except in some cases where the pipeline must be broken (such as for branch instructions). In the operation of the pipeline, the prefetch, decode, and execute operations are independent, which allows instruction executions to overlap. Thus, during any given cycle, three different instructions can be active, each at a different stage of completion, resulting in the three-level pipeline on the TMS320C2x.

The difference in pipeline levels does not necessarily affect instruction execution speed, but merely changes the fetch/decode sequence. Most instructions execute in the same number of cycles, regardless of whether they are executed from internal RAM, ROM, or external program memory. The effects of pipelining are included in the instruction cycle timings for the TMS320C25 listed in Appendix E.

Additional PC-related hardware (see Figure 3–15) is provided on the TMS320C25 to allow three-level pipelining for higher performance. Included in the related hardware are the prefetch counter (PFC), the 16-bit microcall stack (MCS) register, the instruction register (IR), and the queue instruction register (QIR).

In the three-level pipeline on the TMS320C25, the PFC contains the address of the next instruction to be prefetched. Once an instruction is prefetched, the instruction is loaded into the IR, unless the IR still contains an instruction currently executing, in which case the prefetched instruction is stored in the QIR. The PFC is then incremented, and after the current instruction has completed execution, the instruction in the QIR is loaded into the IR to be executed.

The PC contains the address of the next instruction to be executed and is not used directly in instruction fetch operations, but merely serves as a reference pointer to the current position within the program. The PC is incremented as each instruction is executed. When interrupts or subroutine call instructions occur, the contents of the PC are pushed onto the stack to preserve return linkage to the previous program context.

The prefetch, decode, and execute operations of the pipeline are independent, thus allowing instruction executions to overlap. During any given cycle, three different instructions can be active, each at a different stage of completion. Figure 3–16 shows the operation of the three-level pipeline for single-word, single-cycle instructions executing from either internal program ROM or external memory with no wait states.





Pipelining is reduced to two levels when execution is from internal program RAM due to the fact that an instruction in internal RAM can be fetched and decoded in the same cycle. Thus, separate prefetch and decode operations are not required, as shown in Figure 3–17.

Figure 3–17. Two-Level Pipeline Operation



The following paragraphs describe, in detail, the operation of the TMS320C25 pipeline. This description, in conjunction with Appendix E, gives sufficient information for predicting the operation of the TMS320C25 for hardware interface optimization, accurate program cycle counting, and simulation modelling. Often, it is not necessary to understand the intricate detail of the pipeline to design with the TMS320C25. Therefore, if you are not specifically interested in these details, you can skip this description.

The TMS320C25 executes most of its instructions in a single cycle because all the instructions are straight decodes and highly pipelined as opposed to microcode. The basic pipeline operation is 3.25 cycles deep where the device sequence on any given cycle is fetching the third instruction, decoding the second instruction, and executing the first. Figure 3–18 shows the internal operation of the TMS320C25 pipeline in reference to quarter phases 1 through 4 (Q1–Q4).





The TMS320C25 machine cycle, externally referenced by the falling edges of the CLKOUT1 signal, consists of four internal cycles (or CLKIN cycles). This allows internal operations of the pipeline to execute as fast as 1/4 the machine cycle. The sequence of a general instruction execution in the pipeline is shown in Table 3–5.

Cycle	Q Phase	Operation
1	1 2 3 4	New PC is output on address bus External read of instruction External read of instruction External read of instruction
2	1 2 3 4	Instruction decode Instruction decode/ARAU execution On-chip RAM access/ARAU execution
3	1 2 3 4	On-chip RAM access/load new AR value/update ARP ALU execution ALU execution Load accumulator
4	1	Load status register

Table 3–5. Instruction Pipeline Sequence

When using an add instruction (for example, ADD *+,12,AR4), the device fetches the instruction in cycle 1. During Q2 and Q3 of cycle 2, the instruction is decoded. This includes the ALU command decode as well as generation of the data operand fetch address. In this case, the address comes from an auxiliary register. During Q4 of cycle 2 and Q1 of cycle 3, the operand is fetched from the RAM location. The increment of the auxiliary register is performed during Q3 and Q4 of cycle 2, and the value is loaded into the auxiliary register in Q1 of cycle 3. The ARP is also updated in Q1 of cycle 3. During Q2 and Q3 of cycle 3, the data is passed through the barrel shifter to execute the 12-bit left-shift, and the data is added by the ALU to the contents in the accumulator. In Q4 of the third cycle, the ALU result is loaded into the accumulator. The status of the ALU operation is loaded into the status register in Q1 of the fourth cycle. The bits being loaded into the status register at this time consist of the current ALU status and the ARP associated with the next instruction.

In the case of a store instruction (for example, SACL *0–,3,AR2), the device operates the first two cycles in the same manner as the ADD instruction. In Q1 and Q2 of the third cycle, the data in the accumulator is passed through a barrel shifter, left-shifted 3 bits, and zero-filled. The lower 16 bits of the shifted value are written to the address specified by the current auxiliary register. During Q3 and Q4 of the third cycle, the index register (AR0) is added to the contents of the current auxiliary register and loaded back into the current auxiliary register in Q1 of the fourth phase. In Q1 of the fourth cycle, the auxiliary register pointer is changed to AR2. There is no execution phase of this instruction. Figure 3–19 shows the ADD and SACL instructions operating back-to-back in a program sequence. It is assumed that both instructions reside in external, zero wait-state memory and that the data resides in on-chip RAM.



Figure 3–19. Pipeline Operation of ADD Followed by SACL

When the device is reading instructions out of on-chip ROM, the basic internal operation of the pipeline is the same. The only difference is that the control lines (that is, \overline{STRB} , \overline{PS} , and R/W) are inactive. If the device is fetching the instructions from on-chip RAM, the pipeline is shortened to 2.5 cycles, since the device can fetch the instruction in half a cycle as opposed to the full cycle required in an external or on-chip ROM fetch. The instruction is fetched during Q4 and Q1, then decoded in Q2 and Q3. The rest of the pipeline tracks as described above.

Some operations add additional machine cycles to the instruction execution without damaging the integrity of the program or hardware. External wait states, multiplexed data bus conflicts, two-word instructions, and program counter discontinuities are included in these operations, as described in the following paragraphs.

Wait States. The TMS320C25 is designed to be interfaced to slower external devices through the use of hardware-generated wait states. This applies to the program, data, and I/O memory spaces of the Harvard architecture. Wait states are a direct delay on the instruction pipeline. Each wait state inserted during the instruction fetch contributes an additional machine cycle in the pipeline execution of the instruction. In addition, any wait state incurred when accessing external data or I/O space also contributes an additional machine cycle to the pipeline execution of the instruction. This factor applies to all instructions. Figure 3–20 describes how the pipeline reacts to wait states in external program memory. Note that the wait state added in cycle 2 results in a no-execution operation in cycle 4.



Figure 3–20. Pipeline Operation With Wait States

Multiplexed External Data Bus. The external data bus is multiplexed to support all three memory spaces of the TMS320C25. Therefore, external fetches to multiple spaces in the same instruction add additional machine cycles to the pipeline execution of the instruction. This is due to the fact that the external fetch takes a full cycle, whereas the internal equivalent takes two quarter phases and can be included in the execution stage of the three-deep pipeline. Accessing the data memory space is controlled by setting of the data page pointer or the value contained in the auxiliary register used in any instruction. Also affecting the pipeline is the access of the I/O bus or the tables in program memory (that is, IN, OUT, TBLR, and TBLW). Figure 3–21 shows how the pipeline processes an instruction with external program and data access.



Figure 3–21. Pipeline With External Data Bus Conflict

Two-Word Instructions. All two-word instructions take an additional cycle to fetch the 16-bit immediate operand following the instruction mnemonic. The first set of instructions for which this applies is the long immediate instructions. The instruction mnemonic is followed by a 16-bit immediate operand to be executed in the ALU. The second set applies to those instructions that use the PFC register as a second data addressing unit on some optimized instructions (MAC, MACD, BLKP, and BLKD). In the second set, the extra cycle appears only once in a repeat loop. The third set involves conditional branches not taken.

Program Counter Discontinuities. Because the TMS320C25 is pipelined, a change (other than an increment) in the program counter requires that the pipeline be flushed. This applies to all branches, subroutine calls, software traps, interrupt traps, and returns. The pipeline, being three deep, has the next instruction already loaded when the branch occurs. At this point, this instruction will not affect any data or registers, so it is cleared from the pipeline. Therefore, two dead execution cycles are inserted while waiting for the pipeline to reload. The device takes only one additional cycle if the destination of the branch is in on-chip RAM block 0. The pipeline is only two-deep in this case and takes only one cycle to reload. Figure 3–22 shows a branch from normal execution to an address in on-chip RAM to a location in off-chip memory.







Figure 3–23. Pipeline Operation of RET From On-Chip RAM

Interrupts are hardware-generated discontinuities to the sequential accessing of the program counter. The interrupt is executed based upon instruction execution complete, rather than memory operation complete. The instruction that is currently executing at the time of an interrupt executes completely. The interrupt traps following the completion of that instruction before the start of the execution of the next instruction. In this case, the repeated instruction is considered one execution; therefore, the repeat loop finishes before the interrupt trap is taken. This gives priority to the algorithm over the interrupt service. The interrupt operation in reference to the pipeline execution is illustrated in the data sheet timing diagrams (see Appendix A). Note that when interrupt vectors reside in external memory running with one wait state, there are two interrupt acknowledge (IACK) pulses. If this is a problem, the IACK line should be gated with READY.

Hardware Aspects of the Pipeline. Viewing these effects on the pipeline at the hardware level requires additional explanation due to the lack of visibility of on-chip operations or optimization of the pipeline execution. The following paragraphs describe the effects of HOLD/HOLDA, RS, interrupts, accumulator store, on-chip program access, external data access, and repeats as they are visible from the pins of the device. In the cases of RS, interrupts, and HOLD/HOLDA, the effects on the pipeline are shown in the data sheet timing diagrams (see Appendix A).

Reset. The reset interrupt is a totally nonmaskable interrupt. When executed, it stops operation of the pipeline and flushes the unexecuted parts. The reset pulse must be at least three CLKOUT cycles wide. After the second CLKOUT cycle has completed (before the third rising edge of CLKOUT1), the device has brought all outputs into a high-impedance state. After the rising edge of RS, the device begins to fetch the reset vector. Since the pipeline is empty, it does not execute the reset vector branch until two cycles later. If the HOLD line is brought low during the active reset, the device does not start the fetch of the reset vector until after the active HOLD is removed and the device deactivates the HOLDA line. When HOLD is activated with RS to allow bootloading of the code, the HOLDA line will go active low in three cycles, regardless of whether or not the RS line has gone high. This is useful in that the HOLDA line can be used to enable the release of the RS line and guarantee the required three-cycle reset.

Interrupts. The effects of an interrupt become apparent on the hardware when a interrupt acknowledge (IACK) signal is valid on the rising edge of CLKOUT2. This signifies the fetch of the first word of the interrupt vector. If wait states are generated in the memory segment where the interrupt vector resides, an additional IACK pulse occurs for each wait state added. If this causes a problem with the external interface, IACK can be gated with READY to accept only the last interrupt acknowledge pulse. Note that the BIOZ instruction tests the level of the BIO pin during the instruction fetch phase of the pipeline.

Hold/Hold Acknowledge. The hold operation, like that of interrupt, takes second priority to algorithm execution; therefore, the hold will not be acknowledged until after the currently running instruction is completed (a minimum of three cycles). This includes repeated instructions. The next instruction, after the final instruction executed before HOLDA, is latched into the pipeline and executed two cycles after the HOLDA line goes inactive high. The second instruction after the last instruction executed is fetched two cycles again after the HOLDA line goes inactive high. If the HM bit of status register ST1 is set high, the TMS320C25 stops execution and sits idle until the hold is removed. This lowers power consumption by removing the drive of the memory address and control lines and also stopping major parts of the internal CPU circuits from switching and drawing power. This can be used as a hardware powerdown mode. If the HM bit is low, the TMS320C25 continues executing any instruction that can be executed with on-chip resources only. This means both program and data reside in on-chip memory. The device will continue to operate normally unless an off-chip access is required by an instruction, at which time the processor adds wait states until the hold state is removed. When running from onchip resources with HM = 0, the processor acknowledges HOLD with HOLDA during a multicycle instruction.

On-Chip Program Access. When you execute from on-chip resources, the pipeline is visible only in the $\overline{\text{MSC}}$ line, which signals microstate complete when active low on the rising edge of CLKOUT2. Note that executing from on-chip program memory does not allow instruction accessing of external data

memory to run in a single cycle. The normal operation of the instruction takes only two quarter phases of the execution cycle to fetch the on-chip data memory, whereas off-chip access requires all four quarter phases. The pipeline is, however, optimized to handle a repeated instruction that accesses external data memory with only one extra cycle for the first external fetch.

External Program/Data Access. Visibility of the pipeline when using external program and data memory requires a monitoring of the MSC, STRB, PS, and DS lines. The MSC line indicates at the rising edge of CLKOUT2 whether or not the cycle is the beginning of a new instruction fetch; that is, MSC active low indicates the completion of an instruction and the acquisition of another instruction. The PS (program select) line indicates that the data bus is currently being used to fetch an instruction. A step in the pipeline is not indicated, since the PS line remains while the pipeline is fetching instructions externally. To track the fetches, the STRB line, which frames external accesses, must be monitored.

The PS line being active low does not necessarily mean that the device is fetching an instruction. In the cases of table read/write (TBLR/TBLW), multiply/ accumulate (MAC/MACD), and block transfer (BLKP) instructions, the device uses the PS line active low to access tables.

To monitor external data memory fetches, watch the data select (DS) line in conjunction with the STRB line. An active low on the DS line indicates the data bus is currently being used to access data memory space. This line remains low for two memory fetches in the case of an accumulator store followed by an ALU instruction, both operating with off-chip memory. However, two STRB pulses will identify the individual access. Likewise, the line remains low for many cycles in the case of a repeated instruction. I/O space access operates similarily to data space operation with the OUT and IN instructions replacing the save and ALU instruction.

A clear understanding of this information in conjunction with the data in Appendix E should be sufficient to predict the operation of the TMS320C25 pipeline.

3.6.3 Reset

Reset (RS) is a nonmaskable external interrupt that can be used at any time to put the TMS320C2x into a known state. Reset is typically applied after powerup when the machine is in a random state.

Driving the RS signal low causes the TMS320C2x to terminate execution and forces the program counter to zero. RS affects various registers and status bits. At powerup, the state of the processor is undefined. For correct system operation after powerup, a reset signal must be asserted low for at least three clock cycles to guarantee a reset of the device (see Section 5.1 for other important reset considerations). Processor execution begins at location 0, which normally contains a B (branch) statement to direct program execution to the system initialization routine (also see Section 5.1 for an initialization routine example). Section 6.1 provides system control circuitry design examples.

When an RS signal is received, the following actions take place:

- 1) RAM configuration bits are set so that all on-chip RAM resides in data space.
- 2) The program counter (PC) is set to 0, and the address bus A15–A0 is driven with all zeros while RS is low.
- 3) The data bus D15–D0 is placed in the high-impedance state.
- All memory and I/O space control signals (PS, DS, IS, R/W, STRB, and BR) are deasserted by setting them to high levels while RS is low.
- 5) All interrupts are disabled by setting the INTM (interrupt mode) bit to 1. (Note that RS is nonmaskable.) The interrupt flag register (IFR) is reset to all zeros.
- 6) Status bits are set:
 - For all TMS320C2x devices, $0 \rightarrow OV$, $1 \rightarrow XF$, $0 \rightarrow FO$, $0 \rightarrow TXM$, $0 \rightarrow CNF (0 \rightarrow CNF0, 0 \rightarrow CNF1$ for the TMS320C26), $1 \rightarrow SXM, 0 \rightarrow PM$, $1 \rightarrow HM$, $1 \rightarrow C$, and $1 \rightarrow FSM$. The remaining status bits on the TMS320C2x are unchanged.
- 7) The global memory allocation register (GREG) is cleared to make all memory local.
- 8) The RPTC (repeat counter) is cleared.
- 9) The DX (data transmit) pin is placed in the high-impedance state. Any transmit/receive operations on the serial port are terminated, and the TXM (transmit mode) bit is reset to a low level. This configures the FSX framing pulse to be an input. A transmit/receive operation may be started by framing pulses only after the removal of RS.
- 10) The TIM register is set to the maximum value (0FFFFh) on reset. Also, the PRD register on the TMS320C25 is initialized by reset to 0FFFFh. (See Example 5–1). The TIM register begins decrementing only after RS is deasserted.
- 11) The IACK (interrupt acknowledge) signal is generated in the same manner as a maskable interrupt.
- 12) The state of the RAM is undefined following RS.
- 13) The ARB, ARP, DP, IMR, OVM, and TC bits are not initialized by reset. Therefore, it is critical that you initialize these bits in software following reset.

Execution starts from location 0 of program memory when the RS signal is taken high. Note that if RS is asserted while in the hold mode, normal reset operation occurs internally, but all buses and control lines remain in the high-impedance state. Upon release of HOLD and RS, execution starts from location zero. The TMS320C2x can be held in the reset state indefinitely.

Note:

Reset does not have internal Schmidt hysteresis. To insure proper reset operation, avoid slow rise and fall times.

3.6.4 Status Registers

Two status registers, ST0 and ST1, contain the status of various conditions and modes. The status registers can be stored into data memory and loaded from data memory, thus allowing the status of the machine to be saved and restored for interrupts and subroutines. All status bits are written to and read from using LST/LST1 and SST/SST1 instructions, respectively (with the exception of INTM, which cannot be loaded via an LST instruction).

Figure 3–24 shows the organization of both status registers, indicating all status bits contained in each. Note that the DP, ARP, and ARB registers are shown as separate registers in the processor block diagram of Figure 3–2. Because these registers do not have separate instructions for storing them into RAM, they are included in the status registers. As shown in Figure 3–24, several bits in the status registers are reserved and read as logic 1s by the LST and LST1 instructions.

Figure 3–24. TMS320C2x Status Register Organization

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	_ 1	0
STO		ARF	2	ov	OVM	1	INTM					DP				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ST1		ARE	3	CNF	тс	SXM	С	1	1	нм	FSM	XF	FO	тхм	Ρ	М

The status register ST1 of the TMS320C26 uses one of the unused bits and the CNF bit of the TMS320C25 to define the four configuration modes as described above. The bits are named CNF0 and CNF1 and can be set by the instruction CONF *const*, where *const* is a number between 0 and 3. This two-bit constant is loaded into the two status register bits CNF0 and CNF1.

Some additional instructions or functions may affect the status bits, as indicated in Table 3–6.

The bits can also be modified by the LST1 instruction, and both are set to 0 by RESET. If TMS320C26 designs are started by using the TMS320C25 as a base, consider defining the mask for loading the status register ST1 with the instruction LST1 in such a way that the TMS320C26 is also configured as desired.

Figure 3–25 shows the two status registers of the TMS320C26. All bits, besides the redefined CNF0 (CNF in the TMS320C25) and the new CNF1 bit, are unchanged.

					0		0									
	15	14	13	12	11	10	9	8	37	6	5	4	3	2	1	0
ST:		ARP		ov	OVM	1	INTI	И				DP				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ST1:		ARB		CNF0	тс	SXM	С	1	CNF1	нм	FSM	XF	FO	тхм	Ρ	M

Figure 3–25. TMS320C26 Status Register Organization

Table 3–6. Status Register Field Definitions

Field	Function
ARB	Auxiliary register pointer buffer. Whenever the ARP is loaded, the old ARP value is copied to the ARB except during an LST instruction. When the ARB is loaded via an LST1 instruction, the same value is also copied to the ARP.
ARP	Auxiliary register pointer. This three-bit field selects the AR to be used in indi- rect addressing. When ARP is loaded, the old ARP value is copied to the ARB register. ARP may be modified by memory-reference instructions when us- ing indirect addressing, and by the LARP, MAR, and LST instructions. ARP is also loaded with the same value as ARB when an LST1 instruction is executed.
c	Carry bit. This bit is set to 1 if the result of an addition generates a carry, or reset to 0 if the result of a subtraction generates a borrow. Otherwise, it is reset after an addition or set after a subtraction, except if the instruction is ADDH or SUBH. ADDH can only set and SUBH only reset the carry bit, but cannot affect it otherwise. These instructions will also affect this bit: SC, RC, LST1, shift, and rotate. Two branch instructions, BC and BNC, have been provided to branch on the status of C. C is set to 1 on a reset.
CNF	On-chip ram configuration control bit. If set to 0, block B0 is configured as data memory; otherwise, block B0 is configured as program memory. The CNF may be modified by the CNFD, CNFP, and LST1 instructions. RS resets the CNF to 0.
DP	Data memory page pointer. The 9-bit DP register is concatenated with the 7 LSBs of an instruction word to form a direct memory address of 16 bits. DP may be modified by the LST, LDP, and LDPK instructions.
CNF <i>X</i>	X = 0 or 1: CNF0 and CNF1 are the on-chip RAM configuration control bits for the TMS320C26. Depending on the status of these 2 bits, one of the 4 con- figuration modes can be selected. RS resets both CNF0 and CNF1 to 0.
FO	Format bit. When set to 0, the serial port registers are configured as 16-bit registers. When set to 1, the port registers are configured to receive and transmit eight-bit bytes. FO may be modified by the FORT and LST1 instructions. FO is reset to 0.
FSM	Frame synchronization mode bit. This bit indicates whether the serial port operates with or without frame sync pulses. When $FSM = 1$, the serial port operation is initiated following a frame sync pulse on the FSX/FSR inputs. When $FSM = 0$, the FSX/FSR inputs are ignored and the serial port operates continuously with no frame sync pulses required. The bit is set to 1 by a reset.

Table 3–6. Status Register Field Definitions (Continued)

Field	Function
НМ	Hold mode bit. When $HM = 1$, the processor halts internal execution when acknowledging an active HOLD. When $HM = 0$, the processor may continue execution out of internal program memory but puts its external interface in a high-impedance state. This bit is set to 1 by a reset.
INTM	Interrupt mode bit. When set to 0, all unmasked interrupts are enabled. When set to 1, all maskable interrupts are disabled. INTM is set and reset by the DINT and EINT instructions. RS and IACK also set INTM. INTM has no effect on the unmaskable RS interrupt. Note that INTM is unaffected by the LST instruction.
ov	Overflow flag bit. As a latched overflow signal, OV is set to 1 when overflow occurs in the ALU. Once an overflow occurs, the OV remains set until a reset, BV, BNV, or LST instruction clears the OV.
ОVМ	Overflow mode bit. When set to 0, overflowed results overflow normally in the accumulator. When set to 1, the accumulator is set to either its most positive or its most negative value upon encountering an overflow. The SOVM and ROVM instructions set and reset this bit, respectively. LST may also be used to modify the OVM.
РМ	Product shift mode. If these two bits are 00, the multiplier's 32-bit product is loaded into the ALU with no shift. If $PM = 01$, the PR output is left-shifted one place and loaded into the ALU, with the LSBs zero-filled. If $PM = 10$, the PR output is left-shifted by four bits and loaded into the ALU, with the LSBs zero-filled. PM = 11 produces a right shift of six bits, sign-extended. Note that the PR contents remain unchanged. The shift takes place when transferring the contents of the PR to the ALU. PM is loaded by the SPM and LST1 instructions. The PM bits are cleared by RS.
SXM	Sign-extension mode bit. SXM = 1 produces sign extension on data as it is passed into the accumulator through the scaling shifter. SXM = 0 suppresses sign extension. SXM does not affect the definition of certain instructions; for example, the ADDS instruction suppresses sign extension regardless of SXM. This bit is set and reset by the SSXM and RSXM instructions, and may also be loaded by LST1. SXM is set to 1 by $\overline{\text{RS}}$.
тс	Test/control flag bit. The TC bit is affected by the BIT, BITT, CMPR, LST1, and NORM instructions. The TC bit is set to a 1 if a bit tested by BIT or BITT is a 1, if a compare condition tested by CMPR exists between AR0 and another AR pointed to by ARP, or if the exclusive-OR function of the two MSBs of the accumulator is true when tested by a NORM instruction. Two branch instructions, BBZ and BBNZ, provide branching on the status of the TC.
ТХМ	Transmit mode bit. TXM = 1 configures the serial port's FSX pin to be an output. In this mode, a pulse is produced on FSX when DXR is loaded. Transmission then starts on the DX pin. TXM = 0 configures the FSX pin to be an input. TXM is set and reset by the STXM and RTXM instructions and may also be loaded by LST1. RS resets TXM to 0.
XF	XF pin status bit. This status bit indicates the state of the XF pin, a general- purpose output pin. XF is set and reset by the SXF and RXF instructions or may be loaded by LST1. XF is set to 1 by RS.

3.6.5 Timer Operation

The TMS320C2x provides a memory-mapped 16-bit timer (TIM) register and a 16-bit period (PRD) register, as shown in Figure 3–26. The on-chip timer is a down counter that is continuously clocked by CLKOUT1.





The TIM register is set to the maximum value (0FFFFh) on reset for the TMS320C25. The PRD register on the TMS320C25 is also initialized by reset to 0FFFFh. (See Example 5–1). The TIM register begins decrementing only after RS is deasserted. Following this, the TIM and PRD registers may be reloaded under program control. See subsection 3.6.3 for reset information.

The TIM register, data memory location 2, holds the current count of the timer. At every CLKOUT1 cycle the TIM register is decremented by one. The PRD register, data memory location 3, holds the starting count for the timer. A timer interrupt (TINT) is generated every time the timer decrements to zero. The timer is reloaded with the value contained in the period (PRD) register within the next cycle after it reaches zero so that interrupts can be programmed to occur at regular intervals of (PRD + 1) cycles of CLKOUT1. This feature is useful for control operations and for synchronously sampling or writing to peripherals. By programming the PRD register from 1 to 65,535 (0FFFFh), a TINT can be generated every 2 to 65,536 cycles on the TMS320C25. A PRD register value of zero is not allowed.

The timer and period registers can be read from or written to on any cycle. The count can be monitored by reading the TIM register. A new counter period can be written to the period register without disturbing the current timer count. The timer will then start the new period after the current count is complete. If both the PRD and TIM registers are loaded with a new period, the timer begins decrementing the new period without generating an interrupt. Thus, the programmer has complete control of the current and next periods of the timer.

If the timer is not used, either TINT is to be masked or all maskable interrupts are to be disabled by a DINT instruction. The PRD register can then be used as a general-purpose data memory location. If TINT is used, the PRD and TIM registers are to be programmed before unmasking the TINT.

3.6.6 Repeat Counter

The repeat counter (RPTC) is an 8-bit counter, which, when loaded with a number N, causes the next single instruction to be executed N + 1 times. The RPTC can be loaded with a number from 0 to 255 using either the RPT (repeat) or RPTK (repeat immediate) instructions. This results in a maximum of 256 executions of a given instruction. RPTC is cleared by reset.

The repeat feature can be used with instructions such as multiply/accumulates (MAC/MACD), block moves (BLKD/BLKP), I/O transfers (IN/OUT), and table read/writes (TBLR/TBLW). These instructions, which are normally multicycle, are pipelined when using the repeat feature, and effectively become single-cycle instructions. For example, the table read instruction may take three or more cycles to execute, but when repeated, a table location can be read every cycle. Note that not all instructions can be repeated (see Section 4.3 and Appendix E for more information).

3.6.7 Powerdown Modes (TMS320C25)

When operated in either of two powerdown modes, the TMS320C25 enters a dormant state and requires approximately one-half the power normally needed to supply the device (see the data sheet, Appendix A). Depending upon the application, one powerdown mode is invoked by executing an IDLE instruction while the other mode is invoked by driving the HOLD input low while the HM status bit is set to one.

While in a powerdown condition, all of the internal contents of the TMS320C25 are retained. This allows the operation to continue unaltered after the powerdown condition is terminated. If the powerdown mode was entered by driving HOLD low with HM = 1, the data and address buses and the interface control signals (PS, DS, IS, STRB, and R/W) are all maintained in the high-impedance state. If the mode was entered by the IDLE instruction, only the data bus goes to the high-impedance state; address bus and interface control signals are maintained in a steady-state condition and can still be driven. In accordance with the execution process, the powerdown mode may be terminated either by removing the HOLD input or by applying an interrupt signal during the IDLE operation. For application and other information, refer to the descriptions of the IDLE instruction in Chapter 4 and the hold function in subsection 3.10.3.

3.7 External Memory and I/O Interface

The TMS320C2x supports a wide range of system interfacing requirements. Data, program, and I/O address spaces provide interfacing to memory and I/O, thus maximizing system throughput. The local memory interface consists of:

A 16-bit parallel data bus (D15–D0),

A 16-bit address bus (A15–A0),

Data, program, and I/O space select (DS, PS, and IS) signals, and

□ Various system control signals.

The R/W (read/write) signal controls the direction of the transfer, and \overline{STRB} (strobe) provides a timing signal to control the transfer.

The TMS320C2x I/O space consists of 16 input and 16 output ports. These ports provide the full 16-bit parallel I/O interface via the data bus on the device. A single input or output operation, using the IN or OUT instructions, typically takes two cycles; however, when used with the repeat counter, the operation becomes single-cycle.

I/O design is simplified by having I/O treated the same way as memory. I/O devices are mapped into the I/O address space using the processor's external address and data buses in the same manner as memory-mapped devices. When addressing internal memory, the data bus must be in the high-impedance state and the control signals go to an inactive state (logic high). Refer to Chapter 5 for the effect instructions have on I/O.

Interfacing to memory and I/O devices of varying speeds is accomplished by using the READY line. When communicating with slower devices, the TMS320C2x processor waits until the other device completes its function, signals the processor via the READY line, and continues execution (see Chapter 6).

3.7.1 Memory Combinations

The exact sequence of operations performed as instructions execute depends on the areas in memory where the instructions and operands are located. There are eight possible combinations of program and data memory because information can be located in internal RAM, external memory, or internal ROM/ EPROM (available on TMS320C25 /TMS320E25). The eight possible combinations are:

- 1) Program Internal RAM/Data Internal (PI/DI)
- 2) Program Internal RAM/Data External (PI/DE)
- 3) Program External/Data Internal (PE/DI)

- 4) Program External/Data External (PE/DE)
- 5) Program Internal ROM/Data Internal (PR/DI) on the TMS320C25
- 6) Program Internal EPROM/Data Internal (PR/DI) on the TMS320E25
- 7) Program Internal ROM/Data External (PR/DE) on the TMS320C25
- 8) Program Internal EPROM/Data External (PR/DE) on the TMS320E25

Appendix E provides cycle timings for instructions, both when repeated and when not repeated. The following is a summary of program execution, organized according to memory configuration.

- **PI/DI or PR/DI** When both program and data memory are on-chip, the processor runs at full speed with no wait states. Note that IN and OUT instructions have different cycle timings when program memory is internal; IN requires two cycles to execute, whereas OUT requires only one cycle.
- PE/DI If external program memory is sufficiently fast, this memory mode can run at full speed because internal data operations can occur coincidentally with external program memory accesses. If external program memory is not fast enough, wait states may be generated by using the READY input.

PI/DE, PE/DE, or PR/DE

Additional cycles are required to execute instructions that reference an external data memory space. At least two cycles are required to execute *read from external data memory* instructions such as ADD, LAR, etc. Further additional cycles may be required because of wait states if external data memory is not fast enough to be accessed within a single cycle. Note, however, that the TMS320C2x has the capability of executing *write to external data memory* instructions in a single cycle when program memory is internal (two cycles are required if program memory is also external). Additional cycles are also required in this case if external data memory is not sufficiently fast.

In all memory configurations where the same bus is used to communicate with external data, program, or I/O space, the number of cycles required to execute a particular instruction may further vary, depending on whether the next instruction fetch is from internal or external program memory. Instruction execution and operation of the pipeline are discussed in subsection 3.6.2 and in the succeeding subsections.

3.7.2 Internal Clock Timing Relationships

The crystal or external clock source frequency is divided to produce an internal four-phase clock. The four phases are defined by CLKOUT1 and CLKOUT2, as shown in Figure 3–27.

Figure 3–27. Four-Phase Clock



3.7.3 General-Purpose I/O Pins (BIO and XF)

The TMS320C2x has two general-purpose pins that are software-controlled. The \overline{BIO} pin is a branch control input pin, and the XF pin is an external flag output pin.

The BIO pin is useful for monitoring peripheral device status. It is especially useful as an alternative to using an interrupt when it is necessary not to disturb time-critical loops. When the BIO input pin is active (low), execution of the BIOZ instruction causes a branch to occur.

In Figure 3–28, BIO is sampled at the end of Q4. The timing diagram shown is for a sequence of single-cycle, single-word instructions without branches located in external memory. Because of variations in pipelining due to instructions prior to and following the BIOZ instruction, this timing may vary. Therefore, it is recommended that several cycles of setup be provided if BIO is to be recognized on a particular cycle.





The XF (external flag) output pin is set to a high level by the SXF (set external flag) instruction and reset to a low level by the RXF (reset external flag) instruction. XF is set high by RS.

The relationship between the time the SXF/RXF instruction is fetched before the XF pin is set or reset is shown in Figure 3–29. As with $\overline{\text{BIO}}$, the timing shown for XF is for a sequence of single-cycle, single-word instructions located in external memory. Actual timing may vary with different instruction sequences.

Figure 3–29. External Flag Timing Diagram



Notes: 1) N is the program memory location for the current instruction.

2) This example shows only the execution of single-cycle instructions fetched from external program memory.

3.8 Interrupts

The TMS320C2x has three external maskable user interrupts (INT2–INT0), available for external devices that interrupt the processor. Internal interrupts are generated by the serial port (RINT and XINT), by the timer (TINT), and by the software interrupt (TRAP) instruction. Interrupts are prioritized with reset (RS) having the highest priority and the serial port transmit interrupt (XINT) having the lowest priority.

3.8.1 Interrupt Operation

This subsection explains details interrupt organization and management. Vector locations and priorities for all internal and external interrupts are shown in Table 3–7. The TRAP instruction, used for software interrupts, is not prioritized but is included here because it has its own vector location. Each interrupt address has been spaced apart by two locations so that branch instructions can be accommodated in those locations if desired.

Table 3–7. Interrupt Locations and Priorities

Interrupt Name	Memory Location	Priority	Function
RS INTO INT1 INT2	0h 1h 2h 3h 8–17h	1 (highest) 2 3 4	External reset signal External user interrupt #0 External user interrupt #1 External user interrupt #2 Reserved locations
RINT XINT TRAP	18n 1Ah 1Ch 1Eh	5 6 7 (lowest) N/A	Serial port receive interrupt Serial port transmit interrupt TRAP instruction address

When an interrupt occurs, it is stored in the 6-bit interrupt flag register (IFR). This register is set by the external user interrupts INT(2-0) and the internal interrupts RINT, XINT, and TINT. Each interrupt is stored in the IFR until it is recognized, and then automatically cleared by the IACK (interrupt acknowledge) signal or the RS (reset) signal. The RS signal is not stored in the IFR. No instructions are provided for reading from or writing to the IFR.

The TMS320C2x has a memory-mapped interrupt mask register (IMR) for masking external and internal interrupts. The layout of the register is shown in Figure 3–30. A 1 in bit positions 5 through 0 of the IMR enables the corresponding interrupt, provided that INTM = 0. The IMR is accessible with both read and write operations but cannot be read using BLKD. When the IMR is read, the unused bits (15 through 6) are read as 1s. The lower six bits are used to write to or read from the IMR. Note that $\overline{\text{RS}}$ is not included in the IMR, and therefore the IMR has no effect on reset.

Figure 3–30. Interrupt Mask Register (IMR)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED									XINT	RINT	TINT	INT2	INT1	INTO	

The INTM (interrupt mode) bit, which is bit 9 of status register ST0, enables or disables all maskable interrupts. INTM = 0 enables all the unmasked interrupts, and INTM = 1 disables these interrupts. The INTM is set to 1 by the IACK (interrupt acknowledge) signal, the DINT instruction, or a reset. This bit is reset to 0 by the EINT instruction. Note that the INTM does not actually modify the IMR or IFR.

The TMS320C2x has a built-in mechanism for protecting multicycle instructions from interrupts. If an interrupt occurs during a multicycle instruction, the interrupt is not processed until the instruction is completed. This mechanism also applies to instructions that become multicycle due to the READY signal.

In addition, the device does not allow interrupts to be processed when an instruction is being repeated via the RPT or RPTK instructions. The interrupt is stored in the IFR until the repeat counter (RPTC) decrements to zero, and then the interrupt is processed. Even if the interrupt is not used while the TMS320C2x is processing the RPT or RPTK, the interrupt will still be latched by IFR and pending until RPTC decrements to zero.

If both the HOLD line and an interrupt go active during a multicycle instruction or a repeat loop, the HOLD takes control of the processor at the end of the instruction or loop. When HOLD is released, the interrupt is acknowledged.

Interrupts cannot be processed between EINT and the next instruction in a program sequence. For example, if an interrupt occurs during an EINT instruction execution, the device always completes EINT as well as the following instruction before the pending interrupt is processed. This insures that a RET can be executed before the next interrupt is processed, assuming that a RET instruction follows the EINT. The state of the machine, upon receiving an interrupt, may be saved and restored (see subsection 5.3.1).

3.8.2 External Interrupt Interface

Interrupts may be asynchronously edge- or level-triggered. In the functional logic organization for INT(2–0), shown in Figure 3–31, the external interrupt INT0 is connected to an edge-triggered flip-flop. The INT0 signal is ORed with the interrupt edge flip-flop Q output and synchronized with internal quarter-phases 1 and 2 to produce an interrupt signal. In this way, the device can handle both edge-triggered and level-triggered interrupts.





Due to the level sensitivity of the external interrupts and the synchronization of the interrupts (first on Q2, then on Q1 of the following machine cycle), the INT line *must be* set to an inactive high at least two cycles before the enabling interrupts (EINT). If this criteria is not met, the TMS320C25 will immediately take the interrupt trap following the EINT plus the next instruction.

If the INTM bit and mask register have been properly enabled, the interrupt signal is accepted by the processor. An IACK (interrupt acknowledge) signal is then generated. The IACK clears the appropriate interrupt edge flip-flop and disables the INTM latch. The logic is the same for INT1 and INT2.

In a typical interrupt (INT2–INT0) operation, the interrupt is generated by a negative-going edge, and the IFR bit is set. Because INTM is disabled when the interrupt is acknowledged, the level may continue to be present on the INT input without generating further interrupts. If the level is removed before an EINT instruction is executed, no further interrupts are generated. If a low level continues to be present after the EINT, another interrupt is generated after the EINT/next instruction sequence. In addition, if the INT pin is pulsed between the previous IACK and EINT, another interrupt is generated after EINT/RET because the corresponding IFR bit is again set.

Figure 3–32 shows an interrupt, interrupt acknowledge, and various other signals for the special case of single-cycle instructions. An interrupt generated during the current (N) fetch cycle still allows the fetch and execution of that instruction. The N+1 and N+2 instructions are also fetched, then discarded, and the address N+1 is pushed onto the top of the stack. The instruction is fetched again upon a return command from the interrupt routine.





Notes: 1) N is the program memory location for the current instruction.

- 2) I is the interrupt vector location in program memory for the active interrupt.
- 3) For simplicity, this example shows only the execution of single-cycle instructions fetched from external program memory, rather than multicycle instructions.

Three dummy execute cycles occur on an interrupt, as shown in the timing diagram for the TMS320C25 (Figure 3–32). The IACK signal is asserted low during CLKOUT1 low when the device initiates a fetch from the interrupt location I. Note that IACK is a valid signal only when CLKOUT1 is low. An external device can determine which interrupt had occurred by latching the address bus value present on A4–A1 with the rising edge of CLKOUT2 when IACK is low.

3.9 Serial Port

A full-duplex on-chip serial port provides direct communication with serial devices such as codecs, serial A/D converters, and other serial systems. The interface signals are compatible with codecs and many other serial devices with a minimum of external hardware. The serial port may also be used for intercommunication between processors in multiprocessing applications.

Both receive and transmit operations are double-buffered on the TMS320C2x, thus allowing a continuous bit stream even if FSX is an output. The use of the frame sync mode (FSM) bit provides continuous operation that, once initiated, requires no further frame synchronization pulses. No minimum CLKR/CLKX frequency ($f_{min} = 0$ Hz) is required for serial port operation.

The bits, pins, and registers that control serial port operation are listed in Table 3–8. Availability of a function on a particular device is also indicated.

Table 3–8. Serial Port Bits, Pins, and Registers

	Serial Port Bits/Pins/Registers	TMS320C25
FO	Format bit	Yes
TXM	Transmit mode bit	Yes
FSM	Frame synchronization mode bit	Yes
CLKX	Transmit clock signal	Yes
CLKR	Receive clock signal	Yes
DX	Transmitted serial data signal	Yes
DR	Received serial data signal	Yes
FSX	Transmit framing synchronization signal	Yes
FSR	Receive framing synchronization signal	Yes
DXR	Data transmit register	Yes
DRR	Data receive register	Yes
XSR	Transmit shift register	Yes
RSR	Receive shift register	Yes

The serial port uses two memory-mapped registers: the data transmit register (DXR) that holds the data to be transmitted by the serial port, and the data receive register (DRR) that holds the received data (see Figure 3–33). Both registers operate in either the 8-bit byte mode or 16-bit word mode, and may be accessed in the same manner as any other data memory location. Each register has an external clock, a framing synchronization pulse, and associated shift registers. Any instruction accessing data memory can be used to read from or write to these registers; however, the BLKD (block move from data memory to data memory) instruction cannot be used to read these registers. The DXR and DRR registers are mapped into locations 0 and 1 in the data address space. The XSR and RSR registers are not directly accessible through software.

Figure 3–33. The DRR and DXR Registers



If the serial port is not being used, the DXR and DRR registers can be used as general-purpose registers. In this case, the CLKR or FSR should be connected to a logic low to prevent a possible receive operation from being initiated.

Three bits in status register ST1 are used to control the serial port operation: FO, TXM, and FSM. The FO (format) bit defines whether data to be transmitted and received is an 8-bit byte or a 16-bit word. If FO = 0, the data is formatted in 16-bit words. If FO = 1, the data is formatted in 8-bit bytes. In the 8-bit mode, only the eight least significant bits are used for transmit/receive operations. The FO bit is loaded by the FORT (format serial port registers) instruction. On reset, FO is set to 0.

The TXM (transmit mode) bit is used to determine if the frame synchronization pulse for the transmit operation is generated externally or internally. If TXM = 1, the FSX pin becomes an output pin, and a framing pulse is produced on the FSX pin every time the DXR register is loaded. This framing pulse is synchronized with the rising edge of CLKX. If TXM = 0, the FSX pin becomes an input pin. The TMS320C2x then waits for an external synchronization pulse before beginning transmission. On a reset, TXM is set to zero, configuring FSX to be an input. The TXM bit can be loaded by the LST1, STXM, or RTXM instructions.

The FSM (frame synchronization mode) status register bit is used to determine whether frame sync pulses are required for each serial port transfer. When FSM = 1, frame sync pulses are required; consequently, they are not required when FSM = 0. FSM is set by the SFSM (set frame synchronization mode) instruction and cleared by the RFSM (reset frame synchronization mode) instruction. When FSM = 1 and frame sync pulses are required, an FSX pulse will cause the XSR to be loaded with data from the DXR, and transmission will begin. If an FSX is presented prior to the last bit of the current transmission, the XSR will be reloaded from the DXR, thus aborting the current transmission and immediately beginning a new one.

The frame sync mode is useful in communicating to PCM highways. For ATT T1 and CCITT G711/712 lines, the processor can communicate directly in these formats by counting the transmitted/received bytes in software and performing SFSM/RFSM instructions as needed to set/reset the FSM bit.

3.9.1 Transmit and Receive Operations

The transmit and receive sections of the serial port are implemented separately to allow independent transmit and receive operations. Externally, the serial port interface is implemented using the six serial port pins. Figure 3–34 shows the registers and pins used in transmit and receive operations.



Figure 3–34. Serial Port Block Diagram

Data is clocked onto the DX pin from the XSR of the TMS320C25 by a CLKX signal. Data is clocked into the RSR of the TMS320C25 from the DR pin by a CLKR signal. CLKX and CLKR are required to be present only during actual serial port transfers, and may be stopped (at a valid logic level) when no data is being transferred. Data bits can be transferred in either 8-bit bytes or 16-bit words. Data is clocked out to DX on the rising edges of CLKX, while data is clocked in from DR on the falling edges of CLKR. The MSB of the data is transferred first.

The XSR and RSR are connected to the DXR and DRR, respectively. For transmit operations, the contents of DXR are transferred to XSR when a new transmission begins. For a receive operation, the contents of RSR are transferred to DRR when all of the bits have been received. Thus, the serial port is double-buffered because data may be transferred to or from the DXR or DRR while another transmit or receive operation is being performed.

Serial port transfers on the TMS320C25 are generally initiated by a frame sync pulse. The exception to this is when the continuous mode of operation is used with FSM = 0, as described in a subsequent paragraph. Frame sync pulses are input on FSX for transmit operations and on FSR for receive operations.

The transmit timing diagram is shown in Figure 3–35. The transmit operation begins when data is written into the data transmit register (DXR). The TMS320C2x begins transmitting data when the frame synchronization pulse (FSX) goes low while CLKX is high or going high. The data, starting with the MSB, is then shifted out via the DX pin with the rising edge of CLKX. When all bits have been transmitted, an internal transmit interrupt (XINT) is generated on the rising edge of CLKX. When the serial port is not transmitting, DX is placed in the high-impedance state.

Figure 3–35. Serial Port Transmit Timing Diagram



DX and FSX are unaffected by assertion of the HOLD input. Upon assertion of HOLD, any serial port transmission in progress on the DX pin is completed before DX is placed in the high-impedance state. FSX remains configured as either an input or output, remaining low if it is an output.

The receive operation is similar to the transmit operation. The receive timing diagram is shown in Figure 3–36. Reception is initiated by a frame synchronization pulse on the FSR pin. After FSR goes low, data on the DR pin is clocked into the RSR register on the TMS320C25 on every negative-going edge of CLKR. The first data bit is considered the MSB, and RSR is filled accordingly. After all the bits have been received (as specified by FO), an internal receive interrupt (RINT) is generated on the rising edge of CLKR, and the contents of RSR are transferred to DRR.





3.9.2 Timing and Framing Control

Upon completion of a serial port transfer, an internal interrupt is generated. The RINT interrupt is generated for a receive operation, and XINT is generated for a transmit operation. RINT and XINT are generated on the rising edge of CLKR and CLKX, respectively, after the last bit is transferred. Note that if DRR is read before a RINT is received, it will contain the data from the previous operation. Similarly, if DXR is loaded more than once after an XINT is generated (in the continuous transmission mode), only the last value written will be loaded into XSR for the next transmit operation.

When the TMS320C2x is reset, TXM is cleared to zero, and DX is placed in the high-impedance state. Any transmit or receive operation that is in progress when the reset occurs is terminated.

The transmit framing synchronization pulse can be generated internally or externally. The maximum speed of the serial port is 5 MHz. The timing of the serial port signals is compatible with the TI/Intel 29C1x series codecs. The timing is also compatible with the AMI S3506 series codecs if the frame synchronization signals are inverted.

Serial port transfers on the TMS320C25 are generally initiated by a frame sync pulse, except when the continuous mode of operation is used with FSM = 0. Frame sync pulses are input on FSX for transmit operations and on FSR for receive operations. If FSM = 1, frame sync pulses are required; if FSM = 0, they are not required. FSM is set by the SFSM (set frame synchronization mode) instruction and cleared by the RFSM (reset frame synchronization mode) instruction.
3.9.3 Burst-Mode Operation

In burst-mode serial port operation, transfers are separated in time by periods of no serial port activity (the serial port does not operate continuously). For burst-mode operation, FSM must be set to one. Timing of the serial port in this mode of operation is shown in Figure 3–37 and Figure 3–38.

Figure 3–37. Burst-Mode Serial Port Transmit Operation



Figure 3–38. Burst-Mode Serial Port Receive Operation



When TXM = 1 (FSX is an output) and the serial port register DXR is loaded, a framing pulse is generated on the next rising edge of CLKX. The XSR is loaded with the current contents of DXR while FSX is high and CLKX is low. Transmission begins when FSX goes low while CLKX is high or is going high. Figure 3–37 shows the timing for the byte mode (FO = 1). XINT is generated on the rising edge of CLKX after all 8 or 16 bits have been transmitted and DX is placed in the high-impedance state. If DXR is reloaded before the next rising edge of CLKX after XINT, FSX will again be generated as shown, and XSR will be reloaded.

The receive operation is similar to the transmit operation. The contents of RSR are loaded into DRR while CLKR is low, just after reception of the last bit sent by the transmitting device (see Figure 3–38). RINT is generated on the next rising edge of CLKR, and DRR may be read at any time before the reception of the final bit of the next transmission. When operating in the byte mode, the eight MSBs of the DRR are the contents of the eight LSBs of the DRR prior to reception of the current byte, as shown in Figure 3–39 for the TMS320C25.

Figure 3–39. Byte-Mode DRR Operation (TMS320C25)



3.9.4 Continuous Operation Using Frame Sync Pulses (TMS320C25)

The TMS320C25 provides two modes of operation that allow the use of a continuous stream of serial data. When FSM = 1, frame sync pulses are required. Because DXR is double-buffered, continuous operation is achieved even if TXM = 1. Writing to DXR during a serial port transmission does not abort the transmission in progress, but, instead, DXR stores that data until XSR can be reloaded. As long as DXR is reloaded before the CLKX rising edge on the final bit being transmitted, the FSX pulse will go high on the rising edge of CLKX during the transmission of the final bit and fall on the next rising edge when transmission of the word just loaded begins. If DXR is not reloaded within this period and FSM = 1, the DX pin will be placed in a high-impedance state for at least one CLKX cycle until DXR is reloaded (as described in the previous section). Figure 3–40 and Figure 3–41 show the timing diagrams for the continuous operation with frame sync pulses.





Figure 3–41. Serial Port Receive Continuous Operation (FSM = 1)



Continuous receive operation with FSM = 1 is identical to that of burst-mode operation with the exception that FSR is pulsed during reception of the final bit.

3.9.5 Continuous Operation Without Frame Sync Pulses (TMS320C25)

The continuous mode of operation on the TMS320C25 allows transmission and reception of a continuous bit stream without requiring frame sync pulses every 8 or 16 bits. This mode is selected by setting FSM = 0.

Figure 3–42 and Figure 3–43 show operation of the serial port for both states of TXM to illustrate differences in operation for each case. FSM is initially set to one, and frame sync pulses are required to initiate serial transfers. Before the completion of the transmission (that is, before the next serial port interrupt), the FSM must be reset to zero by means of an RFSM (reset FSM) instruction. RFSM can occur either before or after the write to DXR or read from DRR. From this point on, the FSX and FSR inputs are ignored, with transmission occurring every CLKX cycle and reception occurring every CLKR cycle as long as those clocks are present.

If FSX is configured as an output, it will remain low until FSM is set back to one and DXR is reloaded. If DXR is not reloaded with new data every XINT (every 8 or 16 CLKX cycles, depending on FO), the last value loaded will be transmitted on DX continuously. Note that this is different from the case with FSM = 1 where DX is placed into a high-impedance state if DXR is not reloaded before transmission of the last bit of the current word in XSR. For example, if byte C is not loaded into DXR as indicated in Figure 3–42, bits of byte B (B1–B8) will be retransmitted instead of bits of byte C as shown.

For receive operations, DRR is loaded from RSR (and an RINT is generated) every 8 or 16 CLKR cycles (depending on FO), regardless of whether or not DRR has been read. An overrun of DRR is also possible with FSM = 1 if DRR is not read before the next RINT. The only way to stop continuous transmission or reception once started, when FSM = 0, is either to stop CLKX or CLKR or to perform an SFSM (set FSM) instruction.

Continuous transmission without frame sync pulses is very useful in communicating directly to telephone system PCM highways. For ATT T1 and CCITT G711/712 lines, FSX and FSR pulses are generated only every 24 or 32 bytes. By counting the transmitted and received bytes in software after an initial FSX or FSR and performing SFSM and RFSM instructions as required, the TMS320C25 can easily be made to communicate in these formats.



Figure 3–42. Serial Port Transmit Continuous Operation (FSM = 0)

Figure 3–43. Serial Port Receive Continuous Operation (FSM = 0)



3.9.6 Initialization of Continuous Operation Without Frame Sync Pulses

FSM is normally initialized during an XINT or RINT service routine to enable or disable FSX and FSR, respectively, for the next serial port operation. It is necessary to start this mode with FSM = 1 so that the first data transferred out of the serial port is the data written to the DXR register. Otherwise, the serial port starts transmitting the contents of the shift register before loading it with the value stored in the DXR register. Upon each completion of a data packet transmission, it loads the data contained in the DXR register into the shift register and continues transmitting. After the first frame pulse has been generated by or sent to the TMS320C25, the FSM bit must be reset to 0 using the RFSM instruction. This must be done before the next serial port interrupt to ensure continuous transmission. If continuous transmission is stopped via software, this initiation sequence must be repeated to restart the continuous mode operation.

As shown in Figure 3–44 and Figure 3–45, RFSM may occur before a write to DXR, regardless of the state of TXM. If TXM = 1, FSX is generated in a normal manner on the next rising edge of CLKX, but only once. If TXM = 0, the TMS320C25 waits to transmit until FSX is pulsed, but from then on, the FSX input is ignored. Note that just as in the case of continuous-mode operation without sync pulses described in subsection 3.9.5, the first data written to DXR (byte A) is output twice unless DXR is reloaded before the second transmission is started. It is important to consider this dummy cycle when using continuous-mode serial operation.

The receive timings are the same as those for the transmit operations with TXM = 0. The TMS320C25 waits to receive data until FSR is pulsed, but there after the FSR input is ignored. No dummy cycle is associated with the receive operation; this is because DRR has a post-buffering nature as opposed to the prebuffering nature of DXR.





Figure 3–45. Continuous Receive Operation Initialization



3.10 Multiprocessing and Direct Memory Access (DMA)

The flexibility of the TMS320C2x allows configurations to satisfy a wide range of system requirements. Some of the system configurations using the TMS320C2x are as follows:

- A standalone system (single processor),
- A multiprocessor with devices in parallel,
- A host/slave multiprocessor with shared global data memory space, or
- A peripheral processor interfaced using processor-controlled signals to another device.

These system configurations are made possible by three specialized features of the TMS320C2x: the synchronization function utilizing the <u>SYNC</u> input, the global memory interface, and the hold function implemented with the <u>HOLD</u> and <u>HOLDA</u> pins. The following sections describe these functions in detail.

3.10.1 Synchronization

In a multiprocessor environment, the SYNC input can be used to greatly ease interface between processors. This input is used to cause each TMS320C2x in the system to synchronize its internal clock, thereby allowing the processors to run in lock-step operation.

Multiple TMS320C2x devices are synchronized by using common SYNC and external clock inputs. A negative transition on SYNC sets each processor to internal quarter-phase one (Q1). This transition must occur synchronously with the rising edge of CLKIN. On the TMS320C25, there is a two-CLKIN-cycle delay following the cycle in which SYNC goes low, before the synchronized Q1 occurs.

The timing diagram for the SYNC input is shown in Figure 3–46 for the TMS320C2x.





Normally, SYNC is applied while RS is active. If SYNC is asserted after a reset, the following can occur:

- The processor machine cycle is reset to Q1, provided that the timing requirements for SYNC are met. If SYNC is asserted at the beginning of Q1, Q3, or Q4, the current instruction is improperly executed. If SYNC is asserted at the beginning of Q2, the current instruction is executed properly.
- If SYNC does not meet the timing requirements, unpredictable processor operation occurs. A reset should then be executed to place the processor back in a known state.

3.10.2 Global Memory

For multiprocessing applications, the TMS320C2x is capable of allocating global data memory space and communicating with that space via the BR (bus request) and READY control signals.

Global memory is memory shared by more than one processor; therefore, access to it must be arbitrated. When using global memory, the processor's address space is divided into local and global sections. The local section is used by the processor to perform its individual function, and the global section is used to communicate with other processors.

A memory-mapped global memory allocation register (GREG) specifies part of the TMS320C2x's data memory as global external memory. GREG, which is memory-mapped at data memory address location 5, is an eight-bit register connected to the eight LSBs of the internal D bus. The upper eight bits of location 5 are nonexistent and read as 1s. The contents of GREG determine the size of the global memory space. The legal values of GREG and corresponding global memory spaces are shown in Table 3–9. Note that values other than those listed in the table lead to fragmented memory maps.

Table 3–9. Global Data Memory Configurations

GREG Value	Local Me	mory	Giobal Mer	nory
	Range	# Words	Range	# Words
000000XX	0h - OFFFFh	65,536		0
1000000	0h - 07FFFh	32,768	08000h - 0FFFF	32,768
11000000	0h - OBFFFh	49,152	OCOOOh - OFFFF	16,384
11100000	0h - ODFFFh	57,344	0E000h - OFFFF	8,192
11110000	0h - OEFFFh	61,440	OF000h - OFFFF	4,096
11111000	0h - 0F7FFh	63,488	OF800h - OFFFF	2,048
11111100	0h - OFBFFh	64,512	OFCOOh - OFFFF	1,024
11111110	0h - OFDFFh	65,024	OFEOOh - OFFFF	n 512
11111111	0h - OFEFFh	65,280	OFFOOh - OFFFF	n 256

When a data memory address, either direct or indirect, corresponds to a global data memory address (as defined by GREG), BR is asserted low with DS to indicate that the processor wishes to make a global memory access. External logic then arbitrates for control of the global memory, asserting READY when the TMS320C2x has control. The length of the memory cycle is controlled by the READY line. One wait-state timing is shown in Figure 3–47. Note that all signals not shown have the same timing as in the normal read or write case.

Figure 3–47. Global Memory Access Timing



3.10.3 The Hold Function

The TMS320C2x supports direct memory access (DMA) to its local (off-chip) program, data, and I/O spaces. Two signals, HOLD and HOLDA, are provided to allow another device to take control of the processor's buses. Upon receiving a HOLD signal from an external device, the processor acknowledges by bringing HOLDA low. The processor then places its address and data buses as well as all control signals (PS, DS, IS, R/W, and STRB) in the high-impedance state. The serial port output pins, DX and FSX, are not affected by HOLD. Signaling between the external processor and the TMS320C2x can be performed by using interrupts.

The timing for the HOLD and HOLDA signals is shown in Figure 3–48. HOLD has the same setup time as READY and is sampled at the beginning of quarter-phase 3. If the setup time is met, it takes three machine cycles before the buses and control signals go to the high-impedance state. Note that unlike the external interrupts (INT2 – INT0), HOLD is not a latched input. The external device must keep HOLD low until it receives a HOLDA from the TMS320C2x.

If the TMS320C2x is in the middle of a multicycle instruction, it will finish the instruction before entering the hold state. After the instruction is completed, the buses are placed in the high-impedance state. This also applies to instructions that become multicycle due to insertion of wait states or to the use of RPT/RPTK instructions.

After HOLD is deasserted, program execution resumes from the same point at which it was halted. HOLDA is removed synchronously with HOLD, as shown in Figure 3–48. If the setup time is met, two machine cycles are required before the buses and control signals become valid.

HOLD is not treated as an interrupt. If the TMS320C2x was executing the IDLE instruction before entering the hold state, it resumes executing IDLE once it leaves the hold state.

The hold function on the TMS320C25 has two distinct operating modes:

- A mode in which execution is suspended during assertion of HOLD, and
- A TMS320C25 concurrent DMA mode, in which the TMS320C25 continues to execute its program while operating from internal RAM or ROM, thus greatly increasing throughput in data-intensive applications.

The operating mode is selected by the HM (hold mode) status register bit on the TMS320C25. The HOLD signal is pulled low, as shown in the first part of Figure 3–48. When HM = 1, the TMS320C25 halts program execution and enters the hold state directly. When HM = 0, the processor enters the hold state directly, as shown in Figure 3–48, if program execution is from external memory or if external data memory is being accessed. If program execution is from internal memory, however, and if no external data memory accesses are required, the processor enters the hold state externally, but program execution because a program may continue executing while an external DMA operation is being performed.

Program execution ceases until HOLD is removed if the processor is in a hold state with HM = 0 and an internally executing program requires an external access, or if the program branches to an external address. Also, if a repeat instruction that requires the use of the external bus is executing with HM = 0 and a hold occurs, the hold state is entered after the current bus cycle. If this situation occurs with HM = 1, the hold state will not be entered until the repeat count is completed. HM is set and reset by the SHM (set hold mode) and RHM (reset hold mode) instructions, respectively.

All interrupts are disabled while HOLD is active with HM = 1. If an interrupt is received during this period, the interrupt is latched and remains pending. Therefore, HOLD itself does not affect any interrupt flags or registers. When HM = 0, interrupts function normally.





Notes: 1) N is the program memory location for the current instruction.

2) This example shows only the execution of single-cycle instructions fetched from external program memory.



Figure 3-48. TMS320C25 Hold Timing Diagram (Continued)

Notes: 3) N is the program memory location for the current instruction.

4) This example shows only the execution of single-cycle instructions fetched from external program memory.

3.11 General Description of the TMS320C26

The TMS320C26 is a spin-off of the TMS320C25. It is processed in CMOS technology, is capable of an instruction cycle time of 100 ns, and is pin-for-pin and object code-compatible with the TMS320C25, with the exception of the instructions for on-chip-memory configuration. The TMS320C26's enhancement over the TMS320C25 is basically the larger on-chip RAM (see the block diagram in Figure 3–3), divided into 4 blocks with 1568 words altogether. The three blocks, B0, B1, and B3—each with 512 × 16 bits—are configurable as data or program memory. The block B2 with 32×16 bits is identical with the same block of the TMS320C25 and is usable as data memory. The ROM of the TMS320C26 consists of 256 words with a factory-programmed bootloader.

In many applications, the large internal memory of the TMS320C26 allows you to build single-chip solutions with all data and programs internal and the option to reload programs or algorithms. A memory size of 1568 words allows the TMS320C26 to handle a data array of, for example, 1024 words with an on-chip program RAM of 512 words and additional 32 words of data RAM. When using internal blocks as program memory, instructions can be downloaded from external program memory into on-chip RAM and then executed. The TMS320C26 allows the DMOV function in all internal data memory blocks. An-FIR filter programmed with the MAC or MACD instructions can use the internal program RAM for storing the coefficients.

3.12 General Description of the TMS320C28

The TMS320C28 is the newest member of the TMS320C2x family. Like the TMS320C26, it is also processed in CMOS technology, is capable of 100-ns instruction cycle time, and is object code-compatible with the TMS320C25. The enhancements of the TMS320C28 over the TMS320C25 are the larger on-chip ROM (8K words) and a new powerdown mode. The TMS320C28 comes in an 80-pin QFP package that includes three new pins (PDI, PDACK, and WAKEUP) to support the powerdown feature. This mode decreases the current to about 100 μ A compared with the 50-mA current in the TMS320C25 idle mode. See Appendix C for more details about the TMS320C28 powerdown feature. The TMS320C28 has more on-chip memory (8K-word ROM and 544-word RAM) than the TMS320C26. The 8K-word on-chip ROM reduces system cost and allows large programs to execute at full speed from memory. The large internal memory and the powerdown feature of the TMS320C28 allow you to build a single-chip solution with all data and programs internal, while conserving power.



3-84

Chapter 4

Assembly Language Instructions

The TMS320C2x instruction set supports numeric-intensive signal processing operations as well as general-purpose applications, such as multiprocessing and high-speed control. TMS320C1x source code is upward-compatible with TMS320C2x source code.

The TMS320C26 is similar to the TMS320C25 except for its internal memory configuration. This is discussed in Section 3.4 and in Appendix B.

This chapter describes the assembly language instructions for the TMS320C2x microprocessor. Topics include:

Topic

Page

4.1 Memory	v Addressina M	odes		
4.2 Instruct	tion Set			
4.2 III3UUU	1011 Set	•••••	• • • • • • • • • • • • • • • • •	····· •••
4.3 Individu	ual Instruction I	Descriptions		4-18

4.1 Memory Addressing Modes

The TMS320C2x instruction set provides three memory addressing modes:

- Direct addressing mode
- Indirect addressing mode
- Immediate addressing mode

Both direct and indirect addressing can be used to access data memory. Direct addressing concatenates seven bits of the instruction word with the nine bits of the data memory page pointer to form the 16-bit data memory address. Indirect addressing accesses data memory through the auxiliary registers. In immediate addressing, the data is based on a portion of the instruction word(s). The following sections describe each addressing mode and give the opcode formats and some examples for each mode.

4.1.1 Direct Addressing Mode

In the direct memory addressing mode, the instruction word contains the lower seven bits of the data memory address (dma). This field is concatenated with the nine bits of the data memory page pointer (DP) register to form the full 16-bit data memory address. Thus, the DP register points to one of 512 possible 128-word data memory pages, and the 7-bit address in the instruction points to the specific location within that data memory page pointer), LDPK (load data memory page pointer ST0) instructions.

Note:

The data page pointer is not initialized by reset and is therefore undefined after powerup. The TMS320C2x development tools, however, utilize default values for many parameters, including the data page pointer. Because of this, programs that do not explicitly initialize the data page pointer may execute improperly, depending on whether they are executed on a TMS320C2x device or by using a development tool. Thus, it is critical that all programs initialize the data page pointer in software.

Figure 4–1 illustrates how the 16-bit data address is formed.

Figure 4–1. Direct Addressing Block Diagram



Direct addressing can be used with all instructions except CALL, the branch instructions, immediate operand instructions, and instructions with no operands. The direct addressing format is as follows:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Орсос	de				0				dma			

Bits 15 through 8 contain the opcode. Bit 7 = 0 defines the addressing mode as direct, and bits 6 through 0 contain the data memory address (dma).

Example of Direct Addressing Format:

ADE	9,5		Ad 9 I	ld to eft-s	aco shift	oum ed 5	ulate 5 bits	or th 3.	ne col	nten	ts of	data	a me	əmo	ory l	ocation
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	0	1	0	1	0	0	0	0	1	0	0	1	

The opcode of the ADD 9,5 instruction is 05h and appears in bits 15 through 8. The notation nnh indicates nn is a hexadecimal number. The shift count of 5h appears in bits 11 through 8 of the opcode. The data memory address 09h appears in bits 6 through 0.

4.1.2 Indirect Addressing Mode

The auxiliary registers (AR) provide flexible and powerful indirect addressing. Eight auxiliary registers (AR0–AR7) are provided on the TMS320C2x. To select a specific auxiliary register, the auxiliary register pointer (ARP) is loaded with a value from 0 through 7 designating AR0 through AR7 (see Figure 4–2).





The contents of the auxiliary registers may be operated upon by the auxiliary register arithmetic unit (ARAU), which implements 16-bit unsigned arithmetic. The ARAU performs auxiliary register arithmetic operations in the same cycle as the execution of the instruction. (Note that the increment or decrement of the indicated AR is always executed after the use of that AR in the instruction.)

In indirect addressing, any location in the 64K data memory space can be accessed via the 16-bit addresses contained in the auxiliary registers. These can be loaded by the instructions LAR (load auxiliary register), LARK (load auxiliary register immediate), and LRLK (load auxiliary register long immediate). The auxiliary registers on the TMS320C2x can be modified by ADRK (add to auxiliary register short immediate) or SBRK (subtract from auxiliary register short immediate). The TMS320C2x auxiliary registers can also be modified by the MAR (modify auxiliary register) instruction or, equivalently, by the indirect addressing field of any instruction supporting indirect addressing. AR(ARP) denotes the auxiliary register selected by ARP.

The following symbols are used in indirect addressing, including bit-reversed (BR) addressing:

- * Contents of AR(ARP) are used as the data memory address.
- *- Contents of AR(ARP) are used as the data memory address, then decremented after the access.
- *+ Contents of AR(ARP) are used as the data memory address, then incremented after the access.
- ***0–** Contents of AR(ARP) are used as the data memory address, and the contents of AR0 subtracted from it after the access.
- ***0+** Contents of AR(ARP) are used as the data memory address, and the contents of AR0 added to it after the access.
- ***BR0–** Contents of AR(ARP) are used as the data memory address, and the contents of AR0 subtracted from it, with reverse carry (rc) propagation, after the access.
- ***BR0+** Contents of AR(ARP) are used as the data memory address, and the contents of AR0 added to it, with reverse carry (rc) propagation, after the access.

There are two main types of indirect addressing with indexing:

Regular indirect addressing with increment or decrement, and

Indirect addressing with indexing based on the value of AR0: Indexing by adding or subtracting the contents of AR0, or Indexing by adding or subtracting the contents of AR0 with the carry propagation reversed (for FFTs on the TMS320C2x).

In either case, the contents of the auxiliary register pointed to by the ARP register are used as the address of the data memory operand. Then, the ARAU performs the specified mathematical operation on the indicated auxiliary register. Additionally, the ARP may be loaded with a new value. All indexing operations are performed on the current auxiliary register in the same cycle as the original instruction.

Indirect auxiliary register addressing allows for post-access adjustments of the auxiliary register pointed to by the ARP. The adjustment may be an increment or decrement by one, or it may be based upon the contents of AR0.

Bit-reversed addressing modes on the TMS320C2x allow efficient I/O to be performed for the resequencing of data points in a radix-2 FFT program. The direction of carry propagation in the ARAU is reversed when this mode is selected and AR0 is added to/subtracted from the current auxiliary register. Typical use of this addressing mode requires that AR0 first be set to a value corre-

sponding to one-half of the array size, and AR(ARP) be set to the base address of the data (the first data point). See subsection 5.7.4 for an FFT example using bit-reversed addressing modes.

Indirect addressing can be used with all instructions except immediate operand instructions and instructions with no operands. The indirect addressing format is as follows:

15	14 13 12 11 10 9 8				8	7	6	5	4	3	2	1	0		
			Оро	code				1	IDV	INC	DEC	NAR		Y	

Bits 15 through 8 contain the opcode, and bit 7 = 1 defines the addressing mode as indirect. Bits 6 through 0 contain the indirect addressing control bits.

Bit 6 contains the increment/decrement value (IDV). The IDV determines whether AR0 will be used to increment or decrement the current auxiliary register. If bit 6 = 0, an increment or decrement (if any) by one occurs to the current auxiliary register. If bit 6 = 1, AR0 may be added to or subtracted from the current auxiliary register as defined by bits 5 and 4.

Bits 5 and 4 control the arithmetic operation to be performed with AR(ARP) and AR0. When set, bit 5 indicates that an increment is to be performed. If bit 4 is set, a decrement is to be performed. Table 4–1 shows the correspondence of bit pattern and arithmetic operation.

Table 4–1. Indirect Addressing Arithmetic Operations

	Bits		Arithmetic Operation
6	5	4	
0	0	0	No operation on AR(ARP)
0	0	1	AR(ARP) – 1 → AR(ARP)
0	1	0	AR(ARP) + 1 → AR(ARP)
0	1	1	Reserved
1	0	0	AR(ARP) – AR0 \rightarrow AR(ARP) [reverse carry propagation]
1	0	1	$AR(ARP) - AR0 \rightarrow AR(ARP)$
1	1	0	$AR(ARP) + AR0 \rightarrow AR(ARP)$
1	1	1	AR(ARP) + AR0 \rightarrow AR(ARP) [reverse carry propagation]

Bit 3 and bits 2 through 0 control the auxiliary register pointer (ARP). Bit 3 (NAR) determines if a new value is loaded into the ARP. If bit 3 = 1, the contents of bits 2 through 0 (Y = next ARP) are loaded into the ARP. If bit 3 = 0, the contents of the ARP remain unchanged.

Table 4–2 shows the bit fields, notation, and operation used for indirect addressing. For some instructions, the notation in Table 4–2 includes a shift code: for example, *0+,8,3 where 8 is the shift code and Y = 3.

Instruction Field Bits 15 – 8 7 6 5 4 3 2 1 0	Notation	Operation
$\leftarrow \text{Opcode} \rightarrow 1 \ 0 \ 0 \ 0 \ \leftarrow \text{Y} \rightarrow$	*	No manipulation of ARs/ARP
$\leftarrow \text{Opcode} \rightarrow 1 \ 0 \ 0 \ 0 \ 1 \ \leftarrow \text{Y} \rightarrow$	*,Y	Y → ARP
$\leftarrow \text{Opcode} \rightarrow 1 \ 0 \ 0 \ 1 \ 0 \ \leftarrow \text{Y} \rightarrow$	*_	$AR(ARP) -1 \rightarrow AR(ARP)$
$\leftarrow \text{Opcode} \rightarrow 1 \ 0 \ 0 \ 1 \ 1 \leftarrow \text{Y} \rightarrow$	*_,Y	$AR(ARP) -1 \rightarrow AR(ARP) Y \rightarrow ARP$
$\leftarrow \text{Opcode} \rightarrow 1 \ 0 \ 1 \ 0 \ 0 \ \leftarrow \text{Y} \rightarrow$	*+	AR(ARP) +1 → AR(ARP)
$\leftarrow \text{Opcode} \rightarrow 1 \ 0 \ 1 \ 0 \ 1 \ \leftarrow \text{Y} \rightarrow$	*+,Y	$AR(ARP)+1 \rightarrow AR(ARP) Y \rightarrow ARP$
$\leftarrow \text{Opcode} \rightarrow 1 \ 1 \ 0 \ 0 \ \leftarrow \text{Y} \rightarrow$	*BR0–	$AR(ARP)$ -rcAR0 \rightarrow AR(ARP)
← Opcode →1 1 0 0 1 ← Y →	*BR0–,Y	$AR(ARP)$ -rcAR0 $\rightarrow AR(ARP)$ Y $\rightarrow ARP$
$\leftarrow \text{Opcode} \rightarrow 1 \ 1 \ 0 \ 1 \ 0 \ \leftarrow \text{Y} \rightarrow$	*0-	$AR(ARP)-AR0 \rightarrow AR(ARP)$
← Opcode →1 1 0 1 1 ← Y →	*0–,Y	AR(ARP)–AR0 → AR(ARP) Y → RP
$\leftarrow \text{Opcode} \rightarrow 1 \ 1 \ 1 \ 0 \ 0 \ \leftarrow \text{Y} \rightarrow$	*0+	AR(ARP)+AR0 → AR(ARP)
← Opcode →1 1 1 0 1 ← Y →	*0+,Y	$AR(ARP)+AR0 \rightarrow AR(ARP)$ Y $\rightarrow ARP$
$\leftarrow \text{Opcode} \rightarrow 1 \ 1 \ 1 \ 1 \ 0 \ \leftarrow \text{Y} \rightarrow$	*BR0+	$AR(ARP)+rcAR0 \rightarrow AR(ARP)$
$\leftarrow Opcode \rightarrow 1 \ 1 \ 1 \ 1 \ 4 \ \leftarrow Y \rightarrow$	*BR0+,Y	$\begin{array}{l} AR(ARP) + rcAR0 \rightarrow AR(ARP) \\ Y \rightarrow ARP \end{array}$

The CMPR (compare auxiliary register with AR0), and BBZ/BBNZ (branch if TC bit equal/not equal to zero) instructions facilitate conditional branches based on comparisons between the contents of AR0 and the contents of AR(ARP).

The auxiliary registers may also be used for temporary storage via the load and store auxiliary register instructions, LAR and SAR, respectively.

The following examples illustrate the indirect addressing format:

Example 1 ADD *+,8 Add to the accumulator the contents of the data memory address defined by the contents of the current auxiliary register. This data is left-shifted 8 bits before being added. The current auxiliary register is autoincremented by one. The opcode is 08A0h, as shown below.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	0	0	0	1	0	1	0	0	0	0	0

- *Example 2* ADD *,8 As in Example 1, but with no autoincrement; the opcode is 0880h.
- **Example 3** ADD *-,8 As in Example 1, except that the current auxiliary register is decremented by one; the opcode is 0890h.
- **Example 4** ADD *0+,8 As in Example 1, except that the contents of auxiliary register AR0 are added to the current auxiliary register; the opcode is 08E0h.
- *Example 5* ADD *0–,8 As in Example 1, except that the contents of auxiliary register AR0 are subtracted from the current auxiliary register; the opcode is 08D0h.
- *Example 6* ADD *+,8,3 As in Example 1, except that the auxiliary register pointer (ARP) is loaded with the value 3 for subsequent instructions; the opcode is 08ABh.
- *Example 7* ADD *BR0–,8 The contents of auxiliary register AR0 are subtracted from the current auxiliary register with reverse carry propagation; the opcode is 08C0h.
- *Example 8* ADD *BR0+,8 The contents of auxiliary register AR0 are added to the current auxiliary register with reverse carry propagation; the opcode is 08F0h.

4.1.3 Immediate Addressing Mode

In immediate addressing, the instruction word(s) contains the value of the immediate operand. The TMS320C2x has both single-word (8-bit and 13-bit constant) short immediate instructions and two-word (16-bit constant) long immediate instructions. The immediate operand is contained within the instruction word itself in short immediate instructions. In long immediate instructions, the word following the instruction opcode is used as the immediate operand.

The following short immediate instructions contain the immediate operand in the instruction word and execute within a single instruction cycle. The length of the constant operand is instruction-dependent.

- ADDK Add to accumulator short immediate (8-bit absolute constant)
- ADRK Add to auxiliary register short immediate (8-bit absolute constant)
- LACK Load accumulator short immediate (8-bit absolute constant)
- LARK Load auxiliary register short immediate (8-bit absolute constant)
- LARP Load auxiliary register pointer (3-bit constant)
- LDPK Load data memory page pointer immediate (9-bit constant)
- **MPYK** Multiply immediate (13-bit 2s-complement constant)
- **RPTK** Repeat instruction as specified by immediate value (8-bit constant)
- **SBRK** Subtract from auxiliary register short immediate (8-bit absolute constant)
- **SUBK** Subtract from accumulator short immediate (8-bit absolute constant).

Example of short immediate addressing format:

RPTK 99 Execute the instruction following this instruction 100 times.

With the RPTK instruction, the immediate operand is contained as a part of the instruction opcode. The instruction format for RPTK is as follows:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	0	1	1			8-	Bit Co	onstai	nt		

For long immediate instructions, the constant is a 16-bit value in the word following the opcode. The 16-bit value can be optionally used as an absolute constant or as a 2s-complement value.

ADLK	Add to accumulator long immediate with shift (absolute or 2s complement)
ANDK	AND immediate with accumulator with shift
LALK	Load accumulator long immediate with shift (absolute or 2s complement)
LRLK	Load auxiliary register long immediate
ORK	OR immediate with accumulator with shift
SBLK	Subtract from accumulator long immediate with shift (ab- solute or 2s complement)
XORK	Exclusive-OR immediate with accumulator with shift.

Example of long immediate addressing format:

ADLK 16384,2 Add to the accumulator the value 16384 with a shift to the left of two, effectively adding 65536 to the contents of the accumulator.

The ADLK instruction uses the word following the instruction opcode as the immediate operand. The instruction format for ADLK is as follows:

٦	5	14	13	12	11	10	9	8	1	6	5	4	3	2	1	0
	1	1	0	1		Sh	lift		0	0	0	0	0	0	1	0
	16-Bit Constant															

4.2 Instruction Set

The following sections list the symbols and abbreviations used in the instruction set summary and in the instruction descriptions. The complete instruction set summary is organized according to function. A detailed description of each instruction is listed in the instruction set summary.

4.2.1 Symbols and Abbreviations

Table 4–3 lists symbols and abbreviations used in the instruction set summary (in Table 4–4) and the individual instruction descriptions.

Table 4–3. Instruction Symbols

Cumb al	Meening
Symbol	meaning
A	Port address
ACC	Accumulator
ARB	Auxiliary register pointer buffer
ARn	Auxiliary register n (AR0, AR1 assembler symbols equal to 0 or 1)
ARP	Auxiliary register pointer
В	4-bit field specifying a bit code
BIO	Branch control input
С	Carry bit
CM	2-bit field specifying compare mode
CNF	On-chip RAM configuration control bit
D	Data memory address field
DATn	Label assigned to data memory location n
dma	Data memory address
DP	Data page pointer
FO	Format status bit
FSM	Frame synchronization mode bit
HM	Hold mode bit
INTM	Interrupt mode flag bit
к	Immediate operand field
М	Addressing mode bit
MCS	Microcall stack
nnh	nnh = hexadecimal number (others are decimal values)
• OV	Overflow mode flag bit
OVM	Overflow mode bit
Р	Product register
PA	Port address (PA0-PA15 assembler symbols equal to 0 through 15)
PC	Program counter
PFC	Prefetch counter
PM	2-bit field specifying P register output shift code
pma	Program memory address
PRGn	Label assigned to program memory location n
R	3-bit operand field specifying auxiliary register
RPTC	Repeat counter
S	4-bit left-shift code
STn	Status register n (ST0 or ST1)
SXM	Sign-extension mode bit
Т	Temporary register
TC	Test control bit
TOS	Top of stack
TXM	Transmit mode bit
х	3-bit accumulator left-shift field
XF	XF pin status bit

 Table 4–3. Instruction Symbols (Continued)
 Instruction Symbols (Continued)

Symbol	Meaning			
→ italics [] () {}	Is assigned to An absolute value User-defined items Optional items Contents of Alternative items, one of which must be entered Blanks or spaces must be entered where shown			

4.2.2 Instruction Set Summary

Table 4–4 shows the instruction set summary for the TMS320C2x processor, which is a superset of the TMS320C1x instruction set. Included in the instruction set are four special groups of instructions to improve overall processor throughput and ease of use.

- Extended-precision arithmetic (ADDC, SUBB, MPYU, BC, BNC, SC, and RC)
- Adaptive filtering (MPYA, MPYS, and ZALR)
- Control and I/O (RHM, SHM, RTC, STC, RFSM, and SFSM)
- Accumulator and register (SPH, SPL, ADDK, SUBK, ADRK, SBRK, ROL, and ROR).

The instruction set summary is arranged according to function and alphabetized within each functional grouping. Additional information is presented in the individual instruction descriptions in the following section.

ACCUMULATOR MEMORY REFERENCE INSTRUCTIONS						
Mnemonic and Description			MSB	16-Bit	Opcode	LSB
ABS	Absolute value of accumulator	1	1100	1110	0001	1011
ADD	Add to accumulator with shift	1	0000	SSSS	MDDD	DDDD
ADDC	Add to accumulator with carry	1	0100	0011	MDDD	DDDD
ADDH	Add to high accumulator	1	0100	1000	MDDD	DDDD
ADDK	Add to accumulator short immediate	1	1100	1100	KKKK	KKKK
ADDS	Add to low accumulator with sign-extension suppressed	1	0100	1001	MDDD	DDDD
ADDT	Add to accumulator with shift specified by T register	1	0100	1010	MDDD	DDDD
ADLK	Add to accumulator long immediate with shift	2	1101	SSSS	0000	0010
AND	AND with accumulator	1	0100	1110	MDDD	DDDD
ANDK	AND immediate with accumulator with shift	2	1101	SSSS	0000	0100
CMPL	Complement accumulator	1	1100	1110	0010	0111
LAC	Load accumulator with shift	1	0010	SSSS	MDDD	DDDD
LACK	Load accumulator short immediate	1	1100	1010	KKKK	KKKK
LACT	Load accumulator with shift specified by T register	1	0100	0010	MDDD	DDDD
LALK	Load accumulator long immediate with shift	2	1101	SSSS	0000	0001
NEG	Negate accumulator	1	1100	1110	0010	0011
NORM	Normalize contents of accumulator	1	1100	1110	1010	0010
OR	OR with accumulator	1	0100	1101	MDDD	DDDD
ORK	OR immediate with accumulator with shift	2	1101	SSSS	0000	0101
ROL	Rotate accumulator left	1	1100	1110	0011	0100
ROR	Rotate accumulator right	1	1100	1110	0011	0101
SAC	Store high accumulator with shift	1	0110	1XXX	MDDD	DDDD
SACL	Store low accumulator with shift	1	0110	0XXX	MDDD	DDDD
SBLK	Subtract from accumulator long immediate with shift	2	1101	SSSS	0000	0011
SFL	Shift accumulator left	1	1100	1110	0001	1000
SFR	Shift accumulator right	1	1100	1110	0001	1001
SUB	Subtract from accumulator with shift	1	0001	SSSS	MDDD	DDDD
SUBB	Subtract from accumulator with borrow	1	0100	1111	MDDD	DDDD
SUBC	Conditional subtract	1	0100	0111	MDDD	DDDD
SUBH	Subtract from high accumulator	1	0100	0100	MDDD	DDDD
SUBK	Subtract from accumulator short immediate	1	1100	1101	KKKK	кккк
SUBS	Subtract from low accumulator with sign extension	-	0100	0101	MDDD	DDDD
	suppressed					
SUBT	Subtract from accumulator with shift specified by	1 1	0100	0110	מממא	מממ
	T register	1 -		0110	11000	0000
XOB	Exclusive-OB with accumulator	1 1	0100	1100	מממא	ממממ
XOBK	Exclusive-OB immediate with accumulator with		1101	2222	0000	0110
Xorax	shift	-	1101	0000	0000	0110
ZAC	Zero accumulator	1	1100	1010	0000	0000
ZALH	Zero low accumulator and load high accumulator	1	0100	0000	MDDD	DDDD
ZALR	Zero low accumulator and load high accumulator	1	0111	1011	MDDD	DDDD
	with rounding	l	l			
ZALS	Zero accumulator and load low accumulator with	1	0100	0001	MDDD	DDDD
	sign extension suppressed					

Table 4-4. Instruction Set Summary

AUXILIARY REGISTERS AND DATA PAGE POINTER INSTRUCTIONS						
Mnemonic and Description			MSB	16-Bit	Opcode	LSB
ADRK CMPR	Add to auxiliary register short immediate Compare auxiliary register with auxiliary register AB0	1 1	0111 1100	1110 1110	КККК 0101	KKKK 00KK
LAR LARK	Load auxiliary register Load auxiliary register short immediate	1 1	0011 1100	0RRR 0RRR	MDDD KKKK	DDDD KKKK
LARP LDP LDPK	Load auxiliary register pointer Load data memory page pointer Load data memory page pointer immediate		0101 0101 1100	0101 0010 100K	1000 MDDD KKKK	1RRR DDDD KKKK
	Load auxiliary register long immediate Modify auxiliary register	2	1101 0101	0RRR 0101	0000 MDDD	0000 DDDD
SAR SBRK	Store auxiliary register Subtract from auxiliary register short immediate	1	0111 0111	0RRR 1111	MDDD KKKK	DDDD KKKK
	T REGISTER, P REGISTER, AND MULT	IPLY INS	RUCTIC	DNS		
Mnemonic and Description			MSB	16-Bit	Opcode	LSB
	Add P register to accumulator	1	1100 0101	1110	0001 MDDD	0101 DDDD
LT LTA	Load T register Load T register and accumulate previous product	1	0011 0011	1100 1101	MDDD MDDD	DDDD DDDD
LTD	Load T register, accumulate previous product and move data	1	0011	1111	MDDD	DDDD
LTP	Load T register and store P register in accumulator Load T register and subtract previous product	1	0011 0101	1110 1011	MDDD MDDD	DDDD DDDD
MAC	Multiply and accumulate Multiply and accumulate with data move Multiply (with Transister store product in B register)	2 2	0101	1101 1100	MDDD MDDD	
MPYA MPYK	Multiply (with a register, store product in a register) Multiply and accumulate previous product Multiply immediate		0011 0011 101K	1000 1010 KKKK	MDDD MDDD	DDDD
MPYS MPYU	Multiply and subtract previous product Multiply unsigned	1	0011	1011 1111	MDDD MDDD	DDDD DDDD
PAC SPAC	Load accumulator with P register Subtract P register from accumulator	1 1	1100 1100	1110 1110	0001 0001	0100 0110
SPH SPL	Store high P register Store low P register	1 1	0111 0111	1101 1100	MDDD MDDD	DDDD DDDD
SPM SQRA	Set P register output shift mode Square and accumulate		1100 0011	1110 1001	0000 MDDD	10KK DDDD
	Square and subtract previous product		0101	1010	MDDD	עעעע

Table 4-4. Instruction Set Summary (Continued)

BRANCH/CALL INSTRUCTIONS						
Mnemonic and Description				16-Bit	Opcode	
			MSB			LSB
I/O AND DATA MEMORY OPERATIO						
В	Branch unconditionally	2	1111	1111	1DDD	DDDD
BACC	Branch to address specified by accumulator	1	1100	1110	0010	0101
BANZ	Branch on auxiliary register not zero	2	1111	1011	1DDD	DDDD
BBNZ	Branch if TC bit ≠ 0	2	1111	1001	1DDD	DDDD
BBZ	Branch if TC bit = 0	2	1111	1000	1DDD	DDDD
BC	Branch on carry	2	0101	1110	1DDD	DDDD
BGEZ	Branch if accumulator $\neq 0$	2	1111	0100	1DDD	DDDD
BGZ	Branch if accumulator > 0	2	1111	0001	1DDD	DDDD
BIOZ	Branch on I/O status = 0	2	1111	1010	1DDD	DDDD
BLEZ	Branch if accumulator ≤ 0	2	1111	0010	1DDD	DDDD
	Branch if accumulator < 0	2	1111	0011	1DDD	DDDD
BNC	Branch on no carry	2	0101	1111	1DDD	DDDD
BNV	Branch if no overflow	2	1111	0111	1DDD	DDDD
	Branch if accumulator ≠ 0	2	1111	0101		DDDD
BV	Branch on overnow	2		0000	1000	סטעט
BZ	Branch if accumulator = 0	2	1111	0110		DDDD
	Call subroutine indirect		1100	1110	10010	0100
	Call subroutine	2	1111	1110	1000	
TDAD	Return from subroutine		1100	1110	0010	1110
	Sonware Interrupt	1	1100	1110	0001	1110
	I/O AND DATA MEMORY OP	ERATION	S			
1	Mnemonic and Description	Words	16-Bit Opcode			
			MSB			LSB
BLKD	Block move from data memory to data memory	2	1111	1101	MDDD	DDDD
BLKP	Block move from program memory to data memory	2	1111	1100	MDDD	DDDD
DMOV	Data move in data memory	1	0101	0110	MDDD	DDDD
FORT	Format serial port registers	1	1100	1110	0000	111K
IN	Input data from port	1	1000	AAAA	MDDD	DDDD
OUT	Output data to port	1	1110	AAAA	MDDD	DDDD
RFSM	Reset serial port frame synchronization mode	1	1100	1110	0011	0110
RTXM	Reset serial port transmit mode	1	1100	1110	0010	0000
RXF	RXF Reset external flag		1100	1110	0000	1100
SFSM	SFSM Set serial port frame synchronization mode		1100	1110	0011	0111
STXM	Set serial port transmit mode	1	1100	1110	0010	0001
SXF	Set external flag	1	1100	1110	0000	1101
TBLR	lable read	1	0100	1000	MDDD	DDDD
TBLW	lable write	1	0101	1001	MDDD	DDDD

Table 4-4. Instruction Set Summary (Continued)

CONTROL INSTRUCTIONS						
Mnemonic and Description				16-Bit	boogo	•
			MSB		•	LSB
BIT	Test bit	1	1001	BBBB	MDDD	DDDD
BITT	Test bit specified by T register	1	0101	0111	MDDD	DDDD
CNFD [†]	Configure block as data memory	1	1100	1110	0000	0100
CNFP [†]	Configure block as program memory	1	1100	1110	0000	0101
CONF [†]	Configure block as data/program memory	1	1100	1110	0011	11KK
DINT	Disable interrupt	1	1100	1110	0000	0001
EINT	Enable interrupt	1	1100	1110	0000	0000
IDLE	Idle until interrupt	1	1100	1110	0001	1111
LST	Load status register ST0	1	0101	0000	MDDD	DDDD
LST1	Load status register ST1	1	0101	0001	MDDD	DDDD
NOP	No operation	1	0101	0101	0000	0000
POP	Pop top of stack to low accumulator	1	1100	1110	0001	1101
POPD	Pop top of stack to data memory	1	0111	1010	MDDD	DDDD
PSHD	Push data memory value onto stack	1	0101	0100	MDDD	DDDD
PUSH Push low accumulator onto stack		1	1100	1110	0001	1100
RC Reset carry bit		1	1100	1110	0011	0000
RHM Reset hold mode		1	1100	1110	0011	1000
ROVM	Reset overflow mode	1	1100	1110	0000	0010
RPT Repeat instruction as specified by data memory		1	0100	1011	MDDD	DDDD
	value					
RPTK	Repeat instruction as specified by immediate value	1	1100	1011	KKKK	KKKK
RSXM	Reset sign-extension mode	1	1100	1110	0000	0110
RTC	Reset test/control flag	1	1100	1110	0011	0010
SC	Set carry bit	1	1100	1110	0011	0001
SHM	Set hold mode	1	1100	1110	0011	1001
SOVM	Set overflow mode	1	1100	1110	0000	0011
SST Store status register ST0		1	0111	1000	MDDD	DDDD
SST1	Store status register ST1	1	0111	1001	MDDD	DDDD
SSXM	Set sign-extension mode	1	1100	1110	0000	0111
STC	Set test/control flag	1	1100	1110	0011	0011

Table 4-4. Instruction Set Summary (Continued)

t The CONF instruction is specific to the TMS320C26 instruction set; the instructions CNFD and CNFP are undefined.

4.3 Individual Instruction Descriptions

Each instruction in the instruction set summary is described in the following pages. Instructions are listed in alphabetical order. Information, such as assembler syntax, operands, operation, encoding, description, words, cycles, and examples, is provided for each instruction. An example instruction is provided to familiarize you with the special format used and to explain its content. Refer to Section 4.1 for further information on memory addressing. Code examples using many of the instructions are given in Chapter 5, *Software Applications*.

Syntax	Direct: Indirect: Immediate:	[label] [label] [label]	EXAMPLE EXAMPLE EXAMPLE	dma [, shift] {ind} [, shift [next ARP]] [constant]
	Each instruct comment field sion. Space and comme both direct at the operand	ction begins eld that conc (s) are requ nt fields) as and indirect a I field include	with an assemb ludes the syntax ired between ea shown in the syn addressing, as we es <i>constant</i> .	oler syntax expression. The optional is not included in the syntax expres- ich field (label, command, operand, ntax. The syntax example illustrates ell as immediate addressing in which
	The indirect sing, are as	addressing follows:	operand options	, including bit-reversed (BR) addres-
	TMS320C2	5: {*	* * + * - * 0 +	*0- *BRO+ *BRO-}
Operands	$0 \le dma \le 1$ $0 \le next AR$ $0 \le constan$	27 P ≤ 7 t ≤ 255		
	Operands in memory, I/C constants.	may be cor) and registe The operand	nstants or asse er addresses, po values used in t	mbly-time expressions referring to binters, shift counts, and a variety of the example syntax are shown.
Execution	(PC) + 1 → (ACC) + [(d	PC ma) × 2 ^{shift}	→ ACC	
	If SXM = 1: Then (dma If SXM = 0: Then (dma	a) is sign-ext a) is not sign	ended. -extended.	
	Affects OV; Affects C.	affected by	OVM and SXM.	
An example of the instruction operation sequence is provided, describing the processing that takes place when the instruction is executed. Conditional effects of status register specified modes are also given. Those bits in the TMS320C2x status registers affected by the instruction are also listed.

Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	. 0	0	0	0		sh	ift		0		Data N	/lemor	y Add	lress		
	Indirect:	0	0	0	0		sh	ift		1		Se	e Sect	ion 4.	1		
	Immediate:	1	0	0					1	3-Bit (Consta	nt					

Opcode examples are shown of both direct and indirect addressing or of the use of an immediate operand.

Description Instruction execution and its effect on the rest of the processor or memory contents are described. Any constraints on the operands imposed by the processor or the assembler are discussed. The description parallels and supplements the information given by the execution block.

Words

1

The digit specifies the number of memory words required to store the instruction and its extension words.

Cycles

	Cycle	e Timings for a	Single Instruc	ction								
PI/DI	PI/DI PI/DE PE/DI PE/DE PR/DI 1 1 1+p 1+p 1											
1	1	1+p	1+p	1	1							
	Cycl	e Timings for a	Repeat Execu	ution								
n	n	n+p	n+p	n	n							

The table shows the number of cycles required for a given TMS320C2x instruction to execute in a given memory configuration when executed as a single instruction or in the repeat mode. The column headings in the tables indicate the program source location (PI, PE, or PR) and data destination or source (DI or DE), defined as follows:

- PI The instruction executes from internal program memory (RAM).
- **PR** The instruction executes from internal program memory (ROM).
- **PE** The instruction executes from external program memory.
- **DI** The instruction executes using internal data memory.
- **DE** The instruction executes using external data memory.

The number of cycles required for each instruction is given in terms of the program/data memory and I/O access times as defined in the following listing:

Program memory wait states. Represents the number of clock cycles the device waits for external program memory to respond to an access. T_{ac} is the access time, in nanoseconds, (maximum) required by the TMS320C2x for an external memory access to be made with no wait states. T_{mem} is the memory device access time, and T_p is the clock period (4/crystal frequency).

$$p = 0$$
; If $T_{mem} \le T_{ac}$

- p = 1; If $T_{ac} < T_{mem} \le (T_p + T_{ac})$
- p = 2; If $(T_p + T_{ac}) < T_{mem} \le (T_p \times 2 + T_{ac})$
- p = k; If $[T_p \times (k-1) + T_{ac}] < T_{mem} \le (T_p \times k + T_{ac})$
- d Data memory wait states. Represents the number of cycles the device must wait for external data memory to respond to an access. This number is calculated in the same way as the p number.
- i I/O memory wait states. Represents the number of cycles the device must wait for external I/O memory to respond to an access. This number is calculated in the same way as the p number.

Other abbreviations used in the tables and their meanings are as follows:

- br Branch from ...
- int Internal program memory.
- **INT** Interrupt.
- ext External program memory.
- **n** The number of times an instruction is executed when using the RPT or RPTK instruction.

Refer to Appendix E for further information on instruction cycle classifications and timings.

Example

ADD DAT1,3 ;(DP = 10)or ADD *,3 ; If current auxiliary register contains 1281. **Before Instruction** After Instruction Data Data 8h 8h Memory Memory 1281 1281 ACC 42h ACC 2h X 0 С С

The sample code presented in the above format shows the effect of the code on memory and/or registers. The use of the carry bit (C) provided on the TMS320C25 is shown in the small box.

Syntax	[labe	9/]	AB	S													
Operands	None)															
Execution	(PC) (AC0	+1- C) →	→ PC • ACC														
	Affec Affec Not a	ts O\ ts C. tffect	/; affe ed by	ected	by (/I.	O∨M											
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
-	1	1	0	0	1	1	1	0	0	0	0	1	1	0	1	1	
Description	lf the mula	cont tor is	ents unch	of the ange	e acc ed by	umu the e	lator exect	are ution	grea of A	ter ti BS. I	nan c f the	or equ conte	ual to ents c	zerc of the	, the acci	acci umula	۲ ع

Note that 8000000h is a special case. When the overflow mode is not set, the ABS of 8000000h is 8000000h. In the overflow mode, the ABS of 80000000h is 7FFFFFFh. In either case, the OV status bit is set. The carry bit (C) on the TMS320C2x is always reset to zero by the execution of this instruction.

tor are less than zero, the accumulator is replaced by its 2s-complement value.

Words

1

Cycles

	Cycl	e Timings for a	a Single Instruc	ction	
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
1	1	1+p	1+p	1	1
	Cyci	e Timings for a	a Repeat Execu	ution	
n	n	n+p	n+p	n	n

Example





Syntax	C /	Direct: ndirec	: ct:	[lab [lab	el] el]	ļ		({	<i>dma</i> [, ind}	shi , sh	ft] ift[, n	əxt Al	RP]]				
Operands) ≤ dr) ≤ ne:) ≤ shi	na ≤ 1 xt AR ift ≤ 1	27 P ≤ 7 5 (de	, faul	ts to	0)										
Execution	(PC) + ACC)	· 1 -→ + [(dı	PC ma) >	(2 ^s	hift].	→ A(сс									
	ľ	f SXN Then If SXN Then	1 = 1: (dma M = 0: (dma	a) is s a) is r	sign- not s	-exte sign-e	ndeo exter	d. ndeo	d.								
	ļ ļ	Affects Affects	s OV; s C.	affec	ted	by C	٧M	and	SXM	1.							
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	0	0	0		sh	nift		0		Data N	lemor	y Add	iress		
	Indirect:	0	0	0	0) shift			1		Se	e Sect	ion 4	.1			
Description	ר פ נ	The co ed to th bits ar stored	ontent ne acc re sigr l in the	tents of the addressed data mem accumulator. During shifting, lov sign-extended if SXM = 1 and the accumulator.							ry loca order b ro-fille	tion a lits are d if S	are lef e zero SXM :	t-sh o-fille = 0.	ifted ed. F The	l and ligh- e re:	l add- ∙order sult is
Words	1	l	in the accumulator.														
Cycles																	
						Cycl	e Tim	ings	for a	Sing	le instr	uction	1				
		P			PI/DI	Cycle Timings for a			1	Р	E/DE		PR/DI		P		

PI/UI	PI/DE	PE/UI	PE/DE	PR/DI	PR/DE
1	2+d	1+p	2+d+p	1	2+d
	Cycl	e Timings for a	a Repeat Execu	ution	
n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd



Syntax	D Ir)irect ndire	:: ct:	[lal [lal	bel] bel]		ADDO ADDO	C di C {ii	<i>ma</i> nd}	[, ne	xt AFi	P]					
Operands	0 0	≤ dr ≤ ne	na ≤1 ext AF	27 RP ≤	7												
Execution	(F (/ A	PC) - ACC)	+ 1 →) + (d s OV	PC ma) and	+ (C) C; af	→ /	ACC ed by	OVI	И.								
Encoding	Direct:	15 0	14 0	13 0	12 0	11 0	10 0	9 1	8 1	7	6	5 Data	4 a Memo	3 ry Ad	2 dress	1	0
	Indirect:	0	1	0	0	0	0	1	1	1		5	See Sec	tion 4	1.1		
Description Words	T b n T 1	he co it are nann he A	onten e add er. DDC	its of ed to instri	the ac the a uctior	ddre accu n ca	essed umula n be u	data tor. sed	i me The in pe	mor carr erfor	y loca y bit i ming	tion : s the mult	and the en affe iple-pr	∍ valı cted ecisi	ue of in th ion a	the ne no	carry ormal netic.
Cycles																	
	ſ					Cvc	le Timi	nas	or a	Sing	le Inst	ructio	on				
	ŀ	P	l/Di		PI/DI	E	P	E/DI	Т	P	E/DE	Т	PR/DI		PF	R/DE	\neg
			1		2+d			1+p		2	+d+p		1	-	2	2+d	-
	ľ					Сус	le Timi	ngs	ior a	Rep	eat Exe	cutio	on				
	[n		1+n+r	nd		n+p		1+r	+nd+p		n		1+	n+nd	
Example 1	A O A M	DDC r DDC Data lemor 1029 ACC	DAT5 * y	Befo	; (I ; I1 pre Ins	DP = f cu structi	= 8) urren ion 4h 13h	t ai	Da Men 10 A(ata mory 29	y re(gist Afte	er co r Instruc	ntai ction 4r 18ł	ins : 1	1029).
											с С						

С



ADDC DAT5 ;(DP = 8)or ;If current auxiliary register contains 1029. ADDC * **Before Instruction** After Instruction Data Data 0h Memory 1029 0h Memory 1029 **OFFFFFFF**h ACC ACC 0h 1 1

С

Syntax		Direc Indire	et: ect:	[lal [lal	pel] pel]		ADD ADD	H H	<i>dma</i> {ind}	[, ne	ext A	RP]					
Operands		0 ≤ d 0 ≤ n	ma ≤ ext Al	127 ₹P ≤	7												
Execution		(PC) (ACC	+1 -→ C) + [((PC dma)	× 2 ¹	⁶] –	> ACC)									
		Affec Affec Low-	ts OV ts C. order	; affe bits c	cted of the	by (e AC	OVM. C no	t af	fecte	d.							
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	1	0	0	1	0	0	0	0		Data	a Memo	ry Ad	dress		
	Indirect:	0	1	0	0	1	0	0	0	1		٤	See Sec	tion 4	.1		
Description		The o half o ADD gene reset The <i>i</i>	conter of the a H. The rates , by th ADDH	nts of accur e carr a carr ne AD instr	the nula y bit y; ot DH uctic	addr tor (: (C) :herv instr	resse bits 3 on th wise, (ruction nay be	d da 1 th e T C is n. e us	ata m nroug MS3 unaf sed ir	nemo Ih 16 20C: fecte	ory lo). Lo 2x is ed. Th	catio w-ord set if ne ca	n are a der bits the re rry bit 2-bit a	adde s are sult can c urithn	nd to una of th only I netic	the ffect e ac be s	upper ted by Idition et, not
Words		1															
Cycles																	
						Сус	le Tim	ing	s for a	Sing	le ins	tructi	on				
			PI/DI		PI/D	E	F	PE/C	DI	Ρ	E/DE		PR/D	1	P	R/DE	:
			1		2+0	ł		1+p		2	+d+p	T	1			2+d	

1+n+nd

n

Cycle Timings for a Repeat Execution

n+p

1+n+nd+p

n

1+n+nd



Syntax	[label]	ADDK	cons	stant										
Operands	0 ≤ CO	nstan	it ≤ 255												
Execution	(PC) + (ACC)	-1+ +8-b	PC bit positiv	ve cor	istan	t → ,	ACC	;							
	Affects Not af	s OVN fected	I and C by SXI	; affec M.	ted b	y O'	∕M .								
Encoding	15	14	13 12	2 11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0 0	1	1	0	0			8	-Bit c	onstan	ıt		
Words Cycles	result an 8-b 1	replac it pos	cing the itive nur	accun nber,	rega	or co dies	onter is of	nts. Th the va	ie im alue	of S	liate XM.	value	e is ti	reate	∍d as
			T	Cycle	Timi	ngs f	or a S	Single I	nstru	Ction)	T			
	PI	I/DI	PI/C	DE	P	E/DI		PE/D	E		PR/D	└──┼	PF	}/DE	_
		1	1		1	+p		1+1	p	L	1			1	_
				Cycle	• Timi	ngs f	or a F	Repeat	Exec	ution		ومندور ومنهجها والترار	1997, 1997, 1997 , 19977, 1997, 1997, 1997, 1997, 1997, 1997, 19977, 1997, 1997, 1997, 19		_
Example	ADDK	5h				not]
			Befor	e Instru	ction					Af	ter Ins	structic	n		



Syntax		Direc Indire	et: ect:	[ibel] ibel]	ADE	DS a ADD	dma S	{in	d}[,	next	ARP]					
Operands		0 ≤ d 0 ≤ n	ma ≤ ext A	127 RP ≤	7												
Execution		(PC) (ACC (dma	+1-) + (() is a	+ PC dma) 16-b	→ A	CC signe	ed nu	mbe	ər.								
		Affec Affec Not a	ts O\ ts C. affecte	/; affe ed by	ected SXN	by (1.	OVM.										
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct	: 0	1	0	0	1	0	0	1	0		Data I	Memor	ry Add	dress		
	Indirect	: 0	1	0	0	1	0	0	1	1		Se	e Sect	tion 4	.1		
Description		The c sion s of SX duce of 0.	conte suppr (M. T s the	nts of esse he ac same	the s d. Th cum e resu	speci le da ulato ults a	fied c ta is t or beh is an	lata trea nave ADI	men ted a es as D inst	nory s a 1 a się truct	locati 6-bit gned i ion wi	on are unsig numb th SX	e adde ned n er. No M =	əd wi iumb ote th 0 ar	ith s per, r nat A nd a	ign-o ega \DD shift	exten- rdless S pro- count
Words		1															
Cycles										Clar							

	Cycl	e Timings for a	a Single Instruc	ction										
PI/DI	PI/DI PI/DE PE/DI PE/DE PR/DI PR/DE													
1	1 2+d 1+p 2+d+p 1 2+d													
	Cycl	e Timings for a	a Repeat Execu	ution										
n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd									



n

1+n+nd

n+p

Syntax	1	Direc Indire	t: ect:	[la: [la:	bel] bel]			T T	<i>dma</i> {ind}	[, ne	ext AF	? P]						
Operands		0 ≤ di 0 ≤ n	ma ≤ ext Al	127 RP ≤	7													
Execution		(PC)	+1→	PC														
		(ACC	;) + [(0	dma)	× 2 ^T	regis	ster(3-	⁰⁾]	→ (A	CC)								
	I	lf SXI The	M = 1 n (dm	: na) is	sign	-exte	ende	d.										
	I	lf SXI The	M = 0 n (dm	: na) is	not s	sign-	-extei	nde	d.									
		Affect Affect	ts OV ts C.	'; affe	cted	by S	SXM	anc	IOVN	1.								
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	Direct:	0	1 0 0 1 0 1 0 0 Data Memory Address															
	Indirect:	0	1	0	0	1	0	1	0	1		Se	e Sect	ion 4.	.1			
Description	' - 	The c result LSBs on the	lata m repla of the e data	nemo acing e T re a mei	ry va the a giste nory	llue i accu r, res valu	is left mula sultin ue is c	- sh tor g in con	nifted conte shift trolle	and nts. optic d by	adde The le ons fro SXM	d to th eft- sh om 0 to l.	ne acc nift is c o 15 b	umu defin its. S	ulato ied b Sign	r, wi by th exte	th the e fou ensior) r า
Words		1																
Cycles																		
				Cycle Timings for a Single Instruction														
			PI/DI		PI/D	E		PE/[P	E/DE		PR/DI		P	R/DE		
			1		2+0	1	1	1+p	,	2	+d+p		1			2+d		
						Cyc	le Tim	Ina	s for a	Rep	eat Ex	ecutio	n					

n

1+n+nd+p

1+n+nd

Example	ADDT DAT127 Or	;(DP = 4)		
	ADDT *	;If current a	auxiliary regi	ster contains 639.
		Before Instruction		After Instruction
	Data Memory 639	9h	Data Memory 639	9h
	т	0FF94h	т	0FF94h
	ACC X	0F715h	ACC 0	0F7A5h
	С		С	

Syntax	[labe	9/]	ADL	<	con	stan	t [, s	hift]								
Operands	16-bit 0 ≤ sł	t cons nift ≤	stant 15 (def	aul	lts to	0)										
Execution	(PC) (ACC	+2 → ;) + [(PC constar	nt x	: 2 ^{sh}	ift] —	* AC	c								
	If SXI The If SXI The	M = 1 n –32 M = 0 n 0 ≤	: 2768 ≤): consta	cor Int :	nstar ≤ 65	nt ≤ 3 535.	276	7.								
	Affect Affect	ts OV ts C.	; affect	ed	by C	NVM	and	SXI	М.							
Encoding	15	14	13 1	2	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	1		shi	ft		0	0	0	0	0	0	1	0
16-Bit Constant																

Description The 16-bit immediate value, left- shifted as specified, is added to the accumulator. The result replaces the accumulator contents. SXM determines whether the constant is treated as a signed 2s-complement number or as an unsigned number. The shift count is optional and defaults to zero.

Words

Cycles

	Cycle Timings for a Single Instruction													
PI/DI	/DI PI/DE PE/DI PE/DE PR/DI PR/DE													
2	2	2	2											
	Cycle Timings for a Repeat Execution													
	not repeatable													

Example

ADLK 5,8

2



Syntax	[label	/]	ADF	R	con	stan	t									
Operands	C) ≤ CO	onstar	nt ≤ 2	55												
Execution	(/	(PC) ⊣ AR(Al	+ 1 → RP) +	PC 8-bit	pos	itive	con	star	nt →	AR(A	RP)						
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	1	1	1	1	1	1	0			8	Bit co	nstan	t		
Description	ר פ ק	The 8 auxilia additic positiv	-bit ir ary re on tak /e inte	nmed gister (es pla eger.	liate [·] with ace i	valu 1 the n the	ie is resi e AR	ado ult re AU,	led, eplac with	right-j cing th the ir	justifi ne au nmec	ed, 1 xilia diate	to the ry ree valu	e cur gister e trea	renti ⁻ con ated	y sele tents as an	ected The 8-bit
Words	1	I															
Cycles																	
						Cycl	e Tin	nings	s for a	a Singi	e Inst	ructio	on				
		Р	I/DI		PI/DI	E		PE/D		PE	E/DE		PR/	DI	F	R/DE	
			1		1			1+p		1	+ p		1			1	
						Cycl	e Tin	ninge	s for a	a Repe	at Exe	cutio	on				
								n	ot rep	eatable)						
Example	F	ADRK	80h	Pa	; (<i>1</i>	ARP	= 5)					tor In	-tru oti	~~		
			AR5	Before Instruction After Inst AR5 4321h AR5													

Syntax		Direc Indire	et: Bot:	[& [&	abel] abel]		AND AND)	<i>dma</i> {ind}	[, ne	ext AR	P]						
Operands		0 ≤ d 0 ≤ n	ma ≤ ext A	:127 RP	≤ 7													
Execution		(PC) + 1 → PC (ACC(15–0)) AND (dma) → ACC(15–0) 0 → ACC(31–16) Not affected by SXM.																
Encoding		15	14		12	11	10	٩	8	7	6	5	Δ	3	2	1	0	
Encouning	Direct:	0	1	0	0	1	1	1	0	0		Data I	Memoi	y Add	dress	; ;]
	Indirect:	0	1	0	0	1	1	1	0	1		Se	e Sect	tion 4	.1]
Description		The le data roes. instru	ower mem Ther uctior	half o ory lo refore n.	of the ocatio e, the	acci n. Ti uppe	umula he up er half	ator per f of	is AN half c the ac	Ded of the curr	l with t e accu nulator	he co mula ' is alv	ntent tor is ways :	s of 1 ANE zero	the a)ed v ed b	addr with by th	esse all z e AN	∍d .e- ID
Words		1																

Words

Cycles

	Cycle Timings for a Single Instruction													
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE									
1	1 2+d 1+p 2+d+p 1 2+d													
	Cycle	e Timings for	a Repeat Execu	ition										
n	n 1+n+nd n+p 1+n+nd+p n													

Example



Syntax	[label]	AND	κ α	onstant [,	shift]								
Operands	1 C	6-bit con) ≤ shift ≤	istant 15 (def	aults	to 0)										
Execution	(((((PC) + 2 - ACC(30-) → ACC Not affect	→ PC -0)) ANE (31) and ed by S) [(co all of KM.	nstant × ther bit p	2 ^{shift} ositio	[:])] → / ns und	ACC(3 occupie	0–0) ed by :	shifted	l con	stan	t.		
Encoding		15 14	13 1	2 11	10 9	8	7	6	54	3	2	1	0		
	Direct:	1 1	0		shift		0	0	0 0	0	1	0	0		
	Indirect:				1	6-Bit c	onstant	t							
Description Words Cycles	 The 16-bit immediate constant is left-shifted as specified and ANDed with the accumulator. The result is left in the accumulator. Low-order bits below and high-order bits above the shifted value are treated as zeros, clearing the corresponding bits in the accumulator. Note that the accumulator's most-significant bit is always zeroed regardless of the shift-code value. 														
				Cy	cie Timing	gs for a	a Singl	e Instru	ction		<u> </u>				
		PI/DI	P	I/DE	PE/	DI	PE	DE	PR		P	R/DE			
		2	I	2 C\	cle Timin	2p us for a	a Repe	+2p at Execi	ution	2	<u> </u>	2			
		· · · · · · · · · · · · · · · · · · ·				not rep	eatable)							
Example	2	NDK OF	FFFh, 12 Be X	fore In 12	struction 2345678h]	ACC	c X	Afte	r Instruc 0234	tion	·]			

Syntax	[<i>la</i>	bel]	APAC)												
Operands	Noi	ne														
Execution	(PC (AC	;) + 1 ;C) +	→ P0 (shit	C fted F	o reg	ister)) -> ,	ACC	;							
	Affe Affe Not	ects C ects C affec	DV; at C. Sted b	ffecte by SX	ed by (M.	PM	and	OVN	И.							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
U	1	1	0	0	1	1	1	0	0	0	0	1	0	1	0	1

DescriptionThe contents of the P register are shifted as defined by the PM status bits and
added to the contents of the accumulator. The result is left in the accumulator.
APAC is not affected by the SXM bit of the status register; the P register is al-
ways sign-extended.

The APAC instruction is a subset of the LTA, LTD, MAC, MACD, MPYA, and SQRA instructions.

Words

Cycles

	Cycle Timings for a Single Instruction												
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE								
1	1	1+p	1+p	1	1								
	Cycl	e Timings for	a Repeat Exec	ution									
n	n	n+p	n+p	n	n								

Example

;(PM = 0)

1

APAC



	Program Memory Address															
	1	1	1	1	1	1	1	1	1			See S	ection	4.1		
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Execution	pma Modif	→ P(fy AF	C R(ARI	^o) an	d AF	IP as	spec	cifie	d.							
Operands	0 ≤ p 0 ≤ r	ma ≤ next /	: 655: ARP :	35 ≤ 7												
Syntax	[labe	9/]	В	pm	a [,{iı	nd} [,	next	AR	P]]							

Description

2

в

The current auxiliary register and ARP are modified as specified, and control passes to the designated program memory address (pma). Note that no AR or ARP modification occurs if nothing is specified in those fields. The pma can be either a symbolic or a numeric address.

Words

Cycles

Cycle Timings for a Single Instruction															
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE										
Destination	Destination on-chip RAM:														
2 Destination	2 2 2+2p 2+2p 2 2 Destination on-chip ROM:														
3 Destination	3 external memo	3+2p ory:	3+2p	3	3										
3+р	3+р	3+3p	3+3p	3+p	3+p										
Cycle Timings for a Repeat Execution															
not repeatable															

Example

PRG191 ;191 is loaded into the program counter, ;and the program continues running from ;that location.

Syntax	[labe	ə/]	BA	CC												
Operands	None)														
Execution	(ACC	C(15–	0)) →	PC												
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	1	0	0	1	0	1

Description

The branch uses the lower half of the accumulator (bits 15 - 0) for the branch address.

Words

Cycles

Cycle Timings for a Single Instruction													
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE								
Destination	on-chip RAM:												
2 Destination	2 1 on-chip ROM:	2+p	2+p	2	2								
3 Destination	3 3 3+p 3+p 3 3 Destination external memory:												
3+р	3+р	3+2p	3+2p	3+р	3+p								
Cycle Timings for a Repeat Execution													
not repeatable													



BACC

1



Syntax	[lab	<i>el</i>] B	ANZ	рт	a [,{i	nd} [,	next	t AR	P]]							
Operands	0 ≤ p 0 ≤ r	oma <u>-</u> next A	≤ 655 \RP ≤	35 ≤ 7												
Execution	If AF The Else Mo	R (AR en pn (PC) dify <i>A</i>	P) ≠ (na → + 2 - \R (A	0: PC; → PC RP) a	C. as sp	pecifie	ed.									
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	1	0	1	1	1			See S	ection	4.1		
						Prog	am N	lemo	ry Ad	dress						
Description	Cont rent instr fied.	trol is auxili uctioi	pass ary re n. The	ed to egiste e curr	the c er is n ent a	lesigr ot equ auxilia	atec ual to ry re	l pro zer gist	ograr o. Of er ar	n mer therwi nd AR	nory ise, c P are	addr contro e also	ess (ol pas o mo	pma sses dified) if th to th 1 as	ie cur- ie next speci-
Description	The whe (dec ible dres	curre n the reme with tl s.	nt au bran nt cu he TN	xiliary ich is rrent /IS32	y reg not AR k 0C1:	ister i taker by one k. The	s eitl n. No e) wh e pma	ner i ote t nen a ca	ncre hat t noth n be	mente the A ing is eithe	ed or R m spec r a sy	r deci odific cified ymbc	reme catior I, ma olic of	nted def king r a ni	fror aults it co ume	n zero s to *- mpat- ric ad-
Words	2															
Cycles	-															

Cycle Timings for a Single Instruction												
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE							
True Conditio Destinatior	ns: on-chip RAM:											
2 Destinatior	2 n on-chip ROM:	2+2p	2+2p	2	2							
3 Destinatior	3 n external memo	3+2p ory:	3+2p	3	3							
3+p False Condit Destinatio	3+p ion: n anywhere:	3+3p	3+3р	3+р	3+р							
2	2	2+2p	2+2p	2	2							
	Cycle Timings for a Repeat Execution											
	not repeatable											



Note:

BANZ is designed for loop control using the auxiliary registers as loop counters. Using *0 + or *0 – allows modification of the loop counter by a variable step size. Care must be exercised when doing this, however, because the auxiliary registers behave as modulo 65536 counters, and zero may be passed without being detected if ARO > 1.

2

BBNZ

Syntax	[labe	ə/]	BB	NZ	pma	a [,{ind	ל} [, ו	next	ARF	>]]						
Operands	0 ≤ p 0 ≤ n	ma ≤ ext A	6553 RP ≤	86 7												
Execution	If test The Else Moo Affec	t/cont n pm (PC) dify A ted b	trol (1 a → + 2 - R (Al y TC	୮C) s PC; → PC RP) ຄ bit	tatus ; and A	s = 1: ARP a	is sp	ecifi	ed.							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	1	0	0	1	1			See S	ection	4.1		
						Progr	am M	emor	y Ado	fress						

Description The current auxiliary register and ARP are modified as specified. Control then passes to the designated program memory address if TC = 1. Otherwise, control passes to the next instruction. Note that no AR or ARP modification occurs if nothing is specified in those fields. The pma can be either a symbolic or numeric address. Note that the TC bit may be affected by the BIT, BITT, CMPR, LST1, NORM, RTC, and STC instructions.

Words

Cycles

Cycle Timings for a Single Instruction PI/DI PI/DE PE/DI PE/DE PR/DI PR/DE **True Conditions:** Destination on-chip RAM: 2 2 2+2p 2+2p 2 2 Destination on-chip ROM: 3 3 3 3+2p 3+2p 3 Destination external memory: 3+3p 3+p 3+p 3+3p 3+p 3+p False Condition: Destination anywhere: 2 2 2 2 2+2p 2+2p **Cycle Timings for a Repeat Execution** not repeatable

Example

PRG650 ;If TC = 1, 650 is loaded into the program ;counter ; otherwise, the program counter ;is incremented by 2.

	1	1	1	1	1	0	0	0	1			See S	ection	4.1		
Encoding	Affec	ted t	0y TC 13	bit 12	11	10	9	8	7	6	5	4	3	2	1	0
Execution	lf tes The Else Mo	st/con en pn (PC) dify <i>A</i>	ntrol (na → + 2 - AR (A	TC) s PC; → PC RP) a	status C. and <i>J</i>	s bit = ARP a	: 0: as sp	ecif	ied.							
Operands	0 ≤ p 0 ≤ r	oma ⊴ next A	≤ 6553 \RP ≤	36 ⊊7												
Syntax	[lab	<i>el</i>]	BE	3Z	рта	a [,{in	d} [, /	nexi	ARI	•]]						

Description The current auxiliary register and ARP are modified as specified. Control then passes to the designated program memory address if TC = 0. Otherwise, control passes to the next instruction. No AR or ARP modification occurrs if nothing is specified in those fields. The pma can be either a symbolic or a numeric address. Note that the TC bit is affected by the BIT, BITT, CMPR, LST1, NORM, RTC, and STC instructions.

Words

2

Cycles

Cycle Timings for a Single Instruction												
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE							
True Conditio Destinatior	ns: on-chip RAM:											
2	2	2+2p	2+2p	2	2							
Destination	on-chip ROM:											
3	3	3+2p	3+2p	3	3							
Destination	external memo	ory:										
3+p	3+р	3+3p	3+3p	3+p	3+р							
False Condit Destinatio	ion: n anywhere:											
2	2	2+2p	2+2p	2	2							
	Cycle Timings for a Repeat Execution											
	not repeatable											

Example

BBZ PRG325 ; If TC = 0, 325 is loaded into the program ; counter; otherwise, the program counter ; is incremented by 2.

[labe	9/]	BC		pma	? [,	{ind}	[, n	ext A	ARP]]					
0 ≤ pi 0 ≤ ne	ma ≤ ext A	6553 RP ≤	6 7												
If car The Else Moc Affect	ry bit n pm (PC) dify A ted b	C = 1 a → F + 2 → R (AF y TC	l: PC; ►PC RP) a bit	; and A	ARP a	as sp	ecif	ied.							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	1	1	1	0	1			See S	ection	4.1		
					Progr	am M	lemo	ry Ado	dress						
	0 ≤ p 0 ≤ n If car The Else Moo Affec 15	$0 \le pma \le 0 \le next A$ If carry bit Then pm Else (PC) Modify A Affected b $15 14$ $0 1$	$0 \le pma \le 6553$ $0 \le next ARP \le 16$ If carry bit C = 17 Then pma $\rightarrow 17$ Else (PC) + 2 - Modify AR (AF Affected by TC 15 14 13 0 1 0	$0 \le pma \le 65536$ $0 \le next ARP \le 7$ If carry bit C = 1: Then pma \rightarrow PC; Else (PC) + 2 \rightarrow PC Modify AR (ARP) a Affected by TC bit 15 14 13 12 0 1 0 1	$0 \le pma \le 65536$ $0 \le next ARP \le 7$ If carry bit C = 1: Then pma \rightarrow PC; Else (PC) + 2 \rightarrow PC. Modify AR (ARP) and A Affected by TC bit 15 14 13 12 11 0 1 0 1 1	$0 \le pma \le 65536$ $0 \le next ARP \le 7$ If carry bit C = 1: Then pma \rightarrow PC; Else (PC) + 2 \rightarrow PC. Modify AR (ARP) and ARP a Affected by TC bit 15 14 13 12 11 10 0 1 0 1 1 1 1 Progr	$0 \le pma \le 65536$ $0 \le next ARP \le 7$ If carry bit C = 1: Then pma \rightarrow PC; Else (PC) + 2 \rightarrow PC. Modify AR (ARP) and ARP as sp Affected by TC bit 15 14 13 12 11 10 9 0 1 0 1 1 1 1 Program M	$0 \le pma \le 65536$ $0 \le next ARP \le 7$ If carry bit C = 1: Then pma \rightarrow PC; Else (PC) + 2 \rightarrow PC. Modify AR (ARP) and ARP as specific Affected by TC bit 15 14 13 12 11 10 9 8 0 1 0 1 1 1 1 0 Program Memo	$0 \le pma \le 65536$ $0 \le next ARP \le 7$ If carry bit C = 1: Then pma \rightarrow PC; Else (PC) + 2 \rightarrow PC. Modify AR (ARP) and ARP as specified. Affected by TC bit 15 14 13 12 11 10 9 8 7 0 1 0 1 1 1 1 0 1 Program Memory Add	$0 \le \text{pma} \le 65536$ $0 \le \text{next ARP} \le 7$ If carry bit C = 1: Then pma \rightarrow PC; Else (PC) + 2 \rightarrow PC. Modify AR (ARP) and ARP as specified. Affected by TC bit 15 14 13 12 11 10 9 8 7 6 0 1 0 1 1 1 1 0 1 Program Memory Address	$0 \le pma \le 65536$ $0 \le next ARP \le 7$ If carry bit C = 1: Then pma \rightarrow PC; Else (PC) + 2 \rightarrow PC. Modify AR (ARP) and ARP as specified. Affected by TC bit 15 14 13 12 11 10 9 8 7 6 5 $0 1 0 1 1 1 1 0 1$ Program Memory Address	$0 \le pma \le 65536$ $0 \le next ARP \le 7$ If carry bit C = 1: Then pma \rightarrow PC; Else (PC) + 2 \rightarrow PC. Modify AR (ARP) and ARP as specified. Affected by TC bit 15 14 13 12 11 10 9 8 7 6 5 4 0 1 0 1 1 1 1 1 0 1 See S Program Memory Address	$0 \le pma \le 65536$ $0 \le next ARP \le 7$ If carry bit C = 1: Then pma \rightarrow PC; Else (PC) + 2 \rightarrow PC. Modify AR (ARP) and ARP as specified. Affected by TC bit 15 14 13 12 11 10 9 8 7 6 5 4 3 $0 1 0 1 1 1 1 0 1$ See Section Program Memory Address	$0 \le pma \le 65536$ $0 \le next ARP \le 7$ If carry bit C = 1: Then pma \rightarrow PC; Else (PC) + 2 \rightarrow PC. Modify AR (ARP) and ARP as specified. Affected by TC bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 $0 1 0 1 1 1 1 0 1$ See Section 4.1 Program Memory Address	$0 \le pma \le 65536$ $0 \le next ARP \le 7$ If carry bit C = 1: Then pma \rightarrow PC; Else (PC) + 2 \rightarrow PC. Modify AR (ARP) and ARP as specified. Affected by TC bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 $0 1 0 1 1 1 1 0 1$ See Section 4.1 Program Memory Address

The current auxiliary register and ARP are modified as specified. Control then passes to the designated program memory address if the carry bit C is high. Otherwise, control passes to the next instruction. Note that no AR or ARP modification occurs if nothing is specified in those fields. The pma can be either a symbolic or a numeric address.

Note that the carry bit C is affected by all add, subtract, and accumulate instructions as well as the ABS, LST1, NEG, RC, SC, rotate, and shift instructions. The carry bit is not affected by execution of BC, BNC, or nonarithmetic instructions.

Words

2

BC

Description

Cycles

Cycle Timings for a Single Instruction											
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE						
True Conditio Destinatior	ns: n on-chip RAM:										
2 Destinatior	2 n on-chip ROM:	2+2p	2+2p	2	2						
3 Destinatior	3 n external memo	3+2p ory:	3+2p	3	3						
3+p False Condit Destinatio	3+p tion: n anywhere:	3+3p	3+3p	3+р	3+p						
2	2	2+2p	2+2p	2	2						
Cycle Timings for a Repeat Execution											
	not repeatable										

Example

PRG512 ;If the carry bit C = 1, 512 is loaded into the ;program counter. Otherwise, the PC is ;incremented by 2.

Syntax	[labe	∋/]	BG	ΕZ	pma		[, {ind	;] {t	nex	t ARI	•]]						
Operands	0 ≤ p 0 ≤ n	ma ≤ ext A	6553 RP ≤	6 7													
Execution	lf (AC The Else Mo	CC) ≥ en pm (PC) dify A	0: a → F + 2 → R (AF	PC; > PC RP) a	; and A	RP	as sp	ecifi	ied.								
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	1	1	1	1	0	1	0	0	1			See S	ection	4.1			
						Prog	gram N	lemo	ry Ad	dress							
Description	The of pass the a to the is sported of the sector of the s	currer es to .ccum e next ecified s.	nt aux the d iulator t instru d in th	iliary esig r are uctic ose	/ regis nated grea on. No fields	ster l pro ter t ote tl . Th	and A ogram han c hat no e pm	NRP or eq o AF a ca	are i emor jual 1 ? or <i>i</i> n be	nodif y adc o zer ARP i eithe	ied a Iress o. O modi r a s	is spe ; (pm therv ficati ymbo	ecifie a) if t vise, on oc olic o	d. Co the c contr cours r a nu	ontro onte rol p if n ume	ol ther ents o asses othing ric ad	1 f 3 J

Words

2

Cycles

Cycle Timings for a Single InstructionPI/DIPI/DEPE/DIPR/DIPR/DETrue Conditions: Destination on-chip RAM: 222+2p2+2p2222+2p2+2p22Destination on-chip ROM: 333+2p3+2p3333+2p3+2p33Destination external memory:333+p3+p3+p3+p3+3p3+3p3+p3+pFalse Condition: Destination anywhere: 222+2p2+2p22											
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE						
True Conditio Destinatior	ns: n on-chip RAM:										
2 Destinatior	2 n on-chip ROM:	2+2p	2+2p	2	2						
3 Destinatior	3 n external memo	3+2p ory:	3+2p	3	3						
3+p False Condit Destinatio	3+p ion: n anywhere:	3+3p	3+3p	3+р	3+р						
2	2	2+2p	2+2p	2	2						
	Cycle	e Timings for a	Repeat Execu	ution							
		not rep	eatable								

Example

BGEZ PRG217 ;217 is loaded into the program counter if the ;accumulator is greater than or equal to zero.

2

BGZ

Syntax	[labe	ə/]	BC	βZ	рта	a [, {inc	;] {t	nex	t AR	P]]					
Operands	0 ≤ p 0 ≤ n	ma ≤ ext A	: 6550 \RP ≤	36 : 7												
Execution	lf (AC The Else Mod	CC) > n prr (PC) dify A	• 0: na → + 2 - \R (A	PC; → PC RP) a). and A	\RP a	as sp	ecif	ied.							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	0	0	0	1	1			See S	ection	4.1		
						Prog	ram M	lemo	ry Ad	dress						

Description The current auxiliary register and ARP are modified as specified. Control then passes to the designated program memory address (pma) if the contents of the accumulator are greater than zero. Otherwise, control passes to the next instruction. Note that no AR or ARP modification occurs if nothing is specified in those fields. The pma can be either a symbolic or a numeric address.

Words

Cycles

Cycle Timings for a Single Instruction												
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE							
True Conditio Destination	ns: 1 on-chip RAM:											
2	2	2+2p	2+2p	2	2							
Destination on-chip ROM:												
3	3	3+2p	3+2p	3	3							
Destination	n external memo	ory:										
3+p	3+p	3+3p	3+3p	3+p	3+p							
False Condit Destinatio	ion: n anywhere:											
2	2	2+2p	2+2p	2	2							
	Cycle Timings for a Repeat Execution											
	not repeatable											

Example

PRG342 ;342 is loaded into the program counter if the ;accumulator is greater than or equal to zero.

					Prog	am N	lemo	ry Ad	dress						
	1	1 1	1	1	0	1	0	1			See S	ection	4.1		
Encoding	15 1	4 13	12	11	10	9	8	7	6	5	4	3	2	1	0
Execution	lf BIO : Then Else (F Modif	= 0: pma → PC) + 2 - V AR (A	PC; → PC RP) ;). and A	ARP a	as sp	ecif	ied.							
Operands	0 ≤ pm 0 ≤ ne>	a ≤ 6553 dt ARP ≤	36 : 7												
Syntax	[label]] BIC	ΟZ	рта	r [, {ind	d}[,	nex	t AR	P]]					

DescriptionThe current auxiliary register and ARP are modified as specified. Control then
passes to the designated program memory address (pma) if the BIO pin is low.
Otherwise, control passes to the next instruction. Note that no AR or ARP mod-
ification occurs if nothing is specified in those fields. The pma can be either a
symbolic or a numeric address.

BIOZ in conjunction with the \overline{BIO} pin can be used to test if a peripheral is ready to send or receive data. Polling the \overline{BIO} pin by using BIOZ may be preferable to an interrupt when executing time-critical loops.

Words

2

Cycles

Cycle Timings for a Single Instruction											
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE						
True Conditions: Destination on-chip RAM:											
2 Destination	2 n on-chip ROM:	2+2p	2+2p	2	2						
3 Destinatior	3 n external memo	3+2p ory:	3+2p	3	3						
3+p False Condi Destinatio	3+p tion: on anywhere:	3+3p	3+3p	3+р	3+р						
2	2	2+2p	2+2p	2	2						
Cycle Timings for a Repeat Execution											
	not repeatable										

Example

BIOZ PRG64 ; If the BIO pin is active (low), then a branch ; to location 64 occurs.

Syntax		Direct Indire	: ct:	[lal [lal	bel] bel]		3IT (3IT {	<i>lma</i> ind}	, bit , bit	code code	ə ə [, n	ext A	RP]				
Operands		0 ≤ dn 0 ≤ ne 0 ≤ bit	na ≤ xt AF code	127 RP ≤ [°] ∋ ≤ 1{	7 5												
Execution		(PC) + (dma	- → bit at	PC bit a	ddres	ss (1	5-bit	cod	le))·	-→ T	C.						
		Affects	s TC.														
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	1	0	0	1		Bit	Code	Э	0		Data	Memo	ry Ado	iress		
	la altra atr	r															
	indirect:	1	0	0	1		Bit	Code	€	1		S	ee Sec	tion 4	.1		

Description The BIT instruction copies the specified bit of the data memory value to the TC bit of status register ST1. Note that the BITT, CMPR, LST1, and NORM instructions also affect the TC bit in status register ST1. A bit code value is specified that corresponds to a certain bit address in the instruction, as given by the following table:

	Bi	t C	lod	le
<u>Bi</u> t <u>Address</u>	<u>11</u>	<u>10</u>	<u>9</u>	<u>8</u>
(LSB) 0	1	1	1	1
1	1	1	1	0
2	1	1	0	1
3	1	1	0	0
4	1	0	1	1
5	1	0	1	0
6	1	0	0	1
7	1	0	0	0
8	0	1	1	1
9	0	1	1	0
10	0	1	0	1
11	0	1	0	0
12	0	0	1	1
13	0	0	1	0
14	0	0	0	1
(MSB) 15	0	0	0	0

1

	Cycle Timings for a Single Instruction											
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE							
1	2+d	l 1+p 2+d+p 1										
	Cycle Timings for a Repeat Execution											
n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd							

Example

тс

0h

BIT 0h, 8h ;(DP = 488)or BIT *,8 ; If current auxiliary register contains 0F400h. After Instruction **Before Instruction** Data Data Memory Memory 7E98h 7E98h F400h F400h

тс

1h

Syntax	[Direc ndire	t: ect:	[la [la	abel] abel]		BITT BITT	- [ind	<i>dma</i> d} [, /	next A	RP]						
Operands	C C) ≤ d) ≤ n	ma ≤ ext A	127 RP ≤	: 7												
Execution	(PC) dma	+ 1 - bit a	→ PC t bit a	addre	ess ('	15–T	reg	ister	(3–0))) →	тс					
	F	чпес	ts IC	<i>.</i>													
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	1	0	1	0	1	1	1	0		Data N	lemor	y Ado	lress		
	Indirect:	0	1	0	1	0	1	1	1	1		Se	e Sect	ion 4	1		

Description The BITT instruction copies the specified bit of the data memory value to the TC bit of status register ST1. Note that the BIT, CMPR, LST1, and NORM instructions also affect the TC bit in status register ST1. The bit address is specified by a bit code value contained in the LSBs of the T register, as given in the following table:

Bit Code

<u>Bi</u> t <u>Address</u>	<u>3</u>	<u>2</u>	1	<u>0</u>
(LSB) 0	1	1	1	1
1	1	1	1	0
2	1	1	0	1
3	1	1	0	0
4	1	0	1	1
5	1	0	1	0
6	1	0	0	1
7	1	0	0	0
8	0	1	1	1
9	0	1	1	0
10 [.]	0	1	Ò	1
11	0	1	0	0
12	0	0	1	1
13	0	0	1	0
14	0	0	0	1
(MSB) 15	0	0	0	0

1

Cycles

	Cycle Timings for a Single Instruction											
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE							
1	2+d	1+p	2+d+p	1	2+d							
	Cycle	e Timings for	a Repeat Execu	tion								
n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd							

Example

or

BITT Oh ;Value in T register points to bit 14 of ; data word (DP = 240). ; If current auxiliary register contains 7800h. BITT * **Before Instruction** After Instruction Data Data 4DC8h Memory 7800h 4DC8h Memory 7800h TR ΤR 1h 1h 1h тс 0h тс
2

[Iabe	9/]	BL	ΕZ	рта	a [,{ind	ל} [, ו	next	ARI	P]]						
0 ≤ p 0 ≤ n	ma ≤ ext A	6553 RP ≤	85 7												
lf (AC The Else Moo	CC) ≤ n pm (PC) dify A	0: a → + 2 - R(AF	PC; → PC {P) a	; nd A	.RP a	s sp	ecifi	ed.							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	0	1			See S	ection	4.1		
					Progr	am N	lemo	ry Ad	dress						
	[<i>nabe</i> 0 ≤ p 0 ≤ n If (AC The Else Moo 15	[<i>haber</i>] 0 ≤ pma ≤ 0 ≤ next A If (ACC) ≤ Then pm Else (PC) Modify A 15 14	$\begin{bmatrix} raber \end{bmatrix} BL$ $0 \le pma \le 6553$ $0 \le next ARP \le$ If (ACC) ≤ 0 : Then pma \rightarrow Else (PC) + 2 - Modify AR(AF) $15 14 13$ $\boxed{1 1 1}$	$0 \le pma \le 65535$ $0 \le next ARP \le 7$ If (ACC) ≤ 0 : Then pma \rightarrow PC; Else (PC) + 2 \rightarrow PC Modify AR(ARP) a 15 14 13 12 1 1 1 1	$0 \le pma \le 65535$ $0 \le next ARP \le 7$ If (ACC) ≤ 0: Then pma → PC; Else (PC) + 2 → PC. Modify AR(ARP) and A 15 14 13 12 11 1 1 1 1 0	$0 \le pma \le 65535$ $0 \le next ARP \le 7$ If (ACC) ≤ 0: Then pma → PC; Else (PC) + 2 → PC. Modify AR(ARP) and ARP as $15 \ 14 \ 13 \ 12 \ 11 \ 10$ $1 \ 1 \ 1 \ 1 \ 0 \ 0$ Progr	$0 \le pma \le 65535$ $0 \le next ARP \le 7$ If (ACC) ≤ 0 : Then pma \rightarrow PC; Else (PC) + 2 \rightarrow PC. Modify AR(ARP) and ARP as specified 15 14 13 12 11 10 9 1 1 1 1 0 0 1 Program M	$0 \le pma \le 65535$ $0 \le next ARP \le 7$ If (ACC) ≤ 0 : Then pma \rightarrow PC; Else (PC) + 2 \rightarrow PC. Modify AR(ARP) and ARP as specified 15 14 13 12 11 10 9 8 1 1 1 1 0 0 1 0 Program Memo	$0 \le pma \le 65535$ $0 \le next ARP \le 7$ If (ACC) ≤ 0: Then pma → PC; Else (PC) + 2 → PC. Modify AR(ARP) and ARP as specified. $15 \ 14 \ 13 \ 12 \ 11 \ 10 \ 9 \ 8 \ 7$ $1 \ 1 \ 1 \ 1 \ 0 \ 0 \ 1 \ 0 \ 1$ Program Memory Add	$\begin{bmatrix} naber \end{bmatrix} BLE2 pma [, \{mdy [, next AAP]] \\ 0 \le pma \le 65535 \\ 0 \le next ARP \le 7 \\ If (ACC) \le 0: \\ Then pma \rightarrow PC; \\ Else (PC) + 2 \rightarrow PC. \\ Modify AR(ARP) and ARP as specified. \\ 15 14 13 12 11 10 9 8 7 6 \\ \hline 1 1 1 1 0 0 1 0 1 \\ \hline Program Memory Address \\ \end{bmatrix}$	$\begin{bmatrix} raber \end{bmatrix} \text{BLEZ} p \text{ fina} [\{(\text{Ind}) [, \text{ fiext AHP}]] \\ 0 \le \text{pma} \le 65535 \\ 0 \le \text{next ARP} \le 7 \\ \text{If (ACC)} \le 0: \\ \text{Then pma} \rightarrow \text{PC}; \\ \text{Else (PC)} + 2 \rightarrow \text{PC}. \\ \text{Modify AR(ARP) and ARP as specified.} \\ \hline 15 14 13 12 11 10 9 8 7 6 5 \\ \hline 1 1 1 1 0 0 1 0 1 \\ \hline \text{Program Memory Address} \\ \hline \end{bmatrix}$	$\begin{bmatrix} naber \end{bmatrix} \text{BLE2} p ma [, \{md \} [, next ARP]] \\ 0 \le pma \le 65535 \\ 0 \le next ARP \le 7 \\ \text{If } (ACC) \le 0: \\ \text{Then } pma \rightarrow PC; \\ \text{Else } (PC) + 2 \rightarrow PC. \\ \text{Modify } AR(ARP) \text{ and } ARP \text{ as specified.} \\ \hline 15 14 13 12 11 10 9 8 7 6 5 4 \\ \hline 1 1 1 1 0 0 1 0 1 \text{See S} \\ \hline Program \text{ Memory Address} \\ \hline \end{bmatrix}$	$\begin{bmatrix} naber \end{bmatrix} \text{BLE2} p \text{ ind} [, \{nd\} [, next ARP]] \\ 0 \le pma \le 65535 \\ 0 \le next ARP \le 7 \\ \text{If } (ACC) \le 0: \\ \text{Then } pma \rightarrow PC; \\ \text{Else } (PC) + 2 \rightarrow PC. \\ \text{Modify } AR(ARP) \text{ and } ARP \text{ as specified.} \\ \hline 15 14 13 12 11 10 9 8 7 6 5 4 3 \\ \hline 1 1 1 1 0 0 1 0 1 \text{See Section} \\ \hline Program \text{ Memory Address} \\ \hline \end{bmatrix}$	$\begin{bmatrix} \text{raber} \end{bmatrix} \text{BLEZ} \text{pina} [\{\text{ind}\} [, \text{ next ARP}]] \\ 0 \le \text{pma} \le 65535 \\ 0 \le \text{next ARP} \le 7 \\ \text{If (ACC)} \le 0: \\ \text{Then pma} \rightarrow \text{PC}; \\ \text{Else (PC)} + 2 \rightarrow \text{PC}. \\ \text{Modify AR(ARP) and ARP as specified.} \\ \hline 15 14 13 12 11 10 9 8 7 6 5 4 3 2 \\ \hline 1 1 1 1 0 0 1 0 1 \text{See Section 4.1} \\ \hline \text{Program Memory Address} \\ \hline \end{bmatrix}$	$\begin{bmatrix} naber \end{bmatrix} \text{BEE2} pina [, \{ind\} [, next AHP]] \\ 0 \le pma \le 65535 \\ 0 \le next ARP \le 7 \\ \text{If } (ACC) \le 0: \\ \text{Then } pma \rightarrow PC; \\ \text{Else } (PC) + 2 \rightarrow PC. \\ \text{Modify } AR(ARP) \text{ and } ARP \text{ as specified.} \\ \hline 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 \\ \hline 1 1 1 1 0 0 1 0 1 \text{See Section } 4.1 \\ \hline Program \text{ Memory Address} \\ \hline \end{bmatrix}$

Description

The current auxiliary register and ARP are modified as specified. Control then passes to the designated program memory address (pma) if the contents of the accumulator are less than or equal to zero. Otherwise, control passes to the next instruction. Note that no AR or ARP modification occurs if nothing is specified in those fields. The pma can be either a symbolic or a numeric address.

Words

Cycles

Cycle Timings for a Single Instruction													
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE								
True Conditio Destinatior	ons: n on-chip RAM:												
2	2	2+2p	2+2p	2	2								
Destinatior	n on-chip ROM:												
3	3	3+2p	3+2p	3	3								
Destination	n external memo	ory:											
3+p	3+p	3+3p	3+3p	3+p	3+p								
False Condit Destinatio	tion: on anywhere:				·								
2	2	2+2p	2+2p	2	2								
Cycle Timings for a Repeat Execution													
not repeatable													

Example

BLEZ PRG63

;63 is loaded into the program counter if the ;accumulator is less than or equal to zero.

Syntax	Direct: [<i>label</i>] BLKD <i>dma1</i> , <i>dma2</i> Indirect: [<i>label</i>] BLKD <i>dma1</i> ,{ind} [, <i>next</i> AF	? <i>P</i>]
Operands	0 ≤ dma1 ≤ 65535 0 ≤ dma2 ≤127 0 ≤ next ≤ ARP ≤ 7	
Execution	$(PC) + 2 \rightarrow PC$ $(PFC) \rightarrow MCS$ $dma1 \rightarrow PFC$	
	If (repeat counter) \neq 0: Then (dma1, addressed by PFC) \rightarrow dma2, Modify AR(ARP) and ARP as specified, (PFC) + 1 \rightarrow PFC, (repeat counter) - 1 \rightarrow repeat counter.	
	Else (dma1, addressed by PFC) → dma2 Modify AR(ARP) and ARP as specified. (MCS) → PFC	

Encoding

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	1	1	1	1	1	1	0	1	0		Data	a Merr	nory A	ddres	S	
						۵	Data	Memo	ory Ad	dress ⁻	1					
1																
Indirect:	1	1	1	1	1	1	0	1	1		5	See Se	ection	4.1		
						C	ata	Memo	ory Ad	dress [.]						

Description

Consecutive memory words are moved from a source data memory block to a destination data memory block. The starting address (lowest) of the source block is defined by the second word of the instruction. The starting address of the destination block is defined by either the dma contained in the opcode (for direct addressing) or the current AR (for indirect addressing). In the indirect addressing mode, both the current AR and ARP may be modified in the usual manner. In the direct addressing mode, dma2 is used as the destination address for the block move but is not modified upon repeated executions of the instruction. Thus, the contents of memory at the dma2 address will be the same as the contents of memory at the last dma1 address in a repeat sequence.

RPT or RPTK must be used with the BLKD instruction, in the indirect addressing mode, if more than one word is to be moved. The number of words to be moved is one greater than the number contained in the repeat counter RPTC at the beginning of the instruction. At the end of this instruction, the RPTC contains zero and, if using indirect addressing, AR(ARP) will be modified to contain the address after the end of the destination block. Note that the source and destination blocks do *not* have to be entirely on-chip or off-chip. However, BLKD cannot be used to transfer data from a memory-mapped register to any other location in data memory.

The PC points to the instruction following BLKD after execution. Interrupts are inhibited during a BLKD operation used with RPT or RPTK.

Words

2

Cycles

Cycle Timings for a Single Instruction													
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE								
Source da	ta in on-chip f	RAM:											
3 3+d 3+2p 3+d+2p 3 3+d													
Source da	Source data in external memory:												
4+d	4+2d	4+d+2p	4+2d+2p	4+d	4+2d								
	Cyc	le Timings for	[•] a Repeat Execut	tion									
Source da	ta in on-chip f	RAM:											
2+n	2+n+nd	2+n+2p	2+n+nd+2p	2+n	2+n+nd								
Source da	ta in external	memory:											
3+n+nd	3+n+nd 2+n+ nd 3+n+nd+2p 2+2n+2nd+ 2p 3+n+nd 2+2n+2nd												

Example

BLKD 0F400h,*+; If current auxiliary register contains 1030.

dma1

RPTK 2

	Before Instruction	A	fter Instruction
Data Memory 62464	7F98h	Data Memory	7F98h
Data Memory 62465	0FFE6h	Data Memory 62465	0FFE6h
Data Memory	9522h	Data Memory	9522h

dma2

	Before Instruction		After Instruction				
Data Memory 1030	7F98h	Data Memory 1030	7F98h				
Data Memory 1031	9315h	Data Memory 1031	0FFE6h				
Data Memory 1032	2531h	Data Memory 1032	9522h				

Syntax	נ ו	Direc ndire	et: ect:	[la [la	ibel] ibel]		BLKF BLKF		pma, pma,	, <i>dma</i> ,{ind}[, nex	t AR	' P]				
Operands) ≤ pi) ≤ di) ≤ n	ma ≤ ma ≤ ext A	6553 127 RP ≤	35 : 7												
Execution	((F	(PC) (PFC) oma	+ 2 -) → I → Pf	→ PC MCS FC													
	I	f (rep The Moc (PF) (rep	oeat o n (pri dify A C) + oeat c	count na, a R(AF 1 → counte	ter) ≠ ddres RP) a PFC er) –	0: ssed nd A , 1 →	by P \RP a repe	FC) s sj at c	o → c becif count	dma, ied, ær.							
	E	Else Moc (MC	(pma dify A S) →	, add R(AF ► PF(iress RP) a C	ed by nd A	y PF(\RP a	C) – Is sj	→ dm becif	ia ied.							
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	1	1	1	1	1	1	0	0	0		Dat	ta Mer	mory A	ddres	s	
							Prog	ram	Memo	ory Add	lress						
	Indirect:	1	1	1	1	1	1	0	0	1			See S	Sectior	n 4.1		
							Prog	ram	Memo	ory Add	lress						
Description	(t s c	Cons coac sourc dress code	ecuti desti ce blo of th (for c	ve mo nation ock is le des direct	emor n dat defin stinat addr	y wo a m ied b ion b ressi	ords a emor by the block i ng) or	re n y bl sec is de r the	nove lock. cond efine e cur	d fron The word d by e rent A	n a so star of the either R (fo	ource ting e inst the o or ind	e prog addr ructio dma irect	gram ess on. T conta addr	men (lowe he st ained essir	nory est) tartii l in tl ng).	block of the ng ad- ne op- In the

dress of the destination block is defined by either the dma contained in the opcode (for direct addressing) or the current AR (for indirect addressing). In the indirect addressing mode, both the ARP and the current AR may be modified in the usual manner. In the direct addressing mode, dma is used as the destination address for the block move but is not modified by repeated executions of the instruction. Thus, the contents of memory at the dma address will be the same as the contents of memory at the last pma address in a repeat sequence.

RPT or RPTK must be used with the BLKP instruction if more than one word is to be moved. The number of words to be moved is one greater than the number contained in the repeat counter RPTC at the beginning of the instruction. At the end of this instruction, the RPTC contains zero and, if using indirect addressing, AR(ARP) will be modified to contain the address after the end of the destination block. Note that source and destination blocks do *not* have to be entirely on-chip or off-chip. The PC points to the instruction following BLKP after execution. Interrupts are inhibited during a BLKP operation.

If the MP/MC pin on the TMS320C25 is low at the time of execution of this instruction and the program memory address used is less than 4096, an onchip ROM location will be read.

Words

2

Cycles

	Cycl	e Timings for	a Single Instruction	on			
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE		
Table in on	-chip RAM:						
3 Table in on	3+d	4+2p	4+d+2p	4	4+d		
4	4+d	4+2p	4+d+2p	4	4+d		
lable in ex	ternai memory:						
4+p	4+d+p	4+3p	4+d+3p	4+p	4+d+p		
	Cycl	e Timings for	a Repeat Execution	on			
Table in on	-chip RAM:		· · · · · ·				
2+n Table in on	2+n+nd -chip ROM:	2+n+2p	2+n+nd+2p				
3+n Table in ex	3+n 3+n+nd 3+n+2p Table in external memory:		3+n+nd+2p	3+n	3+n+nd		
3+n+np	2+2n+nd+np	3+n+np+2p	2+2n+nd+ np+2p	2+2n+nd+np			

RPTK 2 BLKP 65120,*+;If current auxiliary register contains 2048.

pma



dma



Syntax	[labe	e/]	BLZ		pma		[,{in	d} [,	next	ARP]						
Operands	0 ≤ p 0 ≤ n	ma ≤ lext Ał	65535 RP ≤ :	5 7												
Execution	lf (A0 The Else Mo	CC) < en pm (PC) dify Af	0: a → P + 2 → R(ARP	PC; • P(P) a	C. Ind Al	RP	as s	peci	fied.							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	0	0	1	1	1			See S	Section	ו 4.1		
							Pro	gram	Memo	ry Add	ress					
Description	The opass the a instru fied i	curren es to t accum uction. n thos	t auxili he de ulator Note e field	iary sig are tha s.	regis natec e less it no A The p	ster I pro tha AR c oma	and ogra an zo or AR a car	ARF m m ero. P m i be	P are i iemor Othe odific eithe	modif y ado erwise ation r a sy	ied a Iress e, co occu mbol	s spe (pm ntrol irs wh	ecified a) if t pass nen n a nui	d. Co he co es to othin merio	ontro onte o the g is s	ol then ints of e next speci- dress.
Words	2															
•																

Cycles

Cycle Timings for a Single Instruction													
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE								
True Conditio Destinatior	ns: 1 on-chip RAM:												
2 Destinatior	2 n on-chip ROM:	2+2p	2+2p	2	2								
3 Destinatior	3 n external memo	3+2p ory:	3+2p	3	3								
3+p False Condit Destinatio	3+p ion: n anywhere:	3+3p	3+3p	3+p	3+р								
2	2	2+2p	2+2p	2	2								
Cycle Timings for a Repeat Execution													
	not repeatable												

Example

BLZ

PRG481 ;481 is loaded into the program counter if ;the accumulator is less than zero.

4

Syntax	[labe	/] B	NC	рта	a [,{ind	l} [, <i>r</i>	next /	4 <i>RP</i>]]						
Operands	0 ≤ pr 0 ≤ ne	ma ≤ 655 ext ARP	i35 ≤ 7												
Execution	lf carr Thei Else Mod	ry bit C = n pma - (PC) + 2 lify AR(A	0: → PC; → P ⁱ RP) a	C. Ind A	RP a	is sp	becifi	ed.							
	Affect	ed by C													
Encoding	15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1 0	1	1	1	1	1	1			See S	Sectior	n 4.1		
					Pr	ogra	m Me	mory	Addres	s					

Description

The current auxiliary register and ARP are modified as specified. Control then passes to the designated program memory address if the carry bit C is low. Otherwise, control passes to the next instruction. Note that no AR or ARP modification occurs when nothing is specified in those fields. The pma can be either a symbolic or a numeric address.

Note that the carry bit C is affected by all add, subtract, and accumulate instructions as well as the ABS, LST1, NEG, RC, SC, rotate, and shift instructions. The carry bit is not affected by execution of the BC, BNC, or nonarithmetic instructions.

Words

2

BNC

Cycles

	Cycle	e Timings for a	Single Instru	ction									
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE								
True Conditio Destinatior	ns: 1 on-chip RAM:												
Destination on-chip RAM: 2 <th2< th=""> 2 <th2< th=""> <th2< th=""></th2<></th2<></th2<>													
Destination on-chip ROM: 3 3 3+2p 3+2p 3 Destination external memory:													
3+p False Condit Destinatio	3+p tion: n anywhere:	3+3p	3+3p	3+р	3+р								
2	2	2+2p	2+2p	2	2								
	Cycle	e Timings for a	Repeat Exect	ution									
		not rep	eatable										

Example

PRG325 ;If the carry bit C = 0, 325 is loaded into ;program counter. Otherwise, the PC is the ;incremented by 2.

Syntax	[labe	ə/]	BN	V	pma	· [,{ind	} [, <i>1</i>	next /	4 <i>RP</i>]]						
Operands	0 ≤ p 0 ≤ n	ma ≤ ext Ał	6553 ₹P ≤	5 7												
Execution	If ove The Else Mod	erflow en pma (PC) dify Al	OV s a → I + 2 - R(AR ; affe	statu PC; → PC IP) a	s bit and nd A by C	= 0: 0 → RP a DV.	OV. Is sp	ecif	ied.							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	1	1	1	1	0	1	1	1	1			See S	Section	4.1		
							Prog	ram	Memo	ry Add	ress					
Description	Thec	urren	taux	iliary	regi	ster a	and A	٩RP	arer	nodifi	ed a	s spe	cified	I. Co	ontro	l then

passes to the designated program memory address (pma) if the OV (overflow flag) is clear. Otherwise, the OV is cleared, and control passes to the next instruction. Note that no AR or ARP modification occurs if nothing is specified in those fields. The pma can be either a symbolic or a numeric address.

Words

2

Cycles

	Cycle	Timings for	a Single Instru	ction										
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE									
True Conditio Destinatior	True Conditions: Destination on-chip RAM: 2 2 2+2p 2+2p 2 2													
Destination on-chip RAM: 2 2 2+2p 2+2p 2 Destination on-chip ROM: 2 2 2 2														
3 Destinatior	Destination on-chip HOM: 3 3 3+2p 3+2p 3 Destination external memory:													
3+p False Condit Destinatio	3+p ion: n anywhere:	3+3p	3+3р	3+р	3+р									
2	2	2+2p	2+2p	2	2									
	Cycle Timings for a Repeat Execution													
		not rep	eatable		:									

Example

BNV PRG315 ;315 is loaded into the program counter if the ;overflow flag is clear. OV is cleared.

Syntax	[labe	9/]	BN	Z	pma	1 [,{inc	i} [, <i>i</i>	next .	ARP]]					
Operands	0 ≤ p 0 ≤ n	ma ≤ ext A	: 6553 \RP ≤	35 7												
Execution	If (AC The Else Moo	CC) ≠ n pm (PC) dify A	= 0: ha → + 2 - \R(AF	PC; → PC RP) a	; nd A	RP a	is sp	pecif	ied.							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	1	1	1	1	0	1	0	1	1			See S	Sectior	n 4.1		
						Pr	ogra	m Me	mory	Addres	SS					
												·····				

Description

The current auxiliary register and ARP are modified as specified. Control then passes to the designated program memory address (pma) if the contents of the accumulator are not equal to zero. Otherwise, control passes to the next instruction. Note that no AR or ARP modification occurs if nothing is specified in those fields. The pma can be either a symbolic or a numeric address.

Words

Cycles

Cycle Timings for a Single InstructionPI/DIPI/DEPE/DIPR/DIPR/DETrue Conditions: Destination on-chip RAM: 222+2p2+2p2222+2p2+2p22Destination on-chip ROM: 333+2p3+2p3Obstination external memory:33+2p3+3p3+p3+p3+p3+3p3+3p3+pFalse Condition: Destination anywhere:555													
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE								
True Conditio Destination	ns: 1 on-chip RAM:												
2 Destination	2 n on-chip ROM:	2+2p	2+2p	2	2								
3 Destination	3 n external memo	3+2p ory:	3+2p	3	3								
3+p False Condit Destinatio	3+p tion: in anywhere:	3+3p	3+3р	3+р	3+р								
2	2	2+2p	2+2p	2	2								
	Cycl	e Timings for	a Repeat Exec	ution									
		not rep	eatable										

Example

BNZ

2

PRG320 ;320 is loaded into the program counter if the ;accumulator does not equal zero.

Syntax	[labe	9/]	BV	P	oma	[,{in	d} [, /	next	4 <i>RP</i>]]						
Operands	0 ≤ pi 0 ≤ ni	ma ≤ ext AF	65535 RP ≤ 7												
Execution	If ove The Else Moc	erflow n pma (PC) - dify Af ts OV	(OV) s a → PC + 2 → I R(ARP) ; affect	tatu C an PC.) and ed t	is bit = id 0 → d ARF by OV.	1: OV; Pass	pecif	ïed.							
Encoding	15	14	13 1	2	11 1	09	8	7	6	5	4	3	2	1	0
	1	1	1	1	0	0 0	0	1			See S	Sectior	1 4.1		
						Progra	am Me	emory /	Addres	s					
Description	The c flow f dress next i cified	urren lag is (pma nstruc in tho	t auxilia cleare a) if the ction. N ose field	ary r d. (OV Note ds.	registe Contro (over that n The pr	r and ol pas flow f o AR ma ca	ARP ses t lag) i or Al in be	are r to the s set RP m eithe	nodifi desig . Oth odific r a sy	ed as gnate erwis atior mbo	s spe ed pr se, co occi lic or	cified ograr ontrol urs if a nur	l, and m me l pas nothi meric	the emo ses ing i c ade	over- ry ad- to the s spe- dress.
Words	2														

Words

Cycles

	Cycle	e Timings for a	Single Instru	ction									
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE								
True Conditions: Destination on-chip RAM: 2 2 2+2p 2+2p 2 2 1 2 2 2 2													
Destination on-chip RAM: 2 2 2 2+2p 2+2p 2 2 Destination on-chip ROM:													
3 Destinatior	3 n external memo	3+2p ory:	3+2p	3	3								
3+p False Condit Destinatio	3+p ion: n anywhere:	3+3p	3+3p	3+р	3+р								
2	2	2+2p	2+2p	2	2								
	Cycle Timings for a Repeat Execution												
		not rep	eatable										

Example

BV

;If an overflow has occurred since the overflow PRG610 ;flag was last cleared, then 610 is loaded in ;the program counter and OV is cleared.

Syntax	[label]] BZ	2	pma	[,{ind	l} [, <i>r</i>	next	ARP]]					
Operands	0 ≤ pm 0 ≤ nex	a ≤ 655 kt ARP ±	535 ≤ 7												
Execution	lf (ACC Then Else (F Modif	C) = 0: pma → PC) + 2 y AR(Al	PC; → PC RP) a). Ind Al	RP a	as sp	becifi	ied.							
Encoding	<u>15</u>	4 13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	1	1 1	1	0	1	1	0	1			See	Sectior	ı 4.1		
					Pr	rogra	m Me	mory	Addres	6S					
Description	The cu passes the acc instruc	rrent au to the cumulat tion. No	xiliary desig or are	/ regis natec e equ at no /	ster a l pro lal to AR o	and <i>i</i> ograr o ze or AF	ARP n me ro. RP m	are emor Othe	modif 'y ado erwise catior	ied a dress a, co n occ	is spe s (pm ntrol curs if	ecified a) if t pass	1. Co he c es to ing is	ontro onte o the s spe	ol then onts of e next ecified

Words

Cycles Cycles

2

Cycle Timings for a Single Instruction PI/DI PI/DE PE/DI PE/DE PR/DI PR/DE True Conditions: Destination on-chip RAM: 2 2 2+2p 2+2p 2 2 Destination on-chip ROM: 2 2 2 2 2												
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE							
True Conditio Destinatior	ns: 1 on-chip RAM:											
2 Destination	2 n on-chip ROM:	2+2p	2+2p	2	2							
3 Destination	3 n external memo	3+2p ory:	3+2р	3	3							
3+p False Condit Destinatio	3+p tion: n anywhere:	3+3p	3+3p	3+р	3+р							
2	2	2+2p	2+2p	2	2							
	Cycle	e Timings for	a Repeat Execu	ution								
		not rep	eatable									

in those fields. The pma can be either a symbolic or a numeric address.

Example

BZ

PRG102 ;102 is loaded into the program counter if ;the accumulator is equal to zero.

Syntax	[labe	ə/]	CAI	_A												
Operands	None)														
Execution	(PC) (ACC	+1)(15-0	> TOS))) →	S PC												
Encoding		14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	1	0	0	1	0	0
Description	The o stack the P	curren a. The PC. Th	nt prog en, the ne ca	gram e con rry b	i cou itents it on	nter s of th the 7	is in ne lo ſMS	crem wer l 3200	ente nalf o 225 is	d and f the s una	d pus accu ffecte	hed mula ed by	onto ator a / this	the t tre lo	top o adeo truct	of the d into ion.

The CALA instruction is used to perform computed subroutine calls.

Words

1

Cycles

Cycle Timings for a Single Instruction												
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE							
Destinatio	n on-chip RAM:											
2	2	2+p	2+p	2	2							
Destinatio	n on-chip ROM:											
3	3	3+p	3+p	3	3							
Destination	n external memo	ory:										
3+р	3+p	3+2p	3+2p	3+р	3+p							
	Cycl	e Timings for	a Repeat Exec	ution								
		not re	peatable									

CALA



Syntax	[lab	el]	C	ALL	pn	na	[,{in	id} [,	nex	t ARF]]						
Operands	0 ≤ 0 ≤	pma : next /	≤ 655 ARP :	535 ≤ 7													
Execution	(PC) pma) + 2 \ → P	→ T(℃	DS													
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	1	1	1	1	1	1	1	0	1			See S	ection	4.1			
						Progr	am M	emor	y Ado	lress							
Description	The (pro The Note field	curre gram spec e that s. Th	ent au cour ified no A ne pr	uxiliar hter) is prog AR or ha ca	y re s inc ram AR n be	giste reme mer P me e eith	er and enteo nory odific ier a	d AF d by adc catio sym	RP ai two fress n oc nboli	re mo and p s (pm scurs c or a	difie ush a) is if no nur	ed as a ed on s ther othing meric	speci to the loac is sp addro	fied, top led i becif ess.	and of the nto t ied i	the F e stac he P n tho	°C ck. 'C. se
Words	2																
Cycles																	

	Cycl	e Timings for a	Single Instruc	ction										
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE									
Destination	n on-chip RAM:													
2	2 2 2+2p 2+2p 2 2 Destination on chin POM:													
2 2 2+2p 2+2p 2 2 Destination on-chip ROM: 3 3 3 3+2p 3+2p 3 3														
3	3	3+2p	3+2p	3	3									
Destinatior	n external memo	ory:												
3+р	3+р	3+3p	3+3p	3+р	3+p									
	Cycl	e Timings for a	Repeat Execu	ution										
		not rep	eatable											

CALL PRG109

pma



Syntax	[labe	/]	CMI	∍∟												
Operands	None															
Execution	(PC) (ACC)	+ 1 →) → A	PC CC													
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	1	0	0	1	1	1

Description

The contents of the accumulator are replaced with its logical inversion (1s complement).

Words

Cycles

	Cycl	e Timings for a	Single Instruc	ction	
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
1	1	1+p	1+p	1	1
	Cycl	e Timings for a	a Repeat Execu	ution	
n	n	n+p	n+p	n	n



CMPL

1



Syntax	[label]]	CMP	R	cons	stant										
Operands	0 ≤ CN	1≤3														
Execution	(PC) + Compa	1 → are A	PC R(ARI	P)	to AF	₹0, p	lacin	g re	sult i	n TC	bit o	of stat	tus re	egiste	ər S	T1.
	Affects Not affe	TC. ecte	d by S	X۷	/I; doe	es no	ot aff	ect S	SXM							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	1	0	1	0	0	(СМ
Description	The CM value c If CM = If CM = If CM =	MPR of CN = 00, = 01, = 10, = 11,	instruc I: test if test if test if test if	Al Al Al Al Al	on pe R(AR R(AR R(AR R(AR	rforn P) = P) < P) > P) ≠	ARO ARO ARO ARO		lowir	ng co	mpa	rison:	s dep	bend	ent (on the
	If the re TC is lo gers in	esult bade the	of a te d with compa	əst az aris	is tru zero. son.	e, a The	one auxi	is loa liary	aded regis	sters	the 1 are t	reate	atus i d as	bit. C unsi)the gne	rwise, d inte-
Words	1															
Cycles																

	Cycl	e Timings for a	a Single Instru	ction	
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
1	1	1+p	1+p	1	1
	Cycl	e Timings for a	a Repeat Exect	ution	
n	n	n+p	n+p	n	n

CMPR 2

; (ARP = 4)



Syntax	[label]	CNF	D												
Operands	None															
Execution	(PC) + 0 → R	- 1 → AM c	PC onfig	urati	on c	ontro	ol (Cl	NF)	statu	ıs bit						
	Affects	s CNF														
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	0	0	1	0	0
Description	On-ch locatic of the CNF is On the CNFD	ons 51 CNFF s also e TMS or Cl	2 thr 2 inst load 3200	ough ructi ed b C25, instru	n 767 on a y the the luctio	in da nd se CN next	ata n ets th FP a two i e the	nem ne C nd I nstr old	ory. NF t LST1 uctic	This i bit in s inst n feto ue of	nstru statu ructio ches CNF	iction s reg ons. imm	is the ister	ely fo	nple to a ollow	ment zero.
	On the	• TMS	63200	C26 ⁻	this	instru	uctio	n is	not v	valid a	and i	s unc	lefine	∍d.		
Words	1															
Cycles																
					Cycl	e Timi	ngs f	or a	Singl	e Inst	ructio					
	Р	I/DI		PI/DE		P	E/DI		PE	/DE		PR/D	N	P	R/DE	
	1												- 1			

1	1	1+p	1+p	1	1								
Cycle Timings for a Repeat Execution													
n	n	n+p	n+p	n	n								

CNFD

;A zero is loaded into the CNF status bit, ;thus configuring block B0 as data memory ;(see memory maps in Section 3.4).

Syntax [label]	I	CNFF)											
Operands	None														
Execution (PC) + I → RA	1 → AM c	PC onfigui	ration o	contro	ol (Cl	NF) :	statu	s bit						
	Affects		Ξ.												
Encoding	15 1	14 1	13 1 0	2 11 0 1	10 1	9 1	8 0	7 0	6 0	5 0	4 0	3 0	2 1	1 0	0 1
Description C t is t t t t t t t	Dn-chip o locat s the co er ST1 Configu counter conjunc o be ac he pro MAC, M Dn the CNFD	p RAI tions omple to a uring r as a ction ddres gram MACI TMS or CI	M bloc 65280 ement one. (this b an add with th sed si count count count 320C2 NFP in 320C2	k 0 is c throug of the 0 CNF is lock as ress g e repea multan ter. Ins CD, and 25, the struction 26, this	onfigu h 655 CNFC also s prog enera at inst eousl tructic d BLK next on us s instr	ured 535 ii J inst Joad gram tor to ructi P ins two i e the uctio	as p n pro ructi ed b n me o acc ons, ne fro hat f struc nstruc old	rogra ogran on a y the emor cess this om th take ctions uctio valu	am m m me nd se CNI y allo data allow ne au: adva s. n feto valid	nemo mor ts th FD a bws t fron vs two xiliar untag ches CNF and	ory. Th y space e CNI nd LS the us o data y regi je of t imme	ne blo ce. T F bit i ST1 ii se of chip I a mer sters his fo ediato	ock is his ir n sta nstru f the RAW mory and eatur ely fo ed.	s ma Instru Instru Instruction	oped ction egis- n. gram ed in tions from e the ing a
Words															
Cycles															
				Сус	le Timi	ings f	or a s	Singl	e Inst	ructio	n				
	PI/	DI	Р	I/DE	P	E/DI		PE	/DE		PR/D	1	P	R/DE	
	1			1		1+p		1	+р		1			1	
				Сус	le Timi	ings f	or a	Repe	at Exe	cutio	n				
	n	1	<u> </u>	n		n+p		n	+p		n			n	
Example	CNFP			;The (;confi ;(see	NF b guri memo	it i ng h ry m	is s bloc naps	et t k B(in	co a) as Sect	log pro	ic 1, gram 3.4)	, thu memo	ıs ory		

Syntax	[labe	9/]	CON	F	cons	tant										
Operands	0 ≤ C	onsta	nt ≤ 3													
Execution	(PC) Cons	+ 1 → tant -	• PC → prog	rai	n/data	a me	mor	у со	nfigu	ratio	n mo	de s	tatu	s bit	ts	
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	1	1	1	1	CNF1	CNF0
Description	The tr and C ure th tions	wo lov NF1 1 ne on- and th	w-orde field of chip R neir me	er C sta RAN ear	CNF b atus re M bloc nings a	its o egist :ks ir are s	f the er S ⁻ nto p how	inst T1. 7 rogr n be	ructio The C am c low i	on wo CNF0 or dat n the	ord a and ta me CON	re co CNF emo	opie ⁻ 1 st ry. T iode	d int atus he t dec	to the bits bit cou coding	CNF0 config- mbina- g table.
Words	1															

Cycles

		Cycl	e Timings for a	Single Instruc	tion	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
TMS320C26	1	1	1+p	1+p	1	1
		Cycl	le Timings for a	a Repeat Execu	tion	
TMS320C26	n	n	n+p	n+p	n	n

CONF Mode Decoding Table

CNF1	CNF0	B0	B1	B2	B3
0	0	data	data	data	data
0	1	program	data	data	data
1	0	program	program	data	data
1	1	program	program	data	program

Example

CONF 2

;Status register bit CNF1 is set to 1 and ;Status register bit CNF0 is set to 0, thus ;configuring the blocks B0 and B1 as ;program memory, B2 and B3 as data memory.

Syntax	[label]	DIN	Т												
Operands	None															
Execution	(PC) + 1 → ir	- 1 → nterru	PC pt mo	ode (И) sta	atus	bit								
	Affects	s INT	М.													
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	З	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	0	0	0	0	1
Words	The in disable instruc The ur rupt m	ed im ction o nmasl	medi does kable egiste	iately not a inter er (IM	n fiv afte affec rrupt 1R) is	t in the t INT , RS, s una	itus t DIN M. is no	of is IT in ot dis ted.	set t struc sable Inter	d by t rupts	c I. exec his i are	nstru	ction	, and led b	t the the y a r	s are LST inter- eset.
Cycles																
Cycles																
					Cycle	e Timi	ings f	or a	Single	e Instr	uctio	n				
	P	I/DI		PI/DE		P	E/DI		PE	/DE		PR/D	I	Pl	R/DE	
		1		1			1+p		1	+p		1			1	
					Cycle	e Tim	ings f	or a	Repe	at Exe	cutio	n				

DINT

n

n

n+p

;Maskable interrupts are disabled, and INTM is ;set to one.

n

n+p

n

Syntax		Direc Indire	t: ect:	[ibel] ibel]) V V	<i>dma</i> {ind}	[, <n< th=""><th>ext AR</th><th>P>]</th><th></th><th></th><th></th><th></th><th></th></n<>	ext AR	P>]					
Operands		0 ≤ d 0 ≤ n	ma ≤ [·] ext AF	127 ₹P ≤	:7												
Execution		(PC) (dma	+ 1 →) → dı	PC ma -	+ 1												
		Affec	ted by	CN	F.												
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct	: 0	1	0	1	0	1	1	0	0		Data M	lemor	y Ado	dress		
	Indirect	:0	1	0	1	0	1	1	0	1		See	e Sect	ion 4	.1		
		tents RAM block functi mem locati	of the blocks ory an s B0 a ion ca ory or on bu n data	ne s B0 nd th and mer t will is c	xt hig b, B1, le da B1; th t be i nory- l perf opiec	iher and ta m hat is used orm d from	addro B2. I ove f s, it w I on e pped i no of	ess. t wo vork exte regi ther ade	DMC orks w tion is s for rnal c sters, oper dress	Vithir s co loca lata DN atio	works on h block intinuou ations 5 memo IOV wil ns. ocatior	B0 if B0 if us ac 512 to ory. If Il read	withir it is o ross 0 102 used d the	the confi the 3. T d on spe	igure bou he c cifie	-chip ∋d as ndar lata ∍rna d me	o data s data ries o move l data emory cation
		The c in dig MAC	lata m jital sig D insti	ove gnal ructi	func proc ons (tion cessi	is us ing. 1 the L ⁻	eful The FD a	in im DMO and M	pler V fu ACI	nenting unction D instru	g the is in uction	z ⁻¹ c clude is or i	telay ed ir more	y en 1 the e info	cour • LTI orma	nterec D anc ation)
Words		1															
Cycles																	
						Сус	le Tim	ings	s for a	Sing	le Instru	uction					
			PI/DI	Т	PI/D	E		PE/C		 P	E/DE	T	PR/DI	Τ	P	R/DE	

2+d

1+n+nd

1

n

1+p

n+p

Cycle Timings for a Repeat Execution

2+d+p

1+n+nd+p

1

n

2+d

1+n+nd

Example ;(DP=4) DMOV DAT8 or DMOV * ; If current auxiliary register contains 520. **Before Instruction** After Instruction Data Data 43h 43h Memory 520 Memory 520 Data Data 2h 43h Memory 521 Memory 521

Syntax	[label]	EINT											
Operands	None													
Execution	(PC) + 0 → in Affects	1 → terru s INTI	PC pt-mode M.	(INT	M) si	tatus	bit							
Encoding	15	14	13 12	11	10	9	8	7	65	4	3	2	1	0
-	1	1	0 0	1	1	1	0	0	00	0	0	0	0	0
Description Words Cycles	The in Maska This al RET in the LS inform	terru ble ir lows struc T inst ation	pt-mode an interrupts an interr ction befor truction o .)	flag are e rupt s ore a does	(INT enabl servic ny otl not a	M) ir ed afi ce rou her p ffect	the ter th utine endir	statu te inst to re- ng into 1. (Se	is regi ruction enable errupts e the l	ster is n follov e inter s are p DINT i	s clea wing E rupts proces nstruc	red EINT and sed ction	to lo exec exec Not for f	gic 0. cutes. cute a ce that urther
				Сус	le Tim	ings 1	or a S	Single	Instruc	tion				
	PI	/DI	PI/C	DE		PE/DI		PE/I	DE	PR/	/DI	F	PR/DE	:
		1	1			1+p		1+	р	1			1	
				Сус	le Tim	ings f	or a F	Repeat	Execu	tion		r		
		n	n	ten armanalandi	I	n+p		n+	p	n			n	
Example	EINT		;t ;s	Jnmas set t	sked	inte ero.	erruj	pts a	ire er	abled	i, an	d II	NTM	is

Syntax	[label]		FORT	cons	tant										
Operands	Constan	t =	0 or 1												
Execution	(PC) + 1 Constan Affects F	→ t → =0.	PC format	(FO) :	status	bit									
Encoding	15 1	4	12 1/	0 11	10	٩	8	7	6	5	Λ	3	2	1	0
Encoding	1	1	0 0) 1	1	1	0	0	0	0	0	1	1	1	FO
Description Words Cycles	The form in the ins and rece ured to r to receiv 1	nat (struc eive s ecei ve/tra	FO) sta ction. T shift reg ive/trar ansmit	atus bi he FC gisters nsmit 1 8-bit b	t is lo bit is of the 6-bit bytes.	adeo use seri word FO i	d by ial po is. If is se	the in cont ort. If FO t to z	nstruc rol th FO = = 1, t æro c	ction e for = 0, t he re on a	with t mattin he reg egiste reset.	the L ng ol giste ers ar	SB : the rs ar e cc	spec trar re cc onfig	cified nsmit onfig- ured
				Cycl	e Timir	ngs fo	or a S	ingle	Instru	ction					
	PI/D	I	PI/	DE	PE	E/DI		PE/	DE		PR/DI		PR	/DE	
	1		1 1		1	+p		1+	p		1			1	
			· · · · ·	Cycl	e Timiı	ngs fo	or a R	lepea	t Exec	ution	.,			-	
	n		r	ו 	n	+p		n+	р	<u> </u>	n			n	
Example	FORT 1		;'	The F bit l	0 sta engtł	tus of	bit the	: is e se:	load cial	led por	with t 8 k	1, 1 Dits	naki •	ng	the

Syntax	[label]	ł	DLE												
Operands	None														
Execution	TMS320 (PC) + $^{-1}$ 0 \rightarrow interval Affects	0C25 1 → F errupt INTM	: PC t mode l.	(INTN	/) sta	tus b	bit								
Encoding	15	14 1	13 12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0 0	1	1	1	0	0	0	0	1	1	1	1	1
Description Words Cycles	The IDL rupt or re in an idle to zero. powerde ate norr 1	E ins eset c e state Exec own n mally	truction occurs. e until ir ution of node (s after ex	force The F nterru the II ee su cecuti	es the PC is in pted. DLE in bsect on of	prog ncrer On th nstru ion 3 an 1[ram ne TM ction .6.7) DLE	being ed or /S32 caus . The instru	g exe ly or 0C2 ses th on-c uctior	ecute ice, a 5, IN ⁻ ne TN hip ti 1.	ed to v and th TM is NS32 mer o	wait i ne de auto 20C2 contin	until vice mat 5 to c nues	an i rem icall ente sto c	nter- nains ly set er the oper-
				Cycle	e Timir	ngs fo	r a Si	ngle l	nstru	ction				P	
	PI/C	DI	PI/D	E	PE	E/DI		PE/D	E	F	R/DI		PR	/DE	
	(Inte	errupt)	destinatio	on on-co on exte Cycle	hip RC 3 rnal m 3+2 e Timir	OM (min v emory p (mir ngs fo not r	vaits f : n waits or a Re epeata	or INT s for IN epeat able) IT) Exect	ution					
Example	IDLE		;T ;u	he p nmas	roces ked i	sor .ntei	idl rup	es u t oc	ntil curs	ar	eset	: or			

Syntax	[Direc ndire	t: ect:	[la [la	bel] bel]		IN IN -	<i>dma</i> {ind}	a,PA , PA	[, <i>ne</i> >	d AR	-]					
Operands) ≤ di) ≤ ne) ≤ pe	ma ≤ ∋xt A ort ac	127 RP ≤ Idres	7 s PA	≤ 15	;										
Execution	(F C [PC) Port a) → a Data	+ 1 - addre addre bus [→ PC ess → ess bւ D15–	∙ add us A1 D0 →	ress 5–A ∙ dm	bus 4 a	A3-	- A 0								
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	1	0	0	0	F	Port A	ddres	s	0		Data M	Memor	y Ado	iress		
	Indirect:	1	0	0	0	F	Port A	ddres	s	1		Se	e Sect	ion 4.	1		
Description	-		N inc	tructi	on ro	ade	<u>- 16</u>	hit		from	ono	of th	o ovt	arnal		nor	to inte

Description The IN instruction reads a 16-bit value from one of the external I/O ports into the specified data memory location. The IS line goes low to indicate an I/O access, and the STRB, R/W, and READY timings are the same as for an external data memory read.

Words

1

Cycles

	Cycle	e Timings for	a Single Instruc	ction	
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
2+i	2+d+i	2+p+i	3+d+p+i	2+i	2+d+i
	Cycle	e Timings for	a Repeat Execu	ution	
1+n+ni	2n+nd+ni	1+n+p+ni	1+2n+nd+p+ ni	1+n+ni	2n+nd+ni

Example

IN ST	AT,PA5	;Read in word from peripheral on port address ;5. Store in data memory location STAT.
or		
LRLK	1,520	;Load AR1 with decimal 520.
LARP	1	;Load ARP with decimal 520.
IN	*-,PA1,0	;Read in word from peripheral on port address
		;1. Store in data memory location 520.
		;Decrement AR1 to 519.
		;Load the ARP with 0.

Syntax		Di In	irect: direct :	[label] label]		LAC LAC	<i>dma</i> {ind}	a [, s • [, s	shift] shift[, I	next A	ARP]]			
Operands		0 0 0	≤ dma ≤ ≤ next A ≤ shift ≤	12 RP	7 ≤7 (defai	ults t	o 0)									
Execution		(F (d	PC) + 1 - Ima) x 2	→ P shift	C → AC	CC										
		lf If	SXM = ⁻ Then (dr SXM = (Then (dr	1: na) 0: na)	is sigi is not	n-ex sigr	tended. n-extenc	led.								
		A	ffected b	by S	XM.											
Encoding		18	5 14	13	12	11	10 9	8	7	6	5	4	3	2	1 ()
	Direct:	C	0 0	1	0		Shift		0		Data N	lemory	/ Add	ress		
	1									1						-
	Indirect:		0	1	0		Shift		1		See	e Secti	on 4. ⁻			
Description Words Cycles		TI in bi	he conte to the ac ts are si	ents (ccun gn-e	of the nulato extenc	spec r. Du ded i	cified da uring shi f SXM =	ta mei fting, l : 1 and	mor low- d ze	y addro order l eroed it	ess a bits a f SXN	re left re zer 1 = 0.	-shif ro-fill	ted a ed. H	nd lo ligh-	aded order
		Г				Cv	cle Timin	as for	a Sir	nale ins	tructio	n				
			PI/DI		PI/	DE	PE	/DI		PE/DE		PR/D	DI	Р	R/DE	
			1		2+	d	1-	ŀр		2+d+p		1			2+d	
		╞				Су	cle Timin	gs for	a Re	peat Ex	ecutio	n		<u> </u>		
		L	<u>n</u>		1+n-	+na	n-	<u>-р</u>	1.	+n+na+	p	n		1.	+n+na	
Example		L <i>I</i> Or	AC DAT6	,4	;	(DP	= 8)									
		L	AC *,4		;	If c	urrent	auxi	lia	ary re	gist	er co	onta	ins	1030).
					Befo	re Ins	struction					After Ir	nstruc	tion		
			Data Memory 1030				1h]	D Me 10	Data emory 030				1h]	
			ACC	×		1:	2345678h]	A	cc 🛛				10h		
				C						(<u>ر</u>					

[label]	LAC	K	cons	tant										
0 ≤ COI	nstan	it ≤ 2	55						•						
(PC) + 8-bit p	1 → ositiv	PC e cor	nstan	t →	ACC	;									
Not aff	ected	d by S	SXM.												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	0	1	0			1	B-Bit C	consta	nt		
	[<i>label</i> 0 ≤ col (PC) + 8-bit p Not aff 15 1	$\begin{bmatrix} naber \end{bmatrix}$ $0 \le \text{constant}$ $(PC) + 1 \rightarrow$ 8-bit positiv Not affected 15 14 1 1	$\begin{bmatrix} nabel \end{bmatrix} \text{LAC}$ $0 \le \text{constant} \le 2i$ $(PC) + 1 \rightarrow PC$ 8-bit positive cor Not affected by 5 $15 14 13$ $1 1 0$	$\begin{bmatrix} naber \end{bmatrix}$ LACK C 0 ≤ constant ≤ 255 (PC) + 1 → PC 8-bit positive constant Not affected by SXM. 15 14 13 12 1 1 0 0	$\begin{bmatrix} naber \end{bmatrix} LACK cons$ $0 \le constant \le 255$ $(PC) + 1 \rightarrow PC$ 8-bit positive constant \rightarrow Not affected by SXM. $15 14 13 12 11$ $1 1 0 0 1$	$\begin{bmatrix} naber \end{bmatrix} LACK constant$ $0 \le constant \le 255$ $(PC) + 1 \rightarrow PC$ 8-bit positive constant $\rightarrow ACC$ Not affected by SXM. $15 14 13 12 11 10$ $1 1 0 0 1 0$	$\begin{bmatrix} 1 & \text{Def} \end{bmatrix} \text{LACK} \text{constant}$ $0 \le \text{constant} \le 255$ $(PC) + 1 \rightarrow PC$ 8-bit positive constant $\rightarrow ACC$ Not affected by SXM. $15 14 13 12 11 10 9$ $1 1 0 0 1 0 1$	$\begin{bmatrix} 1 & \text{Der} \end{bmatrix} \text{LACK} \text{constant}$ $0 \le \text{constant} \le 255$ $(PC) + 1 \rightarrow PC$ 8-bit positive constant $\rightarrow ACC$ Not affected by SXM. $15 14 13 12 11 10 9 8$ $1 1 0 0 1 0 1 0$	$\begin{bmatrix} 1 & 2 & 0 \\ 0 & \leq constant \\ 0 & \leq constant \\ < 255 \\ (PC) + 1 \rightarrow PC \\ 8-bit positive constant \rightarrow ACC \\ Not affected by SXM. \\ \hline 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 \\ \hline 1 & 1 & 0 & 0 & 1 & 0 & 1 & 0 \\ \hline \end{bmatrix}$	$\begin{bmatrix} 1 & 2 & 0 \end{bmatrix} \text{LACK constant}$ $0 \le \text{constant} \le 255$ $(PC) + 1 \rightarrow PC$ 8-bit positive constant $\rightarrow ACC$ Not affected by SXM. $15 14 13 12 11 10 9 8 7 6$ $1 1 0 0 1 0 1 0$	$\begin{bmatrix} 1 & 2 & 0 \end{bmatrix} \text{LACK constant}$ $0 \le \text{constant} \le 255$ $(PC) + 1 \rightarrow PC$ 8-bit positive constant $\rightarrow ACC$ Not affected by SXM. $15 14 13 12 11 10 9 8 7 6 5$ $1 1 0 0 1 0 1 0$	$\begin{bmatrix} 1 & \text{Def} \end{bmatrix} \text{LACK} \text{constant}$ $0 \le \text{constant} \le 255$ $(PC) + 1 \rightarrow PC$ 8-bit positive constant $\rightarrow ACC$ Not affected by SXM. $15 14 13 12 11 10 9 8 7 6 5 4$ $1 1 0 0 1 0 1 0 8-\text{Bit } C$	$\begin{bmatrix} 1 & \text{Def} \end{bmatrix} \text{LACK} \text{constant}$ $0 \le \text{constant} \le 255$ $(PC) + 1 \rightarrow PC$ 8-bit positive constant $\rightarrow ACC$ Not affected by SXM. $15 14 13 12 11 10 9 8 7 6 5 4 3$ $1 1 0 0 1 0 1 0 8-\text{Bit Constant}$	$\begin{bmatrix} 1 & 2 & 0 \end{bmatrix} \text{LACK constant}$ $0 \le \text{constant} \le 255$ $(PC) + 1 \rightarrow PC$ 8-bit positive constant $\rightarrow ACC$ Not affected by SXM. $15 14 13 12 11 10 9 8 7 6 5 4 3 2$ $1 1 0 0 1 0 1 0 8-\text{Bit Constant}$	$\begin{bmatrix} \text{label} \end{bmatrix} \text{LACK constant}$ $0 \le \text{constant} \le 255$ $(PC) + 1 \rightarrow PC$ 8-bit positive constant $\rightarrow ACC$ Not affected by SXM. $15 14 13 12 11 10 9 8 7 6 5 4 3 2 1$ $1 1 0 0 1 0 1 0$ 8-Bit Constant

DescriptionThe 8-bit constant is loaded into the accumulator right-justified. The upper 24
bits of the accumulator are zeroed (that is, sign extension is suppressed).

Words

Cycles

	Cycl	e Timings for a	a Single Instru	ction	
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
1	1	1+p	1+p	1	1
	Cycl	e Timings for	a Repeat Execu	ution	
		not rep	eatable		

Example

LACK 15h

1



Syntax		Direc Indire	et: ect:	[la [la	bel] bel]		LAC ⁻ LAC ⁻	Г Г	<i>dma</i> {ind}	[, ne	ext A	Rŀ	?]						
Operands		0 ≤ d 0 ≤ n	ma ≤ ext A	127 RP ≤	7														
Execution		(PC) (dma	+ 1 - 1) x 2	→ PC [⊤] regi	ster(30)	→ A	сс											
		If SX The If SX The	M = 1 en (dr M = (en (dr	l : na) is): na) is	sign not	i-exte	ende exte	d. nde	d.										į
		Affec	ted b	y SX	M.														
Encoding		15	14	13	12	11	10	9	8	7	e I	3	5	4	3	2	1	0	ר
	Direc	t:	1	0	0	0	0	1	0	0			Data N	Memor	y Ado	dress			
	Indirec	t: o	1	0	0	0	0	1	0	1			Se	e Sect	ion 4	.1]
Description		The L been resul a shi	LACT left-s ting in ft coc	instru shifte n shif le pro	uction d. Th t option	n loa le lef ions s a v	ds the t-shif from ariab	e ac t is 0 to le s	cumu speci o 15 k shift m	ilato fied bits. nech	or wit by t Usir nanis	h a he ng sm	data four the T	a men LSB Γ regi	nory s of ister	valu the ⁻ 's co	ieth Tre onte	at ha giste nts a	as ər, as
		LAC ⁻ nent by the used	T may is pla e data only	/ be u ced ir a mer wher	ised t in the nory in the	to de four addr mag	norm LSBs ress. Initud	aliz of Not	te a fl the T that that f the o	oatii regi this expo	ng-p ster met oner	ooir an thc nt is	nt nur d the od of o s fou	mber man deno r bits	if the tissa rmal or le	e ac a is re lizati ess.	tual efere ion c	exp ence :an l	o- ∋d ce
Words		1																	

Cycles

	Cycl	e Timings for	a Single Instruc	tion						
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE					
1	2+d	1+p	2+d+p	1	2+d					
	Cycl	e Timings for	a Repeat Execu	tion						
n	n 1+n+nd n+p 1+n+nd+p n 1+n+n									

Å



LACT DAT1 ; (DP = 6)

Or LACT *

; If current auxiliary register contains 769.



Syntax	[label]	LALK	constant	[, shift]							
Operands	16-bit constant 0 ≤ shift ≤ 15 (defaults to 0)											
Execution	(PC) + 2 \rightarrow PC Constant x 2 ^{shift} \rightarrow ACC											
	If SXM = 1: Then $-32768 \le \text{constant} \le 32767$. If SXM = 0: Then 0 \le constant ≤ 65535 .											
	Affected by s	SXM.										
Encoding	15 14 1	3 12	11 10	98	76	65	4	32	1	0		
-	1 1 0	0 1	shif	t	0 0	0	0	0 0	0	1		
	16-Bit Constant											
Words Cycles	 shifted 16-bit constant is sign-extended if SXM = 1; otherwise, the high-order bits of the accumulator (past the shift) are set to zero. Note that the MSB of the accumulator can be set only if SXM = 1 and a negative number is loaded. The shift count is optional and defaults to zero. /ords 2 ycles 											
			Cvcle Tim	inas for	a Single I	nstructi	on					
	PI/DI	PI/C	DE I	PE/DI	PE/D	E	PR/DI	F	PR/DE			
	2	2		2+2p	2+2	>	2		2			
			Cycle Tim	ings for	a Repeat	Execution	on					
				not rep	eatable							
Example 1	LALK 0F794	4h,8	;(SXM=1):								
	Before Instruction After Instruction											
	ACC >	\leq	123456	ACC	×L	OF	FF79400	Dh				
	(С				С						
Example 2	LALK OF79	4h,8	;(SXM=0):								
		Bef	fore Instructi	on			After I	nstructior	1			
	ACC	×	123456	678h	ACC	\times		0F7940	Oh			
		с				С						

Syntax	C 	Direc ndire	t: [/ ect:[/	label] label]		LAF LAF		AR AR, ·	<i>dma</i> {ind}	[, ne	ext AR	P]					
Operands	0 ≤ dma ≤ 127 0 ≤ auxiliary register AR ≤ 7 0 ≤ next ARP ≤ 7																
Execution	(PC) dma	+1-) → a	→ PC auxilia	ıry re	egiste	ər AF	3									
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	0	1	1	0		AR		0		Data	Memoi	ry Ado	dress	;	
	Indirect:	0	0	1	1	0		AR		1		Se	e Sect	tion 4	.1		
Description	The contents of the specified data memory address are loaded into the desig nated auxiliary register (AR).											desig-					
	T a a s t	The L and s auxilia able t swap ents	AR a store ary re the re ping of th	and S the a egiste egiste value e acc	AR (uxilia r is r r to l s be umul	(store ary re not b be u twee lator.	e aux egiste eing sed a en da	diliar ers d used as a ta m	y regi during d for i n ado nemo	ister g su ndir dition ry lo	r) instr broutin ect ac nal sto ocatior	ructio ne ca Idress orage ns wit	ns ca Ills ar sing, regis thout	in be nd in LAR ster, affe	e use iterri l anc esp ctinę	əd to upts 1 SA ecia 3 the	o load . If an גR en- נווע for פ con-
Words	1																

Words

Cycles

Cycle Timings for a Single Instruction											
PI/DI	PI/DE	PE/DI	PE/DE	PR/DE							
1	2+d	1+p	2+d+p	1	2+d						
Cycle Timings for a Repeat Execution											
n	2n+nd	n+p	2n+nd+p	n	2n+nd						



Note:

LAR, in the indirect addressing mode, ignores any AR modifications if the AR specified by the instruction is the same as that pointed to by the ARP. Therefore, in Example 2, AR4 is not decremented after the LAR instruction.
Syntax	[label]	LARK	AR	, consta	Int								
Operands	0 ≤ consta 0 ≤ auxilia	nt ≤ 255 ry registe	r AR	≤7									
Execution	(PC) + 1 – 8-bit const	→ PC ant -→ au	xiliar	y regist	er AF	3							
Encoding	15 14	13 12	11	10 9	8	7	6	5	4	3	2	1	0
	1 1	0 0	0	AF					8-Bit	Const	ant		
Description	The 8-bit p right-justifi LARK is us for use wit	ositive co ed and ze eful for lo h the BAI	onstai ero-fi oadini NZ in	nt is loa lled (tha g an init structic	ded ir at is, s al loc n.	nto the sign-e op cou	e des exter unter	signa nsior valu	ated a n supp ue into	oress oress o an a	ary re ed). uxilia	giste ary re	er (AR) egister
Words	1												
Cycles													
			Сус	le Timin	gs for	a Sing	ie ins	struc	tion				
	PI/DI	PI/C	DE	PE	DI	P	E/DE		PR	/DI		PR/DE	
	1	1		1.	р		1+p		1			1	
			Cyc	le Timin	s for	a Rep	eat Ex	kecu	tion				

not repeatable

Example

LARK AR0,15

	Before Instruction		After Instruction
AR0	Oh	AR0	15h

Syntax	[label] LARP constant	
Operands	$0 \le \text{constant} \le 7$	
Execution	$(PC) + 1 \rightarrow PC$ $(ARP) \rightarrow ARB$ Constant $\rightarrow ARP$	
	Affects ARP and ARB.	
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	_
	0 1 0 1 0 1 0 1 1 0 0 0 1 ARP	

Description The auxiliary register pointer is loaded with the contents of the three LSBs of the instruction (a 3-bit constant identifying the desired auxiliary register). The old ARP is copied to the ARB field of status register ST1. ARP can also be modified by the LST, LST1, and MAR instructions, as well as any instruction that is used in the indirect addressing mode.

The LARP instruction is a subset of MAR; that is, the opcode is the same as MAR in the indirect addressing mode. The following instruction has the same effect as LARP:

MAR *, constant

Words

1

LARP 1

Cycles

	Cycl	e Timings for a	a Single Instru	ction	
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
1	1	1+p	1+p	1	1
	Cycl	e Timings for a	a Repeat Execu	ution	
n	n	n+p	n+p	n	n

Example

;Any succeeding instructions will use auxiliary ;register AR1 for indirect addressing.

Syntax	C Ir	Direct ndire	t: ect:	[label [label	'] ']	LDP LDP	ر i}	d <i>ma</i> nd} [,	, nex	ct ARF	?]				
Operands	0 0) ≤ dr) ≤ ne	ma ≤1 ∋xt AF	27 ₹P ≤ 7											
Execution	() N	PC) line l	+ 1 → LSBs ts DP.	PC of (dma	a) → d	ata p	age	point	ter re	egiste	r (DP) statı	us bit	6	
Encoding		15	14	13 1	2 11	10	٩	8	7	6	5	Λ	2	2 1	0
Encoding	Direct:	0	1	0	1 0	0	1	0	0	0	Data M	≁ ∕lemory	y Addro	2 I 955	
	Indirect:	0	1	0	10	0	1	0	1		Se	e Secti	on 4.1		
Description Words	T Ic M T	The n bade nemo The D	nine La d into ory ad DP ma	SBs of the DP ldress a ly also l	the co (data r are co be load	ontent nemc ncate ded b	s of pry p nate y the	the age p age p ed to e LS ⁻	addr ooint form T an	ressec er) reថ າ 16-b d LDF	I data gister it dat K ins	a men . The l a me structio	nory DP ar mory ons.	ocatio nd 7-b addre	on are it data esses.
Cycles															
					Сус	le Tim	ngs	for a S	Singl	e instru	iction				
		P	PI/DI	P	/DE	P	E/DI		PE	/DE		PR/DI		PR/D	Ξ
			1	2	+d		1+p		2+	d+p		1		2+d	
	ļ				Сус	le Tim	ngs	for a l	Repe	at Exec	ution				
			n	2r	+nd		n+p		2n+	nd+p		n		2n+no	1
Example	L O L	DP r DP	DAT:	127 ; ; Be	:(DP = :If cu fore Ins	= 511 irren) ta	uxil	iary	v reg	iste: A	c con fter Insi	tain.	s 655	535.

DP

1FFh

DP

0DCh

Syntax	[label]	LDPK	cons	tant								
Operands	0 ≤ consta	nt ≤ 511										
Execution	(PC) + 1 – Constant - Affects DP	→ PC → data m	emory	v page po	ointer	[,] (DP)	statu	ıs bits				
Encoding	15 14	13 12	11	10 9	8	7	6	54	3	2	1	0
	1 1	0 0	1	0 0				DP				
Description Words Cycles	The DP (d The DP an data mem through 7 : upper 32 w tions. 1	ata mem d 7-bit da ory addro specifies ords of p	ory pa tta me esses. on-ch age 0.	ge pointo mory ado DP ≥ 8 ip RAM I DP may	er) re Iress spec olock also	gister are co cifies s B0 o be loa	r is loa oncat exter or B1 ded b	aded wi renated nal data . Block by the LS	th a 9 to forr a mer B2 is ST and)-bit (m 16 mory locat d LD	cons -bit c DF ted i P ins	tant. direct 2 = 4 n the struc-
			Cycle	Timings	for a S	Single	Instru	ction				
	PI/DI	PI/I	DE	PE/DI		PE/C	DE	PR/C)	PF	R/DE	
	1	1		1+p		1+	р	1			1	
			Cycle	e Timings	for a l	Repeat	Exec	ution				
				not	repea	atable						
Example	LDPK 64	;5	The da	ata pag	e po	inter	is	set to	64.			

-	C 1	Direc ndire	t: ect:	[<i>label</i>] [<i>label</i>]		LPH LPH	ر i}	<i>dma</i> nd} [, ne	xt AR	P]					
Operands	C C) ≤ di) ≤ ni	ma ≤12 ext ARI	27 P ≤ 7												
Execution	((PC) dma	+1 →) → P r	PC egister	(31 –	- 16)										
Encoding		15	14 1	3 12	11	10	9	8	7	6	5	4	3	2	1	0
-	Direct:	0	1	01	. 0	0	1	1	0		Data N	lemory	Addr	ess		
	Indirect:	0	1	0 1	0	0	1	1	1		Se	e Sectio	on 4.1			
Description	1 1 7 F	The F The I The L P reg	P regist ow-ord .PH ins ister af	ter high er P reg truction ter subl	-orde jister is par routin	r bits bits a rticula e call	are Ire L arly I s or	load unaffe usefu	led v ecte ul foi rrup	with th d. r resto ts.	ne coi ring ti	ntents he hig	of d	lata der b	mer oits c	nory. of the
Manda									'							
woras	I															
Cycles																
	ĺ															
					Cvc	e Timi	nas	for a	Sina	le Instr	uctior]
			PI/DI	PI/[Cycl DE	le Timi P	ngs E/Di	for a	Sing	le Instr E/DE	uctior	n PR/DI		PR	DE	
		1	PI/DI 1	PI/[2+	Cycl DE d	le Timi P	ngs E/DI 1+p	for a	Sing P 2	le Instr E/DE +d+p	uctior	1 PR/DI 1		PR	/ DE +d	
		1	P i/Di 1	PI/[2+	Cycl DE d Cycl	le Timi P le Timi	ngs E/DI 1+p ngs	for a for a	Sing P 2 Rep	le Instr E/DE +d+p eat Exe	cutior	PR/DI		PR 2	2/ DE +d	
			PI/DI 1	PI/I 2+	Cycl DE d Cycl	le Timi P le Timi	ngs E/DI 1+p ngs n+p	for a for a	Sing P 2 Repo	le Instr E/DE +d+p eat Exe	cutior	n PR/DI 1 n		PR 2 1+r	ł/ DE +d 1+nd	

Syntax	[labe	/]	LRL	ĸ	AR,	C	consi	tant								
Operands	0 ≤ au 0 ≤ co	uxiliar onstar	y reg nt ≤ 6	ister 553	′≤7 5											
Execution	(PC) · Const	+ 2 → ant –	• PC → AR													
	Not at	ffecte	d by	SXN	l; do	es no	ot aff	ect	SXM.							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	1	0		AR		0	0	0	0	0	0	0	0
							16	Bit C	Constar	it						
Words Cycles	AR fie not af 2	eld. Th fected	ne sp d by \$	ecifi SXM	ed co	onsta	int m	lust	be an	unsi	gnec	l inte	ger, a	and i	ts va	lue is
					Cyc	le Tim	ings	for a	Singl	e Inst	ructio	n				
	P	I/DI		PI/D	E		PE/DI		PE	/DE		PR/C	DI	Ρ	R/DE	
		2		2			2+2p		2+	-2p		2			2	
					Cyc	le Tim	ings	for a	a Repe	at Exe	cutio	n				
							no	t rep	eatable							
Evennle			200	01												

LRLK AR3,3080h

Before Instruction AR3 7F80h

After Instruction
AR3 3080h

Syntax	נ ו	Direc ndire	et: ect:	[& [&	abel] abel]		LST LST		<i>dma</i> {ind}	[, ne	ext AR	P]					
Operands	() ≤ d) ≤ n	ma ≤ ext A	s 127 \RP ≤	: 7												
Execution	((PC) dma	+1· () → :	→ PC	; s regi	ster	ST0										
	, [Affec Does	ts AF not	RP, O affect	V, O t INT	VM, a M or	and D ARB) P .									
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	1	0	1	0	0	0	0	0		Data I	Vemo	y Ado	iress		
	Indirect:	0	1	0	1	0	0	0	0	1		Se	e Sec	tion 4	.1		
Description	S	Statu	is reg	ister	ST0 i	sloa	ded v	vith	the a	ddre	ssed	data n	nemo	ory va	alue	. No	te tha

Status register ST0 is loaded with the addressed data memory value. Note that the INTM (interrupt mode) bit is unaffected by LST. ARB is also unaffected even though a new ARP is loaded. If a next ARP value is specified via the indirect addressing mode, the specified value is ignored. Instead, ARP is loaded with the value contained within the addressed data memory word.

> The LST instruction is used to load status register ST0 after interrupts and subroutine calls. The ST0 contains the status bits: OV (overflow flag) bit, OVM (overflow mode) bit, INTM (interrupt mode) bit, ARP (auxiliary register pointer), and DP (data memory page pointer). These bits were stored (by the SST instruction) in the data memory word as follows:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ARP		ov	OVM	1	INTM				[DР				

Words

1

	Cycl	e Timings for	a Single Instru	ction	
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
1	2+d	1+p	2+d+p	1	2+d
	Cycl	e Timings for	a Repeat Exect	ution	
n	2n+nd	n+p	2n+nd+p	n	2n+nd

Example 1 LARP 0 LST *,1 ;The data memory word addressed by the contents ;of auxiliary register AR0 is loaded into ;status register ST0, except for the INTM bit. ;Note that even though a next ARP value is ;specified, that value is ignored, and even ;though a new ARP is loaded, the old ARP is not ;loaded into ARB.

Example 2	LST 60h	; $(DP = 0)$		
		Before Instruction		After Instruction
	Data Memory 96	2404h	Data Memory 96	2404h
	ST0	6E00h	ST0	2604h
	ST1	0580h	ST1	0580h
Example 3	LARP AR4 LST *	; $(AR4 = 3FFh)$		
		Before Instruction		After Instruction
	AR4	3FFh	AR4	3FEh
	Data Memory 1023	0CE06h	Data Memory 1023	0CE06h
	ST0	0FC04h	ST0	0CC06h
	ST1	0E780h	ST1	0E780h
Example 4	LARP AR4 LST *-,1	;(AR4= 3FFh)		
		Before Instruction		After Instruction
	AR4	3FFh	AR4	3FEh
	Data Memory 1023	0EE04h	Data Memory 1023	0EE04h
	ST0	0EE00h	ST0	0EE04h
	ST1	0F780h	ST1	0F780h

Syntax		Direct Indire	t: ct:	[lab [lab	el] el]		LST1 LST1	د {	d <i>ma</i> jind} [, ne	ext Al	RP]						
Operands	(0 ≤ dr 0 ≤ ne	na ≤ 1 ext AF	127 }P ≤ 7	,													
Execution		(PC) (dma) (ARB)	+ 1 →) → st) → A	· PC atus r RP	egis	ster	ST1											
		Affect Affect	s ARF s C, ⊦	P, ARI IM, a	B, C nd F	NF, SM	TC, S (TMS	532 532	1, XF, 0C25	FO)	, TX	M, a	and	PM.				
Encoding		15	14	13	12	11	10	9	8	7	6		5	4	3	2	1	0
	Direct:	0	1	0	1	0	0	0	1	0		Da	ita M	emor	y Ado	lress		
	Indirect:	0	1	0	1	0	0	0	1	1			See	Secti	on 4.	1		
Description		Status memo tate cr addre LST1 tains 1 figura flag), ter sh HM (h status 15	s regis ontext ontext ssing is use tion co FO (so ift mo old m s regis <u>14 1</u> <u>ARB</u> the TM ruction f	ster S lue, w switc mode ed to k status ontrol erial p de). S ode), ster S <u>3 1</u> S320C for dec	T1 is which	s loa n are g. No e sp stat s: Al c (te orm on 1 FS rom 11 TC	aded v e load ote tha pecifie us bits RB (au est/cor nat), T the TM M (fra the d <u>10</u> <u>SXM</u>	with ed i at if d v s aff uxili htroi XM AS3 me ata $\frac{9}{C}$	the d into A a nex alue i ter int iary re l), SX (trans 320C2 synch mem <u>8</u> 1 old CC	ata RB, t AF is ig erru egis M (s smit 25 a nror ory 7 1 [†] DNF(merr , are RP va nore upts a ter p sign t moc also c also c hizati word <u>6</u> HM	hory also alue d. and oint exte de), cont d ar Λ F	valu o loa is sp suble ensid and ains node e as 5 5 5 5 5 5 5 5 5 5 5 7 1, re	ue. T aded pecific routi uffer on m the F stat follo $\frac{4}{xF}$	The k into ied v ne c), CI ode) PM (tus k he b OWS: $\frac{3}{FO}$	AR AR alls. NF (I), XF proc Dits: its lc <u>2</u> TXM	of the P to Ne in ST1 RAM C (ext duct) C (c pade $\frac{1}{PM}$	e data facili- direct con- ternal regis- arry), d into

Words

1

Assembly Language Instructions

		Cycle	e Timings for	a Single Instru	uction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
	1	2+d	1+p	2+d+p	1	2+d
		Cycle	e Timings for	a Repeat Exec	cution	
	n	2n+nd	n+p	2n+nd+p	n	2n+nd
Example 1	LARP 3 LST1 *-	;The da ;of au ;bits d ;decrea	ata memor kiliary r of status mented.	y word add: egister AR register :	ressed by t 3 replaces ST1, and AR	he contents the status 3 is
Example 2	LST1 61h	;(DP =	0)			
	Data Memory 97	Before Instruc	tion 580h	Data Memory 97	After Instructio	on 80h
	STO	0A0	000h	STO	00	00h
	ST1	0	581h	ST1	05	80h
Example 3	LARP AR4 LST1 *-	;(AR4 =	= 3FEh)			
		Before Instruc	ction	-	After Instructi	on
	AR4		3FEh	AR4	3	FDh
	Data Memory 1022	4	IF90h	Data Memory 1022	41	-90h
	ST0	OF	C04h	STO	50	04h
	ST1	0	780h	ST1	4	F90h



	D Ir	irect: direc	:t: [label] label]		LT LT	<i>dma</i> {ind}	i [, ne	ext A	RP]						
Operands	0 0	≤ dm ≤ ne:	na ≤ 12 xt ARP	?7 ?≤7												
Execution	(F (C	PC) + Ima)	- 1 → F → T re	PC egister												
Encoding		15 ⁻	14 13	3 12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	0 1	1	1	1	0	0	0		Data N	Memor	y Add	lress		
	Indirect:	0	0 1	1	1	1	0	0	1		Se	e Sect	tion 4.	1		
Description	T di tio ai	he T ress (on for nd M	registe (dma). [.] multip PYU in	er is loa The LT lication structio	aded inst . Se ons.	with ructi e the	n the on m e LTA	conte ay be LTD	ents e use , LTF	of the ed to le P, LTS	e spec oad th , MPY	cified ne T r (, MP`	data egist YK, N	a me ter ir MPY	emoi n pre 'A, N	y ad- para- PYS,
Words	1															
Cycles																
	Г				Сус	le Tir	nings	for a	Sing	le Inst	ructior	 1				
	ľ	DI		PI/D					_			•				
			יט,				PE/D		P	E/DE	Τ	PR/DI		P	R/DE	
			1	2+0	d		PE/D 1+p	1	P I 2-	E/DE +d+p		PR/DI 1		P	R/DE 2+d	
			1	2+0	d Cyc	le Tir	PE/D 1+p mings	for a	P 2- Repe	E/DE +d+p eat Exe	ecutior	PR/DI 1		P	R/DE 2+d	
	-		1 n	2+0 1+n+	d Cyc nd	le Tir	PE/D 1+p mings n+p	for a	P 2- Repe 1+n	E/DE +d+p eat Exe +nd+p	ecutior	PR/DI 1 1 n		P 1+	R/DE 2+d -n+nc	

Syntax		Direc Indire	t: ect:	[bel] bel]		lta Lta	4	<i>dma</i> {ind}	[, <i>n</i> e	ext A	٩R	P]					
Operands		0 ≤ di 0 ≤ n	ma ≤ ext A	127 RP ≤	7													
Execution		(PC) (dma) (ACC	+ 1 -) → T) + (s	→ PC ⁻ regi hifte	ster d P re	egist	ter) –	→ A(CC									
		Affect Affect	ts OV ts C.	; affe	ected	by (DVM	and	PM.									
Encoding		15	14	13	12	11	10	9	8	7		6	5	4	3	2	1	0
	Direct	0	0	1	1	1	1	0	1	0			Data N	/lemor	y Ado	ress		
	Indirect	: 0	0	1	1	1	1	0	1	1			Se	e Sect	ion 4.	1		
Description		The T dress status	regi (dma bits,	ster i a). Th are a	is loa ne cor addeo	ded nteni d to t	with ts of t he ac	the he p cun	conte produe nulate	ente ct re or, w	s of t egist /ith t	the ter, he	speo shifte resul	cified ed as t left i	data defii n the	a me ned ' e acc	emo by th cum	ry ad- ne PM ulator.
		The f	unctio	on of	the L	_TA i	nstru	ctio	n is ir	nclu	Ided	l in	the L	.TD i	nstru	ctio	n.	
Words		1																
Cycles																		

	Cycle	e Timings for	a Single Instruc	tion	
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
1	2+d	1+p	2+d+p	1	2+d
	Cycle	e Timings for	a Repeat Execu	tion	
n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd

or

DAT36 ;(DP = 6, PM = 0)LTA ;If current auxiliary register contains 804. LTA *



Syntax	1	Direc Indire	et: ect:	[/ɛ́ [/ɛ́	abel] abel]		LTD LTD		<i>dma</i> {ind}	[, <i>ne</i>	əxt AR	P]					
Operands	(0 ≤ d 0 ≤ n	ma ≤ ext A	: 127 \RP	≤ 7												
Execution		(PC) (dma (dma (ACC	+ 1 - 1) → ⁻ 1) → (1) (1) + (1)	→ PC T reg dma shifte) ister + 1 ed P r	egist	ter) -	→ A(CC								
		Affec Affec	ts O\ ts C.	/; aff	ected	by (DVM	anc	I PM	•							
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	0	1	1	1	1	1	1	0		Data N	Nemor	y Ado	dress	-	
	Indirect:	0	0	1	1	1	1	1	1	1		Se	e Sect	ion 4	.1		
	_		-														

Description

The T register is loaded with the contents of the specified data memory address (dma). The contents of the P register, shifted as defined by the PM status bits, are added to the accumulator, and the result is placed in the accumulator. The contents of the specified data memory address are also copied to the next higher data memory address.

This instruction is valid for blocks B1 and B2 and is also valid for block B0 if block B0 is configured as data memory. The data move function is continuous across the boundary of blocks B0 and B1 but cannot be used with external data memory or memory-mapped registers. This function is described under the instruction DMOV. Note that if used with external data memory, the function of LTD is identical to that of LTA.

Words

1

	Cycl	e Timings for	a Single Instru	ction	
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
1	2+d	1+p	2+d+p	1	2+d
	Cycl	e Timings for	a Repeat Exec	ution	
n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd

LTD DAT126 ;(DP = 7, PM = 0) Or LTD * ;If current auxiliary register contains 1022.



Syntax	[Direc ndire	⊧t: ∋ct:	[la [la	bel] bel]		LTP LTP	4	<i>dma</i> {ind}	[, ne	xt AR	P]					
Operands	(() ≤ d) ≤ n	ma ≤ ext A	127 RP ≤	7												
Execution	() ()	PC) dma shift	+ 1 -) → 1 ed P	→ PC 「regist regist	ster ter) -	→ AC	c										
	ŀ	Affec	ted b	y PM	•												
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	0	1	1	1	1	1	0	0		Data N	Nemo	ry Ad	dres	s	
	Indirect:	0	0	1	1	1	1	1	0	1		Se	e Sec	tion 4	4.1		
Description	ר ti F	The T ion, a out of	regiand the f the	ster is ne pro produ	loac oduct ict re	led v t regi egiste	vith th ster i er is c	ne co s sto cont	onten ored i rollec	its o n th I by	f the a e accu the Pl	ddres umula M sta	ssed ator. tus t	data The bits.	a me shifi	emory t at th	/ loca le out
Words	1																
Cycles																	
						Сус	le Tim	ings	for a	Sing	le insti	uctior	 1]
			PI/DI		PI/D	Cyc E	le Tim	ings PE/D	for a	Sing P	le insti E/DE	ructior	ו PR/D			PR/DI	
			PI/DI 1		PI/D 2+c	Cyc E	le Tim F	ings PE/D 1+p	s for a	Sing P 2	le Insti E/DE +d+p	ructior	ו PR/D 1	I		PR/DI 2+d	
		1	PI/DI 1		PI/D 2+c	Cyc E Cyc	le Tim F le Tim	ings PE/D 1+p ings	for a	Sing P 2 Rep	le Insti E/DE +d+p eat Exe	cutior	ו PR/D 1	I		PR/DI 2+d	
			Pi/Di 1 n		PI/D 2+c 1+n+	Cyc E d Cyc nd	le Tim F le Tim	ings PE/D 1+p ings n+p	s for a	Sing P 2 Repo	le Instr E/DE +d+p eat Exe	ruction	י PR/D 1 י	I		PR/DI 2+d I +n+n	E d
Example	I	TP or	PI/DI 1 n DA1	536	Pi/D 2+c 1+n+ ; (Cyc E d Cyc nd DP =	le Tim le Tim le Tim	PE/D 1+p n+p PM	s for a I s for a = 0)	Sing P 2 Repo 1+r	le Instr E/DE +d+p eat Exe h+nd+p		1 1 1 n	I		PR/DI 2+d	=
Example	I C I	,TP pr ,TP	PI/DI 1 DAT	136	PI/D 2+c 1+n+ ; (; I	Cyc d Cyc nd DP = f cu	le Tim le Tim = 6, arrer	PE/D 1+p ings n+p PM	s for a i s for a = 0) auxil	Sing P 2 Repo 1+r	le Insti E/DE +d+p eat Exe h+nd+p y rec	ruction	PR/D 1 n n	l	ins	PR/DI 2+d I+n+n 804	d
Example	I C I	TP or TP Da	PI/DI 1 DA7 *	C36	PI/D 2+c 1+n+ ; (; I	Cyc E d Cyc nd DP = f cu astruc	le Tim le Tim = 6, arrer tion	ings PE/D 1+p ings n+p PM	s for a s for a = 0) auxil	Sing P 2 Repo 1+r	le Insti E/DE +d+p eat Exe h+nd+p y rec	ruction cution giste	n PR/D 1 n n	I onta uction	ins 1	PR/DI 2+d 1+n+n	d
Example	I C I	Date of the second seco	PI/DI 1 DAT *	r36 Be	PI/D 2+c 1+n+ ; (; I fore Ir	Cyc E d Cyc nd DP = f cu nstruc	le Tim le Tim = 6, arrer tion 62h	PM	s for a i s for a = 0) auxil	Sing P 2 Repo 1+r	le Insti E/DE +d+p eat Exe +nd+p y rec	ruction cution giste	n PR/D 1 n n r cc r Instr	I Dnta uction 6	ins n 2h	PR/DI 2+d 1+n+n	d
Example	I C I	TP or TP Da Mer 80	PI/DI 1 DAT * ata nory 04	Be	PI/D 2+c 1+n+ ; (; I fore Ir	Cyc E d Cyc nd DP = f cu astruc	le Tim le Tim = 6, arrer tion 62h 3h	ings PE/D 1+p ings n+p PM nt a	s for a i s for a = 0) auxil	Sing P 2: Repu 1+r Data Memo 804 T	le Insti E/DE +d+p eat Exe h+nd+p y rec	ruction cution fiste	n 1 n r cc	I Dnta uction 6 6	ins n 2h	PR/DI 2+d 1+n+n	d
Example	I C I	Date of the second seco	PI/DI 1 DAT * ata nory 04	Be	PI/D 2+c 1+n+ ; (; I fore Ir	Cyc E d Cyc nd DP = f cu astruc	le Tim le Tim = 6, arrer tion 62h 3h 0Fh	PE/D 1+p ings n+p PM nt a	s for a i s for a = 0) auxil	Sing P 2: Repu 1+r 1+r Data 804 T P	le Insti E/DE +d+p eat Exe h+nd+p y rec	ruction cution fiste	n 1 n r cc	I Donta uction 6 6 0	ins n 2h 52h	PR/DI 2+d 1+n+n 804	d

÷

Syntax	1	Direc Indire	et: ect:	[la [la	ibel] ibel]		LTS LTS		<i>dma</i> [ind]	[, ne	xt ARF	?]						
Operands	(0 ≤ d 0 ≤ n	ma ≤ ext A	: 127 RP ≤	7													
Execution		(PC) (dma (ACC	+ 1 -) → 1 ;) – (\$	→ PC Γ regi shifte	; ister d P r	egist	ter) –	→ A(сс									
		Affec Affec	ts O\ ts C.	/; affe	ected	by F	°M a	nd (OVM.									
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	_
	Direct:	0	1	0	1	1	0	1	1	0		Data N	/lemor	y Add	iress]
	Indirect:	0	1	0	1	1	0	1	1	1		Se	e Sect	ion 4	.1]
Description	- 1 (i	The T tion. of the in the	regi The o PM acc	ster i conte statu umula	s load Ints o Is bits ator.	led v f the s, ar	vith th proc e sut	he c duct otra	conter regist cted f	nts o ster, from	f the ac shiftec the ac	ddres 1 as c ccum	sed d define ulato	data ed by r. Th	mer y the ie re	nory e cor esult	/ loc nten is le	a- its əft
Words		1																

	Cycl	e Timings for a	a Single Instru	ction	
PI/DI	PI/DE	PE/DI	PE/DE	PR/Di	PR/DE
1	2+d	1+p	2+d+p	1	2+d
	Cycl	e Timings for a	a Repeat Execu	ution	
n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd

LTS DAT36 ; (DP = 6, PM = 0)

or

LTS *

; If current auxiliary register contains 804.



Syntax	Direct: Indirect:	[label] [label]	MAC MAC	pma, dma pma, {ind} [, next ARP]
Operands	$0 \le pma \le 6$ $0 \le dma \le 12$ $0 \le next AR$	85535 27 IP ≤ 7		
Execution	110332002	5.		
	$(PC) + 2 \rightarrow$ $(PFC) \rightarrow M$ $(pma) \rightarrow PF$	PC CS =C		
	If (repeat co Then (ACC (dma) \rightarrow 1 (dma) × (p Modify AR (PFC) + 1 (repeat co Else (ACC) (dma) \rightarrow 1 (dma) × (p Modify AR (MCS) \rightarrow	bunter) \neq 0: C) + (shifted register, ma, address (ARP) and A \rightarrow PFC, unter) - 1 \rightarrow + (shifted P register ma, address (ARP) and A PFC	P regist sed by P ARP as s repeat register) sed by P ARP as s	er) \rightarrow ACC, FC) \rightarrow P register, specified, counter.) \rightarrow ACC FC) \rightarrow P register specified.
	Affects C ar	nd OV; affect	ted by O	VM and PM.

Encoding

Dir

	15	14	13	12	11	10	9	8		6	5	4	3	2	1	0
Direct:	0	1	0	1	1	1	0	1	0		Data	a Men	nory A	ddres	S	
						Pro	ogran	n Mer	nory A	ddres	s					
	<u> </u>															
Indirect:	0	1	0	1	1	1	0	1	1			See S	ection	4.1		
						Pro	ogran	n Mer	nory A	ddres	s					

Description

The MAC instruction multiplies a data memory value (specified by dma) by a program memory value (specified by pma). It also adds the previous product, shifted as defined by the PM status bits, to the accumulator.

The data and program memory locations on the TMS320C25 may be any nonreserved, on-chip or off-chip memory locations. If the program memory is block B0 of on-chip RAM, then the CNF bit must be set to one. Note that the upper eight bits of the program memory address should be set to 0FFh in order to address B0 program RAM, and the upper six bits of dma should be set to 0 to address a location below 1024. When used in the direct addressing mode, the dma cannot be modified during repetition of the instruction. 2

When the MAC instruction is repeated, the program memory address contained in the PC/PFC is incremented by one during its operation. This enables accessing a series of operands in memory. MAC is useful for long sum-ofproducts operations, since MAC becomes a single-cycle instruction once the RPT pipeline is started.

Words

	Cycl	e Timings for	a Single Instruc	tion	
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
Table in on	-chip RAM:				
3	4+d	4+2p	5+d+2p	4	5+d
Table in on	-chip ROM:				
4	5+d	4+2p	5+d+2p	4	5+d
Table in ex	ternal memory:				
4+p	5+d+p	4+3p	5+d+3p	4+p	5+d+p
	Cycl	e Timings for	a Repeat Execu	tion	
Table in on	-chip RAM:				
2+n	2+2n+nd	3+n+2p	3+2n+nd+2p	3+n	3+2n+nd
Table in on	-chip ROM:				
3+n	3+2n+nd	3+n+2p	3+2n+nd+2p	3+n	3+2n+nd
Table in ex	ternal memory:				
3+n+np	3+2n+nd +np	3+n+np +2p	3+2n+nd+p +2p	3+n+np	3+2n+nd +np

SPM	3	;Select a shift-right-by-6 mode on PR output.
		;on PR output.
CNFP		;Configure block B0 as program memory ;(OFFXXh).
LARP	1	;Use AR1 to address block B1.
LRLK	1,768	;Point to lowest location in RAM block B1
RPTK	255	;Compute 256 sum-of-product operations.
MAC	0FF00h,*+	;Multiply/accumulate and increment AR1.

The following example shows register and memory contents before and after the third step repeat loop:



Syntax	. I	Direc ndire	:t: ect:	[la [la	abel] abel]		MAC MAC	D j D j	oma oma	, <i>dm</i> , {inc	a } [, ne	əxt A	RP]				
Operands Execution	((() ≤ p) ≤ d) ≤ n) ≤ n	ma ≤ ma ≤ ext A 320C	6553 127 RP ≤ 2 5:	35 : 7												
		PC) PFC pma	+ 2 -) → I) → F	→ PC MCS PFC	;												
	E	f (rep The (dm (dm (dm (of (PF) (rep Else (dm (dm Moo (MC Affec	beat of a) \rightarrow (AC a) \rightarrow a) \rightarrow dify A (ACC) + beat c (ACC a) \rightarrow (ACC a) \rightarrow dify A (a) \rightarrow ts C a	count CC) + Tre (pma dma R(AF) count C) + (s) Tre (pma dma $R(AF)Tre (pma dma R(AF)Tre(pmadmadmadma(and (and (and (and (and (and (and (and $	ter) \neq (shift gister , add + 1, (PFC, er) – shifte gister , add + 1, (P) at (+ 1, (P) at (+ 1, (P) at (-) (-) (-) (-) (-) (-) (-) (-) (-) (-)	0: fted I ress nd A 1 → d P I r, ress nd A	P reg ed by RP a repe regist ed by RP a ed by	iste PF s sr at c er) PF s sr ^ OV	r) → ·C) - · · · · · · · · · · · · · · · · · · ·	AC(→ P ied, er. CC → P ied. nd F	C, registr registr	er,					
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	1	0	1	1	1	0	0	0		Data	a Mem	ory A	ddress	3	
			de en	-,			Pro	gran	n Mei	nory .	Addres	S					
	Indirect:	0	1	0	1	1	1	0	0	1		ę	See Se	ection	4.1		
							Pro	gran	n Mei	mory .	Addres	s					
Description	-	-b - •) in - i			14! 1		- ام م	.				! ! !		ي الم	

Description The MACD instruction multiplies a data memory value (specified by dma) by a program memory value (specified by pma). It also adds the previous product, shifted as defined by the PM status bits, to the accumulator.

The data and program memory locations on the TMS320C25 may be any nonreserved, on-chip or off-chip memory locations. If the program memory is block B0 of on-chip RAM, then the CNF bit must be set to one. Note that the upper eight bits of the program memory address should be set to 0FFh in order to address B0 program RAM, and the upper six bits of dma should be set to 0 to address a location below 1024. When used in the direct addressing mode, the dma cannot be modified during repetition of the instruction. If MACD addresses one of the memory-mapped registers or external memory as a data memory location, the effect of the instruction will be that of a MAC instruction (see the DMOV instruction description).

MACD functions in the same manner as MAC, with the addition of data move for block B0, B1, or B2. Otherwise, the effects are the same as for MAC. This feature makes MACD useful for applications such as convolution and transversal filtering.

When the MACD instruction is repeated, the program memory address contained in the PC/PFC is incremented by one during its operation. This enables accessing a series of operands in memory. When used with RPT or RPTK, MACD becomes a single-cycle instruction, once the RPT pipeline is started.

Note:

2

The data move function for MACD can occur only within the data blocks B0 - B2 of the on-chip RAM. B3 can also be used for the TMS320C26.

Words

	Cycle	Timings for	a Single Instruc	tion	
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
Table in on	-chip RAM:				
3	4+d	4+2p	5+d+2p	4	5+d
Table in on	-chip ROM:				
4	5+d	4+2p	5+d+2p	4	5+d
Table in ex	ternal memory:				
4+p	5+d+p	4+3p	5+d+3p	4+p	5+d+p
	Cycle	e Timings for	a Repeat Execu	tion	
Table in on	-chip RAM:				
2+n	2+2n+nd	3+n+2p	3+2n+nd+2p	3+n	3+2n+nd
Table in on	-chip ROM:				
3+n	3+2n+nd	3+n+2p	3+2n+nd+2p	3+n	3+2n+nd
Table in ex	ternal memory:				
3+n+np	3+2n+nd +np	3+n+np +2p	3+2n+nd+np +2p	3+n+np	3+2n+nd +np

SPM	0	;Select no shift mode on PR output.
SOVM		;Set overflow mode.
CNFP		;Configure block B0 as program memory ;(OFFXXh).
LARP	3	;Use AR3 to address block B1.
LRLK	3,1023	;Point to highest location in RAM block B1.
RPTK	255	;Compute 1 sample of a length-256 ;convolution.
MACD	0FF00h,*-	;Multiply/accumulate, shift data word in ;block B1 and decrement AR3.

The following example shows register and memory contents before and after the third step repeat loop:



Syntax	l	Direc	t:	[label]		MAR	0	ima indu i			- 1					
	I	naire	ect:	ladei		MAR	ł	ina}	, пе	ext ARF]					
Operands	() ≤ d) ≤ n	ma ≤12 ext ARF	7 °≤7												
Execution	((PC) Modif a NO	+ 1 → f fies ARI P in dir	PC P, AR(A ect add	ARP) : Iressi	as sp ng).	ecif	ied b	y th	e indire	ect a	ddres	sing	j fiel	d (ac	xts as
Encoding		15	14 1	3 12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	1 () 1	0	1	0	1	0	Γ	Data N	lemory	/ Adc	lress		
	Indirect:	0	1 () 1	0	1	0	1	1		See	e Sectio	on 4.	.1		
Description		node modif used he ol eratic ports n the a sub	AR Ins a. In the fied; ho only to r d ARP i on that N indirec e direct oset of N	indirec wever, modify f s copie IAR pe t addres addres	t addr no us the au d to the rform ssing sing nat is,	ressir se is r uxiliar he AF s can . ARF mode MAF	no-c ng m nad y re RB fi also also also also also also also also	opera lode, giste ield o o be p ay al AR is	the the rs o of sta perfe so b s a l	auxilia memor r the AF atus reg ormed be load NOP. A ns the s	ry reg ry bei RP. If gister with a ed by Ilso, 1 same	in the gisters a next ST1. ST1. y an L y an L the ins	are s an fere t AR Not stru .ST stru tion	Id the Id the IP is te the Ictior Instr Ictior as L	adre ⇒ AR d. M. spec at an n that ruction n LA _ARF	P are AR is bified, iy op- t sup- on. RP is P 4).
Words		1														
Cycles																
					Cyc	le Tim	ings	for a	Sing	jie instru	uction					
		1	PI/DI	PI/I	DE	F	E/D		Р	E/DE		PR/DI	Т	P	R/DE	

	- ,				
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
1	1	1+p	1+p	1	1
	Cycl	e Timings for a	a Repeat Execu	ution	
n	n	n+p	n+p	n	n



Syntax	[Direct ndire	t: ct:	[<i>label</i>] [<i>label</i>]		MPY MPY	4	dma jind}	[, ne	ext ARI	7]					
Operands	C) ≤ dr) ≤ ne	na ≤ 1 ∋xt AF	27 P ≤ 7												
Execution	(PC) T reg	+ 1 → jister)	PC × (dma)	→ P	regis	ster									
Encoding		15	14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	0	1 1	1	0	0	0	0		Data N	lemon	y Add	iress		
	Indirect:	0	0	1 1	1	0	0	0	1		See	e Secti	on 4.	.1		
Description	ר c	The c lata r	onten nemo	ts of the ry location	T reg on. T	jister he re	are sult	mult is pl	iplie acec	d by th 1 in the	e con e P re	itents giste	s of t r.	he a	addr	essed
Words	1															
Cycles																
					Сус	le Tim	ings	for a	Sing	le Instr	uction	_				
		P	I/DI	PI/I	DE	F	PE/D	I	Ρ	E/DE		PR/DI		P	R/DE	
			1	2+	d		1+p		2	+d+p		1			2+d	
					Сус	le Tim	ings	for a	Rep	eat Exe	cution					
			n	1+n-	⊦nd		n+p		1+r	n+nd+p		n		1-	+n+n	d
Example	M C M	1PY Dr 1PY	DAT 1	.3 ; ((DP =	= 8) urren	t a	uxi	liar	y reg	iste:	r coi	ntai	ins	103	7.
				Befor	e Instri	uction					Aft	er Inst	ructio	on		
		D Me 1	ata mory 037			71			Da Mer 10	ata mory)37				7h]	
			т			61				т				6h]	
			P			361	1		I	P				2Ah]	

Syntax	C 1	Direct ndire	t: ct:	[la [la	ibel] ibel]		MPY/ MPY/	4 (4 {	<i>dma</i> [ind}	, ne.	xt AF	7 <i>P</i>]							
Operands	0) ≤ dr) ≤ ne	na ≤ ∋xt A	127 RP ≤	: 7														
Execution	() () م	PC) ACC T rec	+ 1 –) + (s gister s C a	→ PC shifte) × (0 and 0	d P ro dma) DV; at	egist → P ffecte	er) → regis ed by	AC Ster	CC /M ar	nd Pl	М.								
Encoding		15	14	13	12	11	10	9	8	7	6	Į	5	4	3	2	1	0	
-	Direct:	0	0	1	1	1	0	1	0	0		Dat	ta M	lemor	y Ado	lress			
	Indirect:	0	0	1	1	1	0	1	0	1			See	Sect	ion 4	.1			
Description	T d u	The c lata r ıct, sl	onter nema hiftea	nts o ory lo I as c	f the ⁻ catio	T reg n. Th ed by	jister ne res the F	are ult i M s	multi s plac status	plied ced in bits	d by t h the s, is a	he o P re Iso a	con egis adc	itents ster. 7 ded to	s of t The p o the	he a prev e acc	addr ious cum	essec s prod ulator	1
Words	1																		
Cycles																			
						Сус	le Tim	ings	s for a	Sing	le ins	truct	tion						
		F	PI/DI		PI/D	Cyc DE	le Tim F	ings PE/D	s for a	Sing Pl	le ins E/DE	truci	tion F	PR/DI		P	R/DI	E	
		F	PI/DI 1		PI/D 2+0	Cyc DE d Cyc	le Tim F	ings PE/D 1+p ings	a for a	Sing Pl 2- Reps	le ins E/DE ⊦d+p		tion F	P R/DI 1		P	R/DI 2+d	E	
		F	Pi/Di 1		PI/D 2+c 1+n+	Cyc DE d Cyc	le Tim F le Tim	ings PE/D 1+p ings n+p	s for a	Sing Pl 2- Repe	le ins E/DE ⊧d+p eat Ex +nd+j		tion F	PR/DI 1 n		P	R/DI 2+d +n+n	E	
Example	M C M	IPYA Or IPYA	PI/DI 1 n DA1	 	PI/D 2+c 1+n+ ; (; I	Cyc DE d Cyc nd DP =	le Tim le Tim = 6,	ings PE/D 1+p ings n+p PM	s for a s for a = 0) auxil	Sing Pl 2- Repe	le Ins E/DE +d+p eat Ex +nd+	ecut	tion f tion	PR/DI 1 n	onta	P 1-	R/DI 2+d +n+n	Ed	
Example	M C M	F MPYA Or MPYA	PI/DI 1 DA1 * Data 1emory 781	r13	PI/D 2+c 1+n+ ; (; I Before	Cyc PE d Cyc nd DP =	le Tim le Tim = 6, urren ruction 7	ings PE/D 1+p ings n+p PM it a	s for a s for a = 0) auxil	Sing Pl 2- Repo 1+n 1+n D Me	e ins E/DE +d+p eat Ex +nd+ y re ata mory 81	ecut gis	tion I tion	PR/DI 1 n	Donta	P 1- ins ion 7h	R/DI 2+d +n+n	Ed	
Example	M C M	F MPYA Or MPYA	PI/DI 1 DA1 * Data lemon 781 T	r13	PI/D 2+c 1+n+ ; (; I Before	Cycc DE d Cycc nd DP = f cu e Instr	le Tim le Tim = 6, urren ruction 7	ings PE/D 1+p ings n+p PM 1t a	s for a s for a = 0) auxi]	Sing Pl 2- Repo 1+n Liar D Ma 7	e Ins E/DE +d+p eat Ex +nd+ y re ata mory 81	ecul ogis	tion F tion	PR/DI 1 n	onta	P 1- ins ion 7h 6h	R/DI 2+d +n+n	Ed	
Example	M C M	IPYA or IPYA MPYA	PI/DI 1 DA1 * Data femon 781 T P	r13	PI/D 2+c 1+n+ ; (; I Before	Cyc DE d Cyc nd DP = if cu e Instr	le Tim le Tim le Tim = 6, urren ruction 71 6 36	ings PE/D 1+p ings n+p PM at a h	s for a	Sing Pl 2. Repo 1+n 1+n D Me 7	e Ins E/DE +d+p eat Ex +nd+ y re ata mory '81 T P	ecut gis	tion F tion Aff	PR/DI 1 n	onta	P 1- ins ion 7h 6h 2Ah	R/DI 2+d +n+n	Ed	
Example	M C M	IPYA Or IPYA M	PI/DI 1 DA1 * Data lemon 781 T P ACC	r13	PI/D 2+c 1+n+ ; (; I Before	Cycc DE d DP = if cu e Instr	le Tim le Tim le Tim = 6 , urren 71 6 36 54	PE/D 1+p ings n+p PM at a h h	s for a s for a = 0) auxil	Sing Pl 2- Repo 1+n D Me 7	e Ins E/DE +d+p sat Ex +nd+ y re ata mory 81 T P CC [(ecut gis	tion f tion ste	PR/DI 1 n r cc ter Ins	onta	P 1- ins ion 7h 6h 2Ah 8Ah	R/DI 2+d +n+n	Ed	

Syntax	[label]	MPYK col	nstant				
Operands	–4096 ≤ cor –2 ¹² ≤ cons	nstant ≤ 40 tant ≤ 2 ¹² –	95 1				
Execution	(PC) + 1 → (T register)	PC × constant ·	→ P register				
	Not affected	by SXM.					
Encoding	15 14	13 12 11	10 9 8	76	5 4 3	2 1	0
	1 0	1		13-Bit Constan	t		
Description	The content result is loa sign-extend	s of the T reg ded into the ed before m	gister are mult P register. T nultiplication, r	iplied by the s he immediat egardless of	signed, 13-bi e field is rigl ^f SXM.	t constan ht-justifie	t. The d and
Words	1						
Cycles							
		Су	cle Timings for	a Single Instru	ction		
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE	:

FIJDI	FIJDE	FL/DI	FL/DL	FN/DI	FNUL
1	1	1+p	1+p	1	1
	Cycl	e Timings for a	a Repeat Exec	ution	
		not rep	eatable		

Example MPYK -9



Syntax	D Ir	Direct ndire	t: ct:	[la [la	bel] bel]		MPY MPY	s a s {	<i>lma</i> ind}	[, ne	xt AF	? <i>P</i>]						
Operands	0 0) ≤ dr) ≤ ne	na ≤ ∋xt Al	127 RP ≤	7													
Execution	() (/ () A	PC) - ACC <u>)</u> T reg	+ 1 →) – (s jister) s C a	 PC hifted) × (d and C 	d P re Ima) DV; at	egist → P ffecte	er) → regis ed by	• AC ster	SC Mar	nd Pl	М.							
Encoding		15	14	13	12	11	10	9	8	7	6	1	5	4	3	2	1	0
	Direct:	0	0	1	1	1	0	1	1	0		Da	ta M	lemor	y Ado	lress		
	Indirect:	0	0	1	1	1	0	1	1	1			See	Sect	ion 4	1		
Description	T d u m	The c lata n lict, sl nulate	onter nemc nifted or.	nts of ory loo l as d	the cation lefine	T reg n. Th ed by	gister ne res 7 the F	are ult is PM s	multi plac tatus	plied ced in s bits	d by t h the s, is a	he Pre Iso	con egis sut	tents ter. 7 otrac	s of t The j ted f	he a prev rom	iddr ious the	essed prod- accu-
Words	1																	
Cvcles																		
	ſ					Сус	le Tim	ings	for a	Sing	le Insi	truc	tion		and and]
	[P	PI/DI		PI/D	Cyc E	le Tim	ings PE/DI	for a	Sing Pi	le Inst E/DE	truc	tion I	PR/DI		P	R/DE	
		P	91/DI 1 [']		Pi/D 2+c	Cyc E	le Tim	ings PE/DI 1+p	for a	Sing Pi 2·	l e Ins t E/DE ⊦d+p	truc	tion I	PR/DI		P	R/DE 2+d	
	-	P	PI/DI 1 [/]		PI/D 2+c	Cyc E d Cyc	le Tim F le Tim	ings PE/DI 1+p ings	for a for a	Sing Pl 2- Repe	le Ins E/DE ⊦d+p eat Ex		tion I tion	PR/DI		P	R/DE 2+d	
		P	PI/DI 1 [′] n		PI/D 2+c 1+n+	Cyc E d Cyc nd	le Tim F	ings PE/DI 1+p ings n+p	for a for a	Sing Pi 2: Repe	le Ins E/DE ⊦d+p eat Ex +nd+p		tion I tion	PR/DI 1 n		₽ 1+	R/DE 2+d ⊦n+n	E d
Example	M	PYS	PI/DI 1 ' n DATI	.3	PI/D 2+c 1+n+ ; (Cyc FE d Cyc nd DP =	le Tim le Tim le Tim	PE/DI 1+p ings n+p PM	for a for a = 0)	Sing Pl 2- Repe	le Ins E/DE +d+p eat Ex +nd+p	ecut	tion I	PR/DI 1		P	R/D 2+d ⊦n+n	=d
Example	M O M	P IPYS IPYS	PI/DI 1 ' n DAT]	.3	PI/D 2+c 1+n+ ; (; I	Cyc E d Cyc nd DP = f cu	le Tim le Tim le Tim = 6, urrer	ings PE/DI 1+p ings n+p PM at a	for a for a = 0) uxil	Sing Pl 2- Repe 1+n	le Ins E/DE +d+p eat Ex +nd+p y re	ecut gis	tion I tion	PR/DI 1 n	onta	P 1⊣ ins	R/DB 2+d ⊦n+n	=d
Example	M O M	P IPYS or IPYS	n DATI *		PI/D 2+c 1+n+ ; (; I Before	Cyc of Cyc nd DP = f cu o Instr	le Tim le Tim = 6, urrer uction	ings PE/DI 1+p ings n+p PM nt a	for a for a = 0) uxil	Sing Pl 2- Repo 1+n	le Ins E/DE +d+p eat Ex +nd+p y re	ecut gis	tion tion	PR/DI 1 n r co er Ins	nta	P 1+ ins on 7h	R/DE 2+d ⊦n+n 781	d
Example	M O M	F PYS or IPYS [M	n DATJ * Data emory 781	.3	PI/D 2+c 1+n+ ; (; I Before	Cyc E d Cyc nd DP = f cu f cu	le Tim le Tim = 6, urrer uction 7t	ings PE/DI 1+p ings n+p PM t a	for a for a = 0) uxil	Sing Pl 2- Repo 1+n 1+n 0- Mei 7	le Ins E/DE +d+p eat Ex +nd+p y re ata mory B1	gis	tion tion Aft	PR/DI 1 n r co er Ins	nta	P 1+ ins on 7h	R/DE 2+d ⊷n+n 781	d
Example	M O M	F PYS or IPYS [M	PI/DI 1 ' DATJ * Data emory 781 T	.3	PI/D 2+c 1+n+ ; (; I Before	Cyc Cyc Cyc nd DP = f cu f nstr	le Tim le Tim = 6, urrer uction 7t	PE/DI 1+p ings n+p PM nt a	for a for a = 0) uxil	Sing Pl 2- Repe 1+n Da Mei 7	le Ins E/DE +d+p eat Ex +nd+p y re ata mory B1 T	gis	tion tion Aft	PR/DI 1 n r co er Ins	nta	P 14 ins on 7h 6h	R/DE 2+d +∩+∩ 781	d
Example	M O M	P PYS or PYS	PI/DI 1 DAT1 * Data emory 781 T P	.3	PI/D 2+c 1+n+ ; (; I Before	Cyc E d Cyc nd DP = f cu	le Tim le Tim = 6, urrer uction 7t 6 36	Ings PE/DI 1+p ings n+p PM at a	for a for a = 0) uxil	Sing Pl 2- Repo 1+n Di Mer 7	le Ins E/DE +d+p pat Ex +nd+f y re ata mory B1	gis	tion tion	PR/DI 1 n r co er Ins	nta	P 1+ ins on 7h 6h 2Ah	R/DE 2+d +n+n 781	= d

Syntax		Direc ndire	t: ect :	[label] [label]	1	MPYU MPYU	<i>dma</i> {ind]	a } [, ne	ext ARP]							
Operands	C)≤d)≤n	ma ≤ [·] ext AF	127 RP ≤ 7												
Execution	(L	PC) Jnsig	+ 1 → gned (PC T registe	er) × u	ınsign	ed (dn	na) →	P regi	ster						
Encoding		15	14	13 12	11	10	98	7	6	54	3	2	1	0		
	Direct:	1	1	0 0	1	1	1 1	0	D	ata Mem	ory Ad	dress	6			
	Indirect:	1	1	0 0	1	1	1 1	1		See Se	ction 4	1.1				
Description	t ix it s r t u	The tents ster. Instru The shoul Shoul The I produ	unsign of the Note liction, shifter regist d not MPYU ucts, s	ed conte address that the with the at the ou er when be used instructi uch as w	ents o ed da multi MSB itput o PM = if uns ion is /hen r	of the ta me plier a of bo of the I = 3 (rig signed partic multipl	regis mory lo acts as th ope regis ht-shif produ ularly ying ty	ster a ocatic a a 1 erands ster w ft by 6 ucts a usefu wo 32	re multi on. The i 7 ×17-b s forced ill alway 5 mode) are desir ul for co 2-bit nun	plied by result is it signe I to zerc /s invok . Theref red. omputing nbers to	y the place d mu o e sigr fore, f g mul o yielc	unsi ed in iltipli n-ext this s ltiple	gnec the f ier fo tensi shift shift 4-bit	r con- r reg- r this on on mode cision prod-		
Words	1	l														
Cycles																
					Cycl	ie Timiı	ngs for	a Sing	le Instru	ction						
		1	PI/DI	PI/C	DE	PE	E/DI	Р	E/DE	PR/I	וכ	P	PR/DE			
			1	2+	d	1	+p	2	+d+p	1			2+d			
					Cyc	le Timii	ngs for	a Rep	eat Exec	ution						
			n	1+n-	+nd	l n	+p	1+r	n+nd+p	n		1.	+n+nc	1		



Syntax	[lab	el]	NE	G												
Operands Execution	Non (PC) (AC)	e) + 1 - C) × -	→ PC 1 <i>→ /</i>	ACC												
	Affe Affe	cts O\ cts C.	/; affe	ected	by C	OVM.										
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	0	0	1	1	1	0	0	0	1	0	0	0	1	1
Description	The (2s OVN OVN to ze to or	conte compl $\Lambda = 1$ $\Lambda = 0, 1$ ero by ne if th	nts of emer , the the re this in ne acc	the acc acc sult i nstru cumu	accu he C sumu s 800 ction Ilator	mula DV bi lator 0000 i for a	tor tis co 00h all n als	are i set nten . Thi onze zero	repla wher ts a e car ero va	ced tak ire ro ry bit alues	with i king t eplac t C or s of tl	its ari he N ced N n the he ac	thmet EG of with 7 TMS3 cumu	ic co f 800 7FFF 320C Ilator	mple 000 FFF 2x is and	ement 00h. li Fh. li s reset l is set
Words	1															
Cycles																

Cycle Timings for a Single Instruction													
PI/DI	PI/DE	PI/DE PE/DI PE/DE PR/DI											
1	1	1+p	1+p 1+p 1 1										
	Cycle Timings for a Repeat Execution												
n	n	n+p	n+p	n	n								

NEG



Syntax	[<i>la</i> i	bel]	N	OP												
Operands Execution	Nor (PC	ne ;) + 1	→ PC	;												
Encoding	15 0	<u>i 14</u> 1	13 0	12 1	11 0	10 1	9 0	8	7 0	6 0	5 0	4 0	3 0	2 0	1 0	0
Description	No funo moo dma	opera ctions de; N(a = 0.	ation i in the DP ha	s pei sam sthe	form ie ma sam	ied. ⁻ annei ie ope	The r as code	NO the l e as	P ins MAR MAF	truct inst inst	tion a ructio ne dir	affect on in t rect a	s only he di ddres	y the rect a sing	PC addr mod	. NOP essing de with

The NOP instruction is useful as a pad or temporary instruction during program development.

Words

Cycles

Cycle Timings for a Single Instruction													
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE								
1	1	1+p	1+p	1 1									
	Cycle Timings for a Repeat Execution												
n	n	n+p	n+p	n	n								

Example

1

NOP

Assembly Language Instructions

Syntax	[labe	/] NC	DRM		{ind	} (TM	IS32	0C2	5)									
Operands Execution	None TMS320C25:																	
	(PC) If (AC The Else, The (AC Mod Else	+ 1 → CC) = $(1 \rightarrow 1)$ if (AC n 0 → C) × 2 dify AF 1 → T ts TC.	 PC 0: TC; C(31 TC, TC, A A	I)) X ACC, P) a:	OR s sp	(ACC ecifie	(30) d;) = C):									
Encoding	15	14	13	12	11	10	٩	8	7		3	5	А		3	2	1	0
milocumg	1	1	0	0	1	1	1	0	, 1	Γ	Mo	dify	AR	Т	0	0	1	0
	a mai numb mine the sa nate t	d in th ntissa per mu if bit 3 ame, 1 the ex	ie acc a and ust be 30 is p they a ctra si	an o four part o are b ign b	nd. A of th oth	or. No onent ACC b le ma sign l	rma . To .it 31 gnitu bits,	do ti is ex ude c and	y a f his, kclu or pa the	th siv art ac	ed-p en ve-C of t	oin nagi DRe the mul	nit nur nitud ed wif sign ator i	nbe le o th A ext is le	ens	>para sign bit 3 ion. hifte	ates -exte 0 to If the d to	it into anded deter- ay are elimi-
	The AR(ARP) is modified as specified to generate the magnitude of the expo nent. It is assumed that AR(ARP) is initialized before the normalization begins The default modification of the AR(ARP) is an increment.													expo- ∍gins.				
	Multip norma RPT o auton for the tive a	ole ex alize a or RP natica e rem nd ne	ecuti a 32- TK do Illy wi ainde gativ	ons bit r bes r hen t er of re 2s	of th numl not c the r the r	ne NC ber ir ause norma repea mplen	RM the exe aliza t loc nent	inst acc cutio tion pp. N num	ruct umi on of is co ote nber	tior ula f N om tha rs.	n m ator. OR iple at N	ay Alf M te te, IOF	be re thoug o fall no op RM fu	equ gh out per inct	ired usin t of t atio	to o ng Ni ihe re n is p s on	omp ORN epea perfo both	letely I with It loop med posi-
Words	1																	
Cycles			\sim															
	Cycle	e Timings for a	a Single Instru	ction														
-------	-------	-----------------	-----------------	-------	-------	--	--	--	--	--	--							
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE													
1	1	1+p	1+p 1 1															
	Cycl	e Timings for a	a Repeat Execu	ution														
n	n	n+p	n+p	n	n													

Example 1	31-Bit Normalization	1:						
	LARP 1 LARK 1,0 LOOP NORM *+ BBZ LOOP	;Use AR1 for exponent storage. ;Clear out exponent counter. ;One bit is normalized. ;If TC = 0, magnitude not found yet.						
Example 2	15-Bit Normalization	1:						
Εχαπιριο Ζ	ARP 1 LARK 1,15 RPTK 14 NORM *-	;Use AR1 to store the exponent. ;Initialize exponent counter. ;15-bit normalization is specified ;(yielding a 4-bit exponent and ;16-bit mantissa). ;NORM automatically stops shifting						
		;when the first significant magnitude ;bit is found, performing NOPs for ;the remainder of the repeat loop.						

The first method is used to normalize a 32-bit number and yields a 5-bit exponent magnitude. The second method is used to normalize a 16-bit number and yields a 4-bit exponent magnitude. If the number requires only a small amount of normalization, the first method may be preferable to the second. This results because Example 1 runs only until normalization is complete. Example 2 always executes all 15 cycles of the repeat loop. Specifically, Example 1 is more efficient if the number requires five or less shifts. If the number requires six or more shifts, Example 2 is more efficient.

Syntax	[Direc ndire	t: ect:	[<i>label</i>] OR <i>dma</i> [<i>label</i>] OR {ind} [, <i>next ARP</i>]												
Operands	() ≤ di) ≤ ne	ma ≤ 12 ∋xt ARF	27 P ≤ 7												
Execution)) 1	(PC) (ACC (ACC Not a	+ 1 → F (15–0)) (31–16 ffected	PC OR dr)) → A0 by SXM	na → CC(3 M.	ACC 1–16	C(15)	5—0)								
Encoding		15	14 1	3 12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	1 (0 0	1	1	0	1	0		Data N	lemory	/ Add	ress		
	Indirect:	0	1 (0 0	1	1	0	1	1		Se	e Secti	on 4.	1		
Description Words Cycles		The lo dress ORec by thi	ow-orde ed data I with al s instru	er bits c a memo I zeros. ction.	of the ory Ic Ther	accu ocatio efore	imu n. [–] e, the	lator The h e upp	are iigh- er h	ORed order alf of t	with bits o he ac	the co of the cumu	onte acc lator	nts o cumu is u	of th Ilato naff	e ad- or are ected
					Сус	le Tim	ings	for a	Sing	le Instr	uction					
		F	PI/DI	PI/E	DE	F	PE/D	1	P	E/DE		PR/DI		PF	R/DE	
			1	2+	d		1+p		2	+d+p		1		2	2+d	
				<u> </u>	Сус	le Tim T	ings	for a	Repe	eat Exe	cution					
			n	1+n-	⊦nd	<u> </u>	n+p		1+n	i+nd+p	1	n		1+	n+nd	
Example		DR Dr DR*	DAT8	:	;(DP ;Wher ;1032	= 8) ce c	curi	rent	au	ixili	ary	regi	ste	rc	cont	ains
		М	Data lemory 1032	Befor	e Instr	uction)F000l	h		M 1	Data emory 032		ter Ins	tructio 0F0	on 00h		
			ACC X		1	00002	!h		A				10F0	002h		

2

Syntax	[lab	e/]	OF	R	con	stant		[,shi	ft]								
Operands	16-bi 0 ≤ s	it con hift ≤	stant 15 (d	: defai	ults to	o 0)											
Execution	(PC) (ACC (ACC	+ 2 - C(30- C(31)	→ PC -0)) C) <i>→ A</i>	;)R [c \CC(onsta (31)	ant x :	2 ^{shif}	t] →	ACC	C(30-	-0)						
	Not a	affect	ed by	/ SXI	М.												
incoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	1	1	0	1		Shift			0	0	0	0	0	1	0	1	
	16-Bit Constant																
Description	The I resul the s lator	left-sl It is le hiftec are u	hifted ft in th d valu naffe	l 16-l ne ac le are	oit im cumi trea . Note	media ulator ted as e that	ate o Lov s ze the	cons w-or roes mos	tant i der b . The t sigr	s OR its be corre nifica	led w low a espoi nt bit	ith th Ind hi Inding of the	e aco igh-o j bits e acc	cumu rder of the umu	ulato bits e aco lato	or. Th abov cumi r is no	ie /e J-

affected, regardless of the shift code value.

Words

Cycles

	Cycl	e Timings for	a Single Instru	ction									
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE								
2	2	2+2p	2+2p	2	2								
	Cycle Timings for a Repeat Execution												
	not repeatable												

Example

ORK 0FFFFh,8



Syntax	נ ו	Direc ndire	et: Bot:	[ibel] ibel]		OUT OUT		<i>dma</i> {ind}	, PA , PA	[, <i>nex</i>	t AR	P]				
Operands	())≤d)≤n)≤p	lma ≤ lext Al	127 RP ≤ Idres	; 7 is PA	. ≤ 1:	5										
Execution	(F (PC) Port) → (dma	+1- addre addre ı) → d	PC ss P/ ss bi lata b	A → us A1 ous D	add 15 015 -	ress I A4 – D0	bus	A3 -	- A0							
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	1	1	1	0		Port A	ddres	SS	0		Data	Mem	ory A	ddress	3	
	Indirect:	1	1	1	0		Port A	ddres	SS	1		S	ee Se	ection	4.1		
Words Cycles	5 7 1	spec STRI write see	ified I B, R/V . OUT Appe	/Op¢ ⊽, an¢ is a s ndix	ort. T d RE single E).	The ADY e-cy	IS lin / timir cle in:	e go ngs a struc	oes I are ti ction	low t he sa whe	o indi me as n in th	cate s for e PI/	an I an ex DI m	/O a tterna emo	cces al da ry co	s, ar ta mo nfigu	nd the emory ration
						Сус	cle Tin	nings	s for a	a Sing	le Inst	ructio	on				
			PI/DI		PI/D	E		PE/D)	P	E/DE		PR/	DI	F	PR/DE	
	:		1+i		2+d	l+i		2+p+	+i	3+	d+p+i		1+	i		2+d+i	
					0	Cyc		nings	s for a	a Rep	eat Exc	Scutio	on	.!			
					20+00	1+11		-n+p-	+111	1+2	+ni	<u>'</u>	()+(21		
Example	(DUT	78h	1,7	;(;m ;a	DP nemo nddr	= 4) ry lo ess	Out ocat 7.	tput tion	dat 78h	a wo to j	rd s peri	tore pher	ed in al d	n da on pe	ta ort	
	Ċ	DUT	*,0	Fh	;0 ;a ;a	outp luxi lddr	ut da liar ess (ata y re)Fh.	wor egis •	d re ter	feren to pe	nced erip	by hera	curi 1 oi	cent n po:	rt	

Syntax	[labe	ə/]	PA	С												
Operands Execution	None (PC) (shifte	+ 1 - ed P	→ PC regis	ter) -	→ A(CC										
	Affec	ted b	y PM	l.												
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	1	0	1	0	0

Description The contents of the P register are loaded into the accumulator, shifted as specified by the PM status bits.

Words

Cycles

	Cycl	e Timings for a	Single Instruc	ction	
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
1	1	1+p	1+p	1	1
	Cycl	e Timings for a	a Repeat Execu	ution	
n	n	n+p	n+p	n	n

Example

PAC

1

;(PM = 0)





Syntax	[labe	e/]	PO	Р												
Operands Execution	None (PC) (TOS $0 \rightarrow 7$ Pop s) → A ACC(: stack	PC CC(31 –1 one l	15 — 6) evel.	0)											
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	1	1	1	0	1

Description The contents of the top of the stack (TOS) are copied to the low accumulator, and the stack is popped after the contents are copied. The upper half of the accumulator is set to all zeros.

The hardware stack is a last-in, first-out stack with eight (TMS320C2x) locations. Any time a pop occurs, every stack value is copied to the next higher stack location, and the top value is removed from the stack. After a pop, the bottom two stack words will have the same value. Because each stack value is copied, if more than seven pops (due to POP, POPD, or RET instructions) occur before any pushes occur, all levels of the stack contain the same value. No provision exists to check stack underflow.

Words

Cycles

	Cycl	e Timings for a	Single Instruc	ction	
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
1	1	1+p	1+p	1	1
	Cycl	e Timings for a	Repeat Execu	ution	
n	n	n+p	n+p	n	n

Example



1



Syntax	Direct Indire	:: ct:	[label] [label]	P P	OPD OPD	<i>dma</i> {ind}	[, ne	xt ARF	7					
Operands	0 ≤ dr 0 ≤ ne	na ≤ 12 ext ARF	27 [⊃] ≤ 7											
Execution	(PC) - (TOS) POP s	+ 1 → I) → dm stack o	⊃C ia ine leve	ı.										
Encoding	15	14 1	3 12	11	10 9	8	7	6	5	4	3	2	1	0
-	Direct: 0	1 ·	1 1	1	0 1	0	0	[Data M	lemor	y Adc	iress		
	Indirect: 0	1	1 1	1	0 1	0	1		See	Sect	ion 4.	.1		
Description	The va specif locatio previo provis	alue fro ied by ons (TM ous inst sion exi	om the to the ins MS3200 truction ists to c	op of th truction C2x) of POP. heck s	e stac n. The the s The k tack u	k is tra value tack. ⁻ owest inderf	ansfe es ar The I stac Iow.	erred in e also hardwa k locat	to the popp are st ion re	e data bed in ack i emai	a me n the Is de ns u	e lov scril scril	'y loc ver s bed i ecteo	ation even in the d. No
Words	1													
Cycles														
				Cycle	Timine	e for a	Sing	le inetri	uction					
	P	I/DI	PI/C	DE	PE/		P	E/DE		PR/DI		P	R/DE	
		1	1+	d	1+	р	2.	+d+p		1			1+d	
			1	Cycle	Timing	is for a	Repe	eat Exec	ution					
		n	n+r	nd	n+	р	1+n	i+nd+p		n			n+nd	
Example	POPD Or POPD	DAT1(00 ; (;] Before li	DP = f cur nstructio	8) rent n	auxi	liar	y reg	iste: After	r co Instru	nta: ction	ins	1124	4.
	Da Men 112	nory		5	5h		Data Memo 1124	bry			92	2h		
	Sta	ck		9 7 4 8 7	2h 2h 8h 4h 1h 5h		Stack				72 8 44 81 75 32	h h h h		

32h

0AAh

0AAh

0AAh

Syntax	Di Ind	irect: direct:	[PS PS	HD HD	<i>dma</i> {ind}	[, <i>ne</i> >	xt ARF	?]					
Operands	0 : 0 :	≤ dma ≤ ≤ next Al	127 RP → 7											
Execution	(d (P Իւ	lma) → T PC) + 1 → ush all st	OS ► PC ack locati	ons dov	vn on	ie lev	el.							
Encoding		15 14	13 12	11 1) 9	8	7	6	5	4	3	2	1	0
	Direct:	0 1	0 1	0	0	0	0		Data M	emory	y Add	ress		
	Indirect:	0 1	0 1	0	0	0	1		See	Secti	on 4.	1		
Description	Th fei se Pl	he value f rred to th even loca USH. The	from the c le top of t ations (TM e lowest s	lata me he stac IS320C stack loo	mory k. Th 2x) c catior	locat e valu of the n is lo	ion sp ues a stac st.	becifie re also k, as o	d by t o pus descr	he ir hed ibed	nstru dow in tl	ctio n in he ii	n is t the nstru	trans- lower uction
Words	1													
Cycles														
				Cycle 1	Iming	s for a	Singl	e Instru	ction					
		PI/DI	PI/C	E	PE/C	DI	PE	DE/DE	F	PR/DI		P	R/DE	
	⊢	1	2+0		1+p imina	s for a	2+ Rene	d+p	ution	1			2+d	
	-	n	1+n+	nd	n+p		1+n-	+nd+p		n		14	n+n	d
Example	PS Or PS	SHD DAT - SHD *	127 ;(DP = 3 f curr) ent	auxi	liary	y regi	ister	cor	ntai	ns	511	•
		Data	Before In	struction	-		Data		After II	nstruc	tion	-		
		Memory 511	L	65	י	١	Vemor 511	у 🗌			65			
		Stack		2 33 78 99 42 50	ו ו ו ו ו	:	Stack				65 2 33 78 99 42	n n n n		
				0							50			

Syntax	[labe	ə/]	PL	JSH													
Operands	None)															
Execution	(PC) Push (ACC	+ 1 - all s 2(15-	→ PC tack -0)) -	; locati → TO	ions S	dowr	n on	e lev	/el.								
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	-
	1	1	0	0	1	1	1	0	0	0	0	1	1	1	0	0	
																	-

Description The contents of the lower half of the accumulator are copied onto the top of the hardware stack. The stack is pushed down before the accumulator value is copied.

The hardware stack is a last-in, first-out stack with eight locations (TMS320C2x). If more than eight pushes (due to CALA, CALL, PSHD, PUSH, or TRAP instructions) occur before a pop, the first data values written will be lost with each succeeding push.

Words

Cycles

	Cycle Timings for a Single Instruction												
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE								
1	1	1+p	1+p	1	1								
	Cycl	e Timings for a	a Repeat Execu	ution									
n	n	n+p	n+p	n	n								

Example

PUSH:

1



Syntax	[labe	/]	RC														
Operands Execution	None (PC) 0 → c Affect	+1 arry⊺ ts C.	► PC bit C	in st	atus	regis	ster	ST1									
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	1	1	0	0	1	1	1	0	0	0	1	1	0	0	0	0	
Description Words Cycles	The c also b 1	arry I be loa	bit C aded	in sta direc	atus ctly b	regis by the	ter :	ST1 T1 a	is re nd S	set t	o log struc	ic zer	o. Th	e ca	rry b	it may	'
					Сус	le Tin	nings	s for a	ı Sinç	gle In	struct	tion					
	F	PI/DI		PI/C	ЭE		PE/D)	F	E/DE		PR/	DI	F	PR/DI		
		1		1			1+p			1+p		1			1		
					Сус	le Tin	nings	s for a	a Rep	eat E	xecut	lion					
		n		n			n+p			n+p		n			n		
Example	RC			;1	The o	carr	y b:	it C	is	res	et t	o log	gic :	zero	•		

Syntax	[labe	ə/]	RE	т												
Operands	None)														
Execution	(TOS Pop ៖	6) → F stack	PC one le	evel												
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	1	0	0	1	1	0
Words Cycles	stack tines. 1	is the	en poj	pped	d one	eleve	egis I. RI	ET is	S USE	ed wi	th C	ALA a	nd CA	ALL f	orsu	ibrou-
					Сус	le Tim	ings	for a	a Sing	gle in	struc	tion				
		PI/DI		PI/D)E		PE/D	I	F	PE/DE		PR/	/DI	F	PR/DE	
		Destina	tion on	-chip	RAM	:										
		2		2			2 + p			2 + p		2	2		2	
		Destina	tion on	-chip	ROM	i:										
		3		3			3 + p			3 + p		3	1		3	
		Destina	tion ex	terna	l men	nory:										
	:	3+p		3+	р	3	3 + 2	0	3	3 + 2p		3 +	·р	;	3 + p	

3 + p	3 + p	3 + 2p	3 + 2p	3 + p	3
	Cyc	le Timings for a	a Repeat Execu	ition	
		not rep	eatable		

RET	Before Instruction
PC	96h
Stack	37h 45h 75h 21h 3Fh 45h 6Eh
	6Eh

	After Instruction
PC	37h
Stack	45h 75h 21h 3Fh 45h 6Eh 6Eh

Syntax	[lab	el]	RFS	SM												
Operands Execution	Non (PC) 0 →	e) + 1 → FSM s cts FSI	► PC status M.	s bit	in st	atus ı	regis	ster (ST1							
Encoding	15 1	14 1	13 0	12 0	<u>11</u> 1	10 1	9 1	8 0	7 0	6 0	5 1	4	3 0	2 1	1	0
Description	The nal F rece mod FSR is pu 3.9 1 load	RFSM SR pu bived, b le of op A/FSX p ulsed th for furt led by t	statu Ilses a put ra peratio pulse, ne firs her d the LS	s bit are r ther on. 1 , the t tim etail ST1	rese not re only The s se ir se ir s or and	ets the equire one same nputs KR is KR is the SFS	FS FS hold are load ope M in	M sta o initi R pu Is tru ther ted to ratio strue	atus ate t ilse i ue fo n in a out re n of ction	bit to he re s reo r FS2 a dor emai the s.	o logi eceiv quire X wh n't ca ns lo seria	c zero re ope ed to i len T> are sta w the al port	o. In the eration initiate (M = (ate. If ereafte t. FSM	is mo i for (i a c 2. Aft TXN ir. Se M ma	ode, each ontir er th I = 1 ee Se ay al	exter- i word nuous ie first , FSX action so be
Words	1															

Cycles

	Cycle Timings for a Single Instruction												
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE								
1	1	1+p	1+p	1									
	Cycl	e Timings for a	a Repeat Execu	ution									
n	n	n+p	n+p	n	n								

Example

RFSM

;FSM is reset, putting the serial port in a ;mode of operation where frame ;synchronization pulses are not required. ;This allows a continuous bit stream to be ;transmitted/received without FSX/FSR pulses ;every 8/16 bits.

Syntax	[lab	ə/]	Rł	HM												
Operands Execution	N (None PC)) →) +1- HM €	→ PC	C s bit i	n sta	tus re	əgis	ter S	5T1							
	ŀ	Affec	ts Hl	М.													
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	0	0	1	1	1	0	0	0	1	1	1	0	0	0
Words	ii F 1	nteri HM c	nal m xan a	iemo Iso b	ry bu e loa	t put	s its o by th	exte	rnal ST1 a	inter and	face SHM	in a inst	high- ructio	impe ns.	danc	e sta	ate.
Cycles																	
						Сус	ie Tin	nings	s for a	a Sin	gle In	struc	tion			Personal Science of Con-	
			PI/DI		PI/I	DE		PE/C)	F	PE/DE		PR	/DI		PR/DI	Ē
			1		1			1+p			1+p		1			1	
						Cyc	le Tin	nings	s for a	a Rep	oeat E	xecu	lion				

RHM

n

n

n+p

;HM is reset, implementing the TMS320C25 hold ;mode for on-chip program execution.

n

n

n+p

Syntax	[label]	ROL										
Operands Execution	None (PC) + 1 → (ACC(31)) - (ACC(30 – 0 (C, before R	PC → C))) → AC((OL) → A(C(31 –1 CC(0))								
	Affects C. Not affected	l by SXM.										
Encoding	15 14 1	13 12 1	1 10	98	7	6	5	4 ;	32	2 1	0	
	1 1	0 0	1 1	1 0	0	0	1	1 () 1	0	0	
Description	The ROL institute the carry instruction is	struction r y bit, and t s shifted ir	otates f he valu nto the	the accu e of the LSB.	umula carry	ator lef bit fro	t one m be	e bit. Tl fore th	ne MS e exe	3B is a cution	shifteo 1 of the	t e
Words	1											
Cycles												
		(Cycle Tin	nings for	a Sin	gle Inst	ructio	n				
	PI/DI	PI/DE		PE/DI	F	PE/DE		PR/DI		PR/D	E	
	1	1		1+p		1+p		1		1		
		(Cvcle Tir	ninas for	a Reg	beat Exc	ecutic	n				

ROL

n

n



n+p

n+p

n

n

Syntax	[labe	9/]	RO	R													
Operands Execution	None (PC) (ACC (ACC (C, be	+ 1 → (0)) - (31–1 efore	PC → C I)) → ROR	• AC(C(30- ACC	-0) (31)											
	Affect Not a	ts C. ffecte	d by	SXN	1.												
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	•
	1	1	0	0	1	1	1	0	0	0	1	1	0	1	0	1	ļ
Description	The F into th instru	ROR in the car liction	nstru ry bit is sh	ctior , and ifted	n rota d the v into i	tes t value the l	he a e of t MSB	ccur he c	nula [.] arry	tor rig bit fro	ht c m b	one bit before	. The the e	LSE xecu	3 is s ition	shifte of th	ed 1e
Words	1																
Cycles																	
					Cycl	e Tin	ings	for a	Sing	le Inst	ruct	tion					
	F	PI/DI		PI/D	E		PE/DI		Ρ	E/DE		PR/I	DI	P	PR/DI	Ξ	
		4		4			4			4					4		

PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
1	1	1+p	1+p	1	1
	Cycl	e Timings for a	Repeat Execu	ution	
n	n	n+p	n+p	n	n
n	n	n+p	n+p	n	n

ROR



Syntax	[lab	e/]	ROVM												
Operands Execution	None (PC) 0 → Affec	e + 1 → OVM s cts OV	PC status bit M.	in s	tatus	regis	ter S	ST0							
Encoding	15	14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0 0	1	1	1	0	0	0	0	0	0	0	1	0
Description Words Cycles	The If an over OVM 1	OVM s overfi flowed I may s	status bit ow occur result is also be lo	is re rs wi plac oade	eset to th OV ed in ed by	o logi /M re the a the L	c ze set, accu ST a	ro, v the mul and	which OV ator. SOV	ı dis (ove M ir	ables erflow	the c flag) tions.	overfl is se	ow r t, ar	node. 1d the
				Сус	ie Tim	ings	ior a	Sing	le Ins	truct	ion				
		PI/DI	PI/C	DE		PE/DI		Ρ	E/DE		PR/	DI	P	R/DE	:
		1	1			1+p			1+p		1			1	
				Сус	le Tim	nings i	for a	Rep	eat Ex	ecut	ion				
		n	n			n+p			n+p		n			n	
Example	ROVM	I	;] ;t ;c	The the oper	overi overi atior	flow flow	mod mod	le b le c	oit O on an	VM ys	is re ubsec	eset, quent	dis ari	abl ithm	ing etic

1

Syntax	[Direc ndire	et: ect:	[a [a	abel] abel]		RPT RPT		<i>dma</i> {ind}	[, <i>ne</i> ;	kt ARI	-]					
Operands	()≤d)≤n	ma ≤ ext A	: 127 \RP ≤	: 7												
Execution	(PC) dma	+ 1 - ı(7–0	→ PC)) →	; RPT(C											
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	1	0	0	1	0	1	1	0		Data M	Nemor	y Ado	lress	, ,	
	Indirect:	0	1	0	0	1	0	1	1	1		Se	e Sect	ion 4	.1		

Description

The eight LSBs of the addressed data memory value are loaded into the repeat counter (RPTC). This causes the following instruction to be executed one time more than the number loaded into the RPTC (provided that it is a repeatable instruction). Interrupts are masked out until the next instruction has been executed the specified number of times. (Interrupts cannot be allowed during the RPT/next instruction sequence, because the RPTC cannot be saved during a context switch.) The RPTC counter is cleared on a RS.

RPT and RPTK are especially useful for repeating instructions, such as BLKP, BLKD, IN, MAC, MACD, NORM, OUT, TBLR, TBLW, and others.

Words

Cycles

	Cycl	e Timings for	a Single Instru	ction	
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
1	2+d	1+p	2+d+p	1	2 + d
	Cycl	e Timings for	a Repeat Exect	ution	
		not rep	eatable		

Example



Syntax	[label]	RPTK	constant						
Operands Execution	$0 \le \text{constant}$ (PC) + 1 \rightarrow Constant \rightarrow	≤ 255 PC RPTC							
Encoding	15 14 1 1 1 0	3 12 0 0	<u>11 10</u> 1 0	9 8 1 1	76	5 4 8–Bit (3 Constant	2 1	0
Description	The 8-bit im causes the fo loaded into t are masked o ber of times. quence, bec RPTC is clear RPT and RP BLKD, IN, M	mediate ollowing he RPT out until (Interru ause th ared on TK are AC. MA	e value is instructio C (provid the next in pts canno ie RPTC a RS. especially ACD. NOF	loaded n to be e ed that i nstructio t be allo cannot t useful fo 3M. OUT	into the executed it is a rep in has be wed duri be saved or repeat T. TBLR.	RPTC one time en execu ng the R during a ing instru TBLW, a	(repeat more th instructi ited the PT/next a contex uctions, and othe	counter). an the nu on). Inter specified instructio kt switch. such as f ers.	This Imber rrupts num- on se-) The BLKP,
Words	1	,	,	,	,,	, .			
Cycles	•								
			Cycle Tim	ings for a	a Single In	struction			
	PI/DI	PI/C	DE	PE/DI	PE/DE	F	PR/DI	PR/DE	
	1	1		1+p	1+p		1	1	
			Cycle Tim	ings for a	a Repeat E	xecution		L	
				not rep	eatable				
			<u></u>						
Example	LRLK AR2, LARP 2 ZAC MPYK 0 RPTK 2 SQRA *+ APAC	200h ;I ;C ;C ;F ;C	Load AR2 Clear the Clear the Repeat ne Compute 2	with t e accum e P reg ext ins {**2 +	he addr ulator. ister. tructio Y**2 +	ess of n 3 tim Z**2.	X. mes.		

Syntax	[la	bel]		RSXM												
Operands Execution	Nor (PC 0 –	ne C) + ` → SX ects	1 → ∣ (M się SXM	PC gn-exte	ensior	n moo	le st	atus	bit							
Encoding	41	E 4.	A 4	0 10	44	10	0	0	7	6	F		•	0	4	0
Encouning	1	1 1	<u>4 1</u> (0 0	1	1	9	0	0	0	0	4	0	2 1	1	0
Description Words Cycles	The pre SU The also	e RS esses IBT. e RS o be	SXM s sign struc XM i load	instruct extens: / ctions: / nstructi ed by tl	tion r sion c ADD, ion at he LS	esets on shi ADD ffects ST1 a	the fted T, A the nd S	SXN data DLK defin	/I sta mer , LA ition I ins	atus mory C, L of tl	bit t valu ACT, ne S	o log les fo , LAL FR in	ic ze r the K, SE struc	ro, v follo 3LK, tion.	which wing SUB SXM	sup- arith- , and I may
					Сус	le Tim	ings	for a S	Sing	le Ins	tructi	on				
		PI/[DI	PI/I	DE	F	PE/DI		PI	E/DE		PR/	DI		PR/DE	
		1		1			1+p			l+p		1			1	
					Сус	le Tim	ings	fora	Repe	at Ex	ecuti	on		T		
	L	n		<u> </u>		I	n+p		r	1+p		n		1	n	
Example	RSX	КM		; : ; :	SXM : subs	is re equer	eset nt i	, di nstr	sab uct	ling ions	siq	gn-ex	tens	ion	on	

Syntax	[labe	e/]	RT	0													
Operands Execution	None (PC) $0 \rightarrow 0$	+ 1 - TC te	→ PC st/cor	ntrol	flag	in sta	atus	regi	ster	ST1							
	Апес		•														
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	1	1	0	0	1	1	1	0	0	0	1	1	0	0	1	0	
Words Cycles	also 1	be loa	aded	by th	ie LS	ST1 a	ind S	STC	insti	ructio	ons.						
					Cyc	le Tim	ings	for a	Sing	jie ins	struct	ion					
		PI/DI		PI/D	E		PE/D		P	E/DE		PR/	DI	F	PR/DE		
		1		1		<u> </u>	1+p			1+p		1		1	1		
					Сус	le Tim	nings	for a	Rep	eat E	xecut	ion					
	<u> </u>	n		n			n+p			n+p		n			n		

RTC

;TC (test/control) flag is reset to logic zero.

Syntax	[label]	RTXM												
Operands Execution	None (PC) + 0 → T2 Affects	- 1 → XM tra s TXM	PC ansmit mode	mode bit.	stati	us b	it								
Encoding	15	14 1	3 12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0 0	1	1	1	0	0	0	1	0	0	0	0	0
Description Words Cycles	The R port tra ing pul plied.	TXM i ansmit lse). T TXM r	nstruct t section he tran nay als	ion re n in a smit c to be	esets mode opera loade	the wh tion ed by	TXN ere i is sta y the	1 sta t is c artec e LS ⁻	tus b ontro I whe Γ1 ar	it, wł Iled I n an id ST	nich c oy an exter ïXM ii	onfigi FSX (nal FS	ures (exte SX p ction	the rnal ulse s.	serial fram- is ap-
	[Cvc	le Tim	inas	for a	Sing	le ins	tructi	on				_
	PI	I/DI	PI/	DE		PE/D	1	P	E/DE		PR/I	DI	P	R/DE	
		1	1	1		1+p			1+p		1			1	
				Сус	le Tin	nings	for a	Rep	eat Ex	ecuti	on				
		n	r	า		n+p			n+p		n			n	

RTXM

;TXM is reset, configuring FSX as an input.

Syntax	[lab	e/]	RXF	,												
Operands Execution	None (PC) 0 → Affec	e +1 → XF ex cts XF.	PC ternal	flag	ı pin	and	stati	us bi	t							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	0	1	1	0	0
Words Cycles	may 1	also b	e load	led	by th	ne LS	ST1	and	SXF	instr	ructio	ns.		logi		0. 7
					Cycl	le Tim	ings	for a	Sing	le Ins	tructi	on				
		PI/DI		PI/DI	E		PE/D		Ρ	E/DE		PR/C	N	P	R/DE	
		1		1			1+p			1+p		1			1	
					Cyc	le Tim	ings	for a	Rep	eat Ex	ecuti	on				
		n		n			n+p			n+p		n			n	
Example	RXF			; XI	F pi	.n ar	nd s	tati	ıs b	it a	re r	eset	to	logi	.c z	ero.

Syntax	[Direct ndire	:: ct:	[la. [la.	bel] bel]		SAC SAC	H 6 H {i	<i>lma</i> ind}	[, sh [, sh	ift] ift[, l	next	ARP]]			
Operands) ≤ dr) ≤ ne) ≤ sh	na ≤1 ext AF lift ≤ 7	27 ₹P ≤ 7 (de	7 fault:	s to	0)										
Execution	(1	(PC) - 16 MS	⊦ 1 → 6Bs o	PC f (AC	C) ×	2 ^{sh}	ift 🛶	dma									
	١	Not af	fecte	d by	SXM	1.											
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	1	1	0	1		Shift		0		Data	a Mem	ory Ac	Idress		
	Indirect:	0	1	1	0	1		Shift		1		S	See Se	ction 4	4.1		
Description	ך s ו r	The S shifts t then mulate	ACH the en copie or itse	inst ntire es the elf re	ructic 32-b e upp main	on c it nu ber 1 is ur	opies umbe 6 bits naffeo	the r any of th ted.	enti /whe ne sh	ire a ere fr iftec	ccun om (I valu	nulato) to 7 e into	or inte bits e data	o a s on the i men	hifter e TM nory.	r, wh S32 The	iere it 0C2x. accu-
Words	1	I															
Cycles																	
						Сус	le Tin	nings	for a	Sing	le ins	tructi	on				
		Р	I/DI		PI/D	E		PE/DI		Ρ	E/DE		PR/	DI	P	R/DE	:
			1		1+0	1		1+p		2	+d+p		1			1+d	
						Сус	le Tin	n ings	for a	Rep	eat E>	ecuti	on				

SACH DAT10,4 ; (DP = 4)

n+nd

or

```
SACH *,4
```

n

; If current auxiliary register contains 522.

n

n+nd

1+n+nd+p



n+p

Syntax	C 	Direc ndire	t: ect:	[£ [£	abel] abel]		SACL SACL	<i>dma</i> {ind}	[, sı [, sl	hift] hift [, r	next /	ARP]]			
Operands) ≤ di) ≤ ni) ≤ sl	ma ≤ ext A hift ≤	127 RP	≤ 7 efault	ts to	0)									
Execution	(1	PC) 6 LS	+ 1 - SBs c	→ PC of (A(; CC) ×	: 2 ^{sh}	^{ft} → dr	na								
	١	Not a	ffecte	ed by	/ SXN	И.										
Encoding		15	14	13	12	11	10	98	7	6	5	4	3	2	1	0
	Direct:	0	1	1	0	0	Sł	ift	0		Data	Mem	ory A	dress	}	
	Indirect:	0	1	1	0	0	Sł	ift	1		S	ee Se	ection	4.1		
Description	ר א ג ר ר	The I TMS: ow-o nulat	low-c 320C order tor its	order 2x, a bits a self is	bits as spe are fil s una	of t ecifie led v ffect	he acc ed by tl vith zer ed.	umula ne shifi os, an	tor a t cod d the	are sh e, and high	nifted d sto -orde	l left red in er bits	0 tc n dat s are	7 b a me lost.	its c mor The	on the y. The accu-
words																
Cycles																
						Су	ie Timi	ngs for a	a Sinç	gle ins	tructi	on				
		F	PI/DI		PI/C	DE	PI	E/DI	P	E/DE		PR/	DI	F	PR/DI	Ξ
			1		1+	d	1	+p	2	2+d+p		1			1+d	
						Cy	le Timi	ngs for	a Rep	eat Ex	ecutio	on		—		
			n		n+r	10		+p	1+	n+na+	p	n			n+na	J
Example	2 C 2	SACL SACL ACC Data Memo	DA' *,: CX CX	T11, 1 Be	, 1 ; fore In 70	; (DI ; If struc 26384	p = 4 currention 421h 5h	it aux	ACC Data Mem 523	ary r CX [cy [egis Afte	ster er Instr 7C0	con ⁺ ructior 53842 84	tain 1 1h #2h	s 52	23.

Syntax	[Direc ndire	et: ect:	[abel] abel]		SAR SAR		AR AR	, <i>dma</i> , {ind	a }[, <i>n</i>	ext A	RP]				
Operands)≤d)≤a)≤n	lma ≤ uxilia ext A	: 127 ary reg \RP ≤	gister ; 7	r AR	≤7										
Execution	(PC) AR)	+ 1 - → di	→ PC ma	;												
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	1	1	1	0		AR		0		Data	. Mem	ory Ac	dress	3	
	Indirect:	0	1	1	1	0		AR		1		S	ee Se	ction	4.1		
Description	۲ م	The o dress	conte sed d	ents c lata m	of the nemo	des ory lo	ignat catio	ted a	auxil	liary I	regist	er (A	(R) a	re st	ored	in th	ne ad

When you are modifying the contents of the current auxiliary register in the indirect addressing mode, SAR ARn (when n = ARP) stores the value of the auxiliary register contents before it is incremented, decremented, or indexed by AR0.

Words

1

Cycles

	Cycl	e Timings for	a Single Instru	ction										
PI/DI	PI/DI PI/DE PE/DI PE/DE PR/DI PR/DE													
1	1+d	1+p	2+d+p	1	1+d									
	Cycl	e Timings for	a Repeat Execu	ution										
n	n+nd	n+p	1+n+nd+p	n	n+nd									



Syntax	[labe	∌/]	SE	BLK	con	stant	[, s	hift]								
Operands	16-bi 0 ≤ s'	t cons hift ≤	stant 15 (d	: defau	lts to	0)										
Execution	(PC) (ACC	+2-)-[co	PC onsta	; ant × :	2 ^{shift]}] → A	CC									
	If SX The If SX The	M = 1 en32 M = 0 en 0 ≤	: 2768 : : con:	≤ cor stant	nstar ≤ 65	nt ≤ 3 535.	276	7.								
	Affec Affec	ts OV ts C.	'; affo	ected	by C	DVM a	and	SXN	l.							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	1		Shift			0	0	0	0	Ó	0	1	1
							16	Bit Co	onstar	it						
Description	The i	mmed	diate	field	of the	e inst	ructi	on is	subi	racte	ed fro	m th	e acc	umu	lato	r. Th

Description The immediate field of the instruction is subtracted from the accumulator. The result replaces the accumulator contents. SXM determines whether the constant is treated as a signed 2s-complement number or as an unsigned number. The shift count is optional and defaults to zero.

Words

Cycles

	Cycl	e Timings for a	a Single Instru	ction	
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
2	2	2+2p	2+2p	2	2
	Cycl	e Timings for	a Repeat Execu	ution	
		not rep	eatable		

Example

SBLK 5,12

2



Syntax	[label]	SBRK cor	stant					
Operands Execution	0 ≤ constant (PC) + 1 → F AR(ARP) – 8	≤ 255 PC 3-bit positive	constant	→ A	AR(ARP)			
Encoding	15 14 13 0 1	3 12 11 I 1 1	10 9 1 1	8	7 6 5	4 3 8-Bit Constant	2 1	0
Description	The 8-bit imr lected auxilia The subtract an 8-bit posi	nediate valu ary register w ion takes pla tive integer.	ie is subtr vith the res ace in the	acte sult ro ARA	d, right-just eplacing the U, with the	ified, from tl auxiliary re immediate v	he curren gister cor value trea	tly se- ntents. Ited as
Words	1							
Cycles								
		Сус	le Timings	for a	Single Instru	ction		
	PI/DI	PI/DE	PE/DI		PE/DE	PR/DI	PR/D	E
	1	1	1+p		1+p	1	1	
		Сус	le Timings	for a	Repeat Exec	ution		
			no	t repe	atable			
Example	SBRK OFFh	; (AR	P = 7) ion			After Instructio	n	

AR7

Oh

After II

AR7

0FF01h

Syntax	[lab	<i>el</i>]	SC)												
Operands Execution	 (1	Non (PC) 1 →	ə +1→ carry	→ PC v bit C	;) in s	tatus	; regi	ster	ST1								
	,	Affec	cts C														
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	0	0	1	1	1	0	0	0	1	1	0	0	0	1
Description	ł	The be lo	carry adec	bit C I dire	in sta ctly b	atus i vy the	regist e LST	ter S 1 a	ST1 i: nd R	s set C in	to lo struc	gic o ctions	ne. T s.	he ca	rry b	it ma	iy also
Words	1	1															

Cycles

	Cycle Timings for a Single Instruction													
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE									
1	1	1+p	1+p	1	1									
	Cycl	e Timings for a	a Repeat Execu	ution										
n	n	n+p	n+p	n	n									

Example

SC

;Carry bit C is set to logic one.

Syntax	[<i>la</i>	bel]	SF	Ľ												
Operands Execution	No (PC (AC (AC 0 -	ne C) + 1 - CC(31) CC(30- → ACC ects C.	→ PC) → (-0)) - (0)	; C → AC	C(3 [.]	1–1)										
-	NU	t anect	euby		vi Dit.											
Encoding		5 14 I 1	13 0	12 0	11 1	10 1	9	8 0	7 0	6 0	5 0	4	3	2 0	1 0	0
Description	The car shi	e SFL i nt bit is fted int	nstru fillec o the	ction d with carry	shift n a z / bit (s the ero. C). N	enti On f lote	re a the ⁻ that	CCUM FMS SFL	nulat 3200 unli	or let C2x, ke S	it one the n FR, is	bit. T nost s unaf	'he le signif fecte	east : ican ed by	signifi- t bit is [,] SXM.
Words	1															
Cycles																
	Γ				Сус	le Tin	nings	s for a	a Sing	jie in	struc	tion				
		PI/DI		PI/C	DE		PE/D	4	P	E/DE		PR	/DI	F	PR/DI	Ξ
		1		1			1+p			1+p		1			1	
					Сус	le Tin	nings	s for a	a Rep	eat E	xecut	ion				
		n		n			n+p			n+p		r	1		n	
Example	SFI															



Syntax	[lal	bel]	SFR													
Operands Execution	Nor (PC If Si Th (/ If Si Th (/ Affe	the XM = 0: XM = 0: ACC(31) XM = 1: ACC(31) ACC(31) ACC(31) ACC(31) ACC(31)	PC C(0)) -1)) - C(0)) -1)) -	→ (→ A → (→ A	C .CC (.CC(;	(30— 30—0	0) ai)) an	nd 0 Id (A	→ A .CC(i	\CC(31))	31) → A0	CC(31)			
	Affe	ected by	SXM	bit.												
Encoding	15	5 14 1	13 0	12 0	11 1	10 1	9 1	8 0	7 0	6 0	5 0	4	3 1	2	1 0	0
Description Words Cycles	The If S is u If S bits carr 1	SFR ir XM = 1, nchango XM = 0, are shit ry bit, ar	nstruct the ins ed and the in fted by nd the	ion stru d is stru on mc	shift ction also uction le bit ost si	ts the copi n pro- to th ignifi	e ac duce ed ir oduc ne rig icant	cum es an es a ght. 1 t bit i	ulato arith it 30 logio The l s fillo	or rig nmet Bit (cal rig east ed w	ht on ic rigl) is sh ght sh signif ith a	e bit. ht shift hifted i hift. Al ficant zero.	:. The nto th I of th bit is	sign 1e ca 1e ac shift	ı bit (ırry b cum ed in	MSB) bit (C). ulator ito the
					Сус	le Tir	nings	s for a	a Sing	gle In	struct	ion				
		PI/DI		PI/D	E		PE/D	1	F	PE/DE		PR/I	DI	P	R/DE	:
		1		1			1+p			1+p		1			1	
					Сус	le Tir	nings	s for a	a Rep	eat E	xecut	ion				
	L	n		n		1	n+p			n+p		n			<u>n</u>	
Example 1	SFR	ACC	×	;(Befo	SXM ore Ins 0B0	= 0 structi 00012) on 234h			ACC	0 C	After	Instru 5800	ction 0091A	۱h	
Example 2	SFR	ACC	×	; (Befo	SXM ore Ins 0B0	= 1 structi 00012) on 234h]		ACC	0 C	After	Instru 0D800	ction	۱h	

Syntax	SFSM														
Operands Execution	None (PC) + 1 → FS Affects	1 → P0 SM stat FSM.	C us bit	in st	atus	regis	ter	ST1							
Encoding	15 1	4 13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1 0	0	1	1	1	0	0	0	1	1	0	1	1	1
Description Words Cycles	The SF externa pulse is mal ma 3.7 for the LST	FSM ins al FSR s requir anner e details T1 and	struction pulse ed if T very ti on the RFSN	on se is re XM = me t e ope I ins	ets th quire = 0. If he tra eratio tructi	e FS d for TXM ansm n of ons.	SM s r a r M = hit sl the s	statu eceiv 1, FS hift re seria	s bit ve o SX p egist I po	to lo perat ulses er XS rt. FS	ogic o tion, a are g SR is SM ma	ne. Ir and a gener loade ay als	n this n ext ated id. Se io be	moo erna in th ee S loac	de, an Il FSX le nor- ection led by
				Cvc	le Tim	inas	for a	Sinc	le in	struci	ion				
	PI/	DI	PI/C)E		PE/DI		P	E/DE	: T	PR	/DI	F	PR/DE	
	1		1			1+p			1+p		1			1	
				Сус	le Tim	ings	for a	a Rep	eat E	xecut	ion				
	n	1	n			n+p			n+p		r	1		n	
Example	SFSM		;F; ;c ;f ;t	SM i of op oulse crans	s se perat es aj smitt	t, p ion re r	outt wh equ or	ing ere ired rece	the fra fo ive	e sei me s r ea d.	rial ynch: ch w	port roniz ord t	in zatio to be	a mo on e	ode

Syntax	[<i>l</i> a	abel]	SH	IM												
Operands Execution	Nc (P ⁽ 1 -	one C) + 1 · → HM s	→ PC status	; bit ir	n sta	tus re	egist	ter S	T1							
	Aff	ects HI	И.													
Encoding	_1	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1 1	0	0	1	1	1	0	0	0	1	1	1	0	0	1
Description	Th HC inte bit	e SHM DLD (Hi ernal m is set t	instru M = 1 emor o 1 by	uction). Wh y but y a re	n hal nen H puts eset.	lts int HM = its e	erna 0, tł xteri	al ex ne pr nal ir	ecut roces nterfa	ion v ssor ace ii	vhen may n a hi	ackn contii gh-im	owlee nue e npeda	dging exect ance) an Ition State	active out of e. This
Words	1															
Cycles																

	Cycl	e Timings for a	a Single Instruc	tion						
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE					
1	1	1+p	1+p	1						
	Cycl	e Timings for a	a Repeat Execu	ition						
n	n	n+p	n+p	n	n					

SHM

;HM is set

Syntax	[labe	ə/]	SOV	И											
Operands Execution	None (PC) 1 → 0 Affec	e + 1 − overfl ts OV	→ PC ow moc ′M.	le (O\	/M) st	tatus	bit								
Encoding	15	14	13 1	2 11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0 () 1	1	1	0	0	0	0	0	0	0	1	1
Description Words Cycles	The C mode accur or ne OVM 1	DVM se. If ar mulati gative may	status b n overflo or is se e (8000 also be	it is se ow occ t to th 0000P	et to lo curs w e larg n) nun ed by	gic c vith C jest i nber the l	one, v VM repre acco	whic set, esen ordir and	h en the c table ig to RO\	ables overfl a 32-l the c /M in	s the ow fl bit po direct struc	overfl ag O ositive tion o otions	low (: / is s e (7F f ove	satur et, ai FFFI rflow	ation) าd the -FFh) ′.
				Су	cle Tin	nings	for a	Sing	le ins	structi	ion				
		PI/DI	Р	I/DE		PE/D		Р	E/DE		PR	/DI	F	PR/DE	
		1		1	<u> </u>	1+p		L_	1+p		1			1	
				Су		nings	for a	Rep	eat E	xecuti	on		-		
		n		n		n+p			n+p		r	1		n	
Example	SOVM			;The ;over	over flow	flow mod	moo .e oi	de b n an	it (y su	DVM : ubsec	is s quen	et, e t ari	enab ithm	ling etic	the

; operations.

Syntax	[label] SPAC									
Operands Execution	None PC) + 1 → PC (ACC) – (shifted P register) → ACC									
	Affects OV; affected by PM and OVM. Affects C. Not affected by SXM.									
Encoding	<u>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</u>									
	1 1 0 0 1 1 1 0 0 0 1 0 1 1 0									
Description	The contents of the P register, shifted as defined by the PM status bits, are sub- tracted from the contents of the accumulator. The result is stored in the accu- mulator. Note that SPAC is unaffected by SXM; the P register is always sign- extended.									
	The SPAC instruction is a subset of LTS, MPYS, and SQRS.									
Words	1									
Cycles										

	Cycle Timings for a Single Instruction											
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE							
1	1	1+p	1+p	1								
	Cycle Timings for a Repeat Execution											
n	n	n+p	n+p	n+p n								

SPAC

; (PM = 0)



Syntax		Direc Indire	t: ect:	[lai [lai	bel] bel]		SPH SPH	د {	<i>dma</i> [ind} [, ne	ext Al	7 P]					
Operands		0 ≤ dr 0 ≤ n∉	na ≤ ∋xt AF	127 ₹P ≤	7												
Execution		(PC) (PR s	+ 1 → hifter	PC outp	out (3	1–1	6)) →	dm	na								
		Affect	ted by	PM.	•												
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	1	1	1	1	1	0	1	0		Data	Memoi	γ Add	dress		
	Indirect:	0	1	1	1	1	1	0	1	1		Se	e Sec	tion 4	.1		
Description		The h stored by thi mode shifts	iigh-o d in da s instr is se are s	rder ata m ructic lecte elect	bits o emo on. H d. Lo ed.	of th ry. N igh- w-c	e P re leithe order rder b	egis r the bits bits	eter, si e P re are s are ta	hifte giste sign- aker	ed as er no -exte n fron	speci r the a nded n the I	fied b ccum when ow P	y the ulate the i regis	e PN or ar right ster	∕l bit e afi :-shi whe	s, are fected ft by 6 n left-
Words		1															

Cycles

	Cycle Timings for a Single Instruction											
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI PR/DE								
1	1+d	1+p	2+d+p	1+d								
	Cycle Timings for a Repeat Execution											
n	n + nd	n+p	1 + n +nd +p	n	n + nd							

Example

SPH DAT3 ; (DP = 4, PM = 2)

or SPH

*

;If current auxiliary register contains 515.


Syntax	[Direc ndire	et: ect:	[& [&	abel] abel]		SPL SPL	4	<i>dma</i> (ind}	[, <i>ne</i>	xt AR	P]					
Operands	()≤d) <n< th=""><th>ma ≤ ext A</th><th>127 RP -</th><th>< 7</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></n<>	ma ≤ ext A	127 RP -	< 7												
Execution	(PC) PR s	+ 1 - shifte	→ PC r out	put (1	15–0)) →	dma	a								
	/	Affec	ted b	y PN	1.												
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	1	1	1	1	1	0	0	0		Data	Memo	ry Ad	dress		
	Indirect:	0	1	1	1	1	1	0	0	1		Se	e Sec	tion 4	.1		
Description	s k r a	The I store by thi ight- are s	ow-o d in d is insi shift l electe	rder lata n tructi by 6 i ed.	bits o nemo on. H mode	of the ory. N ligh- e is s	e P re leithe order electe	egist er the bits ed. L	ter, s e P re are t _ow-c	hifte egiste taker order	d as s er nor n from bits a	speci the a the l the l are ze	fied b ccurr nigh F ero-fil	by the nulate ² reg led w	e PN or ar ister /hen	/I bit e af wh i left	s, are fected en the -shifts
Words	1																
Cycles																	
								Ingo		Sing	le leet						
					PI/F					Sing		ructio	n PR/D		P		
			1		1+	d		1+p			+d+p	_	1			1+d	-
			•			Cvo	l cle Tin	nings	s for a	Repe	at Exe	cutio	<u>,</u>				
			n		n+r	nd	T	n+p		1+n	+nd+p	Τ	n		1	n+nd	
Example	2 (2	SPL Or SPL	DAS * P Data Memor 515	г3 [у [; (; I Befo	DP fc re Ins 0FE	= 4, urren structio E07984 456	PM nt a n 4h	= 2) auxi:) liar M	y reo P Data emory 515	giste	er co After li 01	onta nstruc FE079	ins tion 98441 9844	515 1	

Syntax	[labe	ə/]	SPM	con	stant										
Operands Execution	0 ≤ c (PC) Cons	onstar + 1 → tant –	nt ≤ 3 · PC • produc	t reg	ister	shift	moc	le (F	°M) s	tatu	s bits	6			
	Affec	ts PM													
Encoding	15	14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0 0	1	1	1	0	0	0	0	0	1	0	PM	1
Description	The t status This s to the their	wo lov s regis shifter left or mean	w-order ster ST1 has the six bits ngs are	bits o . The abilit to the show	of the PM ty to s right vn be	instr statu shift , or to low.	uctio is bi he l pei	on w ts co ^{>} reg rforn	ord a ontro gister n no s	are c I the r out shift.	opie Pro put e The	d inte egiste either bit ce	o the er out r one ombir	PM fin put sl or fou ation	eld of hifter. Ir bits s and
		<u>PM</u> 00 01 10 11	No Ou Ou	shift Itput l Itput l Itput l	of m left-sl left-sl right-	<u>CTIC</u> ultipl niftec niftec shifte	<u>N</u> 1 p 4 p 6	lace lace lace plac	ut and s and ces, s	zero d ze sign-	o-fille ro-fil exte	ed led ndec	I; LSE	bits	lost.
	The I right- accui also I	eft-sh shift b mulate be loa	ifts allov y six bits proces ded by a	v the s has ses v an LS	prod beer vithou T1 in	uct te n inco ut the Istruc	o be orpo e po: ction	e jus rate ssibi	tified d to i lity o	for mple f ove	fract emer erflov	ional nt up w oce	l arith to 12 currin	metic 8 mul g. PN	. The tiply– I may
Words	1														
Cycles															
				Сус	le Tin	nings	for a	Sing	le ins	truct	ion			·····	
-		PI/DI	Pl/	DE		PE/DI		Р	E/DE		PF	R/DI		PR/DE	
		1				1+p			1+p			1		1	
				Сус	le Tin	nings	for a	Rep	eat Ex	ecut	ion				
						no	repe	atab	е						
Example	SPM	3	;	Prod	uct :	regi	stei	r sh	ift	mod	e 3	is s	selec	ted,	

; causing all subsequent transfers from the ;product register to the ALU to be shifted ; to the right six places.

Syntax	[Direct: ndirec	: ct:	[<i>label</i>] [<i>label</i>]		SQR/ SQR/	A <i>d</i> A {i	<i>ma</i> nd} [, next	AR	P]				
Operands	C) ≤ dn) ≤ ne	na ≤ 1 xt AR	27 P ≤ 7											
Execution		PC) + ACC) dma) dma)	- 1 → + (sh → T r × (dm	PC ifted P ı register ıa) → P	regist regis	ter) → ster	AC	с							
	l l	Affects Affects	₃ OV; ₃ C.	affected	l by F	PM ar	id O	VM.							
Encoding		15	14 1	3 12	11	10	9	8	7	6	5	4	3	2 1	0
	Direct:	0	0	1 1	1	0	0	1	0		Data N	/lemory	y Addr	ess	
	Indirect:	0	0	1 1	1	0	0	1	1		Se	e Secti	on 4.1		
Description	۲ e t	The co ed to t he T r	ontenta he acc registe	s of the I cumulat er, squa	^D reg or. T red, a	ister, s he ad and s ⁻	shifte dres torec	ed as sed d in t	define data m he P r	ed k nem egi:	by the nory v ster.	PM st alue i	atus s the	bits, a n Ioa	are add ded into
Words	1	I													
Cycles															
					Сус	le Tim	ings	for a	Single	nst	ructior	1			
		P	I/DI	PI/I	DE	F	E/DI		PE/C)E		PR/DI		PR/	DE
			1	2+	d		1+p		2+d-	ŀр		1		2+	d
					Cyc	le Tim	ings	for a	Repeat	Exe	cution			4	
			<u>n</u>	I+N-	FNQ		n+p		I+n+n	a+p		<u>n</u>		1+11-	-na
Example	ŝ	SQRA Or	DAT3	0;	(DP :	= 6,	PM :	= 0)							
	5	SQRA	*	;]	[f c	urren	t a	ıxil	iary	reg	giste	r co	ntai	ns 79	98.
		Dei	•~	Before	Instru	iction	_		Data		Afte	er Instr	uction		
		Mem 79	iory 8		.,	0Fh			Memor 798	у			O	-h	
		т				3h]		т				OF	ħ	
		Ρ				12Ch			Ρ				0E1	lh	
			. 🗖				_								

С

С

Syntax	C 	Direct ndire	t: ct:	[<i>label</i>] [<i>label</i>]		SQRS SQRS	6 <i>dı</i> 6 {ir	ma nd}	[, <i>ne</i> x	xt ARI	-]						
Operands	C) ≤ dr) ≤ ne	na ≤12 ext ARF	7 ² ≤ 7													
Execution	() () ()	PC) ACC dma) dma)	+ 1 → I) – (shi) → T ro) × (dma	⊃C fted P r egister a) → P	egis regi	ster) → ister	AC	C									
	F F	Affect Affect	s OV; a s C.	affected	l by	PM an	d O\	/M.									
Encoding		15	14 1	3 12	11	10	9	8	7	6	5	4	3	2	1	0	_
	Direct:	0	1 (0 1	1	. 0	1	0	0		Data N	lemor	y Ado	dress			
	Indirect:	0	1 (D 1	1	0	1	0	1		Se	e Sect	ion 4.	.1			
Description	ר ti la	The co racte oade	ontents d from d into t	of the F the ac he T re	Preg cum giste	gister, s nulator er, squ	shifte . The ared	ed a: e a , an	s defi ddre: id sto	ined b ssed o pred ir	y the data nto th	PM s mem e P r	tatus lory egis ⁻	s bits valu ter.	s, are ie is	e sul s the	b- en
Words	1																
Cycles																	
					Су	cle Timi	ngs f	or a	Singl	e Instr	uction	1					
		P		PI/C	DE	Р	E/DI	$ \rightarrow $	PE	E/DE		PR/DI		P	R/DE		
			<u> </u>	2+0	Cv	 cle Timi	nas f	or a	Repe	at Exe	cution				<u>2+u</u>		
			n	1+n+	nd		n+p		1+n	+nd+p		n		1+	⊦n+n¢	ł	
Example	s	SQRS Dr SORS	DAT9	;(DP fc	= 6, urren	PM =	= 0) [xi]	liar	v rea	iste	r co	nta	ins	777		
				Before	e Inst	ruction			•	5	Afi	ter Ins	tructio	on			
		D Me 7	ata emory 777			81			Da Mer 71	ata nory 77				8h]		
			т		- 1.21	1124h			1	г				8h]		
			Р			190h			F	5				40h			
		A	cc X			1450h			A	cc1 c			12	C0h]		

Syntax	[Direc ndire	st: act:	[la [lɛ	ıbel] ibel]		SST SST	({	<i>dma</i> ind}	[, ne	ext AR	' P]					
Operands	()≤d)≤n	ima ≤ iext /	:127 \RP ≤	: 7												
Execution	(PC) (stati	+ 1 - us re	→ PC gister	STO) →	dma										
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	1	1	1	1	0	0	0	0		Data I	Memor	ry Ade	dress	;	
	Indirect:	0	1	1	1	1	0	0	0	1		Se	e Sec	tion 4	.1		

Description

Status register ST0 is stored in data memory.

In the direct addressing mode, status register ST0 is always stored in page 0, regardless of the value of the DP register. The processor automatically forces the page to be 0, and the specific location within that page is defined in the instruction. Note that the DP register is not physically modified. This allows storage of the DP register in the data memory on interrupts, etc., in the direct addressing mode without having to change the DP. In the indirect addressing mode, the data memory address is obtained from the auxiliary register selected. (See the LST instruction for more information.)

The SST instruction can be used to store status register ST0 after interrupts and subroutine calls. The ST0 contains the status bits: OV (overflow flag), OVM (overflow mode), INTM (interrupt mode), ARP (auxiliary register pointer), and DP (data memory page pointer). The status bits are stored in the data memory word as follows:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ARP		ov	ОVΜ	1	INTM					DP				

Note that SST * may be used to store status register ST0 anywhere in data memory, while SST in the direct addressing mode is forced to page 0.

Words

1

Cycles

	Cycl	e Timings for	a Single Instru	ction	
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
1	1+d	1+p	2+d+p	1	1+d
	Cycl	e Timings for	a Repeat Execu	ution	
n	n+nd	n+p	1+n+nd+p	n	n+nd

Example

SST DAT96 ; (DP = don't care)

or

SST * ; If current auxiliary register contains 96.



Syntax	[Direc ndire	et: ect:	[a [a	ibel] ibel]		SST SST	1 (1 (<i>dma</i> {ind}	[, ne	ext AR	P]					
Operands)≤d)≤n	ma ≤ ext A	:127 \RP ≤	7												
Execution	(PC) statı	+ 1 - us reș	→ PC gister	ST1) →	dma										
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	1	1	1	1	0	0	1	0		Data I	Memor	y Ado	dress	;	
	Indirect:	0	1	1	1	1	0	0	1	1		Se	e Sect	ion 4	.1		

Description

Status register ST1 is stored in data memory. In the direct addressing mode, status register ST1 is always stored in page 0, regardless of the value of the DP register. The processor automatically forces the page to be 0, and the specific location within that page is defined in the instruction. Note that the DP register is not physically modified. This allows the storage of the DP in the data memory on interrupts, etc., in the direct addressing mode without having to change the DP. In the indirect addressing mode, the data memory address is obtained from the auxiliary register selected. (See the LST1 instruction for more information.)

SST1 is used to store status bits after interrupts and subroutine calls. ST1 contains the status bits: ARB (auxiliary register pointer buffer), CNF (RAM configuration control), TC (test/control), SXM (sign-extension mode), XF (external flag), FO (serial port format), TXM (transmit mode), and the PM (product register shift mode). ST1 on the TMS320C2x also contains the status bits: C (carry) bit, HM (hold mode), and FSM (frame synchronization mode). The bits loaded into status register ST1 from the data memory word are as follows:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ARB		CNF [†]	тс	SXM	С	1	1†	нм	FSM	XF	FO	ТХМ		PM

† On the TMS320C26, bits 12 and 7 hold CNF0 and CNF1, respectively (see the CONF instruction for decoding).

Note that SST1 * may be used to store status register ST1 anywhere in data memory, while SST1 in the direct addressing mode is forced to page 0.

Words

1

Cycles

	Cycl	e Timings for	a Single Instru	ction				
PI/DI	PI/DI PI/DE PE/DI PE/DE PR/DI							
1	1+d	1+p	2+d+p	1	1+d			
	Cycl	e Timings for	a Repeat Exec	ution				
n	n+nd	n+p	1+n+nd+p	n	n+nd			

Example

SST1 DAT97 ;(DP = don't care)

Of SST1 * ;If current auxiliary register contains 97.



Syntax	[label]	SSXM								
Operands	None									
Execution	(PC) + 1 - 1 → SXM	→ PC status bit	in status	registe	er ST1					
	Affects SX	Μ.								
Encoding	15 14	13 12	11 10	98	37	6	54	3	2 1	0
	1 1	0 0	1 1	1 (0	0	0 0	0	1 1	1
Description Words Cycles	The SSXM extension tions: ADE In addition SXM with 1	1 instructi on shifted), ADDT, / n, SSXM a the LST1	on sets ti data me ADLK, L/ affects th and RS)	ne SXM emory v AC, LA e defini KM inst	I statu values CT, LA tion o ructior	s bit to for the LK, SE f the S ns, as v	logic 1, followin 3LK, SU FR instr well.	, which ng arith JB, and ruction.	enable nmetic i I SUBT . You ca	is sign- nstruc- an load
			Cycle Ti	mings fo	r a Sin	gle insti	ruction			
	PI/DI	PI/C	DE	PE/DI		PE/DE	PR	I/DI	PR/C	E
	1	1		1+p		1+p		1	1	
				mings to	or a Hep	Deat Exe	cution	_		
Example	Lnssxm		SXM is subseque	n+p et, en		n+p ng sig tions.	n exte	n	on n]

Syntax	[label]	STC												
Operands	None														
Execution	(PC) + 1 → T	⊦ 1 → C tes	PC t/conti	ol fla	g in st	atus	regi	ister	ST1						
	Affects	s TC.													
Encoding	15	14	<u>1</u> 3 1	2 11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	01	1	1	0	0	0	1	1	0	0	1	1
Words Cycles	1														
			- T	Cy	/cle Tir	nings	s for a	a Sing	gle in	struct	ion				
	P		F			PE/D)	F	PE/DE		PR	/DI		PR/D	E
		1		<u> </u>		1+p	for		1+p		ion			1	
		n	<u> </u>	n		n+p	5 101 1		n + p	Xecul	r	<u>ו</u>	1	n	
Example	STC			; TC	(test	/coi	ntro		flag	is	set ·	to l	ogic	one	 •.

Syntax	[<i>l</i> ź	abel]	ST	×М												
Operands Execution	Nc (P ^r 1 - Aff	one C) + → T) fects	1 ≺M క 5 TX	► PC status M.	s bit i	in sta	atus r	egis	ter S	ST1							
Encoding	_1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	0	0	1	1	1	0	0	0	1	0	0	0	0	1
Description Words Cycles	Th se A p na als log en 1	ie ST rial p oulse lly. T so be gic ze low	FXM port t is p ihe t e loa ero a if T	instr ransr orodu ransr ided I and se XM =	uctic mit se iced o nissi by th erial (1.	on se ectio on th on is port o	ets the in to a ie FS initia T1 a opera	TXI mod X pin ted k nd R tion	M sta le wi eac by th TXM has	atus here ch tin e ne 1 ins alrea	bit to the F ne the gativ tructi ady s	o log SX e D e ed ons tarte	ic 1, pin b (R re Ige o . If th ed, th	which behave gister f this p te FSN te FSN	i conf es as is loa ulse. VI sta (pin v	iguro aded TXN tus t vill bo	es the utput. inter- <i>I</i> may bit is a e driv-
						Сус	le Tim	ings	for a	Sing	le Ins	truct	ion	"			
	L	PI,	/DI		PI/D	E	F	PE/DI		Ρ	E/DE		PF	R/DI	P	R/DE	
		•	1		1		<u> </u>	1+p			1+p			1		1	
						Сус	le Tim	ings	for a	Rep	eat Ex	ecut	ion		T		
	L		n		<u>n</u>			n+p			n+p			n 		n]
Example	ST	ХМ			; T	'XM i	is se	t, d	conf	Eigu	ring	FS	X as	an c	outpu	ıt.	

Syntax	[Direc ndire	et: ect:	[/å [/å	abel] abel]		SUB SUB		<i>dma</i> {ind}	[, sh [, sh	nift] nift [n	ext A	(<i>RP</i>]			
Operands Execution) ≤ d) ≤ n) ≤ s (PC)	ma ≤ ext A hift ≤ + 1 −	127 RP ₌ 15 (→ PC	s 7 defau	ilts to	o 0)	~~									
	I	f SX The f SX f SX) - [(M = 1 n (dn M = 0 n (dn	: na) i:): na) i:	s sign	n-ext sign	→ A ende -exte	d. nde	ed.								
	ļ	Affec Affec	ts O∖ ts C.	/; aff	ected	by (DVM	and	IX2	М.							
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	0	0	1		Sh	ift		0		Data	a Mem	ory A	ddress		
	Indirect:	0	0	0	1		Sh	ift		1		S	See Se	ction	4.1		
Words Cycles	ן ד 1	High- The r	order esult	r bits is st	are s ored	sign- in th	exter e acc	nde cum	d if Si ulato	XM i or.	s high	and	l zerc)-fille	d if S	XM i	s low.
						Cyc	le Tin	nina	s for a	Sinc	ula Inst	ructi					
		F	PI/DI		PI/D	E	T	PE/C		P	E/DE		PR/	DI	Р	R/DE	
	:		1		2+0	4		1+p)	2	+d+p	-	1			2+d	
						Сус	le Tin	ning	s for a	Rep	eat Ex	ecuti	on				
			n		1+n+	nd		n+p)	1+1	n+nd+p		n		1.	+n+no	1
Example	s c s	SUB DAT80 ; (DP = 8 or SUB * ; If curre Data Memory 11 ACC X 24								ilia M	ary r Data lemory 1104	egis	iter After I	cont nstruc	tains ction 11h	3 11	04.
			ACC	× [2	4h		,][13h		

Syntax	[Direc ndire	t: ect:	[/. [/.	abel] abel]		SUB SUB	B B	<i>dma</i> (ind}	[, <i>ne</i>	ext AF	RP]					
Operands	C) ≤ di) ≤ ne	ma ≤ ext A	127 RP :	≤7												
Execution	((/	PC) ACC	+ 1 - ;) - (¢ ts C ;	→ P(dma) and) – (<u>C</u> OV; a) → .ffect	ACC	y 0\	/M.								
Encodina		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Jan J	Direct:	0	1	0	0	1	1	1	1	0		Data	Memo	ry Ad	dress		
	Indirect:	0	1	0	0	1	1	1	1	1		S	ee Sec	tion 4	.1		
Description	ר t r	The c bit are	onte e sut al ma	nts o otrac anne	f the a ted fr r (see	addr om 1 e sul	esseo the a osect	d dat ccur ion (a me nulat 3.5.2)	mor or. 1	y loca The ca	ation a arry b	and th bit is t	ie va hen a	lue o affec	f the ted	e carry in the
Words	1	l															
Cycles																	
	1					<u> </u>		inge	for a	Sind	le lee	ruotic					
		F	PI/DI	Т	PI/C)E		PE/D			E/DE		PR/D	1	P	R/DE	
			1		2+	d		1+p		2	+d+p		1			2+d	
						Су	cle Tin	nings	for a	Rep	eat Ex	ecutio	n				
			n		1+n+	nd		n+p		1+	n+nd+p	>	n		1-	⊦n+n	d
Example	2 C S	SUBB Or SUBB W	DA: * Data femor 1029	r5 y [; (; I Befor	DP :fc eInsi	= 8) urre truction	nt a n	auxil	liar M	y re Data emory	gist	er co After In	onta	ins ion 6h	102	9.

In the above example, C is originally zeroed, presumably from the result of a previous subtract instruction that performed a borrow. The effective operation performed was $6 - 6 - (\overline{0}) - 1$, generating another borrow (and resetting carry again) in the process.

The SUBB instruction can be used in performing multiple-precision arithmetic.

Syntax		Direc Indire	et: ect:	[la [la	ibel] ibel]		SUB(SUB(<i>dma</i> [ind}	[, ne	ext AR	PP]					
Operands		0 ≤ d 0 ≤ n	ma ≤ ext A	127 RP ≤	7												
Execution		(PC) (ACC	+ 1 – ;) – [(→ PC dma)	× 2 ¹	5] _	→ ALU	ou	tput								
		lf ALI The Else	J out n (AL (ACC	put ≥ ₋U o∟ ;) × 2	0: itput) → A	× 2 .CC.	+1-	> A(CC;								
		Affec Affec Not a	ts O∖ ts C. iffecte	∕. ∋d by	, OVI	M (na	o satu	rati	on); i	s af	fected	by S	SXM.				
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct	0	1	0	0	0	1	1	1	0		Data	Memo	ry Ado	dress		
	Indirect	0	1	0	0	0	1	1	1	1		Se	e Sec	tion 4	.1	<u></u>	
Description		The S divisi- accur 16 tin the di der is expec- positi nomin nator accur main opera f the may b nifica numb	SUBC on. T mulat nes fo visior in the cted r ve. T value mulat posit ation. 16-b pe pla nt zer per. O that S cor do	instr he 16 or is : or 16- n is in e high result he de must e will or, m ive fo it nut ced i roes. one le GUBC	uctio S-bit i zeroe bit d the lo the	n pe num ed. T ivisic ower er 16 division intat e a 0 luce anitial ing the tor c acconnum g ze cts C atura	rform erator he de on. Aff r-orde S bits o sion v or is a value the e: ly be he acc ber of ro is a DV but ate up	s co is non er (r 16 of th vhe ffee e in 1 kpe pos cum ns ttor e co lator is r pon	ess t left-s ecution of a cted itive nulato	onal d in or is letic ield cum h th oy th ISB. resu (tha or sh han hifte ons gnif fecte tive	subtra the lc in data on of the of the a ulator. e den ne SXI lf SXI lf SXI lts. The t is, bi nift, wh 16 si ed by t of SUE icant.	actior w ac a mer ne las accur SUB omin M bit. M=0, ne nu t 31 r nich c gnific he nu 3C is DVM, egativ	n, whi cumu mory. st SUI mulat C pro ator a If SX then intera must l occurs cant b imber reduc	ch m llaton SUE BC, f or, a vide and r (M=1) any tor, v be 0 s dur tor, f be 0 s dur tor, f c of le ced f	ay b r, an 3C is the c nd th s the num 16-b whice) and the r sadir rom	e us d the exe auoti ne re e not e rate e n th it de the \$ num 16 b e the whe	ed for high cuted ent of main- mally or are le de- nomi- in the ust re- SUBC erator onsig- by that accu- n this
Words		1															

	Cycle	Timings for	a Single Instruc	tion	
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
1	2+d	1+p	2+d+p	1	2+d
	Cycle	Timings for	a Repeat Execu	tion	
n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd

Example

RPTK 15 SUBC DAT2 Or RPTK 15 SUBC *

; If current auxiliary register contains 514.



; (DP = 4)

Syntax	[Direct ndire	:: ct:	[lab [lab	el] el]		SUB SUB	H (d <i>ma</i> ind}	[, ne	ext ARP	']					
Operands	(() ≤ dr) ≤ ne	na ≤ 1 ext AF	I27 RP ≤ 7	7												
Execution	(PC) ACC	+ 1 →) – [(d	PC ma) >	× 21	6] –	→ AC()							p.		
	ļ	Affect Affect	s OV; s C.	affec	ted	by (OVM										
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	1	0	0	0	1	0	0	0	D	ata M	lemory	y Add	ress		
	Indirect:	0	1	0	0	0	1	0	0	1		See	Secti	on 4.	1		
Description Words Cycles	ר נ י י 1	0 1 0 0 1 0 0 1 See Section 4.1 The contents of the addressed data memory location are subtracted fupper 16 bits of the accumulator. The 16 low-order bits of the accumul unaffected. The result is stored in the accumulator. The carry bit C TMS320C2x is reset if the result of the subtraction generates a borrow wise, C is unaffected. The SUBH instruction can be used for performing 32-bit arithmetic.											l fro ulate C o ow; c	m the or are in the other-			
						Сус	le Tim	ings	for a	Sing	le Instru	ction					
		Р	I/DI		PI/D	E	F	PE/D		P	E/DE	F	PR/DI		PI	R/DE	
			1		2+d			1+p		_ 2	+d+p		1		2	2+d	
				- <u></u>		Cyc	le Tim	ings	for a	Rep	eat Exec	ution T		T			
	1				+n+			n+p		1+1	1+na+p	I	n			11+110	<u></u>
Example	s c s	1 2+d 1+p 2+d+p 1 2+n Cycle Timings for a Repeat Execution n 1+n+nd n+p 1+n+nd+p n 1+n+ SUBH DAT33 ; (DP = 6) 0 0 1 Or SUBH * ; If current auxiliary register contains 80 Data Before Instruction Data After Instruction Memory 4h Memory 4h													801		

0A0013h

ACC1

ACC X

60013h

Syntax	[lab	<i>el</i>]	SU	ΒK	con	stant										
Operands	0 ≤ 0	consta	ant≤2	255												
Execution	(PC) (AC(+ 1 - C) – 8	→ PC -bit po	ositiv	ve cc	onsta	nt →	• AC	C							
	Affect Not a	cts C affecte	and O ed by	V: a SXN	uffect M.	ed by	0√	′M.								
Encoding	_15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	0	1				8-B	lit Cor	nstant		
Description	The with treat	8-bit i the re ed as	mmeo esult r an 8-	diate epla bit p	e valu acing positi	ie is : the ve nu	subt accu umb	racto umul er, re	ed, ri lator egaro	ght-j cont dless	ustifi ents of tl	ied, i . Th he v	from e imi alue	the ac media of SXI	cum te va M.	ulator lue is
Words	1															
Cycles																
																

	Cycl	e Timings for a	a Single Instru	ction										
PI/DI	PI/DI PI/DE PE/DI PE/DE PR/DI PR/DE													
1	Prior Prior Prior Prior 1 1 1+p 1+p 1 1													
	Cycl	e Timings for a	a Repeat Exec	ution										
		not rep	eatable											

Example

SUBK 12h







Syntax	נ ו	Direc ndire	et: ect:	[abel] abel]		SUB SUB	S S	4	<i>dma</i> [ind}	[, nex	ct AF	7 P]					
Operands	()≤d)≤n	ma ≤ ext Al	127 RP ≤	, : 7													
Execution	(PC) ACC	+ 1 ;) - (d	► PC lma)	; →A	CC												
	/ / 1	Affec Affec Not a	ts OV ts C. affecte	; affe ed by	ected	l by (И.	OVM.											
Encoding		15	14	13	12	11	10	9	8	7	6	5	; .	4	3	21	0	
•	Direct:	0	1	0	0	0	1	0	1	0		Dat	a Mer	nory	Addre	ess		
	Indirect:	0	1	0	0	0	1	0	1	1			See S	ectio	n 4.1			
Words Cycles	r a 1	unsig numt and a	ined r ber. Sl a shift	umt UBS cou	per, re prod nt of	egar luce 0.	dless s the	of S sam	XM e re	. The	accu as a S	ımul SUB	ator inst	beh; ructi	aves on w	as a vith S	signe KM =	d 0
						Сус	cle Tin	ings	for	a Sing	le Ins	tructi	ion					
		I	PI/DI		PI/D)E		PE/DI		P	E/DE		PR	l/DI		PR/C	E	
			1		2+0	d		1+p		2	+d+p			1		2+0	<u> </u>	
			n		1+n+	- Cyc		n+n	TOP	а кер			on		- <u>-</u>	1+n+	nd	
Example	5 C 5	SUBS Or SUBS	DAT * Data emory 2050	2	;(;I Before	DP fc Instr	= 16 urren uction DF003ł	nt a	uxi	liar D Me 2	y re Data Smory 050	gist	ter After	con ⁺ Instru (tain uction DF003	us 20 Bh	50.	
		,			Before	Instr	uction 0F105	n		A	.cc[1 C		After	Instru	uction 10	2h		

Syntax	, I	Direc ndire	et: ect:	[& [&	abel] abel]		SUB SUB	T T	<i>dma</i> {ind}	[, ne.	xt AFi	P]					
Operands	()≤d)≤n	ma ≤ ext A	:127 \RP ≤	: 7												
Execution	((PC) (ACC	+1-))-[(→ PC dma)	× 2	Г regi	ister (3 –	0)] _	→ (AC	C)						
		f SX The f SX The	M = ⁻ en (dr M = (en (dr	1: na) is D: na) is	s sign	i-exte sign-	ende •exte	d. nde	d.								
	ļ	∖ffec ∖ffec	ts O\ ts C.	/; affe	ected	by S	SXM	and		И.							
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	1	0	0	0	1	1	0	0		Data N	Vemor	y Ado	dress		
,	Indirect:	0	1	0	0	0	1	1	0	1		Se	e Sect	ion 4	.1		
Description	ר ר t t	The o The lo ions ensions	data eft-sł from on or	memo nift is 0 to 1 n the	ory v defin 5 bit data	alue ed b s. Th merr	is lef y the le res hory h	ft-sh fou sult i valu	nifted r LSE repla e is c	and 3s of ces tl contro	subtr the T he ac olled	racted regis cumu by the	l from ter, re lator e SXI	1 the esult cont M sta	e acc ing i ents atus	cum n sh s. Siç bit.	ulator. Iift op- 3n-ex-

Words

Cycles

	Cycle	e Timings for	a Single Instruc	tion	
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
1	2+d	1+p	2+d+p	1	2+d
	Cycle	e Timings for	a Repeat Execu	ition	
n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd

Example

```
SUBT DAT127 ; (DP = 4)
```

or SUBT

*

1

; If current auxiliary register contains 639.



Syntax	[lab	<i>el</i>]	SX	F													
Operands Execution	Non (PC) 1 →	e) + 1 - exter	→ PC nal fla	ag (X	(F) p	in an	d sta	atus	bit								
	Affe	cts XF															
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	1	1	0	0	1	1	1	0	0	0	0	0	1	1	0	1	
Words Cycles	may 1	' also I	be loa	aded	by t	he LS	ST1	and	RXF	inst	ructi	ons.					
					Cyc	le Tim	ings	for a	Sinç	gle in	struct	ion					
		PI/DI		PI/D	E		PE/D		P	E/DE		PR	/DI		PR/DI	Ξ	
				1			1+p			1+p		1	1		1		
					Сус	le Tim	lings	for a	Rep	eat E	xecut	ion		_			
		n		n			n+p			n+p		r	1		n		J

Example

SXF

;The XF pin and status bit are set to logic 1.

Syntax	Di In	irect: direct:	[bel] bel]	-	TBLR TBLR	d. {ii	<i>ma</i> nd} [,	ne	xt ARI	-]]					
Operands	0 0	≤ dma ≤ next	≤ 127 ARP ≤	7												
Execution	(P (P (A	'C) + 1 'FC) → \CC(15	→ PC • MCS 5–0)) →	• PFC												
	اf ۲ (((repea Then (j Modify (PFC) (repea	tt count pma, a AR(AF + 1 → I t counte	er) ≠ (ddress RP) an PFC, er) – 1	0: sed ∣ id Al	by PF RP as repea	C) · s spe t co	→ dn ecifie ounte	na, ed, r.							
	EI M (se (pn Vodify (MCS)	na, add AR(AF → PF(resse (P) an C	d by Id Al	PFC RP as) → s spe	dma ecifie	d.							
Encoding		15 14	4 13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0 1	0	1	1	0	0	0	0		Data N	lemor	y Ado	iress		
	Indirect:	0 1	0	1	1	0	0	0	1		Se	e Sect	ion 4	.1		
Description	Th a d dr an In th If in: ch	the TBL data m read fro the re e prog the MI structionip RO	R instruction emory definection peat m ram co P/MC p on and M loca	uction location gram r ode, T unter t vin on the pr tion wit	tran on sp e low nem BLF that the rogra	nsfers pecific v-orde lory is R effe conta TMS am m	a w ed b per ctive ins 3200 emc	vord t by the bits form ely be the A C25 i ory ac	from of the ed, f econ CC is lo ddre	n a loc tructio ne acc followe nes a L is ind L is ind w at t	ation n. The umula ed by a single creme he tin ed is l	in pro e prog ator. F a writ e-cycl ented ne of ess t	ogra gram For ti e to d le ins onc exe than	m m his o data struc e ea cutio 409	iemo ipera iner ition ich c on o 6, a	ory to y ad- ation, nory. , and cycle. f this n on-

Words

1

	Cycle	Timings for	a Single Instruc	tion	
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
Table in or	1-chip RAM:				
2 Table in or	2+d 1-chip ROM:	3+р	3 + d + p	3	3+d
3 Table in ex	3+d ternal memory:	4+p	4 + d + p	4	4+d
3+p	3+d+p	4+2p	4+d+2p	4+p	4+d+p
	Cycle	Timings for	a Repeat Execu	lion	
Table in on	I-chip RAM:				
1+n Table in or	1+n+nd n-chip ROM:	2+n+p	2+n+nd+p	2+n	2+n+nd
2+n Table in ex	2+n+nd ternal memory:	3+n+p	3+n+nd+p	3+n	3+n+nd
2+n+np	1+2n+nd+np	3+n+np+p	2+2n+nd+np +p	3+n+np	2+2n+nd+np

Example

TBLR or

; (DP = 4)

TBLR *

DAT6

; If current auxiliary register contains 518.



Syntax	[Direc [.] ndire	t: ct:	[la [la	bel] bel]		TBLV TBLV	V V d	<i>dma</i> {ind}	[, <i>n</i> e	əxt Al	7 P]						
Operands	C) ≤ di) ≤ ne	ma ≤ ∋xt A	127 RP ≤	7													
Execution	()	PC) PFC ACC	+ 1 -) - → I (15	→ PC MCS 0)) →	• PF(C												
	I' E	f (rep The Mod (PF((rep Else (Mod (MC	beat o In dm lify A C) + eat c dma lify A S) →	count $R \rightarrow R$ $1 \rightarrow R$ $rac{1}{2} \rightarrow R$ $rac{1}{2} \rightarrow R$ $rac{1}{2} \rightarrow R$ $rac{1}{2} \rightarrow R$ $rac{1}{2} \rightarrow R$	er) ≠ (pma PFC, PFC, er) – ma, a (P) a	0: nd A $1 \rightarrow$ addre nd A	dress RP a repe essec RP a	ed I s sp at c I by s sp	by Pf becifi counte PFC becifi	⁼ C), ed, er.), ed.								
Encodina		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	Direct:	0	1	0	1	1	0	0	1	0		Data	Memoi	y Ado	iress			
	Indirect:	0	1	0	1	1	0	0	1	1		S	ee Sect	ion 4.	.1]
Description	ד ד n f	The T The c nemo	BLW lata i ory a	/ instr memo ddres	ructio ory a is is	on tra iddre spec	ansfe ess is ified	rs a spe by t	word ecifie he lo	d in d by wer	data y the 16 b	memo instru its of	ory to action, the ac	prog and cum	ram I the ulat) me) pro or. /	emor ogra A rea	y. m id

memory address is specified by the lower 16 bits of the accumulator. A read from data memory is followed by a write to program memory to complete the instruction. In the repeat mode, TBLW effectively becomes a single-cycle instruction, and the program counter that contains the ACCL is incremented once each cycle.

If the MP/MC pin on the TMS320C25 is low at the time of execution of this instruction and the program memory address used is less than 4096, an onchip ROM location will be addressed but not written to.

```
Words
```

1

	Cycle Timings for a Single Instruction												
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE								
Table in or	-chip RAM:												
2	3+d	3+р	4 + d + p	3	4+d								
Table in or	-chip ROM:												
		not ap	plicable										
Table in ex	ternal memory:												
2+p	3 + d + p	3+2p	4+d+2p	3+р	4+d+p								
	Cycle	Timings for	a Repeat Execu	tion									
Table in or	-chip RAM:												
1+n	2+n+nd	2+n+p	3+n+nd+p	2+n	3+n+nd								
Table in or	-chip ROM:												
		not ap	plicable										
Table in ex	ternal memory:												
1+n+np	1+2n+nd+np	2+n+np+p	2+2n+nd+np +p	2+n+np	2+2n+nd+np								

Example

TBLW DAT5 ;(DP = 32)or TBLW *

; If current auxiliary register contains 4101.



Syntax	[label] TRAP
Operands Execution	None (PC) + 1 → stack 30 → PC
	Not affected by INTM; does not affect INTM.
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	1 1 0 0 1 1 1 0 0 0 1 1 1 1 0
Description	The TRAP instruction is a software interrupt that transfers program control to program memory location 30 and pushes the program counter plus one onto the hardware stack. The instruction at location 30 may contain a branch instruction to transfer control to the TRAP routine. Putting PC + 1 onto the stack enables an RET instruction to pop the return PC (points to instruction after the TRAP) from the stack.
Words	1

	Cycle	e Timings for	a Single Instru	ction	
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
Destination	on-chip RAM:				
2	2	2+p	2+p	2	2
Destination	on-chip ROM:				
3	3	3+р	3+p	3	3
Destination	n external memo	ory:			
3+р	3+р	3+2p	3+2p	3+p	3+р
	Cycle	e Timings for	a Repeat Execu	ution	
		not rep	eatable		

Example

TRAP

;Control is passed to program memory location ;30. PC + 1 is pushed on to the stack.

Syntax	[Direc ndire	ot: ect:	[/a [/a	abel] abel]		XOF XOF		<i>dma</i> {ind}	[, ne	ext ARI	P]					
Operands	()≤d)≤n	lma ≤ lext A	127 RP :	≤ 7												
Execution)) 1	(PC) (ACC (ACC Not a	+ 1 - C(15- C(31- affecte	→ PC 0)) X 16)) ed by	; (OR (→ A(/ SXN	dma СС((И.	→ A(31-16	CC())	15–0))							
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
J	Direct:	0	1	0	0	1	1	0	0	0		Data N	Memor	y Ado	dress		
	Indirect:	0	1	0	0	1	1	0	0	1		Se	e Sect	ion 4	.1		
Description	r c f	The I dress ecte	ow ha sed d d by 1	alf of ata r this i	the a nemo nstru	ccur ory lo ctior	mulate ocatic n.	or is n. 1	exclı The u	usive ppe	e-ORe r half c	d with of the	n the acci	cont umu	ents lator	ofti is r	ne ad not af
Words	1	1															
Cycles																	
						Су	cle Tin	ings	for a	Sing	le Instr	uctior	1				
			PI/DI		PI/C)E		PE/D	1	P	E/DE		PR/DI		P	R/DE	
			1		2+		 cle Tin	1+p	s for a	Rep	eat Exe	ution	1 			2+0	
			n		1+n+	nd	T	n+p		1+1	n+nd+p	Τ	n		1-	⊦n+n	3
Example) ()	KOR Dr KOR	DA7 * Data	5127	; (; I 	DP fc	= 51	l) nt a	auxil	Liar	y reg	iste	r co After li	nta:	ins	655	35.
			Memo 65535 ACC	Γ Γγ	[1	OF0 23456	on =0h 78h]	1 Mi 6	Data emory 5535 ACC X			0	-0F0 -0F0	h h	

Syntax	[label]] XC	ORK		cons	stant	•[, sh	nift]							
Operands Execution	16-bit (0 ≤ shi (PC) +	constant ft ≤ 15 (2 → PC	t defau C	ilts to	o 0)										
	ÀCC(3 ACC(3)	30—0)) X 31)) → A	(OR [\CC(cons 31)	tant	× 2 ^s	hift] -	→ AC	C(3)	00)					
Encoding	15 1	4 13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	10	1		Shif	ft		0	0	0	0	0	1	1	0
						16	6-Bit C	Consta	int						
Description	The left lator, le der bits respon the acc	t-shifted aving th above t ding bits cumulate	16-b he res he sh s of th or is r	it imr sult ir hifted he ac hot at	nedia the valu cumu ffecte	ate c accu e are ulato ed, re	onst umul e trea or. No egar	ant is ator. ated a ote th dless	excl Low- as ze at the of the	usive -orde ros, t e MS ne sh	e-OR r bits hus r B, m ift co	ed wi belo not af ost si ode va	th the w an fectir gnific alue.	e ac Id hi ng th cant	cumu- gh-or- te cor- t bit, of
Words	2														

	Cycl	e Timings for	a Single Instru	ction	
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
2	2	2+2p	2+2p	2	2
	Cycl	e Timings for	a Repeat Exec	ution	
		not rep	eatable		

Example

XORK OFFFFh,8



Syntax	[lab	el]	Z	٩C												
Operands Execution	Non (PC) 0 ≤ /	e) + 1 ACC	≤ PC													
Encoding	15	14	13 0	12 0	<u>11</u> 1	10 0	9	8 0	7	6 0	5 0	4	3	2	1 0	0
Description	The	cont	ents	of the	acci	umula	ator	are	repla	aced	with	zero	. The	ZAC	; inst	ructio

The contents of the accumulator are replaced with zero. The ZAC instruction has been implemented as a special case of LACK. (ZAC assembles as LACK 0.)

Words

Cycles

	Cycle	e Timings for a	a Single Instru	ction	
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
1	1	1+p	1+p	1	1
	Cycle	e Timings for	a Repeat Exec	ution	
		not rep	eatable		

Example

ZAC

1



Syntax	Direct: [Indirect: [label] label]	ZALH ZALH	<i>dma</i> [{ind} [, next ARF	']		
Operands	$0 \le dma \le 12^{\circ}$	7) - 7			1			
Execution	$(PC) + 1 \rightarrow F$ $0 \rightarrow ACC(15)$ $(dma) \rightarrow ACC$	PC 0) C(3116)						
Encoding	15 14 10	3 12 11	10 9	8	76	543	2 1 0	
Direct:	0 1 0	0 0) 0 () 0	0 Da	ita Memory Ad	dress]
Indirect:	:010	0 0) 0 (0 0	1	See Section 4	i.1]
Description	ZALH loads a The low-orde ZALH is usef	a data mei er bits of th ul for 32-t	mory valu ne accum pit arithm	ue into th iulator a etic oper	ne high-ord re zeroed. rations.	er half of th	e accumulat	or
Words	1							
Cycles								
		C	ycle Timin	gs for a S	ingle Instruc	tion		1
	PI/DI	PI/DE	PE	/DI	PE/DE	PR/DI	PR/DE	
	1	2+d	1+	-p	2+d+p	1	2+d	
		C	ycle Timin	gs for a R	epeat Execu	tion		1
	n	1+n+nd		р	1+n+nd+p	n	1+n+nd	J
Example	ZALH DAT3 Or	;(DP	= 32)					
	ZALH *	;If	current	auxili	ary regis	ster conta	ins 4099.	
		Before	Instruction		- .	After Instr	uction	
	Data Memory 4099		3F01	h	Data Memory 4099		3F01h	
	ACC	<	77FFFF	ħ	ACC X	ЗFC	10000h	

ACC X

Syntax	Direct: Indirect:			[label [label]]	ZALF ZALF	२ (२	<i>dma</i> {ind} [, <i>next ARP</i>]								
Operands	() ≤ di) ≤ ne	ma ≤1 ext AF	27 P ≤ 7												
Execution	(8 ((PC) 3000 (dma)	+ 1 → h → A) → A(PC CC(15– CC(31–	-0) 16)											
Encoding		15	14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	1	1 1	1	0	1	1	0		Data I	Memor	y Ado	lress		
	Indirect:	0	1	1 1	1	0	1	1	1		Se	e Sect	ion 4	1		
Description	ר נ ויי ב	The Z accur (bits (s set ZALR	ALR in nulato 0 –14) to one t is a c	nstruction r and ro of the a e. lerivativ	on loa ounds accur re ins	ads a c s the v nulato tructic	lata aluo or ar on fr	omer e by a e set rom Z	nory addi to z ALH	value ng 1/2 zero, a H.	into t 2 LSB and bi	he hig ; that t 15 c	gh-oi is, t of the	rder he 1 e ac	half 5 lo cum	of the w bits ulator
Words	1	1														
Cycles																
					Сус	cle Tim	ings	for a	Sing	le Inst	ructior	<u>ו</u>				
		F	PI/DI	PI/	DE	F	PE/D	1	Ρ	E/DE		PR/DI		Р	R/DE	
			1	2-	⊦d		1+p		2	+d+p		1			2+d	
				T	Cyc	cle Tim	ings	for a	Rep	eat Exe	cutior	1				
			n	1+n	+nd		n+p		1+r	1+nd+p		n		1-	-n+no	
Example	2 C 2	ZALR Dr ZALR	DAT:	3; ;	(DP If c	= 32) urrer	it a	uxil	.iar	y rec	jiste	r co	ntai	Ins	409	9.
	Before Instruction										After Instruction					
		١	Data Memory 4099			3F()1h		[Me 4	Data emory 099			;	3F01	h	

77FFFFh

ACC X

3F018000h

Syntax	Direct: Indirect:			[abel] abel]	bel] ZALS dma bel] ZALS {ind} [nex						P]					
Operands	()≤d)≤n	ma ≤ ext Al	127 RP ≤	; 7												
Execution	$(PC) + 1 \rightarrow PC$ $0 \rightarrow ACC(31-16)$ $(dma) \rightarrow ACC(15-0)$ Not affected by SXM																
	1	Not a	affecte	ed by	SXN	1.											
Encoding	Direct:	15 0	14 1	13 0	12 0	11 0	10 0	9 0	8	7	6	5 Data	4 Memo	3 ry Add	2 dress	1	0
										.1	L]
	Indirect:	0	1	0	0	0	0	0	1	1		Se	ee Sec	tion 4	.1		
Description Words Cycles	ר ד גר גר גר גר גר גר גר גר גר גר גר גר גר	The c ow-o The c numb of the shift, ZALS	conter order b lata is ber. Th e state and S is us	nts o bits o s trea neref e of \$ SXM seful	f the f the a ted a fore, t SXM. = 0.) for 32	add accu s a 1 here (ZA 2-bit	resse umula 16-bit e is no ALS b	ed d ttor. uns o sig eha	ata r The signe gn-ex aves tic op	nem uppe d nu ttens the s	ory lo er half mber ion w same ions.	cation of the rathe ith thi as a	n are e accu r thar s inst LAC	load umul n a 29 ructio instr	led i ator s-co on, r uctio	nto 1 is ze mple ega on w	the 16 eroed. ement rdless <i>r</i> ith no
						Сус	le Tin	ing	s for a	Sing	le Inst	ructio	n		<u></u>		
		1	PI/DI		PI/D	E		PE/C)	P	E/DE		PR/D		P	R/D	
			1		2+0	ł		1+p	-	2	+d+p		1			2+d	
					1	Cyc	le Tin	ling	s for a	Rep	eat Ex	ecutio	n		4		
Example	2 C 2	ZALS Dr ZALS	DAT * Data Memor 769		;(;I Befo	DP = f cu ore Ins	= 6) urren structio 0F7f	nt a on FFh	auxi	liar M	y re Data	giste	er co After I	onta: nstruc	ins ction F7FF	769 h	·.

С

С

Chapter 5

Software Applications

The TMS320C2x microprocessor/microcomputer design emphasizes overall speed, communication, and flexibility. Many instructions are tailored to digital signal processing tasks and provide single-cycle multiply/accumulates, adaptive filtering support, and many other features. General-purpose instructions support floating-point, extended-precision, logical processing, and control applications.

This chapter provides explanations of how to use the various TMS320C2x processor and instruction set features along with assembly language coding examples. More information about specific applications can be found in the book, *Digital Signal Processing Applications with the TMS320 Family* (literature number SPRA012A).

The assembly source code examples in this chapter contain directives and commands specific to the Texas Instruments Assembly Language Tools. Publication *TMS320 Fixed-Point DSP Assembly Language Tools* (literature number SPRU018B) is highly recommended as a reference.

The TMS320C26 is similar to the TMS320C25 except for its internal memory configuration. This is discussed in Section 3.4 and in Appendix B.

Topics in this chapter include:

Topic

Page

5.1	Processor Initialization 5-2
5.2	Program Control 5-22
5.3	Interrupt Service Routine 5-29
5.4	Memory Management 5-33
5.5	Fundamental Logical and Arithmetic Operations
5.6	Advanced Arithmetic Operations
5.7	Application-Oriented Operations 5-68

5.1 **Processor Initialization**

Prior to the execution of a digital signal processing algorithm, it is necessary to initialize the processor. Generally, initialization takes place anytime the processor is reset.

When reset is activated by applying a low level voltage to the RS (reset) input for at least three cycles, the TMS320C2x terminates execution and forces the program counter (PC) to zero. Program memory location 0 normally contains a B (branch) instruction to direct program execution to the system initialization routine. The hardware reset also initializes various registers and status bits.

After reset, the processor should be initialized to meet the requirements of the system. Instructions should be executed that set up operational modes, memory pointers, interrupts, and the remaining functions necessary to meet system requirements.

To configure the processor after reset, the following internal functions should be initialized:

- Memory-mapped registers
- Interrupt structure
- Mode control (OVM, SXM, FO, TXM, PM; plus HM and FSM on TMS320C25)
- Memory control (CNF)
- Auxiliary registers and the auxiliary register pointer (ARP)

Data memory page pointer (DP)

The OVM (overflow mode), TC (test/control flag), and IMR (interrupt mask register) bits are not initialized by reset. The auxiliary register pointer (ARP), auxiliary register pointer buffer (ARB), and data memory page pointer (DP) are also not initialized by reset.

Example 5–1, and Example 5–2 show coding for initializing the TMS320C25, and TMS320C26, respectively, to the following machine state, in addition to the initialization performed during the hardware reset:

- All interrupts enabled
- OVM disabled
- DP set to zero
- ARP set to seven (TMS320C25 and TMS320C26)
- Internal memory filled with zeros

Example 5-1. Processor Initialization (TMS320C25) .title 'PROCESSOR INITIALIZATION' .def RESET, INTO, INT1, INT2 .def TINT, RINT, XINT, USER .ref ISR0, ISR1, ISR2 .ref TIME, RCV, XMT, PROC * PROCESSOR INITIALIZATION FOR THE TMS320C25. * RESET AND INTERRUPT VECTOR SPECIFICATION. * BRANCHES FOR EXTERNAL AND INTERNAL INTERRUPTS. .sect "vectors" RESET В INIT ; RS-BEGINS PROCESSING HERE. INT0 в ISR0 INTO- BEGINS PROCESSING HERE. : INT1 INT1- BEGINS PROCESSING HERE. в ISR1 ; ; INT2- BEGINS PROCESSING HERE. INT2 в ISR2 .space (18h-(\$-RESET))*16 TINT в TIME ; TIMER INTERRUPT PROCESSING. RCV ; SERIAL PORT RECEIVE PROCESSING. RINT в XINT XMT SERIAL PORT TRANSMIT PROCESSING. R USER R PROC ; TRAP VECTOR PROCESSING BEGINS. * THE BRANCH INSTRUCTION AT PROGRAM MEMORY LOCATION 0 DIRECTS EXECUTION TO BEGIN HERE FOR RESET PROCESSING THAT INITIALIZES THE PROCESSOR. WHEN RESET * * APPLIED, THE FOLLOWING CONDITIONS ARE ESTABLISHED FOR THE STATUS AND OTHER **REGISTERS:** * INTERNAL ARP ov OVM 1 INTM DP * * ST0: XXX 0 х 1 1 XXXXXXXXX * ARB CNF TC SXM С 11 HM FSM XF FO TXM PM 1 0 0 * ST1: XXX 0 Х 1 1 11 1 1 00 * * REGISTER ADDRESS DATA DRR 0000h XXXX XXXX XXXX XXXX * 0001h XXXX XXXX XXXX XXXX DXR * TIM 0002h 1111 1111 1111 1111 * PRD 0003h 1111 1111 1111 1111 1111 1111 11XX XXXX * IMR 0004h 1111 1111 0000 0000 * GREG 0005h RINT TINT INT2 INT1 INT0 RESERVED XINT * MR: 111111111 X Х Х х Х Х .text ; DISABLE OVERFLOW MODE. INIT ROVM ; POINT DP REGISTER TO DATA PAGE 0. LDPK 0 LARP 7 ; POINT TO AUXILIARY REGISTER 7. LACK ; LOAD ACCUMULATOR WITH 3Fh. 3Fh SACL ; ENABLE ALL INTERRUPTS VIA IMR. 4 INTERNAL DATA MEMORY INITIALIZATION.

IS

ZAC ; ZERO THE ACCUMULATOR. AR7,60h ; POINT TO BLOCK B2. LARK RPTK 31 ; STORE ZERO IN ALL 32 LOCATIONS. SACL *+ LRLK AR7,200h ; POINT TO BLOCK B0. RPTK 255 SACL *+ ; ZERO ALL OF PAGES 4 AND 5. * LRLK AR7,300h ; POINT TO BLOCK B1. RPTK 255 SACL *+ ; ZERO ALL OF PAGES 6 AND 7. * THE PROCESSOR IS INITIALIZED. THE REMAINING APPLICATION-DEPENDENT PART * OF * THE SYSTEM (BOTH ON- AND OFF-CHIP) SHOULD NOW BE INITIALIZED. * EINT ; ENABLE ALL INTERRUPTS. Example 5–2. Processor Initialization (TMS320C26) 'INIT26' .title .title 'TMS320C26 PROCESSOR INITIALIZATION' .width 100 .option × RESET, INTO, INT1, INT2 .def .def TINT, RINT, XINT, USER .ref ISR0, ISR1, ISR2 .ref TIME, RCV, XMT, PROC * * RESET AND INTERRUPT VECTOR SPECIFICATION: BRANCHES FOR EXTERNAL AND INTERNAL INTERRUPTS * * RESET B INIT ; RS-will begin processing here ; INTO- PROCESSING TNTO B TSR0 ; INT1- PROCESSING B ISR1 INT1 ; INT2- PROCESSING INT2 B ISR2 ; RESERVED TIME .space 16*16 ; TIMER INTERRUPT PROCESSING TINT TIME в ; SERIAL PORT RECEIVE PROCESSING RINT B RCV B XMT ; SERIAL PORT TRANSMIT PROCESSING XINT ; TRAP VECTOR PROCESSING USER B PROC * THE BRANCH INSTRUCTION AT LOCATION 0 DIRECTS EXECUTION TO BEGIN HERE FOR RESET * PROCESSING TO INITIALIZE THE PROCESSOR. WHEN RESET IS APPLIED, THE FOLLOW-ING * CONDITIONS ARE ESTABLISHED FOR THE STATUS AND OTHER INTERNAL REGISTER. * * IN THIS EXAMPLE THE BRANCH INCLUDES THAT THE ARP IS SET TO 7. THE AUXILIARY REGISTIER POINTER IS NOT SET FROM RESET. * *

*	ARI	70 S	7 OV	м	1	INTM		DP						
* \$10	: 11.	1 0	х		T	T	XXX.	XXXXXX						
*										_				
* ARI	B CNF0	TC	SXM	C	1	CNF1	НМ	FSM	XF	F0	TXM	PM		
* ST:	l: XXX	х	1	1	1	0	1	1	1	0	0	00		
* 55	0													
* RE	GISTER	A	DDRESS		~~~~			~~~~						
×	DKK		0000n				XXXX VVVV	XXXX VVVV						
- +			0001h		1111	1111	1111	1111						
*	חפס		0035		XXXX	XXXX	XXXX	VVVV						
*	TMP		0003h		1111	1111	1122	YYYY						
*	GREG	(0005h		1111	1111	0000	0000						
*	01120													
*	RESERV	ED XI	INT R	INT	TIN	T INT	r2 I	NT1	INT0					
IMR:	11111111	111 3	K	Х	х	х		х	х					
*														
	def	IN	IIT											
в0	.set	0200h			; [рата м	EMORY	BLOCK	в0					
в2	.set	0060H			; [DATA M	IEMORY	BLOCK	в2					
IMR	.set .TEXT	4			; 1	NTERR	UPT M	ASK RE	GISTER					
INIT	ROVM				; D	ISABL	E OVE	RFLOW	MODE					
	LDPK	0			; F	OINT	TO DA	ТА МЕМ	ORY PA	GE 0				
	LARP	7			; P	OINT	TO AU	XILIAR	Y REGI	STER 7	7			
	CONF	0			; 0	ONFIG	URE A	LL INT	ERNAL	RAM				
					; E	BLOCKS	AS D	АТА МЕ	MORY					
	LACK	03FH			; I	OAD A	CCUMU	LATOR	WITH I	NTERRU	JPT MAS	SK		
	SACL	IMR			; E	NABLE	ALL	INTERR	UPTS					
*														
*	INTERN	AL DA'I	A MAEMO	DRY 1	NITIA	LIZATI	LON							
	.sect	"INIT	_RAM"											
	ZAC				; Z	ERO T	HE AC	CUMULA	TOR					
	LARK	AR7,B	2		; P	POINT	TO BL	оск в2						
	RPTK	31												
	SACL	*+			; S	TORE	ZERO	IN ALL	32 LO	CATION	IS			
*			•		_									
	LRLK	AR7,B	0		; P	POINT	TO BL	OCK BO						
1	LARK	AR6,5			; R	EPEAT	LOOP	I 6 TI	MES					
LOOPI	: RPTK	255			; 2	EROIN	G BLO	CK BU,	BI AN	D B3				
	SACL	*+ >DC			; Z	ERO T	ны ра	GES: 4	-12					
	DAN7	AKO	* 75	7				MEC						
*	DANA	TOOLI	,, AR	1	; R	GFEAT	0 11	me d						
* т н	E PROCE	SSOR 1	S TNT	ר דאדי	ZED.	тне в	EMAIN	ING AP	PLICAT		EPENDEN	NT PART	OF	THE
SY	STEM (B	OTH ON	- AND	OFF-	CHIP)	SHOUL	D NOW	BE IN	ITIALI	ZED.			~ •	

- *

EINT

; ENABLE ALL INTERRUPTS
5.1.1 TMS320C26 Download/Bootstrapping Modes

The TMS320C26 boot program allows three types of download:

- Mode 1: parallel download from an I/O port
- Mode 2: serial download from an RS232 port
- Mode 3: external memory (EPROM) download.

Note: In all three modes,

- ☐ The download begins at data block B0 (0200h) in internal space and continues until the length specified by the download mode is reached. The appropriate memory blocks are then configured as program, and execution transfers to the first address in program block B0 (0FA00h).
- The ROM interrupt vector table uses AR modification. To save context on an interrupt, the user-defined vector table in program block B0 should not modify the auxiliary registers. This is especially important in external global memory downloads in which an unmodified B(ranch) instruction is used to identify valid code.
- If the RS signal is not a clean TTL signal, the various processor sections may not be properly synchronized with each other. This is because the RS pin does not have an internal Schmidt trigger built into it. It is therefore recomended that you use a Schmidt-triggered gate with an RC time constant and external switch to avoid this.

5.1.1.1 Mode 1: Parallel Download From an I/O Port

You can perform a parallel download through a parallel interface to a host processor via parallel I/O port zero (PA0). Both 8- and 16-bit wide data words can be transferred. BIO and XF are used as handshake signals to the host.

If the BIO signal is low at reset, a parallel I/O mode download will be initiated. Otherwise, bootloader control passes to modes 2 and 3. The BIOZ (BIO pin) test is made 36+2d cycles after reset, but it is recommended that the BIO pin be initialized at power-up or reset. The value of *d* is the number of wait states used at global memory address 08000h. In this case, a read of memory location 08000h is used as a delay and is part of the global EPROM download option. However, the status of that test is not used until after the BIO pin has been polled.

Each transfer of program data from the host is accomplished through a \overline{BIO} and XF handshake with the host. A data transfer is initiated by the host, driving

the BIO pin low. When the BIO pin goes low, the C26 inputs the data from port address zero and stores it in the currently available memory location. The C26 then drives the XF pin high to indicate to the host that the data has been received. The C26 then waits for the BIO pin to go high before setting the XF pin low. The low status of the XF line can then be polled by the host to indicate that the C26 is ready for another piece of data.

Example 5–3. BIO–XF Transfer Protocol

BIO	low	;at reset initiates parallel I/O mode						
BIO	high	;host requests to transmit						
XF	low	;C26 indicates ready to receive						
BIO	low	;host indicates data valid; C26 inputs STATUS						
XF	high	;C26 indicates word was received						
BIO	high	;host requests to transmit						
XF	low	;C26 indicates ready to receive						
BIO	low	;host indicates data valid; C26 inputs INTERRUPT						
XF	high	;C26 indicates word was received						
BIO	high	;host requests to transmit						
XF	low	;C26 indicates ready to receive						
:	:	;						
:	:	;This is repeated as many times as needed						
:	:	;						
BIO	high	;host requests to transmit						
XF	low	;C26 indicates ready to receive						
BIO	low	;host indicates data valid; C26 inputs CHECKSUM						
XF/I	PA0	;C26 indicates CHECKSUM status; HIGH=pass LOW=fail						
; s ₁	ynchroni	zation word						
, BIO	high	;host requests transmit						
XF	low	;C26 indicates ready to receive						
BIO	low	;C26 branches to execute program (data input but not used)						
BRAN	BRANCH PROG;program is now running							

Figure 5–1. BIO–XF Handshake



Note: The falling edge of BIO acts like a latch, causing the C26 to input the data.

Figure 5–2. Sequence for 8-Bit Transfers

15	8	7	0	
хххх	ххх	5	STATUS WORD	
x	ххх	INT	FERRUPT WORD	
x	ххх	PR	OGRAM LENGTH	
x	ххх	PR	OG WORD 1 LOW	
X	ххх	PRO	og word 1 high	
x	ххх	PR	OG WORD 2 LOW	2× Length Transfers
x	ххх	PR	DG WORD 2 HIGH	
x x x x x	ххх		REPEAT	
x	ххх	С	HECKSUM LOW	
x	ххх	C	HECKSUM HIGH	
x	ххх	SYI	NCHRO (DUMMY)	

Figure 5–3. Sequence for 16-Bit Transfers



Note: In all transfers, the XF pin can be ignored as long as the host allows sufficient time for the C26 to get ready for the next transfer.

Configuration Word Definitions

STATUS (1 BIO–XF transfer)

This is the first word sent to the C26. The bit fields for this word are given below.

Bits D0, D1, D2 are the MSBs of the program length.

Bit D3 selects the reset/download mode:

0 = reset only (no download)

1 = start download of the program

Bit D4 selects the transmission/memory format:

- 0 = 8-bit format
- 1 = 16-bit format (not allowed in serial mode)

Bits D5–D7 should be set low (Do not use them.)

INTERRUPT (1 BIO-XF transfer)

This word defines the interrupt and final memory configuration to be installed after bootstrapping. During the bootload process, blocks B0, B1, and B3 are configured as data and always loaded first. This word is loaded into the C26 by a single transfer with the upper bits being masked off. The configuration is as follows.

Bits D0–D5 are loaded into the interrupt mask register (IMR).

Bits D6 & D7 define the memory configuration after download:

<u>D7</u>	<u>D6</u>	Program Memory	Data Memory
0	0	B0	B1, B2, B3
0	1	B0, B1	B2, B3
1	0	B0, B1, B3	B2

PROGRAM LENGTH (1 BIO–XF transfer)

The third word to be transferred is the program length, starting at block B0 (0200h) followed by B1 and B3. The 8 LSBs of the LENGTH word are combined with bits D0, D1, and D2 of the STATUS word to form the total program length (up to 2K words in length). The length does not include any of the control, CHECKSUM, or SYNCHRONIZATION words.

Figure 5–4. Building LENGTH From STATUS and PROGRAM LENGTH Words

🗕 Don't Care 🗕	L S [−] Wa	TATUS	6 🗕		<u></u>	PRO	GRAM Word	LENC Bits	атн		
	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0
x	LA	L9	L8	L7	L6	L5	L4	L3	L2	L1	L0

PROGRAM WORD (1 or 2 BIO–XF transfers)

The next LENGTH program words are then loaded into the internal RAM followed by external data RAM at 0800h. In the 8-bit mode, two words are transferred for each complete program word. That is, 4K transfers will result in up to 2K program words received. Also note that the maximum length can extend past the last address of block B3, into external data memory, by 512 words. In the 8-bit mode, the byte sequence is low to high.

CHECKSUM (1 or 2 BIO-XF transfers)

The CHECKSUM word verifies the correct result of the transfer. The checksum is defined as the lower 16 bits of the sum of all program words transferred. The checksum does not include any control words or the final checksum sent by the host. After completing the program transfer, the host transmits a precalculated checksum, and the C26 returns the status on the XF line and port PA0. The checksum status definitions are shown below. In the 8-bit mode, the byte sequence is low to high.

XF=0 or PA0= 00h, indicates a checksum error. XF=1 or PA0=0FFh, indicates a correct checksum.

Note: If a checksum error occurs, this will cause the normal BIO–XF handshake to fail. A host timeout (loop count) can be used to verify a failed handshake and is a good method to detect a failed checksum as well.

SYNCHRONIZATION (1 BIO–XF transfer)

After loading the CHECKSUM, the value previously transmitted in the configuration word reconfigures the internal memory and interrupts. The C26 then waits for a falling edge on the \overline{BIO} pin before program control is passed to the first address of B0. If a checksum error has occurred, this allows the host to check the status and possibly reboot the system. When \overline{BIO} goes low, program control is always passed to the first address of program block B0, regardless of the checksum status.

Note: Because the XF pin is used as a handshake signal during transfers with the host, suitable software control must verify the correct sumcheck status.

5.1.1.2 Mode 2: Serial Download From an RS232 Port (8 Data Bits, 2 Stop Bits, 1 Start Bit)

If the \overline{BIO} signal is found to be high 39+2d cycles after reset, a test is made to determine if external global memory (EPROM, mode 3) is present. If this fails, a serial download is performed. It is recommended that you initialize the \overline{BIO} pin at reset to avoid inadvertently selecting the wrong mode. The value of *d* is the number of wait states for global memory address 08000h and becomes part of the delay before polling the \overline{BIO} pin.

The presence of an unmodified B instruction in the global data space (but **not** in normal data space) determines whether there is an external EPROM in global memory. For more information, refer to subsection 5.1.1.3.

The serial link is RS232 standard, using TTL levels at the BIO and XF pins. In this case, the BIO pin receives the data from the host via an RS232 line receiver, and the XF pin sends status back to the host via a line driver. The receive levels and data format are shown below.

Figure 5–5. RS232 Connection to the TMS320C26



C26 XF PIN (RS232 RECEIVE DATA 'RX')

On reset, XF is driven high, indicating that a transfer has been initiated. If the download is not successful and the checksum fails, XF is driven low, indicating a failure. The host should wait until this time to poll the checksum verification status. The levels are given below.

Logic high (1) = Transmission in progress or checksum valid Logic low (0) = Checksum error

RS232 line levels are not TTL-compatible. RS232 line drivers and receivers, such as the Texas Instruments 75188 and 75189, must be used to interface to the RS232 level.

Example 5–4. RS232 Transfer Protocol

BIO high	at reset signals either serial or EPROM load;
EPROM ?	Global and normal data space is checked for an EPROM
: :	;signiture. If found mode 3 download is entered.
: :	······································
BIO high	;stop bit (has been high since reset)
BIO low	;start bit, this bit is timed for baud rate
BIO DATA_	7 ;high, signals end of start bit for baud rate detect
BIO DATA_	5 ;rest of data bits for baud rate detect are don't care
BIO DATA_	5 ;don't care
BIO DATA_	4 ;don't care
BIO DATA_	3 ;don't care
BIO DATA_	2 ;don't care
BIO DATA_	l ;don't care
BIO DATA) ;don't care
BIO high	stop bit 1, end of baud rate detect transfer;
BIO high	;stop bit 2,
BIO low	start bit, begin STATUS word transfer;
BIO DATA_	7;
: :	;This process is repeated until all the control words,
: :	program words and checksum have been transferred.
: :	;Finally, one final word (SYNCH) is used to hold the
: :	;C26 momentarily before execution of the users program.
: :	;
BIO high	stop bit, signals end of CHECKSUM HIGH transfer;
XF/PA0	;C26 indicates CHECKSUM status HIGH=pass Low=fail
BIO low	;C26 branches to execute program (data input but not used)
BRANCH PR	DG;program is now running

Figure 5–6. Sequence for RS232 Transfer (8 Data Bits Only)



Configuration Word Definitions

BAUD DETECT (1 RS232 transfer)

The first word transmitted by the host detects the baud rate by sampling the low period of the start bit. In this case, the stop bits have been previously holding the BIO line high, and the start bit drives the line low. The next bit is data and must be driven high. Since the data is received MSB first, the synchronization word sent to the serial port may be 1xxxxxx. The low period of the start bit is sampled by using a software timing loop. The C26 then times out the remaining data bits (dummy bits) and waits for the next start bit (BIO going low). Note that the serial link is not interrupt driven and therefore uses all of the available processor overhead for timing the incoming data stream.

STATUS (1 RS232 transfer)

The second word sent to the C26 is the 8-bit STATUS word. The bit fields are given below.

Bits D0, D1, and D2 are the MSBs of the program length.

Bit D3 selects the reset/download mode:

0 = reset only (no download)

1 = start download of the program

Bit D4 selects the transmission/memory format:

0 = 8-bit format

- 1 = 16-bit format (not allowed in serial mode)
- Bits D4–D7 should be set low. (Do not use them).

INTERRUPT (1 RS232 transfer)

The third word defines the interrupt and final memory configuration to be installed after bootstrapping. During the bootload process, blocks B0, B1 and B3 are configured as data and are always loaded first. This word is loaded into the C26 with a single transfer with the upper bits being masked off. The configuration is as follows.

Bits D0–D5 are loaded into the interrupt mask register (IMR) Bits D6 & D7 define the memory configuration after download

<u>D7</u>	<u>D6</u>	Program Memory	Data Memory
0	0	B0	B1, B2, B3
0	1	B0, B1	B2, B3
1	0	B0, B1, B3	B2

PROGRAM LENGTH (1 RS232 transfer)

The fourth word is the program length to be transferred starting at block B0 (0200h) followed by B1 and B3. The 8 LSBs of the LENGTH word are combined with bits D0, D1, and D2 of the STATUS word to form the total program length (up to 2K words in length). The length does not include any of the control, CHECKSUM, or SYNCHRONIZATION words.

Figure 5–7. Building LENGTH From STATUS and PROGRAM LENGTH Words

🗲 Don't Care 🗲	← ST Wo	TATUS ord Bit	s 🗕			PROC	GRAM Word	LENC Bits	атн		
	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0
$\times \times \times \times \times$	LA	L9	L8	L7	L6	L5	L4	L3	L2	L1	L0

PROGRAM WORD (2 RS232 transfers each)

The next LENGTH program words are then loaded into the internal RAM followed by external data RAM at 0800h. In the RS232 mode, two words are transferred for each complete program word. That is, 4K word transfers will result in up to 2K program words received. Also note that the maximum length can extend past the last address of block B3, into external data memory, by 512 words. In the RS232 mode, the byte sequence is low to high.

CHECKSUM (2 RS232 transfers)

The CHECKSUM word is used to verify correct result of the transfer. The checksum is defined as the lower 16 bits of the sum of all program words transferred. The checksum does not include any control words or the final checksum sent by the host. After completing the program transfer, the host transmits

a precalculated checksum, and the C26 returns the status on the XF line and port PA0. The checksum status definitions are shown below. In the RS232 mode, the byte sequence is low to high.

XF=0 or PA0= 00h, indicates a checksum error. XF=1 or PA0=0FFh, indicates a correct checksum.

SYNCHRONIZATION (1 RS232 transfer)

After loading the CHECKSUM, the value previously transmitted in the configuration word reconfigures the internal memory and interrupts. The C26 then waits for a falling edge on the $\overline{\text{BIO}}$ pin before program control is passed to the first address of B0. If a checksum error has occurred, this allows the host to check the status and possibly reboot the system. When $\overline{\text{BIO}}$ goes low, program control is always passed to the first address of program block B0, regardless of the checksum status.

Note: XF is driven high by reset and remains high to indicate that a transfer is in progress. A high level on XF also indicates that a checksum is correct. If needed, a host timeout can be used to determine if the XF status indicates a transfer is in progress or a correct checksum has been received.

5.1.1.3 Mode 3: External Memory (EPROM) Download

If the \overline{BIO} signal is found to be high 39+2d cycles after reset, a test is made to determine if external global memory is present. If this fails, a serial download (mode 2) is performed. It is recommended that \overline{BIO} pin be initialized at powerup or reset to avoid inadvertently selecting the wrong mode. The value of *d* is the number of wait states used at global memory address 08000h and becomes part of the delay before polling the status of \overline{BIO} .

The presence of an EPROM is determined by a test pattern check for an unmodified B instruction in the first download location. Both global and normal data spaces are checked. The test pattern must be found in the global data space but not in normal data space.

This bit pattern test was chosen because the ROM-coded vector table uses ARP modification while branching to your vector table in block B0. If your program were also to use ARP modification, the ARP buffer (ARB) would be overwritten, and ARP recovery during an interrupt service routine would not be possible. The conclusion is that the unmodified B instruction is an excellent test because you should never modify it. Furthermore, since most systems do not decode the global memory space when selecting external memory, a random bit pattern resembling an unmodified branch instruction will be rejected as a valid EPROM signature. Global memory decoding must therefore be used to download from external memory (EPROM). It is impossible to download from an EPROM if the global memory select pin BR (bus request) is not used to enable the EPROM. The advantage of this method is that BR can also be ORed with MSC to generate a one-wait state ready condition for global memory access.

The signature test subtracts the value of a B instruction (0FF80h) from the resulting combined 16 bits of the first two words in location 08000h. If a zero is returned in the accumulator, it indicates that a branch was found. The TMS320C26 performs this test in global memory by setting GREG=080h. If a B instruction is present, it indicates that a valid EPROM may have been found. The 'C26 performs the same test in normal data space by setting GREG=0h. If a B instruction is present again, mode 3 is aborted and mode 2 (RS232 serial port) operation is entered.

The downloading then continues until all of B0, B1, and B3 are filled with data (1536 words). If additional data recovery is needed, your downloaded program can take over. The memory to be loaded is recovered from the lower 8 data bits (D0–D7) in a HI,LO,HI,LO order. The upper byte is masked out. The byte ordering for the first few words, including the test branch, is shown in Figure 5–8.

Figure 5–8. External Memory Byte Ordering

	E	Int_Data_Mem						
	D15	D8	D7	D0		D15	D0	
08000h	XXXXXX	< x x	1111	1111				
08001h	XXXXXX	< X X	1000	0000		B (OFF	-80h)	0200h
08002h	XXXXXX	< X X	PA	High				
08003h	XXXXXX	< X X	PA	Low		Prog_	Addr	0201h
08004h	XXXXXX	< X X	1111	1111				
08005h	XXXXXX	< X X	1000	0000		B (OFF	-80)	0202h
08006h	XXXXXX	xxx	1111	1111	┝──┘			
	:					:	•	

In this mode, no checksum is performed because no host connection is used to perform the download. If you still want a checksum, your program can perform this task.

Example 5–5.TMS320C26BFNL Bootloader ;-------

```
;
;
  TMS320C26BFNL Bootloader
                                    1/15/92
                                                       ;
;
;
                                                       ;
;.
 .text
                                                   ***"
 .title "*** Texas Instruments TMS320C26 Bootloader
 .mmregs
MEMORY: .set 060h ;Temporary Register
LENGTH: .set 061h ;Program-Length
CHECK: .set 062h ;Checksum
MASKFF: .set 063h ;Low-Byte-Mask
WORD8L: .set 064h ;Low-Byte Data Word
WORD8H: .set 065h ;High-Byte Data Word
BITLEN: .set 066h ;RS232 bit length
       .set 067h ;Functional mode
MODE:
STATUS: .set 07Eh ;Statusword
INTER: .set 07Fh ;Interrupt-Word
0Bh
POSST: .set
                         :Statusbit-Position
POSRD: .set
                0Ch
                        ;Reset\Downl.-Bit-Pos
      .set
                09h
                        ;Block-Config-Bit1-Po
BCB1:
                       ;Block-Config-Bit2-Po
                08h
BCB2:
       .set
                       ;Data—Adress of B0
ADRESS: .set
                0200h
                0FA00h ;Prog-Adress of B0
PROG:
       .set
EPROM: .set
                08000h
                         ;EPROM address
LEPROM: .set
                0BFFh
                       ;EPROM length
*
         RESET AND INTERRUPTS
         в
              START,*,AR7 ;Reset
         в
              PROG+2,*,AR0 ;Interrupt 0
              PROG+4,*,AR0 ;Interrupt 1
         в
         в
              PROG+6,*,AR0 ;Interrupt 2
         .space 16 * 16
                         ;reserve 16 words
         в
              PROG+8,*,AR0 ;Timer-Interrupt
         в
              PROG+10, *, AR0; Serial-Port-Int.
         в
              PROG+12,*,AR0;Serial-Port-Int.
              PROG+14,*,AR0;Software-Interrupt
         в
   DOWNLOAD PROGRAM AREA
                              *
GLITCH:
                            ;
START
         ldpk 0
                           ;
         rsxm
                           ;Clear Checksum and load Mask
         lack OFFh
         sacl MASKFF
                           ;
         sach CHECK
         lark AR1,0
                           ;Load AR1+1 words (last in accum)
         call Test_Load1 ;Test GLOBAL EPROM(must return 0)
```

READ FUNCTIONAL MODE 36+2d CYCLES AFTER RESET * BIO = 0 ----> COPROCESSOR (PARALLEL I/O) LOAD BIO = 1 ----> MULTIPROCESSOR (SERIAL) MODE -OR- BYTE WIDE EPROM LOAD <--- NEW bioz COPRO1 ;BIO low -> COPROCESSOR bnz MULTI ;Zero indicates B ->PASS lark AR1, 0 ; if pass test NORMAL data space call Test Load2 ; MULTI bz ;Zero indicates B ->FAIL call Full Load ;OK to load EPROM conf 3 ;B0, B1 & B3 as program :NOP ;NOP adds extra latency в NEED2 ;Double B for CONF 3 latency MULTI: ;. ; MULTIPROCESSOR (SERIAL) MODE (BIO=INPUT) : *** WARNING *** First word must be 1 (ONE)to synchronize low ; ; period. Treated as a dummy word. (Not used) ; ; init. bitlen counter lark AR1,0 LACK ;MODE=1 MULTIPROCESSOR/UART 1 AUTOBO STBIT, *, AR1 bioz ;wait for start bit AUTOBO b ; STBIT BIOZ STBIT,*+ ;Bit length = 3*(AR0) cycles AR1, BITLEN SAR ; LARK AR2,9 ;wait for 8 bits + 2 stop bit SACL MODE ; MODE=1 (MULTIPROCESSOR) AUTOB2 LAR AR1, BITLEN ; BANZ \$,*-;wait (BITLEN +2) cycles LARP AR2 BANZ AUTOB2, *-, AR1; last bit in word? ;execute common download PG COMMON B COPRO1 ;-; COPROCESSOR (PARALLEL I/O) MODE ;. BIOZ COPRO ;BIO low -> COPROCESSOR ;BIO high -> Made mistake в GLITCH COPRO LACK 0 ; SACL ; init MODE 0=COPROCESSOR MODE COMMON: ;---CALL READ ;read status word SACL MEMORY BIT MEMORY, POSRD ; D3 (download) = high? BBZ ;No, then >BLOCK CONFIG BLOCK LAC MEMORY ;Store Statusword in SACL STATUS ;STATUS CALL READ ;read interrupt mask SACL INTER CALL ;Read Program-Length READ ;mask unused bit AND MASKFF SACL LENGTH LAC STATUS,8 ;high-Byte ANDK 0700h ;mask unused bit OR LENGTH ;High-Byte and Low-Byte

Software Applications

	SACL	LENGTH	;into Program-Length
	LRLK	AR7, ADRESS	:Init. address
	LAR	AR6, LENGTH	:Init. counter value
	BIT	STATUS, POSST	:D4 (16 bit format) = high?
	BBZ	LOW8L,*,AR7	No, then go to LOW8L
	ZAC	, ,	;
LOW16	BIOZ	LOW16	BIO-Input = high?
	RXF		Set Ready-Signal
HIGH16	BIOZ	READ16	BIO-Input = low?
	в	HIGH16	:
READ16	IN	*,PA0	, Read Program-Data
	SXF	,	Reset Ready-Signal
	ADD	*+,0,AR6	Accumulate Checksum
	BANZ	LOW16,*-,AR7	:Last Word?
	SACL	CHECK	:
	CALL	READ	; read checksum
	CALL	CHKSUM	test checksum
	в	BLOCK	;
LOW8L	CALL	READ	;Read Program-Data LSB
	AND	MASKFF	mask unused bit
	SACL	WORD8L	;> Low-Byte
	CALL	READ	Read Program-Data MSB
	SACL	WORD8H	;> high-Byte
	LAC	CHECK	;
	ADD	WORD8L	Accumulate Checksum
	ADD	WORD8H,8	Accumulate Checksum
	SACL	CHECK	;
	LAC	WORD8H,8	;Modify Program-Data
	OR	WORD8L	;> High-Byte+Low-Byte
	SACL	*+,0,AR6	;Store Block B0\1\3
	BANZ	LOW8L,*-,AR7	;Last Word?
CHKRID	CALL	READ	;read checksum LSB
	AND	MASKFF	;mask unused bit
	SACL	WORD8L	;
	CALL	READ	;read checksum MSB
	SACL	WORD8H	;
	LAC	WORD8H,8	;
	OR	WORD8L	;> High-Byte+Low-Byte
	CALL	CHKSUM	; test checksum
*			*
* CONFIG	SURE B0,	B1 & B3 AND 7	THEN WAIT FOR *
* FOR SI	ART SIGN	NAL (BIO=0) TO	D JUMP TO PROGRAM *
*			*
BLOCK	BIT	INTER, BCB2	;Block-Config-Bit2=1?
	coni	3	;Set all ProgMemory
	bbnz	POINTO	;
	BIT	INTER, BCBI	;Block-Config-Bitl=1?
	CONÍ	2	;Set BU, BI ProgMem.
	ZNDD	POINTU	i . Set DO Dree Martin
DOTION	CONF		; Set BU ProgMemory
POINTO		INTER	; init interrupts
	SACL	TWK	; of interrupt-Word
	CALL	READ	; aummy read for synchro
NEED2	SSXM		;

	В	PROG,*,AR0	;branch to user prog (B0)
READ	;	MODE	•
REIID	BZ	READP	, MODE 2
BEADS.	22		•MULTIPROCESSOR->RS232 link
READS.	T.ARK	AR2 0	·init byte value
WOMPTO	DAIL	STOK * 201	wait for start bit falling edge
WOIDII	BIU2	WCMDIM	; wait for start bit failing eage
	ь.	WEIDII	<i>i</i>
	; Not ; dec ; RS2 ; loc	e: The follow riment arange 32 timing. I op is 1/2 the	ing sequence uses a shift and ; ment to scale BITLEN for proper ; n this case the time in the ; length of the start bit ;
STOK	, lac	BITLEN,6	;BITLEN is scaled and
half len	subk	171	decremented by 8/3 for
	baz	half len	BITLEN/2 wait
	:		,
	LARK	AR3.7	:number of bits - 1
	LARK	AR0.1	bit number 1 value
WTBTT	CALL	BTT	wait for a bit
WIDII	BANZ	WTBTT. *- AR1	:last bit ?
	T.ARK	ARO O	stop bit value
	CALL	BTT	wait for stop bit
	SAR	AR2 MEMORY	·
	T.AC	MEMORY	ACC == RS232 byte value
	T.APD	AP7	·
	RET	11()	' ACC = read value
BTT	T.AR	AR1.BTTLEN	·
	BANZ	\$.*-	, wait for a bit
	BIOZ	ZEROBT.*.AR2	test bit value = 0 ?
	MAR	*0+	add bit value
ZEROBT	LARP	AR0	
	MAR	*0+,AR3	dble bit val for next bit
	RET	•	;
	;		•
READP:	•		;COPROCESSOR ->par intface
	BIOZ	READP	BIO-Input = high?
	RXF		:Set Ready-Signal
HIGHST	BIOZ	READP2	BIO-Input = low?
	в	HIGHST	
READP2	IN	MEMORY, PA0	, Read value
	SXF		Reset Ready-Signal
	LAC	MEMORY	ACC = read value
	RET		:
CHKSUM:	;		
01110 0111	SXF		: XF = 1 -> checksum OK
	LARK	AR6.0FFh	AR6 = >FF ->checksum OK
	SUB	CHECK	· · · · · · · · · · · · · · · · · · ·
	B7	CHKOK	, checksum OK ?
	RXF		XF = 0 ->checksum error
	T.ABK	AR6.00b	AR6 = >00 ->checksum error
CHKOK	SAR	AR6.MEMORY	·
J	OUT	MEMORY PAO	' OUTPUT PORT->checksum flag
	RET		i
	T (T (T		,

******	* * * * * * *	* * * * * * * * * * * * * * * * * * *	* *	*****
*		EPROM BOOTLOAD		*
*******	* * * * * * *	* * * * * * * * * * * * * * * * * * *	* *	*****
Full_Load:	lrlk	AR1, LEPROM	;	
Test_Load1:	lark	AR2, 080h	;	Entry = Global DS
	sar	AR2, GREG	;	Load length = AR1
Test_Load2:	lrlk	AR7, EPROM-1	;	Entry = Norm DS
_	lrlk	AR3, ADRESS	;	load destination
moreEPROM:	adrk	2	;	point to LOW word
	lac	MASKFF	;	only load lower 8 bits
	and	*	;	get upper 8 bits
	add	*+,8,AR3	;	store value
	sacl	*	;	reloading clears MSB's
	lac	*+,AR1	;	Mask upper bits
	banz	<pre>moreEPROM, *-, AR7</pre>	;	Finished load?
	sach	GREG	;	Set normal DS
	sblk	0FF80h	;	Accu = B(ranch)?
	ret		;	

5.2 **Program Control**

To facilitate the use of the TMS320C2x in general-purpose high-speed processing, a variety of instructions are provided for software stack expansion, subroutine calls, timer operation, single-instruction loops, and external branch control. Descriptions and examples of how to use these features of the TMS320C2x are given in this section.

5.2.1 Subroutines

The TMS320C2x has a 16-bit program counter (PC) and a eight-level hardware stack for PC storage. The CALL and CALA subroutine calls store the current contents of the program counter on the top of the stack. The RET (return from subroutine) instruction then pops the top of the stack to the program counter.

Example 5–6 illustrates the use of a subroutine to determine the square root of a 16-bit number. Processing proceeds in the main routine to the point where the square root of a number should be taken. At this point a CALL is made to the subroutine, transferring control to that section of the program memory for execution and then returning to the calling routine via the RET instruction when execution has completed.

Example 5–6. Subroutines

* AUTOCORRELATION

* THIS ROUTINE PERFORMS A CORRELATION OF TWO VECTORS AND THEN CALLS A SOUARE ROOT

* SUBROUTINE THAT WILL DETERMINE THE RMS AMPLITUDE OF THE WAVEFORM.

AUTOC

LAC ENERGY CALL SORT SACL ENERGY SOUARE ROOT THIS SUBROUTINE DETERMINES THE SQUARE ROOT OF A NUMBER X THAT IS LOCATED IN THE LOW HALF OF THE ACCUMULATOR WHEN THE ROUTINE IS CALLED. THE FRACTIONAL SQUARE ROOT OF XS TAKEN, WHERE 0 < X < 1 AND WHERE 1 IS REPRESENTED BY 7FFFh. THE RESULT IS RETURNED TO THE CALLING ROUTINE IN THE ACCUMULATOR. ST0 .set 60h ; SAVED STATUS REGISTER STO ADDRESS ST1 .set 61h ; SAVED STATUS REGISTER ST1 ADDRESS NUMBER .set 62h ; NUMBER X WHOSE SQUARE ROOT IS TAKEN TEMPR .set 63h ; INTERMEDIATE ROOTS

GUESS .set 64h

; SQUARE ROOT OF X*

*				
	.text			
SQRT	SST	ST0	;	SAVE STATUS REGISTER ST0.
	SST1	ST1	;	SAVE STATUS REGISTER ST1.
	LDPK	0	;	LOAD DATA PAGE POINTER = 0.
	SSXM		;	SET SIGN-EXTENSION MODE.
	SPM 1		;	LEFT-SHIFT PR OUTPUT TO ACCUMULATOR.
	SACL	NUMBER	;	SAVE X.
	LARP	AR1	;	INITIALIZE VARIABLES FOR SQUARE ROOT.
	LARK	AR1,11	;	12 ITERATIONS
	LALK	800h	;	ASSUME X IS LESS THAN 200h.
	SACL	GUESS	;	SET INITIAL GUESS TO 800h.
	SACL	TEMPR	;	SET FIRST INTERMEDIATE ROOT TO 800h.
	SACH	ROOT	;	SET SQUARE ROOT VALUE TO 0.
	LAC	NUMBER	;	LOAD X INTO THE ACCUMULATOR.
	SBLK	200h	;	TEST IF X IS LESS THAN 200h.
	BLZ	SQRTLP	;	IF YES, TAKE THE ROOT;
:	LAC	GUESS, 3	;	IF NO, THEN REINITIALIZE.
	SACL	GUESS	;	SET INITIAL GUESS TO 4000h.
	SACL	TEMPR	;	SET FIRST INTERMEDIATE ROOT TO 4000h.
:	LARK	AR1,14	;	15 ITERATIONS
*		·	•	
*	SQUARE	ROOT LOOP		
*				
SQRTLF	SQRA	TEMPR	;	SQUARE TEMPORARY (INTERMEDIATE) ROOT.
	ZALH	NUMBER	;	CHECK IF RESULT IS LESS THAN X.
	SPAC		•	
	BLZ	NEXTLP	;	IF IT'S NOT, SKIP ROOT UPDATE.
	ZALH	TEMPR	;	IF IT IS, SET ROOT EQUAL TEMPR.
	SACH	ROOT	•	
NEXTLF	LAC	GUESS,15	;	SCALE DOWN GUESS BY 2 TO CONVERGE.
	SACH	GUESS	•	
	ADDH	ROOT	;	ADD CURRENT ROOT ESTIMATE.
	SACH	TEMPR	;	UPDATE TEMPORARY ROOT VALUE.
	BANZ	SQRTLP	;	REPEAT SPECIFIED NO. OF ITERATIONS.
	LAC	ROOT	;	LOAD THE ROOT OF X.
	LST1	ST1	;	RESTORE STATUS REGISTER ST1.
	LST	ST0	;	RESTORE STATUS REGISTER STO.
	RET			

The hardware stack is allocated for use in interrupts, subroutine calls, pipelined instructions, and debugging. The TMS320C2x disables all interrupts when it takes an interrupt trap. If interrupts are enabled more than one instruction before the return of the interrupt service routine, the routine can also be interrupted, thus using another level of the hardware stack. This condition should be considered when managing the use of the stack. When nesting subroutine calls, each call uses a level of the stack. The number of levels used by the interrupt must be remembered as well as the depth of the nesting of subroutines. One level of the stack is reserved for debugging, to be used for breakpoint/single-step operations. If debugging is not used, this extra level is available for internal use.

5.2.2 Software Stack

Provisions have been made on the TMS320C2x for extending the hardware stack into data memory. This is useful for deep subroutine nesting or stack overflow protection.

Use the PUSH and POP instructions to access the hardware stack via the accumulator. Two additional instructions, PSHD and POPD, are included in the instruction set so that the stack may be directly stored to and recovered from data memory.

A software stack can be implemented by using the POPD instruction at the beginning of each subroutine in order to save the PC in data memory. Then before returning from a subroutine, a PSHD is used to put the proper value back onto the top of the stack.

When the stack has seven values stored on it and two or more values are to be put on the stack before any other values are popped off, a subroutine that expands the stack is needed, such as shown in Example 5–7. In this example, the main program stores the stack starting location in memory in AR2 and indicates to the subroutine whether to push data from memory onto the stack or pop data from the stack to memory. If a zero is loaded into the accumulator before calling the subroutine, the subroutine pushes data from memory to the stack. If a one is loaded into the accumulator, the subroutine pops data from the stack to memory.

Because the CALL instruction uses the stack to save the program counter, the subroutine pops this value into the accumulator and utilizes the BACC (branch to address specified by accumulator) instruction to return to the main program. This prevents the program counter from being stored into a memory location. The subroutine in Example 5–7 uses the BANZ (branch on auxiliary register not zero) instruction to control all of its loops.

Example 5–7. Software Stack Expansion

* THIS ROUTINE EXPANDS THE STACK WHILE LETTING THE MAIN PROGRAM DETERMINE WHERE * TO STORE THE STACK CONTENTS OR FROM WHERE TO RECOVER THEM.

*

STACK	LARP	2	;	USE AR2.
	BNZ	PO	;	IF POPD IS NEEDED, GO TO PO.
	POP		;	ELSE, SAVE PROGRAM COUNTER.
	RPTK	6	;	LOAD REPEAT COUNTER.
	PSHD	*+	;	PUT MEMORY IN STACK.
	BACC		;	RETURN TO MAIN PROGRAM.
PO	POP		;	SAVE PROGRAM COUNTER.
	MAR	*	;	ALIGN STACK POINTER.
	RPTK	6	;	LOAD REPEAT COUNTER.
	POPD	*	;	PUT STACK IN MEMORY.
	MAR	*+	;	REALIGN STACK POINTER.
	BACC		;	RETURN TO MAIN PROGRAM.

5.2.3 Timer Operation

The TMS320C2x 16-bit on-chip timer and its associated interrupt perform various functions at regular time intervals. On the TMS320C25, the timer is a down counter that is continuously clocked by CLKOUT1 and counts (PRD + 1) cycles of CLKOUT1. By programming the period (PRD) register from 1 to 65,535 (0FFFFh), a timer interrupt (TINT) can be generated every 2 to 65,536 cycles. (A period register value of zero is not allowed.)

Two memory-mapped registers operate the timer. The timer (TIM) register, data memory location 2, holds the current count of the timer. At every CLKOUT1 cycle, the TIM register is decremented by one. The PRD register, data memory location 3, holds the starting count for the timer. When the TIM register decrements to zero, a timer interrupt (TINT) is generated. In the following cycle, the contents of the PRD register are loaded into the TIM register. In this way, a TINT is generated every (PRD + 1) cycles of CLKOUT1 on the TMS320C25.

You can read from or write to the timer and period registers on any cycle. You can monitor the count by reading the TIM register and write a new counter period to the PRD register without disturbing the current timer count. The timer will then start the new period after the current count is complete. If both the PRD and TIM registers are loaded with a new period, the timer begins decrementing the new period without generating an interrupt. Thus, you have complete control of the current and next periods of the timer.

For the TMS320C25, the TIM register is set to the maximum value on reset (0FFFFh), and the PRD register is also initialized by reset to 0FFFFh. The TIM register begins decrementing only after RS is deasserted. If the timer is not used, TINT should be masked. The PRD register can then be used as a general-purpose data memory location. If you use TINT, you should program the PRD and TIM registers before unmasking the TINT.

Example 5–8 shows the assembly code that implements the timer to divide down the CLKOUT1 signal. To generate a 9600-Hz clock signal, load the PRD register with 520. In the timer interrupt service routine, the XF line is toggled. The XF output is used also as an input for BIO in this example. The output of XF will provide a 50-percent duty cycle clock signal as long as the main routine or other interrupt routines do not disable interrupts. Interrupts may be disabled by direct or implied use of DINT or by executing instructions in the repeat mode. The value for the PRD register is calculated as follows:

TMS320C25:

CLKOUT1/(PRD + 1) = $2 \times$ frequency of signal 10 MHz/(520 + 1) = 2×9600 Hz (= 9597 Hz for divided signal)

Example 5–8. Clock Divider Using Timer (TMS320C25)

* SETUP FOR INTERRUPT SERVICE ROUTINE.

```
LALK
             520
     SACL
            DMA3
                                ; LOAD THE PERIOD REGISTER.
     LACK
             8
            DMA4
     OR
                                ; ENABLE THE TIMER INTERRUPT.
     SACL
            DMA4
     EINT
                                ; ENABLE INTERRUPTS.
        .
        I/O SERVICE ROUTINE.
TIME BIOZ
             SET1
                                ; CHECK THE CURRENT XF STATE.
     RXF
                                ; XF WAS HIGH; SET IT LOW.
                                ; ENABLE INTERRUPTS.
     EINT
                                ; RETURN TO INTERRUPTED CODE.
     RET
                                ; XF WAS LOW; SET IT HIGH.
SET1
     SXF
     EINT
                                  ENABLE INTERRUPTS.
     RET
                                  RETURN TO INTERRUPTED CODE.
                                ;
```

5.2.4 Single-Instruction Loops

When programming time-critical high-computational tasks, it is often necessary to repeat the same operation many times. For these tasks, the TMS320C2x has repeat instructions that allow the execution of the next single instruction N+1 times. N is defined by an eight-bit repeat counter (RPTC), which is loaded by the RPT or RPTK instructions. The instruction immediately following is then executed, and the RPTC is decremented until it reaches zero.

When you use the repeat feature, the instruction being repeated is fetched only once. As a result, many multicycle instructions become single-cycle when repeated. This is especially useful for I/O instructions, such as TBLR/TBLW, IN/OUT, or BLKD/BLKP.

Since the instruction is fetched and internally latched, the program bus can be used to fetch or write a second operand in parallel to operations using the data bus. With the instruction latched for repeated execution, the program counter can be loaded with a data address and incremented on succeeding executions to fetch data in successive memory locations. As an example, the MAC instruction fetches the multiplicand from program memory via the program bus. Simultaneously with the program bus fetch, the second multiplicand is fetched from data memory via the data bus. In addition to these data fetches, preparation is made for accesses in the following cycles by incrementing the program counter and by indexing the auxiliary register. TBLR is another example of an instruction that benefits from simultaneous transfers of data on both the program and data buses. In this case, data values from a table in program memory may be read and transferred to data memory. When repeated, the program overhead of reading the instruction from program memory must be executed only once, thus allowing the rest of the executions to operate in a single cycle.

Programs, such as those implementing digital filters, require loops that execute in a minimum amount of time. Example 5–9 shows the use of the RPT or RPTK instructions.

Example 5–9. Instruction Repeating

```
THIS ROUTINE USES THE RPT INSTRUCTION TO SET UP THE LOOP COUNTER IN ONE CYCLE.
  THE FOLLOWING EQUATION IS IMPLEMENTED IN THIS ROUTINE:
  10
*
*
      X(I) \times Y(I)
   ١
*
   /
*
*
  I = 1
*
*
  THIS ROUTINE ASSUMES THAT THE X VALUES ARE LOCATED IN ON-CHIP RAM BLOCK B0, AND
*
  THE Y VALUES IN BLOCK B1. WHEN REPLACING RPT NUM WITH RPTK 9, THE PROGRAM WILL
*
  EXECUTE THE SAME WAY.
*
SERIES LARP AR4
                                ; CONFIG BLOCK B0 AS PROGRAM MEMORY.
      CNFP
      LACK 9
                                ; SET COUNTER TO 9.
      SACL NUM
                                  (NUM) = 9.
                                ;
                               ; POINT AT BEGINNING OF DATA.
      LRLK AR4,300h
                               ; CLEAR P REGISTER.
      MPYK Oh
                               ; CLEAR ACCUMULATOR.
      ZAC
      RPT
            NUM
                               ; EXECUTE NEXT INSTRUCTION 10 TIMES.
            0FF00h,*+
      MAC
                               ; MULTIPLY-ACCUMULATE; INCREMENT AR4.
      APAC
      RET
                                ; RETURN TO MAIN PROGRAM.
```

5.2.5 Computed GOTOs

Processing may be executed in a time- and process-dependent or selected way. Following a specific time or data processing path may then result in selecting one of several processing options.

You can program a simple computed GOTO can be programmed in the TMS320C2x by using the CALA instruction. This instruction uses the contents of the accumulator as the direct address of the call. Thus, the call address can be computed in the ALU, as shown in Example 5-10.

Example 5–10. Computed GOTO

TASK CONTROLLER THIS MAIN TASK ROUTINE CONTROLS THE ORDER OF EXECUTION AND SCHEDULING OF TASKS. WHEN AN INTERRUPT OCCURS, THE INTERRUPT SERVICE ROUTINE IS EXECUTED TO PROCESS THE INPUT AND OUTPUT DATA SAMPLES. AFTER THE INTERRUPT SERVICE ROUTINE HAS COMPLETED, THE PROCESSOR BEGINS EXECUTION WITH THE INSTRUCTION FOLLOWING IDLE INSTRUCTION. THIS ROUTINE SELECTS THE TASK APPROPRIATE FOR THE CURRENT SAMPLE CYCLE, CALLS THE TASK AS A SUBROUTINE, AND BRANCHES BACK TO THE IDLE TO WAIT FOR THE NEXT SAMPLE INTERRUPT WHEN THE SCHEDULED TASK HAS COMPLETED EXECUTION. ; WAIT FOR SAMPLE INTERRUPT. WAIT IDLE ; FETCH SAMPLE COUNT VALUE. LAC SAMPLE ; DECREMENT THE SAMPLE COUNT. SUB ONE BGEZ OVRSAM ; TEST FOR END OF BAUD INTERVAL. ; INIT COUNT FOR NEW BAUD INTERVAL. LACK 15 ; SAVE NEW COUNT VALUE. OVRSAM SACL SAMPLE ; ADD TASK TABLE BASE ADDRESS. ADLK TSKSEQ ; READ SUBROUTINE TASK ADDRESS. TBLR TEMP ; LOAD ACCUMULATOR FOR TASK CALL. LAC TEMP CALA ; EXECUTE APPROPRIATE TASK. WAIT в TSKSEQ .word DUMMY ; 15 - UNUSED CYCLE ; 14 - UNUSED CYCLE .word DUMMY .word DUMMY ; 13 - UNUSED CYCLE

.word	DUMMY	;	12 – UNUSED CYCLE
.word	BDCLK2	;	11 - COMPUTE ENERGY E(11)
.word	DUMMY	;	10 - UNUSED CYCLE
.word	OUT	;	9 - COMMUNICATE WITH U-CONTROLLER
.word	DECODE	;	8 - DECODE/GET SCRAMBLED DIBIT
.word	DEMODB	;	7 - DEMODULATE IN MIDDLE OF BAUD
.word	DUMMY	;	6 – UNUSED CYCLE
.word	AGCUPT	;	5 – UPDATE AGC EVERY 3RD BAUD
.word	DUMMY	;	4 – UNUSED CYCLE
.word	BDCLK1	;	3 - COMPUTE ENERGY E(3)
.word	DUMMY	;	2 – UNUSED CYCLE
.word	DUMMY	;	1 – UNUSED CYCLE
.word	DUMMY	;	0 – UNUSED CYCLE

THE

5.3 Interrupt Service Routine

Interrupts on the TMS320C2x are prioritized and vectored. When an interrupt occurs, the corresponding flag is set in the interrupt flag register (IFR). If the corresponding bit in the interrupt mask register (IMR) is set and interrupts are enabled (INTM=0), then interrupt processing begins.

When the interrupt vector is loaded into the program counter, interrupts are disabled (INTM=1) and a branch is made to the appropriate routine via the branch instruction stored at the associated vector location. Since all interrupts are disabled, interrupt processing will proceed without further interruption unless the interrupt service routine (ISR) re-enables interrupts.

Unless the interrupt service routines are simple I/O handlers, the processing in each ISR generally must assure that the processor context is preserved during execution. The context must be saved before the routine executes and must be restored when the routine is finished. A common routine or routines individualized for each interrupt may be used to secure the context of the processor during interrupt processing. Context switching is also useful for subroutine calls, especially when extensive use is made of the stack or auxiliary registers. Code examples of context switching and an interrupt service routine are provided in this section.

5.3.1 Context Switching

Context switching, commonly required when processing a subroutine call or interrupt, may be quite extensive or simple, depending on the system requirements. On the TMS320C2x, the program counter is stored automatically on the hardware stack. If there is any important information in the other TMS320C2x registers, such as the status or auxiliary registers, these must be saved by software command. A stack in data memory, identified by an auxiliary register, is useful for storing the machine state when processing interrupts.

Example 5–11 and Example 5–12 show how to save and restore the state of the TMS320C25. Auxiliary register 7 (AR7) in both examples is the stack pointer. As the stack grows, it expands into lower memory addresses. The status registers (ST0 and ST1), accumulator (ACCH and ACCL), product register (PR), temporary register (TR), all eight levels of the hardware stack, and the auxiliary registers (AR0 through AR6) are saved.

The routines in Example 5–11 and Example 5–12 are protected against interrupts, allowing context switches to be nested. This is accomplished by the use of the MAR*– and MAR*+ instructions at the beginning of the context save and context restore routines, respectively. Note that the last instruction of the context save decrements AR7, while the context restore is completed with an additional increment of AR7. This prevents the loss of data if a context save or restore routine is interrupted.

```
Example 5–11. Context Save (TMS320C25)
         .title 'CONTEXT SAVE'
         .def SAVE
* CONTEXT SAVE ON SUBROUTINE CALL OR INTERRUPT.
* ASSUME AR7 IS THE STACK POINTER AND AR7 = 128.
SAVE LARP AR7
                                             ;(ARP) \rightarrow ARB, 7 \rightarrow ARP,
                                                                                                  AR7 = 128
       MAR
                                                                                                  AR7 = 127
                 *__
                                              ;
*
* SAVE THE STATUS REGISTERS.
       SST1 *-
                                             ; ST1 \rightarrow (127),
                                                                                                  AR7 = 126
        SST
                 *__
                                             ; STO \rightarrow (126),
                                                                                                  AR7 = 125
* SAVE THE ACCUMULATOR.
       SACH *-
                                            ; ACCH \rightarrow (125),
                                                                                                  AR7 = 124
       SACL
                                            ; ACCL \rightarrow (124),
                                                                                                  AR7 = 123
                 *....
* SAVE THE P REGISTER.
                                         ; NO SHIFT ON PR OUTPUT
; PRH \rightarrow (123),
              0
       SPM
        SPH
                 *__
                                                                                                  AR7 = 122
              *---
        SPL
                                            ; PRL \rightarrow (122),
                                                                                                  AR7 = 121
*
* SAVE THE T REGISTER.
       МРҮК 1
                                            ; PR = TR
        SPL
                 *__
                                             ; TR \rightarrow (121),
                                                                                                  AR7 = 120
*
* SAVE ALL EIGHT LEVELS OF THE HARDWARE STACK.
       RPTK 7
                                            ; TUS (8) \rightarrow (120),
; STACK(7) \rightarrow (119),
; STACK(6) \rightarrow (118),
; STACK(5) \rightarrow (117),
; STACK(4) \rightarrow (116),
; STACK(3) \rightarrow (115),
; STACK(2) \rightarrow (114),
; BOS (1) \rightarrow (113),
       POPD *-
                                                                                                 AR7 = 119
*
                                                                                                 AR7 = 118
                                                                                                AR7 = 117
*
                                                                                                AR7 = 116
                                                                                                AR7 = 115
*
                                                                                                AR7 = 114
*
                                                                                                AR7 = 113
                                                                                                  AR7 = 112
* SAVE AUXILIARY REGISTERS ARO THROUGH AR6.
       E AUXILIARI REGISTERS ARO THROUGH ARO.SARARO,*-; ARO \rightarrow (112),SARAR1,*-; AR1 \rightarrow (111),SARAR2,*-; AR2 \rightarrow (110),SARAR3,*-; AR3 \rightarrow (109),SARAR4,*-; AR4 \rightarrow (108),SARAR5,*-; AR6 \rightarrow (106),
                                                                                                  AR7 = 111
                                                                                                  AR7 = 110
                                                                                                  AR7 = 109
                                                                                                  AR7 = 108
                                                                                                 AR7 = 107
                                                                                                 AR7 = 106
                                                                                                  AR7 = 105
  SAVE IS COMPLETE.
```

```
Example 5–12. Context Restore (TMS320C25)
         .title 'CONTEXT RESTORE'
         .def RESTOR
* CONTEXT RESTORE AT THE END OF A SUBROUTINE OR INTERRUPT.
* ASSUME AR7 IS THE STACK POINTER AND AR7 = 105.
RESTOR LARP AR7
                                          ; (ARP), \rightarrow ARB, 7 \rightarrow ARP, AR7 = 105
         MAR *+
                                                                                          AR7 = 106
                                          ;
* RESTORE AUXILIARY REGISTERS ARO THROUGH AR6.
           LARAR6,*+; (106) \rightarrow AR6,AR7 = 107LARAR5,*+; (107) \rightarrow AR5,AR7 = 108LARAR4,*+; (108) \rightarrow AR4,AR7 = 109LARAR3,*+; (109) \rightarrow AR3,AR7 = 110LARAR2,*+; (110) \rightarrow AR2,AR7 = 111LARAR1,*+; (111) \rightarrow AR1,AR7 = 112LARAR0,*+; (112) \rightarrow AR0,AR7 = 113
* RESTORE ALL EIGHT LEVELS OF THE HARDWARE STACK.
           RPTK 7
                                          ; (113) \rightarrow BOS (1),AR7 = 114; (114) \rightarrow STACK(2),AR7 = 115; (115) \rightarrow STACK(3),AR7 = 116; (116) \rightarrow STACK(4),AR7 = 117; (117) \rightarrow STACK(5),AR7 = 118; (118) \rightarrow STACK(6),AR7 = 119; (119) \rightarrow STACK(7),AR7 = 120; (120) \rightarrow TOS (8),AR7 = 121
            PSHD *+
*
* THE RETURN PC IS NOW ON TOP OF THE STACK FOR THE RET INSTRUCTION. THE LOWER 16
* BITS OF THE P REGISTER MUST BE LOADED VIA THE T REGISTER AND THE STACK POINTER
* BE POINTING AT THE VALUE TO BE LOADED IN THE T REGISTER.
* RESTORE THE LOW P REGISTER.
                                                                                        AR7 = 122
           MAR *+ ; SKIP T REGISTER,
LT *- ; (122) \rightarrow TR,
                                                                                         AR7 = 121
           MPYK 1
                                         ; (TR) \rightarrow PRL
*
* RESTORE THE T REGISTER.
                                        ; (121) → TR,
; SKIP P REGISTER LOW,
                                       ; (121) \rightarrow TR,
           LT *+
                                                                                         AR7 = 122
           MAR *+
                                                                                         AR7 = 123
* RESTORE THE HIGH P REGISTER.
           LPH *+
                                          ; (123) \rightarrow PRH,
                                                                                         AR7 = 124
* RESTORE THE ACCUMULATOR.
                                                                       AR7 = 125
AR7 = 126
           ZALS *+
ADDH *+
                                        ; (124) \rightarrow ACCL,
                                         ; (125) \rightarrow ACCH,
* RESTORE THE STATUS REGISTERS.
           LST *+ ; (126) \rightarrow ST0,
LST1 *+ ; (127) \rightarrow ST1,
                                                                                        AR7 = 127
AR7 = 128
* RESTORE IS COMPLETE.
           EINT
                                        ; ENABLE INTERRUPTS.
           RET
                                          ; RETURN TO INTERRUPTS OR
                                          ; CALLING ROUTINE.
```

5.3.2 Interrupt Priority

Interrupts on the TMS320C2x are prioritized in hardware. This allows interrupts that occur simultaneously to be serviced in a prioritized order. Sometimes priority may be determined by frequency or rate of occurrence. An infrequent, but lengthy, ISR might need to be interrupted by a more frequently occurring interrupt. In the routine of Example 5–13, the ISR for INT1 temporarily modifies the IMR to permit interrupt processing when an interrupt on INT0 (but no other interrupt) occurs. When the routine has finished processing, the IMR is restored to its original state.

```
Example 5–13. Interrupt Service Routine
```

```
.title 'INTERRUPT SERVICE ROUTINE'
               ISR1
        .def
        .ref
               IMR
*
*
   INTERRUPT PROCESSING FOR EXTERNAL INTERRUPT INT1-.
*
*
   THIS ROUTINE MAY BE INTERRUPTED BY AN INTERRUPT FROM THE EXTERNAL INTERRUPT
*
   INTO-, BUT NO OTHER.
*
*
                                     ; 7 \rightarrow ARP
ISR1 LARP
              AR7
      MAR
              *__
                                                                               AR7 = AR7 - 1
      SST1
              *_
                                      ST1 \rightarrow *AR7,
                                                                              AR7 = AR7 - 1
                                    ;
                                    ; ST0 \rightarrow *AR7,
      SST
              *___
                                                                              AR7 = AR7 - 1
      SACH
              *__
                                    ; ACCH \rightarrow *AR7,
                                                                              AR7 = AR7 - 1
      SACL
              *---
                                    ; ACCL \rightarrow *AR7,
                                                                              AR7 = AR7 - 1
      LDPK
              0
                                    ; DP = 0
      PSHD
              IMR
                                       IMR \rightarrow TOS
      LACK
              0001h
                                    ; MASK FOR INTO-
      AND
                                    ; MASK CURRENT IMR CONTENTS.
              IMR
      SACL
              IMR
                                    ; ACC \rightarrow IMR
      EINT
                                     ; ENABLE INTERRUPTS.
* MAIN PROCESSING SECTION FOR ISR1.
*
      DINT
                                      DISABLE INTERRUPTS.
                                     ; DP = 0
      LDPK
              0
      POPD
              IMR
                                    ; TOS \rightarrow IMR
      LARP
              AR7
                                    ; AR7 \rightarrow ARP
      MAR
              *+
                                                                               AR7 = AR7 + 1
      ZALS
              *+
                                       *AR7 \rightarrow ACCL,
                                                                               AR7 = AR7 + 1
                                    ;
             *+
                                    ; *AR7 \rightarrow ACCH,
      ADDH
                                                                               AR7 = AR7 + 1
      LST
              *+
                                    ; *AR7 \rightarrow ST0,
                                                                               AR7 = AR7 + 1
              *+
                                    ; *AR7 \rightarrow ST1,
      LST1
                                                                               AR7 = AR7 + 1
      EINT
                                     ; ENABLE INTERRUPTS.
      RET
```

5.4 Memory Management

The structure of the TMS320C2x memory map is programmable and can vary for each application. Instructions are provided for moving blocks of data or program memory, configuring a block of on-chip data RAM as program memory, and defining part of external data memory as global. Explanations and examples of moving, configuring, and manipulating memory are provided in this section.

5.4.1 Block Moves

Since the TMS320C2x directly addresses a large amount of memory, blocks of data or program code can be stored off-chip in slow memories and then loaded on-chip for faster execution. Data can also be moved from on-chip to off-chip for storage or for multiprocessor data transfers.

The BLKD and BLKP instructions facilitate memory-to-memory block moves on the TMS320C2x. The BLKD instruction moves a block within data memory as shown in Example 5–14. Data may also be transferred between data memory and program memory by means of the TBLR and TBLW instructions. The instructions IN and OUT are used to transfer data between the data memory and the I/O space.

```
Example 5–14. Moving External Data to Internal Data Memory With BLKD
```

```
* THIS ROUTINE USES THE BLKD INSTRUCTION TO MOVE A BLOCK OF EXTERNAL DATA MEMORY
* (DATA PAGES 8 AND 9) TO INTERNAL BLOCK B1 (DATA PAGES 6 AND 7).
*
MOVED LARP AR2
LRLK AR2,300h ; DESTINATION IS BLOCK B1 IN RAM.
```

RPTK	255	;	REPEA	T NE	XT IN	STRUC	FION	256	TIMES.
BLKD	400h,*+	;	MOVE	EXTE	RNAL	BLOCK	то	BLOCK	в1.
RET		;	RETUR	IN TO	MAIN	PROGE	RAM.		

For systems that have external program memory but no external data memory, BLKP can be used to move program memory blocks into data memory. Example 5–15 demonstrates how to use the BLKP instruction.

Example 5–15. Moving Program Memory to Data Memory with BLKP

* THIS ROUTINE USES THE BLKP INSTRUCTION TO MOVE DATA VALUES FROM PROGRAM MEMORY * INTO DATA MEMORY. SPECIFICALLY, THE VALUES IN LOCATIONS 2, 3, 4, AND 5 IN * PROGRAM MEMORY ARE MOVED TO LOCATIONS 512, 513, 514, AND 515 IN DATA MEMORY.

MOVEP LARP	AR2	; SET REFERENCE FOR INDIRECT ADDRESSING.
LRLK	AR2,512	; LOAD BEGINNING OF BLOCK B0 IN AR2.
RPTK	3	; SET UP LOOP.
BLKP	2h,*+	; PUT DATA INTO DATA RAM.
RET		; RETURN TO MAIN PROGRAM.

The TBLR instruction is another method for transferring data from program memory into data memory. When the TBLR instruction is used, a calculated, rather than predetermined, location of a block of data in program memory may be specified for transfer. A routine using this approach is shown in Example 5-16.

Example 5–16. Moving Program Memory to Data Memory With TBLR

* THIS ROUTINE USES THE TBLR INSTRUCTION TO MOVE DATA VALUES FROM PROGRAM MEMORY * INTO DATA MEMORY. BY USING THIS ROUTINE, THE PROGRAM MEMORY LOCATION IN THE * ACCUMULATOR FROM WHICH DATA IS TO BE MOVED TO A SPECIFIC DATA MEMORY LOCATION * CAN BE SPECIFIED. ASSUME THAT THE ACCUMULATOR CONTAINS THE ADDRESS IN PROGRAM * MEMORY FROM WHICH TO TRANSFER THE DATA.

TABLER

LARP	AR3	
LRLK	AR3,380	; DESTINATION ADDRESS = PAGE
RPTK	127	; TRANSFER 128 VALUES.
TBLR	*+	; MOVE DATA INTO DATA RAM.
RET		; RETURN TO CALLING PROGRAM.

In cases where systems require that temporary storage be allocated in the program memory, TBLW can be used to transfer data from internal data memory to external program memory. The code in Example 5–17 demonstrates how to do this.

7.

Example 5–17. Moving Internal Data Memory to Program Memory With TBLW

						,				,				
*	THIS	ROUTIN	E USES TH	E TBL	W INSTR	UCTION	то то	MOVE	DATA	VALUES	FROM	INTER	RNAL	DATA
*	MEMOR	Y TO	EXTERNAL	PROGR	RAM MEM	ORY.	THE	CALL	ING R	OUTINE	MUST	SPEC	IFY	THE
*	DESTI	NATION	PROGRAM	MEMO	RY ADD	RESS	IN	THE	ACCUM	ULATOR.	ASSU	IME 🤈	THAT	THE
*	ACCUM	ULATOR	CONTAINS	THE	ADDRESS	S IN	PROC	GRAM	MEMORY	INTO	WHICH	THE	DAT	A IS
*	TRANS	FERRED	•											
*														
*														
*														
*														
*														
*														
ΤF	BLEW	LARP	AR4											
		LRLK	AR4,3	80	; 50	URCE A	ADDRI	ESS =	PAGE	7.				
		RPTK	127		; TR	ANSFEF	२ १२१	3 VALU	JES.					
		TBLW	*+		; MO	VE DAT	TA TO) EXTI	ERNAL I	PROGRAM	RAM.			
		RET			; RE	TURN 7	ro c <i>i</i>	ALLING	G PROGI	RAM.				

The IN and OUT instructions are used to transfer data between the data memory and the I/O space, as shown in Example 5-18 and Example 5-19.

Example 5–18. Moving Data From I/O Space Into Data Memory With IN

```
THIS ROUTINE USES THE IN INSTRUCTION TO MOVE DATA VALUES FROM THE I/O SPACE
                                                 IS TRANSFERRED TO SUCCESSIVE
          MENODY
                                         DODM
```

- INIC	DATA	MEMORI.	DATA	ACCES	SED	r Rom	1/0	PORT	10	10	TKN	NOLEKKI
* MEMC	RY LO	CATIONS (ON DAT	A PAGE	5.							
*												
INPUT L	ARP	AR2										
L	RLK	AR2,2C0h		;	DE	STINA	TION	ADDR	ESS	= P	AGE	5.
R	PTK	63		;	TR	ANSFE	R 64	VALU	ES.			
I	N	*+,PA15		;	MO	VE DA	TA I	NTO D	ATA	RAM	I.	
R	ET			;	RE	TURN	TO C.	ALLIN	G PF	ROGR	AM.	

Example 5–19. Moving Data From Data Memory to I/O Space With OUT

* THIS ROUTINE USES THE OUT INSTRUCTION TO MOVE DATA VALUES FROM THE DATA MEMORY * TO THE I/O SPACE. DATA IS TRANSFERRED TO I/O PORT 8 FROM SUCCESSIVE MEMORY * LOCATIONS ON DATA PAGE 4.

OUTPUT	LARP	AR4	
	LRLK	AR4,200h	; SOURCE ADDRESS = PAGE 4.
	RPTK	63	; TRANSFER 64 VALUES.
	OUT	*+,PA8	; MOVE DATA FROM DATA RAM.
	RET	•	; RETURN TO CALLING PROGRAM.

5.4.2 Configuring On-Chip RAM

TMS320C2x

The large amount of external memory and the configurability of on-chip RAM simplify the downloading of data or program memory into the TMS320C2x. Also, since data in the RAM is preserved when redefining on-chip RAM, block B0 can be configured dynamically as either data or program memory. Figure 5–9 illustrates the changes in on-chip RAM when switching configurations.

On-chip memory is configured by a reset or by the CNFD and CNFP instructions. Block B0 is configured as data memory by executing CNFD or reset. A CNFP instruction configures block B0 as program memory.

TMS320C26

The reconfigurable memory space of the TMS320C26 is different in both the number of configurable blocks and the size of the blocks. For the TMS320C2x, only 256 words in Block B0 are reconfigurable using the CNFD and CNFP instructions. The TMS320C26 has three reconfigurable blocks—B0, B1 and B3—each 512 words in length.

Four possible configurations for the three blocks of the TMS320C26 are set with the immediate instruction CONF. The configuration instructions CNFD and CNFP are not defined for the TMS320C26, and CONF is not defined for the TMS320C2x.

Because the start and stop addresses of internal memory are not the same, applications using the reconfigurable memory of the TMS320C2x will need to be redefined. The memory maps and block descriptions are given in subsection 3.4.3 and in Appendix B.





Configuring block B0 as program memory is useful for implementing adaptive filters or similar applications at full speed with only on-chip memories. Example 5–20 illustrates the use of the configuration modes to utilize block B0 as data and program memory while executing from its on-chip program ROM. Note that a more definitive example of the use of the TMS320C25 for adaptive filtering is provided in subsection 5.7.3.

Example 5–20. Configuring and Using On-Chip RAM

```
.title 'ADAPTIVE FILTER'
   .def
          ADPFIR
   .def
          Х, Ү
 THIS 128-TAP ADAPTIVE FIR FILTER USES ON-CHIP MEMORY BLOCK B0 FOR COEFFICIENTS
 AND BLOCK B1 FOR DATA SAMPLES. THE NEWEST INPUT SHOULD BE IN MEMORY LOCATION X
 WHEN CALLED. THE OUTPUT WILL BE IN MEMORY LOCATION Y WHEN RETURNED.
COEFFP .set
             0FF00h
                               ; B0 PROGRAM MEMORY ADDRESS
                               ; BO DATA MEMORY ADDRESS
COEFFD .set
             0200h
           7Ah
ONE
      .set
                               ; CONSTANT ONE (DP = 6)
                               ; ADAPTATION CONSTANT (DP = 6)
      .set 7Bh
BETA
ERR
      .set 7Ch
                               ; SIGNAL ERROR (DP = 6)
                               ; ERROR FUNCTION (DP = 6)
      .set 7Dh
ERRF
      .set
           7Eh
                               ; FILTER OUTPUT (DP = 6)
v
                               ; NEWEST DATA SAMPLE (DP = 6)
Х
      .set
           7Fh
FRSTAP .set
                               ; NEXT NEWEST DATA SAMPLE
             0380h
LASTAP .set
             03FFh
                               ; OLDEST DATA SAMPLE
* FINITE IMPULSE RESPONSE (FIR) FILTER.
ADPFIR CNFP
                               ; CONFIGURE B0 AS PROGRAM:
      MPYK
             0
                               ; CLEAR THE P REGISTER.
      LAC
             ONE,14
                               ; LOAD OUTPUT ROUNDING BIT.
      LARP
             AR3
      LRLK
             AR3,LASTAP
                               ; POINT TO THE OLDEST SAMPLE.
FIR
      RPTK
             127
      MACD
             COEFFP, *-
                               ; 128-TAP FIR FILTER.
      CNFD
                               ; CONFIGURE B0 AS DATA:
      APAC
      SACH
             Υ,1
                               ; STORE THE FILTER OUTPUT.
      NEG
      ADD
                               ; ADD THE NEWEST INPUT.
             X,15
      SACH
             ERR,1
                               ; ERR(N) = X(N) - Y(N)
 LMS ADAPTATION OF FILTER COEFFICIENTS.
      LT
             ERR
                               ; 128-TAP FIR FILTER.
      MPY
             BETA
      PAC
                               ; ERRF(N) = BETA * ERR(N)
                               ; ROUND THE RESULT.
      ADD
             ONE,14
      SACH
             ERRF,1
      LARP
             AR3
      LARK
                               ; 128 COEFFICIENTS TO UPDATE.
             AR1,127
                               ; POINT TO THE COEFFICIENTS.
      LRLK
             AR2,COEFFD
                               ; POINT TO THE DATA SAMPLES.
      LRLK
             AR3, LASTAP
      DMOV
                               ; INCLUDE NEWEST SAMPLE.
             х
      LT
             ERRF
      MPY
             *-, AR2
                               ; P = 2*BETA*ERR(N)*X(N - K)
ADAPT
     ZALH
             *,AR3
                               ; LOAD ACCH WITH AK(N).
      ADD
             ONE,15
                               ; LOAD ROUNDING BIT.
      APAC
                               ; AK(N + 1) = AK(N) + P
                               ; P = 2*BETA*ERR(N)*X(N-K)
      MPY
             *-, AR2
      SACH
             *+,0,AR1
                               ; STORE AK(N + 1).
                               ; END OF LOOP TEST.
             ADAPT, *-, AR2
      BANZ
                               ; RETURN TO CALLING ROUTINE.
      RET
```

5.4.3 Using On-Chip RAM for Program Execution

To use on-chip memory (block B0) for program execution, you must first load this memory with executable code from external memories while it is configured as data memory. On-chip execution is initiated by using the CNFP instruction to reconfigure block B0 as program memory and performing a branch or call to an on-chip RAM address. By configuring block B0 as program memory and executing from this internal memory, you can achieve full-speed execution in systems using slower external memory. Example 5–21 illustrates how to write a program to be loaded into and executed from on-chip memory.

One group of instructions, the branch/call instructions, are impacted by the location of execution. Normally, by using labels, the assembler properly determines the location to which a branch is taken. Because the code is relocated prior to execution from on-chip memory, it is necessary to alter the address determined by the assembler for branch instructions. This alteration is necessary so that the branch address that is determined can be consistent with the address space used during execution. In Example 5–21, this is accomplished by use of the .asect directive. The .asect directive simply indicates that the named section is to be assembled as if it were at the specified address. The addresses defined within this named section are absolute with respect to the specified address. The section may, then, be placed in any area of program memory by the linker and relocated at runtime to its fixed location for execution as is shown in this example. The code in Example 5–22 for the TMS320C26 is equivalent to the code in Example 5–21 written for the rest of the TMS320C2x.

Example 5–21. Program Execution from On-Chip Memory .title "ON-CHIP RAM PROGRAM EXECUTION EXAMPLE" .width 96 .option X .text RESET B INIT * BRANCHES FOR EXTERNAL OR INTERNAL INTERRUPTS FOLLOW HERE AT THE DESIGNATED LOCATIONS AS REQUIRED. * ٠ * .space (32-(\$-RESET))*16 A BRANCH INSTRUCTION AT PROGRAM MEMORY LOCATION 0 DIRECTS PROCESSOR EXECUTION HERE. INITIALIZE THE PROCESSOR. INIT ROVM ; DISABLE OVERFLOW MODE. SSXM ; SET SIGN EXTENSION. LDPK 0 ; POINT DP REGISTER TO DATA MEMORY PAGE 0. SPM 0 ; NO SHIFT ON PRODUCT REGISTER OUTPUT. LARP AR4 ; USE AUXILIARY REGISTER 4 (SET ARP = 4). ; POINT AR4 TO PERIOD REGISTER. LARK AR4, PRD LALK 0FFFFh ; SET ACCUMULATOR TO 0000FFFFh. SACL *+ ; LOAD PERIOD REGISTER WITH MAXIMUM VALUE. ; ENABLE ALL INTERRUPTS VIA IMR. SACL *+ ZAC CLEAR ACCUMULATOR. ; SACH ; CLEAR GREG TO MAKE ALL MEMORY LOCAL. LOAD TIME-CRITICAL CODE FROM EXTERNAL SLOW MEMORY TO INTERNAL RAM LARP AR1 ; USE AUXILIARY REGISTER 1 (SET ARP = 1). LRLK AR1, PROGR ; POINT AR1 TO RECONFIGURABLE BLOCK B0. RPTK PROGL-1 LOAD REPEAT COUNTER WITH BLOCK LENGTH. ; BLKP P1 START, *+ : MOVE CODE FROM PROG MEMORY TO ON-CHIP RAM INITIALIZE PARAMETERS FOR EXECUTION. POINT DP REGISTER TO DATA MEMORY PAGE 6. LDPK 6 ; LACK 1 SET ACCUMULATOR TO 0001h. SACL ONE ; STORE VALUE OF 1. LRLK AR1,COEFF ; POINT AR1 TO INTERNAL MEMORY ADDRESS. RPTK COEFL-1 ; LOAD REPEAT COUNTER WITH BLOCK LENGTH. MOVE DATA FROM PROG MEMORY TO ON-CHIP RAM. BLKP C1 START, *+ : CNFP CONFIGURE BLOCK B0 AS PROGRAM MEMORY. ; LOAD ACC WITH PROG ADDR IN INTERNAL RAM. LALK LPTS ; BACC BRANCH TO ON-CHIP EXECUTION ADDRESS. * SIGNAL PROCESSING CODE TO BE EXECUTED FROM ON-CHIP RAM. .asect "on-chip", 0FF00h .label P1 START PROG GET LPTS BIOZ ; WAIT FOR INPUT SIGNAL. LPTS в ; BRANCH IF NO SIGNAL.

; OUTPUT LAST FILTER OUTPUT. GET OUT FILOUT, PA2 ; INPUT NEW SIGNAL SAMPLE. FILIN, PA2 IN AR1, SIGNAL ; POINT AR1 TO SIGNAL DATA TO PROCESS. LRLK ; CLEAR THE ACCUMULATOR. ZAC ; CLEAR THE P REGISTER. MPYK 0 ; REPEAT MACD INSTRUCTION FOR 16 TAPS. RPTK 15 MACD COEF, *-; MULTIPLY, ACCUMULATE, SAMPLE DELAY. ; ACCUMULATE THE LAST PRODUCT. APAC FILOUT,1 ; SAVE THE RESULT. SACH ; LOOP TO WAIT FOR NEXT SAMPLE. в PTS PROGE .label P1 END ; PROGRAM CODE LENGTH. PROGL.equ PROGE-PROG * COEFFICIENT DATA TO BE LOADED INTO ON-CHIP RAM. COEF .label C1 START .word 385,-1196,1839,-2009 .word 1390,407,-4403,19958 .word 19958,-4403,407,1390 .word -2009,1839,-1196,385 COEFE .label C1 END COEFL .equ COEFE-COEF ; COEFFICIENT DATA LENGTH. * DATA PAGE 0 (BLOCK B2) - DATA MEMORY LABELS. * ; SERIAL PORT DATA RECEIVE REGISTER. .bss DRR,1 .bss DXR,1 ; SERIAL PORT DATA TRANSMIT ; TIMER REGISTER. .bss TIM,1 .bss PRD,1 ; PERIOD REGISTER. IMR,1 .bss ; INTERRUPT MASK REGISTER. .bss GREG,1 ; GLOBAL MEMORY ALLOCATION REGISTER. * .bss RSVRD0,05Ah * B2,020h .bss * .bss RSVRD1,0180h * DATA PAGE 4 (BLOCK B0) - DATA MEMORY LABELS. PROGR, PROGL в0 .bss ; LOCATIONS FOR INTERNAL PROGRAM CODE. .bss COEFF, COEFL ; LOCATIONS FOR COEFFICIENT MEMORY. .bss FREE0,0100h-(PROGL+COEFL) * DATA PAGE 6 (BLOCK B1) - DATA MEMORY LABELS. ONE,1 B1 .bss ; RESERVED FOR DATA VALUE OF 1. .bss FILOUT,1 ; FILTER OUTPUT SIGNAL VALUE. .bss ; FILTER INPUT SIGNAL VALUE. FILIN,1 .bss SIG,13 .bss SIGNAL,1 ; LAST SIGNAL DELAY VALUE. .end

Software Applications

Example 5–22. Program Execution From On-Chip Memory (TMS320C26) .file onchip26 .title ON-CHIP RAM PROGRAM EXECUTION EXAMPLE FOR THE TMS320C26 .width 96 .option х PGMBO .set 0FA00h ; BLKSIZ .set 00200h BLOCKSIZE OF TMS320C26 : .text RESET B INIT, *, AR1 ; ARP = AR1* BRANCHES FOR EXTERNAL OR INTERNAL INTERRUPTS FOLLOW HERE AT THE DESIGNATED LOCATIONS AS REQUIRED. .space (32-(\$-RESET))*16 * A BRANCH INSTRUCTION AT PROGRAM MEMORY LOCATION 0 DIRECTS PROCESSOR EXECUTION * HERE. INIT ROVM ; DISABLE OVERFLOW MODE LDPK 0 ; POINT DP REGISTER TO DATA MEMORY PAGE 0 LOAD TIME-CRITICAL CODE FROM EXTERNAL SOW MEMORY TO INTERNAL RAM AR1, PROGR ; POINT AR1 INTO RECONFIGURABLE BLOCK BO LRLK RPTK PROGL-1 ; LOAD REPEAT COUNTER WITH BLOCK LENGTH P1 START, *+ : MOVE CODE FROM PROGRAM MEMORY TO ON-CHIP RAM BLKP * INITIALIZE PARAMETERS FOR EXECUTION. ; POINT DP REGISTER TO DATA MEMORY PAGE 8 LDPK 8 LACK 1 ; SET ACCUMULATOR TO 0001h SACL ONE ; STORE VALUE OF 1 ; POINT AR1 TO INTERNAL MEMORY ADDRESS AR1,COEFF LRLK ; LOAD REPEAT COUNTER WITH BLOCK LENGTH RPTK COEFL-1 CONF ; BLOCK B0 = PROGRAM MEMORY / B1, B3 = DATA MEMORY 1 ; BRANCH TO ON-CHIP EXECUTION ADDRESS R LPTS SIGNAL PROCESSING CODE TO BE EXECUTED FROM ON-CHIP RAM. .asect "ONCHIP", PGMBO .LABEL P1 START PROG ; WAIT FOR SIGNAL = LOW LPTS BIOZ GET LPTS ; BRANCH IF SIGNAL = HIGH B GET OUT FILOUT, PA2 ; OUTPUT LAST FILTER OUTPUT IN FILIN, PA2 ; INPUT NEW SIGNAL SAMPLE LRLK AR1, SIGNAL ; POINT AR1 TO SIGNAL DATA TO PROCESS ; CLEAR THE ACCUMULATOR ZAC ; CLEAR THE P REGISITER MPYK 0 ; REPEAT MACD INSTRUCTION FOR 16 TAPS RPTK 15 MACD COEF,*-; MULTIPLY/ACCUMULATE, SAMPLE DELAY APAC ; Accumulate the last product ; Save the result SACH FILOUT,1 B LPTS ; Loop to wait for next sample PROGE .label P1 END PROGL .equ PROGE-PROG ; Program code lenth * Coefficient data to be loaded into on-chip RAM
```
COEF .label C1 START
     .word 385,-1196,1839,-2009
     .word 1390,407,-4403,19958
     .word 19958,-4403,407,1390
     .word -2009,1839,-1196,385
COEFE .label C1 END
COEFL .equ COEFE-COEF
                               ; Coefficient data length
* Data page 0 (Block B2) - Data memory labels.
*
     .bss
            DRR,1
                               ; Serial port data receive register
     .bss
            DXR,1
                               ; Serial port data transmit register
     .bss
            TIM,1
                              ; Timer register
                              ; Period register
     .bss
            PRD,1
     .bss
                              ; Interrupt mask register
            IMR,1
     .bss
                               ; Global memory allocation register
            GREG,1
            RSVRD0,05Ah
     .bss
            B2,020h
     .bss
*
     .bss
            RSVRD1,0180h
*
* Data page 4 (Block B0) - Data memory labels.
*
в0
     .bss
            PROGR, PROGL
                               ; Location for internal program code
     .bss
            COEFF, COEFL
                               ; Location for coefficent memory
     .bss FREE0,0100h - (PROGL + COEFL)
* Data page 6 (block B1) - data memory labels
     .bss
            ONE,1
                               ; Reserved for data value of 1
в1
     .bss
            FILOUT,1
                               ; Filter output signal value
     .bss FILIN,1
                               ; Filter input signal value
            SIG,13
     .bss
     .bss
            SIGNAL,1
                              ; Last signal delay value
     .end
```

5.5 Fundamental Logical and Arithmetic Operations

Although the TMS320C2x instruction set is oriented toward digital signal processing, the same fundamental operations of a general-purpose processor are included. This section explains basic operations of the TMS320C2x central arithmetic logic unit (CALU), particularly accumulator operations, the status register effect on data processing, and bit manipulation.

The TMS320C2x provides a complete set of logical operations, including AND, OR, XOR, and CMPL (complement) instructions. This enables the device to perform any logical function. These instructions can convert sign magnitude to 2s complement or the reverse.

You can store the contents of the accumulator in data memory with the SACH and SACL instructions or in the stack with the PUSH instruction. You can load the accumulator from data memory with the ZALH and ZALS instructions, which zero the accumulator before loading the data value. The ZAC instruction zeros the accumulator. POP can be used to restore the accumulator contents from the stack.

The accumulator is also affected by the ABS and NEG instructions. ABS replaces the contents of the accumulator with the absolute value of its contents. NEG generates the arithmetic complement of the accumulator in complement form.

5.5.1 Status Register Effect on Data Processing

Three data processing options allow the ALU to automatically suppress sign extension, manage overflow, or scale product accumulations. These options are enabled or disabled through bits in the status registers and function in parallel with normal execution of the instructions. They cause no additional machine cycles and therefore no performance overhead.

The sign-extension mode option is used to determine whether or not the shifted data values fetched for ALU operations should be sign-extended. The SXM status bit controls this operation. The SSXM instruction sets this bit to 1 for enabling sign extension, and the RSXM instruction sets it to 0 for suppressing sign extension. This operation affects all the instructions that include a shift of the incoming data value, that is, ADD, ADDT, ADLK, LAC, LACT, LALK, SBLK, SFR, SUB, and SUBT.

The overflow mode option minimizes the effects of an arithmetic overflow by forcing the accumulator to saturate at the largest positive value (or in the case of underflow, the largest negative value). The OVM status bit controls this operation. The overflow mode is enabled by setting the OVM bit to a 1 with the SOVM instruction, and reset with the ROVM instruction. This feature affects all arithmetic operations in the ALU.

The product register shift mode option forces all products to be shifted before they are accumulated. The products can be left-shifted one bit to delete the extra sign bit when two 16-bit signed numbers are multiplied. The products can be left-shifted four bits to delete the extra sign bits in multiplying a 16-bit data value by a 13-bit constant. The product shifter can also be used to shift all products six bits to the right to allow up to 128 product accumulations without the threat of an arithmetic overflow, thereby avoiding the overhead of overflow management. The shifter can be disabled to cause no shift in the product when working with integer or 32-bit precision operations. This also maintains compatibility with TMS320C1x code. These operations are controlled by the value contained in the PM bits of status register ST1. The SPM instruction sets the PM bits. This feature affects all the instructions that use the product of the multiplier, that is, APAC, LTA, LTD, LTP, LTS, MAC, MACD, MPYA, MPYS, PAC, SPAC, SPH, SPL, SQRA, and SQRS.

5.5.2 Bit Manipulation

The BIT instruction tests any of the 16 bits of the addressed data word. The specified bit is copied into the TC of the status register. The bit tested is specified by a bit code in the opcode of the instruction. Both the BBZ (branch on TC bit = 0) and BBNZ (branch on TC bit = 1) instructions check the bit and allow branching to a service routine.

Bit testing is useful in control applications where a number of states or conditions may be latched externally and read into the TMS320C2x via an IN instruction. At this point, individual bits can be tested and branches taken for appropriate processing.

Because the BIT instruction requires the bit code to be specified with the instruction, it cannot be placed in a loop to test several different bits of a data word or bits determined by prior processing for efficient use. The TMS320C2x also has a BITT instruction in which the bit code is specified in the T register. Because the T register can easily be modified, BITT may be used to test all bits of a data word if placed within a loop or to test a bit location determined by past processing.

Example 5–23. Using BIT and BBZ

*

* THIS ROUTINE USES THE BIT INSTRUCTION TO TEST THE CONDITION OF AN EXTERNAL MUX. * BIT 4 DETERMINES THE UTILITY OF THE REMAINING DATA. IF ZERO, A COUNTER IS * INCREMENTED. IF ONE, ADDITIONAL PROCESSING OCCURS AND THE COUNTER IS CLEARED. * THE ROUTINE IS INVOKED WHENEVER A TIMER INTERRUPT OCCURS.

TIME	SST LDPK LARP	STO O AP3	;	SAVE STATUS REGISTER ST0.
	IN	DAT, PA8	;	READ IN VALUE.
	BIT	DAT 0Bh	-	TEST BIT 4.
	BBZ	INCR	;	BRANCH AND INCREMENT IF POSITIVE.
	•			
	•			
	•			
	LARK	AR3,0	;	CLEAR THE COUNTER.
	LST	ST0	;	RELOAD THE STATUS REGISTER.
	EINT		:	ENABLE INTERRUPTS.
	RET		-	RETURN TO INTERRUPTED ROUTINE.
*			'	
INCR	MAR	*+	;	INCREMENT THE COUNTER.
	LST	ST0	;	RELOAD THE STATUS REGISTER.
	EINT		•	ENABLE INTERRUPTS.
	RET		-	RETURN TO INTERRUPTED ROUTINE.
				Imioral is initiation in the second s

Example 5–24. Using BITT and BBNZ

* THIS ROUTINE USES THE BITT INSTRUCTION TO TEST THE CONDITION OF AN EXTERNAL * MUX. A BIT IN THE MUX IS SIGNIFICANT ONLY WHEN PRIOR PROCESSING HAS DESIGNATED * THE BIT TO BE ACTIVE. INDIVIDUAL PROCESSING WILL TAKE PLACE BASED UPON THE * STATE OF THE TESTED BIT. THE BITS ARE TESTED EACH TIME A TIMER INTERRUPT * OCCURS.

3.
٤.
TINE

5.6 Advanced Arithmetic Operations

The TMS320C2x provides instructions, such as MACD, SQRA, SUBC, and NORM, that facilitate efficient execution of arithmetic-intensive DSP algorithms. Explanations and examples of how to use these instructions with overflow management and for data move, multiplication-accumulation, division, floating-point arithmetic, indexed addressing, and extended-precision arithmetic are included in this section.

5.6.1 Overflow Management

The TMS320C2x has four features that can be used to handle overflow management: the branch on overflow conditions, accumulator saturation (overflow mode), product register right shift, and accumulator right shift. These features provide several options for overflow protection within an algorithm.

A program can branch to an error handler routine on an overflow of the accumulator by using the BV (branch on overflow) instruction or bypass an error handler by using the BNV (branch if no overflow) instruction. These instructions can be performed after any ALU operation that may cause an accumulator overflow.

The overflow mode is a useful feature for DSP applications. This mode simulates the saturation effect characteristic of analog systems. When enabled, any overflow in the accumulator results in the accumulator contents being replaced with the largest positive value (7FFFFFFh) if the overflowed number is positive, or the largest negative value (80000000h) if negative. The overflow mode is controlled by the OVM bit of status register ST0 and can be changed by the SOVM (set overflow mode), ROVM (reset overflow mode), or LST (load status register) instructions. Overflows can be detected in software by testing the OV (overflow) bit in status register ST0. When a branch is used to test the overflow bit, OV is automatically reset. Note that the OV bit does not function as a carry bit. It is set only when the absolute value of a number is too large to be represented in the accumulator, and it is not reset except by specific instructions.

Another method of overflow management, which applies to multiply-accumulate operations, is the use of the right shifter of the product register. The right shifter, which operates with no cycle overhead, allows up to 128 accumulations without the possibility of an overflow. The least significant six bits of the product are lost, and the MSBs are filled with sign bits. This feature is initiated by setting the PM bits of status register ST1 to 11 with the SPM or LST1 instructions.

The TMS320C2x also has a right shift of the accumulator (using the SFR instruction) to scale down the accumulator when it nears overflow.

5.6.2 Scaling

Scaling the data coming into the accumulator or already in the accumulator is useful in signal processing algorithms. This is frequently necessary in adaptation or other algorithms that must compute and apply correction factors or normalize intermediate results. Scaling and normalizing are implemented on the TMS320C2x via right and left shifts in the accumulator and shifts of data on the incoming path to the accumulator.

Right and left shifts of the accumulator can be performed using the SFL and SFR instructions. SFL performs a logical left shift. SFR performs logical or arithmetic right shifts depending on the state of the SXM bit in the status register. A one in the SXM bit, corresponding to sign-extension enabled, causes an arithmetic shift to be performed.

In addition to the shift instructions, data can be left-shifted 0 to 15 bits when the accumulator is loaded by using a LAC instruction, and left-shifted 0 to 7 bits on the TMS320C2x when storing from the accumulator by using SACH or SACL instructions. These shifts can be used for loading numbers into the high 16 bits of the accumulator and renormalizing the result of a multiply. The incoming left shift of 0 to 15 bits can be supplied in the instruction itself or can be taken from the lowest four bits of the T register. Left shifts of data fetched from data memory are available for loading the accumulator (LAC/LACT), adding to the accumulator (ADD/ADDT), and subtracting from the accumulator (SUB/SUBT). The contents of the P register may also be shifted prior to accumulation.

5.6.3 Shifting Data

You can perform a logical right or left shift on the TMS320C25 in parallel with another instruction without disturbing the accumulator, multiplier or any other part of the ALU. Two important features of the ARAU — besides its capacity to increment, decriment, and index — make this possible.

First, to double the value of a number, you need only to add it to itself. Simply stated, the ARAU can have the current ARP=0 such that a *0+ modification will add AR0 to itself. The code would look this way:

lrlk	AR0,Value	;	load a value into	AR0
larp	AR0	;	point the current	ARP to AR0
mar	*0+	;	add AR0 to itself	<pre>(logical left shift!)</pre>

Second, for bit-reversed carry addition in the ARAU, the logic of the ARAU propogates the carries from any half adder to the *right*, instead of left as in a normal addition. In otherwords, bit-reversed carry addition works as if you were looking at the inputs and outputs with a mirror; it reverses the order. Note that this also causes the LSBs to swap places with the MSBs. Two examples are given. Example 5–25 shows AR0 bit reverse added to itself (ARP=0). Example 5–26 shows what is normally used in FFT bit reversals and other DSP algorithms (ARP != 0), with a "mirror" line drawn for reference.

Example 5–25. Bit-Reversed Carry Addition



Example 5–26. FFT Bit Reversals

LRLK	AR1,0800h
LRLK	AR0,0080h
LARP	AR1
RPTK	7
MAR	*BR0+

Mirror Line

	LSB	MSB	MSB	LSB
*BR0+	000010000000000000000000000000000000000	0000 +	000000000000000000000000000000000000000	000 000
AR1 Bits	000010000000	0000	000000000000000000000000000000000000000	000
	0000100010000	0000	000000100010	000
	00001000010000100	0000	0000010000010	000
	0000100001100	0000	0000011000010 0000011100010	000
Bit Rev	0000100000010 — ersed carry	->>	< Normal	000 carrv

Bit-reversed carry addition is effective as a logical shifter that does not use the accumulator in any way. Here are some other applications:

- Suppose you want to do a decimation in frequency FFT. In this case, the DFT block size decreases by one-half for every stage of the FFT. When finished, the DFT block size will be two, and the address will be offset by one. If you use a BANZ Not_done,*BR0+, excess code is eliminated in a tightly looped and reasonably efficient FFT. Also, the value of AR0 can be used at the same time to access a bit-reversed twiddle table lookup. The advantage here is that the same lookup table will work for any size FFT smaller than the overall size of the table permits.
- □ In another application, AR0 can be loaded with a single bit. This bit is then shifted during each pass through the main loop and used as a test bit. This test is a successive approximation approach to calculating the square root of a 32-bit integer. Example 5–27 shows what the code will look like. Compare this to the same algorithm in subsection 5.2.1.

Example 5–27. Using the AR0 Test Bit to Calculate the Square Root of a Long Integer

LNG SQRT.ASM Calculates the 16 bit sqrt of a long int * * * long lng_sqrt(long); /* C prototype */ * This routine uses a succesive * s t AR0 approximation technique that * а holds both the test bit and * С AR2 the guess in ARx registers * k entry> quess mem config pi/di * * input hi cycles (pos) 243 * * (0/neg) 7 input lo .global _lng_sqrt lng sqrt: blez ret 0 ; adrk 2 >AR0 ; sar AR0,*-;store AR0 >AR2 sar AR2,*-;store AR2 >AR3 lrlk AR0,08000h ; initial test bit lrlk AR2,08000h ; initial guess 0 ; This section performs successive aproximation ; ;more: sar AR2,* ;store guess lt * ;square guess (unsigned) mpyu *---; pac subh *__ ;ACCU = quess - input subs *+ mar *+,AR0 bqz too_hi,*BR0+,AR2 ;AR0>>1; guess^2 > input? too low ;add test bit if guess too low *0+,AR0 mar banz more,*,AR1 ;more test bits? b done too hi: mar *0—,AR0 ; sub test bit if guess too high banz more,*,AR1 ;more test bits larp AR2 ;Always +1 LSB error mar *-, AR1 ;subtract LSB done: sar AR2,* ;store final guess (result) zals *+ ;load result in ACCU AR2,*+ lar ;restore AR0 & AR2 lar AR0,* ; sbrk 2 ;restore AR1 ret ret 0: zac ;if input <=0 ret ;then return 0 .end

5.6.4 Moving Data

Many DSP applications must perform convolution operations or other operations similar in form. These operations require data to be shifted or delayed. The DMOV, LTD, and MACD instructions can perform the needed data moves for convolution.

The data move function allows a word to be copied from the currently addressed data memory location in on-chip RAM to the next higher location while the data from the addressed location is being operated upon (that is, by the CALU). The data move and the CALU operation are performed in the same cycle. In addition, an ARAU operation may also be performed in the same cycle when using the indirect addressing mode. The data move function is useful in implementing algorithms, such as convolutions and digital filtering, where data is being passed through a time window. It models the z^{-1} delay operation encountered in those applications. The data move function is continuous across the boundary of the on-chip data memory blocks B0, B1, and B2. However, the data move function cannot be used if off-chip memory is referenced.

In Example 5–28, the following equation is implemented:

$$Y(n) = \sum_{k=0}^{2} H(k)X(n-k)$$

where the H values stay the same, and the X values are shifted each time the microprocessor performs one of the following series of multiplications (similar to operations performed in FIR filters):

First Series:	Y(2) = (H0) (X2) + (H1) (X1) + (H2) (X0)
Second Series:	Y(3) = (H0) (X3) + (H1) (X2) + (H2) (X1)
Third Series:	Y(4) = (H0) (X4) + (H1) (X3) + (H2) (X2)

The MACD instruction, which combines accumulate and multiply operations with a data move, is tailored to the type of calculation shown in the summation equation above. In order to use MACD, the H values have been stored in block B0 and configured as program RAM; the X values have been read into block B1 of data RAM as shown in Figure 5–10.

Figure 5–10. MACD Operation



Also, in Example 5–28, the summation in the above equation is performed in the reverse order, that is, from K = 2 to 0, because of the operation of the data move function. This results in the oldest X value being used and discarded first.

If the MACD instruction is replaced with the following two instructions, then the MAC instruction can be utilized with the same results.

MAC * DMOV *--

In cases where many more than three MACD instructions are required, the RPT or RPTK instructions may be used with MACD, yielding the same computational results but using less assembly code.

Example 5–28. Using MACD for Moving Data

* THIS ROUTINE IMPLEMENTS A SINGLE PASS OF A THIRD-ORDER FIR FILTER. IT IS * ASSUMED THAT THE H AND X VALUES HAVE ALREADY BEEN LOADED INTO THEIR RESPECTIVE * MEMORY LOCATIONS, THAT THE ACCUMULATOR AND P REGISTER ARE BOTH RESET TO ZERO, * AND THAT AR1 IS POINTING AT X0. NOTE THAT THE MACD INSTRUCTION MAY BE USED IN * THE REPEAT MODE, BUT IT IS NOT IMPLEMENTED HERE. * * FIR CNFP : CONFIGURE BLOCK B0 AS PROGRAM MEMORY.

FIR	CNFP		; CONFIGURE BLOCK BU AS PROGRAM MEMORY.	
	LARP	1	; AR1 SHOULD POINT AT THE X VALUES.	
	MAC	0FF00h,*-	; $P = (X0)(H2)$	
	MACD	0FF01h,*-	; ACC = $(X0)(H2)$	
	MACD	0FF02h,*	; ACC = $(X0)(H2) + (X1)(H1)$	
	APAC		; ACC = $(X0)(H2) + (X1)(H1) + (X2)(H0)$	
	CNFD		; CONFIGURE BLOCK BO AS DATA MEMORY.	
	RET		; RETURN TO MAIN PROGRAM.	

5.6.5 Multiplication

The TMS320C2x hardware multiplier normally performs 2s-complement 16-bit by 16-bit multiplies and produces a 32-bit result in one processor cycle. A single TMS320C2x instruction, MPYU, can be used to multiply two 16-bit unsigned numbers. To multiply two operands, one operand must be loaded into the T register (TR). The second operand is moved by the multiply instruction to the multiplier, which then produces the product in the P register (PR). Before another multiply can be performed, the contents of the PR must be moved to the accumulator. A single-multiply program is shown in Example 5–29. Pipelining multiplies and PR moves makes it possible to perform most multiply operations in a single cycle.

A common operation in DSP algorithms is the summation of products. The MAC instruction, normally performed in multiple cycles, adds the contents of the PR to the accumulator and then simultaneously reads two values and multiplies them. When you use the MAC instruction, a data memory value is multiplied by a program memory value. One of the operands can come from block B1 or B2 in on-chip data memory while the other operand may come from block B0. Block B0 must be configured as program memory when it supplies the second operand. Pipelining of the MAC instruction with a repeat instruction results in an execution time for each succeeding multiply-and-accumulate operation of only one cycle.

Example 5-29. Multiply

* THIS ROUTINE MULTIPLIES TWO VALUES IN DATA MEMORY LOCATIONS 200h AND 201h WITH
 * THE RESULT STORED IN 202h AND 203h.

MUL	LRLK	AR1,200h	; POINT AT BLOCK B0.
	LARP	1	
	LT	*+	; GET FIRST VALUE AT 200h.
	MPY	*+	; MULTIPLY BY VALUE AT 201h.
	PAC		; PUT RESULT IN ACCUMULATOR.
	SACL	*+	; STORE LOW WORD AT 202h.
	SACH	*	; STORE HIGH WORD AT 203h.
	RET		; RETURN TO MAIN PROGRAM.

The pipelining of the MAC and MACD instructions incurs a certain amount of overhead in execution. In those cases where speed is more critical than program memory, it may be beneficial to use LTA or LTD and MPY instructions rather than MAC or MACD. Example 5–30 and Example 5–31 show an implementation of multiply-accumulates using the MAC instruction. Example 5–31 shows an implementation of multiply-accumulates using the LTA-MPY instruction pair. Figure 5–11 and Figure 5–12 provide graphically the information necessary to determine the efficiency of use for each of the techniques.

*		CLOCK	TOTAL CLOCK	PROGRAM	TOTAL PROGRAM
*		CYCLES	CYCLES	MEMORY	MEMORY
*					
LARP	AR1	; 1		1	
LRLK	AR1,300h	; 2		2	
CNFP		; 1		1	
ZAC		; 1		1	
MPYK	0	; 1		1	
RPTK	N-1	; 1		1	
MAC	0FF00h,*+	; 3 + N		2	
APAC		; 1	11 + N	1	10

Example 5–30. Multiply-Accumulate Using the MAC Instruction (TMS320C25)

Example 5–31. Multiply-Accumulate Using the LTA-MPY Instruction Pair

,			0		
*		CLOCK	TOTAL CLOCK	PROGRAM	TOTAL PROGRAM
*		CYCLES	CYCLES	MEMORY	MEMORY
*					
				_	
ZAC		; 1		1	
LT	D1	; 1		1	
MPY	C1	; 1		1	
LTA	D2	; 1		1	
MPY	C2	; 1		1	
•					
•		;	2N		2N
•		;			
LTA	DN	; 1		1	
MPY	CN	; 1		1	
APAC		; 1	2+2N	1	2+2N



Figure 5–11. Execution Time vs. Number of Multiply-Accumulates (TMS320C25)

Number of Multiply-Accumulates to Be Performed





Number of Multiply-Accumulates to Be Performed

In numerical analysis, it is often necessary to square numbers as well as add or subtract. The TMS320C2x has two instructions, SQRA and SQRS, that accomplish this in a single machine cycle. The result of the previous operation in the PR is first added to the accumulator if SQRA is used, or subtracted from the accumulator if SQRS is used. Then the data value addressed is squared, and the result is stored in the PR. Example 5–32 uses the SQRA instruction to perform the computation. Example 5–32. Using SQRA

* THIS ROUTINE USES THE SQRA INSTRUCTION TO COMPUTE THE SQUARE OF THE DISTANCE * BETWEEN TWO POINTS WHERE D**2 IS DEFINED AS FOLLOWS:

```
*
   D^{**2} = (XA - XB)^{**2} + (YA - YB)^{**2}
DIST LAC
               XA
      SUB
               ΧВ
      SACL
               ΧТ
                                      ; XT = XA - XB
      LAC
               YA
      SUB
               YΒ
      SACL
               YΤ
                                      ; YT = YA - YB
                                      ; (P) = XT**2
      SQRA
               ΧТ
      ZAC
                                      ; (ACC) = 0
                                      ; (P) = YT**2, (ACC) = XT**2
; (ACC) = XT**2 + YT**2 = D**2
      SQRA
               YT
      APAC
      RET
                                      ; RETURN TO MAIN PROGRAM.
```

When performing multiply-and-accumulate operations, you may choose to shift the product before adding it to the accumulator. You can do both simultaneously with the MAC instruction by using the product shift mode on the TMS320C2x. This mode, controlled by two bits in the PM field of status register ST1, shifts the value from the PR while it is transferred to the accumulator. The contents of the PR are not shifted.

5.6.6 Division

Division is implemented on the TMS320C2x by repeated subtractions using SUBC, a special conditional subtract instruction. Given a 16-bit positive numerator and denominator, the repetition of the SUBC command 16 times produces a 16-bit quotient in the low accumulator and a 16-bit remainder in the high accumulator.

SUBC implements binary division in the same manner as is commonly done in long division. The numerator is shifted until subtracting the denominator no longer produces a negative result. For each subtraction that does not produce a negative answer, a one is put in the LSB of the quotient and then shifted. The shifting of the remainder and quotient after each subtraction produces the separation of the quotient and remainder in the low and high halves of the accumulator.

There are similarities between long division and the SUBC method of division. Both methods are used to divide 33 by 5 in Example 5–33.

The condition of the denominator, less than the shifted numerator, is determined by the sign of the result; both the numerator and denominator must be positive when you use the SUBC command. Thus, you must determine the sign of the quotient and compute the quotient with the absolute value of the numerator and denominator. Integer and fractional division can be implemented with the SUBC instruction as shown in Example 5–34 and Example 5–35, respectively. When you implement a divide algorithm, it is important to know if the quotient can be represented as a fraction and the degree of accuracy to which the quotient is to be computed. For integer division, the absolute value of the numerator must be greater than the absolute value of the denominator. For fractional division, the absolute value of the numerator must be less than the absolute value of the denominator.

Example 5–33. Divide 33 by 5

Long Division:		
000000000000101	00000000000110)000000000100001 -101 110	Quotient
	110	
	- <u>101</u> 11	Bemainder
SUBC Method:		
		Comment
0000000000000000000	000000000100001	(1) Numerator is loaded into ACC. The
-10	1000000000000000	denominator is left-shifted 15 and
-10	0111111111011111	subtracted from ACC. The subtrac-
		traction is negative, so discard the
		result and shift the ACC left one bit.
000000000000000000000000000000000000000	000000001000010	(2) 2nd subtrast produces possible an
-10	100000000000000000000000000000000000000	swer, so discard result and shift AC
-10	011111110111110	(numerator) left.
	•	•
	•	•
	•	•
l I	1	
000000000000100	001000000000000	(14) 14th SUBC command. The result is
-10	1000000000000000	positive. Shift result left and replace
000000000000000000000000000000000000000	01000000000000000	(15) Result is again positive. Shift result
-10	100000000000000000000000000000000000000	left and replace I SB with 1.
000000000000000000000000000000000000000	110000000000000000000000000000000000000	
		1
່0000000000000001່	1000000000000011	. (16) Last subtract. Negative answer, so
-10	10000000000000000	discard result and shift ACC left.
	- 111111111111111101	-
000000000000011	0000000000000110	Answer reached after 16 SUBC instructions.
Remainder	Quotient	

Example 5-34. Using SUBC for Integer Division

* THIS ROUTINE IMPLEMENTS INTEGER DIVISION.

```
DN1
     LT
             NUMERA
                                ; GET SIGN OF QUOTIENT.
             DENOM
     MPY
     PAC
             TEMSGN
                                ; SAVE SIGN OF QUOTIENT.
      SACH
     LAC
            DENOM
     ABS
                                ; MAKE DENOMINATOR POSITIVE.
      SACL
            DENOM
     LAC
            NUMERA
                                : ALIGN NUMERATOR.
     ABS
*
      IF denominator AND numerator ARE ALIGNED, DIVISION CAN START HERE.
     RPTK 15
      SUBC
            DENOM
                                ; 16-CYCLE DIVIDE LOOP.
      SACL
             OUOT
     LAC
             TEMSGN
            DONE
                                ; DONE IF SIGN IS POSITIVE.
      BGEZ
      ZAC
      SUB
             QUOT
                                 ; NEGATE QUOTIENT IF NEGATIVE.
      SACL
             QUOT
DONE LAC
             QUOT
                                 ; RETURN TO MAIN PROGRAM.
     RET
Example 5–35. Using SUBC for Fractional Division
   THIS ROUTINE IMPLEMENTS FRACTIONAL DIVISION.
```

```
; GET SIGN OF QUOTIENT.
DN1
      \mathbf{LT}
             NUMERA
      MPY
             DENOM
      PAC
      SACH
             TEMSGN
                                 ; SAVE SIGN OF QUOTIENT.
      LAC
             DENOM
      ABS
                                 ; MAKE DENOMINATOR POSITIVE.
      SACL
             DENOM
      ZALH
             NUMERA
                                 ; ALIGN NUMERATOR.
      ABS
*
      IF denominator AND numerator ARE ALIGNED, DIVISION CAN START HERE.
      RPTK
             14
      SUBC
             DENOM
                                 ; 15-CYCLE DIVIDE LOOP.
      SACL
             OUOT
      LAC
             TEMSGN
      BGEZ
             DONE
                                 ; DONE IF SIGN IS POSITIVE.
      ZAC
      SUB
             QUOT
                                  ; NEGATE QUOTIENT IF NEGATIVE.
      SACL
             OUOT
DONE LAC
             QUOT
      RET
                                  ; RETURN TO MAIN PROGRAM.
```

5.6.7 Floating-Point Arithmetic

Floating-point numbers are often represented on microprocessors in a twoword format of mantissa and exponent. The mantissa is stored in one word. The exponent, the second word, indicates how many bit positions from the left the decimal point is located. If the mantissa is 16 bits, a 4-bit exponent is sufficient to express the location of the decimal point. Because of its 16-bit word size, the 16/4-bit floating-point format functions most efficiently on the TMS320C2x. The theory and implementation of floating-point arithmetic has been presented in an application report in the book, *Digital Signal Processing Applications with the TMS320 Family* (literature number SPRA012A).

Operations in the TMS320C2x central ALU are performed in 2s-complement fixed-point notation. To implement floating-point arithmetic, operands must be converted to fixed point for arithmetic operations, and then converted back to floating point.

Conversion to floating-point notation is performed by normalizing the input data, that is, shifting the MSB of the data word into the MSB of the internal memory word. The exponent word then indicates how many shifts are required. To multiply two floating-point numbers, the mantissas are multiplied and the exponents added. The resulting mantissa must be renormalized; since the input operands are normalized, no more than one left shift is required to renormalize the result.

Floating-point addition or subtraction requires shifting the mantissa so that the exponents of the two operands match. The difference between the exponents is used to left-shift the lower power operand before adding. Then, the output of the add must be renormalized.

TMS320C2x instructions useful in floating-point operations are the NORM, LACT, ADDT, and SUBT instructions. NORM may be used to convert fixed-point numbers to floating-point. LACT may be used to convert back to fixed-point numbers. Addition and subtraction can be computed in floating point by using ADDT and SUBT.

Example 5–36 shows a floating-point multiply on the TMS320C25. The mantissas are assumed to be in Q15 format. Q15, one of the various types of Q format, is a number representation commonly used when performing operations on noninteger numbers. In Q format, the Q number (15 in Q15) denotes how many digits are located to the right of the binary point. A 16-bit number in Q15 format, therefore, has an assumed binary point immediately to the right of the most significant bit. Since the most significant bit constitutes the sign of the number, the numbers in Q15 may take on values from +1 (represented by +0.99997...) to -1. Example 5–36. Using NORM for Floating-Point Multiply

THIS SUBROUTINE PERFORMS A FLOATING-POINT MULTIPLY USING THE NORM INSTRUCTION. THE INPUTS AND OUTPUTS ARE OF THE FORM: C = MC * 2 * EC* * * SINCE THE MANTISSAS, MA AND MB, ARE NORMALIZED, MC CAN BE NORMALIZED WITH A LEFT SHIFT OF EITHER 0 OR 1 IN THE ACCUMULATOR. THE EXPONENT OF THE RESULT IS * * ADJUSTED APPROPRIATELY. FOR EXAMPLE, MULTIPLICATION OF THE TWO NUMBERS A AND B, WHERE A = $0.1 \times 2 \times 2$ AND B = $0.1 \times 2 \times 4$, PROCEEDS AS FOLLOWS: * * 1) A * B = 0.01 * 2 * * 6A * B = 0.1 * 2**5* 2) (NORMALIZED RESULT) MULT LAC EA ; EC = EXPONENT OF RESULT BEFORE ADD EB SACL EC ; NORMALIZATION. \mathbf{LT} MA MPY MB ; (ACC) = MA * MBPAC SFL ; TAKES CARE OF REDUNDANT SIGN BIT. LARP AR5 LAR AR5,EC ; AR5 IS INITIALIZED WITH EC. NORM ; FINDS MSB AND MODIFIES AR5. *__ SACH ; MC = MA * MB (NORMALIZED) MC AR5,EC SAR RET ; RETURN TO MAIN PROGRAM.

Floating-point implementation programs often require denormalization as well as normalization to return results in a 16-bit format. Example 5–37 illustrates the denormalizing of numbers that were normalized with the NORM instruction. This program assumes that the mantissa is in the accumulator and that the exponent is in an auxiliary register, which is the format of the NORM instruction after execution.

Example 5–37. Using LACT for Denormalization

```
THIS ROUTINE DENORMALIZES NUMBERS NORMALIZED BY THE NORM INSTRUCTION (NORM *-).
  THE DENORMALIZED NUMBER WILL BE IN THE ACCUMULATOR
DENORM LARP 1
                                ; USE AR1 TO POINT AT BLOCK B0.
      LRLK AR1,200h
                                  STORE EXPONENT AT 200h.
      SAR
            AR4,*+
                                ;
                                ; STORE MANTISSA AT 201h.
      SACH *-
*
                                ; LOAD ACCUMULATOR WITH EXPONENT.
      LAC
            *
      ΒZ
            OUT
                                : CHECK FOR ZERO EXPONENT.
      LT
            *+
                                ; DENORMALIZE NUMBER.
      LACT
            *
                                ; RETURN TO MAIN PROGRAM.
      RET
                                ; POINT TO MANTISSA.
OUT
      MAR
            *+
                                ; LOAD ACCUMULATOR WITH RESULT.
      ZALH
            *
      RET
                                ; RETURN TO MAIN PROGRAM.
```

5.6.8 Indexed Addressing

The auxiliary register arithmetic unit (ARAU) makes it possible to calculate the next indirect address by increment/decrement or by indexed addressing in parallel to the current arithmetic operation. For example, in the multiplication of two matrices, the operation requires addressing across the rows (incrementing the address by one) or down the columns (incrementing by n). Example 5–38 gives the code for multiplying a row times a column of two 10×10 matrices. The first matrix resides in data RAM block B1, and the second matrix resides in block B0.

Example 5–38. Row Times Column

LARK	0,0Ah	; SET INDEX TO 10.
LARP	1	; AR1 FOR ADDRESSING THE COLUMN.
LRLK	1,300h	; POINT AR1 TO THE START OF BLOCK B1.
CNFP		; SET BO TO PROG ADDRESS FOR PIPELINE.
ZAC		; INITIALIZE THE ACCUMULATOR.
MPYK	0	; CLEAR THE PRODUCT REGISTER.
RPTK	9	; REPEAT 10 TIMES AS MATRIX DIMENSION.
MAC	0FF00h,*0+	; MULTIPLY ROW TIMES COLUMN.
APAC		; EXECUTE FINAL ACCUMULATION.
		; ACCUMULATOR CONTAINS PRODUCT.

The algorithm in Example 5–38 executes in 22 machine cycles. The key to this performance is the parallel addressing of both multiplicands simultaneously. The operation is made possible by the use of the data bus to fetch one multiplicand and the program bus to fetch the other. The auxiliary register indexes down the column of one matrix while the PC generates incremental addressing of each row of the other matrix. Each cycle of the repeat loop performs the following operations:

- 1) Accumulates the previous product,
- 2) Multiplies the row element times the column element,
- 3) Increments the row address, and
- 4) Indexes the column address.

5.6.9 Extended-Precision Arithmetic

Numerical analysis, floating-point computations, or other operations may require arithmetic to be executed with more than 32 bits of precision. Since the TMS320C2x processors are 16/32-bit fixed-point devices, software is required for the extended-precision of arithmetic operations. A subroutine that performs the extended-arithmetic function for the TMS320C25 is provided in the examples of this section. The technique consists of performing the arithmetic by parts, similar to the way in which longhand arithmetic is done. The TMS320C25 has two features that help to make extended-precision calculations more efficient. One of the features is the carry status bit. This bit is affected by all arithmetic operations of the accumulator (ABS, ADD, ADDC, ADDH, ADDK, ADDS, ADDT, ADLK, APAC, LTA, LTD, LTS, MAC, MACD, MPYA, MPYS, NEG, SBLK, SPAC, SQRA, SQRS, SUB, SUBB, SUBC, SUBH, SUBK, SUBS, and SUBT). The carry bit is also affected by the rotate and shift accumulator instructions (ROL, ROR, SFL, and SFR) or may be explicitly modified by the load status register ST1 (LST1), reset carry (RC), and set carry (SC) instructions. For proper operation, the overflow mode bit should be reset (OVM = 0) so that the accumulator results will not be loaded with the saturation value. Note that this means that some additional code may be required if overflow of the most significant portion of the result is expected.

The carry bit is set whenever the addition of a value from the input scaling shifter or the P register to the accumulator contents generates a carry out of bit 31. Otherwise, the carry bit is reset because the carry out of bit 31 is a zero. One exception to this case is the ADDH instruction, which can only set, not reset, the carry bit. This allows the accumulation to generate the proper single carry when the addition to either the lower or upper half of the accumulator actually causes the carry. The following examples help to demonstrate the significance of the carry bit on the TMS320C25 for additions:

С	MSB LSB	С	MSB	LSB
X + 1	F F F F F F F F F T 1 0	ACC X + 1	F F F F <u>F F F F</u> F F F F	FFFF ACC FFFF FFFE
× + 0	7 F F F F F 1 8 0 0 0 0 0 0	ACC X + 1	7 F F F <u>F F F F</u> 7 F F F	FFFF ACC FFFF FFFE
X + 0	8 0 0 0 0 0 0 1 8 0 0 0 0 0 1	ACC X + 1	8 0 0 0 F F F F 7 F F F	0 0 0 0 ACC F F F F F F F F
1 + 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 1	ACC 1 (ADDC) + 1	F F F F	F F F F F (ADDC)
1 + 1	8 0 0 0 F F F F 0 0 0 0 0 0 0 0 0 8 0 0 0 F F F F	ACC 1 (ADDH) +	8 0 0 0 7 F F F F F F F	F F F F ACC 0 0 0 0 (ADH) F F F F

Example 5–39 shows an implementation of two 64-bit numbers added to each other to obtain a 64-bit result. This example adds 32-bit parts and generates a carry (C) bit in the accumulator.

Example 5–39. 64-Bit Addition

* TWC * NUN * (W3 *) 64 1BER 3,W2	4-B S ,W1	IT X ,W0	NUMB (X3,).	ERS X2,X	ARE K1,X0	ADD) 7)ED AND	TO Y	ЕА (`	СН ¥З,	01 ¥2,	THE Y1	R ,Y(PRO))	DU AF	CIN RE	ig a Add	ED	l-BII RES	RE ULTI	SULI NG	'. IN	THE W
* * * +	X3 Y3	X2 Y2	X1 Y1	X0 Y0																				
* *	W3	₩2	W1	W0	-																			
ADD64	ZAI	LΗ	X1	-				;	ACC	=	X1	00												
	ADI	SS	XC)				;	ACC	=	X1	X0												
	ADI)S	ΥC)				;	ACC	=	X1	X0	+	00	¥0									
	ADI	ΟH	¥1					;	ACC	=	X1	X0	+	¥1	¥0	=	W1	W0						
	SAC	CL	WC)																				
	SAC	СН	W1																					
	ZAI	LΗ	Х3	3				;	ACC	=	Х3	00												
	ADI	C	X2	2				;	ACC	=	Х3	X2	+	С										
	ADI)S	¥2	2				;	ACC	=	Х3	X2	+	00	¥2	+	С							
	ADI	ЭH	¥3	}				;	ACC	=	Х3	X2	+	¥3	¥2	+	C =	= W3	W2					
	SAC	CL	W2	2																				
	SAC	СН	W3	3																				
	RET	r																						

As in addition, the carry bit on the TMS320C25 is reset whenever the input scaling shifter or the P-register value subtracted from the accumulator contents generates a borrow into bit 31. Otherwise, the carry bit is set because no borrow into bit 31 is required. One exception to this case is the SUBH instruction, which can only reset the carry bit. This allows the generation of the proper single carry when the subtraction from either the lower or upper half of the accumulator actually causes the borrow. The following examples help to demonstrate the significance of the carry bit for subtractions:

С	MSB	LSB	C MSB	LSB
×	0 0 0 0	0 0 0 0 ACC	X 0 0 0 0	0 0 0 0 ACC
0	FFFF	FFFF	0 0 0 0	0 0 0 1
x	7 F F F	FFFF ACC 1	X 7 F F F - F F F F	FFFF ACC FFFF
1	7 F F F	FFFE	0 8000	0 0 0 0
x _	8000	0 0 0 0 ACC 1	X 8000 - FFFF	0 0 0 0 ACC F F F F
1	7 F F F	FFFF	0 8000	0 0 0 1
0	0 0 0 0	0 0 0 0 ACC 0 (SUBB)	0 FFFF -	FFFFACC ₀ (SUBB)
0	FFFF	FFFF	1 FFFF	FFFE
0	8000 0001	F F F F ACC 0 0 0 0 (SUBH)	0 8 0 0 0 - FFFF	FFFFACC 0000 (SUBH)
0	7 F F F	FFFF	0 8 0 0 1	FFFF

The coding in Example 5–40 shows the advantage of using the carry (C) status bit on the TMS320C25.

Example 5–40. 64-Bit Subtraction

* TWC) 64-	-BII	1 1	IUMBI	ERS	ARE	SU	BTRA	CTE	D,	PR	ODU	CII	NG	Α	64	-BI	Т	RES	ULJ	Γ.	THE	NUM	BER	Y
* (Y3	,Y2,	Y1,	¥0)	IS	SUB	TRAC	ΓED	FRO	мχ	(X	з,х	2,X	1,1	X0)	RE	SU	LTI	NG	IN	W	(W3	,W2,	w1,w	10).	
*																									
*	X3 X	(2 X	(1	X0																					
*	Y3 Y	2 Y	1	YO																					
*					•																				
*	W3 W	V2 W	11	WO																					
*		-										~ ~													
SUB64	ZALE	1	XT					;	ACC	=	XT	00													
	ADDS	3	X0					;	ACC	=	X1	X0													
	SUBS	3	Y0					;	ACC	=	X1	X0		00	¥0										
	SUBE	I	¥1					;	ACC	=	X1	X0		Y1	ΥO	=	W1	WO							
	SACI		WO					•																	
	SACH	I I	W1																						
	ZALS	5	x2					:	ACC	=	00	x2													
	SUBE	3	¥2					÷	ACC	=	00	X2		00	¥2	_	С								
	ADDH	ł	x3					;	ACC	=	x3	x2		00	¥2		č								
	SUBH	Ŧ	Y3					÷	ACC	=	x3	x2		¥3	¥2		Č =	= W.	3 W.	2					
	SACT		w2					'									-			_					
	SACE	-	w3																						
	RET	-																							

The second feature of the TMS320C25 that assists in extended-precision calculations is the MPYU (unsigned multiply) instruction. The MPYU instruction allows two unsigned 16-bit numbers to be multiplied and the 32-bit result to be placed in the product register in a single cycle. Efficiency is gained by generating partial products from the 16-bit portions of a 32-bit or larger value instead of having to split the value into 15-bit or smaller parts.

Example 5–41 shows the implementation of multiplying two 32-bit numbers to obtain a 64-bit result. The advantage in using the MPYU instruction can be observed when executed on the TMS320C25.

Example 5–41. 32 × 32-Bit Multiplication

```
TWO 32-BIT NUMBERS ARE MULTIPLIED, PRODUCING A 64-BIT RESULT. THE NUMBERS X
   (X1,X0) AND Y (Y1,Y0) ARE MULTIPLIED RESULTING IN W (W3,W2,W1,W0).
*
            X1 X0
*
         x Y1 Y0
*
            X0*Y0
*
*
         X1*Y0
         X0*Y1
*
*
      X1*Y1
*
*
      W3 W2 W1 W0
* DETERMINE THE SIGN OF THE PRODUCT.
MPY32 ZALS
            X1
                                ; ACCL = S X X X X X X X X X X X X X
Х
      XOR
            Y1
                                : ACCL = S - -
                                                _ _ _ _
                                                        __ _ _
      SACH SIGN,1
                                ; SAVE THE PRODUCT SIGN 0 = +, 1 = -.
  TAKE THE ABSOLUTE VALUE OF BOTH X AND Y.
                                ; ACC = X1 00
ABSX ZALH
            X1
            X0
                                ; ACC = X1 X0
     ADDS
     ABS
     SACH
            X1
                                  SAVE
                                         X1 |
                                ;
                                        | X0
     SACL
            X0
                                  SAVE
                                ;
ABSY ZALH
                                ; ACC = Y1 00
            Y1
                                ; ACC = Y1 Y0
     ADDS
            Y0
     ABS
                                ; SAVE
      SACH
                                        | Y1 |.
            Y1
                                ; SAVE | YO .
      SACL
            Y0
  MULTIPLY X AND Y TO PRODUCE W.
MULT LT
            X0
                                ; T = X0
     MPYU
            Y0
                                ; T = X0, P = X0 * Y0
            W0
                                ; SAVE | W0 |.
     SPL
            W1
                                ; SAVE PARTIAL | W1 |.
     SPH
                                ; T = X0, P = X0*Y1
     MPYU
            Y1
                                ; T = X1, P = X0*Y0, ACC = X0*Y1
            X1
     LTP
                                ; T = X1, P = X1*Y0, ACC = X0*Y1
     MPYU
            ¥0
     ADDS
            W1
                                ; T = X1, P = X1 * Y0,
```

*	МРҮА	¥l	;;	ACC = $X0*Y1 + X0*Y0*2**-16$ T = X1, P = X1*Y1,
*	SACL SACH ZALS	W1 W2 W2	;;;;	ACC = X1*Y0 + X0*Y1 + X0*Y0*2**-16 SAVE W1 . SAVE PARTIAL W2 . P = X1*Y1.
*	BNC	SUM	;;	ACC = $(X1*Y0 + X0*Y1)*2**-16$ TEST FOR CARRY FROM W2.
SUM	APAC SACL SACH	W2 W3	;;	ACC = X1*Y1 + (X1*Y0 + X0*Y1)*2**-16 SAVE W2 . SAVE W3 .
* TE *	ST THE	SIGN OF THE	PRODUCT;	NEGATE IF NEGATIVE.
*	LAC BZ	SIGN DONE	;	RETURN IF POSITIVE.
	ZALH ADDS CMPL	W1 W0	;;	$\begin{array}{l} ACC = \left \begin{array}{c} W1 & 00 \\ ACC = \left \begin{array}{c} W1 & W0 \end{array} \right \end{array} \right $
	ADD SACL SACH	ONE WO W1	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	ACC = W1 W0 AND CARRY GENERATION SAVE W0. SAVE W1.
	ADDH CMPL	w2 W3	;	$ACC = \begin{vmatrix} 00 & W2 \\ ACC = \end{vmatrix} \\ W3 & W2 \end{vmatrix}$
DONE	ADDC SACL SACH RET	ZERO W2 W3	;;;	ACC = W3 W2 SAVE W2 . SAVE W3 .

5.7 Application-Oriented Operations

The TMS320C2x efficiently implements many common digital signal processing algorithms. The architecture discussed in Chapter 3 supports features that solve numerically intensive problems usually characterized by multiply/ accumulates. Some device-specific features that aid in the implementation of specific algorithms include companding, filtering, Fast Fourier Transforms (FFT), and PID control. These applications require I/O performed either in parallel or serial. Hardware requirements for I/O are discussed in Chapters 3 and NO TAG.

5.7.1 Companding

In the area of telecommunications, one of the primary concerns is the I/O bandwidth in the communications channel. One way to minimize this bandwidth is by companding (COMpress/exPAND). Companding is defined by two international standards, A-law and μ -law, both based on the compression of the equivalent of 13 bits of dynamic range into an 8-bit code. The standard employed in the United States and Japan is μ -law; the European standard is A-law. Detailed descriptions and code examples of both types are presented in an application report on companding routines included in the book, *Digital Signal Processing Applications with the TMS320 Family* (literature number SPRA012A).

The technique of companding allows the digital sample information corresponding to a 13-bit dynamic range to be transmitted as 8-bit data. For processing in the TMS320C2x, it is necessary to convert the 8-bit (logarithmic) signmagnitude data to a 16-bit 2s-complement (linear) format. Prior to output, the linear result must be converted to the compressed or companded format. Table lookup or conversion subroutines may be used to implement these functions.

Software routines for μ -law and A-law companding, flowcharts, companding algorithms, and detailed descriptions are provided in the application report on companding routines mentioned above. The algorithm space and time requirements for μ -law and A-law companding on the TMS320C25 are given in Table 5–1.

Function	Memory W Program	ords Data	Program C Initializatio	cycles on Loop ‡	Time (μs) Required [†] TMS320C25
μ-Law:					
Compression	74	8	19	45	4.5
Expansion	276	2	14	5	0.5
A-Law:					
Compression	100	8	19	50	5
Expansion	276	2	14	5	0.5

Table 5–1. Program Space and Time Requirements for μ-/A-Law Companding

† Assuming initialization

‡ Worst case

In expanding from the 8-bit data to the 13-bit linear representation, table lookup is very effective because the table length is only 256 words. This is especially true for a microcomputer design because the TMS320C25 has 4K words of mask-programmable ROM, and the TMS320E25 has 4K words of EPROM. The table lookup technique requires three instructions (four words of program memory), one data memory location, 256 words of table memory, and seven instruction cycles (program in on-chip ROM) to execute.

LAC	SAMPLE	;LOAD 8-BIT DATA.
ADLK	MUTABL	; ADD THE CONVERSION TABLE BASE ADDRESS.
TBLR	SAMPLE	;READ THE CORRESPONDING LINEAR VALUE.

The above conversion could be programmed as a subroutine. This would eliminate the need for a table but would increase execution time and require additional data memory locations.

When the output data has been determined in a system transmitting companded data, a compression of the data must be performed. The compression reduces the data back to the 8-bit format. Unless memory for a table of length 16384 is acceptable, the table lookup approach must be abandoned for conversion routines. Details of these implementations may be found in the application report on companding.

Access to new companding code as it becomes available is provided via the TMS320 DSP Bulletin Board Service. The bulletin board contains TMS320 source code from application reports included in *Digital Signal Processing Applications with the TMS320 Family* (literature number SPRA012A). See the TMS320 Family Development Support Reference Guide (literature number SPRU011A) for information on how to access the bulletin board.

5.7.2 FIR/IIR Filtering

Digital filters are a common requirement for digital signal processing systems. The filters fall into two basic categories: finite impulse response (FIR) and Infinite impulse response (IIR) filters. For either category of filter, the coefficients of the filter (weighting factors) may be fixed or adapted during the course of the signal processing. Presented in *Digital Signal Processing Applications with the TMS320 Family* (literature number SPRA012A), an application report discusses the theory and implementation of digital filters.

The 100-ns instruction cycle time of the TMS320C25 reduces the execution time of all filters—especially the IIR filters—because fewer multiply/accumulate routines are required. Correspondingly, the amount of data memory for samples and coefficients is not usually the limiting factor. Because of sensitivity to quantization of the coefficients themselves, IIR filters are usually implemented in cascaded second-order sections. This translates to instruction code consisting of LTD-MPY instruction pairs rather than MACDs. Example 5–42 illustrates an implementation of a second-order IIR filter.

Example 5-42. Implementing an IIR Filter

```
*
  THE FOLLOWING EQUATIONS ARE USED TO IMPLEMENT AN IIR FILTER:
  d(n) = x(n) + d(n - 1)a1 + d(n - 2)a2
  y(n) = d(n)b0 + d(n - 1)b1 + d(n - 2)b2
*
START IN
            XN,PAO
                                 ; INPUT NEW VALUE XN
     LAC
            XN,15
                                 ; LOAD ACCUMULATOR WITH XN
*
     LT
             DNM1
     MPY
             A1
*
     LTD
             DNM2
     MPY
             A2
*
     APAC
     SACH
                                 ; d(n) = x(n) + d(n - 1)a1 + d(n - 2)a2
             DN,1
     ZAC
     MPY
             B2
     LTD
             DNM1
     MPY
             B1
     LTD
             DN
     MPY
             B0
     APAC
      SACH
             YN,1
                                ; y(n) = d(n)b0 + d(n - 1)b1 + d(n - 2)b2
     OUT
                                 ; YN IS THE OUTPUT OF THE FILTER
             YN, PA1
```

FIR filters also benefit from the faster instruction cycle time. An FIR filter requires many more multiply/accumulates than does the IIR filter with equivalent sharpness at the cutoff frequencies and distortion and attenuation in the passbands and stopbands. The TMS320C2x can help solve this problem by making longer filters feasible to implement. This is accomplished by allowing the coefficients to be fetched from program memory at the same time as a sample is being fetched from data memory. The simple implementation of this process uses the MACD instruction with the RPT/RPTK instruction.

RPTK 255 MACD COEFFP,*-

The coefficients on the TMS320C25 may be stored anywhere in program memory (reconfigurable on-chip RAM, on-chip ROM, or external memories). When the coefficients are stored in on-chip ROM or externally, the entire on-chip data RAM may be used to store the sample sequence. Ultimately, this allows filters of up to 512 taps to be implemented on the TMS320C25. The filter executes at full speed or 100 ns per tap as long as the memory supports full-speed execution.

5.7.3 Adaptive Filtering

With FIR/IIR filtering, the filter coefficients may be fixed or adapted. If the coefficients are adapted or updated with time, then another factor impacts the computational capacity. This factor is the requirement to adapt each of the coefficients, usually with each sample. The MPYA or MPYS and ZALR instructions on the TMS320C25 aid with this adaptation to reduce the execution time.

A means of adapting the coefficients on the TMS320C2x is the least-meansquare (LMS) algorithm given by the following equation:

$$\begin{split} b_k & (i+1) = b_k(i) + 2B \ e(i) \times (i-k) \\ & \text{where } e(i) = x(i) - y(i) \\ & \text{and } y(i) = \sum_{K=0}^{N-1} b_k x(i-k) \end{split}$$

Quantization errors in the updated coefficients can be minimized if the result is obtained by rounding rather than truncating. For each coefficient in the filter at a given point in time, the factor 2*B*e(i) is a constant. This factor can then be computed once and stored in the T register for each of the updates. Thus, the computational requirement has become one multiply/accumulate plus rounding. Without the new instructions, the adaptation of each coefficient is five instructions corresponding to five clock cycles. This is shown in the following instruction sequence:

```
LRLK
       AR2, COEFFD ; LOAD ADDRESS OF COEFFICIENTS.
LRLK
       AR3, LASTAP ; LOAD ADDRESS OF DATA SAMPLES.
LARP
       AR2
LT
       ERRF
                   ; errf = 2*B*e(i)
                   ; ACC = bk(i) * 2 * * 16
ZALH
       *,AR3
       ONE,15
ADD
                   ; ACC = bk(i) * 2 * * 16 + 2 * * 15
MPY
       *—,AR2
                   ; ACC = bk(i) * 2 * * 16 + errf * x(i - k) + 2 * * 15
APAC
SACH
       *+
                   ; SAVE bk(i + 1).
```

When the MPYA and ZALR instructions on the TMS320C25 are used, the adaptation reduces to three instructions corresponding to three clock cycles, as shown in the following instruction sequence. Note that the processing order has been slightly changed to incorporate the use of the MPYA instruction. This is due to the fact that the accumulation performed by the MPYA is the accumulation of the previous product.

```
LRLK
       AR2, COEFFD ; LOAD ADDRESS OF COEFFICIENTS.
       AR3, LASTAP ; LOAD ADDRESS OF DATA SAMPLES.
LRLK
LARP
       AR2
       ERRF
                    ; errf = 2*B*e(i)
\mathbf{LT}
.
.
                    ; ACC = bk(i) * 2 * * 16 + 2 * * 15
        *,AR3
ZALR
                    ; ACC = bk(i) * 2 * * 16 + errf * x(i - k) + 2 * * 15
MPYA
        *-, AR2
                    ; PREG = errf*x(i - k + 1)
SACH
        *+
                    ; SAVE bk(i + 1).
```

Example 5–43 shows a routine to filter a signal and update the coefficients. Example 5–44 provides the conclusion to the adaptive FIR filter routine for the TMS320C25.

Adaptive filter length is restricted both by execution time and memory. Due to the adaptation, there is more processing to be completed per sample, and the adaptation itself dictates that the coefficients be stored in the reconfigurable block of on-chip RAM. Thus, the practical limit of an adaptive filter with no external data memory is 256 taps.

Example 5–43. 256-Tap Adaptive FIR Filter .title 'ADAPTIVE FILTER' .def ADPFIR .def X,Y * THIS 256-TAP ADAPTIVE FIR FILTER USES ON-CHIP MEMORY BLOCK B0 FOR COEFFICIENTS * AND BLOCK B1 FOR DATA SAMPLES. THE NEWEST INPUT SHOULD BE IN MEMORY LOCATION X * WHEN CALLED. THE OUTPUT WILL BE IN MEMORY LOCATION Y WHEN RETURNED. ASSUME THAT * THE DATA PAGE IS 0 WHEN THE ROUTINE IS CALLED. * COEFFP .set 0FF00h ; B0 PROGRAM MEMORY ADDRESS COEFFD .set 0200h ; BO DATA MEMORY ADDRESS * ; CONSTANT ONE (DP = 0)ONE .set 7Ah ; ADAPTATION CONSTANT (DP = 0).set 7Bh BETA ; SIGNAL ERROR (DP = 0) ; ERROR FUNCTION (DP = 0) ; FILTER OUTPUT (DP = 0) ; NEWEST DATA SAMPLE (DP = 0) ; NEXT NEWEST DATA SAMPLE ; OLDEST DATA SAMPLE .set 7Ch ERR .set 7Dh ERRF .set 7Eh Y .set 7Fh Х FRSTAP.set 0300h LASTAP.set 03FFh .text * FINITE IMPULSE RESPONSE (FIR) FILTER. ; CONFIGURE B0 AS PROGRAM: ADPFIR CNFP MPYK 0 ; Clear the P register. LAC ONE,14 ; Load output rounding bit. LARP AR3 LRLK AR3,LASTAP ; Point to the oldest sample. **RPTK 255** FIR MACD COEFFP, *-; 256-tap FIR filter. ; CONFIGURE B0 AS DATA: CNFD APAC SACH Y,1 ; Store the filter output. NEG ; Add the newest input. ADD X,15 SACH ERR,1 ; err(i) = x(i) - y(i)LMS ADAPTATION OF FILTER COEFFICIENTS. * \mathbf{LT} ERR MPY BETA PAC ; errf(i) = beta * err(i) ONE,14 ADD ; ROUND THE RESULT. SACH ERRF,1 MAR *+ LAC Х ; INCLUDE NEWEST SAMPLE. SACL * LRLK AR2,COEFFD LRLK AR3,LASTAP ; POINT TO THE COEFFICIENTS. ; POINT TO THE DATA SAMPLES. LT ERRF MPY *-, AR2 ; P = 2*beta*err(i)*x(i-255)

Example 5–44. Add	aptive Filter	Routine	Concluded
-------------------	---------------	---------	-----------

ZALR MPYA SACH	*,AR3 *-,AR2 *+	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	LOAD ACCH WITH b255(i) & ROUND. b255(i + 1) = b255(i) + P P = 2*beta*err(i)*x(i-254) STORE b255(i + 1).
ZALR MPYA SACH	*,AR3 *-,AR2 *+	;;;;	LOAD ACCH WITH $b254(i) \& ROUND$. b254(i + 1) = b254(i) + P P = 2*beta*err(i)*x(i-253) STORE $b254(i + 1)$.
ZALR MPYA SACH	*,AR3 *-,AR2 *+	;;;;	LOAD ACCH WITH b253(i) & ROUND. b253(i + 1) = b253(i) + P P = 2*beta*err(i)*x(i-252) STORE b253(i + 1).
ZALR MPYA SACH	*,AR3 *-,AR2 *+	;;;;	LOAD ACCH WITH $bl(i) \& ROUND$. bl(i + 1) = bl(i) + P P = 2*beta*err(i)*x(i - 0) STORE $bl(i + 1)$.
ZALR APAC SACH RET	*	;;;	LOAD ACCH WITH b0(i) & ROUND. b0(i + 1) = b0(i) + P STORE b0(i + 1). RETURN TO CALLING ROUTINE.
	ZALR MPYA SACH ZALR MPYA SACH ZALR MPYA SACH ZALR APAC SACH ZALR APAC SACH RET	ZALR *, AR3 MPYA *-, AR2 SACH *+ ZALR *, AR3 MPYA *-, AR2	ZALR *, AR3 ; MPYA *-, AR2 ; SACH *+ ; ZALR *, AR3 ; MPYA *-, AR2 ; SACH *+ ; RET ;

Table 5–2 provides data memory, program memory, and CPU cycles for a 256-tap adaptive FIR filter implementation using the TMS320C25. Note that n = 256 in the table.

Table 5-2.256-Tap Adaptive Filtering Memory Space and Time Requirements

Device	Words in Data	Memory Program	CPU Cycles			
TMS320C25	5 + 2n	30 + 3n	33 + 4n			

5.7.4 Fast Fourier Transforms (FFT)

Fourier transforms are an important tool used often in digital signal processing systems. The purpose of the transform is to convert information from the time domain to the frequency domain. The inverse Fourier transform converts information back to the time domain from the frequency domain. Implementations of Fourier transforms that are computationally efficient are known as Fast Fourier Transforms (FFTs). The theory and implementation of FFTs has been discussed in an application report in the book, *Digital Signal Processing Applications with the TMS320 Family* (literature number SPRA012A).

The TMS320C25 reduces the execution time of all FFTs by virtue of its 100-ns instruction cycle time. In addition to the shorter cycle time, an addressing feature has been added to the TMS320C25, which provides execution speed and program memory enhancements for radix-2 FFTs. As demonstrated in Figure 5–13 and Figure 5–14, the inputs or outputs of an FFT are not in sequential order—that is, they are scrambled. The scrambling of the data addressing is a direct result of the radix-2 FFT derivation. Observation of the figures and the relationship of the input and output addressing in each case reveal that the address indexing is a bit-reversed order, as shown in Table 5–3. As a result, either the data input sequence or the data output sequence must be scrambled in association with the execution of the FFT.



Figure 5–13. An In-Place DIT FFT With In-Order Outputs and Bit-Reversed Inputs

Figure 5–14. An In-Place DIT FFT With In-Order Inputs but Bit-Reversed Outputs



Index	Bit Pattern	Bit-reversed Pattern	Bit-reversed Index
0	000	000	0
1	001	100	4
2	010	010	2
3	011	110	6
4	100	001	1
5	101	101	5
6	110	011	3
7	111	111	7

Table 5–3. Bit-Reversal Algorithm for an 8-Point Radix-2 DIT FFT

An addressing feature that uses reverse carry-bit propagation allows the TMS320C25 to scramble the inputs or outputs while it is performing the I/O. The addressing mode is part of the indirect addressing implemented with the auxiliary registers and the associated arithmetic unit. In this mode (a derivative of indexed addressing), a value (index) contained in AR0 is either added to or subtracted from the auxiliary register being pointed to by the ARP. However, the carry bit is propagated in the reverse direction rather than the forward direction. The result is a scrambling in the address access.

The procedure for generating the bit-reversal address sequence is to load AR0 with a value corresponding to one-half the length of the FFT and to load another auxiliary register, for example, AR1, with the base address of the data array. Implementations of FFTs involve complex arithmetic; as a result, there are two data memory locations (one real and one imaginary) associated with every data sample. Generally, the samples are stored in memory in pairs with the real part in the even address locations and the imaginary part in the odd address location. This means that the offset from the base address for any given sample is twice the sample index. Real input data is easily transferred into the data memory and stored in the scrambled order, with every other location in the data memory representing the imaginary part of the data.
The following list shows the contents of auxiliary register AR1 when AR0 is initialized with a value of 8 (8-point FFT) and when data is being transferred by the code that follows.

	MSB			LSB	
AR0:	0000	0000	0000	1000	8-Point FFT
AR1	0000	0010	0000	0000	Base Address
RPTK IN	7 *BR0+,PA0				
AR1:	0000	0010	0000	0000	XR(0)
AR1:	0000	0010	0000	1000	XR(4)
AR1:	0000	0010	0000	0100	XR(2)
AR1:	0000	0010	0000	1100	XR(6)
AR1:	0000	0010	0000	0010	XR(1)
AR1:	0000	0010	0000	1010	XR(5)
AR1:	0000	0010	0000	0110	XR(3)
AR1:	0000	0010	0000	1110	XR(7)

Example 5-45 consists of lists of macros used in the implementation of FFTs.

Example 5–45. FFT Macros

COMBO	\$MACR	0		R1,I1,	R2,12	,R3,	13	,R4,I4	
* CALO	CULATE	PARTIAL	TERMS	FOR R	3, R4,	13,	, A	ND 14.	•
	LAC	:R3:,14		;	ACC	:	=	(1/4)	(R3)
	ADD	:R4:,14		;	ACC	:	=	(1/4)	(R3' + R4)
	SACH	:R3:,1		,	R3	:	=	(1/2)	(R3 + R4)
	SUB	:R4:.15		;	ACC	:	=	(1/4)	(R3 + R4) - (1/2)(R4)
	SACH	:R4:.1		:	R4	:	=	(1/2)	(R3 - R4)
	LAC	:T3:.14			ACC	:	=	(1/4)	(T3)
		·T4 · 14			ACC	:	=	(1/4)	(13) + T4)
	SACH	· T 3 · 1			тз	:		(1/2)	(13 + 14)
	SUB	• 74 • 15			ACC	:	_	(1/2)	(13 + 14) (13 + 14) - (1/2)(14)
	SYCH	1			T/	:	_	(1/2)	$(13 - 14)^{-}(1/2)(14)$
+ CATC		• 1 4 • 7 1 DADETAT	MEDMO		ъл тт	т 2 •		(1/2)	(13 - 14)
~ CALC	TAC	PARIIAL	IERNS .	FUR RZ	, 54,	12,	-	/1//	(191)
	DAC ADD	$R_{11}, 14$		i	ACC	•	_	(1/4)	(\mathbf{R}^{\perp})
	ADD	:R2:,14		;	ACC	:	=	(1/4)	(RI + RZ)
	SACH	:RI:,1		;	RI NGG	:	=	(1/2)	(R1 + R2)
	SUB	:R2:,15		;	ACC	:	=	(1/4)	(R1 + R2) - (1/2)(R2)
	ADD	:14:,15		;	ACC	:	=	(1/4)	[(R1 - R2) + (13 - 14)]
	SACH	:R2:		;	R2	:	=	(1/4)	[(R1 - R2) + (I3 - I4)]
	SUBH	:14:		;	ACC	:	=	(1/4)	[(R1 - R2) - (I3 - I4)]
	DMOV	:R4:		;	I4	:	=	R4 =	(1/2)(R3—R4)
	SACH	:R4:		;	R4	:	=	(1/4)	(R1 - R2) - (I3 - I4)]
	LAC	:11:,14		;	ACC	:	=	(1/4)	(I1)
	ADD	:12:,14		;	ACC	:	=	(1/4)	(I1 + I2)
	SACH	:I1:,1		;	I1	:	=	(1/2)	(I1 + I2)
	SUB	:12:,15		÷	ACC	:	=	(1/4)	(11 + 12) - (1/2) (12)
	SUB	:14:,15		÷	ACC	:	=	(1/4)	i(11 - 12) - (13 - 14)
	SACH	: 12:			T2	:	=	(1/4)	((11 - 12) - (13 - 14))
	ADDH	: T4:			ACC		=	(1/4)	[(11 - 12) + (13 - 14)]
	SACH	• 14 •			14		=	(1/4)	$[(T_1 - T_2) + (T_3 - T_4)]$
* CALC	III.ATE	PARTTAL.	TERMS	FOR R1	R 3	т1.	۵N		
CHEC	LAC	• p1 • 15	I DIGID .			:	=	(1/4)	(R1+R2)
		·D3· 15			ACC	:	_	(1/4)	(R_1, R_2) + $(R_3 + R_4)$
	CACU				D1	:	_	(1/4)	[(R1 + R2) + (R3 + R4)]
	CUDU	·RI:				•	_	(1/4)	[(RI + R2) + (R3 + R4)]
	SUBH	:R3:		i	ALL	:	_	(1/4)	[(R1 + R2) - (R3 + R4)]
	SACH	:R5:		;	R3	•	-	(1/4)	[(RI + R2) - (RS + R4)]
	LAC	:11:,15		;	ACC	:	=	(1/4)	(11 + 12)
	ADD	:13:,15		;	ACC	:	=	(1/4)	[(11 + 12) + (13 + 14)]
	SACH	:11:		;	I1	:	=	(1/4)	[(II + I2) + (I3 + I4)]
	SUBH	:13:		;	ACC	:	=	(1/4)	[(II + I2) - (I3 + I4)]
	SACH	:13:		;	I3	:	=	(1/4)	[(I1 + I2) - (I3 + I4)]
	\$END								
ZERO	\$MACR	0	PR,PI,Ç	QR,QI					
* CALC	ULATE	Re[P+Q]	AND Re	[P-Q]					
	LAC	:PR:,15		:	ACC	:	=	(1/2)	(PR)
	ADD	:OR:,15		;	ACC	:	=	(1/2)	(PR' + OR)
	SACH	:PR:			PR	:	=	(1/2)	(PR + OR)
	SUBH	: OR :			ACC	:	=	(1/2)	(PR + OR) - (OR)
	SACH	: OR :			OR		=	(1/2)	(PR - OR)
	SUBH	• OT •			ACC	:	=	(1/2)	(PT + OT) = (OT)
	SACH	.01.			ACC AT	:	_	(1/2)	(PI - OI)
	SACH SEND	•21•		i	Δī	•	-	(1/2)	$(\mathbf{FI} = \mathbf{QI})$
DTDVA	SEND SMAGD	0 D							
+ 0170		ע P דיירי דיירי	AND T-						
~ CALC	ULATE	TW[5+0]	AND IM	[P-Q]	200	-		(1/2)	
	LAC	:P1:,15		;	ACC	:	=	(1/2)	
	ADD	:01:,15		;	ACC	:	=	(1/2)	(PT + QT)
	SACH	:PI:		;	PI	:	=	(1/2)	(PI + QI)
	\mathbf{LT}	:W:		;	T REC	GIST	ER	: = W	$= \cos(\text{PI}/4) = \sin(\text{PI}/4)$
	LAC	:QI:,14		;	ACC	:	=	(1/4)	(QI)
	SUB	:QR:,14		;	ACC	:	=	(1/4)	(QI - QR)

Example 5–45. FFT Macros (Continued)

SACH :QI:,1 ; QI : = (1/2) (QI - QR)ADD :QR:,15 ACC : = (1/4) (QI + QR); SACH :QR:,1 ; QR : = (1/2) (QI + QR)LAC :PR:,14 ; ACC : = (1/4) (PR)MPY :QR: P REGISTER : = (1/4) (QI - QR) *W ; : = (1/4) [PR + (QI + QR) *W]APAC ACC : SACH :PR:,1 ; PR : = (1/2) [PR + (QI + QR) *W]SPAC ACC :=(1/4) (PR) ; ; ACC : = (1/4) [PR - (QI + QR) *W]SPAC SACH :QR:,1 : QR : = (1/2) [PR - (QI + QR) *W]; ACC LAC :PI:,14 : = (1/4) (PI)MPY :0I: ; P REGISTER : = (1/4) (QI - QR) *W : = (1/4) [PI + (Q1 - QR) *W]APAC ; ACC SACH ; PI : = (1/2) [PI + (QI - QR) *W]:PI:,1 SPAC ACC : = (1/4) (PI); SPAC : = (1/4) [PI - (QI - QR) *W]ACC ; :QI:,1 SACH ; QI := (1/2) [PI - (QI - QR) *W]\$END PIBY2 \$MACRO PR, PI, QR, QI * CALCULATE Re[P+jQ] AND Re[P-jQ] ; ACC :PI:,15 : = (1/2) (PI)LAC SUB :QR:,15 ACC : = (1/2) (PI - QR); SACH :PI: PI : = (1/2) (PI - QR); ADDH :QR: ACC : = (1/2) (PI - QR) + (QR); :OR: : = (1/2) (PI + QR)SACH ; QR * CALCULATE Im[P+jQ] AND Im[P-jQ] ; ACC : = (1/2) (PR)LAC :PR:,15 ADD ; ACC : = (1/2) (PR + QI):QI:,15 ; PR : = (1/2) (PR + QI)SACH :PR: SUBH :QI: ; ACC : = (1/2) (PR + QI) - (QI)DMOV :QR: ; QR → QI SACH :QR: ; QR : = (1/2) (PR - QI)\$END PI3BY4 \$MACRO PR, PI, QR, QI, W ; T REGISTER : = W = COS (PI/4) = SIN (PI/4)LT:W: ; ACC :=(1/4)(QI)LAC :QI:,14 ; ACC SUB :QR:,14 : = (1/4) (QI - QR); QI SACH :QI:,1 : = (1/2) (QI - QR); ACC :QR:,15 : = (1/4) (QI + QR)ADD SACH ; QR := (1/2) (QI + QR):QR:,1 ACC :=(1/4) (PR) LAC :PR:,14 ; MPY :QI: ; P REGISTER : = (1/4) (QI - QR) *W ; ACC APAC := (1/4) [PR + (QI - QR) *W]; PR : = (1/2) [PR + (QI - QR) *W]SACH :PR:,1 SPAC ; ACC : = (1/4) (PR); ACC := (1/4) [PR - (QI - QR) *W]SPAC ; P REGISTER : = (1/4) (QI + QR) *W MPY :QR: : = (1/2) [PR - (QI - QR) *W]SACH :QR:,1 QR ; LAC :=(1/4) (PI) :PI:,14 ACC ; ; ACC := (1/4) [PI - (QI + QR) *W]SPAC ; PI : = (1/2) [PI - (QI + QR) *W]SACH :PI:,1 ACC : = (1/4) (PI)APAC ; := (1/4) [PI + (QI + QR) *W]APAC ACC ; : = (1/2) [PI + (QI + QR) *W]SACH :QI:,1 ; QI \$END

Example 5-46. An 8-Point DIT FFT

```
X0R
        .set 00
XOI
        .set 01
X1R
        .set 02
        .set 03
X1I
        .set 04
X2R
        .set 05
X21
        .set 06
X3R
        .set 07
X3I
        .set 08
X4R
        .set 09
X4I
X5R
        .set 10
        .set 11
X5I
X6R
        .set 12
        .set 13
X61
        .set 14
X7R
X7I
        .set 15
W
        .set 16
WVALUE
       .set 5A82h
                               ; VALUE FOR SIN(45) OR COS(45)
        .text*
* INITIALIZE FFT PROCESSING.
                                ; NO SHIFT OF PR OUTPUT
FFT
     SPM
            0
                                ; SET SIGN-EXTENSION MODE.
     SSXM
     ROVM
                                ; RESET OVERFLOW MODE.
     LDPK
            4
                                ; SET DATA PAGE POINTER TO 4.
                                ; GET TWIDDLE FACTOR VALUE.
     LALK
            WVALUE
                                ; STORE SIN(45) OR COS(45).
     SACL
            W
  INPUT SAMPLES, STORING IN BIT-REVERSED ORDER.
     LARK
            AR0,8
                                ; LOAD LENGTH OF FFT IN AR0.
     LRLK
            AR1,200h
                                ; LOAD AR1 WITH DATA PAGE 4 ADDRESS.
     LARP
            AR1
     RPTK
            7
            *BR0+,PA0
                                ; ONLY REAL-VALUED INPUT
     IN
  1ST & 2ND STAGES COMBINED WITH DIVIDE-BY-4 INTERSTAGE SCALING.
  COMBO XOR, X0I, X1R, X1I, X2R, X2I, X3R, X3I,
  COMBO X4R,X4I,X5R,X5I,X6R,X6I,X7R,X7I.
  3RD STAGE WITH DIVIDE-BY-2 INTERSTAGE SCALING.
   ZERO
            X0R,X0I,X4R,X4I
  PIBY4
            X1R,X1I,X5R,X5I,W
   PIBY2
            X2R,X2I,X6R,X6I
   PI3BY4
            X3R,X3I,X7R,X7I,W
  OUTPUT SAMPLES, SUPPLYING IN SEQUENTIAL ORDER.
     LRLK
            AR1,200h
                                ; LOAD AR1 WITH DATA PAGE 4 ADDRESS.
     RPTK
            15
     OUT
            *+,PA0
                                ; COMPLEX-VALUED OUTPUT
     RET
```

Table 5–4 shows execution speed, program memory, and data memory for an 8-point DIT FFT implementation using the TMS320C25.

Table 5–4. FFT Memory Space and Time Requirements

Device	Words I Data	n Memory Program	CPU Cycles	Time (μs)
TMS320C25	17	153	178	17.8

5.7.5 PID Control

Control systems are concerned with regulating a process and achieving a desired behavior or output from the process. A control system consists of three main components: sensors, actuators, and a controller. Sensors measure the behavior of the system. Actuators supply the driving force to ensure the desired behavior. The controller generates actuator commands corresponding to the error conditions observed by the sensors and the control algorithms programmed in the controller. The controller typically consists of an analog or digital processor.

Analog control systems are usually based on fixed components and are not programmable. They are also limited to using single-purpose characteristics of the error signal, such as P (proportional), I (integral), and D (derivative), or a combination. These limitations, along with other disadvantages of analog systems, such as component aging and temperature drift, are reasons why digital control systems increasingly replace analog systems in most control applications.

Digital control systems that use a microprocessor/microcontroller are able to implement more sophisticated algorithms of modern control theory, such as state models, deadbeat control, state estimation, optimal control, and adaptive control. Digital control algorithms deal with the processing of digital signals and are similar to DSP algorithms. The TMS320C2x instruction set can therefore be used very effectively in digital control systems.

The most commonly used algorithm in both analog and digital control systems is the PID (Proportional, Integral, and Derivative) algorithm. The classical PID algorithm is given by

$$u(t) = K_{p}e(t) + K_{i}\int edt + K_{d}\frac{de}{dt}$$

The PID algorithm must be converted into a digital form for implementation on a microprocessor. Using a rectangular approximation for the integral, the PID algorithm can be approximated as

$$u(n) = u(n-1) + K_1 e(n) + K_2 e(n-1) + K_3 e(n-2)$$

This algorithm is implemented in Example 5-47.

```
Example 5–47. PID Control
   .title 'PID CONTROL'
   .def PID
  THIS ROUTINE IMPLEMENTS A PID ALGORITHM.
*
*
                                 ; OUTPUT OF CONTROLLER
UN .set
             0
                                 ; LATEST ERROR SAMPLE
E0 .set
             1
El .set
             2
                                 ; PREVIOUS ERROR SAMPLE
                                 ; OLDEST ERROR SAMPLE
             3
E2 .set
             4
                                 ; GAIN CONSTANT
Kl .set
                                 ; GAIN CONSTANT
             5
K2 .set
                                 ; GAIN CONSTANT
K3 .set
             6
   .text
* ASSUME DATA PAGE 0 IS SELECTED.
                                 ; READ NEW ERROR SAMPLE
PID
      IN
            E0,PA0
     LAC
             UN
                                 ; ACC = u(n-1)
                                 ; LOAD T REG WITH OLDEST SAMPLE
     \mathbf{LT}
            E2
                                 ; P = K2 * e(n - 2)
     MPY
            K2
     LTD
            E1
                                 ; ACC = u(n - 1) + K2 * e(n - 2)
                                 ; P = K1 * e(n - 1)
     MPY
            K1
     LTD
            E0
                                 ; ACC = u(n - 1) + K1 * e(n - 1) + K2 * e(n - 2)
                                 ; P = K0 * e(n)
     MPY
            K0
                                 ; ACC = u(n - 1) + K0*e(n) + K1*e(n - 1)
     APAC
                                        +K2*e(n - 2)
                                 ;
                                 ; STORE OUTPUT
      SACH
            UN,1
      OUT
            UN, PA1
                                 ; SEND IT
```

The PID loop takes 13 cycles to execute (1.3 μ s at a 40-MHz clock rate). The TMS320 can also be used to implement more sophisticated algorithms, such as state modeling, adaptive control, state estimation, Kalman filtering, and optimal control. Other functions that can be implemented are noise filtering, stability analysis, and additional control loops.

Software Applications

Chapter 6

Hardware Applications

The TMS320C2x has the power and flexibility to satisfy a wide range of system requirements. The 128K-word address space for program and data memory can be used to interface external memories or to implement single-chip solutions. Peripheral devices can be interfaced to the TMS320C2x to perform analog signal acquisition at different levels of signal quality.

Information and examples on how to interface the TMS320C2x to external devices are presented in this section. The examples given are general enough to be adapted easily for a particular system requirement. For more detailed information, refer to the application reports included in the book, *Digital Signal Processing Applications with the TMS320 Family, Volume I* (literature number SPRA012A). Refer also to the application report, *Hardware Interfacing to the TMS320C25* (literature number SPRA014A), published separately. Appendix G discusses analog interface peripherals and their applications, and Appendix H provides listings and brief information regarding TI memories and analog conversion devices that are used in many of the applications in this chapter.

The TMS320C26 is similar to the TMS320C25 except for its internal memory configuration. This is discussed in Section 3.4 and in Appendix B.

Topics in this chapter include:

Topic

Page

6.1	System Control Circuitry
6.2	Interfacing Memories
6.3	Direct Memory Access (DMA)
6.4	Global Memory
6.5	Interfacing Peripherals
6.6	Systems Applications

6.1 System Control Circuitry

The system control circuitry performs functions that are critical for proper system initialization and operation. A powerup reset circuit design and a crystal oscillator circuit design are presented in this chapter. The powerup reset circuit assures that a reset of the part occurs only after the oscillator is running and stabilized. This oscillator circuit allows the use of third-overtone crystals, which are readily available at frequencies above 20 MHz. For a more detailed discussion of system control circuitry, refer to the application report, *Hardware Interfacing to the TMS320C25* (literature number SPRA014A).

6.1.1 Powerup Reset Circuit

The reset circuit shown in Figure 6–1 performs a powerup reset, that is, the TMS320C2x is reset when power is applied. Note that the switch circuit must include debounce circuitry. Driving the RS signal low initializes the processor. Reset affects several registers and status bits (see subsection 3.6.2 for a detailed description of the effect of reset on processor status).

Note:

Reset does not have internal Schmidt hysterisis. Avoid slow rise and fall times to insure proper reset operation.

Figure 6–1. Powerup Reset Circuit



For proper system initialization, the reset signal must be applied for at least three CLKOUT cycles, that is, 300 ns for a TMS320C25 operating at 40 MHz. Upon powerup, it can take from several to hundreds of milliseconds before the system oscillator reaches a stable operating state. Therefore, the powerup reset circuit should generate a low pulse on the reset line until the oscillator is stable (that is, 100 to 200 ms).

The voltage on the reset pin \overline{RS} is controlled by the R_1C_1 network (see Figure 6–1). After a reset, this voltage rises exponentially according to the time constant R1C1, as shown in Figure 6–2. The Schmidt-Trigger inverter in this case could be a 74HC14. If a TTL device were used, the low-level input current (I_{IL}) would initially cause the voltage on C_1 to rise faster than expected.

Figure 6–2. Voltage on TMS320C25 Reset Pin



The duration of the low pulse on the reset pin is approximately t_1 , which is the time it takes for the capacitor C_1 to be charged to 1.5 V. This is approximately the voltage at which the reset input switches from a logic level 0 to a logic level 1. The capacitor voltage is given by

$$V = V_{cc} \left[1 - e^{-\frac{t}{\tau}} \right]$$

where $\tau = R_1C_1$ is the reset circuit time constant. Solving (1) for τ gives

$$t = -R_1C_1 \ln \left[1 - \frac{V}{V_{cc}}\right]$$

For example, setting the following:

gives $t = t_1 = 167$ ms. In this case, the reset circuit of Figure 6–1 can generate a low pulse of long enough duration (167 ms) to ensure the stabilization of the oscillator upon powerup in most systems.

6.1.2 Crystal Oscillator Circuit

The crystal oscillator circuit shown in Figure 6–3 is designed to operate at 40.96 MHz. Since crystals with fundamental oscillation frequencies of 30 MHz and above are not readily available, a parallel-resonant third-overtone oscillator is used. If a packed clock oscillator is used, oscillator design is of no concern.

The master clock frequency of 40.96 MHz is chosen because it can be conveniently converted to the timing signals of interface circuits used by the communications industry. A combo-codec example is given in subsection 6.5.1.





The 74AS04 inverter in Figure 6–3 provides the 180-degree phase shift that a parallel oscillator requires. The 4.7-k Ω resistor provides the negative feedback that keeps the oscillator in a stable state; that is, the poles of the system are constrained in a narrow region about the j ω axis of the s-plane (analog domain). The 10-k Ω potentiometer is used to bias the 74AS04 in the linear region.

In a third-overtone oscillator, the crystal fundamental frequency must be attenuated so that oscillation is at the third harmonic. This is achieved with an LC circuit that filters out the fundamental.

The impedance of the LC network must be inductive below and capacitive above the second harmonic. The impedance of the LC circuit is given by

$$z(\omega) = \frac{\frac{L}{C}}{j[\omega L - \frac{1}{\omega C}]}$$
(3)

Therefore, the LC circuit has a pole at

$$\omega_{\rm p} = \frac{1}{\sqrt{\rm LC}} \tag{4}$$

At frequencies significantly lower than ω_p , the 1/(ω C) term in (3) becomes the dominating term, while ω L can be neglected. This gives

$$z(\omega) = j\omega L$$
 for $\omega < < \omega_p$ (5)

In (5), the LC circuit appears inductive at frequencies lower than ω_p . On the other hand, at frequencies much higher than ω_p , the ω L term is the dominant term in (3), and 1/(ω C) can be neglected. This gives

$$z(\omega) = \frac{1}{j\omega C}$$
 for $\omega > > \omega_p$ (6)

The LC circuit in (6) appears increasingly capacitive as frequency increases above ω_p . This is shown in Figure 6–4, which is a plot of the magnitude of the impedance of the LC circuit of Figure 6–3 versus frequency.

Based on the discussion above, the design of the LC circuit proceeds as follows: choose the pole frequency ω_p approximately halfway between the crystal fundamental and the third harmonic. The circuit now appears inductive at the fundamental frequency and capacitive at the third harmonic.

In the oscillator of Figure 6–3, $\omega_p = 26.5$ MHz, which is approximately halfway between the fundamental and the third harmonic; The values used in this case are determined by using C = 20 pF; then, using (4), L = 1.8 μ H.

Figure 6–4. Magnitude of Impedance of Oscillator LC Network



6.1.3 User Target Design Considerations for the XDS

The architecture for the TMS320C2x emulator (XDS) maximizes speed and performance. No external serial logic levels have been added to any of the address, data, or control signals other than those added to the setup times of READY, RS, BIO, and HOLD, and the propagation delay of HOLDA (hold acknowledge). The additional loading on outputs induced by the XDS is comprehended in the XDS and TMS320C2x device design, thus allowing the user the full drive as specified in the TMS320C2x device data sheet. The DC loading characteristics of inputs is defined in Chapter 9 of the *XDS/22 TMS320C2x Emulator User's Guide* (literature number SPDU055).

The emulator architecture works closely with the user's system design to allow the user's memory to have maximum access times. Areas of close interaction between the emulator and target system are:

- Bus control
- READY timing and memory substitution
- Reset and hold
- Miscellaneous considerations

Bus Control

When the emulator is halted from the keyboard or any of the breakpoint functions, the current state of the device being emulated is extracted by the control processor. This processor communicates with the emulated device over the emulated device's data bus. Additional communication is generated by commands entered from the keyboard.

Before communication between the control processor and the device being emulated begins, the control processor generates an interlock sequence on the emulated device's HOLD input in order to define data bus ownership. Once the target HOLD is deactivated, this interlock prevents the target system from receiving an active HOLDA until the emulator has completed accessing the processor resources. The emulator will not attempt to use the data bus until the interlock is successful, thus guaranteeing that it will not try to use the data bus when HOLDA is asserted to the target system.

When communication between the control processor and the device being emulated is complete, the hold interlock is released, and the target system can again receive hold acknowledge when HOLD is asserted. At this point, the emulator is waiting for another command from the keyboard. Communication between the device being emulated and the control process occurs when DS, PS, IS, and HOLDA are all high.

The target system should drive the data bus only when the following conditions are met:

HOLDA is active, or

DS, PS, or TS is active and R/W is high.

The XDS hardware uses the data bus only while the above signals are inactive. When these rules are not followed, the XDS gives a PROCESSOR SYNC LOST 1160 error. This error may also be caused by signal-to-signal shorts in the target system, misalignment of the target connector, poor grounding of the target connector, or wiring errors on the target system.

READY and Memory Substitution

Because the XDS adds one internal level of 7 ns in series with the READY input, your system is left with only 10 ns to generate READY. This can be accomplished by generating READY with a 10-ns TIBPAL16R4 device. READY should be generated from \overline{DS} , \overline{PS} , or \overline{TS} and the decode of the address lines.

The target system must present a valid READY high on each external access, even when using the XDS substitution memory. Suggested implementation of READY logic on the target system should hold READY high until target memory requiring wait states is addressed.

The XDS provides two types of memory substitution: fast static RAM at a fixed address and slower dynamic RAM at mappable addresses. You are is responsible for deselecting target memory residing in the same address of the emulator's fast static memory if this emulator memory is mapped in. (Note that the target should not drive the data bus on a read.) This fast static emulator substitution memory consists of 8K words of fast static RAM, which can be individually mapped in as 4K words of program memory starting at address 0000 and 4K words of data memory starting at location 0000. In this case, the target system cannot drive the data bus even though DS or PS is active. Although this emulator static RAM can operate with zero wait states, you can model target wait states by using the target READY signal. However, this requires the target system to eventually respond with a valid READY high. The emulator generates wait states until it does.

The slower dynamic RAM controls bus access through the DS or PS control signals. The target system can drive the data bus when \overline{PS} or \overline{TS} is asserted. Emulator logic assures that \overline{DS} , \overline{PS} , and \overline{IS} are returned to their inactive state when the dynamic RAM substitution memory uses the data bus on reads.

The dynamic RAM substitution memory always uses more than one clock to return data. An access to address space mapped to the dynamic substitution memory is accompanied by the assertion of DS or PS, and STRB. When the target logic generates a READY high condition, the device appears to complete the memory cycle by driving DS, PS, IS, or STRB to their inactive states at their normal switching times. The device under emulation is held not ready for at least one extra clock cycle or until the memory substitution data is available. The memory substitution data is then driven onto the data bus on reads while all bus control signals at the target connector are high.

Additional wait states can be added with the use of the target READY line. In this case, the memory control lines model the target access timing. However, the program cycle count is affected by the additional cycles internal to the emulator's access of the dynamic RAM. Since the system responds to the READY line, the target must eventually return a valid READY high on each access.

Miscellaneous Considerations

When the XDS is powered up, the device under emulation is placed in the run mode with all memory substitution turned off. The control processor does not attempt to communicate with the device under emulation until you communicate with the emulator. If the target system is asserting RS, HOLD, or not READY continuously to the device under emulation, the control processor cannot gain control of the device under emulation and reports a PROCESSOR SYNC LOST 1160 error. This condition can be caused by a powered-up emulator plugged into a powered-down target system. Although the RS, HOLD, and READY are pulled up with resistors on the emulator, the impedance of the powered-down target system can assert a control signal or load the data bus so that the XDS cannot function properly.

The conductive foam on the XDS target cable must be removed along with the foam on the logic show pod prior to XDS powerup. Failure to do so can also cause the PROCESSOR SYNC LOST 1160 error.

TMS320C25 Designs Using HOLD and HOLDA. When the target system asserts HOLD active low while the emulator is processing user-invoked commands requiring access of the device-under-emulation resources, the target will not receive HOLDA until the command is complete.

When interfacing to dynamic RAM in the target system, use READY rather than HOLD to insert refresh cycles. A user-invoked command could hold off HOLDA long enough to lose charge in the dynamic cells. Likewise, if the address lines to the DRAMs are not buffered, the refresh cycle in a RAS ONLY REFRESH system could conflict with the emulator system that controls addressing during command processing.

Stack Usage. An interrupt is used to halt the device being emulated, thereby using one of the emulated device stack locations. When an XDS is to be used, the applications programmer should reserve one level of the stack for code development.

Transmission Line Phenomena. Because the XDS target cable is approximately 20 inches, use of advanced CMOS or fast/advanced Schottky TTL may cause line reflections (ringing above input thresholds) on input lines to the XDS. Series termination resistors (22 to 68 ohms) can help eliminate this problem. In some cases where significant additional signal length is added to XDS outputs, the series resistors on the XDS may not be sufficient to control reflections. In this case, additional corrective actions may be necessary.

Clock Source. The XDS does not support the use of a crystal in the target system. The emulator's clock source can be selected from three sources:

- A clock (with TTL levels) driven up the target cable on pin F11 (PGA) or pin 35 (PLCC),
- A socketed changeable crystal on the emulator board (Y1), or
- A socketed changeable canned TTL oscillator on the EMU (U9).

6.2 Interfacing Memories

The following buses, port, and control signals provide system interface to the TMS320C2x processor:

- □ 16-bit address bus (A15 A0)
- □ 16-bit data bus (D15 D0)
- Serial port
- **PS**, **DS**, **IS** (program, data, I/O space select)
- □ R/W (read/write) and STRB (strobe)
- READY and MSC (microstate complete)
- HOLD and HOLDA (hold acknowledge)
- □ INT (2–0) and IACK (interrupt acknowledge)
- BIO (branch control) and XF (external flag)
- SYNC (synchronization) and BR (bus request)

The TMS320C2x can be interfaced with PROMs, EPROMs, and static RAMs. The speed, cost, and power limitations imposed by a particular application determine the selection of a specific memory device. If speed and maximum throughput are desired, the TMS320C2x can run with no wait states. In this case, memory accesses are performed in a single machine cycle. Alternatively, slower memories can be accessed by introducing an appropriate number of wait states or slowing down the system clock. The latter approach is more appropriate when interfacing to memories with access times slightly longer than those required by the TMS320C2x at full speed.

When wait states are required, the number of wait states depends on the memory access time (see subsection 6.2.3). With no wait states, the READY input to the TMS320C2x can be pulled high. If one or more wait states are required, the READY input must be driven low during the cycles in which the TMS320C2x enters a wait state.

The TMS320C2x implements two separate and distinct memory spaces: program space (64K words) and data space (64K words). Distinction between the two spaces is made through the use of the PS (program space) and DS (data space) pins. A third space, the I/O space, is also available for interfacing with peripherals. This space is selected by the TS (I/O space) pin, and is discussed in Section 6.5. The following brief discussion describes the TMS320C2x read and write cycles. For the memory read and write timing diagrams, refer to the TMS320C2x Data Sheets in Appendix A. For further information about read and write operation, see subsection 3.7.3. Throughout this chapter, Q is used to indicate the duration of a quarter phase of the output clock (CLKOUT1 or CLKOUT2). Memory interfaces discussed in this chapter assume that the TMS320C2x is running at 40 MHz; that is, Q = 25 ns.

In a read cycle, the following sequence occurs:

- Near the beginning of the machine cycle (CLKOUT1 goes low), the address bus and one of the memory select signals (PS, DS, or IS) becomes valid. R/W goes high to indicate a read cycle.
- 2) STRB goes low no less than $t_{su(A)} = Q 12$ ns after the address bus is valid.
- 3) Early in the second half of the cycle, the READY input is sampled. READY must be stable (low or high) at the TMS320C25 no later than $t_{d(SL-R)} = Q-20$ ns after STRB goes low.
- 4) With no wait states (READY is high), data must be available no later than $t_{a(SL)} = t_{a(A)} t_{su(A)} = 2Q 23$ ns after STRB goes low.

The sequence of events that occurs during an external write cycle is the same as the above, with the following differences:

- 1) R/W goes low to indicate a write cycle.
- The data bus begins to be driven approximately concurrently with STRB going low.
- After STRB goes high, the data bus must enter a high-impedance state no later than t_{dis(D)} = Q+15 ns.

6.2.1 Interfacing PROMs

Program memory in a TMS320C2x system can be implemented through the use of PROMs. Two different approaches for interfacing PROMs to the TMS320C2x can be taken, depending on whether or not any of the memories in the system require wait states. When no wait states are required for any of the memories, READY can be tied high, and the interface to the PROMs becomes a direct connection. In this first approach, address decoding is not required, because the system contains only a small amount of one type of memory. When some of the system memories require wait states, address decoding must be performed to distinguish between two or more memory types with different access times. In the second approach, a valid READY signal that

meets the TMS320C2x timing requirements must be provided. An efficient method of accomplishing this is to use one section of circuitry to generate the address decode, and a second, independent section to generate the READY signal. These two approaches are discussed in this section. For more detailed information, see *Hardware Interfacing to the TMS320C25* (literature number SPRA014A).

An example of a no-wait-state memory system is the direct PROM interface design shown in Figure 6–5. In this design, the TMS320C25 is interfaced with the Texas Instruments TBP38L165-35, a low-power $2K \times 8$ -bit PROM. The interface timing for the design of Figure 6–5 is shown in Figure 6–6. The same techniques can be used with all TMS320C2x devices.

The TMS320C25 expects data to be valid no later than 2Q–23 ns after $\overline{\text{STRB}}$ goes low. (This is 27 ns for a TMS320C25 operating at 40 MHz.) The access times of the TBP38L165-35 are 35 ns maximum from address $t_{a(A)}$, and 20 ns maximum from chip enable $t_{a(S)}$. On the TMS320C25, address becomes valid a minimum of $t_{su(A)} = Q-12$ ns = 13 ns before $\overline{\text{STRB}}$ goes low. Therefore, the data appears on the data bus within 27 ns after $\overline{\text{STRB}}$ goes low, as required by the TMS320C25.

When a read cycle is followed by a write cycle, take care to avoid bus conflict. Bus conflict also may occur when a TMS320C25 write cycle is followed by a memory read cycle. In this case, the TMS320C25 data lines must be in a highimpedance state before the memory starts driving the data bus.



Figure 6–5. Direct Interface of TBP38L165-35 to TMS320C25



Figure 6–6. Interface Timing of TBP38L165-35 to TMS320C25

The most critical timing parameters of the TBP38L165 -35 direct interface to the TMS320C25 are summarized in Table 6–1.

Table 6–1. Timing Parameters of TBP38L165-35 Direct Interface to TMS320C25

Description	Symbol Used in Figure 6–6	Value
TMS320C25 address setup before strobe low	t _{su(A)}	13 ns (min)
TMS320C25 data setup time after strobe low	t _{a(SL)}	27 ns (max)
TMP38L165-35 disable time	t _{dis}	15 ns (max)
TMP38L165-35 access time from address	t _{a(A)}	35 ns (max) [†]
TMP38L165-35 access time from chip enable	t _{a(S)}	20 ns (max)
74ALS04 inverter rise time	t _{PLH}	11 ns (max)
Total address access time = $t_{a(A)} - t_{su(A)}$	t _{a(A-SL)}	22 ns (max) [†]
Total enable access time = $t_{a(S)} + t_{PLH} - t_{su(A)}$	t _{a(E-SL)}	18 ns (max) [†]

[†] Because t_{a(E-SL)} < t_{a(A-SL)}, the specification t_{a(A)} dominates performance. All timing comparisons are made from strobe low.

The second design example illustrates the interface of PROMs to the TMS320C25 using address decoding. An approach that can be used to meet the READY timing requirements is shown in Figure 6–7. This design utilizes one address decoding scheme to generate READY, and a second address decoding scheme to enable the different memory banks. In this design, the memories with no wait states are mapped at the upper half (upper 32K) of the program space. The lower half is used for memories with one or more wait states. This decoding is implemented with the 74AS20 four-input NAND gate.

Address decoding is implemented by the 74AS138. This decoding separates the program space into eight segments of 8K words each. The first four of these segments (lower 32K of address space) are enabled by the Y0, $\overline{Y1}$, $\overline{Y2}$, and $\overline{Y3}$ outputs of the 74AS138. These segments are used for memories with one or more wait states. The other four segments select memories with no wait states (the TBP38L165s are mapped in segment 5, starting at address 8000h). Note that in Figure 6–7, R/W is used to enable the 74AS138. This prevents a bus conflict from occurring if an attempt is made to write to the PROMs. Figure 6–8 shows the timing for the circuit shown in Figure 6–7. READY goes high 10 ns (worst case) after the address has become valid.



Figure 6–7. Interface of TBP38L165-35 to TMS320C25



Figure 6–8. Interface Timing of TBP38L165-35 to TMS320C25 (Address Decoding)

The most critical timing parameters of the TBP38L165-35 interface with address decoding to the TMS320C25 are summarized in Table 6–2.

Description	Symbol Used in Figure 6–8	Value
Propagation delay through the 74AS04	t ₁	5 ns (max)
Propagation delay through the 74AS138	t ₂	10 ns (max)
Address valid to READY	t ₃	10 ns (max)
TBP38L165-35 disable time	t _{dis}	15 ns (max)
TBP38L165-35 address access time	t ₄	35 ns (max)
TBPL165-35 enable access time	t _{a(S)}	20 ns (max)
Data latch setup time after strobe low	t _{a(SL)}	27 ns (max)

Table 6-2. Timing Parameters of TBP38L165-35 to TMS320C25 (Address Decoding)

6.2.2 Wait-State Generator

The READY input of the TMS320C2x allows it to interface with memory and peripherals that cannot be accessed in a single cycle. The number of cycles in a memory or I/O access is determined by the state of the READY input. If READY is high when the TMS320C2x samples the READY input, the memory access ends at the next falling edge of CLKOUT1. If READY is low, the memory cycle is extended by one machine cycle, and all other signals remain valid. Figure 6–9 shows a one-wait-state memory access. Note that for on-chip program and data memory accesses, the READY input is ignored. Refer to *Hardware Interfacing to the TMS320C25* for detailed information regarding wait-state generation.

You can automatically generate one wait state by using the microstate complete ($\overline{\text{MSC}}$) signal. The $\overline{\text{MSC}}$ output is asserted low during CLKOUT1 low to indicate the beginning of an internal or external memory or I/O operation (see Figure 6–9). By gating $\overline{\text{MSC}}$ with the address and $\overline{\text{PS}}$, $\overline{\text{DS}}$, and/or $\overline{\text{IS}}$, you can generate a one-wait state READY signal. Note that $\overline{\text{MSC}}$ is a valid signal only when CLKOUT1 is low; see page A–44.

A wait-state generator is an alternative approach for generating wait states when interfacing with memories and peripherals. In this design, READY must be valid (low or high) no later than Q–20 ns = 5 ns after STRB goes low. If READY is high, then the memory/peripheral access is completed with the present machine cycle. If READY is low, the access is extended to the next machine cycle; that is, a wait state is introduced. The number of wait states required depends on the access time t_a of the particular memory device or peripheral. If $t_a < 40$ ns, no wait states are required. If 40 ns < $t_a < 140$ ns, one wait state must be inserted. In general, N wait states are required for a particular access if

TMS320C25:

[100 (N-1) + 40] ns < t_a ≤ [100N + 40] ns



Figure 6–9. One Wait-State Memory Access Timing

The information on the number of wait states required for a memory or peripheral access is summarized in Table 6–3.

Table 6–3. Wait States Required for Memory/Peripheral Access

Number Of Wait States Required	TMS320C25 Access Time		
0	t _a < 40 ns		
1	40 ns < t _a < 140 ns		
2	140 ns < t _a < 240 ns		
3	240 ns < t _a < 340 ns		
4	340 ns < t _a < 440 ns		

Design and timing of a wait-state generator are shown in Figure 6–10 and Figure 6–11, respectively. In the case of one wait state, time t_1 in Figure 6–11 is the time from address valid to memory select of the particular device that requires the wait state. This corresponds to the propagation delay through the address decode logic. For a 74AS138 decoder, $t_1 = 10$ ns (max).

Time t₂ is the time from memory select going low to CLKOUT2 going low.

$$t_2 = t_p + t_{su} = 11 \text{ ns} + 20 \text{ ns} = 31 \text{ ns}$$

Time t₃ is the time from CLKOUT2 going low to READY going high.

t₃ = 19 ns + 5 ns = 24 ns

Hardware Applications

READY must remain high until it is sampled again, shortly after CLKOUT1 goes high. In Figure 6–10, READY remains high well after CLKOUT1 goes high. On the falling edge of CLKOUT2, J = 1 and K = Q = 1 are the inputs to the J-K flip-flop; this places the flip-flop in a toggle mode. When CLKOUT2 goes low, \overline{Q} goes back to logic 1. READY goes low and stays low until one of the inputs of the 74AS30 is pulled low.

To implement two wait states, a second J-K flip-flop is utilized as shown in Figure 6–10. This delays READY going high by an additional machine cycle (see Figure 6–11). If more wait states are required, additional J-K flip-flops must be included in the wait-state generator design.





- † Connections to other devices in the system that require two wait states. (Inputs not used by other devices should be pulled up.)
- ‡ Connections to other devices in the system that require one wait state. (Inputs not used by other devices should be pulled up.)
- § Connections to other devices in the system that require zero wait states. (Inputs not used by other devices should be pulled up.)



Figure 6–11. Wait-State Generator Timing

6.2.3 Interfacing EPROMs

EPROMs can be a valuable tool for debugging TMS320C2x algorithms during the prototyping stages of a design, and may even be desirable for production. Two different EPROM interfaces to the TMS320C2x are discussed: a direct interface of an EPROM that requires no wait states, and EPROM interfaces that require one and two wait states.

A direct interface similar to that used for PROMs may be implemented when EPROM access time meets the TMS320C2x timing specifications. A Texas Instruments TMS27C292-35 $2K \times 8$ -bit EPROM can interface directly to the TMS320C25 with no wait states. The TMS27C292-35 is a CMOS EPROM with access times of 35 ns from valid address and 25 ns from chip select.

When slower, less costly EPROMs are used, a simple flip-flop circuit (see subsection 6.2.2 for wait-state generator design) can be used to generate one or more wait states. Figure 6–12 shows an EPROM interface with one wait state, where Wafer Scale WS57C64F-12 8K × 8-bit EPROMs are interfaced to the TMS320C25. The WS57C64F-12 is the slowest member of the WS57C64F EPROM series but still meets the specifications for one wait state. With slower EPROMs, however, data output turnoff can be slow and must be taken into consideration in the design. The WS57C64F-12s are mapped at address 2000h. Figure 6–13 provides the interface timing diagram.





6-23



Figure 6–13. Interface Timing of WS57C65F-12 to TMS320C25

Table 6–4 summarizes the most critical timing parameters of the WS57C64F-12 interface to the TMS320C25.

Table 6-4. Timing Parameters of WS57C64F-12 Interface to TMS320C25

Description	Symbol Used in Figure 6–13	Value
Address valid to MEMSEL low	t ₁	10 ns (max)
STRB low to DTSTR low)	t ₂	5.8 ns (max)
TMS320C25 address valid to WS57C64F-12 data valid	t ₃	130 ns (max)
STRB high to WS57C64F-12 output disable	t ₄	40.8 ns (max)

An EPROM interface with two wait states is shown in Figure 6–14, in which the TMS27C64-20 is interfaced to the TMS320C25. The TMS27C64-20 is a CMOS $8K \times 8$ -bit EPROM with an access time of 200 ns. The timing diagram is shown in Figure 6–15.



Figure 6–14. Interface of TMS27C64-20 to TMS320C25



Figure 6–15. Interface Timing of TMS27C64-20 to TMS320C25

Table 6–5 summarizes the most critical timing parameters of the TMS27C64-20 interface to the TMS320C25.

Table 6–5. Timing Parameters of TMS27C64-20 Interface to TMS320C25

Description	Symbol Used In Figure 6–15	Value
Address valid to MEMSEL low	t ₁	10 ns (max)
STRB low to DTSTR low	t ₂	5.8 ns (max)
TMS320C25 address valid to TMS27C64-20 data valid	t ₃	220 ns (max)
STRB high to TMS27C64-20 output disable	t ₄	18.8 ns (max)

For detailed information regarding EPROM interfacing, see the application report, *Hardware Interfacing to the TMS320C25* (literature number SPRA014A).

6.2.4 Interfacing Static RAMs

Interfacing external RAM to the TMS320C2x can be useful for expanding internal data memory or implementing additional RAM program memory. Static RAM can be used as data memory to extend the TMS320C2x 544-word internal RAM. When used as program memory, object code can be downloaded into the RAM and executed. In the first case, the static RAM is mapped into the data space, while in the second case it is mapped into the program space. In cases where RAMs of different speeds are used, separate schemes for address decoding and READY generation can be used to meet READY timing requirements in a manner similar to that used for the PROM interface described in subsection 6.2.1. RAMs with similar access times may then be grouped together in one segment of memory.

The static RAM for this interface is the Cypress Semiconductor CY7C169-25 4K × 4-bit static RAM. This RAM has a 25-ns access time from address $t_{a(A)}$ and a 15-ns access time from chip enable $t_{a(CE)}$. Note that these access times are fast enough so that a wait-state generator is not required for this interface. If, however, RAMs that require wait states are used in the system, the wait-state generator described in subsection 6.2.2 can be used.

The design shown in Figure 6–16 utilizes an approach similar to the one described in subsections 6.2.1 and 6.2.3; that is, one address decoding scheme is used to generate READY, and a second address decoding scheme enables the static RAM. In this design, RAMs with no wait states are mapped at the lower half (lower 32K words) of the TMS320C25 data space. The upper half is used for memories with one or more wait states. Figure 6–17 shows the timing for memory read and write cycles.

Table 6–6 summarizes the most critical timing parameters of the CY7C169-25 interface to the TMS320C25.

Description	Symbol Used In Figure 6–17	Value
Address valid to READY valid	t ₁	10.8 ns (max)
STRB low to MEMSEL low	t ₂	8.5 ns (max)
STRB high to MEMSEL high	t ₃	7.5 ns (max)
CLKOUT1 low to TMS320C25 data bus entering the high-impedance state	t ₄	15 ns (max)
MEMSEL low to CY7C169-25 driving the data bus	t ₅	5 ns (min)
MEMSEL low to CY7C169-25 data valid	t ₆	15 ns (max)
MEMSEL high to CY7C169-25 entering the high-im- pedance state	t ₇	15 ns (max)
Data setup time for a write	t8	32 ns (min)
Data hold time	t9	7.5 ns (min)

Table 6–6. Timing Parameters of CY7C169-25 Interface to TMS320C25



Figure 6–16. Interface of CY7C169-25 to TMS320C25



Figure 6–17. Interface Timing of CY7C169-25 to TMS320C25

6.2.5 Interface Timing Analysis

When interpreting TMS320C25 timing specifications, particularly in the area of memory interface timing, it is necessary to understand clock input and clock timing relationships shown in timing diagrams as compared with the actual data sheet specifications. If interpreted incorrectly, the specifications may suggest that interfacing to the device is more constrained than necessary. Without exception, the TMS320C25 meets every specification given in the data sheet (Appendix A). Some timings are specified more conservatively than others, due to yield distributions, etc.; but each TMS320C25 is guaranteed by Texas Instruments to conform explicitly with the minimum values as stated in the tables and shown in the timing diagrams of the data sheet.
Clock input and internal clock timing relationships must be considered in the interpretation of output timing characteristics and requirements. At the clock input to the device, only the rising edges of the clock are used to initiate transitions on internal clocks and output signals. Thus, with an input clock of a stable frequency (regardless of duty cycle variation within specifications), extremely symmetric timing is exhibited throughout the device. A significant consequence of this is that CLKOUT1, CLKOUT2, and STRB timing skew with respect to each other, and high and low pulse widths are integer multiples of Q (the input clock period or one-fourth of the output clock period) to within a few nanoseconds. This occurs because transitions on the output signals are initiated directly from the internal clocks (Q1-Q4) and driven through identical output buffer circuits. Since the internal clocks are very symmetric, close tracking of these outputs results. The large skews in these timings, as shown in the data sheet, are a factor of temperature and process. Because there is no variation in process and negligible variation in temperature across a single device, the skew of the outputs relative to the inputs is consistent for all outputs. Regardless of the magnitude of such skews, interfaces to the TMS320C25 can be designed independently of these skews in most cases.

This section discusses three interface timings: READY, memory read, and MSC. For READY, there are two pairs of related timings; one timing can be met without the other one being met, and the device still guaranteed to function properly. These pairs of timings are $t_{d(SL-R)}$ and $t_{d(C2H-R)}$, and $t_{h(SL-R)}$ and $t_{h(C2H-R)}$. These front-end and back-end READY timings are specified with respect to STRB and CLKOUT2. For zero wait-state accesses, READY is referenced to STRB, but for wait-state accesses, STRB remains low and another timing reference is required. Note that the actual timings for each of these parameter pairs are identical, and the timings with respect to CLKOUT2 and STRB are equivalent. Therefore, if READY timing meets the requirements with respect to one of these references (but not necessarily the other), the timing requirements of the device are satisfied regardless of the actual skews between the two signals. For the purpose of interface timing, $t_{d(C2-S)}$ can be assumed to be 0 ns with respect to other signals on the TMS320C25. The same is also true of $t_{d(C1-S)}$ and $t_{w(SL)}$; these timings can be assumed to be Q and 2Q, respectively. These relationships are accounted for in specifications and device testing.

In memory read operations, the two key timings, $t_{a(A)}$ and $t_{su(D)R}$, are related by $t_{a(A)} = t_{su(A)} + t_{w(SL)} - t_{su(D)R}$. However, when the worst case $t_{w(SL)}$ specifications are used in this equation to generate an expression for $t_{a(A)}$, the result differs from the specification for $t_{a(A)}$ in the data sheet. Both the specification for $t_{a(A)}$ and $t_{su(D)R}$ are tested explicitly on the device and guaranteed. This again justifies the assumption of $t_{w(SL)}$ to be 2Q with respect to other signals on the device. This is confirmed by the fact that if $t_{w(SL)} = 2Q$ is used to calculate $t_{a(A)}$, consistency results in all of these related timings. If an interface is designed where $t_{su(D)R}$ is met but $t_{a(A)}$ is not met because of actual signal skews, the interface is still guaranteed to function with the TMS320C25. The same is true (but is not as likely) if an interface is designed where $t_{a(A)}$ is met but $t_{su(D)R}$ is not. Thus, even if $t_{w(SL)}$ is actually less than 2Q, meeting either $t_{a(A)}$ or $t_{su(D)R}$ is still sufficient to guarantee a valid memory cycle because both parameters are guaranteed independently.

Note that when considered in the absolute sense, timings such as $t_{w(SL)}$ will have some finite tolerance, although considerably less than that specified. For example, if STRB is used to generate a WE pulse for a device that specifies a minimum WE low pulse width, the data sheet specification for STRB low pulse width must be used for a worst-case design.

When you design a multiwait-state generator and use the CLKOUT1 and CLKOUT2 signals for sequencing a state machine, specifications $t_d(C2H-R)$ and $t_h(C2H-R)$ must be met. Note that these signals are measured from CLKOUT2. If you design a single wait state, you can logically combine \overline{MSC} with the address and memory strobes to generate \overline{READY} . In the latter, the parameters $t_d(M-R)$ and $t_h(M-R)$ must be met. In either case, both sets of parameters are tested and guaranteed.

Note that $t_d(MSC)$ is also a parameter. As such, $t_d(MSC)$ is given to locate \overline{MSC} with respect to CLKOUT1 and CLKOUT2 for a multiwait-state design. In this case, it would be inappropriate to relate the READY timing requirements from the CLKOUT1 signal when considering a single wait state generated directly from \overline{MSC} .

6.3 Direct Memory Access (DMA)

Some advanced hardware design concepts supported by the TMS320C2x include direct memory access (DMA) and global memory (see Section 6.4). Direct memory access can be used for multiprocessing by temporarily halting the execution of one or more processors to allow another processor to read from or write to the halted processor's local off-chip memory. Direct memory access to external program/data memory is performed by using the HOLD and HOL-DA signals.

Multiprocessing is typically a master-slave configuration where the master may initialize a slave by downloading a program into its program memory space and/or by providing the slave with the necessary data to complete a task. In a typical TMS320C2x direct memory access scheme, the master may be a general-purpose CPU, another TMS320C2x, or perhaps even an analog-to-digital converter. A simple TMS320C2x master-slave configuration is shown in Figure 6–18. The master TMS320C2x takes complete control of the slave's external memory by asserting HOLD low via its external flag (XF). This causes the slave to place its address, data, and control lines in a high-impedance state. By asserting RS in conjunction with HOLD, the master processor can load the slave's local program memory with the necessary initialization code on reset or powerup. The two processors can be synchronized by using the SYNC pin to make the transfer over the memory bus faster and more efficient.

After control of the slave's buses is given up to the master processor, the slave alerts the master to this fact by asserting HOLDA. This signal may be tied to the master TMS320C2x's BIO pin. The slave's XF pin may be used to indicate to the master when it has finished performing its task and needs to be reprogrammed or requires additional data to continue processing. In a multiple slave configuration, priority of each slave's task may be determined by tying the slave's XF signals to the appropriate INT(2–0) pin on the master TMS320C2x.



Figure 6–18. Direct Memory Access Using a Master-Slave Configuration

A PC environment presents another example of a potential direct memory access scheme in which a system bus (the PC bus) is used for data transfer. In this configuration, either the master CPU or a disk controller may place data onto the system bus, which can be downloaded into the local memory of the TMS320C2x. Here, the TMS320C2x acts more like a peripheral processor with multifunction capability. In a speech application, for example, the master can load the TMS320C2x's program memory with algorithms to perform such tasks as speech analysis, synthesis, or recognition, and fill the TMS320C2x's data memory with the required speech templates. In another application example, the TMS320C2x can serve as a dedicated graphics engine. Programs can be stored in TMS320C2x program ROM or downloaded via the system bus into program RAM. Data can come from PC disk storage or provided directly by the master CPU.

Figure 6–19 depicts a direct memory access using a PC environment. In this configuration, decode and arbitration logic is used to control the direct memory access. When the address on the system bus resides in the local memory of the peripheral TMS320C2x, this logic asserts the HOLD signal of the TMS320C2x while sending the master a not-ready indication to allow wait states. After the TMS320C2x acknowledges the direct memory access by asserting HOLDA, READY is asserted and the information transferred.





6.4 Global Memory

For multiprocessing applications, the external memory of the TMS320C2x can be divided into local and global sections. Special registers and pins included on the TMS320C2x allow multiple processors to share up to 32K words of global data memory space. This implementation facilitates efficient shared data multiprocessing in which data is transferred between two or more processors. Unlike a direct memory access (DMA) scheme, reading or writing global memory does not require one of the processors to be halted.

Global memory can be used in various digital signal processing tasks such as filters or modems, where the algorithm being implemented may be divided into sections with a distinct processor dedicated to each section. In this multiprocessor scheme, the first and second processors may share global data memory, as well as the second and third, the third and fourth, etc. Arbitration logic is required to determine which section of the algorithm is executing and which processor has access to the global memory. With multiple processors dedicated to distinct sections of the algorithm, throughput may be increased via pipelined execution.

By loading the global register (GREG), you can program the size of the global memory between 256 and 32K locations in data memory. After global memory is defined in the GREG, the TMS320C2x asserts the BR (bus request) signal before each global memory access. The BR signal stays low on back-to-back cycles in the TMS320C25. The processor then inserts wait states until a bus grant is given by asserting the READY line. Figure 6–20 illustrates such a global memory interface. Because the processors can be synchronized by using the SYNC pin, the arbitration logic can be simplified, and the address and data bus transfers can be more efficient (see subsection 3.10.1 for information on synchronization).

The SYNC pin on the TMS320C2x may also be used to synchronize several processors to allow for execution of redundant fail-safe systems. SYNC permits instruction broadcasting between several processors and lock-step execution after initial synchronization.





6.5 Interfacing Peripherals

Most DSP systems implement some amount of I/O by using peripherals in addition to any memory included in the system. This usually includes analog input and output, which can be performed through the parallel and serial I/O ports on the TMS320C2x.

When you access the external parallel I/O ports, the access to the data bus is multiplexed over the same pins as for a program/data memory access. The I/O space is selected by the IS signal going active low, and the address of the port is placed on address bits A3–A0. Address bits A15–A4 are held low.

This section describes hardware interfaces to a TCM29C16 combo-codec, a TLC32040 analog interface circuit (AIC), a digital-to-analog (D/A) converter, and an analog-to-digital (A/D).

6.5.1 Combo-Codec Interface

Some areas of speech, telecommunications, and many other applications require low-cost analog-to-digital (A/D) and digital-to-analog (D/A) converters. Combo-codecs are most effective in serving DSP system data-conversion requirements. Combo-codecs are single-chip pulse-code-modulated encoders and decoders (PCM codecs), designed to perform the encoding (A/D conversion) and decoding (D/A conversion), as well as the antialiasing and smoothing filtering functions. Since combo-codecs perform these functions in a single 300-mil DIP package at low cost, they are extremely economical for providing system data-conversion functions.

Combo-codecs interface directly to the TMS320C2x by means of the serial port and provide a companded, PCM-coded digital representation of analog input samples. This PCM code is easily translated into linear form by the TMS320C2x for use in processing. The design discussed here and shown in Figure 6–21 uses a Texas Instruments TCM29C16 codec, interfaced through using the serial port of the TMS320C25.

The TMS320C2x serial port provides direct synchronous communication with serial devices. The interface signals are compatible with codecs and other serial components so that minimal external hardware is required. Externally, the serial port interface is implemented via the following pins on the TMS320C25:

- DX (transmitted serial data)
- CLKX (transmit clock)
- **FSX** (transmit framing synchronization signal)
- DR (received serial data)
- CLKR (receive clock)
- **FSR** (receive framing synchronization signal)

Data on DX and DR are clocked by CLKX and CLKR, respectively. These clocks are required only during serial transfers on the TMS320C25. Note that the TMS320C25 is double-buffered.





Serial port transfers are initiated by framing pulses on the FSX and FSR pins for transmit and receive operations, respectively. For transmit operations, the FSX pin can be configured as an input or an output. This option is selected by the transmit mode (TXM) bit of status register ST1. In this design, FSX is assumed to be configured as an input; therefore, transmit operations are initiated by a framing pulse on the FSX pin. Upon completion of receive and transmit operations, an RINT (serial port receive interrupt) and an XINT (serial port transmit interrupt) are generated, respectively. Interface timing of the TMS320C25 to the TCM29C16 corresponds to the burst-mode serial port transmit and receive operations shown in Figure 3–37 and Figure 3–38, respectively. Continuous-mode operation with or without framing pulses is also possible. The format (FO) bit of status register ST1 is used to select the format (8-bit byte or 16-bit word) of the data to be received or transmitted. For interfacing the TMS320C25 to a codec, the format bit should be set to 1, formatting the data in 8-bit bytes.

The TMS320C25 interfaces directly to the codec, as shown in Figure 6–21, with no additional logic required. The PCM μ -law data generated by the codec at the PCMOUT pin is read by the TMS320C25 from the data receive (DR) pin, which is internally connected to the receive serial register (RSR). The data transmitted from the data transmit (DX) pin of the TMS320C25 is received by the PCMIN input of the codec. During the digital-to-analog conversion, this μ -law companded data must be converted back to a linear representation for use in the TMS320C25. The resulting analog waveform is lowpass-filtered by the codec's internal smoothing filter. Therefore, no additional filtering is required at the codec output (PWRO+). Software companding routines appropriate for use on the TMS320C25 are provided in the book, *Digital Signal Processing Applications with the TMS320 Family* (literature number SPRA012A).

The software required to initialize the TMS320C25-codec interface is provided in the combo-codec interface section of the application report, *Hardware Interfacing to the TMS320C25* (literature number SPRA014A). This report also presents detailed information regarding codec interfacing.

A combo-codec configured in the fixed-data-rate mode requires the following external clock signals:

A 2.048-MHz clock to be used as the master clock, and

8-kHz framing pulses to initialize the data transfers.

Both of these signals can be derived from the 40.96-MHz system clock with appropriate divider circuitry. This is the primary justification for selecting 40.96 MHz as the system clock frequency. The clock divider circuit consists of a 74AS74 D-type flip-flop, a 74HC390 decade counter, and a 74AS869 8-bit up/ down counter. The hardware connections between these devices are shown in Figure 6–21.

To generate the 2.048-MHz master clock for the combo-codec, a division by 20 of the 40.96-MHz system clock is required. The 74HC390 contains on-chip two divide-by-2 and two divide-by-5 counters. Because the 74HC390 cannot be clocked with frequencies above approximately 27 MHz, a 74AS74 configured as a divide-by-2 of the 40.96-MHz clock is used.

The 74AS869 is configured to generate the 8-kHz clock pulse (the ripple carry output is 2.048 MHz/256 = 8 kHz). This pulse is used by the TMS320C25 and codec as a framing pulse to initiate data transfers.

The level of the analog input signal is controlled by using the TL072 opamp connected in the inverting configuration (see Figure 6–21). Using the 500-k Ω potentiometer, the gain of this circuit can be varied from 0 to 5. The output of the 0.01- μ F coupling capacitor drives the TCM29C16's internal opamp. This opamp is connected in the inverting configuration with unity gain (feedback and input impedances having the same value of 100 k Ω).

6.5.2 AIC Interface

For applications such as modems, speech, control, instrumentation, and analog interface for DSPs, a complete analog-to-digital (A/D) and digital-to-analog (D/A) input/output system on a single chip may be desired. The TLC32040 analog interface circuit (AIC) integrates on a single monolithic CMOS chip a bandpass, switched-capacitor, antialiasing-input filter, 14-bit resolution A/D and D/A converters, and a lowpass, switched-capacitor, output-reconstruction filter. The TLC32040 offers numerous combinations of master clock input frequencies and conversion/sampling rates, which can be changed via digital processor control.

Four serial port modes on the TLC32040 allow direct interface to TMS320C2x processors. When the transmit and receive sections of the AIC are operating synchronously, it can interface to two SN54299 or SN74299 serial-to-parallel shift registers. These shift registers can then interface in parallel to the TMS320C2x, to other TMS320 digital signal processors, or to external FIFO circuitry. Output data pulses are emitted to inform the processor that data transmission is complete or to allow the DSP to differentiate between two transmitted bytes. A flexible control scheme is provided so that the functions of the AIC can be selected and adjusted coincidentally with signal processing via software control. Refer to the TLC32040 data sheet for detailed information on timing and device functions.

The AIC is easily interfaced to the TMS320C2x serial ports, as shown in Figure 6–22. The TMS320C2x can communicate with the AIC either synchronously or asynchronously, depending on the information in the control register. The operating sequence for synchronous communication with the TMS320C2x, shown in Figure 6–23, is as follows:

- 1) The FSX or FSR pin is brought low.
- 2) One 16-bit word is transmitted, or one 16-bit word is received.
- 3) The FSX or FSR pin is brought high.
- 4) The EODX or EODR pin emits a low-going pulse.

For asynchronous communication, the operating sequence is similar, but FSX and FSR do not occur at the same time (see Figure 6–24). For proper operation, the TXM bit in the TMS320C2x control register should be set to 0 so that the FSX pin of the TMS320C2x is configured as an input, the format (FO) status bit is set to 0, and the AIC WORD/BYTE pin is at logic high. After each receive and transmit operation, the TMS320C2x asserts an internal receive (RINT) and transmit (XINT) interrupt, which may be used to control program execution.

Figure 6–22. Interface of TLC32040 to TMS320C2x



Figure 6–23. Synchronous Timing of TLC32040 to TMS320C2x







For further information regarding the AIC interface, see page 11–196 of *Linear* and *Interface Circuits Applications, Volume 3: Peripheral Drivers, Data Ac*quisition Systems, Hall-Effect Devices (literature number SLYA003), published by Texas Instruments.

6.5.3 Digital-to-Analog (D/A) Interface

The high-speed operation of the internal logic circuitry of the TLC7524 8-bit digital-to-analog (D/A) converter allows an interface to the TMS320C2x with a minimum of external circuitry. Figure 6–25 shows the interface circuitry, which consists of one SN74ALS138 3-to-8-line decoder used to decode the address of the peripheral.

Figure 6–25. Interface of TLC7524 to TMS320C2x



Hardware Applications

When the TMS320C2x executes an OUT instruction (see Figure 6–28), the peripheral address is placed on the address bus and the IS line goes low, indicating that the address on the bus corresponds to an I/O port and not external data or program memory. A low level at IS enables the 74ALS138 decoder, and the Y-output, corresponding to the address on the bus, is brought low. When the Y-output is brought low, the TLC7524 is enabled and the data appearing on the data bus is latched into the D/A converter by STRB. The controlling software for the D/A interface is given on page 11-204 of *Linear and Interface Circuits Applications, Volume 3: Peripheral Drivers, Data Acquisition Systems, Hall-Effect Devices* (literature number SLYA003), published by Texas Instruments.

Figure 6–26. Interface Timing of TLC7524 to TMS320C2x



6.5.4 Analog-to-Digital (A/D) Interface

The TMS320C2x can be interfaced to 8-bit A/D converters, such as the TLC0820. However, because the control circuitry of the TLC0820 operates much more slowly than the TMS320C2x, it cannot be directly interfaced. In the TLC0820 to TMS320C2x interface design shown in Figure 6–27, the following logic devices are used in the interface circuit:

- A 3-line to 8-line decoder (SN74ALS138)
- A quad 2-input NAND gate (SN74LS00)
- A hex inverter (SN74LS04)
- A quad 2-input OR gate (SN74LS32)
- A quad D-type flip-flop (SN74LS175)





The 74LS138 decodes the addresses assigned to the TLC0820. One of the addresses is used for a write operation; the other is used for a read operation. The two different addresses are necessary to ensure that the correct number of wait states is provided for the write and read operations. The controlling software for the A/D interface is given on page 11–206 of *Linear and Interface Circuits Applications, Volume 3: Peripheral Drivers, Data Acquisition Systems, Hall-Effect Devices* (literature number SLYA003), published by Texas Instruments.

With the TMS320C2x running at 20 MHz and the TLC0820 configured as slow memory, three wait states are necessary to provide a write pulse of sufficient length. After conversion has begun (with the rising edge of the WR signal), the TMS320C2x must wait at least 600 ns before the conversion result can be read. Sufficient delay should be provided in software. To read the conversion result, an adequate number of wait states must be provided to allow for the data access time (320 ns minimum) of the TLC0820. As shown in the IN instruction timing diagram of Figure 6–28, two wait states are provided when accessing port 1.

Figure 6–28. Interface Timing of TLC0820 to TMS320C2x



6.5.5 I/O Ports

I/O design on the TMS320C2x is treated the same way as memory. The I/O address space is distinguished from the local program/data memory space by the IS signal. IS goes low at the beginning of the memory cycle. All other control signals and timing parameters are the same as those for the program/data external memory interface.

The TMS320C2x software instructions can access 16 input and 16 output ports. The four least significant bits of the address bus specify the particular port being accessed. A pair of 74AS138s can be used to fully decode these address bits (see Figure 6–29).

Figure 6–29. I/O Port Addressing



A simple interface between two processors can be implemented by using up to 16 bidirectional I/O ports connected to the TMS320C2x. An interprocessor communication path can be formed by memory-mapping peripherals to the I/O ports of the TMS320C2x. In this manner, the TMS320C2x can connect to parallel A/Ds, registers, FIFOs, two-port memories, or other peripheral devices. In a multiprocessing scheme, intelligent peripherals can be memory-mapped into the I/O ports. Here the TMS320C2x can communicate with UARTs, general-purpose microprocessors, disk controllers, video controllers, or other peripheral processors.

Using an 8-bit general-purpose microprocessor, such as TI's TMS70C42, for a keyboard interface is an example of a TMS320C2x I/O-port multiprocessing scheme, as shown in Figure 6–30. The TMS70C42 may be mapped into the TMS320C2x I/O space by using latches to store the transferred data. In a single or multiple I/O-port multiprocessing configuration, the four LSBs of the address bus are decoded to determine which of the 16 I/O ports on the TMS320C2x is being accessed. The TMS320C2x selects the I/O space (IS) for its external bus and reads/writes data using the IN/OUT instructions.

Processor-controlled signals between the TMS320C2x and the peripheral device indicate when data is available to be read. This interprocessor communication is facilitated by using the input and output pins of the TMS70C42 (or other peripheral processor). In an I/O multiprocessing configuration, the I/O port address space is limited, and data transfers are relatively slow compared to a direct memory access or global memory configuration.

Figure 6–30. I/O Port Processor-to-Processor Communication



6.6 System Applications

The TMS320C2x is used in a wide variety of systems. Several applications in the areas of telecommunications, graphics and image processing, high-speed control, instrumentation, and numeric processing are described in the following paragraphs to illustrate basic approaches to system design with the TMS320C2x.

6.6.1 Echo Cancellation

Digital signal processing is extensively used in telecommunications applications. In echo cancellation, an adaptive FIR filter performs the modeling routine and signal modifications required to adaptively cancel the echo caused by impedance mismatches in telephone transmission lines. The TMS320C25's large on-chip RAM of 544 words and on-chip ROM of 4K words allow it to execute a 256-tap adaptive filter (32-ms echo cancellation) without external data or program memory. Figure 6–31 shows a common configuration for an echo canceller that uses a TCM29C16 codec interface.

Figure 6–31. Echo Canceler



6.6.2 High-Speed Modem

In high-speed modems, a signal processor performs functions such as modulation/demodulation, adaptive equalization, and echo cancellation. The TMS320C2x large memory space allows it to support multiple standards such as Bell 103, Bell 212A, V.22 bis, V.29, V.32, and V.33, as well as proprietary algorithms. The modem shown in Figure 6–32 consists of the host interface, controller, DSP, and analog front-end.

Figure 6–32. High-Speed Modem



6.6.3 Voice Coding

Voice coding techniques, such as full-duplex 32-kbps adaptive differential pulse-code modulation (CCITT G.721), 16-kbps sub-band coding, and linear predictive coding, are frequently used in voice transmission and storage. The speed of the TMS320C2x in performing arithmetic computations, normalization, and bit manipulation enables it to implement these functions usually internally (that is, with no external devices). Figure 6–33 shows a voice coding system consisting of a TMS320C2x DSP, TCM29C16 codec or TLC32040 AIC, and optional external memory.

Figure 6–33. Voice Coding System



6.6.4 Graphics and Image Processing

In graphics and image processing applications, a signal processor's ability to interface with a host processor is important. The TMS320C2x multiprocessor interface enables it to be used in a variety of host/coprocessor configurations (see Figure 6–34 for an example of a graphics system configuration). Graphics and image processing applications can use the large, directly addressable external data memory space and global memory capability to share graphical images in memory with a host processor, thus minimizing data transfers. Indexed indirect addressing modes on the TMS320C2x allow matrices to be processed row by row when matrix multiplication is performed for 3-D image rotation, translation, and scaling.

Figure 6–34. Graphics System



6.6.5 High-Speed Control

High-speed control applications, such as robotics, use the TMS320C2x general-purpose features for bit manipulation, logical operations, timing synchronization, and fast data transfers (10 million 16-bit words per second). In addition to the numeric-intensive control functions typical of robotic applications, the TMS320C2x provides a host interface whereby a robot can communicate to a central host processor (see Figure 6–35). The TMS320C2x is also used in the closed-loop systems of disk drives for signal conditioning, filtering, highspeed computing, and multichannel multiplexing.

Figure 6–35. Robot Axis Controller Subsystem



6.6.6 Instrumentation and Numeric Processing

Instrumentation, such as spectrum analyzers, requires a large data memory space and a processor, such as the TMS320C2x, that is capable of performing long-length FFTs and generating high-precision functions with minimal external hardware. Figure 6–36 shows an example of an instrumentation system. Numeric processing applications benefit from the high throughput, multiprocessing, and data memory expansion capabilities of the TMS320C2x.

Figure 6–36. Instrumentation System



Hardware Applications

Appendix A

TMS320C25 and TMS320E25 Digital Signal Processors

This appendix contains data sheet information on the TMS320C25 digital signal processors family, which includes the following devices:

- □ TMS320C25
- TMS320C25-33
- TMS320C25-50
- TMS320E25

Refer to Appendix B for data sheet information on the TMS320C26, to Appendix C for the TMS320C28, and to Appendix D for the military versions.

SPRS010C-MAY 1987-REVISED DECEMBER 1992

- 80-ns Instruction Cycle Time
- 544 Words of On-Chip Data RAM
- 4K Words of On-Chip Secure Program EPROM (TMS320E25)
- 4K Words of On-Chip Program ROM (TMS320C25)
- 128K Words of Data/Program Space
- 32-Bit ALU/Accumulator
- 16 × 16-Bit Multiplier With a 32-Bit Product
- Block Moves for Data/Program Management
- Repeat Instructions for Efficient Use of Program Space
- Serial Port for Direct Codec Interface
- Synchronization Input for Synchronous Multiprocessor Configurations
- Wait States for Communication to Slow Off-Chip Memories/Peripherals
- On-Chip Timer for Control Operations
- Single 5-V Supply
- Packaging: 68-Pin PGA, PLCC, and CER-QUAD
- 68-to-28 Pin Conversion Adapter Socket for EPROM Programming
- Commercial and Military Versions Available
 - CMOS Technology: TMS320C25 100-ns Cycle Time TMS320E25 100-ns Cycle Time TMS320C25-50 ... 80-ns Cycle Time TMS320C25-33 ... 120-ns Cycle Time

description

This data sheet provides complete design documentation for the second-generation devices of the TMS320 family. This facilitates the selection of the devices best suited for user applications by providing all specifications and special features for each TMS320 member. This data sheet is divided into four major sections: architecture, electrical specifications, timing diagrams, and mechanical data. In each of these sections, generic information is presented first, followed by specific device information. An index is provided for quick reference to specific information about a device.

TEXAS

INSTRUMENTS

POST OFFICE BOX 1443 * HOUSTON, TEXAS 77001



SPRS010C-MAY 1987-REVISED DECEMBER 1992

FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN
A0	K1/26	A12	K8/40	D2	E1/16	D14	A5/3	INT2	H1/22	Vcc	H2/23
A1	K2/28	A13	L9/41	D3	D2/15	D15	B6/2	ĪS	J11/46	Vcc	L6/35
A2	L3/29	A14	K9/42	D4	D1/14	DR	J1/24	MP/MC	A6/1	V _{SS}	B1/10
A3	K3/30	A15	L10/43	D5	C2/13	DS	K10/45	MSC	C10/59	V _{SS}	K11/44
A4	L4/31	BIO	B7/68	D6	C1/12	DX	E11/54	PS	J10/47	V _{SS}	L2/27
A5	K4/32	BR	G11/50	D7	B2/11	FSR	J2/25	READY	B8/66	XF	D11/56
A6	L5/33	CLKOUT1	C11/58	D8	A2/9	FSX	F10/53	RS	A8/65	X1	G10/51
A7	K5/34	CLKOUT2	D10/57	D9	B3/8	HOLD	A7/67	R/W	H11/48	X2/CLKIN	F11/52
A8	K6/36	CLKR	B9/64	D10	A3/7	HOLDA	E10/55	STRB	H10/49		
A9	L7/37	CLKX	A9/63	D11	B4/6	IACK	B11/60	SYNC	F2/19		
A10	K7/38	D0	F1/18	D12	A4/5	INTO	G1/20	Vcc	A10/61		
A11	L8/39	D1	E2/17	D13	B5/4	INT1	G2/21	Vcc	B10/62		

PGA AND PLCC/CER-QUAD PIN ASSIGNMENTS

SIGNALS	I/O/Z†	DEFINITION
Vcc	I	5-V supply pins
VSS	1	Ground pins
XI	0	Output from internal oscillator for crystal
X2/CLKIN	1	Input to internal oscillator from crystal or external clock
CLKOUT1	0	Master clock output (crystal or CLKIN frequency/4)
CLKOUT2	0	A second clock output signal
D15-D0	1/0/Z	16-bit data bus D15 (MSB) through D0 (LSB). Multiplexed between program, data, and I/O spaces.
A15-A0	O/Z	16-bit address bus A15 (MSB) through A0 (LSB)
PS, DS, IS	O/Z	Program, data, and I/O space select signals
R/W	O/Z	Read/write signal
STRB	O/Z	Strobe signal
RS	I I	Reset input
INT2-INT0		External user interrupt inputs
MP/MC	I	Microprocessor/microcomputer mode select pin
MSC	0	Microstate complete signal
IACK	0	Interrupt acknowledge signal
READY	I	Data ready input. Asserted by external logic when using slower devices to indicate that the current bus transaction is complete
BB	0	Buc request signal. Ascerted when the TMS200C2x requires access to an external global data memory space
XF	õ	External flag output (latched software-programmable signal)
HOLD	ĩ	Hold input When asserted TMS320C2x ones into an idle mode and places the data address and control lines in
INOLD	•	the high impedance state
HOLDA	0	Hold acknowledge signal
SYNC	Ĩ	Synchronization inout
BIO	1	Branch control input. Polled by BIOZ instruction.
DR	i	Serial data receive input
CLKR	i	Clock for receive input for serial port
FSR		Frame synchronization pulse for receive input
DX	O/Z	Serial data transmit output
CLKX	i	Clock for transmit output for serial port
FSX	1/0/Z	Frame synchronization pulse for transmit. Configuration as either an input or an output.

† I/O/Z denotes input/output/high-impedance state.



SPRS010C-MAY 1987-REVISED DECEMBER 1992

Key Features: TMS320C25, TMS320C25-50, TMS320E25

- 80-ns Instruction Cycle Time (TMS320C25-50)
- 100-ns Instruction Cycle Time (TMS320C25)
- 4K Words of On-Chip Secure Program EPROM (TMS320E25)
- 4K Words of On-Chip Program ROM (TMS320C25)
- 544 Words of On-Chip RAM
- 128K Words of Total Program/Data Memory Space
- Wait States for Communications to Slower Off-Chip Memories
- Object-Code Compatible With the TMS32020
- Source-Code Compatible With TMS320C1x
- 24 Additional Instructions to Support Adaptive Filtering, FFTs, and Extended-Precision Arithmetic
- Block Moves for Data/Program Management
- Single-Cycle Multiply/Accumulate Instructions
- Eight Auxiliary Registers With Dedicated Arithmetic Unit
- Bit-Reversed Indexed-Addressing Mode for Radix-2 FFTS
- Double-Buffered Serial Port



- On-Chip Clock Generator
- Single 5-V Supply
- Internal Security Mechanism (TMS320E25)
- 68-to-28 Pin Conversion Adapter Socket
- CMOS Technology
- 68-Pin Grid Array (PGA) Package (TMS320C25)
- 68-Lead Plastic Leaded Chip Carrier (PLCC) Package (TMS320C25, TMS320C25-50)
- 68-Lead CER-QUAD Package (TMS320E25)

Table 1 provides an overview of the second-generation TMS320 processors with comparisons of memory, I/O, cycle timing, power, package type, technology, and military support. For specific availability, contact the nearest TI Field Sales Office.

Table 1. TMS320 Second-Generation Device Overview

DEVICE		MEMORY				I/o†				CYCLE	ТҮР	PACKAGE					
		RAM	ON-CHIP ROM/EPROM	PROM PROG DATA		SER PAR DMA		TIMER	TIME (ns)	POWER (mW)	PGA	PLCC	CER-QUAD				
TMS320C25 [‡]	(CMOS)	544	4K	64K	64K	YES	16 × 16	CON	YES	100	500	68	68	-			
TMS320C25-50§	(CMOS)	544	4K	64K	64K	YES	16 × 16	CON	YES	80	500	—	68				
TMS320E25\$	(CMOS)	544	4K	64K	64K	YES	16 × 16	CON	YES	100	500	-		68			
TMS320C26	(CMOS)	1568	256	64K	64K	YES	16 × 16	CON	YES	100	500	_	68				

[†] SER = serial; PAR = parallel; DMA = direct memory access; CON = concurrent DMA.

[‡] Military version available; contact nearest TI Field Sales Office for availability.

§ Military version planned; contact nearest TI Field Sales Office for details.



SPRS010C-MAY 1987-REVISED DECEMBER 1992

architecture

The TMS320 family utilizes a modified Harvard architecture for speed and flexibility. In a strict Harvard architecture, program and data memory lie in two separate spaces, permitting a full overlap of instruction fetch and execution. The TMS320 family's modification of the Harvard architecture allows transfers between program and data spaces, thereby increasing the flexibility of the device. This modification permits coefficients stored in program memory to be read into the RAM, eliminating the need for a separate coefficient ROM. It also makes available immediate instructions and subroutines based on computed values.

Increased throughput on the TMS320C2x devices for many DSP applications is accomplished by means of single-cycle multiply/accumulate instructions with a data move option, up to eight auxiliary registers with a dedicated arithmetic unit, and faster I/O necessary for data-intensive signal processing.

The architectural design of the TMS320C2x emphasizes overall speed, communication, and flexibility in processor configuration. Control signals and instructions provide floating-point support, block-memory transfers, communication to slower off-chip devices, and multiprocessing implementations.

32-bit ALU/accumulator

The 32-bit Arithmetic Logic Unit (ALU) and accumulator perform a wide range of arithmetic and logical instructions, the majority of which execute in a single clock cycle. The ALU executes a variety of branch instructions dependent on the status of the ALU or a single bit in a word. These instructions provide the following capabilities:

- · Branch to an address specified by the accumulator
- Normalize fixed-point numbers contained in the accumulator
- Test a specified bit of a word in data memory

One input to the ALU is always provided from the accumulator, and the other input may be provided from the Product Register (PR) of the multiplier or the input scaling shifter which has fetched data from the RAM on the data bus. After the ALU has performed the arithmetic or logical operations, the result is stored in the accumulator.

The 32-bit accumulator is split into two 16-bit segments for storage in data memory. Additional shifters at the output of the accumulator perform shifts while the data is being transferred to the data bus for storage. The contents of the accumulator remain unchanged.



SPRS010C-MAY 1987-REVISED DECEMBER 1992

functional block diagram (TMS320C2x)



TEXAS W INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

SPRS010C-MAY 1987-REVISED DECEMBER 1992

scaling shifter

The TMS320C2x scaling shifter has 16-bit input connected to the data bus and a 32-bit output connected to the ALU. The scaling shifter produces a left shift of 0 to 16 bits on the input data, as programmed in the instruction. The LSBs of the output are filled with zeroes, and the MSBs may be either filled with zeroes or sign-extended, depending upon the status programmed into the SXM (sign-extension mode) bit of status register ST1.

16 × 16-bit parallel multiplier

The 16 \times 16-bit hardware multiplier is capable of computing a signed or unsigned 32-bit product in a single machine cycle. The multiplier has the following two associated registers.

- A 16-bit Temporary Register (TR) that holds one of the operands for the multiplier, and
- A 32-bit Product Register (PR) that holds the product.

Incorporated into the instruction set are single-cycle multiply/accumulate instructions that allow both operands to be processed simultaneously. The data for these operations may reside anywhere in internal or external memory, and can be transferred to the multiplier each cycle via the program and data buses.

Four product shift modes are available at the Product Register (PR) output that are useful when performing multiply/accumulate operations, fractional arithmetic, or justifying fractional products.

timer

The TMS320C2x provides a memory-mapped 16-bit timer for control operations. The on-chip timer (TIM) register is a down counter that is continuously clocked by CLKOUT1 on the TMS320C25. A timer interrupt (TINT) is generated every time the timer decrements to zero. The timer is reloaded with the value contained in the period (PRD) register within the next cycle after it reaches zero so that interrupts may be programmed to occur at regular intervals of PRD + 1 cycles of CLKOUT 1 on the TMS320C25.

memory control

The TMS320C2x provides a total of 544 16-bit words of on-chip data RAM, divided into three separate blocks (B0, B1, and B2). Of the 544 words, 288 words (blocks B1 and B2) are always data memory, and 256 words (block B0) are programmable as either data or program memory. A data memory size of 544 words allows the TMS320C2x to handle a data array of 512 words (256 words if on-chip RAM is used for program memory), while still leaving 32 locations for intermediate storage. When using block B0 as program memory, instructions can be downloaded from external program memory into on-chip RAM and then executed.

When using on-chip program RAM, ROM, EPROM, or high-speed external program memory, the TMS320C2x runs at full speed without wait states. However, the READY line can be used to interface the TMS320C2x to slower, less-expensive external memory. Downloading programs from slow off-chip memory to on-chip program RAM speeds processing while cutting system costs.

The TMS320C2x provides three separate address spaces for program memory, data memory, and I/O. The on-chip memory is mapped into either the 64K-word data memory or program memory space, depending upon the memory configuration (see Figure 1). The CNFD (configure block B0 as data memory) and CNFP (configure block B0 as program memory) instructions allow dynamic configuration of the memory maps through software. Regardless of the configuration, the user may still execute from external program memory.

The TMS320C2x has six registers that are mapped into the data memory space: a serial port data receive register, serial port data transmit register, timer register, period register, interrupt mask register, and global memory allocation register.



SPRS010C-MAY 1987-REVISED DECEMBER 1992





SPRS010C-MAY 1987-REVISED DECEMBER 1992

interrupts and subroutines

The TMS320C2x has three external maskable user interrupts INT2-INT0, available for external devices that interrupt the processor. Internal interrupts are generated by the serial port (RINT and XINT), by the timer (TINT), and by the software interrupt (TRAP) instruction. Interrupts are prioritized with reset (RS) having the highest priority and the serial port transmit interrupt (XINT) having the lowest priority. All interrupt locations are on two-word boundaries so that branch instructions can be accommodated in those locations if desired.

A built-in mechanism protects multicycle instructions from interrupts. If an interrupt occurs during a multicycle instruction, the interrupt is not processed until the instruction is completed. This mechanism applies to instructions that are repeated and to instructions that become multicycle due to the READY signal.

external interface

The TMS320C2x supports a wide range of system interfacing requirements. Program, data, and I/O address spaces provide interface to memory and I/O, thus maximizing system throughput. I/O design is simplified by having I/O treated the same way as memory. I/O devices are mapped into the I/O address space using the processor's external address and data buses in the same manner as memory-mapped devices. Interface to memory and I/O devices of varying speeds is accomplished by using the READY line. When transactions are made with slower devices, the TMS320C2x processor waits until the other device completes its function and signals the processor via the READY line. Then, the TMS320C2x continues execution.

A full-duplex serial port provides communication with serial devices, such as codecs, serial A/D converters, and other serial systems. The interface signals are compatible with codecs and many other serial devices with a minimum of external hardware. The serial port may also be used for intercommunication between processors in multiprocessing applications.

The serial port has two memory-mapped registers: the data transmit register (DXR) and the data receive register (DRR). Both registers operate in either the byte mode or 16-bit word mode, and may be accessed in the same manner as any other data memory location. Each register has an external clock, a framing synchronization pulse, and associated shift registers. One method of multiprocessing may be implemented by programming one device to transmit while the others are in the receive mode. The serial port on the TMS320C25 is double-buffered and fully static.

multiprocessing

The flexibility of the TMS320C2x allows configurations to satisfy a wide range of system requirements and can be used as follows:

- A standalone processor
- A multiprocessor with devices in parallel
- A slave/host multiprocessor with global memory space
- A peripheral processor interfaced via processor-controlled signals to another device.

For multiprocessing applications, the TMS320C2x has the capability of allocating global data memory space and communicating with that space via the BR (bus request) and READY control signals. Global memory is data memory shared by more than one processor. Global data memory access must be arbitrated. The 8-bit memory-mapped GREG (global memory allocation register) specifies part of the TMS320C2x's data memory as global external memory. The contents of the register determine the size of the global memory space. If the current instruction addresses an operand within that space, BR is asserted to request control of the bus. The length of the memory cycle is controlled by the READY line.

The TMS320C2x supports DMA (direct memory access) to its external program/data memory using the HOLD and HOLDA signals. Another processor can take complete control of the TMS320C2x's external memory by asserting HOLD low. This causes the TMS320C2x to place its address data and control lines in a high-impedance state, and assert HOLDA. On the TMS320C2x, program execution from on-chip ROM may proceed concurrently when the device is in the hold mode.



instruction set

The TMS320C2x microprocessor implements a comprehensive instruction set that supports both numeric-intensive signal processing operations as well as general-purpose applications, such as multiprocessing and high-speed control.

For maximum throughput, the next instruction is prefetched while the current one is being executed. Since the same data lines are used to communicate to external data/program or I/O space, the number of cycles may vary depending upon whether the next data operand fetch is from internal or external memory. Highest throughput is achieved by maintaining data memory on-chip and using either internal or fast external program memory.

addressing modes

The TMS320C2x instruction set provides three memory addressing modes: direct, indirect, and immediate addressing.

Both direct and indirect addressing can be used to access data memory. In direct addressing, seven bits of the instruction word are concatenated with the nine bits of the data memory page pointer to form the 16-bit data memory address. Indirect addressing accesses data memory through the auxiliary registers. In immediate addressing, the data is based on a portion of the instruction word(s).

In direct memory addressing, the instruction word contains the lower seven bits of the data memory address. This field is concatenated with the nine bits of the data memory page pointer to form the full 16-bit address. Thus, memory is paged in the direct addressing mode with a total of 512 pages, each page containing 128 words.

Eight auxiliary registers (AR0-AR7) provide flexible and powerful indirect addressing on the TMS320C25. To select a specific auxiliary register, the Auxiliary Register Pointer (ARP) is loaded with a value from 0 to 7 for AR0 through AR7, respectively.

There are seven types of indirect addressing: auto-increment or auto-decrement, post-indexing by either adding or subtracting the contents of AR0, single indirect addressing with no increment or decrement, and bit-reversal addressing (used in FFTs on the TMS320C25 only) with increment or decrement. All operations are performed on the current auxiliary register in the same cycle as the original instruction, following which the current auxiliary register and ARP may be modified.

repeat feature

A repeat feature, used with instructions such as multiply/accumulates, block moves, I/O transfers, and table read/writes, allows a single instruction to be performed up to 256 times. The repeat counter (RPTC) is loaded with either a data memory value (RPT instruction) or an immediate value (RPTK instruction). The value of this operand is one less than the number of times that the next instruction is executed. Those instructions that are normally multicycle are pipelined when using the repeat feature, and effectively become single-cycle instructions.



SPRS010C-MAY 1987-REVISED DECEMBER 1992

instruction set summary

Table 2 lists the symbols and abbreviations used in Table 3, the TMS320C25 instruction set summary. Table 3 consists primarily of single-cycle, single-word instructions. Infrequently used branch, I/O, and CALL instructions are multicycle. The instruction set summary is arranged according to function and alphabetized within each functional grouping. The symbol ([†]) indicates those instructions that are not included in the TMS320C1x instruction set.

SYMBOL	DEFINITION
В	4-bit field specifying a bit code
СМ	2-bit field specifying compare mode
D	Data memory address field
FO	Format status bit
М	Addressing mode bit
к	Immediate operand field
PA	Port address (PA0–PA15 are predefined assembler symbols equal
	to o-15, respectively.)
PM	2-bit field specifying P register output shift code
AR	3-bit operand field specifying auxiliary register
S	4-bit left-shift code
Х	3-bit accumulator left-shift field

Table 2. Instruction Symbols



SPRS010C-MAY 1987-REVISED DECEMBER 1992

Table 3. TMS320C25 Instruction Set Summary

ACCUMULATOR MEMORY REFERENCE INSTRUCTIONS																			
MNEMONIC	DESCRIPTION	NO.					INS	TRI	UC	TIC		BIT	cor	DE					
			15	14	13	12	11	10)	9	8	7	6	5	4	3	2	1	0
ABS	Absolute value of accumulator	1	1	1	0	0	1	1		1	0	0	0	0	1	1	0	1	1
ADD	Add to accumulator with shift	1	0	0	0	0	∢		s-		->	М	4			- D -			-
ADDC	Add to accumulator with carry	1	0	1	0	0	0	0		1	1	М	•			- D -			•
ADDH	Add to high accumulator	1	0	1	0	0	1	0		0	0	м	4			- D -			-
ADDK	Add to accumulator short immediate	1	1	1	0	0	1	1	1	0	0	4-			— k	(-
ADDS	Add to low accumulator with sign extension suppressed	1	0	1	0	0	1	0	,	0	1	М	4			D			•
ADDT	Add to accumulator with shift specified by T register	1	0	1	0	0	1	0		1	0	м	4			- D -			•
ADLK†	Add to accumulator long immediate with shift	2	1	1	0	1	←		s-		->	0	0	0	0	0	0	1	0
AND	AND with accumulator	1	0	1	0	0	1	1		1	0	М	4			D-			→
ANDKT	AND immediate with accumulator with shift	2	1	1	0	1			s-		->	0	0	0	0	0	1	0	0
CMPLT	Complement accumulator	1	1	1	0	0	1	1		1	0	0	0	1	0	0	1	1	1
LAC	Load accumulator with shift	1	0	0	1	0			s-		->	М	4			D-			•
LACK	Load accumulator immediate short	1	1	1	0	0	1	0		1	0	4-			k	<—			-
LACTT	Load accumulator with shift specified by T register	1	0	1	0	0	0	0		1	0	м	4			- D -			•
LALKT	Load accumulator long immediate with shift	2	1	1	0	1	<		s-		->	0	0	0	0	0	0	0	1
NEG [†]	Negate accumulator	1	1	1	0	0	1	1		1	0	0	0	1	0	0	0	1	1
NORMT	Normalize contents of accumulator	1	1	1	0	0	1	1		1	0	1	х	х	х	0	0	1	0
OR	OR with accumulator	1	0	1	0	0	1	1		0	1	м	◄			- D-			-
ORKT	OR immediate with accumulator with shift	2	1	1	0	1			s-		->	0	0	0	0	0	1	0	1
ROL	Rotate accumulator left	1	1	1	0	0	1	1		1	0	0	0	1	1	0	1	0	0
ROR	Rotate accumulator right	1	1	1	0	0	1	1		1	0	0	0	1	1	0	1	0	1
SACH	Store high accumulator with shift	1	0	1	1	0	1	4	_	x-	->	М	◄			- D -		•	-
SACL	Store low-order accumulator with shift	1	0	1	1	0	0	•		x-	>	М	◄			- D -			-
SBLK†	Subtract from accumulator long immediate with shift	2	1	1	0	1	•		s-		>	0	0	0	0	0	0	1	1
SFLT	Shift accumulator left	1	1	1	0	0	1	1		1	0	0	0	0	1	1	0	0	0
SFR [†]	Shift accumulator right	1	1	1	0	0	1	1		1	0	0	0	0	1	1	0	0	1
SUB	Subtract from accumulator with shift	1	0	0	0	1	←		s-		->	М	◄			- D -			-
SUBB	Subtract from accumulator with borrow	1	0	1	0	0	1	1		1	1	м	◄			D-			•
SUBC	Conditional subtract	1	0	1	0	0	0	1		1	1	м	◄			D-			→
SUBH	Subtract from high accumulator	1	0	1	0	0	0	1	(0	0	м	4			D-		•	•
SUBK	Subtract from accumulator short immediate	1	1	1	0	0	1	1	(0	1	4-			— k	(•
SUBS	Subtract from low accumulator with sign extension suppressed	1	0	1	0	0	0	1	(0	1	м	4			• D •			•

[†] These instructions are not included in the TMS320C1x instruction set.


SPRS010C-MAY 1987-REVISED DECEMBER 1992

	ACCUMULATOR ME	MORY RE	FER	ENC	E INS	STRU	JCTI	ONS										
мпемо	NIC DESCRIPTION	NO.				I	NSTI	RUCT	rioi	N BI	тс	ODE						
		Wonds	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SUBT†	Subtract from accumulator with shift specified by T register	1	0	1	0	0	0	1	1	0	м	•			D -			•
XOR	Exclusive-OR with accumulator	- 1	0	1	0	0	1	1	0	0	М	∢			D -			•
XORK†	Exclusive-OR immediate with accumulator with shift	2	1	1	0	1	 -	— s	;	->	0	0	0	0	0	1	1	0
ZAC	Zero accumulator	1	1	1	0	0	1	0	1	0	0	0	0	0	0	0	0	0
ZALH	Zero low accumulator and load high accumulator	1	0	1	0	0	0	0	0	0	М	∢			D -			•
ZALR	Zero low accumulator and load high accumulator with rounding	1	0	1	1	1	1	0	1	1	м				D -			->
ZALS	Zero accumulator and load low accumulator with sign extension suppressed	1	0	1	0	0	0	0	0	1	м	 -			D -			→
	AUXILIARY REGISTERS A	ND DATA	PAG	E PO	DINT	ER IN	NSTF	NUCT	ION	IS								
MNEMO	NIC DESCRIPTION	NO.				I	NSTI	RUCI	rioi	N BI	тС	ODE						
		WORDS	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADRK	Add to auxiliary register short immediate	1	0	1	1	1	1	1	1	0					к-			->
CMPR†	Compare auxiliary register with auxiliary register AR0	1	1	1	0	0	1	1	1	0	0	1	0	1	0	0∢	F CI	Λ-►
LAR	Load auxiliary register	1	0	0	1	1	0 <	€	R	>	м	•			- D			->
LARK	Load auxilliary register short immediate	1	1	1	0	0	0 <	•	R	->	•	•			- ĸ			->
LARP	Load auxilliary register pointer	1	0	1	0	1	0	1	0	1	1	0	0	0	1.	↓	R	->
LDP	Load data memory page pointer	1	0	1	0	1	0	0	1,	0	М	4			- D			->
LDPK	Load data memory page pointer immediate	1	1	1	0	0	1	0	0	4				DF	-			->
LRLK [†]	Load auxiliary register long immediate	2	1	1	0	1	0 •	€	R		• 0	0	0	0	0	0	0	0
MAR	Modify auxiliary register	1	0	1	٥	1	٥	1	0	1	м	•			- n			->
1	mouny automaty register		U U		v		v		-	-								
SAR	Store auxiliary register	1	0	1	1	1	0 •	•	R	•	м	4			- D			->

Table 3. TMS320C25 Instruction Set Summary (continued)

[†] These instructions are not included in the TMS320C1x instruction set.



SPRS010C-MAY 1987-REVISED DECEMBER 1992

	T REGISTER, P REGI	STER, AN	DMU	JLTIF	LY II	NSTR	RUCI	NOI	s									
MNEMO	NIC DESCRIPTION	NO.				I	NSTI	RUC	101	1 BI	тсс	DDE						
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
APAC	Add P register to accumulator	1	1	1	0	0	1	1	1	0	0	0	0	1	0	1	0	1
LPHT	Load high P register	1	0	1	0	1	0	0	1	1	м	4			- D			>
LT	Load T register	1	0	0	1	1	1	1	0	0	м	4			- D			
LTA	Load T register and accumulate previous product	1	0	0	1	1	1	1	0	1	М	4			- D			
LTD	Load T register, accumulate previous product, and move data	1	0	0	1	1	1	1	1	1	м	4			- D			->
LTP†	Load T register and store P register in accumulator	1	0	0	1	1	1	1	1	0	м	4			- D			->
LTST	Load T register and subtract previous product	1	0	1	0	1	1	0	1	1	м	•			- D			
MACT	Multiply and accumulate	2	0	1	0	1	1	1	0	1	м	4			- D			
MACDT	Multiply and accumulate with data move	2	0	1	0	1	1	1	0	0	м	4			- D			
MPY	Multiply (with T register, store product in P register)	1	0	0	1	1	1	0	0	0	м	4			- D			->
MPYA	Multiply and accumulate previous product	1	0	0	1	1	1	0	1	0	м	4			- D			>
MPYK	Multiply immediate	1	1	0	1	<	-				- 1	к –						>
MPYS	Multiply and subtract previous product	1	0	0	1	1	1	0	1	1	м	4			- D			->
MPYU	Multiply unsigned	1	1	1	0	0	1	1	1	1	м	◄			- D			->
PAC	Load accumulator with P register	1	1	1	0	0	1	1	1	0	0	0	0	1	0	1	0	0
SPAC	Subtract P register from accumulator	1	1	1	0	0	1	1	1	0	0	0	0	1	0	1	1	0
SPH	Store high P register	1	0	1	1	1	1	1	0	1	м	4			- D			->
SPL	Store low P register	1	0	1	1	1	1	1	0	0	м	4			- D			->
SPMT	Set P register output shift mode	1	1	1	0	0	1	1	1	0	0	0	0	0	1	0 '	€Ρ	M₽
SQRAT	Square and accumulate	1	0	0	1	1	1	0	0	1	М	4			- D			
SQRS†	Square and subtract previous product	1	0	1	0	1	1	0	1	0	м	◀			- D			->

Table 3. TMS320C25 Instruction Set Summary (continued)

[†] These instructions are not included in the TMS320C1x instruction set.



SPRS010C-MAY 1987-REVISED DECEMBER 1992

	BRAN	CH/CALL	INS	TRUC	CTIO	NS												
MNEMO	NIC DESCRIPTION	NO. WORDS					INS	TRUC	стіс	DN E	зіт (cor	DE					
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	Branch unconditionally	2	1	1	1	1	1	1	1	1	1		◀		-	D		->
BACCT	Branch to address specified by accumulator	1	1	1	0	0	1	1	1	0	0	0	1	0	0	1	0	1
BANZ	Branch on auxiliary register not zero	2	1	1	1	1	1	0	1	1	1		◀			D D		->
BBNZ†	Branch if TC bit ≠ 0	2	1	1	1	1	1	0	0	1	1		◀			D O		->
BBZ†	Branch if TC bit = 0	2	1	1	1	1	1	0	0	0	1		◀			D —		->
вс	Branch on carry	2	0	1	0	1	1	1	1	0	1		◀			D		->
BGEZ	Branch if accumulator ≥ 0	2	1	1	1	1	0	1	0	0	1		◀			D —		->
BGZ	Branch if accumulator > 0	2	1	1	1	1	0	0	0	1	1		◀		- 1	D—		->
BIOZ	Branch on I/O status = 0	2	1	1	1	1	1	0	1	0	1		◀			D		>
BLEZ	Branch if accumulator ≤ 0	2	1	1	1	1	0	0	1	0	1		◀			D —-		->
BLZ	Branch if accumulator < 0	2	1	1	1	1	0	0	1	1	1		<		- 1	D		->
BNC	Branch on no carry	2	0	1	0	1	1	1	1	1	1		<			D		>
BNVT	Branch if no overflow	2	1	1	1	1	0	1	1	1	1		<			D		
BNZ	Branch if accumulator ≠ 0	2	1	1	1	1	0	1	0	1	1		<		-	D		
вv	Branch on overflow	2	1	1	1	1	0	0	0	0	1		<			D O		
вz	Branch if accumulator = 0	2		1	1	1	0	1	1	0	1		◀			D		
CALA	Call subroutine indirect	1	1	1	0	0	1	1	1	0	0	0	1	0	0	1	0	0
CALL	Call subroutine	2	1	1	1	1	1	1	1	0	1	-	<u>ــــ</u>			D		
RET	Return from subroutine	1		1	0	0	1	1	1	0	0	0	1	0	0	1	1	0
	I/O AND D	DATA MEN	IOR	OP	ERA	TION	S			-		-			-			
								TOU										
MNEMO	NIC DESCRIPTION	NO. WORDS					1N5	TRUC			511 0							
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BLKDT	Block move from data memory to data memory	2	1	1	1	0	1	1	0	1	М		◀			D —		>
BLKPT	Block move from program memory to data memory	2	1	1	1	1	1	1	0	0	М		<			D		->
DMOV	Data move in data memory	1	0	1	0	1	0	1	1	0	М		◀			D —		-
FORT	Format serial port registers	1	1	1	0	0	1	1	1	0	0	0	0	0	1	1	1	FO
IN	Input data from port	1	1	0	0	0	-		PA		M		<			D —		
OUT	Output data to port	1	1	1	1	0			PA		M		◀		-	D		
RFSM	Reset serial port frame synchronization mode	1	1	1	0	0	1	1	1	0	0	0	1	1	0	1	1	0
RTXM	Reset serial port transmit mode	1	1	1	0	0	1	1	1	0	0	0	1	0	0	0	0	0
RXF [†]	Reset external flag	1	i	1	0	0	1	1	1	0	0	0	0	0	1	1	0	0
SFSM	Set serial port frame synchronization mode	1	1	1	0	0	1	1	1	0	0	0	1	1	0	1	1	1
STXM	Set serial port transmit mode	1	1	1	0	0	1	1	1	0	0	0	1	0	0	0	0	1
SXFT	Set external flag	1	1	1	0	0	1	1	1	0	0	0	0	0	1	1	0	1
TBLR	Table read		0	1	0	1	1	0	0	0	М	-	↓			D		
TBLW	Table write	1	0	1	0	1	1	0	0	1	М		◀			D		

Table 3. TMS320C25 Instruction Set Summary (continued)

[†] These instructions are not included in the TMS320C1x instruction set.



SPRS010C-MAY 1987-REVISED DECEMBER 1992

	CON	TROL INS	TRU	стю	NS													
	DESCRIPTION	NO.					INS	TRU	СТІ	ON	BIT	COI	DE					
	DESCRIPTION	WORDS	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
віт†	Test bit	1	1	0	0	1	4-	E	3 —	->	М	4			D-			•
вітт†	Test bit specified by T register	1	0	1	0	1	0	1	1	1	м	◄			D-			•
CNFDT	Configure block as data memory	1	1	1	0	0	1	1	1	0	0	0	0	0	0	1	0	0
CNFP†	Configure block as program memory	1	1	1	0	0	1	1	1	0	0	0	0	0	0	1	0	1
DINT	Disable interrupt	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	0	1
EINT	Enable interrupt	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	0	0
IDLE [†]	Idle until interrupt	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	1	1
LST	Load status register STO	1	0	1	0	1	0	0	0	0	м	◄			D-			•
LST1 [†]	Load status register ST1	1	0	1	0	1	0	0	0	1	м	4			D-			•
NOP	No operation	1	0	1	0	1	0	1	0	1	0	0	0	0	0	0	0	0
POP	Pop top of stack to low accumulator	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	0	1
POPDT	Pop top of stack to data memory	1	0	1	1	1	1	0	1	0	м	4			D-			•
PSHD [†]	Push data memory value onto stack	1	0	1	0	1	0	1	0	0	м	◄			D-			•
PUSH	Push low accumulator onto stack	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	0	0
RC	Reset carry bit	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	0	0
внм	Reset hold mode	1	1	1	0	0	1	1	1	0	0	0	1	1	1	0	0	0
ROVM	Reset overflow mode	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	1	0
RPTT	Repeat instruction as specified by data memory value	1	0	1	0	0	1	0	1	1	м	•			D-			►
RPTKT	Repeat instruction as specified by immediate value	1	1	1	0	0	1	0	1	1	•			— ĸ				•
RSXM [†]	Reset sign-extension mode	1	1	1	0	0	1	1	1	0	0	0	0	0	0	1	1	0
RTC	Reset test/control flag	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	1	0
sc	Set carry bit	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	0	1
знм	Set hold mode	1	1	1	0	0	1	1	1	0	0	0	1	1	1	0	0	1
SOVM	Set overflow mode	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	1	1
SST	Store status register ST0	1	0	1	1	1	1	0	0	0	м	◄			D-			•
SST1 [†]	Store status register ST1	1	0	1	1	1	1	0	0	1	м	4			D-			•
ssxm†	Set sign-extension mode	1	1	1	0	0	1	1	1	0	0	0	0	0	0	1	1	1
STC	Set test/control flag	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	1	1
TRAPT	Software interrupt	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	1	0

Table 3. TMS320C25 Instruction Set Summary (concluded)

 $\ensuremath{^\dagger}$ These instructions are not included in the TMS320C1x instruction set.



SPRS010C-MAY 1987-REVISED DECEMBER 1992

documentation support

Extensive documentation supports the second-generation TMS320 devices from product announcement through applications development. The types of documentation include data sheets with design specifications, complete user's guides, and 750 pages of application reports published in the book, *Digital Signal Processing Applications with the TMS320 Family* (SPRA012A). An application report, *Hardware Interfacing to the TMS320C25* (SPRA014A), is available for that device.

A series of DSP textbooks is being published by Prentice-Hall and John Wiley & Sons to support digital signal processing research and education. The TMS320 newsletter, *Details on Signal Processing*, is published quarterly and distributed to update TMS320 customers on product information. The TMS320 DSP bulletin board service provides access to large amounts of information pertaining to the TMS320 family.

Refer to the *TMS320 Family Development Support Reference Guide* (SPRU011B) for further information about TMS320 documentation. To receive copies of second-generation TMS320 literature, call the Customer Response Center at 1-800-232-3200.

specification overview

The electrical specifications for the TMS320C25, TMS320E25, and TMS320C25-50 are given in the following pages. Note that the electrical specifications for the TMS320E25 are identical to those for the TMS320C25, with the addition of EPROM-related specifications.



TMS320C25, TMS320E25 TMS320C25-33, TMS320C25-50

SPRS010C-MAY 1987-REVISED DECEMBER 1992

absolute maximum ratings over specified temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} [‡]	. -0.3 V to 7 V
Input voltage range: TMS320E25 pins 24 and 25	– 0.3 V to 15 V
All other inputs	. $-$ 0.3 V to 7 V
Output voltage range	. $-$ 0.3 V to 7 V
Continuous power dissipation	1.5 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	– 55°C to 150°C

 Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
 ‡ All voltage values are with respect to V_{SS}.

recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.75	5	5.25	V
VSS	Supply voltage			0		V
		All inputs except CLKIN/CLKX/CLKR/INT (0-2)	2.35		V _{CC} + 0.3	V
VIH	High-level input voltage	INT (0-2)	2.5		V _{CC} + 0.3	V
		CLKIN/CLKX/CLKR	3.5		V _{CC} + 0.3	V
		All inputs except MP/MC	- 0.3		0.8	V
VIL	Low-level input voltage	MP/MC	- 0.3		0.8	V
ЮН	High-level output current		1		300	μA
IOL	Low-level output current				2	mA
Τ.	Operating free air temperature	TMS320C25, TMS320E25	0		70	°C
'A	Operating nee-air temperature	TMS320C25GBA	- 40		85	°C

electrical characteristics over specified free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	TM TM TM	S320C2 S320C2 S320E2	5 5-50 5	тм	S320C2	5-33	UNIT
				MIN	TYP§	MAX	MIN	TYP§	MAX	
VOH	High-level output volta	ge	V _{CC} = MIN, I _{OH} = MAX	2.4	3		2.4	3		v
VOL	Low-level output voltag	je	V _{CC} = MIN, I _{OL} = MAX		0.3	0.6		0.3	0.6	v
١z	Three-state current		V _{CC} = MAX	-20		20	-20		20	μA
lį –	Input current		VI = VSS to VCC	-10		10	-10		10	μA
V		Normal			110	185		95	185	m A
_ vi∟	Low-levelinputvoltage	Idle/HOLD	$I_A = 0.C, V_{CC} = MAX, I_X = MAX$		50	100		40	100	mA
CI	Input capacitance				15			15		рF
CO	Output capacitance				15			15		pF

§ All typical values are at V_{CC} = 5 V, T_A = 25°.



Caution. This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions to be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground. Specific guidelines for handling devices of this type are contained in the publication "Guidelines for Handling Electrostatic-Discharge Sensitive (ESDS) Devices and Assemblies" available from Texas Instruments



SPRS010C-MAY 1987-REVISED DECEMBER 1992

CLOCK CHARACTERISTICS AND TIMING

The TMS32025 can use either its internal oscillator or an external frequency source for a clock.

internal clock option

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN (see Figure 2). The frequency of CLKOUT1 is one-fourth the crystal fundamental frequency. The crystal should be either fundamental or overtone mode, and parallel resonant, with an effective series resistance of 30 Ω , a power dissipation of 1 mW, and be specified at a load capacitance of 20 pF. Note that overtone crystals require an additional tuned LC circuit.

	PARAMETER	TEST CONDITIONS	TM	S320C2	5 5	тмз	320C25	-33	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
f _X	Input clock frequency	T _A = 0°C to 70°C	6.7		40.96	6.7		33.0	MHz
f _{xs}	Serial port frequency	T _A = 0°C to 70°C	0†		5.12	0†		4.125	MHz
C1, C2		$T_A = 0^{\circ}C$ to $70^{\circ}C$		10			10		рF

[†] The serial port was tested at a minimum frequency of 1.25 MHz. However, the serial port was fully static but will properly function down to f_{sx} = 0 Hz.



Figure 2. Internal Clock Option

external clock option

An external frequency source can be used by injecting the frequency directly into X2/CLKIN with X1 left unconnected. The external frequency injected must conform to the specifications listed in the following table.

switching characteristics over recommended operating conditions (see Note 1)

	PARAMETER	TM TM	S320C2	25 25	TMS	-33	UNIT	
		MIN	TYP	MAX	MIN	TYP	MAX	
^t c(C)	CLKOUT1/CLKOUT2 cycle time	97.7		597	121.2		597	ns
^t c(CIH-C)	CLKIN high to CLKOUT1/CLKOUT2/STRB high/low	5		30	5		30	ns
tf(C)	CLKOUT1/CLKOUT2/STRB fall time			5			5	ns
^t r(C)	CLKOUT1/CLKOUT2/STRB rise time			5			5	ns
^t w(CL)	CLKOUT1/CLKOUT2 low pulse duration	2Q – 8	2Q	2Q + 8	2Q – 8	2Q	2Q + 8	ns
^t w(CH)	CLKOUT1/CLKOUT2 high pulse duration	2Q – 8	2Q	2Q + 8	2Q – 8	2Q	2Q + 8	ns
^t d(C1-C2)	CLKOUT1 high to CLKOUT2 low; CLKOUT2 high to CLKOUT1 high; etc.	Q – 5	Q	Q + 5	Q – 5	Q	Q + 5	ns
NOTE 1: Q	$= 1/4t_{C(C)}$.							



SPRS010C-MAY 1987-REVISED DECEMBER 1992

timing requirements over recommended operating conditions (see Note 1)

		TN TN	IS320C2 IS320E2	5 5	тмз	320C25	-33	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
tc(CI)	CLKIN cycle time	24.4		150	30.3		150	ns
^t f(CI)	CLKIN fall time			5†			5†	ns
^t r(CI)	CLKIN rise time			5†			5†	ns
^t w(CIL)	CLKIN low pulse duration, $t_{C(CI)} = 50$ ns (see Note 2)	20			20			ns
^t w(CIH)	CLKIN high pulse duration, $t_{C(CI)} = 50$ ns (see Note 2)	20			20			ns
t _{su(S)}	SYNC setup time before CLKIN low	5		Q – 8	5		Q – 8	ns
^t h(S)	SYNC hold time from CLKIN low	8			8			ns

[†] Value derived from characterization data and not tested.

NOTES: 1. $Q = 1/4t_{C(C)}$. 2. CLKIN duty cycle [$t_{r(CI)} + t_{w(CIH)}$]/ $t_{c(CI)}$ must be within 40-60%.





Shown above is a crystal oscillator circuit suitable for providing the input clock signal to the TMS320C25, TMS320E25, and TMS320C25-33. Please refer to "Hardware Interfacing to the TMS320C2x", in Digital Signal Processing Applications with the TMS320 Family, Volume 2 (document number SPRA016) for details on circuit operation.



Figure 4. Test Load Circuit



SPRS010C-MAY 1987-REVISED DECEMBER 1992



Figure 5. Voltage Reference Levels

MEMORY AND PERIPHERAL INTERFACE TIMING

switching characteristics over recommended operating conditions (see Note 1)

	PARAMETER	MIN	TYP	MAX	UNIT
^t d(C1-S)	STRB from CLKOUT1 (if STRB is present)	Q – 6	Q	Q + 6	ns
^t d(C2-S)	CLKOUT2 to STRB (if STRB is present)	- 6	0	6	ns
^t su(A)	Address setup time before STRB low (see Note 3)	Q – 12			ns
^t h(A)	Address hold time after STRB high (see Note 3)	Q – 8			ns
^t w(SL)	STRB low pulse duration (no wait states, see Note 4)	2Q – 5		2Q + 5	ns
^t w(SH)	STRB high pulse duration (between consecutive cycles, see Note 4)	2Q – 5		2Q + 5	ns
^t su(D)W	Data write setup time before STRB high (no wait states)	2Q – 20			ns
^t h(D)W	Data write hold time from STRB high	Q – 10	Q		ns
^t en(D)	Data bus starts being driven after STRB low (write cycle)	0†			ns
^t dis(D)	Data bus three-state after STRB high (write cycle)		Q	Q + 15†	ns
^t d(MSC)	MSC valid from CLKOUT1	- 12	0	12	ns
^t dis(D) ^t d(MSC)	Data bus three-state after STRB high (write cycle) MSC valid from CLKOUT1	- 12	Q 0	Q + 15† 12	ns ns

[†] Value derived from characterization data and not tested.

NOTES: 1. $Q = 1/4t_{C(C)}$.

3. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as "address".

 Delays between CLKOUT1/CLKOUT2 edges and STRB edges track each other, resulting in tw(SL) and tw(SH) being 2Q with no wait states.

timing requirements over recommended operating conditions (see Note 1)

		MIN	NOM	MAX	UNIT
^t a(A)	Read data access time from address time (read cycle, see Notes 3 and 5)			3Q - 35	ns
^t su(D)R	Data read setup time before STRB high	23			ns
^t h(D)R	Data read hold time from STRB high	0			ns
^t d(SL-R)	READY valid after STRB low (no wait states)			Q – 20	ns
^t d(C2H-R)	READY valid after CLKOUT2 high			Q – 20	ns
^t h(SL-R)	READY hold time after STRB low (no wait states)	Q + 3			ns
^t h(C2H-R)	READY hold after CLKOUT2 high	Q + 3			ns
^t d(M-R)	READY valid after MSC valid			2Q – 25	ns
^t h(M-R)	READY hold time after MSC valid	0			ns

NOTES: 1. $Q = 1/4t_{C(C)}$.

3. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as "address".

5. Read data access time is defines as $t_a(A) = t_{SU}(A) + t_{W}(SL) - t_{SU}(D)R$.



SPRS010C-MAY 1987-REVISED DECEMBER 1992

RS, INT, BIO, AND XF TIMING

switching characteristics over recommended operating conditions (see Notes 1 and 6)

	PARAMETER	MIN	TYP	MAX	UNIT
^t d(RS)	CLKOUT1 low to reset state entered			22†	ns
^t d(IACK)	CLKOUT1 to IACK valid	- 6	0	12	ns
^t d(XF)	XF valid before falling edge of STRB	Q — 15			ns

NOTES: 1. $Q = 1/4t_{C(C)}$

 RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagrams will occur.

timing requirements over recommended operating conditions (see Notes 1 and 6)

		MIN	NOM	MAX	UNIT
^t su(IN)	INT/BIO/RS setup before CLKOUT1 high	32			ns
^t h(IN)	INT/BIO/RS hold after CLKOUT1 high	0			ns
^t f(IN)	INT/BIO fall time			8†	ns
^t w(IN)	INT/BIO low pulse duration	^t c(C)			ns
^t w(RS)	RS low pulse duration	³ tc(C)			ns

[†] Value derived from characterization data and not tested.

NOTES: 1. $Q = 1/4t_{C(C)}$.

6. RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagrams will occur.

HOLD TIMING

switching characteristics over recommended operating conditions (see Note 1)

	PARAMETER	MIN	TYP	MAX	UNIT
^t d(C1L-AL)	HOLDA low after CLKOUT1 low	0		10	ns
^t dis(AL-A)	HOLDA low to address three-state	~	0†		ns
^t dis(C1L-A)	Address three-state after CLKOUT1 low (HOLD mode, see Note 7)			20†	ns
^t d(HH-AH)	HOLD high to HOLDA high			25	ns
^t en(A-C1L)	Address driven before CLKOUT1 low (HOLD mode, see Note 7)			8†	ns

[†] Value derived from characterization data and not tested.

NOTES: 1. $Q = 1/4t_{C(C)}$.

7. A15-A0, PS, DS, IS, STRB, and R/W timings are all included in timings referenced as "address."

timing requirements over recommended operating conditions (see Note 1)

	MIN	NOM	MAX	UNIT
^t d(C2H-H) HOLD valid after CLKOUT2 high			Q – 24	ns

NOTES: 1. $Q = 1/4t_{C(C)}$.



SPRS010C-MAY 1987-REVISED DECEMBER 1992

SERIAL PORT TIMING

switching characteristics over recommended operating conditions (see Note 1)

	PARAMETER	MIN	TYP	MAX	UNIT
^t d(CH-DX)	DX valid after CLKX rising edge (see Note 8)			75	ns
^t d(FL-DX)	DX valid after FSX falling edge (TXM = 0, see Note 8)			40	ns
^t d(CH-FS)	FSX valid after CLKX rising edge (TXM = 1)			40	ns

NOTES: 1. Q = $1/4t_{C(C)}$. 8. The last occurrence of FSX falling and CLKX rising.

timing requirements over recommended operating conditions (see Note 1)

		ТМ ТМ	S320C2	5 5	TMS320C25-33		UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	
^t c(SCK)	Serial port clock (CLKX/CLKR) cycle time [†]	200			242			ns
^t f(SCK)	Serial port clock (CLKX/CLKR) fall time			25‡			25‡	ns
^t r(SCK)	Serial port clock (CLKX/CLKR) rise time			25‡			25‡	ns
^t w(SCK)	Serial port clock (CLKX/CLKR) low pulse duration (see Note 9)	80			97			ns
^t w(SCK)	Serial port clock (CLKX/CLKR) high pulse duration (see Note 9)	80			97			ns
t _{su(FS)}	FSX/FSR setup time before CLKX/CLKR falling edge (TXM = 0)	18			18			ns
^t h(FS)	FSX/FSR hold time after CLKX/CLKR falling edge (TXM = 0)	20			20			ns
^t su(DR)	DR setup time before CLKR falling edge	10			10			ns
^t h(DR)	DR hold time after CLKR falling edge	20			20			ns

[†] The serial port was tested at a minimum frequency of 1.25 MHz. However, the serial port was fully static but will properly function down to $f_{SX} = 0$ Hz.

[‡] Value derived from characterization data and not tested.

NOTES: 1. $Q = 1/4t_{C(C)}$.

9. The duty cycle of the serial port clock must be within 40-60%.



EPROM PROGRAMMING

absolute maximum ratings over specified temperature range (unless otherwise noted)[†]

Supply voltage range, V _{PP} ‡	 – 0.6 V to 15 V
Input voltage range on pins 24 and 25	 - 0.3 V to 15 V

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[‡] All voltage values are with respect to GND.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Programming mode supply voltage (see Note 11)		6		V
Vcc	Read mode supply voltage	4.75	5	5.25	V
VPP	Programming mode supply voltage	12	12.5	13	v
VPP	Read mode supply voltage (see Note 10)		Vcc		V

NOTES: 10. Vpp can be connected to V_{CC} directly (except in the program mode). V_{CC} supply current in this case would be I_{CC} + I_{PP}. During programming, V_{PP} must be maintained at 12.5 V (± 0.25 V).

11. V_{CC} must be applied before or at the same time as V_{PP} and removed after or at the same time as V_{PP}. This device must not be inserted into or removed from the board when V_{PP} or V_{CC} is applied.

electrical characteristics over specified temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP§	MAX	UNIT
IPP1	Vpp supply current	VPP = V _{CC} = 5.25 V			100	μA
IPP2	Vpp supply current (during program pulse)	Vpp = 13 V		30	50	mA
3						

§ All typical values for I_{CC} are at V_{CC} = 5 V, T_A = 25°C.

recommended timing requirements for programming, T_A = 25°C, V_{CC} = 6 V, V_{PP} = 12.5 V (see Notes 12 and 13)

		MIN	NOM	MAX	UNIT
^t w(IPGM)	Initial program pulse duration	0.95	1	1.05	ms
^t w(FPGM)	Final pulse duration	2.85		78.75	ms
^t su(A)	Address setup time	2			μs
^t su(E)	Ē setup time	2			μs
t _{su(G)}	G setup time	2			μs
^t dis(G)	Output disable time from \overline{G}	0		130¶	ns
^t en(G)	Output enable time from \overline{G}			150¶	ns
t _{su(D)}	Data setup time	2			μS
^t su(VPP)	Vpp setup time	2			μS
tsu(VCC)	V _{CC} setup time	2			μs
t _{h(A)}	Address hold time	0			μs
th(D)	Data hold time	2			μS

[¶] Value derived from characterization data and not tested.

NOTES: 12. For all switching characteristics and timing measurements, input pulse levels are 0.4 V to 2.4 V and Vpp = 12.5 V ± 0.5 V during programming.

13. Common test conditions apply for tdis(G) except during programming.



SPRS010C-MAY 1987-REVISED DECEMBER 1992

absolute maximum ratings over specified temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} [‡]	– 0.3 V to 7 V
Input voltage range	- 0.3 V to 7 V
Output voltage range	- 0.3 V to 7 V
Continuous power dissipation	1.5 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	- 55°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. [‡] All voltage values are with respect to VSS.

recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.75	5	5.25	V
VSS	Supply voltage			0		V
		INTO-INT2	2.5			V
VIH	High-level input voltage	CLKIN, CLKX, CLKR	3.5			V
		Other inputs	2.35			V
	Low-level input voltage CLKIN Other inputs	MP/MC			0.8	V
VIL		CLKIN			0.8	V
				0.8	V	
ЮН	High-level output current				300	μA
IOL	Low-level output current				2	mA
ТА	Operating free-air temperature		0		70	°C

electrical characteristics over specified free-air temperature range (unless otherwise noted)

	PARAMETE	R	TEST CONDITIONS	MIN	TYP§	MAX	UNIT
Voн	High-level output vo	Itage	V _{CC} = MIN, I _{OH} = MAX	2.4			V
VOL	Low-level output vol	tage	V _{CC} = MIN, I _{OL} = MAX			0.6	V
١z	High-impedance cu	rrent	V _{CC} = MAX	- 20	_	20	μΑ
Ц	Input current		VI = VSS to VCC	- 10		10	μA
1.0.0	Supply surrent	Normal			110	185	
	Supply current	Idie, HOLD	Idle, HOLD		50	100	IIIA
CI	Input capacitance				15		pF
CO	Output capacitance				15		pF

§ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



CLOCK CHARACTERISTICS AND TIMING

The TMS320C25-50 can use either its internal oscillator or an external frequency source for a clock.

internal clock option

The internal oscillator is enabled by connecting a crystal across X1 and X2, CLKIN. The frequency of CLKOUT1 is one-fourth the crystal fundamental frequency. The crystal should be in either fundamental or overtone mode, and parallel resonant, with an effective series resistance of 30Ω , a power dissipation of 1 mW, and be specified at a load capacitance of 20 pF. Note that overtone crystals require an additional tuned LC circuit.

	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
f _X	Input clock frequency	T _A = 0°C to 70°C	6.7		51.2	MHz
f _{sx}	Serial port frequency	T _A = 0°C to 70°C	0		6.4	MHz
C1, C2		$T_A = 0^{\circ}C$ to $70^{\circ}C$		10		рF

[†] The serial port was tested at a minimum frequency of 1.25 MHz. However, the serial port was fully static but will properly function down to f_{SX} = 0 Hz.



Figure 6. Internal Clock Option

external clock option

An external frequency source can be used by injecting the frequency directly into X2/CLK, with X1 left unconnected. The external frequency injected must conform to specifications listed in the following table.

switching characteristics over recommended operating conditions (see Note 1)

		MIN	NOM	MAX	UNIT
^t c(C)	CLKOUT1, CLKOUT2 cycle time	78.13		597	ns
td(CIH-C)	CLKIN high to CLKOUT1, CLKOUT2, STRB high, low	5		27	ns
^t f(C)	CLKOUT1, CLKOUT2, STRB fall time		-	4	ns
^t r(C)	CLKOUT1, CLKOUT2, STRB rise time			4	ns
^t w(CL)	CLKOUT1, CLKOUT2, STRB low pulse duration	2Q - 7	2	2Q + 3	ns
^t w(CH)	CLKOUT1, CLKOUT2, STRB high pulse duration	2Q – 3	2	2Q + 7	ns
td(C1-C2)	CLKOUT1 high to CLKOUT2 low, CLKOUT2 high to CLKOUT1 high, etc.	Q – 5		Q + 5	ns
NOTE 1. O					

NOTE 1: Q = 1/4 t_{c(C)}



TMS320C25-50



Figure 7. External Clock Option

timing requirements over recommended operating conditions (see Note 1)

		MIN	NOM I	MAX	UNIT
^t c(Cl)	CLKIN cycle time	19.53		150	ns
tf(CI)	CLKIN fall time			5†	ns
^t r(CI)	CLKIN rise time			5†	ns
^t w(CIL)	CLKIN low pulse duration, t _{C(CI)} = 50 ns (see Note 2)	20			ns
^t w(CIH)	CLKIN high pulse duration, t _{c(CI)} = 50 ns (see Note 2)	20			ns
^t su(S)	SYNC setup time before CLKIN low	4	C	2-4	ns
^t h(S)	SYNC hold time from CLKIN low	4			ns

[†] Value derived from characterization data and not tested.

NOTES: 1. Q = 1/4 t_C(C) 2. CLKIN duty cycle [t_r(CI) + t_w(CIH)]/t_C(CI) must be within 40-60%.



MEMORY AND PERIPHERAL INTERFACE TIMING

switching characteristics over recommended operating conditions (see Note 1)

	PARAMETER	MIN	TYP	MAX	UNIT
td(C1-S)	STRB from CLKOUT (if STRB is present)	Q – 5		Q + 3	ns
^t d(C2-S)	CLKOUT2 to STRB (if STRB is present)	-2		5	ns
^t su(A)	Address setup time before STRB low (see Note 3)	Q 11			ns
^t h(A)	Address hold time after STRB high (see Note 3)	Q – 4			ns
^t w(SL)	STRB low pulse duration (no wait states, see Note 4)	2Q – 5		2Q + 2	ns
^t w(SH)	STRB high pulse duration (between consecutive cycles, see Note 4)	2Q – 2		2Q + 5†	ns
^t su(D)W	Data write setup time before STRB high (no wait)	2Q 17			ns
^t h(D)W	Data write hold time from STRB high	Q – 5			ns
^t en(D)	Data bus starts being driven after STRB low (write)	0†			ns
^t dis(D)	Data bus high-impedance state after STRB high, (write)		Q	Q + 15†	ns
^t d(MSC)	MSC valid from CLKOUT1	-2		9	ns

[†] Value derived from characterization data and not tested.

NOTES: 1. $Q = 1/4t_{C(C)}$.

A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as "address".
 Delay between CLKOUT1, CLKOUT2, and STRB edges track each other, resulting in tw(SL) and tw(SH) being 2Q with no wait state

timing requirements over recommended operating conditions (see Note 1)

	······································	MIN	NOM	MAX	UNIT
ta(A)	Read data access time from address time (see Notes 3 and 5)			3Q - 30	ns
^t su(D)R	Data read setup time before STRB high	19			ns
^t h(D)R	Data read hold time from STRB high	0			ns
^t d(SL-R)	READY valid after STRB low (no wait states)			Q – 21	ns
^t d(C2H-R)	READY valid after CLKOUT2 high			Q – 21	ns
^t h(SL-R)	READY hold time after STRB low (no wait states)	Q – 1			ns
^t h(C2H-R)	READY valid after CLKOUT2 high	Q – 1			ns
^t d(M-R)	READY valid after MSC valid			2Q - 24	ns
^t h(M-R)	READY hold time after MSC valid	0			ns

NOTES: 1. $Q = 1/4t_{C(C)}$.

3. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as "address".

5. Read data access time is defined as $t_a(A) = t_{su}(A) + t_w(SL) - t_{su}(D)R$.



SPRS010C-MAY 1987-REVISED DECEMBER 1992

RS, INT, BIO, AND XF TIMING

switching characteristics over recommended operating conditions (see Notes 1 and 14)

	PARAMETER	MIN	TYP	MAX	UNIT
^t d(RS)	CLKOUT1 low to reset state entered			22†	ns
^t d(IACK)	CLKOUT1 to IACK valid	- 5		7	ns
td(XF)	XF valid before falling edge of STRB	Q – 8			ns

[†] Value derived from characterization data and not tested.

NOTES: 1. $Q = 1/4 t_{C(C)}$

14. RS, INT, BIO are asynchronous inputs and can occur at any time during a clock cycle.

timing requirements over recommended operating conditions (see Notes 1 and 14)

		MIN	NOM	MAX	UNIT
^t su(IN)	INT, BIO, RS setup before CLKOUT1 high	25			ns
^t h(IN)	INT, BIO, RS hold after CLKOUT1 high	0			ns
^t f(IN)	INT, BIO fall time			8†	ns
^t w(IN)	INT, BIO low pulse duration	^t c(C)			ns
^t w(RS)	RS low pulse duration	3t _{c(C)}			ns

[†] Value derived from characterization data and not tested.

NOTES: 1. Q = 1/4 t_{C(C)}

15. RS, INT, BIO are asynchronous inputs and can occur at any time during a clock cycle.

HOLD TIMING

switching characteristics over recommended operating conditions (see Note 1)

PARAMETER	MIN	TYP	MAX	UNIT
HOLDA low after CLKOUT1 low	1†		11	ns
HOLDA low to address high-impedance		0†		ns
Address high-impedance after CLKOUT1 low (HOLD mode, see Note 7)			20†	ns
HOLD high to HOLDA high			19	ns
Address driven before CLKOUT1 low (HOLD mode, see Note 7)			8†	ns
	PARAMETER HOLDA low after CLKOUT1 low HOLDA low to address high-impedance Address high-impedance after CLKOUT1 low (HOLD mode, see Note 7) HOLD high to HOLDA high Address driven before CLKOUT1 low (HOLD mode, see Note 7)	PARAMETER MIN HOLDA low after CLKOUT1 low 1 [†] HOLDA low to address high-impedance 1 Address high-impedance after CLKOUT1 low (HOLD mode, see Note 7) 1 HOLD high to HOLDA high 1 Address driven before CLKOUT1 low (HOLD mode, see Note 7) 1	PARAMETER MIN TYP HOLDA low after CLKOUT1 low 1 [†] 1 [†] HOLDA low to address high-impedance 0 [†] 0 [†] Address high-impedance after CLKOUT1 low (HOLD mode, see Note 7) - - HOLDA high - - - Address driven before CLKOUT1 low (HOLD mode, see Note 7) - -	PARAMETER MIN TYP MAX HOLDA low after CLKOUT1 low 11 11 11 HOLDA low to address high-impedance 01 01 01 01 Address high-impedance after CLKOUT1 low (HOLD mode, see Note 7) 01 201 10 HOLD high to HOLDA high 11 10 10 10 10 Address driven before CLKOUT1 low (HOLD mode, see Note 7) 11 10 10 10

[†] Value derived from characterization data and not tested.

NOTES: 1. Q = 1/4 t_{c(C)}

7. A15-A0, PS, DS, IS, STRB, and R/W timings are all included in timings referenced as "address".

timing requirements over recommended operating conditions (see Note 1)

	MIN	NOM	MAX	UNIT
td(C2H-H) HOLD valid after CLKOUT2 high			Q – 19	ns

NOTE 1: Q = 1/4 t_{c(C)}



SERIAL PORT TIMING

switching characteristics over recommended operating conditions (see Note 1)

	PARAMETER	м	Ν ΤΥΡ	MAX	UNIT
td(CH-DX)	DX valid after CLKX rising edge (see Note 8)			75	ns
^t d(FL-DX)	DX valid after falling edge (TXM = 0, see Note 8)			40	ns
td(CH-FS)	FSX valid after CLKX raising edge (TXM = 1)			40	ns

NOTES: 1. Q = $1/4 t_{C(C)}$ 8. The last occurrence of FSX falling and CLKX rising.

timing requirements over recommended operating conditions (see Note 1)

		MIN	NOM	MAX	UNIT
^t c(SCK)	Serial port clock (CLKX/CLKR) cycle time [†]	160			ns
^t f(SCK)	Serial port clock (CLKX/CLKR) fall time			25‡	ns
tr(SCK)	Serial port clock (CLKX/CLKR) rise time			25‡	ns
tw(SCK)	Serial port clock (CLKX/CLKR) low or high pulse duration (see Note 9)	64			ns
^t su(FS)	FSX or FSR setup time before CLKX, CLKR falling edge (TXM = 0)	5			ns
^t h(FS)	FSX or FSR hold time before CLKX, CLKR falling edge (TXM = 0)	10			ns
^t su(DR)	DR setup time before CLKR falling edge	5			ns
th(DR)	DR hold time after CLKR falling edge	10			ns

[†] The serial port was tested at a minimum frequency of 1.25 MHz. However, the serial port was fully static but will properly function down to $f_{SX} = 0$ Hz. ‡ Value derived from characterization data and not tested.

NOTES: 1. $Q = 1/4 t_{C(C)}$ 9. The cycle of the serial port must be within 40%-60%.



SPRS010C-MAY 1987-REVISED DECEMBER 1992

PARAMETER MEASUREMENT INFORMATION

This section contains all the timing diagrams for the TMS320 second-generation devices. Refer to the top corner of page for the specific device.

Timing measurements are referenced to and from a low voltage of 0.8 voltage and a high voltage of 2 volts, unless otherwise noted.



Figure 8. Clock Timing



SPRS010C-MAY 1987-REVISED DECEMBER 1992



PARAMETER MEASUREMENT INFORMATION

Figure 9. Memory Read Timing



SPRS010C-MAY 1987-REVISED DECEMBER 1992



Figure 10. Memory Write Timing



SPRS010C-MAY 1987-REVISED DECEMBER 1992



Figure 11. One Wait-State Memory Access Timing



SPRS010C-MAY 1987-REVISED DECEMBER 1992



 \dagger Control signals are $\overline{\text{DS}},\,\overline{\text{IS}},\,\text{R/W},\,\text{and XF}.$

[‡] Serial port controls are DX and FSX.

Figure 12. Reset Timing



SPRS010C-MAY 1987-REVISED DECEMBER 1992



Figure 14. Serial Port Receive Timing



SPRS010C-MAY 1987-REVISED DECEMBER 1992



Figure 15. Serial Port Transmit Timing



TMS320C25

SPRS010C-MAY 1987-REVISED DECEMBER 1992



Figure 17. External Flag Timing



TMS320C25

SPRS010C-MAY 1987-REVISED DECEMBER 1992



+ HOLD is an asynchronous input and can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise, a delay of one CLKOUT2 cycle will occur.

Figure 18. HOLD Timing (Part A)



TMS320C25

SPRS010C-MAY 1987-REVISED DECEMBER 1992



[†] HOLD is an asynchronous input and can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise, a delay of one CLKOUT2 cycle will occur.

Figure 19. HOLD Timing (Part B)



SPRS010C-MAY 1987-REVISED DECEMBER 1992



TYPICAL SUPPLY CURRENT CHARACTERISTICS FOR TMS320C25

TMS320C25FNL (PLCC) reflow soldering precautions

Recent tests have identified an industry-wide problem experienced by surface mounted devices exposed to reflow soldering temperatures. This problem involves a package cracking phenomenon sometimes experienced by large (e.g., 68-lead) plastic leaded chip carrier (PLCC) packages during surface mount manufacturing. This phenomenon occur if the TMS320C25FNL is exposed to uncontrolled levels of humidity prior to reflow solder. This moisture can flash to steam during solder reflow, causing sufficient stress to crack the package and compromise device integrity. If the TMS320C25FNL is being socketed, *no* special handling precautions are required. In addition, once the device is soldered into the board, *no* special handling precautions are required.

In order to minimize moisture absorption, TI ships the TMS320C25FNL in "dry pack" shipping bags with a RH indicator card and moisture-absorbing desiccant. These moisture-barrier shipping bags will adequately block moisture transmission to allow shelf storage for 12 months from date of seal when stored at less than 60% relative humidity (RH) and less than 30°C. Devices may be stored outside the sealed bags indefinitely if stored at less than 25% RH and 30°C.

Once the bag seal is broken, the devices should be stored at less than 60% RH and 30 °C as well as reflow soldered within two days of removal. In the event that either of the above conditions is not met, TI recommends these devices be baked in a clean oven at 125 °C and 10% maximum RH for 24 hours. This restores the devices to their "dry packed" moisture level.

NOTE

Shipping tubes will not withstand the 125°C baking process. Devices should be transferred to a metal tray or tube before baking. Standard ESD precautions should be followed.

In addition, TI recommends that the reflow process not exceed two solder cycles and the temperature not exceed 220°C.

If you have any additional questions or concerns, please contact your local TI representative.



SPRS010C-MAY 1987-REVISED DECEMBER 1992

MECHANICAL DATA

68-pin GB grid array ceramic package (TMS320C25)





SPRS010C-MAY 1987-REVISED DECEMBER 1992

68-lead plastic leaded chip carrier package (TMS320C25, TMS320C25-33, and TMS320C25-50)



NOTES: A. Centerline of center pin, each side, is within 0,10 (0.004) of package centerline as determined by this dimension. B. Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side.





MECHANICAL DATA

68-lead FZ CER-QUAD, ceramic leaded chip carrier package (TMS320E25 only)

This hermetically-sealed chip carrier package consists of a ceramic base, ceramic cap, and a 68-lead frame. Hermetic sealing is accomplished with glass. The FZ package is intended for both socket- or surface-mounting. Having a Sn/Pb ratio of 60/40, the tin/lead-coated leads do not require special cleaning or processing when being surface-mounted. The 28-pin package is shown in the illustration; refer to the table below for 68-pin package dimensions.



B. Centerline of center pin, each side, is within 0,10 (0.004) of package centerline as determined by dimension B.

C. Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side.

D. The lead contact points are within 0,15 (0.006) of being planar.



SPRS010C-MAY 1987-REVISED DECEMBER 1992

programming the TMS320E25 EPROM cell

The TMS320E25 includes a 4K × 16-bit EPROM, implemented from an industry-standard EPROM cell, to perform prototyping and early field testing and to achieve low-volume production. When used with a 4K-word masked-ROM TMS320C25, the TMS320E25 yields a high-volume, low-cost production as a result of more migration paths for data. An EPROM adapter socket (part # TMDX3270120), shown in Figure 20, is available to provide 68-pin to 28-pin conversion for programming the TMS320E25.



Figure 20. EPROM Adapter Socket

Key features of the EPROM cell include standard programming and verification. For security against copyright violations, the EPROM cell features an internal protection mechanism to prevent proprietary code from being read. The protection feature can be used to protect reading the EPROM contents. This section describes erasure, fast programming and verification, and EPROM protection and verification.

fast programming and verification

The TMS320E25 EPROM cell is programmed using the same family and device codes as the TMS27C64 8K × 8-bit EPROM. The TMS27C64 EPROM series are ultraviolet-light erasable, electrically programmable read-only memories, fabricated using HVCMOS technology. The TMS27C64 is pin-compatible with existing 28-pin ROMs and EPROMs. The TMS320E25, like the TMS27C64, operates from a single 5-V supply in the read mode; however, a 12.5-V supply is needed for programming. All programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random. When programmed in blocks, the data is loaded into the EPROM cell one byte at a time, the high byte first and the low byte second.



TMS320E25

SPRS010C-MAY 1987-REVISED DECEMBER 1992

Figure 21 shows the wiring conversion to program the TMS320E25 using the 28-pin pinout of the TMS27C64. The pin nomenclature table provides a description of the TMS27C64 pins. The code to be programmed into the device should be serial mode. The TMS320E25 uses 13 address lines to address the 4K-word memory in byte format.



Pin Nomenclature (TMS320E25)

SIGNALS	I/O	DEFINITION
A12 (MSB)-A0 (LSB)	1	On-chip EPROM programming address lines
CLIN		Clock oscillator input
Ē	1	EPRCM chip select
EPT		EPROM test mode select
G	1	EPROM read/verify select
GND	1	Ground
PGM	1	EPROM write/program select
Q8 (MSB)–Q1 (LSB)	I/O	Data lines for byte-wide programming of on-chip 8K bytes of EPROM
RS		Reset for initializing the device
Vcc	1	5-V power supply
VPP	I	12.5-V power supply

Figure 21. TMS320E25 EPROM Conversion to TMS27C64 EPROM Pinout



SPRS010C-MAY 1987-REVISED DECEMBER 1992

Table 4 shows the programming levels required for programming, verifying and reading the EPROM cell. The paragraphs following the table describe the function of each programming level.

SIGNAL NAME†	TMS320E25 PIN	TMS27C64 PIN	PROGRAM	PROGRAM VERIFY	PROGRAM INHIBIT	READ	OUTPUT DISABLE
Ē	22	20	VIL	VIL	VIH	VIL	VIL
G	42	22	VIH	PULSE	X	PULSE	VIH
PGM	41	27	PULSE	VIH	X	VIH	VIH
VPP	25	1	VPP	VPP	VPP	Vcc	Vcc
Vcc	61,35	28	V _{CC+1}	VCC+1	V _{CC+1}	Vcc	Vcc
VSS	27,44,10	14	VSS	VSS	VSS	V _{SS}	V _{SS}
CLKIN	52	14	VSS	VSS	V _{SS}	V _{SS}	V _{SS}
RS	65	14	VSS	V _{SS}	V _{SS}	VSS	V _{SS}
EPT	24	26	VSS	VSS	V _{SS}	VSS	V _{SS}
Q1-Q8	18-11	11-13,15-19	D _{IN}	QOUT	HI-Z	QOUT	HI-Z
A12-A10	40-38	2,23,21,	ADDR	ADDR	х	ADDR	х
A9-A7	37,36,34	24,25,3	ADDR	ADDR	х	ADDR	X
A6	33	4	ADDR	ADDR	х	ADDR	х
A5	32	5	ADDR	ADDR	х	ADDR	X
A4	31	6	ADDR	ADDR	x	ADDR	x
A3-A0	30-28,26	7-10	ADDR	ADDR	x	ADDR	x

Table 4.	TMS320E25	Programming	Mode Levels
----------	-----------	-------------	-------------

† In accordance with TMS27C64.

LEGEND:

 V_{IH} = TTL high level; V_{IL} = TTL low level; ADDR = byte address bit

 $V_{PP} = 12.5 \text{ V} \pm 0.5 \text{ V}; V_{CC} = 5 \pm 0.25 \text{ V}; \text{ X} = \text{don't care}$

PULSE = low-going TTL level pulse; DIN = byte to be programmed at ADDR

Q_{OUT} = byte stored at ADDR; RBIT = ROM protect bit.

erasure

Before programming, the device is erased by exposing the chip through the transparent lid to high-intensity ultraviolet light (wavelength 2537 Å). The recommended minimum exposure dose (UV-intensity \times exposure-time) is 15 W•s/cm². A typical 12 mW/cm², filterless UV lamp will erase the device in 21 minutes. The lamp should be located approximately 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. Note that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS320E25, the window should be covered with an opaque label.

fast programming

After erasure (all memory bits in the cell are logic one), logic zeroes are programmed into the desired locations. The fast programming algorithm, shown in Figure 22, is normally used to program the entire EPROM contents, although individual locations may be programmed separately. A programmed logic zero can be erased only by ultraviolet light. Data is presented in parallel (eight bits) on pins Q8-Q1. Once addresses and data are stable, PGM is pulsed. The programming mode is achieved when $V_{PP} = 12.5 \text{ V}$, $\overline{PGM} = V_{IL}$, $V_{CC} = 6 \text{ V}$, $\overline{G} = V_{IH}$, and $\overline{E} = V_{IL}$ More than one TMS320E25 can be programmed when the devices are connected in parallel. Locations can be programmed in any order.

Programming uses two types of programming pulses: prime and final. The length of the prime pulse is 1 ms. After each prime pulse, the byte being programmed is verified. If correct data is read, the final programming pulse is applied; if correct data is not read, an additional 1-ms prime pulse is applied up to a maximum of 15 times. The final programming pulse is 4 ms times the number of prime programming pulses applied. This sequence of programming and verification is performed at $V_{CC} = 6 V$, and $V_{PP} = 12.5 V$. When the full fast programming routine is complete, all bits are verified with $V_{CC} = V_{PP} = 5 V$.



TMS320E25

program verify

Programmed bits may be verified with $V_{PP} = 12.5 \text{ V}$ when $\overline{G} = V_{IL}$, $\overline{E} = V_{IL}$, and $\overline{PGM} = V_{IH}$. Figure 22 shows the timing for the program and verify operation.



Figure 22. Fast Programming Flowchart


TMS320E25



SPRS010C-MAY 1987-REVISED DECEMBER 1992

Figure 23. Fast Programming Timing

program inhibit

Programming may be inhibited by maintaining a high level input on the \overline{E} pin or \overline{PGM} pin.

read

The EPROM contents may be read independent of the programming cycle, provided the RBIT (ROM protect bit) has not been programmed. The read is accomplished by setting \overline{E} to zero and pulsing \overline{G} low. The contents of the EPROM location selected by the value on the address inputs appear on Q8-Q1.

output disable

During the EPROM programming process, the EPROM data outputs may be disabled, if desired, by establishing the output disable state. This state is selected by setting the \overline{G} and \overline{PGM} pins high. While output disable is selected, Q8-Q1 are placed in the high-impedance state.

ROM protection and verification

This section describes the code protection feature included in the EPROM cell, which protects code against copyright violations. Table 6 shows the programming levels required for protecting and verifying the EPROM. The paragraphs following the table describe the protect and verify functions.



SIGNAL[†] **TMS320E25 PIN** TMS27C64 PIN ROM PROTECT PROTECT VERIFY VIH Ē 22 20 VIL G 42 22 ٧н VIL PGM 41 27 ٧н ViH 25 VPP 1 Vpp Vcc Vcc 61,35 28 VCC+1 Vcc 10, 27, 44 14 Vss Vss Vss CLKIN 52 14 Vss Vss RS 65 14 Vss Vss EPT 24 26 Vpp Vpp Q8 = PULSE Q8-Q1 18-11 11-13, 15-19 Q8 = RBIT A12-A10 40-38 2, 23, 21, х х A9-A7 37, 36, 34 24, 25, 3 х х A6 х 33 4 VIL A5 32 х х 5 A4 31 х 6 ٧н Х A3-A0 30-28, 26 7-10 х

Table 5. TMS320E25 Protect and Verify EPROM Mode Levels

[†] In accordance with TMS27C64.

LEGEND:

V_{IH} = TTL high level; V_{IL} = TTL low level; V_{CC} = 5 V \pm 0.25 V

 $V_{PP} = 12.5 V \pm 0.5 V; X = don't care$

PULSE = low-going TTL level pulse; RBIT = ROM protect bit.

EPROM protect

The EPROM protect facility is used to completely disable reading of the EPROM contents to guarantee security of proprietary algorithms. This facility is implemented through a unique EPROM cell called the RBIT (EPROM protect bit) cell. Once the contents to be protected are programmed into the EPROM, the RBIT is programmed, disabling access to the EPROM contents and disabling the microprocessor mode on the device. Once programmed, the RBIT can be cleared only by erasing the entire EPROM array with ultraviolet light, thereby maintaining security of the propietary algorithm. Programming the RBIT is accomplished using the EPROM protect cycle, which consists of setting the \overline{E} , \overline{G} , \overline{PGM} , and A4 pins high, V_{PP} and EPT to 2.5 V ± 0.5 V, and pulsing Q8 low. The complete sequence of operations involved in programming the RBIT is shown in the flowchart of Figure 24. The required setups in the figure are detailed in Table 5.



SPRS010C-MAY 1987-REVISED DECEMBER 1992





protect verify

Protect verify is used following the EPROM protect to verify correct programming of the RBIT (see Figure 24). When using protect verify, Q8 outputs the state of the RBIT. When RBIT = 1, the EPROM is unprotected; when RBIT = 0, the EPROM is protected. The EPROM protect and verify timings are shown in Figure 25.



TMS320E25





Figure 25. EPROM Protect Timing





Appendix B

TMS320C26 Digital Signal Processor

This appendix contains data sheet information on the TMS320C26 digital signal processor.

APPENDIX B

TMS320C26BFNL DIGITAL SIGNAL PROCESSOR

SPRS013 - JUNE 1989 - REVISED AUGUST 1992

- 100-ns Instruction Cycle Time
- 1568 Words of Configurable On-Chip Program/ Data RAM
- TMS320C25 pin for pin Compatible
- TMS320C25 Object Code Compatible Except for RAM Configuration Instructions
- 256 Words of On-Chip Program Boot ROM
- 128k Words of Data/Program Space
- Sixteen Input and Sixteen Output Channels
- 16-Bit Parallel Interface
- Directly Accessible External Data Memory Space
- Global Data Memory Interface
- 16-Bit Instruction and Data Words
- 32-Bit ALU and Accumulator
- Single-Cycle Multiply/Accumulate Instructions
- 0 to 16-Bit Scaling Shifter
- Bit Manipulation and Logical Instructions
- Instruction Set Support for Floating-Point Operations. Adaptive Filtering, and Extended-Precision Arithmetic

- Block Moves for Data/Program Management
- Repeat Instructions for Efficient Use of Program Space
- Eight Auxiliary Registers and Dedicated Arithmetic Unit for Indirect Addressing
- Serial Port for Direct Codec Interface
- Synchronization Input for Synchronous Multiprocessor Configurations
- Wait States for Communication to Slow Off-Chip Memories/Peripherals
- On-Chip Timer for Control Operations
- Three External Maskable User Interrupts
- Input Pin Polled by Software Branch Instruction
- Programmable Output Pin for Signalling External Devices
- CMOS Technology
- Single 5-V Supply
- On-Chip Clock Generator





PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.

SPRS013 - JUNE 1989 - REVISED AUGUST 1992

SIGNALS	1/0/Z*	DEFINITION
Vcc	1	5 - V supply pins.
Vss		Ground pins.
X1	0	Output from internal oscillator for crystal.
X2 / CLKIN	1	Input to internal oscillator from crystal or external clock.
CLKOUT1	0	Master clock output (crystal or CLKIN frequency / 4).
CLKOUT2	0	A second clock output signal.
D15 - D0	1/0/Z	16 - bit data bus D15 (MSB) through DO (LSB). Multiplexed between program, data and I / O spaces.
A15 - A0	0/Z	16 - bit address bus A15 (MSB) through AO (LSB).
PS.DS.IS	0/Z	Program, data and I / O space select signals.
R/W	0/Z	Read / write signal.
STRB	0/Z	Strobe signal.
RS	1	Reset input.
INT2.INTO	1	External user interrupt inputs.
MP/MC	1	Microprocessor/microcomputer mode select pin.
MSC	0	Microstate complete signal.
TACK	0	Interrupt acknowledge signal.
READY	1	Data ready input. Asserted by external logic when using slower devices to indicate that the current
		bus transaction is complete.
BR	0	Bus request signal. Asserted when the TMS320C26 requires access to an external global data
		memory space.
XF	0	External flag output (latched software - programmable signal).
HOLD	I	Hold input. When asserted. TMS320C26 goes into an idle mode and places the data address and
		control lines in the high - impedance state.
HOLDA	0	Hold acknowledge signal.
SYNC	1	Synchronization input.
BIO	1	Branch control input. Polled by BIOZ instruction.
DR	1	Serial data receive input.
CLKR	1	Clock input for serial port receiver.
FSR	1	Frame synchronization pulse for receive input.
DX	0/Z	Serial data transmit ouput.
CLKX		Clock input for serial port transmitter.
FSX	1/0/Z	Frame synchronization pulse for transmit. May be configured as either an input or an output.

PIN NOMENCLATURE

*I/O/Z denotes input / output / high - impedance state.

description

The TMS320C26 Digital Signal Processor is a member of the TMS320 family of VLSI digital signal processors and peripherals. The TMS320 family supports a wide range of digital signal processing applications, such as telecommunications, modems, image processing, speech processing, spectrum analysis, audio processing, digital filtering, high-speed control, graphics, and other computation intensive applications.

With a 100-ns instruction cycle time and an innovative memory configuration, the TMS320C26 performs operations necessary for many real time digital signal processing algorithms. Since most instructions require only one cycle, the TMS320C26 is capable of executing ten million instructions per second. On-chip data RAM of 1568 words of 16 bits, on-chip program ROM of 256-words, direct addressing of up to 64K-words of external data memory space and 64K-words of external program memory space, and multiprocessor interface features for sharing global memory minimize unnecessary data transfers to take full advantage of the capabilities of the processor.



SPRS013 - JUNE 1989 - REVISED AUGUST 1992

functional block diagram (TMS320C26)



LEGEND							
ACCH	Accumulator high	IFR		Interrupt flag register	PC		Program counter
ACCL	Accumulator low	IMR		Interrupt mask register	PFC	-	Prefetch counter
ALU	Arithmetic logic unit	iR	-	Instruction register	RPTC		Repeat instruction counter
ARAU	- Auxiliary register arithmetic unit	MCS	4	Microcall stack	GREG	z	Global memory allocation register
ARB	Auxiliary register pointer buffer	QIR	-	Queue instruction register	RSR	2	Serial port receive shift register
ARP	Auxiliary register pointer	PR		Product register	XSR	-	Serial port transmit shift register
DP	Data memory page pointer	PRD		Period register for timer	ARO-AR7		Auxiliary registers
DRR	Serial port data receive register	TIM		Timer	STO, ST 1	Ż	Status registers
DXR	Serial port data transmit register	TR	2	Temporary register	с	-	Carry bit



SPRS013 - JUNE 1989 - REVISED AUGUST 1992

architecture

The TMS320C26 architecture is based on the TMS320C25 with a different internal RAM and ROM configuration. The TMS320C26 integrates 256 words of on-chip ROM and 1568 words of on-chip RAM compared to 4K words of on-chip ROM and 544 words of on-chip RAM for the TMS320C25. The TMS320C26 is pin for pin compatible with the TMS320C25.

Increased throughput on the TMS320C26 for many DSP applications is accomplished by means of single-cycle multiply/accumulate instructions with a data move option, eight auxiliary registers with a dedicated arithmetic unit, and faster I/O necessary for data intensive signal processing.

The architectural design of the TMS320C26 emphasizes overall speed, communication, and flexibility in processor configuration. Control signals and instructions provide floating point support, block memory transfers, communication to slower off-chip devices, and multiprocessing implementations.

Three large on-chip RAM blocks, configurable either as separate program and data spaces or as three contiguous data blocks, provide increased flexibility in system design. Programs of up to 256 words can be masked into the internal program ROM. The remainder of the 64K-word program memory space is located externally. Large programs can execute at full speed from this memory space. Programs can also be downloaded from slow external memory to high speed on-chip RAM. A total data memory address space of 64K words is included to facilitate implementation of DSP algorithms. The VLSI implementation of the TMS320C26 incorporates all of these features as well as many others, including a hardware timer, serial port, and block data transfer capabilities.

32-bit ALU/accumulator

The TMS320C26 32-bit Arithmetic Logic Unit (ALU) and accumulator perform a wide range of arithmetic and logic instructions, the majority of which execute in a single clock cycle. The ALU executes a variety of branch instructions dependent on the status of the ALU or a single bit in a word. These instructions provide the following capabilities:

- · Branch to an address specified by the accumulator.
- · Normalize fixed point numbers contained in the accumulator.
- · Test a specified bit of a word in data memory.

One input to the ALU is always provided from the accumulator, and the other input may be provided from the Product Register (PR) of the multiplier or the input scaling shifter which has fetched data from the RAM on the data bus. After the ALU has performed the arithmetic or logical operations, the result is stored in the accumulator.

The 32-bit accumulator is split into two 16-bit segments for storage in data memory. Additional shifters at the output of the accumulator perform shifts while the data is being transferred to the data bus for storage. The contents of the accumulator remain unchanged.

scaling shifter

The TMS320C26 scaling shifter has a 16-bit input connected to the data bus and a 32-bit output connected to the ALU. The scaling shifter produces a left shift of 0 to 16-bits on the input data, as specified in the instruction word. The LSBs of the output are filled with zeroes, and the MSBs may be either filled with zeroes or sign extended, depending upon the value of the SXM (sign extension mode) bit of status register STO.



16 × 16 bit parallel multiplier

The TMS320C26 has a 16 \times 16 bit-hardware multiplier, which is capable of computing a signed or unsigned 32-bit product in a single machine cycle. The multiplier has the following two associated registers:

- A 16-bit Temporary Registers (TR) that holds one of the operands for the multiplier, and
- A 32-bit Product Register (PR) that holds the product.

Incorporated into the TMS320C26 instruction set are single-cycle multiply/accumulate instructions that allow both operands to be fetched simultaneously. The data for these operations may reside anywhere in internal or external memory, and can be transferred to the multiplier each cycle via the program and data buses.

Four product shift modes are available at the Product Register (PR) output that are useful when performing multiply/accumulate operations, fractional arithmetic, or justifying fractional products.

timer

The TMS320C26 provides a memory mapped 16-bit timer for control operations. The on-chip timer (TIM) register is a down counter that is continuously clocked by CLKOUT 1. A timer interrupt (TINT) is generated every time the timer decrements to zero, provided the timer interrupt is enabled. The timer is reloaded with the value contained in the period (PRD) register within the next cycle after it reaches zero so that interrupts may be programmed to occur at regular intervals of PRD + 1 cycles of CLKOUT 1.

memory control

The TMS320C26 provides a total of 1568 words of 16 bit on-chip data RAM, divided into four separate blocks (B0, B1, B2, and B3). Of the 1568 words, 32 words (block B2) are always data memory, and all other words are programmable as either data or program memory. A data memory size of 1568 words allows the TMS320C26 to handle a data array of 1536 words, while still leaving 32 locations for intermediate storage. When using B0, B1, or B3 as program memory, instructions can be downloaded from external program memory into on-chip RAM, and then executed.

When using on-chip program RAM, ROM, or high speed external program memory, the TMS320C26 runs at full speed without wait states. However, the READY line can be used to interface the TMS320C26 to slower, less expensive external memory. Downloading programs from slow off-chip memory to on-chip program RAM speeds processing and cuts system costs.

The TMS320C26 provides three separate address spaces for program memory, data memory, and I/O. The on-chip memory is mapped into either the 64K-word data memory or program memory space, depending upon the choice of memory configuration. The CONF 0 (configure all blocks as data memory), CONF 1 (configure block B0 as program memory), CONF 2 (configure block B0 and B1 as program memory) and CONF 3 (configure B0, B1, and B3 as program memory) instructions allow dynamic configuration of the memory maps through software. Regardless of the configuration, the user may still execute from external program memory.

The TMS320C26 has six registers that are mapped into the data memory space at locations 0-5; a serial port data receive register, serial port data transmit register, timer register, period register, interrupt mask register, and global memory allocation register.



SPRS013 - JUNE 1989 - REVISED AUGUST 1992

A. MEMORY MAPS AFTER A RESET OR CONF 0 A. 1 MP/MC = 1



Figure 1a. Memory maps



SPRS013 - JUNE 1989 - REVISED AUGUST 1992



Figure 1b. Memory maps



SPRS013 - JUNE 1989 - REVISED AUGUST 1992







SPRS013 - JUNE 1989 - REVISED AUGUST 1992



Figure 1d. Memory maps

interrupts and subroutine

The TMS320C26 has three external maskable user interrupts $\overline{INT} 2 - \overline{INT} 0$, available for external devices that interrupt the processor. Internal interrupts are generated by the serial port (RINT and XINT), by the timer (TINT), and by the software interrupt (TRAP) instruction. Interrupts are prioritized with reset (RS) having the highest priority and the serial port transmit interrupt (XINT) having the lowest priority. All interrupt locations are on two-words boundaries so that branch instructions can be accommodated in those locations if desired.



SPRS013 - JUNE 1989 - REVISED AUGUST 1992

A built in mechanism protects multicycle instructions from interrupts. If an interrupt occurs during a multicycle instruction, the interrupt is not processed until the instruction is completed. This mechanism applies both to instructions that are repeated or become multicycle due to the READY signal.

external interface

The TMS320C26 supports a wide range of system interfacing requirements. Program, data, and I/O address spaces provide interface to memory and I/O, this maximizing system throughput. I/O design is simplified by having I/O treated the same way as memory. I/O devices are mapped into the I/O address space using the processor's external address and data busses in the same manner as memory-mapped devices. Interface to memory and I/O devices of varying speeds is accomplished by using the READY line. When transactions are made with slower devices, the TMS320C26 processor waits until the other device completes its function and signals the processor via the READY line. Then, the TMS320C26 continues execution.

A serial port provides communication with serial devices, such as codecs, serial A/D converters, and other serial systems. The interface signals are compatible with codecs and many other serial devices with a minimum of external hardware. The serial port may also be used for intercommunication between processors in multiprocessing applications.

The serial port has two memory mapped registers; the data transmit register (DXR) and the data receive register (DRR). Both registers operate in either the byte mode or 16-bit word mode, and may be accessed in the same manner as any other data memory location. Each register has an external clock, a framing signal, and associated shift registers. One method of multiprocessing may be implemented by programming one device to transmit while the others are in the receive mode.

multiprocessing

The flexibility of the TMS320C26 allows configurations to satisfy a wide range of system requirements. The TMS320C26 can be used as follows:

- A standalone processor.
- A multiprocessor with devices in parallel
- · A multiprocessor with global memory space.
- A peripheral processor interfaced via processor controlled signals to another device.

For multiprocessing applications, the TMS320C26 has the capability of allocating global data memory space and communicating with that space via the BR (bus request) and READY control signals. Global memory is data memory shared by more than one processor. Global data memory access must be arbitrated. The 8-bit memory mapped GREG (global memory allocation register) specifies part of the TMS320C26's data memory as global external memory. The contents of the register determines the size of the global memory space. If the current instruction addresses a location within that space, BR is asserted to request control of the data bus. The length of the memory cycle is controlled by the READY line.

The <u>TMS3</u>20C26 supports DMA (direct memory access) to its external program/data memory using the HOLD and HOLDA signals. <u>Another processor can take complete control of the TMS320C26's external memory by asserting HOLD low. This causes the TMS320C26 to place its address, data, and control lines in a high impedance state, and assert HOLDA.</u>

instruction set

The TMS320C26 microprocessor implements a comprehensive instruction set that supports both numeric intensive signal processing operations as well as general purpose applications, such as multiprocessing and high speed control.

For maximum throughput, the next instruction is prefetched while the current one is being executed. Since the same data lines are used to communicate to external data/program or I/O space, the number of cycles may vary depending upon whether the next data operand fetch is from internal or external program memory. Highest throughput is achieved by maintaining data memory on-chip and using either internal or fast external program memory.



SPRS013 - JUNE 1989 - REVISED AUGUST 1992

addressing modes

The TMS320C26 instruction set provides three memory addressing modes: direct, indirect, and immediate addressing.

Both direct and indirect addressing can be used to access data memory. In direct addressing, seven bits of the instruction word are concatenated with the nine bits of the data memory page pointer to form the 16-bit data memory address. Indirect addressing accesses data memory through the eight auxiliary registers. In immediate addressing, the data is embedded in the instruction word (s).

In direct memory addressing, the instruction word contains the lower seven bits of the data memory address. This field is concatenated with the nine bits of the data memory page pointer to form the full 16-bit address. Thus, memory is paged in the direct addressing mode with a total of 512 pages, each page containing 128 words.

Eight auxiliary registers (AR0-AR7) provide flexible and powerful indirect addressing. To select a specific auxiliary register, the Auxiliary Register Pointer (ARP) is loaded with a value from 0 through 7 for AR0 through AR7 respectively.

There are seven types of indirect addressing: auto increment, auto decrement, post indexing by either adding or subtracting the contents of AR0, single indirect addressing with no increment or decrement and bit reversal addressing (used in FFTS) with increment or decrement. All operations are performed on the current auxiliary register in the same cycle as the original instruction, followed by an ARP update.

repeat feature

A repeat feature, used with instructions such as multiply/accumulates, block moves, I/O transfers, and table read/writes, allows a single instruction to be executed up to 256 times. The repeat counter (RPTC) is loaded with either a data memory value (RPT instruction) or an immediate value (RPTK instruction). The value of this operand is one less than the number of times that the next instruction is executed. Those instructions that are normally multicycle are pipelined when using the repeat feature, and effectively become single-cycle instructions.

instruction set summary

Table 1 lists the symbols and abbreviations used in Table 2, the instruction set summary. Table 2 consists primarily of single-cycle, single-word instructions. Infrequently used branch, I-O, and CALL instructions are multicycle. The instruction set summary is arranged according to function and alphabetized within each functional grouping. The symbol (†) indicates those instructions that are not included in the TMS32010 instruction set. The symbol (#) indicates instructions that are not included in the TMS320025 instruction set.

SYMBOL	MEANING
В	4 - bit field specifying a bit code
СМ	2 - bit field specifying compare mode
D	Data memory address field
FO	Format status bit
м	Addressing mode bit
к	Immediate operand field
PA	Port address (PAO through PA 15 are predefined assembler symbols equal
	to 0 through 15 respectively.)
РМ	2 - bit field specifying P register output shift code
R	3 - bit operand field specifying auxiliary register
s	4 - bit left-shift code
х	3 - bit accumulator left-shift field

TABLE 1. INSTRUCTION SYMBOLS



SPRS013 - JUNE 1989 - REVISED AUGUST 1992

MNEMONIC	DESCRIPTION	NO.					IN	IST	RU	сті	ON	BIT	c	DDE	:			
MNEMONIC	DESCRIPTION	WORDS	15	14	13	12	11	10) 9	8	7	6	5	4	3	2	1	0
ABS	Absolute value of accumulator	1	1	1	0	0	1	1	1	0	0	0	0	1	1	0	1	1
ADD	Add to accumulator with shift	1	0	0	0	0	•		s–		М	-			-D-			->
ADDC	Add to accumulator with carry	1	0	1	0	0	0	0	1	1	М	-			-D-			-
ADDH	Add to high accumulator	1	0	1	0	0	1	0	0	0	М	4			-D-			->
ADDK	Add to accumulator short immediate	1	1	1	0	0	1	1	0	0	-			 	<			
ADDS	Add to low accumulator with sign	1	0	1	0	0	1	0	0	1	м	4			-D-			->
	extension suppressed																	
ADDT	Add to accumulator with shift specified by	1	0	1	0	0	1	0	1	0	М	-			-D-			->
	T register																	
ADLK [†]	Add to accumulator long immediate with shift	2	1	1	0	1			s–		0	0	0	0	0	0	1	0
AND	AND with accumulator	1	0	1	0	0	1	1	1	0	М	-			-D-			
ANDK [†]	AND immediate with accumulator with shift	2	1	1	0	1	-		s-		0	0	0	0	0	1	0	0
CMPL [†]	Complement accumulator	1	1	1	0	0	1	1	1	0	0	0	1	0	0	1	1	1
LAC	Load accumulator with shift	1	0	0	1	0		·	s–		м	4			-D-			-
LACK	Load accumulator immediate short	1	1	1	0	0	1	0	1	0	•			Þ	<			->
LACT	Load accumulator with shift specified by T register	1	0	1	0	0	0	0	1	0	М	4			-D-			-
LALK [†]	Load accumulator long immediate with shift	2	1	1	0	1			s–		0	0	0	0	0	0	0	1
NEG [†]	Negate accumulator	1	1	1	0	0	1	1	1	0	0	0	1	0	0	0	1	1
NORM	Normalize contents of accumulator	1	1	1	0	0	1	1	1	0	1	4			-D-			
OR	OR with accumulator	1	0	1	0	0	1	1	0	1	м	4			-D-			
ORK [†]	OR immediate with accumulator with shift	2	1	1	0	1	-	— —	s		0	0	0	0	0	1	0	1
ROL	Rotate accumulator left	1	1	1	0	0	1	1	1	0	0	0	1	1	0	1	0	С
ROR	Rotate accumulator right	1	1	1	0	0	1	1	1	0	0	0	1	1	0	1	0	1
SACH	Store high accumulator with shift	1	0	1	1	0	1		⊢x	->	м	4			-D-			
SACL	Store low accumulator with shift	1	0	1	1	0	0		⊢x		м	-			D-			
SBLK [†]	Subtract from accumulator long immediate with shift	2	1	1	0	1		 	s		0	ο	0	0	0	0	1	1
SFL [†]	Shift accumulator left	1	1	1	0	0	1	1	1	0	0	0	0	1	1	0	0	С
SFR [†]	Shift accumulator right	1	1	1	0	0	1	1	1	0	0	0	0	1	1	0	0	1
SUB	Subtract from accumulator with shift	1	0	0	0	1			s		М	4			-D-	-	_	
SUBB	Subtract from accumulator with borrow	1	0	1	0	0	1	1	1	1	м	4			-D-			
SUBC	Conditional subtract	1	0	1	0	0	0	1	1	1	м	4			-D-			-
SUBH	Subtract from high accumulator	1	0	1	0	0	0	1	0	0	м	4			-D-			
SUBK	Subtract from accumulator short immediate	1	1	1	о	0	1	1	0	1	•			1	<—			
SUBS	Subtract from low accumulator with sign	1	0	1	0	0	0	1	0	1	М	-			-D-			
	extension suppressed																	
SUBT 1	Subtract from accumulator with shift specified by	1	0	1	0	0	0	1	1	0	м	-			-D-			
	Tregister																	
XOR	Exclusive OR with accumulator	1	0	1	0	0	1	1	0	0	м	-			-D-			
XORK [†]	Exclusive OR immediate with accumulator with shift	2	1	1	0	1			s-		0	0	0	0	0	1	1	с
ZAC	Zero accumulator	1	1	1	0	0	1	0	1	0	0	0	0	0	0	0	0	C
ZALH	Zero low accumulator and load high accumulator	1	0	1	0	0	0	0	0	0	M	4	-	-	-D-	-		
ZALR	Zero low accumulator and load high accumulator	1	0	1	1	1	1	0	1	1	M	4			-D-			
	with rounding							-							-			
ZALS	Zero accumulator and load low accumulator with	1	0	1	0	0	0	0	0	1	м	4			-D-			-
	sign extension suppressed																	

TABLE 2. TMS320C26 INSTRUCTION SET SUMMARY

¹These instructions are not included in the TMS32010 instruction set.



SPRS013 - JUNE 1989 - REVISED AUGUST 1992

1 1 0 0 1 1 1 0 0 0 0 1 0 1 1 0

1 1 0 0 1 1 1 0 0 0 0 0 1 0 **<**PM**>**

-D

-D-

n.

-n

-

.....

0 1 1 1 1 1 0 1 M 🖛

0 1 1 1 1 1 0 0 M 🖛

0 0 1 1 1 0 0 1 M 🗲

0 1 0 1 1 0 1 0 M 🗲

	AUXILIARY REGISTERS AND DATA PAGE POINTER INSTRUCTIONS											
MNEMONIC	DESCRIPTION		INSTRUCTION BIT CODE									
			1514131211109876543210									
ADRK	Add to auxiliary register short immediate		0 1 1 1 1 1 0 ← K									
CMPR	Compare auxiliary register with auxiliary register ARO		1 1 0 0 1 1 1 0 0 1 0 1 0 0 < CM									
LAR	Load auxiliary register	1	0 0 1 1 0 • R • M • D •									
LARK	Load auxiliary register short immediate		1 1 0 0 0 ← R→ ← →−K→−→									
LARP	Load auxiliary register pointer	1	$0 1 0 1 0 1 0 1 1 0 0 0 1 - R \rightarrow$									
LDP	Load data memory page pointer	1	0 1 0 1 0 0 1 0 M - D									
LDPK	Load data memory page pointer immediate	1	1 1 0 0 1 0 0 - DP									
LRLK	Load auxiliary register long immediate	2	$1 \ 1 \ 0 \ 1 \ 0 \ -R \rightarrow 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0$									
MAR	Modify auxiliary register	1	0 1 0 1 0 1 0 1 M ◀D>									
SAR	Store auxiliary register	1	0 1 1 1 0 ← R→ M ← −−−−D									
SBRK	Subtract from auxiliary register short immediate	1	0 1 1 1 1 1 1 1 ← K									
	T REGISTER, P REGISTER, AND	MULTIPLY	INSTRUCTIONS									
		NO.	INSTRUCTION BIT CODE									
MNEMONIC	DESCRIPTION	WORDS	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0									
APAC	Add P register to accumulator	1	1 1 0 0 1 1 1 0 0 0 0 1 0 1 0 1									
LPH	Load high P register	1	0 1 0 1 0 0 1 1 M - D									
LT	Load T register	1	0 0 1 1 1 1 0 0 M - D									
LTA	Load T register and accumulate previous product	1	0 0 1 1 1 1 0 1 M ← D									
LTD	Load T register, accumulate previous product.	1	0 0 1 1 1 1 1 M									
	and move data											
LTP [†]	Load T register and store P register in accumulator	1	0 0 1 1 1 1 1 0 MD									
LTST	Load T register and subtract previous product	1	0 1 0 1 1 0 1 1 MD									
MAC [†]	Multiply and accumulate	2	0 1 0 1 1 1 0 1 M - D									
MACD	Multiply and accumulate with data move	2	0 1 0 1 1 1 0 0 M ←D									
MPY	Multiply (with T register, store product in P register)	1	0 0 1 1 1 0 0 0 MD									
MPYA	Multiply and accumulate previous product	1	0 0 1 1 1 0 1 0 M - D									
MPYK	Multiply immediate	1	1 0 1 4									
MPYS	Multiply and subtract previous product	1	0 0 1 1 1 0 1 1 M ←D									
MPYU	Multiply unsigned	1	1 1 0 0 1 1 1 1 MD									
PAC	Load accumulator with P register	1	1 1 0 0 1 1 1 0 0 0 0 1 0 1 0 0									

1

1

1

1

1

1

TABLE 2. TMS320C26 INSTRUCTION SET SUMMARY (CONTINUED)

Square and subtract previous product [†]These instructions are not included in the TMS32010 instruction set.

Subtract P register from accumulator

Set P register output shift mode

Store high P register

Store low P register

Square and accumulate

SPAC

SPH

SPL

SPM[†]

SORA[†]

SORS[†]



SPRS013 - JUNE 1989 - REVISED AUGUST 1992

BRANCH/CALL INSTRUCTIONS												
MNEMONIC	DESCRIPTION	NO. WORDS	INSTRUCTION BIT CODE									
			15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0									
В	Branch unconditionally	2	1 1 1 1 1 1 1 1 1 — ———————————————————									
BACCT	Branch to address specified by accumulator	1	1 1 0 0 1 1 1 0 0 0 1 0 0 1 0 1									
BANZ	Branch on auxiliary register not zero	2	1 1 1 1 1 0 1 1 1 ← D									
BBNZ [†]	Branch if TC bit \neq 0	2	1 1 1 1 1 0 0 1 1 ← D									
BBZ [†]	Branch if TC bit = 0	2	1 1 1 1 1 0 0 0 1 ← D									
BC	Branch on carry	2	0 1 0 1 1 1 1 0 1 ← D									
BGEZ	Branch if accumulator ≥ 0	2	1 1 1 1 0 1 0 0 1 ← D									
BGZ	Branch if accumulator > 0	2	1 1 1 1 0 0 0 1 1 ← D									
BIOZ	Branch on I/O status = 0	2	1 1 1 1 1 0 1 0 1 ← D									
BLEZ	Branch if accumulator ≤ 0	2	1 1 1 1 0 0 1 0 1 ← D									
BLZ	Branch if accumulator < 0	2	1 1 1 1 0 0 1 1 1 ← D									
BNC	Branch on no carry	2	0 1 0 1 1 1 1 1 1 ↓ D									
BNV [†]	Branch if no overflow	2	1 1 1 1 0 1 1 1 1 ← D									
BNZ	Branch if accumulator ≠ 0	2	1 1 1 1 0 1 0 1 1 ← D									
BV	Branch on overflow	2	1 1 1 1 0 0 0 0 1 ←−−−−									
BZ	Branch if accumulator = 0	2	1 1 1 1 0 1 1 0 1 🖛									
CALA	Call subroutine indirect	1	1 1 0 0 1 1 1 0 0 0 1 0 0 1 0 0									
CALL	Call subroutine	2	1 1 1 1 1 1 1 0 1 4 D									
RET	Return from subroutine	1	1 1 0 0 1 1 1 0 0 0 1 0 0 1 1 0									
	I/O AND DATA MEMO	RY OPERA	TIONS									
		NO										
MNEMONIC	DESCRIPTION	WORDS										
			15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0									
BLKD	Block move from data memory to data memory	2	1 1 1 1 1 1 0 1 M ←D									
BLKPT	Block move from program memory to data memory	2	1 1 1 1 1 1 0 0 M ← D									
DMOV	Data move in data memory	1	0 1 0 1 0 1 1 0 M ← D →									
FORT	Format serial port registers	1	1 1 0 0 1 1 1 0 0 0 0 0 1 1 1 FO									
IN	Input data from port	1	1 0 0 0 ←− PA →→ M ←−−−→									
OUT	Output data to port	1	1 1 1 0 ← -PA► M ← D►									
RFSM	Reset serial port frame synchronization mode	1	1 1 0 0 1 1 1 0 0 0 1 1 0 1 1 0									
RTXM [†]	Reset serial port transmit mode	1	1 1 0 0 1 1 1 0 0 0 1 0 0 0 0									
RXF [†]	Reset external flag	1	1 1 0 0 1 1 1 0 0 0 0 0 1 1 0 0									
SFSM	Set serial port frame synchronization mode	1	1 1 0 0 1 1 1 0 0 0 1 1 0 1 1 1									
STXM [†]	Set serial port transmit mode	1	1 1 0 0 1 1 1 0 0 0 1 0 0 0 1									
SXF [†]	Set external flag	1	1 1 0 0 1 1 1 0 0 0 0 0 1 1 0 1									
TBLR	Table read	1	0 1 0 1 1 0 0 0 M ← D									
TBLW	Table write	1	0 1 0 1 1 0 0 1 M - D									

TABLE 2. TMS320C26 INSTRUCTION SET SUMMARY (CONTINUED)

 $^\dagger \, {\rm These}$ instructions are not included in the TMS32010 instruction set.



SPRS013 - JUNE 1989 - REVISED AUGUST 1992

	CONTROL INSTRUCTIONS																	
MNEMONIC	DESCRIPTION	NO.		INSTRUCTION BIT CODE														
		Wonds	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BIT [†]	Test bit	1	1	0	0	1	4		3	+	М	-			-D-			+
BITT [†]	Test bit specified by T register	1	0	1	0	1	0	1	1	1	М	4	-		-D-			•
CONF0#	Configure all blocks as Data	1	1	1	0	0	1	1	1	0	0	0	1	1	1	1	0	0
CONF1#	Configure block B0 as program	1	1	1	0	0	1	1	1	0	0	0	1	1	1	1	0	1
CONF2#	Configure blocks B0 and B1 as program	1	1	1	0	0	1	1	1	0	0	0	1	1	1	1	1	0
CONF3#	Configure blocks B0, B1 and B3 as program	1	1	1	0	0	1	1	1	0	0	0	1	1	1	1	1	1
DINT	Disable interrupt	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	0	1
EINT	Enable interrupt	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	0	0
IDLE	Idle until interrupt	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	1	1
LST	Load status register STO	1	0	1	0	1	0	0	0	0	м	4			-D-			-
LST1 [†]	Load status register ST1	1	0	1	0	1	0	0	0	1	м	4			-D-			•
NOP	No operation	1	0	1	0	1	0	1	0	1	0	0	0	0	0	0	0	0
POP	Pop top of stack to low accumulator	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	0	1
POPD [†]	Pop top of stack to data memory	1	0	1	1	1	1	0	1	0	м	-			-D-			-
PSHD [†]	Push data memory value onto stack	1	0	1	0	1	0	1	0	0	м	-			-D-			-
PUSH	Push low accumulator onto stack	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	0	0
RC	Reset carry bit	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	0	0
внм	Reset hold mode	1	1	1	0	0	1	1	1	0	0	0	1	1	1	0	0	0
ROVM	Reset overflow mode	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	1	0
RPT [†]	Repeat instruction as specified by data memory value	1	0	1	0	0	1	0	1	1	М	-			-D-			•
RPTK [†]	Repeat instruction as specified by immediate value	1	1	1	0	0	1	0	1	1	-				< —			-
RSXM [†]	Reset sign-extension mode	1	1	1	0	0	1	1	1	0	с	0	0	0	0	1	1	0
RTC	Reset test/control flag	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	1	0
sc	Set carry bit	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	0	1
SHM	Set hold mode	1	1	1	0	0	1	1	1	0	0	0	1	1	1	0	0	1
SOVM	Set overflow mode	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	1	1
SST	Store status register STO	1	0	1	1	1	1	0	0	0	м	-			-D-			•
SST1 [†]	Store status register ST1	1	0	1	1	1	1	0	0	1	М	-			-D-			+
SSXM [†]	Set sign-extension mode	1	1	1	0	0	1	1	1	0	0	0	0	0	0	1	1	1
STC	Set test/control flag	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	1	1
TRAP	Software interrupt	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	1	0
		1	1															

TABLE 2. TMS320C26 INSTRUCTION SET SUMMARY (CONCLUDED)

 $^\dagger\,\text{These}$ instructions are not included in the TMS32010 instruction set.

These instructions replace CNFD and CNFP in the TMS320C25 instruction set.



SPRS013 - JUNE 1989 - REVISED AUGUST 1992

Caution. This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriate logic voltage levei, preferably either V_{CC} or ground. Specific guidelines for handling devices of this type are contained in the publication 'Guidelines for Handling Electrostatic-Discharge Sensitive (ESDS) Devices and Assemblies'' available from Texas Instruments.

absolute maximum ratings over specified temperature range (unless otherwise noted)[†]

- σαρριγ νοιταχο ταίτιχο, ν Ο.Ο V 10 / V
Input voltage range
Output voltage range
Continuous power dissipation
Operating free-air temperature range
Storage temperature range

[†]Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[‡]All voltage values are with respect to V_{SS}.

recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage	-	4.75	5	5.25	v
Vss	Supply voltage			0		v
V	High-level input voltage	All inputs except CLKIN/CLKX/CLKR / INT (0 - 2)	2.35		V _{CC} +0.3	V
I VIH	nightever input voltage	INT (0 - 2)	2.5		V _{CC} + 0.3	v
		CLKIN/CLKX/CLKR	3.5		V _{CC} + 0.3	v
N.	Low-level input voltage	All inputs except CLKIN	-0.3		0.8	v
		CLKIN	- 0.3		0.8	v
ЮН	High-level output current	gh-level output current			300	μA
¹ OL	Low-level output current				2	mA
TA	Operating free-air temper	erating free-air temperature				°C

electrical characteristics over specified free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYPT	MAX	UNIT
∨он	High-level outp	ut voltage	V _{CC} = MIN, I _{OH} = MAX	2.4	3		V
VOL	Low-level output	ut voltage	$V_{CC} = MIN, I_{OL} = MAX$		0.3	0.6	V
١z	Three-state cur	rent	V _{CC} = MAX	- 20		20	μA
Ч	Input current		$V_I = V_{SS}$ to V_{CC}	- 10		10	μA
		Normal			110	220	
1 'cc	Supply current	Idle/HOLD	$T_A = 0^{\circ}C, V_{CC} = MAX, T_X = MAX$	70 100		100	mA
CI	C ₁ Input capacitance CO Output capacitance				15		pF
CO					15		pF

[†]All typical values are at V_{CC} = 5 V, T_A = 25 °C.



SPRS013 - JUNE 1989 - REVISED AUGUST 1992

CLOCK CHARACTERISTICS AND TIMING

The TMS320C26 can use either its internal oscillator or an external frequency source for a clock.

internal clock option

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN (see Figure 2). The frequency of CLKOUT1 is one-fourth the crystal fundamental frequency. The crystal should be either fundamental or overtone mode, and parallel resonant, with an effective series resistance of 30 ohms, a power dissipation of 1 mW, and be specified at a load capacitance of 20 pF. Note that overtone crystals require an additional tuned LC circuit (see the application report, *Hardware Interfacing to the TMS320C25*).

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
f _x	Input clock frequency	$T_A = 0^{\circ}C$ to $70^{\circ}C$	6.7	40.96	MHz
f _{sx}	Serial port frequency	$T_A = 0^{\circ}C$ to $70^{\circ}C$	0*	5,120	kHz
C1, (C2	$T_{A} = 0^{\circ}C$ to $70^{\circ}C$		10	pF

* The serial port is tested at a minimum frequency of 1.25MHz. However, the serial port is fully static and will properly function down to $f_{SX} = 0$ Hz



FIGURE 2. INTERNAL CLOCK OPTION

external clock option

An external frequency source can be used by injecting the frequency directly into X2/CLKIN with X1 left unconnected. The external frequency injected must conform to the specifications listed in the following table.

switching characteristics over recommended operating conditions (see note	switching characteristics over recommended operating co	nditions (see	Note	3
---	---	---------------	------	---

	PARAMETER	MIN	ТҮР	MAX	UNIT
t _{c(C)}	CLKOUT1/CLKOUT2 cycle time	97.7		597	ns
td(CIH-C)	CLKIN high to CLKOUT1/CLKOUT2/STRB high/low	5		30	ns
tf(C)	CLKOUT1/CLKOUT2/STRB fall time			5	ns
tr(C)	CLKOUT1/CLKOUT2/STRB rise time			5	ns
tw(CL)	CLKOUT1/CLKOUT2 low pulse duration	2Q - 8	20	2Q + 8	ns
tw(CH)	CLKOUT1/CLKOUT2 high pulse duration	2Q - 8	20	2Q + 8	ns
td(C1-C2)	CLKOUT1 high to CLKOUT2 low, CLKOUT2 high to CLKOUT1 high, etc.	Q - 5	Q	Q + 5	ns

NOTE 3: $Q = 1/4t_{C(C)}$.



SPRS013A - JUNE1989 - REVISED AUGUST 1992

timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
t _{c(CI)}	CLKIN cycle time	24.4		150	ns
tf(CI)	CLKIN fall time			5*	ns
tr(CI)	CLKIN rise time			5*	ns
tw(CIL)	CLKIN low pulse duration, $t_{C(CI)} = 50$ ns (see Note 4)	20			ns
tw(CIH)	CLKIN high pulse duration, $t_{C(CI)} = 50$ ns (see Note 4)	20			ns
t _{su(S)}	SYNC setup time before CKLIN low	5		Q – 8	ns
th(S)	SYNC hold time from CLKIN low	8			ns

*Value not tested

NOTES: 3. $Q = 1/4t_{C(C)}$.

+. CLIMIN OUTY CYCle It_f(CI) + t_w(CIH) //t_C(CI) must be within 40-60%.



	fcrystal (MHz)	L (μH)
TMS320C25	40.96	1.8
TMS320C25-50	51.20	1.0
TMS320E25	40.96	1.8
TMS320C26	40.96	1.8

FIGURE 3. EXTERNAL CLOCK OPTION

Shown above is a crystal oscillator circuit suitable for providing the input clock signal to the TMS320C25, TMS320C26, TMS320E25, and TMS320C25-50. Please refer to *Hardware Interfacing to the TMS320C25* (document number SPRAO14A) for details on circuit operation.



FIGURE 4 TEST LOAD CIRCUIT

FIGURE 5. VOLTAGE REFERENCE LEVELS



SPRS013A - JUNE1989 - REVISED AUGUST 1992

MEMORY AND PERIPHERAL INTERFACE TIMING

switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER	MIN	түр	MAX	UNIT
td(C1 S)	STRB from CLKOUT1 (if STRB is present)	0-6	Q	Q • 6	ns
td(C2 S)	CLKOUT2 to STRB (if STRB is present)	- 6	0	6	ns
t _{su(A)}	Address setup time before STRB low (see Note 5)	Q-12			ns
th(A)	Address hold time after STRB high (see Note 5)	Q - 8			ns
tw(SL)	STRB low pulse duration (no wait states, see Note 6)	2Q - 5		2Q + 5	ns
tw(SH)	STRB high pulse duration (between consecutive cycles, see Note 6)	2Q – 5		2Q + 5	ns
t _{su(D)W}	Data write setup time before STRB high (no wait states)	20 - 20			ns
th(D)W	Data write hold time from STRB high	Q-10	Q		ns
ten(D)	Data bus starts being driven after STRB low (write cycle)	0 •			ns
tdis(D)	Data bus three-state after STRB high (write cycle)		Q	Q + 15*	ns
td(MSC)	MSC valid from CLKOUT1	- 12	0	12	ns

*Value derived from characterization data and not tested

NOTES 3 Q 1 4tc(C)

5 A15 A0, PS DS, IS, R W, and BR timings are all included in timings referenced as "address "

6 Delays between CLKOUT1 CLKOUT2 edges and STRB edges track each other, resulting in tw(SL) and tw(SH) being 2Q with no wait states

timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM MAX	UNIT
t _{a(A)}	Read data access time from address time (read cycle, see Notes 5 and 7)		30 - 35	ns
t _{su} (D)R	Data read setup time before STRB high	23		ns
^t h(D)R	Data read hold time from STRB high	0		ns
td(SL R)	READY valid after STRB low (no wait states)		Q ~ 20	ns
td(C2H-R)	READY valid after CLKOUT2 high		Q - 20	ns
th(SL-R)	READY hold time after STRB low (no wait states)	Q + 3		ns
th(C2H-R)	READY hold after CLKOUT2 high	Q + 3		ns
td(M-R)	READY valid after MSC valid		20 - 25	ns
th(M-R)	READY hold time after MSC valid	0		ns

NOTES: 3. Q = $1.4t_{c(C)}$

5. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as ''address.''

7. Read data access time is defined as ta(A) = tsu(A) + tw(SL) = tsu(D)R-

RS, INT, BIO, and XF TIMING

switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER	MIN	түр	МАХ	UNIT
td(RS)	CLKOUT1 low to reset state entered			22*	ns
td(IACK)	CLKOUT1 to IACK valid	- 6	0	12	ns
td(XF)	XF valid before falling edge of STRB	Q - 15			ns

*Value derived from characterization data and not tested

NOTES: 3. $\Omega = 1/4 t_{C(C)}$. 8. \overline{RS} , \overline{INT} , and \overline{BIO} are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagrams will occur



SPRS013A - JUNE1989 - REVISED AUGUST 1992

timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
t _{su} (IN)	INT/BIO/RS setup before CLKOUT1 high	32			ns
th(IN)	INT/BIO/RS hold after CLKOUT1 high	0			ns
t _f (IN)	INT/BIO fall time			8*	ns
tw(IN)	ÎNT/BIO low pulse duration	t _{c(C)}			ns
tw(RS)	RS low pulse duration	3t _{c(C)}			ns

*Value not tested

NOTES: 3. Q = $1/4t_{c(C)}$

8. RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagrams will occur.

HOLD TIMING

switching characteristics over recommended operating conditions (see Note 3)

PARAMETER	MIN	түр	MAX	UNIT
t _{d(C1L-AL)} HOLDA low after CLKOUT1 low	0		10	ns
t _{dis(AL-A)} HOLDA low to address three-state		0*		ns
tdis(C1L-A) Address three-state after CLKOUT1 low (HOLD mode, see Note 9)			20*	ns
t _{d(HH-AH)} HOLD high to HOLDA high			25	ns
t _{en(A-C1L)} Address driven before CLKOUT1 low (HOLD mode, see Note 9)			8*	ns

*Value derived from characterization data and not tested

NOTES: 3. $Q = 1.4t_{c}(C)$.

9. A15-A0, PS, DS, IS, STRB, and R/W timings are all included in timings referenced as "address."

timing requirements over recommended operating conditions (see Note 3)

	MIN	NOM	MAX	UNIT
t _{d(C2H-H)} HOLD valid after CLKOUT2 high			Q - 24	ns

NOTE 3: $Q = 1/4t_{c(C)}$

SERIAL PORT TIMING

switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER	MIN	TYP	MAX	UNIT
td(CH-DX)	DX valid after CLKX rising edge (see Note 10)			75	ns
td(FL-DX)	DX valid after FSX falling edge (TXM = 0, see Note 10)			40	ns
td(CH-FS)	FSX valid after CLKX rising edge $(TXM = 1)$			40	ns

NOTES: 3. $Q = 1/4t_{c}(C)$.

10. The last occurrence of FSX falling and CLKX rising.

timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
t _{c(SCK)}	Serial port clock (CLKX/CLKR) cycle time**	200			ns
tf(SCK)	Serial port clock (CLKX/CLKR) fall time			25*	ns
tr(SCK)	Serial port clock (CLKX/CLKR) rise time			25*	ns
tw(SCK)	Serial port clock (CLKX/CLKR) low pulse duration (see Note 11)	80			ns
tw(SCK)	Serial port clock (CLKX/CLKR) high pulse duration (see Note 11)	80			ns
t _{su} (FS)	FSX/FSR setup time before CLKX/CLKR falling edge (TXM = 0)	18			ns
th(FS)	FSX/FSR hold time after CLKX/CLKR falling edge (TXM = 0)	20			ns
t _{su} (DR)	DR setup time before CLKR falling edge	10			ns
th(DR)	DR hold time after CLKR falling edge	20			ns

*Value not tested

*The serial port is tested at a minimum frequency of 1.25MHz. However, the serial port is fully static and will properly function down to $f_{SX} = 0$ Hz

NOTES: 3. $Q = 1/4t_{C(C)}$.

11. The duty cycle of the serial port clock must be within 40-60%.



SPRS013A - JUNE1989 - REVISED AUGUST 1992

TIMING DIAGRAMS

Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

clock timing



memory read timing





SPRS013A - JUNE1989 - REVISED AUGUST 1992

memory write timing



one wait-state memory access timing





SPRS013A - JUNE1989 - REVISED AUGUST 1992



 † Control signals are $\overline{\text{DS}},$ $\overline{\text{IS}},$ R/ $\overline{\text{W}},$ and XF. ‡ Serial port controls are DX and FSX.

interrupt timing





SPRS013A - JUNE1989 - REVISED AUGUST 1992

BIO timing



external flag timing





SPRS013A - JUNE1989 - REVISED AUGUST 1992



Note: HOLD is an asynchronous input and can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise a delay of one CLKOUT2 cycle will occur.



SPRS013A - JUNE1989 - REVISED AUGUST 1992



Note: HOLD is an asynchronous input and can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise a delay of one CLKOUT2 cycle will occur.



SPRS013A - JUNE1989 - REVISED AUGUST 1992

serial port receive timing



serial port transmit timing





SPRS013A - JUNE1989 - REVISED AUGUST 1992

MECHANICAL DATA

68-pin plastic leaded chip carrier package



NOTES: A. Centerline of center pin each side is within 0,10 (0.004) of package centerline as determined by this dimension. B. Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side.

ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES.



Appendix C

TMS320C28 Digital Signal Processor

This appendix contains data sheet information on the TMS320C28 digital signal processor.
80-PIN PH PACKAGE † 100-ns Instruction Cycle Time (TOP VIEW) 100 µA ICC in Power-Down Mode CLKOUT1 CLKOUT2 D X2/CLKIN HOLDA Software Fully Compatible With DV_{SS} FSX ř ă TMS320C25 ñ 'n ñ ñ Ē 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 8K Words of On-Chip Program ROM IACK C 1 \bigcirc 64 2 ⊐ v_{ss} 63 544 Words of On-Chip RAM Vcc ⊏ 3 62 ⊐ A15 Vcc ⊏ 4 61 ⊐ A14 128K Words of Total Program/Data Memory 5 🗆 A13 60 Space vss ⊏ 6 59 🗅 A12 ⊢ vss CLKR 58 Wait States for Communication to Slow 8 57 D A11 **Off-Chip Memories/Peripherals** READY C 9 56 ⊐ A10 HOLD C 10 55 **Block Moves for Data/Program** 11 54 ⊐ A8 Management 12 53 □ v_{cc} D15 C 13 52 ⊐ vcc 32-Bit ALU/Accumulator vss ⊏ **Ь** А7 51 14 D14 🗆 15 50 🗅 A6 16 × 16-Bit Multiplier With a 32-Bit Product D13 🗆 16 49 □ v_{ss} Vcc ⊏ 17 48 D A5 Serial Port for Direct Codec Interface D12 C 47 18 D11 C 19 46 ⊐ A3 Synchronization Input for Synchronous D10 🗆 20 45 ⊐ A2 **Multiprocessor Configurations** D0 🗆 21 44 D PDACK D6 🖂 22 43 **On-Chip Clock Generator** bvss vss ⊏ 23 42 Vss ⊏ 24 Single 5-V Supply 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 CMOS Technology NT1 VCC DR FSR 80-Lead Quad Flat Pack Package (PH) Suffix) 68-PIN FN AND FZ PACKAGES [†] 68-Lead Plastic Leaded Chip Carrier (PLCC) (TOP VIEW) Packages (FN and FZ Suffixes) HOLD READY RIS CLKR SLA MP/M 100 6 5 4 3 2 1 68 67 66 65 64 63 62 61 9 8 7 IACK VSS D7 10 60 MSC 59 11 D6 CLKOUT1 58 12 D5 CLKOUT2 l 13 57 D4 56 14 XF D3 HOLDA 15 55 D2 16 54 DX D1 53 FSX 17 D0 X2 CLKIN 18 52 SYNC 51[X1 19 **INTO** 20 50[BR INT1 1 21 49[STRB INT2 22 48 R/W PS VCC 23 47[24 46 īS FSR 45 DS 1 25 A0 1 26 44 Vss 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

† Packages are shown for pin-out reference only.

A9 A10 A12 A14 A15

A1

SS

Copyright © 1992, Texas Instruments Incorporated

FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN
A0	41	A15	62	D8	22	IACK	3	Vcc	3	V _{SS}	75
A1	44	BIO	11	D9	21	INTO	4	Vcc	4	WAKEUP	64
A2	45	BR	70	D10	20	INT1	17	Vcc	17	XF	77
A3	46	CLKOUT1	79	D11	19	INT2	38	Vcc	38	X1	71
A4	47	CLKOUT2	78	D12	18	ĪS	52	Vcc	52	X2/CLKIN	72
A5	48	CLKR	7	D13	16	MP/MC	53	Vcc	53		
A6	50	CLKX	5	D14	15	MSC	6	VSS	6		
A7	51	D0	33	D15	13	PDI	14	V _{SS}	14		
A8	54	D1	32	DR	39	PDACK	23	V _{SS}	23		
A9	55	D2	30	DS	65	PS	24	VSS	24		
A10	56	D3	29	DX	74	READY	31	V _{SS}	31		
A11	57	D4	28	FSR	40	RS	42	V _{SS}	42		
A12	59	D5	27	FSX	73	R/W	49	VSS	49		
A13	60	D6	26	HOLD	10	STRB	58	VSS	58		
A14	61	D7	25	HOLDA	76	SYNC	63	V _{SS}	63		

PH PIN ASSIGNMENTS

SIGNALS	I/O/Z‡	DEFINITION
Vcc	I	5-V supply pins
VSS	1	Ground pins
X1	0	Output from internal oscillator for crystal
X2/CLKIN	1	Input to internal oscillator from crystal or external clock
CLKOUT1	0	Master clock output (crystal or CLKIN frequency/4)
CLKOUT2	0	A second clock output signal
D15-D0	I/O/Z	16-bit data bus D15 (MSB) through D0 (LSB). Multiplexed between program, data, and I/O spaces.
A15-A0	O/Z	16-bit address bus A15 (MSB) through A0 (LSB)
PS, DS, IS	O/Z	Program, data, and I/O space select signals
R/W	O/Z	Read/write signal
STRB	O/Z	Strobe signal
RS	1	Reset input
INT2-INTO	1	External user interrupt inputs
MP/MC	1	Microprocessor/microcomputer mode select pin
MSC	0	Microstate complete signal
IACK	0	Interrupt acknowledge signal
READY	1	Data ready input. Asserted by external logic when using slower devices to indicate that the current bus transaction
		is complete.
BR	0	Bus request signal. Asserted when the TMS320C28 requires access to an external global data memory space.
XF	0	External flag output (latched software-programmable signal)
HOLD	1	Hold input. When asserted, TMS320C28 goes into an idle mode and places the data, address, and control lines in
		the high-impedance state.
HOLDA	0	Hold acknowledge signal
SYNC	1	Synchronization input
BIO	1	Branch control input. Polled by BIOZ instruction.
DR	1	Serial data receive input
CLKR	1	Clock for receive input for serial port
FSR	1	Frame synchronization pulse for receive input
DX	O/Z	Serial data transmit output
CLKX	- F	Clock for transmit output for serial port
FSX	1/O/Z	Frame synchronization pulse for transmit. Configuration as either an input or an output.
PDI	1	Non-maskable power-down interrupt
PDACK	0	Power-down acknowledge
WAKEUP	1	Return to normal power

\$ I/O/Z denotes input/output/high-impedance state.

description

The TMS320C28 is similar to the TMS320C25, but has an added power-down feature and increased on-chip ROM of 8K words.

The power-down mode reduces the I_{CC} to approximately 100 μ A. During the power-down mode only the on-chip SRAM (B0, B1, B2) is powered up; therefore, the contents of the accumulator, internal registers, etc., cannot be maintained because they are stored dynamically. Register contents must be saved in the on-chip RAM.

The power-down mode is initiated with the power-down interrupt (PDI) pin (on the 80-pin PH package only) or through software (on any of the three packages available). An interrupt service routine is then used to save the contents of those registers that are lost during power-down. The power-down mode may be used at any time except when RS is low.

The TMS320C28 is characterized for operation from 0° to 70° C.

power-down using power-down interrupt (PDI)

The power-down sequence is initiated when \overrightarrow{PDI} is set low. The system then jumps to the interrupt routine at 0014h. The power-down mode is entered when bit 0 of the power-down register (PDC) is set. The PDC register is located at 6h in the internal data memory.



CAUTION

The contents of registers, accumulator, etc., must be stored in the on-chip RAM before the PDC control bit is set high or the contents will be lost, because V_{CC} will be supplied only to the SRAM during power-down.

The power-down acknowledge pin (PDACK), which is driven low during normal operation, will be set high during power-down.

The WAKEUP pin is used to return to normal operation. When WAKEUP is set low the system jumps to location 0016h, the warm reset interrupt routine.

Note that external power-down inputs and power-down acknowledge lines are not available on the 68-pin FN and FZ packages; however, power-down can be achieved through software by writing to the PDC register. See the subsection "power-down using software" on page 5.





Jump F	1 PDI Vector Table		3 Set PDC Register = 1		6 — Jump WAKEUF	vector		
Operation	Normal Run Mode	♦	2 User Program Context Save	'	4 Powerdown Mode	5 Return Mode	♦	User Program Context Restore

Below is the sequence of steps that occur during power-down:

- 1. When PDI is set low, execution branches to the PDI vector at 0014h. Before the branch, the contents of the PC are pushed onto the stack
- 2. During the PDI interrupt routine, the contents of all registers, etc., that must be maintained during power-down mode must be pushed onto the on-chip RAM stack.
- 3. After the PDI interrupt routine is complete, PDC (bit 0) is set to one to enter power-down mode.
- 4. PDACK high indicates that the device is in the power-down state. During power-down, the current is about 100 μ A and CLKOUT1 and CLKOUT2 are set low.
- 5. When PDI is set high; the internal V_{CC} will be supplied and the clock (CLKOUT1, CLKOUT2) is resumed. After PDI is set high, clock stabilization requires at least 100 ms.
- 6. When WAKEUP is set low, execution mode has been entered and the execution of the program branches to the WAKEUP vector.
- 7. When the WAKEUP vector is fetched at 0016h, PDACK is forced low to indicate that the device has returned to normal mode.





		1 Set PDC Register = 1		5	P Vector		
- Operation	Normal Run Mode	User Program Context Save	ł	2 Powerdown Mode	4 Return Mode	¥	5 User Program Context Restore

Below is the sequence of steps which occurs during power-down:

- 1. In the user's program, save any internal registers, etc., whose contents you want to save during power-down mode in the on-chip RAM.
- Set bit 0 of the PDC register to high to enter the power-down mode. PDACK will be set to high when the device enters power-down mode. During power-down mode, the current is about 100 μA and the clock (CLKOUT1,2) is set low.
- 3. The return mode is entered by setting PDI low.
- 4. When PDI is set high, the internal V_{CC} will be supplied and the clock (CLKOUT1,2) is resumed. After PDI is set high, wait at least 100 ms to let the clock stabilize.
- 5. When WAKEUP is set low, execution mode has been entered and the execution of the program branches to the WAKEUP vector.
- 6. When the WAKEUP vector is fetched at 0016h, PDACK is forced low to indicate that the device has returned to normal mode.



functional block diagram





architecture

The TMS320C28 utilizes a modified Harvard architecture for speed and flexibility. In a strict Harvard architecture, program and data memory lie in two separate spaces, permitting a full overlap of instruction fetch and execution. The TMS320C28 modification of the Harvard architecture allows transfers between program and data spaces, thereby increasing the flexibility of the device. This modification permits coefficients stored in program memory to be read into the RAM, eliminating the need for a separate coefficient ROM. It also makes available immediate instructions and subroutines based on computed values.

Increased throughput on the TMS320C28 devices for many DSP applications is accomplished by means of single-cycle multiply/accumulate instructions with a data move option, up to eight auxiliary registers with a dedicated arithmetic unit, and faster I/O necessary for data-intensive signal processing.

The architectural design of the TMS320C28 emphasizes overall speed, communication, and flexibility in processor configuration. Control signals and instructions provide floating-point support, block-memory transfers, communication to slower off-chip devices, and multiprocessing implementations.

32-bit ALU/accumulator

The 32-bit Arithmetic Logic Unit (ALU) and accumulator perform a wide range of arithmetic and logical instructions, the majority of which execute in a single clock cycle. The ALU executes a variety of branch instructions dependent on the status of the ALU or a single bit in a word. These instructions provide the following capabilities:

- Branch to an address specified by the accumulator
- Normalize fixed-point numbers contained in the accumulator
- Test a specified bit of a word in data memory

One input to the ALU is always provided from the accumulator, and the other input may be provided from the Product Register (PR) of the multiplier or the input scaling shifter which has fetched data from the RAM on the data bus. After the ALU has performed the arithmetic or logical operations, the result is stored in the accumulator.

The 32-bit accumulator is split into two 16-bit segments for storage in data memory. Additional shifters at the output of the accumulator perform shifts while the data is being transferred to the data bus for storage. The contents of the accumulator remain unchanged.



Program Program Data 0(0000h) 0(0000h) 0(0000h) interrupts and Reserved (External) Interrupts On-Chip mory-Mapped Registers and Reserved (On-Chip ROM) 31 (001 Fh) 32 (0020h) 5(0005h) 6(0006h) 31 (001 Fh) 32 (0020h) Reserved Page 0 On-Chip ROM 95(005Fh) 96(0060h) 8111(1FAFh) 8112(1FB0h) On-Chip Block B2 127(007Fh) 128(0080h) Reserved 8191(1FFFh) Pages 1-3 Reserved 8192(2000h) 511(01FFh) 512(0200h) External On-Chip Pages 4-5 Block B0 767(02FFh) 768(0300h) On-Chip Pages 6 -7 External Block B1 1023(03FFh) 1024(0400h) Pages 8 -511 External 65,535(0FFFFh) 65,535(0FFFFh) 65,535(FFFFh) If MP/MC = 0 (Microcomputer Mode) If $MP/\overline{MC} = 1$ (Microprocessor Mode) (a) Memory Maps After a CNFD Instruction Program Program Data 0(0000h) 0(0000h) 0(0000h) Interrupte



(b) Memory Maps After a CNFP Instruction

Figure 1. Memory Maps



interrupts and subroutines

The TMS320C28 has three external maskable user interrupts INT2–INT0, available for external devices that interrupt the processor. Internal interrupts are generated by the serial port (RINT and XINT), by the timer (TINT), and by the software interrupt (TRAP) instruction. Interrupts are prioritized with reset (RS) having the highest priority and the serial port transmit interrupt (XINT) having the lowest priority. All interrupt locations are on two-word boundaries so that branch instructions can be accommodated in those locations if desired.

A built-in mechanism protects multicycle instructions from interrupts. If an interrupt occurs during a multicycle instruction, the interrupt is not processed until the instruction is completed. This mechanism applies to instructions that are repeated and to instructions that become multicycle due to the READY signal.

power-down interrupt

During power-down V_{CC} is supplied only to the SRAM, and I_{CC} is decreased to approximately 100 μ A. Information not stored in the SRAM will be lost unless transferred to the SRAM. Power-down allows an interrupt service routine to save the contents of those registers that are lost during power-down. POWER-DOWN ACKNOWLEDGE (PDACK) is forced high during power-down, indicating that condition.

Return from power-down is accomplished with the PDI and WAKEUP pins. A 100-ms clock stabilization period is required after PDI is asserted.

external interface

The TMS320C28 supports a wide range of system interfacing requirements. Program, data, and I/O address spaces provide interface to memory and I/O, thus maximizing system throughput. I/O design is simplified by having I/O treated the same way as memory. I/O devices are mapped into the I/O address space using the processor's external address and data buses in the same manner as memory-mapped devices. Interface to memory and I/O devices of varying speeds is accomplished by using the READY line. When transactions are made with slower devices, the TMS320C28 processor waits until the other device completes its function and signals the processor via the READY line. Then, the TMS320C28 continues execution.

A full-duplex serial port provides communication with serial devices such as codecs, serial A/D converters, and other serial systems. The interface signals are compatible with codecs and many other serial devices with a minimum of external hardware. The serial port may also be used for communication between processors in multiprocessing applications.

The serial port has two memory-mapped registers: the data transmit register (DXR) and the data receive register (DRR). Both registers operate in either the byte mode or 16-bit word mode, and may be accessed in the same manner as any other data memory location. Each register has an external clock, a framing synchronization pulse, and associated shift registers. One method of multiprocessing may be implemented by programming one device to transmit while the others are in the receive mode. The serial port on the TMS320C28 is double-buffered and fully static.

multiprocessing

The flexibility of the TMS320C28 allows configurations to satisfy a wide range of system requirements and can be used as follows:

- A standalone processor
- A multiprocessor with devices in parallel
- A slave/host multiprocessor with global memory space
- A peripheral processor interfaced via processor-controlled signals to another device.

For multiprocessing applications, the TMS320C28 has the capability of allocating global data memory space and communicating with that space via the BR (bus request) and READY control signals. Global memory is data memory shared by more than one processor. Global data memory access must be arbitrated. The 8-bit memory-mapped GREG (global memory allocation register) specifies part of the TMS320C28's data memory



as global external memory. The contents of the register determine the size of the global memory space. If the current instruction addresses an operand within that space, BR is asserted to request control of the bus. The length of the memory cycle is controlled by the READY line.

The TMS320C28 supports DMA (direct memory access) to its external program/data memory using the HOLD and HOLDA signals. Another processor can take complete control of the TMS320C28's external memory by asserting HOLD low. This causes the TMS320C28 to place its address data and control lines in a high-impedance state and assert HOLDA. On the TMS320C28, program execution from on-chip ROM may proceed concurrently when the device is in the hold mode.

instruction set

The TMS320C28 microprocessor implements a comprehensive instruction set that supports both numeric-intensive signal processing operations and general-purpose applications, such as multiprocessing and high-speed control.

For maximum throughput, the next instruction is prefetched while the current one is being executed. Since the same data lines are used to communicate to external data/program or I/O space, the number of cycles may vary depending upon whether the next data operand fetch is from internal or external memory. Highest throughput is achieved by maintaining data memory on-chip and using either internal or fast external program memory.

addressing modes

The TMS320C28 instruction set provides three memory addressing modes: direct, indirect, and immediate addressing.

Both direct and indirect addressing can be used to access data memory. In direct addressing, seven bits of the instruction word are concatenated with the nine bits of the data memory page pointer to form the 16-bit data memory address. Indirect addressing accesses data memory through the auxiliary registers. In immediate addressing, the data is based on a portion of the instruction word(s).

In direct memory addressing, the instruction word contains the lower seven bits of the data memory address. This field is concatenated with the nine bits of the data memory page pointer to form the full 16-bit address. Thus, memory is paged in the direct addressing mode with a total of 512 pages, each page containing 128 words.

Eight auxiliary registers (AR0–AR7) provide flexible and powerful indirect addressing. To select a specific auxiliary register, the Auxiliary Register Pointer (ARP) is loaded with a value from 0 to 7 for AR0 through AR7, respectively.

There are seven types of indirect addressing: auto-increment or auto-decrement, post-indexing by either adding or subtracting the contents of AR0, single indirect addressing with no increment or decrement, and bit-reversal addressing with increment or decrement. All operations are performed on the current auxiliary register in the same cycle as the original instruction, following which the current auxiliary register and ARP may be modified.

repeat feature

A repeat feature, used with instructions such as multiply/accumulates, block moves, I/O transfers, and table read/writes, allows a single instruction to be performed up to 256 times. The repeat counter (RPTC) is loaded with either a data memory value (RPT instruction) or an immediate value (RPTK instruction). The value of this operand is one less than the number of times that the next instruction is executed. Those instructions that are normally multicycle are pipelined when using the repeat feature, and effectively become single-cycle instructions.



scaling shifter

The TMS320C28 scaling shifter has a 16-bit input connected to the data bus and a 32-bit output connected to the ALU. The scaling shifter produces a left shift of 0 to 16 bits on the input data, as programmed in the instruction. The LSBs of the output are filled with zeroes, and the MSBs may be either filled with zeroes or sign-extended, depending upon the status programmed into the SXM (sign-extension mode) bit of status register ST1.

16 × 16-bit parallel multiplier

The 16 × 16-bit hardware multiplier is capable of computing a signed or unsigned 32-bit product in a single machine cycle. The multiplier has the following two associated registers:

- A 16-bit Temporary Register (TR) that holds one of the operands for the multiplier, and
- A 32-bit Product Register (PR) that holds the product.

Incorporated into the instruction set are single-cycle multiply/accumulate instructions that allow both operands to be processed simultaneously. The data for these operations may reside anywhere in internal or external memory, and can be transferred to the multiplier each cycle via the program and data buses.

Four product shift modes are available at the Product Register (PR) output that are useful when performing multiply/accumulate operations, fractional arithmetic, or justifying fractional products.

timer

The TMS320C28 provides a memory-mapped 16-bit timer for control operations. The on-chip timer (TIM) register is a down counter that is continuously clocked by CLKOUT1. A timer interrupt (TINT) is generated every time the timer decrements to zero. The timer is reloaded with the value contained in the period (PRD) register within the next cycle after it reaches zero so that interrupts may be programmed to occur at regular intervals of PRD + 1 cycles of CLKOUT1.

memory control

The TMS320C28 provides a total of 544 16-bit words of on-chip data RAM, divided into three separate blocks (B0, B1, and B2). Of the 544 words, 288 words (blocks B1 and B2) are always data memory, and 256 words (block B0) are programmable as either data or program memory. A data memory size of 544 words allows the TMS320C28 to handle a data array of 512 words (256 words if on-chip RAM is used for program memory), while still leaving 32 locations for intermediate storage. When using block B0 as program memory, instructions can be downloaded from external program memory into on-chip RAM and then executed.

When using on-chip program RAM, ROM, or high-speed external program memory, the TMS320C28 runs at full speed without wait states. However, the READY line can be used to interface the TMS320C28 to slower, less-expensive external memory. Downloading programs from slow off-chip memory to on-chip program RAM speeds processing while cutting system costs.

The TMS320C28 provides three separate address spaces for program memory, data memory, and I/O. The on-chip memory is mapped into either the 64K-word data memory or program memory space, depending upon the memory configuration (see Figure 1). The CNFD (configure block B0 as data memory) and CNFP (configure block B0 as program memory) instructions allow dynamic configuration of the memory maps through software. Regardless of the configuration, the user may still execute from external program memory.

The TMS320C28 has seven registers that are mapped into the data memory space: a serial port data receive register, serial port data transmit register, timer register, period register, interrupt mask register, global memory allocation register, and powerdown control register.



instruction set summary

Table 1 lists the symbols and abbreviations used in Table 2, the TMS320C28 Instruction Set Summary. Table 2 consists primarily of single-cycle, single-word instructions. Infrequently used branch, I/O, and CALL instructions are multicycle. The instruction set summary is arranged according to function and alphabetized within each functional grouping.

SYMBOL	DEFINITION
В	4-bit field specifying a bit code
СМ	2-bit field specifying compare mode
D	Data memory address field
FO	Format status bit
М	Addressing mode bit
к	Immediate operand field
PA	Port address (PA0 through PA15 are predefined assembler symbols equal to 0 through 15, respectively.)
PM	2-bit field specifying P register output shift code
AR	3-bit operand field specifying auxiliary register
S	4-bit left-shift code
х	3-bit accumulator left-shift field

Table 1. Instruction Symbols



	ACCUMULATOR M	EMORY RE	FER	ENC	E INS	STRU	CTIC	DNS										
MNEMONIC	DESCRIPTION	NO.					INS	TRU	стю	ONI	зіт (COE	DE					
		WORDS	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ABS	Absolute value of accumulator	1	1	1	0	0	1	1	1	0	0	0	0	1	1	0	1	1
ADD	Add to accumulator with shift	1	0	0	0	0	<	;	s	->	М	◄			D-			→
ADDC	Add to accumulator with carry	1	0	1	0	0	0	0	1	1	М	4			D-			▶
ADDH	Add to high accumulator	1	0	1	0	0	1	0	0	0	М	4			D-			→
ADDK	Add to accumulator short immediate	1	1	1	0	0	1	1	0	0	4-			— ĸ	(→
ADDS	Add to low accumulator with sign extension suppressed	1	0	1	0	0	1	0	0	1	м	4			D-			•
ADDT	Add to accumulator with shift specified by T register	1	0	1	0	0	1	0	1	0	м	4			D-			→
ADLK	Add to accumulator long immediate with shift	2	1	1	0	1	•	;	s	->	0	0	0	0	0	0	1	0
AND	AND with accumulator	1	0	1	0	0	1	1	1	0	М	4			D-			→
ANDK	AND immediate with accumulator with shift	2	1	1	0	1	<		s	>	0	0	0	0	0	1	0	0
CMPL	Complement accumulator	1	1	1	0	0	1	1	1	0	0	0	1	0	0	1	1	1
LAC	Load accumulator with shift	1	0	0	1	0	←	;	s	->	М	4			D-			→
LACK	Load accumulator immediate short	1	1	1	0	0	1	0	1	0	4-			— ĸ	(→
LACT	Load accumulator with shift specified by T register	1	0	1	0	0	0	0	1	0	м	4			D-	.		→
LALK	Load accumulator long immediate with shift	2	1	1	0	1	-	;	s—		0	0	0	0	0	0	0	1
NEG	Negate accumulator	1	1	1	0	0	1	1	1	0	0	0	1	0	0	0	1	1
NORM	Normalize contents of accumulator	1	1	1	0	0	1	1	1	0	1	х	х	х	0	0	1	0
OR	OR with accumulator	1	0	1	0	0	1	1	0	1	м	4			D-			→
ORK	OR immediate with accumulator with shift	2	1	1	0	1	<	(s	>	0	0	0	0	0	1	0	1
ROL	Rotate accumulator left	1	1	1	0	0	1	1	1	0	0	0	1	1	0	1	0	0
ROR	Rotate accumulator right	1	1	1	0	0	1	1	1	0	0	0	1	1	0	1	0	1
SACH	Store high accumulator with shift	1	0	1	1	0	1	←	- x-	->	М	4			D-			→
SACL	Store low-order accumulator with shift	1	0	1	1	0	0	<	- x-	->	М	◄			D-			→
SBLK	Subtract from accumulator long immediate with shift	2	1	1	0	1	<	;	s	>	0	0	0	0	0	0	1	1
SFL	Shift accumulator left	1	1	1	0	0	1	1	1	0	0	0	0	1	1	0	0	0
SFR	Shift accumulator right	1	1	1	0	0	1	1	1	0	0	0	0	1	1	0	0	1
SUB	Subtract from accumulator with shift	1	0	0	0	1	←	;	s—	->	М	◄			D-			→
SUBB	Subtract from accumulator with borrow	1	0	1	0	0	1	1	1	1	м	◀			D-			-▶
SUBC	Conditional subtract	1	0	1	0	0	0	1	1	1	м	4			D-			→
SUBH	Subtract from high accumulator	ļ	0	1	0	0	0	1	0	0	М	4			D-			→
SUBK	Subtract from accumulator short immediate	1	1	1	0	0	1	1	0	1				— ĸ	<u> </u>			→
SUBS	Subtract from low accumulator with sign extension suppressed	1	0	1	0	0	0	1	0	1	м	4			D-			•

Table 2. TMS320C28 Instruction Set Summary



	ACCUMULATOR M	EMORY RE	EFER	ENC	E IN	STRU	ICTIC	ONS										
MNEMO	NIC DESCRIPTION	NO.					IN	STR	ист	ION	вл	r cc	DE					
		WORDS	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SUBT	Subtract from accumulator with shift specified by T register	1	0	1	0	0	0	1	1	0	М	•			D			->
XOR	Exclusive-OR with accumulator	1	0	1	0	0	1	1	0	0	М	•			D			>
XORK	Exclusive-OR immediate with accumulator with shift	2	1	1	0	1	←	— s	; —	->	0	0	0	0	0	1	1	0
ZAC	Zero accumulator	1	1	1	0	0	1	0	1	0	0	0	0	0	0	0	0	0
ZALH	Zero low accumulator and load high accumulator	1	0	1	0	0	0	0	0	0	м	<			D			->
ZALR	Zero low accumulator and load high accumulator with rounding	1	0	1	1	1	1	0	1	1	м				D			->
ZALS	Zero accumulator and load low accumulator with sign extension suppressed	1	0	1	0	0	0	0	0	1	м				D			
	AUXILIARY REGISTERS		DAG		NNT	ER IN	ISTR	UCT	ION	S								
			TAC					001		-								
MNEMO	NIC DESCRIPTION	NO.					IN	STRI	JCT	ION	вп	r cc	DE					
MNEMO	NIC DESCRIPTION	NO. WORDS	15	14	13	12	IN 11	STRI	JCT 9	10N 8	811 7	6 CC	DE 5	4	3	2	1	0
MNEMOR ADRK	NIC DESCRIPTION Add to auxiliary register short immediate	NO. WORDS	15 0	14 1	13 1	12	IN 11 1	STR 10	ЈСТ 9	10N 8 0	811 7	6	DE 5	4	3 K -	2	1	0
MNEMOR ADRK CMPR	Add to auxiliary register short immediate Compare auxiliary register with auxiliary register AR0	NO. WORDS	15 0	14 1	13 1 0	12 1 0	IN 11 1	STRI 10 1	уст 9 1	10N 8 0 0	7 7 0	6 1	DE 5 0	4	3 K - 0	2	1 € c	0 →
MNEMON ADRK CMPR LAR	NIC DESCRIPTION Add to auxiliary register short immediate Compare auxiliary register with auxiliary register AR0 Load auxiliary register	NO. WORDS	15 0 1 0	14 1 1 0	13 1 0 1	12 1 0 1	IN 11 1 0	STRI 10 1	9 1 1 R	10N 8 0 0	7 7 0 M	6 1	5 0	4	3 K - 0 - D	2 04	1 • c	
MNEMON ADRK CMPR LAR LARK	NIC DESCRIPTION Add to auxiliary register short immediate Compare auxiliary register with auxiliary register AR0 Load auxiliary register Load auxiliary register short immediate	NO. WORDS	15 0 1 0 1	14 1 1 0 1	13 1 0 1 0	12 1 0 1 0	IN 11 1 0	STRI 10 1	9 1 R - R -	10N 8 0 0	7 0 M	6 1	0 5 0	4	3 K - 0 - D - K	2 0*	1 • c	
MNEMON ADRK CMPR LAR LARK LARK	NIC DESCRIPTION Add to auxiliary register short immediate Compare auxiliary register with auxiliary register AR0 Load auxiliary register Load auxiliary register short immediate Load auxiliary register pointer	NO. WORDS 1 1 1 1 1 1	15 0 1 0 1 0	14 1 1 0 1 1	13 1 0 1 0 0	12 1 0 1 0	IN 11 1 0 0 0 0	STRI 10 1 1 1 1 1 1 1 1	9 1 1 R R 0	10N 8 0 0 1	7 7 0 M	1 0	0 0 0	4 1	3 K - 0 - D - K 1	2 0*	1 ←C	
MNEMON ADRK CMPR LAR LARK LARP LDP	NIC DESCRIPTION Add to auxiliary register short immediate Compare auxiliary register with auxiliary register AR0 Load auxiliary register Load auxiliary register short immediate Load auxilliary register pointer Load auxilliary register pointer Load data memory page pointer	NO. WORDS 1 1 1 1 1 1 1	15 0 1 0 1 0 0	14 1 1 0 1 1 1	13 1 0 1 0 0 0	12 1 0 1 0 1 1	IN 11 1 1 0 0 0 0 0 0	10 1 1 1 1 1 1 1 0	9 1 1 R R 0 1	10N 8 0 0 ↓ 1 0	7 0 M 1 M		5 0 0	4 1	<mark>3</mark> К - О – С 1 – D	2 0*	1 ←c	
MNEMON ADRK CMPR LAR LARK LARK LARP LDP LDPK	NIC DESCRIPTION Add to auxiliary register short immediate Compare auxiliary register with auxiliary register AR0 Load auxiliary register Load auxilliary register short immediate Load auxilliary register pointer Load data memory page pointer Load data memory page pointer immediate	NO. WORDS 1 1 1 1 1 1 1 1	15 0 1 0 1 0 1 0	14 1 1 1 1 1 1 1	13 1 0 1 0 0 0 0	12 1 0 1 0 1 1 0	IN 11 1 1 0 0 0 0 1	STRI 10 1 1 1 0 0	9 1 1 R R 0 1 0	10N 8 0 0 ↓ 1 0 €	7 0 M 1 M	1 0	5 0 0	4 1 0	3 K - D - K 1 - D	2 0*	1 ←c	
MNEMOR ADRK CMPR LAR LARK LARP LDP LDPK LRLK	NIC DESCRIPTION Add to auxiliary register short immediate Compare auxiliary register with auxiliary register AR0 Load auxiliary register Load auxiliary register short immediate Load auxilliary register pointer Load data memory page pointer Load data memory page pointer Load data memory page pointer Load data memory page pointer immediate Load auxiliary register long immediate	NO. WORDS 1 1 1 1 1 1 1 1 2	15 0 1 0 1 0 1 1 1	14 1 1 1 1 1 1 1 1	13 1 0 1 0 0 0 0 0	12 1 0 1 1 1 0 1 1 1 0 1	IN 11 1 1 0 0 0 0 1 0	STRU 10 1 1 1 0 0	9 1 1 R R 0 1 0 R	10N 8 0 0 1 0 ↓	0 M 1 M		0 5 0 0 0	4 1 0 DF 0	3 K - D - K 1 - D - 0	2 0*	1 ← C - R 0	
MNEMOR ADRK CMPR LAR LARK LARP LDP LDPK LRLK MAR	NIC DESCRIPTION Add to auxiliary register short immediate Compare auxiliary register with auxiliary register ARO Load auxiliary register Load auxiliary register short immediate Load auxilliary register pointer Load data memory page pointer Modify auxiliary register	NO. WORDS 1 1 1 1 1 1 1 1 2 1	15 0 1 0 1 0 1 1 0 1 1 0	14 1 1 1 1 1 1 1 1 1 1	13 1 0 1 0 0 0 0 0 0 0	12 1 0 1 1 0 1 1 0 1 1 1	IN 11 1 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	STRI 10 1 1 1 1 0 0 1 1	9 1 1 R R 0 1 0 R 0 0 R	10N 8 0 0 1 0 1 1 1	0 M 1 M		5 0 0 0	4 1 0 DF 0	3 K - D - D - N - D - D - - - - - - - - - - - - -	2 0*	1 ← C · R 0	
MNEMOR ADRK CMPR LAR LARK LARP LDP LDPK LRLK MAR SAR	NIC DESCRIPTION Add to auxiliary register short immediate Compare auxiliary register with auxiliary register AR0 Load auxiliary register Load auxiliary register short immediate Load auxiliary register short immediate Load auxiliary register pointer Load data memory page pointer Load data memory page pointer Load data memory page pointer Load auxiliary register long immediate Modify auxiliary register Store auxiliary register	NO. WORDS 1 1 1 1 1 1 1 2 1 1 1	15 0 1 0 1 0 1 1 0 0	14 1 1 1 1 1 1 1 1 1 1 1	13 1 0 1 0 0 0 0 0 0 1	12 1 0 1 1 0 1 1 0 1 1 1 1	IN 11 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	STRI 10 1 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1	9 1 1 R 0 1 0 R 0 R	10N 8 0 0 ↓ 1 0 ↓ 1	0 M 1 M 0 M		0 0 0	4 1 0 DF 0	3 K - D - D - D - D - D - D - D - D	2 0*	1	

Table 2. TMS320C28 Instruction Set Summary (continued)





	T REGISTER, P REG	ISTER, AN	DMU	JLTI	PLYI	NSTF	RUCI		S										
MNEMO	NIC DESCRIPTION	NO.					INST	RUC	стіс	N E	ит с	OD	E						
		WORDS	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
APAC	Add P register to accumulator	1	1	1	0	0	1	1	1	0	0	0	0	1	0	1	0	1	
LPH	Load high P register	1	0	1	0	1	0	0	1	1	м	◄			D			->	
LT	Load T register	1	0	0	1	1	1	1	0	0	м	4			- D			->	
LTA	Load T register and accumulate previous prod- uct	1	0	0	1	1	1	1	0	1	М	4			- D			->	
LTD	Load T register, accumulate previous product, and move data	1	0	0	1	1	1	1	1	1	М	4			D			->	
LTP	Load T register and store P register in accumulator	1	0	0	1	1	1	1	1	0	м	4			D			->	
LTS	Load T register and subtract previous product	1	0	1	0	1	1	0	1	1	м	4			D			->	
мас	Multiply and accumulate	2	0	1	0	1	1	1	0	1	м	4			D			->	Z
MACD	Multiply and accumulate with data move	2	0	1	0	1	1	1	0	0	М	4			D			->	Ō
MPY	Multiply (with T register, store product in P register)	1	0	0	1	1	1	0	0	0	м	4			- D			->	T
MPYA	Multiply and accumulate previous product	1	0	0	1	1	1	0	1	0	м	◄			D			->	ŝ
MPYK	Multiply immediate	1	1	0	1	<						к –						->	
MPYS	Multiply and subtract previous product	1	0	0	1	1	1	0	1	1	м	4			D			->	ō
MPYU	Multiply unsigned	1	1	1	0	0	1	1	1	1	м	◀			- D			->	Ш
PAC	Load accumulator with P register	1	1	1	0	0	1	1	1	0	0	0	0	1	0	1	0	0	Z
SPAC	Subtract P register from accumulator	1	1	1	0	0	1	1	1	0	0	0	0	1	0	1	1	0	11
SPH	Store high P register	1	0	1	1	1	1	1	0	1	м	4			- D -			->	Ū
SPL	Store low P register	1	0	1	1	1	1	1	0	0	м	•			۰D			->	Ž
SPM	Set P register output shift mode	1	1	1	0	0	1	1	1	0	0	0	0	0	1	0 •	€ Pl	ו∙ו	4
SQRA	Square and accumulate	1	0	0	1	1	1	0	0	1	М	4			D	,		-▶	2
SQRS	Square and subtract previous product	1	0	1	0	1	1	0	1	0	м	4			D			->	

Table 2. TMS320C28 Instruction Set Summary (continued)



ĸ

	BRA	NCH/CALL	INS	rruc	тю	NS												
MNEMO	DNIC DESCRIPTION	NO.					I	NST	RUC	тю	N B	іт с	COD	E				
		WORDS	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	Branch unconditionally	2	1	1	1	1	1	1	1	1	1		◀		0	5 —		->
BACC	Branch to address specified by accumulator	1	1	1	0	0	1	1	1	0	0	0	1	0	0	1	0	1
BANZ	Branch on auxiliary register not zero	2	1	1	1	1	1	0	1	1	1		◀		C	>		-
BBNZ	Branch if TC bit = 0	2	1	1	1	1	1	0	0	1	1		◀		— c	o		
BBZ	Branch if TC bit = 0	2	1	1	1	1	1	0	0	0	1		◀		— c	o—		-
BC	Branch on carry	2	0	1	0	1	1	1	1	0	1		◀		— c	> —		->
BGEZ	Branch if accumulator ≥ 0	2	1	1	1	1	0	1	0	0	1		◀		- 0	>		>
BGZ	Branch if accumulator > 0	2	1	1	1	1	0	0	0	1	1		◀		— c	o		
BIOZ	Branch on I/O status = 0	2	1	1	1	1	1	0	1	0	1		◀		0	o c		
BLEZ	Branch if accumulator ≤ 0	2	1	1	1	1	0	0	1	0	1		◀		— c	o—		
BLZ	Branch if accumulator < 0	2	1	1	1	1	0	0	1	1	1		◀		0	.		-
BNC	Branch on no carry	2	0	1	0	1	1	1	1	1	1		◀		— c	o c		
BNV	Branch if no overflow	2	1	1	1	1	0	1	1	1	1		◀		— c	.		
BNZ	Branch if accumulator ≠ 0	2	1	1	1	1	0	1	0	1	1		◀		c	o		
BV	Branch on overflow	2	1	1	1	1	0	0	0	0	1		<		c	o		
BZ	Branch if accumulator = 0	2	1	1	1	1	0	1	1	0	1		◀		— c	- c		
CALA	Call subroutine indirect	1	1	1	0	0	1	1	1	0	0	0	1	0	0	1	0	0
CALL	Call subroutine	2	1	1	1	1	1	1	1	0	1		◀		c	o		>
RET	Return from subroutine	1	1	1	0	0	1	1	1	0	0	0	1	0	0	1	1	0
	I/O AND	DATA ME	IOR	OPI	ERA	TION	S											
		NO	Τ					NST	BUC	TIC	N B	ит с	200	F				
MNEMO	DNIC DESCRIPTION	WORDS	15	14	12	12		10						-	2	2		
BLKD	Block move from data memory to data memory		1	1	13			10		1		0	4	-		<u> </u>	<u> </u>	-
BLKP	Block move from program memory to data	2	1	1	1	1	1	1	0	0	M				- เ	c		
DMOV	Renory				~		~	4		^						_		
DNOV	Data move in data memory			1	0	۱ م	1	1	1	0	101	•	•	0	_ L		4	50
	Format serial por registers			1	0	0	-	1			•	0	4	0	,	, 	1	FU
	Input data from port			0	0	0									L	J		
001				1	1	0	-		PA	_			◀		- [D		
RESM	Reset serial port frame synchronization mode			1	0	0	1	1	1	0	0	0	1	1	0	1	1	0
RTXM	Reset serial port transmit mode	1	1	1	0	0	1	1	1	0	0	0	1	0	0	0	0	0
HXF	Heset external flag	1	1	1	0	0	1	1	1	0	0	0	0	0	1	1	0	0
SFSM	Set serial port frame synchronization mode	1	1	1	0	0	1	1	1	0	0	0	1	1	0	1	1	1
STXM	Set serial port transmit mode	1	1	1	0	0	1	1	1	0	0	0	1	0	0	0	0	1
SXF	Set external flag	1	1	1	0	0	1	1	1	0	0	0	0	0	1	1	0	1
TBLR	Table read	1	0	1	0	1	1	0	0	0	М		◀—		- 1	D —		-
TBLW	Table write	1	0	1	0	1	1	0	0	1	М		◀		(D		>

Table 2. TMS320C28 Instruction Set Summary (continued)



	CO	NTROL INS	TRU	стю	NS													
MNEMON	IC DESCRIPTION	NO.					IN	STR	лог	ION	віт	r cc	DE					
		WORDS	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BIT	Test bit	1	1	0	0	1	4	E	3 —	->	М	4			۰D			•
вітт	Test bit specified by T register	1	0	1	0	1	0	1	1	1	М	4			۰D			►
CNFD	Configure block as data memory	1	1	1	0	0	1	1	1	0	0	0	0	0	0	1	0	0
CNFP	Configure block as program memory	1	1	1	0	0	1	1	1	0	0	0	0	0	0	1	0	1
DINT	Disable interrupt	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	0	1
EINT	Enable interrupt	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	0	0
IDLE	Idle until interrupt	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	1	1
LST	Load status register STO	1	0	1	0	1	0	0	0	0	М	4			۰D			•
LST1	Load status register ST1	1	0	1	0	1	0	0	0	1	М	4			۰D			•
NOP	No operation	1	0	1	0	1	0	1	0	1	0	0	0	0	0	0	0	0
POP	Pop top of stack to low accumulator	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	0	1
POPD	Pop top of stack to data memory	1	0	1	1	1	1	0	1	0	М	•			۰D			•
PSHD	Push data memory value onto stack	1	0	1	0	1	0	1	0	0	м	4			D-			•
PUSH	Push low accumulator onto stack	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	0	0
RC	Reset carry bit	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	0	0
RHM	Reset hold mode	1	1	1	0	0	1	1	1	0	0	0	1	1	1	0	0	0
ROVM	Reset overflow mode	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	1	0
RPT	Repeat instruction as specified by data memory value	1	0	1	0	0	1	0	1	1	м	4			۰D			•
RPTK	Repeat instruction as specified by immediate value	1	1	1	0	0	1	0	1	1				— ĸ	<u> </u>			•
RSXM	Reset sign-extension mode	1	1	1	0	0	1	1	1	0	0	0	0	0	0	1	1	0
RTC	Reset test/control flag	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	1	0
sc	Set carry bit	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	0	1
SHM	Set hold mode	1	1	1	0	0	1	1	1	0	0	0	1	1	1	0	0	1
SOVM	Set overflow mode	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	1	1
SST	Store status register ST0	1	0	1	1	1	1	0	0	0	м	•			۰D			•
SST1	Store status register ST1	1	0	1	1	1	1	0	0	1	м	•			D			▶
SSXM	Set sign-extension mode	1	1	1	0	0	1	1	1	0	0	0	0	0	0	1	1	1
STC	Set test/control flag	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	1	1
TRAP	Software interrupt	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	1	0

Table 2. TMS320C28 Instruction Set Summary (concluded)



absolute maximum ratings over specified temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} [‡]	- 0.3 V to 7 V
Input voltage range	- 0.3 V to 7 V
Output voltage range	- 0.3 V to 7 V
Continuous power dissipation	1.5 W
Operating free-air temperature range	. 0°C to 70°C
Storage temperature range	55°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[‡] All voltage values are with respect to VSS.

recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.75	5	5.25	V
VSS	Supply voltage			0		V
		All inputs except CLKIN/CLKX/CLKR/INT (0-2)	2.35		V _{CC} + 0.3	V
VIH	High-level input voltage	ĪNT (0-2)	2.5		V _{CC} + 0.3	V
		CLKIN/CLKX/CLKR	3.5		V _{CC} + 0.3	V
		All inputs except MP/MC	- 0.3		0.8	V
, vi∟	Low-level input voltage	MP/MC	- 0.3		0.8	V
ЮН	High-level output current				300	μA
IOL	Low-level output current				2	mA
TA	Operating free-air temperatur	e	0		70	°C

electrical characteristics over specified free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP§	MAX	UNIT
Vон	High-level output voltage		V _{CC} = MIN, I _{OH} = MAX	2.4	3		V
VOL	Low-level output voltage		V _{CC} = MIN, I _{OL} = MAX		0.3	0.6	V
۱z	Three-state current		V _{CC} = MAX	-20		20	μA
IJ	Input current		VI = VSS to VCC	-10		10	μA
	Supply ourrent	Normal			110	185	
ICC Supply current	Idle/HOLD	$I_A = 0$ C, $V_{CC} = MAX$, $I_X = MAX$		50	100		
CI	Input capacitance					15	pF
CO	Output capacitance					15	pF

§ All typical values are at $V_{CC} = 5 V$, $T_A = 25^\circ$.



Caution. This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions to be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground. Specific guidelines for handling devices of this type are contained in the publication "Guidelines for Handling Electrostatic-Discharge Sensitive (ESDS) Devices and Assemblies" available from Texas Instruments.



CLOCK CHARACTERISTICS AND TIMING

The TMS320C28 can use either its internal oscillator or an external frequency source for a clock.

internal clock option

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN (see Figure 2). The frequency of CLKOUT1 is one-fourth the crystal fundamental frequency. The crystal should be in either fundamental or overtone mode, and parallel resonant, with an effective series resistance of 30 Ω , a power dissipation of 1 mW, and be specified at a load capacitance of 20 pF. Note that overtone crystals require an additional tuned LC circuit.

	PARAMETER	TEST CONDITIONS	MIN	TYP [†] MAX	UNIT
f _x	Input clock frequency	$T_A = 0^{\circ}C \text{ to } 70^{\circ}C$	6.7	40.96	MHz
f _{sx}	Serial port frequency	$T_A = 0^{\circ}C \text{ to } 70^{\circ}C$	0†	5.12	MHz
C1. C2	2	$T_A = 0^{\circ}C$ to $70^{\circ}C$		10	рF

[†] The serial port was tested at a minimum frequency of 1.25 MHz. However, the serial port was fully static but will properly function down to f_{SX} = 0 Hz.



Figure 2. Internal Clock Option

external clock option

An external frequency source can be used by injecting the frequency directly into X2/CLK, with X1 left unconnected. The external frequency injected must conform to specifications listed in the following table.

switching characteristics over recommended operating conditions (see Note 1)

		MIN	NOM	МАХ	UNIT
^t c(C)	CLKOUT1, CLKOUT2 cycle time	97.7		597	ns
^t d(CIH-C)	CLKIN high to CLKOUT1, CLKOUT2, STRB high, low	5		30	ns
^t f(C)	CLKOUT1, CLKOUT2, STRB fall time			5	ns
^t r(C)	CLKOUT1, CLKOUT2, STRB rise time			5	ns
^t w(CL)	CLKOUT1, CLKOUT2, low pulse duration	2Q – 8	2Q	2Q + 8	ns
^t w(CH)	CLKOUT1, CLKOUT2, high pulse duration	2Q – 8	2Q	2Q + 8	ns
^t d(C1-C2)	CLKOUT1 high to CLKOUT2 low, CLKOUT2 high to CLKOUT1 high, etc.	Q – 5	Q	Q + 5	ns
NOTE 1. O					

NOTE 1: Q = 1/4 t_C(C)



timing requirements over recommended operating conditions (see Note 1)

		MIN	NOM MAX	UNIT
t _{c(CI)}	CLKIN cycle time	24.4	150	ns
^t f(Cl)	CLKIN fall time		5†	ns
^t r(Cl)	CLKIN rise time		5†	ns
^t w(CIL)	CLKIN low pulse duration, t _{C(CI)} = 50 ns (see Note 2)	20		ns
^t w(CIH)	CLKIN high pulse duration, $t_{C(CI)} = 50$ ns (see Note 2)	20		ns
t _{su(S)}	SYNC setup time before CLKIN low	5	Q – 8	ns
^t h(S)	SYNC hold time from CLKIN low	8		ns

[†] Value derived from characterization data and not tested.

NOTES: 1. Q = 1/4 t_{c(C)}

CLKIN duty cycle [t_{r(CI)} + t_{w(CIH)}]/t_{c(CI)} must be within 40-60%.



Figure 3. External Clock Option

Shown above is a crystal oscillator circuit suitable for providing the input clock signal to the TMS320C28. Please refer to "Hardware Interfacing to the TMS320C1x", in Digital Signal Processing Applications with the TMS320 Family, Volume 2 (document number SPRA016) for details on circuit operation.



Figure 4. Test Load Circuit







MEMORY AND PERIPHERAL INTERFACE TIMING

switching characteristics over recommended operating conditions (see Note 1)

	PARAMETER	MIN	ТҮР	MAX	UNIT
^t d(C1-S)	STRB from CLKOUT1 (if STRB is present)	Q-6	Q	Q + 6	ns
^t d(C2-S)	CLKOUT2 to STRB (if STRB is present)	-6	0	6	ns
^t su(A)	Address setup time before STRB low (see Note 2)	Q – 12			ns
^t h(A)	Address hold time after STRB high (see Note 2)	Q – 8			ns
^t w(SL)	STRB low pulse duration (no wait states, see Note 3)	2Q – 5		2Q + 5	ns
^t w(SH)	STRB high pulse duration (between consecutive cycles, see Note 3)	2Q – 5		2Q + 5	ns
^t su(D)W	Data write setup time before STRB high (no wait states)	2Q - 20			ns
^t h(D)W	Data write hold time from STRB high	Q - 10	Q		ns
^t en(D)	Data bus starts being driven after STRB low (write cycle)	0†			ns
^t dis(D)	Data bus three-state after STRB high (write cycle)		Q	Q + 15†	ns
^t d(MSC)	MSC valid from CLKOUT1	- 12	0	12	ns

† Value derived from characterization data and not tested.

NOTES: 1. Q = 1/4t_{C(C)}. 2. A15–A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as "address".

3. Delays between CLKOUT1/CLKOUT2 edges and STRB edges track each other, resulting in tw(SL) and tw(SH) being 2Q with no wait states.

timing requirements over recommended operating conditions (see Note 1)

		MIN	NOM	MAX	UNIT
^t a(A)	Read data access time from address time (read cycles, see Notes 2 and 4)			3Q - 35	ns
^t su(D)R	Data read setup time before STRB high	23			ns
^t h(D)r	Data read hold time from STRB high	0			ns
^t d(SLR)	READY valid after STRB low (no wait states)			Q – 20	ns
^t d(CSH–R)	READY valid after CLKOUT2 high			Q – 20	ns
^t h(SLR)	READY hold time after STRB low (no wait states)	Q + 3			ns
^t h(CSH–R)	READY hold after CLKOUT2 high	Q + 3			ns
^t d(M–R)	READY valid after MSC valid			2Q – 25	ns
^t h(M-R)	READY hold time after MSC valid	0			ns

NOTES: 1. Q = 1/4t_{C(C)}.
 2. A15–A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as "address".

Read data access time is defines as t_{a(A)} = t_{su(A)} + t_{w(SL)} - t_{su(D)R}.



TMS320C28

RS, INT, BIO, AND XF TIMING

switching characteristics over recommended operating conditions (see Note 1 and 5)

	PARAMETER	MIN	ТҮР	MAX	UNIT
^t d(RS)	CLKOUT1 low to reset state entered			22†	ns
^t d(IACK)	CLKOUT1 to IACK valid	- 6	0	12	ns
^t d(XF)	XF valid before falling edge of STRB	Q – 15			ns

NOTES: 1. $Q = 1/4t_{C}(C)$

5. RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagrams will occur.

timing requirements over recommended operating conditions (see Note 1 and 5)

		MIN	NOM	MAX	UNIT
^t su(IN)	INT/BIO/RS setup before CLKOUT1 high	32			ns
^t h(IN)	INT/BIO/RS hold after CLKOUT1 high	0			ns
^t f(IN)	INT/BIO fall time			8†	ns
t _w (IN)	INT/BIO low pulse duration	^t c(C)			ns
^t w(RS)	RS low pulse duration	3t _{c(C)}			ns

[†] Value derived from characterization data and not tested.

NOTES: 1. Q = 1/4t_{C(C)}. 5. RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagrams will occur.

HOLD TIMING

switching characteristics over recommended operating conditions (see Note 1)

	PARAMETER	MIN	ТҮР	MAX	UNIT
^t d(C1L-AL)	HOLDA low after CLKOUT1 low	0		10	ns
^t dis(AL-A)	HOLDA low to address three-state		0†		ns
^t dis(C1L-A)	Address three-state after CLKOUT1 low (HOLD mode, see Note 6)			20†	ns
td(HH-AH)	HOLD high to HOLDA high			25	ns
ten(A-C1L)	Address driven before CLKOUT1 low (HOLD mode, see Note 6)			8†	ns

[†] Value derived from characterization data and not tested.

NOTES: 1. Q = 1/4t_{C(C)}.
 6. A15–A0, PS, DS, IS, STRB, and R/W timings are all included in timings referenced as "address."

timing requirements over recommended operating conditions (see Note 1)

td(C2H-H) HOLD valid after CLKOUT2 high	Q – 24	ns

NOTE 1: Q = 1/4t_{C(C)}.



SERIAL PORT TIMING

switching characteristics over recommended operating conditions (see Note 1)

	PARAMETER	MIN	ТҮР	MAX	UNIT
^t d(CH-DX)	DX valid after CLKX rising edge (see Note 7)			75	ns
^t d(FL-DX)	DX valid after FSX falling edge (TXM = 0, see Note 7)			40	ns
^t d(CH-FS)	FSX valid after CLKX rising edge (TXM = 1)			40	ns

NOTES: 1. $Q = 1/4t_{C(C)}$. 7. The last occurrence of FSX falling and CLKX rising.

timing requirements over recommended operating conditions (see Note 1)

		MIN	NOM	MAX	UNIT
tc(SCK)	Serial port clock (CLKX/CLKR) cycle time†	200			ns
^t f(SCK)	Serial port clock (CLKX/CLKR) fall time			25‡	ns
^t r(SCK)	Serial port clock (CLKX/CLKR) rise time			25‡	ns
^t w(SCK)	Serial port clock (CLKX/CLKR) low pulse duration (see Note 8)	80			ns
^t w(SCK)	Serial port clock (CLKX/CLKR) high pulse duration (see Note 8)	80			ns
^t su(FS)	FSX/FSR setup time before CLKX/CLKR falling edge (TXM = 0)	18			ns
^t h(FS)	FSX/FSR hold time after CLKX/CLKR falling edge (TXM = 0)	20			ns
^t su(DR)	DR setup time before CLKR falling edge	10			ns
^t h(DR)	DR hold time after CLKR falling edge	20			ns

[†] The serial port was tested at a minimum frequency of 1.25 MHz. However, the serial port was fully static but will properly function down to $f_{SX} = 0$ Hz.

[‡] Value derived from characterization data and not tested.

NOTES: 1. $Q = 1/4t_{C(C)}$.

8. The duty cycle of the serial port clock must be within 40-60%.



PARAMETER MEASUREMENT INFORMATION

This section contains all the timing diagrams for the TMS320 second-generation devices. Refer to the top corner of page for the specific device.

Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2 volts, unless otherwise noted.



Figure 6. Clock Timing





PARAMETER MEASUREMENT INFORMATION

Figure 7. Memory Read Timing





Figure 8. Memory Write Timing





Figure 9. One Wait-State Memory Access Timing





[‡] Serial port controls are DX and FSX.

Figure 10. Reset Timing





Figure 12. Serial Port Receive Timing





Figure 13. Serial Port Transmit Timing







Figure 15. External Flag Timing





+ HOLD is an asynchronous input and can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise, a delay of one CLKOUT2 cycle will occur.

Figure 16. HOLD Timing (Part A)





[†] HOLD is an asynchronous input and can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise, a delay of one CLKOUT2 cycle will occur.

Figure 17. HOLD Timing (Part B)



MECHANICAL DATA

80-pin EIAJ quad flat pack (PH suffix)





MECHANICAL DATA





B. Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side.


TMS320C28 DIGITAL SIGNAL PROCESSOR WITH POWER-DOWN MODE

SPRS019-DECEMBER 1992

MECHANICAL DATA

68-lead FZ CER-QUAD, ceramic leaded chip carrier package

This hermetically-sealed chip carrier package consists of a ceramic base, ceramic cap, and a 68-lead frame. Hermetic sealing is accomplished with glass. The FZ package is intended for both socket- or surface- mounting. Having a Sn/Pb ratio of 60/40, the tin/lead-coated leads do not require special cleaning or processing when being surface-mounted. The 28-lead package is shown for illustration. Refer to the table below for 68-lead package dimensions.



NOTES: A. Glass is optional, and the diameter is dependent on device application.

B. Centerline of center pin, each side, is within 0,10 (0.004) of package centerline as determined by dimension B.

- C. Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side.
- D. The lead contact points are within 0,15 (0.006) of being planar.



Appendix D

SMJ320C2x Digital Signal Processors

This appendix contains data sheet information on the SMJ320C2x digital signal processors family.

SMJ320C2x Digital Signal Processors

SGUS007C - AUGUST 1988 - REVISED AUGUST 1992

- Military Temperature Range ... – 55°C to 125°C
- 100-ns or 80-ns Instruction Cycle Times
- 544 Words of Programmable On-Chip Data RAM
- 4K Words of On-Chip Program ROM
- 128K Words of Data/Program Space
- 16 Input and 16 Output Channels
- 16-Bit Parallel Interface
- Directly Accessible External Data Memory Space
- Global Data Memory Interface
- 16-Bit Instruction and Data Words
- 16 × 16-Bit Multiplier With a 32-Bit Product
- 32-Bit ALU and Accumulator
- Single-Cycle Multiply/Accumulate Instructions
- 0 to 16-Bit Scaling Shifter
- Bit Manipulation and Logical Instructions
- Instruction Set Support for Floating-Point Operations, Adaptive Filtering, and Extended-Precision Arithmetic
- Block Moves for Data/Program Management
- Repeat Instructions for Efficient Use of Program Space
- Eight Auxiliary Registers and Dedicated Arithmetic Unit for Indirect Addressing
- Serial Port for Direct Codec Interface
- Synchronization Input for Synchronous Multiprocessor Configurations
- Wait States for Communication to Slow Off-Chip Memories/Peripherals
- On-Chip Timer for Control Operations
- Three External Maskable User Interrupts
- Input Pin Polled by Software Branch Instruction
- 1.6-µm CMOS Technology



		1	2	3	4	5	6	7	8	9	10	11
A	$\left(\right. \right)$		•	•	•	•	•	•	•	•	•	
в		•	۲	•	٠	•	•	•	•	•	۲	•
с		٠	٠								٠	•
D		٠	٠								٠	•
E		٠	٠								٠	•
F		٠	٠								٠	•
G		٠	٠								٠	•
н		٠	٠								٠	•
J		•	•								•	•
к		٠	۲	٠	٠	٠	٠	٠	•	٠	۲	•
L			•	٠	•	•	•	•	•	•	٠	
						_				_		

[†] See Pin Assignments Table (Page 2) and Pin Nomenclature Table (Page 3) for locations and descriptions of all pins.

- Programmable Output Pin for Signaling External Devices
- Single 5-V Supply
- On-Chip Clock Generator
- Packaging:
 - 68-Pin Leaded Ceramic Chip Carrier (FJ Suffix)
 - 68-Pin Ceramic Grid Array (GB Suffix)
 - 68-Pin Leadless Ceramic Chip Carrier (FD Suffix)

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright © 1992, Texas Instruments Incorporated

SGUS007C - AUGUST 1988 - REVISED AUGUST 1992

description

This data sheet provides thorough design documentation for the SMJ320C25 and the SMJ320C25-50 digital signal processor devices in the SMJ320 family of VLSI digital signal processors and peripherals. The SMJ320 family supports a wide range of digital signal processing applications such as tactical communications, guidance, military modems, speech processing, spectrum analysis, audio processing, digital filtering, high-speed control, graphics, and other computation-intensive applications.

Differences between the SMJ320C25 and the SMJ320C25-50 are specifically identified, as in the following paragraph and in the parameter tables on pages 18 through 24 of this data sheet. When not specifically differentiated, the term SMJ320C25 is used to describe both devices.

The SMJ320C25 has a 100-ns instruction cycle time. The SMJ320C25-50 has an 80-ns instruction cycle time. With these fast instruction cycle times and their innovative memory configurations, these devices perform operations necessary for many realtime digital signal processing algorithms. Since most instructions require only one cycle, the SMJ320C25 is capable of executing 12.5 million instructions per second. On-chip data RAM of 544 16-bit words, on-chip program ROM of 4K words, direct addressing of up to 64K words of external data memory space and 64K words of external program memory space, and multiprocessor interface features for sharing global memory minimize unnecessary data transfers to take full advantage of the capabilities of the processor.

FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN
A0	K1/26	A12	K8/40	D2	E1/16	D14	A5/3	INT2	H1/22	Vcc	H2/23
A1	K2/28	A13	L9/41	D3	D2/15	D15	B6/2	ĪS	J11/46	Vcc	L6/35
A2	L3/29	A14	K9/42	D4	D1/14	DR	J1/24	MP/MC	A6/1	Vss	B1/10
A3	K3/30	A15	L10/43	D5	C2/13	DS	K10/45	MSC	C10/59	Vss	K11/44
A4	L4/31	BIO	B7/68	D6	C1/12	DX	E11/54	PS	J10/47	VSS	L2/27
A5	K4/32	BR	G11/50	D7	B2/11	FSR	J2/25	READY	B8/66	XF	D11/56
A6	L5/33	CLKOUT1	C11/58	D8	A2/9	FSX	F10/53	RS	A8/65	X1	G10/51
A7	K5/34	CLKOUT2	D10/57	D9	B3/8	HOLD	A7/67	R/W	H11/48	X2/CLKIN	F11/52
A8	K6/36	CLKR	B9/64	D10	A3/7	HOLDA	E10/55	STRB	H10/49		
A9	L7/37	CLKX	A9/63	D11	B4/6	IACK	B11/60	SYNC	F2/19		
A10	K7/38	D0	F1/18	D12	A4/5	INT0	G1/20	Vcc	A10/61		
A11	L8/39	D1	E2/17	D13	B5/4	INT1	G2/21	Vcc	B10/62		

PGA/CLCC/LCCC PIN ASSIGNMENTS



SGUS007C - AUGUST 1988 - REVISED AUGUST 1992

PIN NOMENCLATURE

SIGNALS	I/0/Z†	DEFINITION
Vcc	1	5-V supply pins
VSS	1	Ground pins
X1	0	Output from internal oscillator for crystal
X2/CLKIN	1	Input to internal oscillator from crystal or external clock
CLKOUT1	0	Master clock output (crystal or CLKIN frequency/4)
CLKOUT2	0	A second clock output signal
D15-D0	1/O/Z	16-bit data bus D15 (MSB) through D0 (LSB). Multiplexed between program, data, and I/O spaces.
A15-A0	O/Z	16-bit address bus A15 (MSB) through A0 (LSB)
PS, DS, IS	O/Z	Program, data, and I/O space select signals
R/ W	O/Z	Read/write signal
STRB	O/Z	Strobe signal
RS	1	Reset input
INT2-INTO	1	External user interrupt inputs
MP/MC	1	Microprocessor/microcomputer mode select pin
MSC	0	Microstate complete signal
IACK	0	Interrupt acknowledge signal
READY	1	Data ready input. Asserted by external logic when using slower devices to indicate that the current bus
		transaction is complete.
BR	0	Bus request signal. Asserted when the SMJ320C25 requires access to an external global data memory
		space.
XF	0	External flag output (latched software-programmable signal)
HOLD	1	Hold input. When asserted, SMJ320C25 goes into an idle mode and places the data, address, and
		control lines in the high-impedance state.
HOLDA	0	Hold acknowledge signal
SYNC	1	Synchronization input
BIO	1	Branch control input. Polled by BIOZ instruction.
DR	1	Serial data receive input
CLKR	1	Clock for receive input for serial port
FSR	1	Frame synchronization pulse for receive input
DX	O/Z	Serial data transmit output
CLKX	1	Clock for transmit output for serial port
FSX	I/O/Z	Frame synchronization pulse for transmit. Configurable as either an input or an output.

 † I/O/Z denotes input/output/high-impedance state.



SGUS007C - AUGUST 1988 - REVISED AUGUST 1992

functional block diagram





SGUS007C - AUGUST 1988 - REVISED AUGUST 1992

architecture

The SMJ320C25 increases performance of DSP algorithms through innovative additions to the SMJ320 architecture. Increased thoughput on the SMJ320C25 for many DSP applications is accomplished by means of single-cycle multiply/accumulate instructions with a data move option, eight auxiliary registers with a dedicated arithmetic unit, and faster I/O necessary for data-intensive signal processing.

The architectural design of the SMJ320C25 emphasizes overall speed, communication, and flexibility in processor configuration. Control signals and instructions provide floating-point support, block-memory transfers, communication to slower off-chip devices, and multiprocessing implementations.

Two large on-chip RAM blocks, configurable either as separate program and data spaces or as two contiguous data blocks, provide increased flexibility in system design. Programs of up to 4K words can be masked into the internal program ROM. The remainder of the 64K-word program memory space is located externally. Large programs can execute at full speed from this memory space. Programs can also be downloaded from slow external memory to high-speed on-chip RAM. A total of 64K data memory address space is included to facilitate implementation of DSP algorithms. The VLSI implementation of the SMJ320C25 incorporates all of these features as well as many others, such as a hardware timer, serial port, and block data transfer capabilities.

32-bit ALU/accumulator

The SMJ320C25 32-bit arithmetic logic unit (ALU) and accumulator perform a wide range of arithmetic and logical instructions, the majority of which execute in a single clock cycle. The ALU executes a variety of branch instructions dependent on the status of the ALU or a single bit in a word. These instruction provide the following capabilities:

- · Branch to an address specified by the accumulator
- Normalize fixed-point numbers contained in the accumulator
- Test a specified bit of a word in data memory.

One input to the ALU is always provided from the accumulator, and the other input may be provided from the product register (PR) of the multiplier or the input scaling shifter which has fetched data from the RAM on the data bus. After the ALU has performed the arithmetic or logical operations, the result is stored in the accumulator.

The 32-bit accumulator is split into two 16-bit segments for storage in data memory. Additional shifters at the output of the accumulator perform shifts while the data is being transferred to the data bus for storage. The contents of the accumulator remain unchanged.

scaling shifter

The SMJ320C25 scaling shifter has a 16-bit input connected to the data bus and a 32-bit output connected to the ALU. The scaling shifter produces a left shift of 0 to 16 bits on the input data, as programmed in the instruction. The LSBs of the output are filled with zeroes, and the MSBs may be either filled with zeroes or sign-extended, depending upon the status programmed into the SXM (sign-extension mode) bit of status register ST1.



SGUS007C - AUGUST 1988 - REVISED AUGUST 1992

16 × 16-bit parallel multiplier

The SMJ320C25 has a 16 × 16-bit hardware multiplier, which is capable of computing a signed or unsigned 32-bit product in a single machine cycle. The multiplier has the following two associated registers:

- A 16-bit Temporary Register (TR) that holds one of the operands for the multiplier, and
- A 32-bit Product Register (PR) that holds the product.

Incorporated into the SMJ320C25 instruction set are single-cycle multiply/accumulate instruction that allow both operands to be processed simultaneously. The data for these operations may reside anywhere in internal or external memory and can be transferred to the multiplier each cycle via the program and data buses.

Four product shift modes are available at the product register (PR) output that are useful when performing multiply/accumulate operations, fractional arithmetic, or justifying fractional products.

timer

The SMJ320C25 provides a memory-mapped 16-bit timer for control operations. The on-chip timer (TIM) register is a down counter that is continuously clocked by CLKOUT1. A timer interrupt (TINT) is generated every time the timer decrements to zero. The timer is reloaded with the value contained in the period (PRD) register within the next cycle after it reaches zero so that interrupts may be programmed to occur at regular intervals of PRD + 1 cycles of CLKOUT1.

memory control

The SMJ320C25 provides a total of 544 16-bit words of on-chip data RAM, divided into three separate blocks (B0, B1, and B2). Of the 544 words, 288 words (blocks B1 and B2) are always data memory, and 256 words (block B0) are programmable as either data or program memory. A data memory size of 544 words allows the SMJ320C25 to handle a data array of 512 words (256 words if on-chip RAM is used for program memory), while still leaving 32 locations for intermediate storage. When using block B0 as program memory, instructions can be downloaded from external program memory into on-chip RAM and then executed.

When using on-chip program RAM, ROM, or high-speed external program memory, the SMJ320C25 runs at full speed without wait states. However, the READY line can be used to interface the SMJ320C25 to slower, less-expensive external memory. Downloading programs from slow off-chip memory to on-chip program RAM speeds processing while cutting system costs.

The SMJ320C25 provides three separate address states for program memory, data memory, and I/O. The on-chip memory is mapped into either the 64K-word data memory or program memory space, depending upon the memory configuration. The CNFD (configure block B0 as data memory) and CNFP (configure block B0 as program memory) instruction allow dynamic configuration of the memory maps through software. Regardless of the configuration, the user may still execute from external program memory.

The SMJ320C25 has six registers which are mapped into the data memory space: a serial port data receive register, serial port data transmit register, timer register, period register, interrupt mask register, and global memory allocation register.













SGUS007C - AUGUST 1988 - REVISED AUGUST 1992

interrupts and subroutines

The SMJ320C25 has three external maskable user interrupts INT2-INT0, available for external devices that interrupt the processor. Internal interrupts are generated by the serial port (RINT and XINT), by the timer (TINT), and by the software interrupt (TRAP) instruction. Interrupts are prioritized with reset (RS) having the highest priority and the serial port transmit interrupt (XINT) having the lowest priority. All interrupt locations are on two-word boundaries so that branch instruction can be accommodated in those locations if desired.

A built-in mechanism protects multicycle instructions from interrupts. If an interrupt occurs during a multicycle instruction, the interrupt is not processed until the instruction is completed. This mechanism applies both to instructions that are repeated or become multicycle due to the READY signal.

external interface

The SMJ320C25 supports a wide range of system interfacing requirements. Program, data, and I/O address spaces provide interface to memory and I/O, thus maximizing system throughout. I/O design is simplified by having I/O treated the same way as memory. I/O devices are mapped into the I/O address space using the processor's external address and data buses in the same manner as memory-mapped devices. Interface to memory and I/O devices of varying speeds is accomplished by using the READY line. When transitions are made with slower devices, the SMJ320C25 processor waits until the other device completes its function and signals the processor via the READY line. Then, the SMJ320C25 continues execution.

A full-duplex serial port provides communication with serial devices, such as codecs, serial A/D converters, and other serial systems. The interface signals are compatible with codecs and many other serial devices with a minimum of external hardware. The serial port may also be used for intercommunication between processors in multiprocessing applications.

The serial port has two memory-mapped registers: the data transmit register (DXR) and the data receive register (DRR). Both registers operate in either the byte mode or 16-bit word mode, any may be accessed in the same manner as any other data memory location. Each register has an external clock, a framing synchronization pulse, and associated shift registers. One method of multiprocessing may be implemented by programming one device to transmit while the others are in the receive mode.

multiprocessing

The flexibility of the SMJ320C25 allows configurations to satisfy a wide range of system requirements. The SMJ320C25 can be used as follows:

- A standalone processor
- A multiprocessor with devices in parallel
- A slave/host multiprocessor with global memory space
- A peripheral processor interfaced via processor-controlled signals to another device.

For multiprocessing applications, the SMJ320C25 has the capability of allocating global data memory space and communicating with that space via the BR (bus request) and READY control signals. Global memory is data memory shared by more than one processor. Global data memory access must be arbitrated. The 8-bit memory-mapped GREG (global memory allocation register) specifies part of the SMJ320C25s data memory as global external memory. The contents of the register determine the size of the global memory space. If the current instruction addresses an operand within that space, BR is asserted to request control of the bus. The length of the memory cycle is controlled by the READY line.



SGUS007C - AUGUST 1988 - REVISED AUGUST 1992

The SMJ320C25 supports DMA (direct memory access) to its external program/data memory using the HOLD and HOLDA signals. Another processor can take complete control of the SMJ320C25s external memory by asserting HOLD low. This causes the SMJ320C25 to place its address, data, and control lines in a high-impedance state, and assert HOLDA. Program execution from on-chip memory may proceed concurrently while the device is in the hold mode.

instruction set

The SMJ320C25 microprocessor implements a comprehensive instruction set that supports both numeric-intensive signal processing operations as well as general-purpose applications, such as multiprocessing and high-speed control.

For maximum throughput, the next instruction is prefetched while the current one is being executed. Since the same data lines are used to communicate to external data/program or I/O space, the number of cycles may vary depending upon whether the next data operand fetch is from internal or external program memory. Highest throughput is achieved by maintaining data memory on-chip and using either internal or fast external program memory.

addressing modes

The SMJ320C25 instruction set provides three memory addressing modes: direct, indirect, and immediate addressing.

Both direct and indirect addressing can be used to access data memory. In direct addressing, seven bits of the instruction word are concatenated with the nine bits of the data memory page pointer to form the 16-bit data memory address. Indirect addressing accesses data memory through the eight auxiliary registers. In immediate addressing, the data is based on a portion of the instruction word(s).

In direct memory addressing, the instruction word contains the lower seven bits of the data memory address. This field is concatenated with the nine bits of the data memory page pointer to form the full 16-bit address. Thus, memory is paged in the direct addressing mode with a total of 512 pages, each page containing 128 words.

Eight auxiliary register (AR0-AR7) provide flexible and powerful indirect addressing. To select a specific auxiliary register, the Auxiliary Register Pointer (ARP) is loaded with a value from 0 through 7 for AR0-AR7, respectively.

There are seven types of indirect addressing: auto-increment or auto-decrement, post-indexing by either adding or subtracting the contents of ARO, or single indirect addressing with no increment or decrement and bit-reversal addressing (used in FFTs) with increment or decrement. All operations are performed on the current auxiliary register in the same cycle as the original instruction, followed by a new ARP value being loaded.

repeat feature

A repeat feature, used with instructions such as multiply/accumulates, block moves, I/O transfers, and table read/writes, allows a single instruction to be performed up to 256 times. The repeat counter (RPTC) is loaded with either a data memory value (RPT instruction) or an immediate value (RPTK instruction). The value of this operand is one less than the number of times that the next instruction is executed. Those instructions that are normally multicycle are pipelined when using the repeat feature, and effectively become single-cycle instructions.



SGUS007C - AUGUST 1988 - REVISED AUGUST 1992

instruction set summary

Table 1 lists the symbols and abbreviations used in Table 2, the instruction set summary. Table 2 consists primarily of single-cycle, single-word instructions. Infrequently used branch, I/O, and CALL instructions are multicycle. The instruction set summary is arranged according to function and alphabetized within each functional grouping.

SYMBOL	MEANING
В	4-bit field specifying a bit code
СМ	2-bit field specifying compare mode
D	Data memory address field
FO	Format status bit
М	Addressing mode bit
к	Immediate operand field
PA	Port address (PA0-PA15 are predefined assembler symbols equal to 0 through 15, respectively)
PM	2-bit field specifying P register output shift code
R	3-bit operand field specifying auxiliary register
S	4-bit left-shift code
X	3-bit accumulator left-shift field

Table 1. Instruction Symbols



SGUS007C - AUGUST 1988 - REVISED AUGUST 1992

	ACCUMULATOR ME	MORY RE	FER	ENC	E IN	STRU	JCTIO	ONS	3								<u> </u>	
MNEMONIC	DESCRIPTION	NO. WORDS					INS	TR	UCI	ION	віт	coi	DE					
			15	14	13	12	11	10) 9	8	7	6	5	4	3	2	1	0
ABS	Absolute value of accumulator	1	1	1	0	0	1	1	1	0	0	0	0	1	1	0	1	1
ADD	Add to accumulator with shift	1	0	0	0	0	−		S-)	► M	•			- D -			•
ADDC	Add to accumulator with carry	1	0	1	0	0	0	0	1	1	М	4			- D -			•
ADDH	Add to high accumulator	1	0	1	0	0	1	0	C	0	М	4			- D -		- <u>`</u>	•
ADDK	Add to accumulator short immediate	1	1	1	0	0	1	1	C	0	4			- F	(•
ADDS	Add to low accumulator with sign extension suppressed	1	0	1	0	0	1	0	C	1	М	4			- D -			•
ADDT	Add to accumulator with shift specified by T register	1	0	1	0	0	1	0	1	0	М	4		· <u>··</u> ··	- D -			•
ADLK [†]	Add to accumulator long immediate with shift	2	1	1	0	1	4-		S-)	• 0	0	0	0	0	0	1	0
AND	AND with accumulator	1	0	1	0	0	1	1	1	0	м	4			- D -			•
ANDKT	AND immediate with accumulator with shift	2	1	1	0	1	∢		s-)	• 0	0	0	0	0	1	0	0
CMPL [†]	Complement accumulator	1	1	1	0	0	1	1	1	0	0	0	1	0	0	1	1	1
LAC	Load accumulator with shift	1	0	0	1	0	<		s-)	м	•			- D -			♦
LACK	Load accumulator immediate short	1	1	1	0	0	1	0	1	0	•			— k	(►
LACT [†]	Load accumulator with shift specified by T register	1	0	1	0	0	0	0	1	0	м	∢			D-			•
LALK [†]	Load accumulator long immediate with shift	2	1	1	0	1	<		s–)	• 0	0	0	0	0	0	0	1
NEG [†]	Negate accumulator	1	1	1	0	0	1	1	1	0	0	0	1	0	0	0	1	1
NORM	Normalize contents of accumulator	1	1	1	0	0	1	1	1	0	1	4			D-			►
OR	OR with accumulator	1	0	1	0	0	1	1	C	1	м	4			D-			►
ORK [†]	OR immediate with accumulator with shift	2	1	1	0	1	←		s–)	• 0	0	0	0	0	1	0	1
ROL	Rotate accumulator left	1	1	1	0	0	1	1	1	0	0	0	1	1	0	1	0	0
ROR	Rotate accumulator right	1	1	1	0	0	1	1	1	0	0	0	1	1	0	1	0	1
SACH	Store high accumulator with shift	1	0	1	1	0	1	◄	>	(▶	м	4			D-			•
SACL	Store low accumulator with shift	1	0	1	1	0	0	◄	— >	(—▶	м	4			D-			≯
SBLK [†]	Subtract from accumulator long immediate with shift	2	1	1	0	1	↓		s–	>	• 0	0	0	0	0	0	1	1
SFL [†]	Shift accumulator left	1	1	1	0	0	1	1	1	0	0	0	0	1	1	0	0	0
SFR†	Shift accumulator right	1	1	1	0	0	1	1	1	0	0	0	0	1	1	0	0	1
SUB	Subtract from accumulator with shift	1	0	0	0	1	 ←		s	>	м	•			D-			•
SUBB	Subtract from accumulator with borrow	1	0	1	0	0	1	1	1	1	м	•			D-			•
SUBC	Conditional subtract	1	0	1	0	0	0	1	1	1	м	4			D-			•
SUBH	Subtract from high accumulator	1	0	1	0	0	0	1	0	0	м	4			D-			•
SUBK	Subtract from accumulator short immediate	1	1	1	0	0	1	1	0	1	4			— ĸ				►
SUBS	Subtract from low accumulator with sign extension suppressed	1	0	1	0	0	0	1	0	1	м	4			D -			►

Table 2. SMJ320C25 Instruction Set Summary

SGUS007C - AUGUST 1988 - REVISED AUGUST 1992

	ACCUMULATOR ME	MORY RE	FER	ENC	E IN	STRU	JCTI	ONS										
MNEMO	NIC DESCRIPTION	NO.					IN	STR	UC.	TION	I BI	тсс	DDE					
		Wonbe	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SUBT†	Subtract from accumulator with shift specified by T register	1	0	1	0	0	0	1	1	0	М	∢ -			D			->
XOR	Exclusive-OR with accumulator	1	0	1	0	0	1	1	0	0	М				D			>
XORK [†]	Exclusive-OR immediate with accumulator with shift	2	1	1	0	1	4-	— s	3 -	->	0	0	0	0	0	1	1	0
ZAC	Zero accumulator	1	1	1	0	0	1	0	1	0	0	0	0	0	0	0	0	0
ZALH	Zero low accumulator and load high accumulator	1	0	1	0	0	0	0	0	0	М	•			D-			->
ZALR	ALR Zero low accumulator and load high accumulator with rounding		0	1	1	1	1	0	1	1	М	4-			D -			->
ZALS	ALS Zero accumulator and load low accumulator with sign extension suppressed		0	1	0	0	0	0	0	1	М	4-			D -			->
	AUXILIARY REGISTERS A	ND DATA	PAG	E PO	DINT	ER IN	ISTF	толя	101	٩S								
MNEMO	NIC DESCRIPTION	NO.					IN	STR	UCT	TION	I BI	гсс	DE					
		Wonds	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADRK	Add to auxiliary register short immediate	1	0	1	1	1	1	1	1	0	•	1			к -			->
CMPR [†]	Compare auxiliary register with auxiliary register AR0	1	1	1	0	0	1	1	1	0	0	1	0	1	0	0	€ CI	M-₽
LAR	Load auxiliary register	1	0	0	1	1	0 <	•	R	>	м	4			- D			•
LARK	Load auxiliary register short immediate	1	1	1	0	0	0 <		R	->	•	•			- K			->
LARP	Load auxiliary register pointer	1	0	1	0	1	0	1	0	1	1	0	0	0	1 ·	◀	R	-•
LDP	Load data memory page pointer	1	0	1	0	1	0	0	1	0	М	4			- D			->
LDPK	Load data memory page pointer immediate	1	1	1	0	0	1	0	0	4				DF) —			->
		2	1	1	0	1	0 <		R	>	• 0	0	0	0	0	0	0	0
LRLK [†]	Load auxiliary register long immediate	-																
LRLK [†] MAR	Load auxiliary register long immediate Modify auxiliary register	1	0	1	0	1	0	1	0	1	М	4			- D			->
LRLK [†] MAR SAR	Load auxiliary register long immediate Modify auxiliary register Store auxiliary register	1	0 0	1 1	0 1	1 1	0 0 •	1	0 R	1 •	м • м	♦			- D - D			>



SGUS007C - AUGUST 1988 - REVISED AUGUST 1992

	T REGISTER, P REGI	STER, AN	D MI	JLTIF	PLY I	NSTR	RUCI	TION	S									
MNEMO	NIC DESCRIPTION	NO.					IN	STR	υст	ION	вп	cc	DE					
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
APAC	Add P register to accumulator	1	1	1	0	0	1	1	1	0	0	0	0	1	0	1	0	1
LPH [†]	Load high P register	1	0	1	0	1	0	0	1	1	М	•			- D ·			->
LT	Load T register	1	0	0	1	1	1	1	0	0	м	4			- D·			->
LTA	Load T register and accumulate previous product	1	0	0	1	1	1	1	0	1	М	4			- D -			->
LTD	Load T register, accumulate previous product, and move data	1	0	0	1	1	1	1	1	1	м	4			- D			->
LTP	Load T register and store P register in accumulator	1	0	0	1	1	1	1	1	0	м	4			- D ·			->
LTS [†]	Load T register and subtract previous product	1	0	1	0	1	1	0	1	1	м	4			- D-			
MAC [†]	Multiply and accumulate	2	0	1	0	1	1	1	0	1	М	4			- D·			->
MACD [†]	Multiply and accumulate with data move	2	0	1	0	1	1	1	0	0	М	4			- D -			>
MPY	Multiply (with T register, store product in P register)	1	0	0	1	1	1	0	0	0	м	•			- D·			->
MPYA	Multiply and accumulate previous product	1	0	0	1	1	1	0	1	0	М	4			- D -			->
MPYK	Multiply immediate	1	1	0	1	<					- 1	< -				· · · · · ·		->
MPYS	Multiply and subtract previous product	1	0	0	1	1	1	0	1	1	м	4			- D-			->
MPYU	Multiply unsigned	1	1	1	0	0	1	1	1	1	м	4			- D -			>
PAC	Load accumulator with P register	1	1	1	0	0	1	1	1	0	0	0	0	1	0	1	0	0
SPAC	Subtract P register from accumulator	1	1	1	0	0	1	1	1	0	0	0	0	1	0	1	1	0
SPH	Store high P register	1	0	1	1	1	1	1	0	1	м	4			- D -			->
SPL	Store low P register	1	0	1	1	1	1	1	0	0	м	4			- D-			->
SPMT	Set P register output shift mode	1	1	1	0	0	1	1	1	0	0	0	0	0	1	0 •	₽	MÞ
SQRA [†]	Square and accumulate	1	0	0	1	1	1	0	0	1	м	4			- D -			
SQRS†	Square and subtract previous product	1	0	1	0	1	1	0	1	0	м	4			- D -			->

Table 2. SMJ320C25 Instruction Set Summary (continued)



SGUS007C - AUGUST 1988 - REVISED AUGUST 1992

	BRAN	ICH/CALL	INS	rruc	стю	NS												
MNEMC	DNIC DESCRIPTION	NO. WORDS					1		RUC	TIC	DN B		00	E				
	Propoly upgonditionally		15	14	13	12		10	9	8	7	6	5	4	3	2		0
BACCT	Branch to address associated by assumulater	2		1	1		1		1	1	1	· ·		_		0		
DAUC	Branch to address specified by accumulator			1	1	1	1	1	1	1	1	0		0	r	ı 	0	
DANZ	Branch of auxiliary register hot zero	2		1	1	1	1	0	1	1	1				L	 		
BBNZ	Branch if TO bit = 0	2		1	1	1	1	0	0	1	1				(
BBZ	Branch if IC bit = 0	2		1	1	1	1	0	0	0	1				I			
BC	Branch on carry	2	0	1	0	1	1	1	1	0	1	•	•		[ر		
BGEZ	Branch if accumulator ≥ 0	2	1	1	1	1	0	1	0	0	1	•			() C		
BGZ	Branch if accumulator > 0	2	1	1	1	1	0	0	0	1	1	•			0	o—		>
BIOZ	Branch on I/O status = 0	2	1	1	1	1	1	0	1	0	1	•	4		[) (>
BLEZ	Branch if accumulator ≤ 0	2	1	1	1	1	0	0	1	0	1	•			C) C		
BLZ	Branch if accumulator < 0	2	1	1	1	1	0	0	1	1	1	•	◀		0) C		
BNC	Branch on no carry	2	0	1	0	1	1	1	1	1	1	•	◀		— (о — с		>
BNV†	Branch if no overflow	2	1	1	1	1	0	1	1	1	1	•	4		[э —		>
BNZ	Branch if accumulator ≠ 0	2	1	1	1	1	0	1	0	1	1	•	4		[> —		
BV	Branch on overflow	2	1	1	1	1	0	0	0	0	1	•	◀		(о —		
вz	Branch if accumulator = 0	2	1	1	1	1	0	1	1	0	1	•	◀		(с Э		>
CALA	Call subroutine indirect	1	1	1	0	0	1	1	1	0	0	0	1	0	0	1	0	0
CALL	Call subroutine	2	1	1	1	1	1	1	1	0	1	•	◀		— (c		
RET	Return from subroutine	1	1	1	0	0	1	1	1	0	0	0	1	0	0	1	1	0
	I/O AND I	DATA MEN	IORY	OP	ERA	TION	s											
								NCT	200	-		17.0	00	c				
MNEMO	DNIC DESCRIPTION	NO.							100				.00	_				
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BLKD [†]	Block move from data memory to data memory	2	1	1	1	1	1	1	0	1	м	•	•		- 0) (
BLKP†	Block move from program memory to data memory	2	1	1	1	1	1	1	0	0	М	•	•		— c)		
DMOV	Data move in data memory	1	0	1	0	1	0	1	1	0	м	•	4		C)—	·····	>
FORT [†]	Format serial port registers	1	1	1	0	0	1	1	1	0	0	0	0	0	1	1	1	FO
IN	Input data from port	1	1	0	0	0	-		PA)	M	•	•		c)—		>
OUT	Output data to port	1	1	1	1	0	-		PA		M		•		— c) —		
RFSM	Reset serial port frame synchronization mode	1	1	1	0	0	1	1	1	0	0	0	1	1	0	1	1	0
RTXM [†]	Reset serial port transmit mode	1	1	1	0	0	1	1	1	0	0	0	1	0	0	0	0	0
RXF [†]	Reset external flag	1	1	1	0	0	1	1	1	0	0	0	0	0	1	1	0	0
SFSM	Set serial port frame synchronization mode	1	1	1	0	0	1	1	1	0	0	0	1	1	0	1	1	1
STXM [†]	Set serial port transmit mode	1	1	1	0	0	1	1	1	0	0	0	1	0	0	0	0	1
SXF	Set external flag	1	1	1	0	0	1	1	1	0	0	0	0	0	1	1	0	1
TBLR	Table read	1	0	1	0	1	1	0	0	0	м		•	-	r) —	-	
TBLW	Table write	1	0	1	0	1	1	0	0	1	м	•			- c) ——		

Table 2. SMJ320C25 Instruction Set Summary (continued)



SGUS007C - AUGUST 1988 - REVISED AUGUST 1992

	CON	TROL INS	TRU	стю	NS													
MNEMONIC	DESCRIPTION	NO.					IN	STR	ист	101	вп	cc	DE					
		WORDS	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
віт†	Test bit	1	1	0	0	1	4	E	3	->	М	4			D-			•
вітт†	Test bit specified by T register	1	0	1	0	1	0	1	1	1	М	4			D-			•
CNFD [†]	Configure block as data memory	1	1	1	0	0	1	1	1	0	0	0	0	0	0	1	0	0
CNFP [†]	Configure block as program memory	1	1	1	0	0	1	1	1	0	0	0	0	0	0	1	· 0	1
DINT	Disable interrupt	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	0	1
EINT	Enable interrupt	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	0	0
IDLET	Idle until interrupt	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	1	1
LST	Load status register STO	1	0	1	0	1	0	0	0	0	М	4			D			•
LST1 [†]	Load status register ST1	1	0	1	0	1	0	0	0	1	М	◄			D-			•
NOP	No operation	1	0	1	0	1	0	1	0	1	0	0	0	0	0	0	0	0
POP	Pop top of stack to low accumulator	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	0	1
POPD†	Pop top of stack to data memory	1	0	1	1	1	1	0	1	0	М	◄			D-			•
PSHD [†]	Push data memory value onto stack	1	0	1	0	1	0	1	0	0	М	◄			D-			•
PUSH	Push low accumulator onto stack	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	0	0
RC	Reset carry bit	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	0	0
RHM	Reset hold mode	1	1	1	0	0	1	1	1	0	0	0	1	1	1	0	0	0
ROVM	Reset overflow mode	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	1	0
RPT	Repeat instruction as specified by data memory value	1	0	1	0	0	1	0	1	1	м	4		<u> </u>	D-			•
RPTK [†]	Repeat instruction as specified by immediate value	1	1	1	0	0	1	0	1	1	4			— ĸ	(•
RSXM [†]	Reset sign-extension mode	1	1	1	0	0	1	1	1	0	0	0	0	0	0	1	1	0
RTC	Reset test/control flag	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	1	0
sc	Set carry bit	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	0	1
знм	Set hold mode	1	1	1	0	0	1	1	1	0	0	0	1	1	1	0	0	1
SOVM	Set overflow mode	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	1	1
SST	Store status register ST0	1	0	1	1	1	1	0	0	0	М	4			D-			•
SST1 [†]	Store status register ST1	1	0	1	1	1	1	0	0	1	М	•			D-			•
ssxm†	Set sign-extension mode	1	1	1	0	0	1	1	1	0	0	0	0	0	0	1	1	1
STC	Set test/control flag	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	1	1
TRAPT	Software interrupt	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	1	0

Table 2. SMJ320C25 Instruction Set Summary (concluded)

 † These instructions are not included in the SMJ320C1x instruction set.



SGUS007C - AUGUST 1988 - REVISED AUGUST 1992

development systems and software support

Texas Instruments offers concentrated development support and complete documentation for designing an SMJ320C25-based microprocessor system. When developing an application, tools are provided to evaluate the performance of the processor, to develop the algorithm implementation, and to fully integrate the design's software and hardware modules. When questions arise, additional support can be obtained by calling the nearest Texas Instruments Regional Technology Center (RTC).

Sophisticated development operations are performed with the SMJ320C25 Macro Assembler/Linker, Simulator, and Emulator (XDS). The macro assembler and linker are used to translate program modules into object code and link them together. This puts the program modules into a form which can be loaded into the SMJ320C25 Simulator or Emulator. The simulator provides a quick means for initially debugging SMJ320C25 software while the emulator provides the real-time in-circuit emulation necessary to perform system level debug efficiently.

Table 3 gives a complete list of SMJ320C25 software and hardware development tools.

	MACRO ASSEMBLERS/LINKERS											
Host Computer	Operating System	Part Number										
DECVAX	VMS	TMDS324210-08										
TI/IBM PC	MS/PC-DOS	TMDS3242810-02										
SIMULATORS												
Host Computer	Operating System	Part Number										
DECVAX	VMS	TMDS3242211-08										
TI/IBM PC	MS/PC-DOS	TMDS3242811-02										
		a da da da mana mangang panamana ang pang kang mang mananan na pang mang mang mang mang mang mang mang m										
	EMULATORS	-										
Model	Power Supply	Part Number										
XDS/22	Included	TMDS3262221										

Table 3. SMJ/SMJ320C25 Software and Hardware Support



SGUS007C - AUGUST 1988 - REVISED AUGUST 1992

absolute maximum ratings over specified temperature range (unless otherwise noted) †

Supply voltage range, V _{CC} [‡]	- 0.3 \	√ to 7 V
Input voltage range	- 0.3 \	/ to 7 V
Output voltage range	- 0.3 \	√ to 7 V
Continuous power dissipation		1.0 W
Storage temperature range	65°C to) 150°C

[†] Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[‡] All voltage values are with respect to V_{SS}.

recommended operating conditions

			SMJ320C25-50			S	MJ320C	25	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.75	5	5.25	4.5	5	5.5	V
VSS	Supply voltage			0			0		V
		READY	3.00			2.35			
		D15-D0, FSX	2.20			2.20			
VIH	High-level input voltage	CLKR, CLKX	3.50			3.50			v
		CLKIN	4.00			3.50			
[All others	3.00			3.00			
		D15-D0, FSX, CLKIN, CLKR, CLKX			0.80			0.80	
VIL	Low-level input voltage	HOLD			0.70			0.70	V
		All others			0.80			0.70	
ЮН	High-level output current				300			300	μA
^I OL	Low-level output current				2			2	mA
Т _А	Operating free-air temperatu	re	-55			-55			°C
ТС	Operating case temperature				125			125	°C

electrical characteristics over specified free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	SMJ320C25-50 SMJ320C25			UNIT	
				MIN	TYP§	MAX	1	
∨он	High-level output voltag	le	V _{CC} = MIN, I _{OH} = MAX	2.4	3		V	
VOL	Low-level output voltag	е	V _{CC} = MIN, I _{OL} = MAX		0.3	0.6	V	
١z	Three-state current		V _{CC} = MAX	-20		20	μA	
Ц	Input current		$V_{I} = V_{SS}$ to V_{CC}	-10		10	μΑ	
Icc	Supply current	Normal				185	mA	
00		Idle/HOLD	VCC = MAX, IX = MAX			100		
Ci	Input capacitance				15		pF	
Co	Output capacitance				15		pF	

§ All typical values are at V_{CC} = 5V, T_A = 25°C.



This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriated logic voltage level, preferably either V_{CC}

or ground. Specific guidelines for handling devices of this type are contained in the publication Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies available from Texas Instruments.



SGUS007C - AUGUST 1988 - REVISED AUGUST 1992

CLOCK CHARACTERISTICS AND TIMING

The SMJ320C25 can use either its internal oscillator or an external frequency source for a clock.

internal clock option

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN (see Figure 3). The frequency of CLKOUT1 is one-fourth the crystal fundamental frequency. The crystal should be either fundamental or overtone mode and parallel resonant, with an effective series resistance of 30 ohms, a power dissipation of 1 mW, and be specified at a load capacitance of 20 pF. Note that overtone crystals require an additional tuned LC circuit (see the application report, *Hardware Interfacing to the TMS320C25*).

DADAMETED		TEOT COMPLETIONS	SM	SMJ320C25-50			SMJ320C25		
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	MIN	TYP	MAX	UNIT
f _x	Input clock frequency	TA = 55°C MIN	6.7†		50.0†	6.7†		40.0†	MHz
C1, C2		T _C = 125°C MAX		10			10		pF

[†] This parameter is not production tested.



Figure 3. Internal Clock Option



Figure 4. External Clock Option

Shown above is a crystal oscillator circuit suitable for providing the input clock signal to the SMJ320C25. Please refer to *Hardware Interfacing to the TMS320C25* (document number SPRA014A) for details on circuit operation.



SGUS007C - AUGUST 1988 - REVISED AUGUST 1992

external clock option

An external frequency source can be used by injecting the frequency directly into X2/CLKIN with X1 left unconnected. The external frequency injected must conform to the specifications listed in the following table.

switching characteristics over recommended operating conditions (see Note 1)

		SM	J320C25	-50	S	25		
	PARAMETER	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
tc(C)	CLKOUT1/CLKOUT2 cycle time	80		600	100		600	ns
^t d(CIH-C)	CLKIN high to CLKOUT1/CLKOUT2/STRB high/low	8		28	5		30	ns
^t f(C)	CLKOUT1/CLKOUT2/STRB fall time			3			5	ns
tr(C)	CLKOUT1/CLKOUT2/STRB rise time			3			5	ns
^t w(CL)	CLKOUT1/CLKOUT2 low pulse duration	2Q – 7		2Q + 5	2Q – 8	2Q	2Q + 8	ns
^t w(CH)	CLKOUT1/CLKOUT2 high pulse duration	2Q – 1		2Q + 7	2Q – 8	2Q	2Q + 8	ns
^t d(C1-C2)	CLKOUT1 high to CLKOUT2 low, CLKOUT2 high to CLKOUT1 high, etc.	Q - 6		Q + 3	Q – 6	Q	Q + 6	ns

NOTE 1: $Q = 1/4t_{C(C)}$.

timing requirements over recommended operating conditions (see Note 1)

		SN	J320C25	5-50	SMJ320C25-50			116117
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
^t c(CI)	CLKIN cycle time	20		150	25		150	ns
^t w(CIL)	CLKIN low pulse duration, t _{C(CI)} = 25 ns (see Note 2)	8			10		15	ns
^t w(CIH)	CLKIN high pulse duration, $t_{c(CI)} = 25$ ns (see Note 2)	8			10		15	ns
^t su(S)	SYNC setup time before CLKIN low	4		Q – 4	5		Q – 5	ns
^t h(S)	SYNC hold time from CLKIN low	4			8		_	ns

NOTES: 1. $Q = 1/4t_{C(C)}$.

 Rise and fail times, assuming a 40 – 60% duty cycle, are incorporated within this specification. CLKIN rise and fall times must be less than 5 ns.





Figure 5. Test Load Circuit







SGUS007C - AUGUST 1988 - REVISED AUGUST 1992

MEMORY AND PERIPHERAL INTERFACE TIMING

switching characteristics over recommended operating conditions (see Note 1)

		SM	J320C2	5-50	SM	/J320C	25	UNIT
	PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
td(C1-S)	STRB from CLKOUT1 (if STRB is present)	Q – 5		Q + 3	Q – 6	Q	Q + 6	ns
td(C2-S)	CLKOUT2 to STRB (if STRB is present)	- 2		5	- 6	0	6	ns
^t su(A)	Address setup time before STRB low (see Note 3)	Q – 13			Q – 12			ns
^t h(A)	Address hold time after STRB high (see Note 3)	Q – 4			Q – 8			ns
^t w(SL)	STRB low pulse duration (no wait states, see Note 4)	2Q - 5		2Q + 3	2Q – 5	2Q	2Q + 5	ns
^t w(SH)	STRB high pulse duration (between consecutive cycles, see Note 4)	2Q – 5		2Q + 5	2Q – 5		2Q + 5	ns
t _{su} (D)W	Data write setup time before STRB high (no wait states)	2Q – 17			2Q – 20			ns
^t h(D)W	Data write hold time from STRB high	Q – 5			Q – 10	Q		ns
^t en(D)	Data bus starts being driven after STRB low (write cycle)	0†			0†			ns
^t dis(D)	Data bus three-state after STRB high (write cycle)			Q + 15†		Q	Q + 15†	ns
td(MSC)	MSC valid from CLKOUT1	- 5		10	- 10	0	10	ns

timing requirements over recommended operating conditions (see Note 1)

		SM	J320C2	5-50	S	MJ320C	:25	UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	UNIT
^t a(A)	Read data access time from address time (read cycle, see Notes 3 and 5)			3Q – 31			3Q - 35	ns
^t su(D)R	Data read setup time before STRB high	17			23			ns
^t h(D)R	Data read hold time from STRB high	0			0			ns
^t d(SL-R)	READY valid after STRB low (no wait states)			Q – 20			Q – 20	ns
td(C2H-R)	READY valid after CLKOUT2 high			Q – 21			Q – 20	ns
^t h(SL-R)	READY hold time after STRB low (no wait states)	Q – 1			Q + 3			ns
^t h(C2H-R)	READY hold after CLKOUT2 high	Q – 1			Q + 3			ns
^t d(M-R)	READY valid after MSC valid			2Q – 25			2Q – 25	ns
^t h(M-R)	READY hold time after MSC valid	0			0			ns

[†] This parameter is not production tested.

NOTES: 1. $Q = 1/4t_{C(C)}$

3. A15-A0, PS, DS, IS, R / W, and BR timings are all included in timings referenced as "address".

 Delays between CLKOUT1/CLKOUT2 edges and STRB edges track each other, resulting in t_{w(SL)} and t_{w(SH)} being 2Q with no wait states.

5. Read data access time is defined as $t_{a(A)} = t_{su(A)} + t_{w(SL)} - t_{su(D)R} + t_{r(C)}$.



SGUS007C - AUGUST 1988 - REVISED AUGUST 1992

RS, INT, BIO, AND XF TIMING

switching characteristics over recommended operating conditions (see Note 1)

	PARAMETER		SMJ320C25-50			SMJ320C25			
	PARAMEIER	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNIT	
^t d(RS)	CLKOUT1 low to reset state entered			22†			22†	ns	
td(IACK)	CLKOUT1 to IACK valid	- 5		7	- 8	0	8	ns	
^t d(XF)	XF valid before falling edge of STRB	Q – 10			Q – 12			ns	

[†] This parameter is not production tested.

timing requirements over recommended operating conditions (see Note 1)

		SM	SMJ320C25-50			SMJ320C25			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
t _{su(IN)}	INT/BIO/RS setup before CLKOUT1 high	25			32			ns	
^t h(IN)	INT/BIO/RS hold after CLKOUT1 high	0			0			ns	
^t w(IN)	INT/BIO low pulse duration	t _{c(C)}			t _{c(C)}			ns	
^t w(RS)	RS low pulse duration	3t _{c(C)}			3t _{C(C)}			ns	

HOLD TIMING

switching characteristics over recommended operating conditions (see Note 1)

		SM	J320C25	-50	S	LINIT		
	PARAMETER	MIN	ТҮР	MAX	MIN	TYP	MAX	UNIT
^t d(C1L-AL)	HOLDA low after CLKOUT1 low	1		11	0		10	ns
^t dis(AL-A)	HOLDA low to address three-state		0			0		ns
^t dis(C1L-A)	Address three-state after CLKOUT1 low (HOLD mode, see Note 7)			20†			20†	ns
td(HH-AH)	HOLD high to HOLDA high			19			25	ns
^t en(A-C1L)	Address driven before CLKOUT1 low (HOLD mode, see Note 7)			8†			8†	ns

timing requirements over recommended operating conditions (see Note 1)

	SMJ320C25-50			SM	AJ320C2		
	MIN	NOM	МАХ	MIN	MIN NOM MAX		UNIT
td(C2H-H) HOLD valid after CLKOUT2 high			Q – 19			Q – 24	ns

[†] This parameter is not production tested.

NOTES: 1. $Q = 1/4t_{C(C)}$.

- RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagrams will occur. INT / BIO fall time must be less than 8 ns.
- 7. A15-A0, PS, DS, IS, STRB, and R / W timings are all included in timings referenced as "address."



SGUS007C - AUGUST 1988 - REVISED AUGUST 1992

SERIAL PORT TIMING

switching characteristics over recommended operating conditions (see Note 1)

	PARAMETER	SM	J320C25	5-50	SI	UNIT		
	PARAMETER		TYP	MAX	MIN	TYP	MAX	UNIT
^t d(CH-DX)	DX valid after CLKX rising edge (see Note 8)			75			80	ns
^t d(FL-DX)	DX valid after FSX falling edge (TXM = 0, see Note 8)			40			45	ns
td(CH-FS)	FSX valid after CLKX rising edge (TXM = 1)			40			45	ns

timing requirements over recommended operating conditions (see Note 1)

		SI	MJ320C	25-50	SI	AJ320C2	25-50	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
fsx	Serial port frequency	1.25		6250	1.25		5000	kHz
tc(SCK)	Serial port clock (CLKX/CLKR) cycle time	160		800 000	200		800 000	ns
^t w(SCK)	Serial port clock (CLKX/CLKR) low pulse duration (see Note 9)	64			80			ns
^t w(SCK)	Serial port clock (CLKX/CLKR) high pulse duration (see Note 9)	64		e e	80			ns
^t su(FS)	FSX/FSR setup time before CLKX/CLKR falling edge (TXM = 0)	5			18			ns
^t h(FS)	FSX/FSR hold time after CLKX/CLKR falling edge (TXM = 0)	10			20			ns
^t su(DR)	DR setup time before CLKR falling edge	5			10			ns
^t h(DR)	DR hold time after CLKR falling edge	10			20			ns

NOTES: 1. $Q = 1/4t_{c(C)}$.

8. The last occurrence of FSX falling and CLKX rising.

9. The duty cycle of the serial port clock must be within 40-60%. Serial port clock (CLKX/CLKR) rise and fall times must be less than 25 ns.



SGUS007C - AUGUST 1988 - REVISED AUGUST 1992

TIMING DIAGRAMS

Timing measurements are referenced to and from a low voltage of 0.8-V and a high voltage of 2.2-V, unless otherwise noted.



Figure 7. Clock Timing





Figure 8. Memory Read Timing





Figure 9. Memory Write Timing





Figure 10. One Wait-State Memory Access Timing



SGUS007C - AUGUST 1988 - REVISED AUGUST 1992



 † Control signals are $\overline{\text{DS}},\,\overline{\text{IS}},\,\text{R}$ / $\overline{\text{W}},\,\text{and}$ XF. ‡ Serial port controls are DX and FSX.

Figure 11. Reset Timing





Figure 12. Interrupt Timing



Figure 13. BIO Timing





Figure 14. External Flag Timing



SGUS007C - AUGUST 1988 - REVISED AUGUST 1992



[†] HOLD is an asynchronous input and can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise, a delay of one CLKOUT2 cycle will occur.

Figure 15. HOLD Timing (Part A)



SGUS007C - AUGUST 1988 - REVISED AUGUST 1992

٤



† HOLD is an asynchronous input and can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise, a delay of one CLKOUT2 cycle will occur.

Figure 16. HOLD Timing (Part B)





Figure 17. Serial Port Receive Timing



Figure 18. Serial Port Transmit Timing


SMJ320C25, SMJ320C25-50 DIGITAL SIGNAL PROCESSORS

SGUS007C - AUGUST 1988 - REVISED AUGUST 1992

MECHANICAL DATA

68-pin GB grid array ceramic package





SMJ320C25, SMJ320C25-50 DIGITAL SIGNAL PROCESSORS

SGUS007C - AUGUST 1988 - REVISED AUGUST 1992

MECHANICAL DATA

FJ ceramic leaded chip carrier package





SMJ320C25, SMJ320C25-50 DIGITAL SIGNAL PROCESSORS

SGUS007A - AUGUST 1988 - REVISED MAY 1992

MECHANICAL DATA

FD ceramic leadless chip carrier package





SGUS016-APRIL 1990-REVISED NOVEMBER 1992

- 100-ns Instruction Cycle Time
- 1568 Words of Configurable On-Chip Data/Program RAM
- 256 Words of On-Chip Program ROM
- 128K Words of Data/Program Space
- Pin-for-Pin Compatible with the SMJ320C25
- 16 Input and 16 Output Channels
- 16-Bit Parallel Interface
- Directly Accessible External Data Memory Space
- Global Data Memory Interface
- 16-Bit Instruction and Data Words
- 32-Bit ALU and Accumulator
- Single-Cycle Multiply/Accumulate Instructions
- 0 to 16-Bit Scaling Shifter
- Bit Manipulation and Logical Instructions
- Instruction Set Support for Floating-Point Operations, Adaptive Filtering, and Extended-Precision Arithmetic
- Block Moves for Data/Program Management
- Repeat Instructions for Efficient Use of Program Space
- Eight Auxiliary Registers and Dedicated Arithmetic Unit for Indirect Addressing
- Serial Port for Direct Codec Interface
- Synchronization Input for Multiprocessor Configurations
- Wait States for Communications to Slow Off-Chip Memories/Peripherals
- On-Chip Timer for Control Operations
- Three External Maskable User Interrupts



[†]See Pin Assignments Table (Page 2) and Pin Nomenclature Table (Page 3) for location and description of all pins.

- Input Pin Polled by Software Branch Instruction
- Programmable Output Pin for Signalling External Devices
- 1.6-μm CMOS Technology
- Single 5-V Supply
- Packaging:
 - 68-Pin Leaded Ceramic Chip Carrier (FJ Suffix)
 - 68-Pin Leadless Ceramic Chip Carrier (FD Suffix)
 - 68-Pin Grid Array Ceramic Package (GB Suffix)
- Military Operating Temperature Range . . . – 55° to 125°C



SGUS016-APRIL 1990-REVISED NOVEMBER 1992

description

The SMJ320C26 Digital Signal Processor is a member of the TMS320 family of VLSI digital signal processors and peripherals. The TMS320 family supports a wide range of digital signal processing applications, such as telecommunications, modems, image processing, speech processing, spectrum analysis, audio processing, digital filtering, high-speed control, graphics, and other computation intensive applications.

With a 100-ns instruction cycle time and an innovative memory configuration, the SMJ320C26 performs operations necessary for many real time digital signal processing algorithms. Since most instructions require only one cycle, the SMJ320C26 is capable of executing ten million instructions per second. On-chip programmable data/program RAM of 1568 words of 16 bits, on-chip program ROM of 256-words, direct

addressing of up to 64K-words of external program and 64K-words of data memory space, and multiprocessor interface features for sharing global memory minimize unnecessary data transfers to take full advantage of the capabilities of the processor.

The SMJ320C26 scaling shifter has a 16-bit input connected to the data bus and a 32-bit output connected to the ALU. The scaling shifter produces a left shift of 0 to 16 bits on the input data, as programmed in the instruction. The LSBs of the output are filled with zeroes, and the MSBs may be either filled with zeroes or sign-extended, depending upon the status programmed into the SXM (sign-extension mode) bit of status register ST1.



[†] See Pin Assignments Table (Page 2) and Pin Nomenclature Table (Page 3) for location and description of all pins.

FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN
AO	K1/26	A12	K8/40	D2	E1/16	D14	A5/3	INT2	H1/22	Vcc	H2/23
A1	K2/28	A13	L9/41	D3	D2/15	D15	B6/2	ĪS	J11/46	Vcc	L6/35
A2	L3/29	A14	K9/42	D4	D1/14	DR	J1/24	MP/MC	A6/1	VSS	B1/10
A3	K3/30	A15	L10/43	D5	C2/13	DS	K10/45	MSC	C10/59	VSS	K11/44
A4	L4/31	BIO	B7/68	D6	C1/12	DX	E11/54	PS	J10/47	Vss	L2/27
A5	K4/32	BR	G11/50	D7	B2/11	FSR	J2/25	READY	B8/66	XF	D11/56
A6	L5/33	CLKOUT1	C11/58	D8	A2/9	FSX	F10/53	RS	A8/65	X1	G10/51
A7	K5/34	CLKOUT2	D10/57	D9	B3/8	HOLD	A7/67	R/W	H11/48	X2/CLKIN	F11/52
A8	K6/36	CLKR	B9/64	D10	A3/7	HOLDA	E10/55	STRB	H10/49		
A9	L7/37	CLKX	A9/63	D11	B4/6	IACK	B11/60	SYNC	F2/19		
A10	K7/38	D0	F1/18	D12	A4/5	INTO	G1/20	Vcc	A10/61	1	
A11	L8/39	D1	E2/17	D13	B5/4	INT1	G2/21	Vcc	B10/62	1	

PGA/LCCC/JLCC PIN ASSIGNMENTS



SGUS016-APRIL 1990-REVISED NOVEMBER 1992

NAME 1/0/zt DEFINITION Vcc 1 5-V supply pins. Vss I Ground pins. X1 0 Output from internal oscillator for crystal. X2/CLKIN I Input to internal oscillator from crystal or external clock. CLKOUT1 0 Master clock output (crystal or CLKIN frequency/4). CLKOUT2 0 A second clock output signal. D15-D0 1/0/Z 16-bit data bus D15 (MSB) through D0 (LSB). Multiplexed between program, data and I/O spaces. A15-A0 O/Z 16-bit address bus A15 (MSB) through A0 (LSB). PS, DS, IS O/Z Program, data and I/O space select signals. R/W O/Z Read/write signal. STRB O/Z Strobe signal. RS Reset input. I INT2, INT1, INT0 Т External user interrupt inputs. MP/MC I Microprocessor/microcomputer mode select pin. MSC 0 Microstate complete signal. IACK 0 Interrupt acknowledge signal. Data ready input. Asserted by external logic when using slower devices to indicate that the current bus transaction READY T is complete. BR 0 Bus request signal. Asserted when the SMJ320C26 requires access to an external global data memory space. XF 0 External flag output (latched software - programmable signal). Hold input. When asserted, SMJ320C26 goes into an idle mode and places the data address and control lines HOLD T in the high-impedance state. HOLDA 0 Hold acknowledge signal. SYNC Synchronization input. I BIO 1 Branch control input. Polled by BIOZ instruction. DR I Serial data receive input. CLKR Clock input for serial port receiver. I FSR 1 Frame synchronization pulse for receive input. DX O/Z Serial data transmit output. CLKX ł Clock input for serial port transmitter. FSX I/O/ZFrame synchronization pulse for transmit. May be configured as either an input or an output.

PIN NOMENCLATURE

† I/O/Z denotes input/output/high-impedance state.



SGUS016-APRIL 1990-REVISED NOVEMBER 1992

functional block diagram





SGUS016-APRIL 1990-REVISED NOVEMBER 1992

architecture

The SMJ320C26 architecture is based on the SMJ320C25 with a different internal RAM and ROM configuration. The SMJ320C26 integrates 256 words of on-chip ROM and 1568 words of on-chip RAM compared to 4K words of on-chip ROM and 544 words of on-chip RAM for the SMJ320C25. The SMJ320C26 is pin for pin compatible with the SMJ320C25.

Increased throughput on the SMJ320C26 for many DSP applications is accomplished by means of single cycle multiply/accumulate instructions with a data move option, eight auxiliary registers with a dedicated arithmetic unit, and faster I/O necessary for data intensive signal processing.

The architectural design of the SMJ320C26 emphasizes overall speed, communication, and flexibility in the processor configuration. Control signals and instructions provide floating point support, block memory transfers, communication to slower off-chip devices, and multiprocessing implementations.

Three large on-chip RAM blocks, configurable either as separate program and data spaces or as three contiguous data blocks, provide increased flexibility in system design. Programs of up to 256 words can be masked into the internal program ROM. The remainder of the 64K-word program memory space is located externally. Large programs can execute at full speed from this memory space. Programs can also be downloaded from slow external memory to high speed on-chip RAM. A data memory address space of 64K words is included to facilitate implementation of DSP algorithms. The VLSI implementation of the SMJ320C26 incorporates all of these features as well as many others, including a hardware timer, serial port, and block data transfer capabilities.

32-bit ALU accumulator

The SMJ320C26 32-bit Arithmetic Logic Unit (ALU) and accumulator perform a wide range of arithmetic and logic instructions, the majority of which execute in a single clock cycle. The ALU executes a variety of branch instructions dependent on the status of the ALU or a single bit in a word. These instructions provide the following capabilities:

- Branch to an address specified by the accumulator.
- Normalize fixed point numbers contained in the accumulator.
- Test a specified bit of a word in data memory.

One input to the ALU is always provided from the accumulator, and the other input may be provided from the Product Register (PR) of the multiplier or the input scaling shifter which has fetched data from the RAM on the data bus. After the ALU has performed the arithmetic or logical operations, the result is stored in the accumulator.

The 32-bit accumulator is split into two 16-bit segments for storage in data memory. Additional shifters at the output of the accumulator perform shifts while the data is being transferred to the data bus for storage. The contents of the accumulator remain unchanged.

scaling shifter

The SMJ320C26 scaling shifter has a 16-bit input connected to the data bus and a 32-bit output connected to the ALU. The scaling shifter produces a left shift of 0 to 16-bits on the input data, as specified in the instruction word. The LSBs of the output are filled with zeroes, and the MSBs may be either filled with zeroes or sign extended, depending upon the value of the SXM (sign extension mode) bit of status register STO.

16 × 16 bit parallel multiplier

The SMJ320C26 has a 16×16 bit-hardware multiplier, which is capable of computing a signed or unsigned 32-bit product in a single machine cycle. The multiplier has the following two associated registers:

- A 16-bit Temporary Register (TR) that holds one of the operands for the multiplier, and
- A 32-bit Product Register (PR) that holds the product.



SGUS016-APRIL 1990-REVISED NOVEMBER 1992

Incorporated into the SMJ320C26 instruction set are single-cycle multiply/accumulate instructions that allow both operands to be fetched simultaneously. The data for these operations may reside anywhere in internal or external memory, and can be transferred to the multiplier each cycle via the program and data buses.

Four product shift modes are available at the Product Register (PR) output that are useful when performing multiply/accumulate operations, fractional arithmetic, or justifying fractional products.

timer

The SMJ320C26 provides a memory mapped 16-bit timer for control operations. The on-chip timer (TIM) register is a down counter that is continuously clocked by CLKOUT1. A timer interrupt (TINT) is generated every time the timer decrements to zero, provided the timer interrupt is enabled. The timer is reloaded with the value contained in the period (PRD) register within the next cycle after it reaches zero so that interrupts may be programmed to occur at regular intervals of PRD + 1 cycles of CLKOUT1.

memory control

The SMJ320C26 provides a total of 1568 words of 16 bit on-chip RAM, divided into four separate blocks (B0, B1, B2, and B3). Of the 1568 words, 32 words (block B2) are always data memory, and all other blocks are programmable as either data or program memory. A data memory size of 1568 words allows the SMJ320C26 to handle a data array of 1536 words, while still leaving 32 locations for intermediate storage. When using B0, B1, or B3 as program memory, instructions can be downloaded from external memory into on-chip RAM, and then executed.

When using on-chip program RAM, ROM, or high speed external program memory, the SMJ320C26 runs at full speed without wait states. However, the READY line can be used to interface the SMJ320C26 to slower, less expensive external memory. Downloading programs from slow off-chip memory to on-chip program RAM speeds processing and cuts overall system costs.

The SMJ320C26 provides three separate address spaces for program memory, data memory, and I/O. The on-chip memory is mapped into either the data memory or program memory space, depending upon the choice of memory configuration.

The instruction configuration (parameter) is used as follows to configure the blocks B0, B1, and B3 as program or as data memory.

CONFIGURATION	B0	B1	B3
0	Data	Data	Data
1	Program	Data	Data
2	Program	Program	Data
3	Program	Program	Program

Regardless of the configuration, the user may still execute from external program memory.

The SMJ320C26 provides a ROM of 256 words. The ROM is sufficient to allow the programming of a bootstrap program and interrupt handler, or to implement self test routines.

The SMJ320C26 has six registers that are mapped into the data memory space at the locations 0–5; a serial port data receive register, serial port data transmit register, timer register, period register, interrupt mask register, and global memory allocation register.



SGUS016-APRIL 1990-REVISED NOVEMBER 1992



MEMORY MAPS AFTER A RESET OR CONF 0 1 MP/MC = 1

2 MP/MC = 0







SGUS016-APRIL 1990-REVISED NOVEMBER 1992

MEMORY MAPS AFTER CONF 1 1 MP/MC = 1



 $2 \text{ MP}/\overline{\text{MC}} = 0$







SGUS016-APRIL 1990-REVISED NOVEMBER 1992



2 MP/MC = 0





TEXAS V INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

SGUS016-APRIL 1990-REVISED NOVEMBER 1992

MEMORY MAPS AFTER CONF 3 1 MP/MC = 1



 $2 \text{ MP}/\overline{\text{MC}} = 0$







SGUS016-APRIL 1990-REVISED NOVEMBER 1992

interrupts and subroutines

The SMJ320C26 has three external maskable user interrupts INT2–INT0, available for external devices that interrupt the processor. Internal interrupts are generated by the serial port (RINT and XINT), by the timer (TINT), and by the software interrupt (TRAP) instruction. Interrupts are prioritized with reset (RS) having the highest priority and the serial port transmit interrupt (XINT) having the lowest priority. All interrupt locations are on two-words boundaries so that branch instructions can be accommodated in those locations if desired.

A built in mechanism protects multicycle instructions from interrupts. If an interrupt occurs during a multicycle instruction, the interrupt is not processed until the instruction is completed. This mechanism applies both to instructions that are repeated or become multicycle due to the READY signal.

external interface

The SMJ320C26 supports a wide range of system interfacing requirements. Program, data, and I/O address spaces provide interface to memory and I/O, thus maximizing system throughput. I/O design is simplified by having I/O treated the same way as memory. I/O devices are mapped into the I/O address space using the processor's external address and data busses in the same manner as memory-mapped devices. Interface to memory and I/O devices of varying speeds is accomplished by using the READY line. When transactions are made with slower devices, the SMJ320C26 processor waits until the other device completes its function and signals the processor via the READY line, the SMJ320C26 then continues execution.

A serial port provides communication with serial devices, such as codecs, serial A/D converters, and other serial systems. The interface signals are compatible with codecs and many other serial devices with a minimum of external hardware. The serial port may also be used for intercommunication between processors in multiprocessing applications.

The serial port has two memory mapped registers; the data transmit register (DXR) and the data receive register (DRR). Both registers operate in either the byte mode or 16-bit word mode, and may be accessed in the same manner as any other data memory location. Each register has an external clock, a framing signal, and associated shift registers. One method of multiprocessing may be implemented by programming one device to transmit while the others are in the receive mode.



SGUS016-APRIL 1990-REVISED NOVEMBER 1992

multiprocessing

The flexibility of the SMJ320C26 allows configurations to satisfy a wide range of system requirements. The SMJ320C26 can be used as follows:

- A standalone processor.
- A multiprocessor with devices in parallel.
- A multiprocessor with global memory space.
- A peripheral processor interfaced via processor controlled signals to another device.

For multiprocessing applications, the SMJ320C26 has the capability of allocating global data memory space and communicating with that space via the BR (bus request) and READY control signals. Global memory is data memory shared by more than one processor. Global data memory access must be arbitrated. The 8-bit memory mapped GREG (global memory allocation register) specifies part of the SMJ320C26's data memory as global external memory. The contents of the register determine the size of the global memory space. If the current instruction addresses a location within that space, BR is asserted to request control of the data bus. The length of the memory cycle is controlled by the READY line.

The SMJ320C26 supports DMA (direct memory access) to its external program/data memory using the HOLD and HOLDA signals. Another processor can take complete control of the SMJ320C26's external memory by asserting HOLD low. This causes the SMJ320C26 to place its address, data, and control lines in a high impedance state, and assert HOLDA.

addressing modes

The SMJ320C26 instruction set provides three memory addressing modes; direct, indirect, and immediate addressing.

Both direct and indirect addressing can be used to access data memory. In direct addressing, seven bits of the instruction word are concatenated with the nine bits of the data memory page pointer to form the 16-bit data memory address. Indirect addressing accesses data memory through the eight auxiliary registers. In immediate addressing, the data is embedded in the instruction word(s).

In direct addressing, the instruction word contains the lower seven bits of the data memory address. This field is concatenated with the nine bits of the data memory page pointer to form the full 16-bit address. Thus, memory is paged in the direct addressing mode with a total of 512 pages, each page containing 128 words.



SGUS016-APRIL 1990-REVISED NOVEMBER 1992

Eight auxiliary registers (AR0–AR7) provide flexible and powerful indirect addressing. To select a specific auxiliary register, the Auxiliary Register Pointer (ARP) is loaded with a value from 0 through 7 for AR0 through AR7 respectively.

There are seven types of indirect addressing: auto increment, auto decrement, post indexing by either adding or subtracting the contents of AR0, single indirect addressing with no increment or decrement and bit reversal addressing (used in FFTs) with increment or decrement. All operations are performed on the current auxiliary register in the same cycle as the original instruction, followed by an ARP update.

repeat feature

A repeat feature, used with instructions such as multiply/accumulates, block moves, I/O transfers, and table read/writes, allows a single instruction to be executed up to 256 times. The repeat counter (RPTC) is loaded with either a data memory value (RPT instruction) or an immediate value (RPTK instruction). The value of this operand is one less than the number of times that the next instruction is executed. Those instructions that are normally multicycle are pipelined when using the repeat feature, and effectively become single-cycle instructions.

instruction set

The SMJ320C26 microprocessor implements a comprehensive instruction set that supports both numeric intensive signal processing operations as well as general purpose applications, such as multiprocessing and high speed control.

For maximum throughput, the next instruction is prefetched while the current one is being executed. Since the same data lines are used to communicate to external data/program or I/O space, the number of cycles may vary depending upon whether the next data operand fetch is from internal or external program memory. Highest throughput is achieved by maintaining data memory on-chip and using either internal or fast program memory.

Table 1 lists the symbols and abbreviations used in Table 2, the instruction set summary. Table 2 consists primarily of single-cycle, single-word instructions. Infrequently used branch, I-O, and CALL instructions are multicycle. The instruction set summary is arranged according to function and alphabetized within each functional grouping. The symbol ([‡]) indicates instructions that are not included in the SMJ320C25 instruction set.

SYMBOL	MEANING
В	4-bit field specifying a bit code
СМ	2-bit field specifying compare mode
D	Data memory address field
FO	Format status bit
м	Addressing mode bit
к	Immediate operand field
PA	Port address (PA0 through PA 15 are predefined assembler symbols equal to 0 through 15 respectively).
РМ	2-bit field specifying P register output shift code
R	3-bit operand field specifying auxiliary register
S	4-bit left-shift code
CNF	Internal RAM configuration bits
x	3-bit accumulator left-shift field

Table 1. Instruction Symbols



SGUS016-APRIL 1990-REVISED NOVEMBER 1992

ACCUMULATOR MEMORY REFERENCE INSTRUCTIONS INSTRUCTION BIT CODE NO. MNEMONIC DESCRIPTION WORDS ABS Absolute value of accumulator ADD Add to accumulator with shift м s ₽ ADDC Add to accumulator with carry м ADDH Add to high accumulator м D Add to accumulator short immediate ADDS Add to low accumulator with sign extension suppressed м n ► ADDT[†] Add to accumulator with shift specified by T register м D ADLK[†] Add to accumulator long immediate with shift s AND with accumulator м D > ANDK[†] AND immediate with accumulator with shift ō s CMPLT Complement accumulator LAC Load accumulator with shift м s n LACK Load accumulator immediate short LACT Load accumulator with shift specified by T register м n LALKT Load accumulator long immediate with shift NEGT Negate accumulator NORM Normalize contents of accumulator м х х х OR OR with accumulator м n ORK[†] OR immediate with accumulator with shift ROI Rotate accumulator left BOB Rotate accumulator right SACH Store high accumulator with shift м SACL Store low accumulator with shift м SBLKT Subtract from accumulator long immediate with shift ō s ► SFL[†] Shift accumulator left SFR† Shift accumulator right SUB Subtract from accumulator with shift s м D SUBB Subtract from accumulator with borrow м D. SUBC Conditional subtract м D SUBH Subtract from high accumulator м D ► SUBK Subtract from accumulator short immediate ĸ SUBS Subtract from low accumulator with sign extension suppressed м SUBT Subtract from accumulator with shift specified by T register м D . XOB Exclusive-OB with accumulator м D. YORKT Exclusive-OR immediate with accumulator with shift s ZAC Zero accumulator 0 0 ZALH Zero low accumulator and load high accumulator м D ZALR Zero low accumulator and load high accumulator with rounding м n. ZALS Zero accumulator and load low accumulator with sign extension suppressed м D

Table 2. Instruction Set Summary

[†] These instructions are not included in the SMJ32010 instruction set.



SGUS016-APRIL 1990-REVISED NOVEMBER 1992

Table 2. Instruction Set Summary (continued)

		AGE POINT	ERI	ISTR	UCTIC	JNS												
MNEMONIC	DESCRIPTION	NO.					IN	ISTR	UCTI	ON I	BITO	COD	E					
MNEMONIC	Descrip non	WORDS	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADRK	Add to auxiliary register short immediate	1	0	1	1	1	1	1	1	0	•			- 1	< -	_		蒃
CMPR [†]	Compare auxiliary register with auxiliary register AR0	1	1	1	0	0	1	1	1	0	0	1	0	1	0	0 •	< Ch	1
LAR	Load auxiliary register	1	0	0	1	1	0	-	- R-	•	м	4			D			≯
LARK	Load auxiliary register short immediate	1	1	1	0	0	0	-	- 8-	•	•				к-			٠
LARP	Load auxiliary register pointer	1	0	1	0	1	0	1	0	1	м	0	0	0	1	-	· R	►
LDP	Load data memory page pointer	1	0	1	0	1	0	0	1	0	м	-			D	-		•
LDPK	Load data memory page pointer immediate	1	1	1	0	0	1	0	0	-				DF	·			٠
LRLKT	Load auxiliary register long immediate	2	1	1	0	1	0	-	- R-	-►	0	0	0	0	0	0	0	0
MAR	Modify auxiliary register	1	0	1	0	1	0	1	0	1	м	+			- D-			٠
SAR	Store auxiliary register	1	0	1	1	1	0	-	- R-	-	м	-			D			►
SBRK	Subtract from auxiliary register short immediate	1	0	1	1	1	1	1	1	1	•				к-			►
	T REGISTER, P REGISTER, AND	MULTIPLY I	NSTR	UCT	IONS													
		NO	1				IN	ISTR	ист		BIT	COD	E					
MNEMONIC	DESCRIPTION	WORDS	15	14	13	12	11	10	•	8	7	ß	5	4	3	~	1	0
			-							-		<u> </u>	<u> </u>		÷		÷	<u> </u>
APAC	Add P register to accumulator	1	11	1	0	0	1	1	1	0	0	0	0	1	0	1	0	2
LPHI	Load high P register		0	1	0	1	0	0	1	1	M	\mathbf{x}						
	Load T register		0	0	1	1	1	1	0	0	м	\mathbf{T}						τ.
LTA	Load T register and accumulator previous product	1	0	0	1	1	1	1	0	1	M	7			0			
LTD	Load T register, accumulate previous product, and move data	1	0	0	1	1	1	1	1	1	M	1			D			2
LTPT	Load T register and store P register in accumulator	1	0	0	1	1	1	1	1	0	м	\mathbf{T}						τ.
LTST	Load T register and subtract previous product		0	1	0	1	1	0	1	1	M	\mathbf{x}						K
MACT	Multiply and accumulate	2	0	1	0	1	1	1	0	1	M	T						7
MACDT	Multiply and accumulate with data move	2	0	1	0	1	1	1	0	0	M	\mathbf{T}						τ.
MPY	Multiply (with T register, store product in P register)	1	0	0	1	1	1	0	0	0	M	T			5			τ.
MPYA	Multiply and accumulate previous product	1	0	0	1	1	1	0	1	0	м	7			U			τ.
MPYK	Multiply immediate	1	1	0	1										_			τ.
MPYS	Multiply and subtract previous product	1	0	0	1	1	1	0	1	1	м	\mathbf{T}			0			τ.
MPYU	Multiply unsigned	1	1	1	0	0	1	1	1	1	м	-			D D			
PAC	Load accumulator with P register	1	1	1	0	0	1	1	1	0	0	0	0	1	0	1	0	0
SPAC	Subtract P register from accumulator	1	1	1	0	0	1	1	1	0	0	0	0	1	0	1	1	2
SPH	Store high P register	1	0	1	1	1	1	1	0	1	M	2			U			τ.
SPL .	Store low P register	1	0	1	1	1	1	1	0	0	м	-			U			7
SPMT	Set P register output shift mode	1	11	1	0	0	1	1	1	0	0	0	0	0	1	0.	P N	
SORAT	Square and accumulate	1	0	0	1	1	1	0	0	1	М	\mathbf{T}			0			
SQRST	Square and subtract previous product	1	0	1	0	1	1	0	1	0	м	-			U			

[†] These instructions are not included in the SMJ32010 instruction set.



SGUS016-APRIL 1990-REVISED NOVEMBER 1992

	BRANCH/CALL IN	STRUCTION	S									•••		••••••				
		NO.	Γ				11	ISTRU	JCTI	ON	віт	COD	E					
MNEMONIC	DESCRITPION	WORDS	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	Branch unconditionally	2	1	1	1	1	1	1	1	1	1	4			– D-			•
BACCT	Branch to address specified by accumulator	1	1	1	0	0	1	1	1	0	0	õ	1	0	0	1	0	1
BANZ	Branch on auxiliary register not zero	2	1	1	1	1	1	0	1	1	1	-			– D-			٠
BBNZ [†]	Branch if TC bit ≓ 0	2	1	1	1	1	1	0	0	1	1	4			- D-			٠
BBZ†	Branch if TC bit = 0	2	1	1	1	1	1	0	0	0	1	•			- D-			•
BC	Branch on carry	2	0	1	0	1	1	1	1	0	1	÷			- D-			
BGEZ	Branch if accumulator ≥ 0	2	1	1	1	1	0	1	0	0	1	4			- D-			
BGZ	Branch if accumulator > 0	2	1	1	1	1	0	0	0	1	1	4			- D			•
BIOZ	Branch on I/O status = 0	2	1	1	1	1	1	0	1	0	1	à			- D-			
BLEZ	Branch if accumulator ≤ 0	2	1	1	1	1	0	0	1	0	1	÷			- D-			
BLZ	Branch if accumulator < 0	2	1	1	1	1	0	0	1	1	1	4			- D-			
BNC	Branch on no carry	2	0	1	0	1	1	1	1	1	1	à			- D-			5
BNVT	Branch if no overflow	2	1	1	1	1	0	1	1	1	1	2			- 0-			5
BNZ	Branch if accumulator = 0	2	1	1	1	1	0	1	0	1	1	4			- D			5
вv	Branch on overflow	2	1	1	1	1	0	0	0	0	1	-			- D-			5
вz	Branch if accumulator = 0	2	1	1	1	1	ō	1	1	0	1	2			- D-			5
CALA	Call subroutine indirect	1	1	1	0	0	1	1	1	0	0	0	1	0	0	1	0	0
CALL	Call subroutine	2	1	1	1	1	1	1	1	0	1	•			- D-			•
RET	Return from subroutine	1	1	1	0	0	1	1	1	0	0	ō	1	0	0	1	1	0
	I/O AND DATA MEMOF	Y OPERATI	ONS														-	_
MUTHONIO	BEADDITRION	NO.					IN	ISTRU	JCTI	ONI	BIT (COD	E					-
MNEMONIC	DESCRIPTION	WORDS	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BLKD	Block move from data memory to data memory	2	1	1	1	1	1	1	0	1	м	4			- D-		_	
BLKPT	Block move from program memory to data memory	2	1	1	1	1	1	1	0	0	М	è-			- D-			5
DMOV	Data move in data memory	1	0	1	0	1	0	1	1	0	М	÷.			- D-			۱ (
FORT	Format serial port registers	1	1	1	0	0	1	1	1	0	0	õ	0	0	1	1	1 p	-0
IN	Input data from port	1	1	0	0	0	•	- PA	ι —	►	м	-			- D-			
OUT	Output data to port	1 1	1	1	1	0	•	- PA	ι –	٠	М	4			- D-			
RFSM	Reset serial port frame synchronization mode	1	1	1	0	0	1	1	1	0	0	0	1	1	0	1	1	0
RTXM [†]	Reset serial port transmit mode	1	1	1	0	0	1	1	1	0	0	0	1	0	0	0	0	0
RXFT	Reset external flag	1	1	1	0	0	1	1	1	0	0	0	0	0	1	1	0	0
SFSM	Set serial port frame synchronization mode	1 1	1	1	0	0	1	1	1	0	0	0	1	1	0	1	1	1
STXMT	Set serial port transmit mode	1	1	1	0	0	1	1	1	0	0	0	1	0	0	0	0	1
SXFT	Set external flag	1	1	1	0	0	1	1	1	0	0	0	0	0	1	1	0	1
TBLR	Table read	1	0	1	0	1	1	0	0	0	м	-			- D-			
TBLW	Table write	1	0	1	0	1	1	0	0	1	м	-			- D-			

Table 2. Instruction Set Summary (continued)

[†]These instructions are not included in the SMJ32010 instruction set.



SGUS016-APRIL 1990-REVISED NOVEMBER 1992

		CONTR			TIONS													
MNEMONIC	DESCRIPTION	NO.	D. INSTRUCTION BIT						IT CO	DDE								
MREMONIC	DESCRIPTION	WORDS	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
вітт	Test bit	1	1	0	0	1	4	D		•	м	-			- D			
BITT	Test bit specified by T register	1 1	0	1	0	1	ō	1	1	1	м	à-			- D			- i
CONF [‡]	Configure RAM blocks as Data or program	1	1	1	0	0	1	1	1	0	0	ō	1	1	1	1∉	CN	5
DINT	Disable Interrupt	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	Ř	1
EINT	Enable interrupt	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	o	0
IDLE†	Idle until interrupt	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	1	1
LST	Load status register ST0	1 1	0	1	0	1	0	0	0	0	м	-			· D			-▶
LST1 [†]	Load status register ST1	1	0	1	0	1	0	0	0	1	м	-			- D			- ▶
NOP	No operation	1	0	1	0	1	0	1	0	1	0	õ	0	0	0	0	0	ō
POP	Pop top of stack to low accumulator	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	0	1
POPDT	Pop top of stack to data memory	1	0	1	1	1	1	0	1	0	м	-			- D·			•
PSHDT	Push data memory value onto stack	1	0	1	0	1	0	1	0	0	м	4			- D.			-
PUSH	Push low accumulator onto stack	1	1	1	0	0	1	1	1	0	0	ō	0	1	1	1	0	0
RC	Reset carry bit	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	0	0
RHM	Reset hold mode	1	1	1	0	0	1	1	1	0	0	0	1	1	1	0	0	0
ROVM	Reset overflow mode	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	1	0
RPT [†]	Repeat instruction as specified by data memory value	1	0	1	0	0	1	0	1	1	м	-			- D -			
RPTK [†]	Repeat instruction as specified by immediate value	1	1	1	0	0	1	0	1	1	4			— к				÷ I
RSXM [†]	Reset sign-extension mode	1	1	1	0	0	1	1	1	0	ō	0	0	0	0	1	1	0
RTC	Reset test/control flag	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	1	0
SC	Set carry bit	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	0	1
SHM	Set hold mode	1	1	1	0	0	1	1	1	0	0	0	1	1	1	0	0	1
SOVM	Set overflow mode	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	1	1
SST	Store status register ST0	1	0	1	1	1	1	0	0	0	м	-			- D -			▶
SST1 [†]	Store status register ST1	1	0	1	1	1	1	0	0	1	м	à			- D -			•
SSXM [†]	Set sign-extension mode	1	1	1	0	0	1	1	1	0	0	0	0	0	ō	1	1	1
STC	Set test/control flag	1	1	1	C	0	1	1	1	0	0	0	1	1	0	0	1	
TRAPT	Software interrupt	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	1	0

Table 2. Instruction Set Summary (concluded)

[†] These instructions are not included in the SMJ32010 instruction set.

[‡] This instruction replaces CNFD and CNFP in the SMJ320C25 instruction set.



SGUS016-APRIL 1990-REVISED NOVEMBER 1992

development support

Together, Texas Instruments and its authorized third-party suppliers offer an extensive line of development support products to assist the user in all aspects of TMS320 second-generation-based design and development. These products range from development and application software to complete hardware development and evaluation systems. Table 3 lists the development support products for the second-generation TMS320 devices.

System development may begin with the use of the simulator, Software Development System (SWDS), or emulator (XDS) along with an assembler/linker. These tools give the TMS320 user various means of evaluation, from software simulation of the second-generation TMS320s (simulator) to full-speed in-circuit emulation with hardware and software breakpoint trace and timing capabilities (XDS).

Software and hardware can be developed simultaneously by using the macro assembler/linker, C compiler, and simulator for software development, the XDS for hardware development, and the Software Development System for both software development and limited hardware development.

Many third-party vendors offer additional development support for the second-generation TMS320s, including assembler/linkers, simulators, high-level languages, applications software, algorithm development tools, applications boards, software development boards, and in-circuit emulators. Refer to the *TMS320 Family Development Support Reference Guide* (SPRU011A) for further information about TMS320 development support products offered by both Texas Instruments and its third-party suppliers.

Additional support for the TMS320 products consists of an extensive library of product and applications documentation. Three-day DSP design workshops are offered by the TI Regional Technology Centers (RTCs). These workshops provide insight into the architecture and the instruction set of the second-generation TMS320s as well as hands-on training with the TMS320 development tools. When technical questions arise regarding the TMS320 family, contact the Texas Instruments TMS320 Hotline at (713) 274–2320. Or, keep informed on the latest TI and third-party development support tools by accessing the DSP Bulletin Board Service (BBS) at (713) 274–2323. The BBS serves 2400-, 1200-, and 300-bps modems. Also, TMS320 application source code may be downloaded from the BBS.

Table 3 gives a complete list of SMJ320C26 software and hardware development tools.



SGUS016-APRIL 1990-REVISED NOVEMBER 1992

	Table 3. Software and Hardware Support										
	MACRO ASSEMBLER/LINKER										
HOST COMPUTER	OPERATING SYSTEMS	PART NUMBER									
DEC VAX	VMS	TMDS3242250-08									
IBM PC	MS/PS DOS	TMDS3242850-02									
VAX	ULTRIX	TMDS3242260-08									
SUN 3	UNIX	TMDS3242550-08									
	C COMPILER AND MACRO ASSEMBLER/LINKER										
HOST COMPUTER	OPERATING SYSTEMS	PART NUMBER									
DEC VAX	VMS	TMDS3242255-08									
IBM PC	MS/PC DOS	TMDS3242855-02									
VAX	ULTRIX	TMDS3242265-08									
SUN 3	UNIX	TMDS3242555-08									
	SIMULATOR										
HOST COMPUTER	OPERATING SYSTEMS	PART NUMBER									
DEC VAX	VMS	TMDS3242251-08									
IBM PC	MS/PC DOS	TMDS3242851-02									
	EMULATOR										
MODEL	POWER SUPPLY	PART NUMBER									
XDS/22	INCLUDED	TMDS3262292									
	SOFTWARE DEVELOPMENT SYSTEM ON PC										
HOST COMPUTER	OPERATING SYSTEMS	PART NUMBER									
IBM PC	MS/PC DOS	TMDX3268828									
IBM PC	MS/PC DOS	TMDX3268821 [†]									

† Includes assembler/linker



SGUS016-APRIL 1990-REVISED NOVEMBER 1992

absolute maximum ratings over specified temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} [‡]	- 0.3 V to 7 V
Input voltage range	- 0.3 V to 7 V
Output voltage range	- 0.3 V to 7 V
Continuous power dissipation	1.0 W
Storage temperature range	55°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[‡] All voltages are with respect to V_{SS}.



This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriated logic voltage level, preferably either V_{CC} or ground. Specific guidelines for handling devices of this type are contained in the publication *Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies* available from Texas Instruments.

recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	v
VSS	Supply voltage			0		V
		D15–D0, FSX	2.2			
VIH	High-level input voltage	CLKIN, CLKR, CLKX	3.50			v
		All others	3.00			
N.		D15-D0, FSX, CLKIN, CLKR, CLKX			0.8	A
۷IL	Low-level input voltage	All others			0.7	μΑ
юн	High-level output current				300	μÁ
IOL	Low-level output current				2	mA
TA	Minimum operating free-air temperature		-55			°C
тс	Maximum operating case temperature				125	°C

electrical characteristics over specified free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP§	MAX	UNIT
Vон	High-level output voltage		V _{CC} = MIN, I _{OH} = MAX	2.4	3		V
VOL	Low-level output voltage		V _{CC} = MIN, I _{OL} = MAX		0.3	0.6	V
loz	High-impedance-state output	eakage current	V _{CC} = MAX			± 20	μΑ
lı –	Input current		VI = VSS to VCC			± 10	μA
1.0.0	Supply ourrant	Normal				185	m 4
'CC	Supply current	Idle/HOLD	VCC = MAX, IX = MAX			100	IIIA
CI	Input capacitance				15		pF
Co	Output capacitance				15		pF

All typical values are at V_{CC} = 5 V, T_A = 25°C.



CLOCK CHARACTERISTICS AND TIMING

The SMJ320C26 can use either its internal oscillator or an external frequency source for a clock.

internal clock option

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN (see Figure 2). The frequency of CLKOUT1 is one-fourth the crystal fundamental frequency. The crystal should be either fundamental or overtone mode, and parallel resonant, with an effective series resistance of 30 ohms, a power dissipation of 1 mW, and be specified at a load capacitance of 20 pF. Note that overtone crystals require an additional tuned LC circuit (see the application report, *Hardware Interfacing to the TMS320C25*).

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _x Input clock frequency [†]	T _A = −55°C MIN	6.7		40.0	MHz
C1, C2	T _C = 125°C MAX		10		рF

[†] This parameter is not production tested.



Figure 1. Internal Clock Option

external clock option

An external frequency source can be used by injecting the frequency directly into X2/CLKIN with X1 left unconnected. The external frequency injected must conform to the specifications listed in the table below.

switching characteristics over recommended operating conditions (see note	switching	g characteristics	over recommend	ed operating	g conditions	(see Note 1
---	-----------	-------------------	----------------	--------------	--------------	-------------

	PARAMETER	MIN	TYPT	MAX	UNIT
^t c(C)	CLKOUT1/CLKOUT2 cycle time	100		600	ns
td(CIH-C)	CLKIN high to CLKOUT1/CLKOUT2/STRB high/low	5		32	ns
t _{f(C)}	CLKOUT1/CLKOUT2/STRB fall time			5	ns
^t r(C)	CLKOUT1/CLKOUT2/STRB rise time			5	ns
^t w(CL)	CLKOUT1/CLKOUT2 low pulse duration	2Q-8	2Q	2Q+8	ns
^t w(CH)	CLKOUT1/CLKOUT2 high pulse duration	2Q-8	2Q	2Q+8	ns
^t d(C1-C2)	CLKOUT1 high to CLKOUT2 low, CLKOUT2 high to CLKOUT1 high, etc.	Q-6	Q	Q+6	ns

[†] This parameter is not production tested.

NOTE 1: $Q = 1/4t_{C(C)}$



SGUS016-APRIL 1990-REVISED NOVEMBER 1992

timing requirements over recommended operating conditions (see Note 1)

		MIN	NOM MAX	UNIT
^t c(Cl)	CLKIN cycle time	25	150	ns
^t w(CIL)	CLKIN low pulse duration, $t_{C(C)} = 25$ ns (see Note 2)	10	15	ns
^t w(CIH)	CLKIN high pulse duration, t _{C(CI)} = 25 ns (see Note 2)	10	15	ns
t _{su(S)}	SYNC setup time before CLKIN low	5	Q-5	ns
^t h(S)	SYNC hold time from CLKIN low	8		ns

NOTES: 1. $Q = 1/4t_{C(C)}$ 2. CLKIN duty cycle $[t_{r(CI)} + t_{w(CIH)}]/t_{C(CI)}$ must be within 40-60%. CLKIN rise and fall times must be less than 5 ns.







(a) Input







SGUS016-APRIL 1990-REVISED NOVEMBER 1992

MEMORY AND PERIPHERAL INTERFACE TIMING

switching characteristics over recommended operating conditions (see Note 1)

	PARAMETER	MIN	TYP	MAX	UNIT
^t d(C1-S)	STRB from CLKOUT1 (if STRB is present)	Q-6	Q	Q+6	ns
td(C2-S)	CLKOUT2 to STRB (if STRB is present)	-6	0	6	ns
t _{su} (A)	Address setup time before STRB low (see Note 3)	Q-12			ns
t _{h(A)}	Address hold time after STRB high (see Note 3)	Q-8			ns
^t w(SL)	STRB low pulse duration (no wait states, see Note 4)	2Q-5	2Q	2Q+5	ns
^t w(SH)	STRB high pulse duration (between consecutive cycles, see Note 4)		2Q		ns
^t su(D)W	Data write setup time before STRB high (no wait states)	2Q-20			ns
^t h(D)W	Data write hold time from STRB high	Q-10	Q		ns
^t en(D)	Data bus starts being driven after STRB low (write cycle)	0†			ns
^t dis(D)	Data bus three-state after STRB high (write cycle)		Q	Q+15†	ns
td(MSC)	MSC valid from CLKOUT1	- 10†	0	10	ns

timing requirements over recommended operating conditions (see Note 1)

		MIN	NOM	MAX	UNIT
ta(A)	Read data access time from address time (read cycle) (see Notes 3 and 5)			3Q-40	ns
^t su(D)R	Data read setup time before STRB high	23			ns
^t h(D)R	Data read hold time from STRB high	0			ns
^t d(SL-R)	READY valid after STRB low (no wait states)			Q-22	ns
td(C2H-R)	READY valid after CLKOUT2 high			Q – 22†	ns
^t h(SL-R)	READY hold time after STRB low (no wait states)	Q+3			ns
th(C2H-R)	READY hold after CLKOUT2 high	Q + 3†			ns
^t d(M-R)	READY valid after MSC valid			2Q –25†	ns
th(M-B)	READY hold time after MSC valid	0†			ns

RS, INT, BIO, AND XF TIMING

switching characteristics over recommended operating conditions (see Note 1)

	PARAMETER	MIN	TYP	MAX	UNIT
^t d(RS)	CLKOUT1 low to reset state entered			22†	ns
td(IACK)	CLKOUT1 to IACK valid	- 8†	0	8	ns
^t d(XF)	XF valid before falling edge of STRB	Q-12			ns

timing requirements over recommended operating conditions (see Note 1)

		MIN	NOM MAX	UNIT
t _{su(IN)}	INT/BIO/RS setup before CLKOUT1 high (see Note 6)	32		ns
^t h(IN)	INT/BIO/RS hold after CLKOUT1 high (see Note 6)	0		ns
^t w(IN)	NT/BIO low pulse duration	^t c(C)		ns
tw(RS)	RS low pulse duration	3t _{c(C)}		ns

[†] This parameter is not production tested.

NOTES: 1. $Q = 1/4t_{C(C)}$

3. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as "address."

4. Delays between CLKOUT1/CLKOUT2 edges and STRB edges track each other, resulting in tw(SL) and tw(SH) being 2Q with no wait states.

5. Read data access time is defined as $t_a(A) = t_{su}(A) + t_w(SL) - t_{su}(D)R$

6. RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagram will occur. INT/BIO fall time must be less than 8 ns.



SGUS016-APRIL 1990-REVISED NOVEMBER 1992

HOLD TIMING

switching characteristics over recommended operating conditions (see Note 1)

	PARAMETER	MIN	TYP	MAX	UNIT
td(C1L-AL)	HOLDA low after CLKOUT1 low	ot		10	ns
^t dis(AL-A)	HOLDA low to address three-state		0		ns
^t dis(C1L-A)	Address three-state after CLKOUT1 low (HOLD mode) (see Note 7)			20†	ns
td(HH-AH)	HOLD high to HOLDA high			25	ns
ten(A-C1L)	Address driven before CLKOUT1 low (HOLD mode) (see Note 7)			8†	ns

timing requirements over recommended operating conditions (see Note 1)

		MIN	NOM	MAX	UNIT
td(C2H-H)	HOLD valid after CLKOUT2 high			Q-24	ns

NOTES: 1. $Q = 1/4t_{C(C)}$

7. A15-A0, PS, DS, IS, STRB, and R/W timings are all included in timings referenced as "address."

SERIAL PORT TIMING

switching characteristics over recommended operating conditions (see Note 1)

	PARAMETER	MIN	TYP	MAX	UNIT
td(CH-DX)	DX valid after CLKX rising edge (see Note 8)			80	ns
^t d(FL-DX)	DX valid after FSX falling edge (TXM = 0) (see Note 8)			45	ns
td(CH-FS)	FSX valid after CLKX rising edge (TXM = 1)			45	ns

timing requirements over recommended operating conditions (see Note 1)

		MIN	NOM MA	X UNI	IT
f _{sx}	Serial port frequency	1.25	5,0	00 kHz	z
^t c(SCK)	Serial port clock (CLKX/CLKR) cycle time	200	800,0	00 ns	;
^t w(SCK)	Serial port clock (CLKX/CLKR) low pulse duration (see Note 9)	80		ns	;
^t w(SCK)	Serial port clock (CLKX/CLKR) high pulse duration (see Note 9)	80		ns	;
t _{su(FS)}	FSX/FSR setup time before CLKX/CLKR falling edge (TXM = 0)	18		ns	;
^t h(FS)	FSX/FSR hold time after CLKX/CLKR falling edge (TXM = 0)	20		ns	;
t _{su} (DR)	DR setup time before CLKR falling edge	10		ns	
th(DR)	DR hold time after CLKR falling edge	20		ns	;

NOTES: 1. $Q = 1/4t_{C(C)}$

8. The last occurrence of FSX falling and CLKX rising.

9. The duty cycle of the serial port clock must be within 40-60%. Serial port clock (CLKX/CLKR) rise and fall times must be less than 25 ns.



SGUS016-APRIL 1990-REVISED NOVEMBER 1992

PARAMETER MEASUREMENT INFORMATION

Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.2 volts unless otherwise noted.



TEXAS VI INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

SGUS016-APRIL 1990-REVISED NOVEMBER 1992





Figure 5. Memory Read Timing



SGUS016-APRIL 1990-REVISED NOVEMBER 1992



Figure 6. Memory Write Timing



SGUS016-APRIL 1990-REVISED NOVEMBER 1992



Figure 7. One Wait-State Memory Access Timing



SGUS016-APRIL 1990-REVISED NOVEMBER 1992



PARAMETER MEASUREMENT INFORMATION

[†] Control signals are $\overline{\text{DS}}$, $\overline{\text{IS}}$, R/W, and XF.

[‡] Serial port controls are DX and FSX.

Figure 8. Reset Timing



TEXAS V INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

SGUS016-APRIL 1990-REVISED NOVEMBER 1992



Figure 11. External Flag Timing



SGUS016-APRIL 1990-REVISED NOVEMBER 1992



NOTE A: HOLD is an asynchronous input that can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise, a delay of one CLKOUT2 cycle will occur.

Figure 12. HOLD Timing (Part A)



SGUS016-APRIL 1990-REVISED NOVEMBER 1992



NOTE A: HOLD is an asynchronous input that can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise, a delay of one CLKOUT2 cycle will occur.

Figure 13. HOLD Timing (Part B)



SGUS016-APRIL 1990-REVISED NOVEMBER 1992

PARAMETER MEASUREMENT INFORMATION










SMJ320C26 DIGITAL SIGNAL PROCESSOR

SGUS016-APRIL 1990-REVISED NOVEMBER 1992

MECHANICAL DATA

FJ package leaded chip carrier package





SMJ320C26 DIGITAL SIGNAL PROCESSOR

SGUS016-APRIL 1990-REVISED NOVEMBER 1992

MECHANICAL DATA

FD ceramic leadless (pad) chip carrier package





SMJ320C26 DIGITAL SIGNAL PROCESSOR

SGUS016-APRIL 1990-REVISED NOVEMBER 1992

MECHANICAL DATA

68-pin GB grid array ceramic package





Appendix E Instruction Cycle Timings

This appendix details the instruction cycle timings for the TMS320C2x processor. Instructions are first listed in a table according to cycle classification. Then each class of instructions is listed in another table, showing the number of cycles required for a TMS320C2x instruction to execute in a given memory configuration singly or in repeat mode. The column headings in the tables indicate the program source location (PI, PE, or PR) and data destination or source (DI or DE), defined as follows:

- PI The instruction executes from internal program memory (RAM).
- **PR** The instruction executes from internal program memory (ROM).
- **PE** The instruction executes from external program memory.
- DI The instruction executes using internal data memory.
- **DE** The instruction executes using external data memory.

The number of cycles required for each instruction is given in terms of the program/data memory and I/O access times as defined in the following listing:

- Program memory wait states. Represents the number of clock cycles the device waits for external program memory to respond to an access. T_{ac} is the TMS320C2x access time, in nanoseconds (maximum), required for an external memory access with no wait states. T_{mem} is the memory access time, and T_p is the clock period (4/crystal frequency).
 - p = 0; If $T_{mem} \le T_{ac}$
 - p = 1; If $T_{ac} < T_{mem} \le (T_p + T_{ac})$
 - p = 2; If $(T_p + T_{ac}) < T_{mem} \le (T_p \times 2 + T_{ac})$
 - p = k; If $[T_p \times (k-1) + T_{ac}] < T_{mem} \le (T_p \times k + T_{ac})$
- **d** Data memory wait states. Represents the number of cycles the device must wait for external data memory to respond to an access. This number is calculated in the same way as the p number.
- i I/O memory wait states. Represents the number of cycles the device must wait for external I/O memory to respond to an access. This number is calculated in the same way as the p number.

Other abbreviations used in the tables and their meanings are as follows:

- br Branch from ...
- int Internal program memory.
- **INT** Interrupt.
- ext External program memory.
- **n** The number of times an instruction is executed when using the RPT or RPTK instruction.

E.1 TMS320C2x Instruction Cycle Timings

Table E–1 lists the TMS320C2x instructions according to cycle classification. Table E–2 and Table E–3 show the number of cycles required for a given TMS320C2x instruction to execute in a given memory configuration when executed as a single instruction or in the repeat mode, respectively.

CLASS				11	NSTRUC	ΓΙΟΝ			
1	ADD AD LACT LP MPYU PS SUBS SU	DDC ADDH PH LT SHD OR JBT XOR	ADDS LTA RPT ZALH	ADDT LTD SQRA ZALR	AND LTP SQRS ZALS	BIT LTS SUB (RPT n	BITT MPY SUBB ot repeat	DMOV MPYA SUBC able)	LAC MPYS SUBH
II	LAR LD	OP LST	LST1						
	POPD SA	ACH SACL	SAR	SPH	SPL	SST	SST1	_	
IV	ABS AD FORT LA PAC PC RSXM RT SOVM SP (ADDK, AD	DDK ADRK ACK LARK DP PUSH TC RTXM PAC SPM DRK, LACK, L	APAC LARP RC RXF SSXM ARK, LDPK	CMPL LDPK RFSM SBRK STC , MPYK,	CMPR MAR RHM SC STXM RPTK, SE	CNFD MPYK ROL SFL SUBK BRK, SPI	CNFP NEG ROR SFR SXF V, SUBK	DINT NOP ROVM SFSM ZAC (, and ZA	EINT NORM RPTK SHM C not repeatable)
V	ADLK AN	NDK LALK	LRLK	ORK	SBLK	XORK	(all not	repeatab	le)
VI	MAC MA	ACD							
VI	B BA BNC BN	ANZ BBNZ NV BNZ	BBZ BV	BC BZ	BGEZ CALL	BGZ (all not	BIOZ repeatat	BLEZ	BLZ
VIII	BACC CA	ALA RET	TRAP	(all not r	epeatable	э)			
IX	IN								
x	OUT								
XI	TBLR								
XII	TBLW (tabl	le in ROM not	applicable)						
XIII	BLKD								
XIV	BLKP								
XV	IDLE (not r	repeatable)							

Table E–1.TMS320C2x Instructions by Cycle Class

CLASS	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
1	1	2+d	1+p	2+d+p	1	2+d
11	1	2+d	1+p	2+d+p	1	2+d
111	1	1+d	1+p	2+d+p	1	1+d
IV	1	1	1+p	1+p	1	1
V	2	2	2+2p	2+2p	2	2
VI	Table in on-chip	RAM:				
	3	4+d	4+2p	5+d+2p	4	5+d
	Table in on-chip	ROM:				
	4	5+d	4+2p	5+d+2p	4	5+d
	Table in externa	l memory:				
	4+p	5+d+p	4+3p	5+d+3p	4+p	5+d+p
VII	True Conditions	: a chin RAM:				
	2	2 ייין אראיין 2	2+2n	2+2n	2	2
	Destination of	on-chip ROM:	L'LP	2129	-	-
	3	3	3+2p	3+2p	3	3
	Destination e	external memory:				
	3+p	3+р	3+3p	3+3p	3+р	3+p
	False Condition					
	Destination a	anywnere:	0.00	0.00	0	0
VIII	2 Destination on a		2+20	2+20	£	<u>۲</u>
VIII	2 Destination on-c	ווים האוען. ס	2+n	2+n	2	2
	Destination on-c	hin BOM	Στp	Σ+p	-	2
	3	3	3+p	3+p	3	3
	Destination exte	rnal memory:				
	3+р	3+p	3+2p	3+2p	3+p	3+p
IX	2+i	2+d+i	2+p+i	3+d+p+i	2+ i	2+d+i
Х	1+i	2+d+i	2+p+i	3+d+p+i	1+i	2+d+i
XI	Table in on-chip	RAM:				
	2	2+ d	3+р	3+d+p	3	3+d
	Table in on-chip	ROM:				
	3	3+d	4+p	4+d+p	4	4+d
	Table in externa	I memory:				
	3+р	3+d+p	4+2p	4+d+2p	4+p	4+d+p
XII	Table in on-chip	RAM:				
	2	3+d	3+р	4+d+p	3	4+d
	Table in on-chip	ROM:				
			not ap	plicable		
	Table in externa	I memory:				
	2+p	3+d+p	3+2p	4+d+2p	3+р	4+d+p

Table E–2.Cycle Timings for Cycle Classes When Not in Repeat Mode

CLASS	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE		
XIII	Source data in on-chip RAM:							
	3	3+d	3+2p	3+d+2p	3	3+d		
	Source data in external memory:							
	4+d	4+2d	4+d+2p	4+2d+2p	4+d	4+2d		
XIV	Table in on-chip RAM:							
	3	3+d	4+2p	4+d+2p	4	4+d		
	Table in on-chip	ROM:						
	4	4+d	4+2p	4+d+2p	4	4+d		
	Table in external	memory:						
	4+p	4+d+p	4+3p	4+d+3p	4+p	4+d+p		
XV	(Interrupt) destination on-chip ROM 3 (minimum waits for INT) (Interrupt) destination external memory 3+2p (minimum waits for INT)							

Table E–2. Cycle Tim	nings for Cycle Classe	es When Not in Rep	peat Mode (Concluded)
----------------------	------------------------	--------------------	-----------------------

CLASS	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
l	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd
	n	2n+nd	n+p	2n+nd+p	n	2n+nd
	n	n+nd	n+p	1+n+nd+p	n	n+nd
IV	n	n	n+p	n+p	n	n
V		• ····································	not rep	eatable		• • • • • • • • • • • • • • • • • • •
VI	Table in on-chip	RAM:				
	2+n	2+2n+nd	3+n+2p	3+2n+nd+2p	3+n	3+2n+nd
	Table in on-chip	ROM:				
	3+n	3+2n+nd	3+n+2p	3+2n+nd+2p	3+n	3+2n+nd
	Table in externa	I memory:	0		0	0.0
	3+n+np	3+2n+na+np	3+n+np+2p	3+2n+na+np +2p	3+n+np	3+2n+na+np
VII			not rep	eatable		
VIII			not rep	eatable		
IX	1+n+ni	2n+nd+ni	1+n+p+ni	1+2n+nd+p +ni	1+n+ni	2n+nd+ni
х	n+ni	2n+nd+ni	1+n+p+ni	1+2n+nd+p +ni	n+ni	2n+nd+ni
XI	Table in on-chip	RAM:				
	1 + n	1 + n + nd	2+n+p	2+n+nd+p	2+n	2+n+nd
	Table in on-chip	ROM:				
	2+n Tabla in automa	2+n+nd	3+n+p	3+n+nd+p	3+n	3+n+nd
	2+n+nn	1+2n+nd+nn	3+0+00+0	2+2n+nd+nn	3+0+00	2+2n+nd+nn
	ZHIHIP	1+211+11d+11p	отптпртр	+p	orninp	2+211+110+11p
XII	Table in on-chip	RAM:				
	1+n	2+n+nd	2+n+p	3+n+nd+p	2+n	3+n+nd
	Table in on-chip	ROM:				
	Table in automa		not ap	plicable		
		1+2n+nd+nn	2+0+00+0	2+2n+nd+nn+n	2+0+00	2+2n+nd+nn
XIII	Source data in c	n-chin BAM:	2	Zizinianipip	Zinnp	212111101110
	2+n	2+n+nd	2+n+2p	2+n+nd+2p	2+n	2+n+nd
	Source data in e	external memory:	•	•		
	3+n+nd	2+2n+2nd	3+n+nd+2p	2+2n+2nd +2p	3+n+nd	2+2n+2nd
XIV	Table in on-chip	RAM:				
	2+n	2+n+nd	3+n+2p	3+n+nd+2p	3+n	3+n+nd
	Table in on-chip	ROM:		_		. .
	3+n Tabla is a ta	3+n+nd	3+n+2p	3+n+nd+2p	3+n	3+n+nd
	able in externa	i memory:	3+0+00+00	2+2n+nd+nn	3+0+00	2+2n+nd+nn
	этитир	2+20+00+00	3+11+11 p +2p	+2p	3+ii+iip	2+20+00+00
XV			not rep	eatable		

Table E–3.Cycle Timings for Cycle Classes When in Repeat Mode

Instruction Cycle Timings

Appendix F

TMS320E25 EPROM Programming

This appendix describes the TMS320E25 EPROM cell. The TMS320E25 incorporates a $4K \times 16$ -bit EPROM, which is implemented from a standard TMS27C64 EPROM cell. This expands the capabilities of the TMS320E25 in the areas of prototyping, early field testing, and production.

Key features of the EPROM cell include standard programming techniques with verification capability of all bits. The EPROM cell features an internal mechanism for security purposes. This prevents all proprietary data from being read and, thereby, protects privileged information against possible copyright violations. The mechanism also prevents the EPROM contents from being read. An adapter socket (part number TMDX3270120) provides the 68-pin to 28-pin conversion that is necessary when programming the TMS320E25. Refer to the data sheet in Appendix A.

This appendix describes erasure, programming and verification, and EPROM protection and verification. The major topics are as follows:

Торіс	Page
F.1 Using the EPROM Programmer Adapter Socket F.2 Programming and Verification F.3 EPROM Protection and Verification	F-2 F-4 F-12

F.1 Using the EPROM Programmer Adapter Socket

Most EPROM programmers have a 28-pin DIP-type socket for use with EPROM devices such as the TMS27C64. In order to use this type of programmer to program a TMS320 40-pin DIP or PLCC/CLCC, you must use a special adapter that converts the programmer socket into a socket that can accept a TMS320E25 device.

Figure F–1 shows an example of a PLCC/CLCC-type adapter socket so that you can see the socket for the device and the portion that plugs into the EPROM programmer.

Figure F–1. EPROM Programming Adapter Socket



F.1.1 Supplying External Power

The adapter socket has two sets of jumpers that indicate whether the power supply is internal (from the EPROM programmer) or external. The adapter socket is shipped from the factory with the jumpers at the internal power setting. In some cases, the EPROM programmer cannot supply the V_{CC} power needs of the TMS320E25 device, so it becomes necessary to supply external V_{CC}.

The following conditions will determine whether external power is needed.

□ The TMS320E25's clock must be disabled during programming. Because the device uses a dynamic logic for much of its internal circuitry, the I_{CC} requirements for V_{CC} are significantly greater than a typical 27C64-type EPROM. As a result, many EPROM programmers sense this condition and erroneously indicate that the chip is plugged in backwards. To prevent this from occurring, a jumper connection and test point are available for an external 5-V logic supply. This effectively bypasses the EPROM programmer's I_{CC} test and allows the device to be programmed.

Additionally, a jumper and test point are available for the V_{PP} supply. The V_{PP} signal is a pulsed signal and fully complies with the standards for a 27C64 EPROM device. This option is never needed, and the jumpers should be left in the internal position at all times.

To supply external V_{CC}:

- 1) Find the jumper nearest the V_{CC} pin and move the jumper so that it is over the EXT and center pins.
- 2) Connect the external V_{CC} to the pin labeled V_{CC} .

Figure F–2 shows the jumper setting placement for internal and external power. The V_{CC} and V_{PP} pins are also shown.

Figure F–2. V_{CC} and V_{PP} Jumper Settings for External Power





F.2 Programming and Verification

The TMS320E25 EPROM cell is similar to the TMS27C64 8K × 8-bit EPROM. Their memories can be erased by using an ultraviolet light source and electrically programmed by using the same family and device codes. The TMS320E25, like the TMS27C64, requires a 5-V supply for reading and a 12.5-V supply for programming. All programming signals are TTL level. Locations may be systematically or randomly programmed as a singular or blocked address. Unlike some EPROM cells that may require the high byte before the low byte, each byte of data must be loaded into the TMS320E25 EPROM cell with the low byte preceding the high byte (see Figure F–3). To avoid memorization of the proper order, an inverter is placed in the circuit of Figure F–4 and performs the necessary byte reversal for the TMS320E25.

Figure F–3. EPROM Programming Data Format



Figure F–4 shows the wiring diagram when the TMS320E25 is programmed with the TMS27C64 in its 28-pin output form. The illustration furnishes a table for each pin nomenclature on the TMS27C64 with a description of that pin. Programming the code into the device should be done in the serial mode.

Although acceptable by some EPROM programmers, the signature mode *cannot* be used on any TMS320C25 device. The signature mode will input a high-level voltage (12.5 V_{DC}) onto pin A9. Since the TMS320E25 EPROM cell is not designed for high voltage, the cell will be damaged. To prevent an accidental application of voltage, Texas instruments has inserted a 3.9-k Ω resistor between A9 of the TI programmer socket and the programmer itself.





Table F-1. Pin Nomenclature (TMS320E25)

Signals	I/O	Definition
A12(MSB)-A0 (LSB) CLKIN E EPT G GND PGM Q8(MSB)-Q1(LSB) RS V _{CC} V _{PP}	§	On-chip EPROM programming address lines Clock oscillator input EPROM chip select EPROM test mode select EPROM read/verify select Ground EPROM write/program select Data lines for byte-wide programming of on-chip 8K bytes of EPROM Reset for initializing the device 5-V power supply 12.5-V power supply

Table F–2 shows the programming levels that are required when programming, verifying, and reading the EPROM cell. Following the table are individual descriptions of each programming level.

Signal Name [†]	TMS320E25 Pin	TMS27C64 Pin	Program	Program Verify	Read	EPROM Protect	Protect Verify
E	22	20	VIL	VIL	V _{IL}	VIH	V _{IL}
ធ	42	22	VIH	PULSE	PULSE	VIH	V _{IL}
PGM	41	27	PULSE	VIH	VIH	VIH	V _{IH}
V _{PP}	25	1	V _{PP}	V _{PP}	V _{CC}	V _{PP}	V _{CC} + 1
V _{CC}	61,35	28	V _{CC} + 1	V _{CC} + 1	V _{CC}	V _{CC} + 1	V _{CC} + 1
V _{SS}	27,44,10	14	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}
CLKIN	52	14	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}
RS	65	14	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}
EPT	24	26	V _{SS}	V _{SS}	V _{SS}	V _{PP}	V _{PP}
Q8-Q1	11–18	19-15,13-11	D _{IN}	Q _{OUT}	Q _{OUT}	Q ₈ =PULSE	Q ₈ =RBIT
A12–A7	40–36,34	2,23,21, 24,25,3	ADDR	ADDR	ADDR	×	x
A6	33	4	ADDR	ADDR	ADDR	x	VIL
A5	32	5	ADDR	ADDR	ADDR	Х	Х
A4	31	6	ADDR	ADDR	ADDR	VIH	Х
A3-A0	30-28,26	7–10	ADDR	ADDR	ADDR	Х	х

Table F–2. TMS320E25 Programming Mode Levels

LEGEND:

† =TMS320E25 EPROM programming mode produces these TMS27C64 signals.

V_{IH} = TTL high level

VIL = TTL low level

ADDR = byte address bit

 $V_{PP} = 12.5 \pm 0.25 V$ (FAST) or $13 \pm 0.25 V$ (SNAP!)

 $V_{CC} = 5 \pm 0.25 V$ $V_{CC} + 1 = 6 \pm 0.25 V$ (FAST) or 6.5 V ± 0.25 V (SNAP!)

X = don't care

PULSE = low-going TTL pulse

D_{IN} = byte to be programmed at ADDR

 Q_{OUT} = byte stored at ADDR

F.2.1 Erasure

Before programming, the memory must be erased by exposing high-intensity ultraviolet light (wavelength = 2537 angstroms) into the chip through its transparent lid. Note that normal ambient light contains the correct wavelength for erasure. Therefore, the window should be covered with an opaque label after programming the TMS320E25. The recommended minimum exposure dose (UV intensity × exposure time) is 15 watt-seconds per square centimeter. If located about 2.5 centimeters above the transparent lid, a typical filterless UV lamp with a 12-milliwatt-per-square-centimeter output will erase the memory in 21 minutes. After the memory is erased, all bits are in a high state.

F.2.2 FAST Programming

After erasure, all memory bits in the cell are a logic one. Logic zeros *must* now be programmed into their desired location. The FAST programming algorithm, shown in Figure F–5, is normally used to program the entire EPROM contents, although individual locations may be programmed separately. A programmed logic zero can be erased only by ultraviolet light. Data is presented in parallel (eight bits) from pins D7–D0 of the TMS320E25 to pins Q8–Q1 of the TMS27C64. Once addresses and data are stable, PGM is pulsed. The programming mode is achieved when V_{PP} = 12.5 V, PGM = V_{IL}, V_{CC} = 6.0 V, \overline{G} = V_{IH}, and $\overline{E} = V_{IL}$. More than one TMS320E25 can be programmed if these devices are connected in parallel with each other. Locations can be programmed in any order.

FAST programming uses two types of programming pulses: prime and final. The length of the prime pulse is 1 ms. After each prime pulse, the byte being programmed is verified. If correct data is read, the final programming pulse is applied; if correct data is not read, an additional 1-ms prime pulse is applied up to a maximum of 25 times. The final programming pulse is 3x times the number of prime programming pulses applied. This sequence of programming and verifying is performed at $V_{CC} = 6.0$ V, and $V_{PP} = 12.5$ V. When the full FAST programming routine has been completed, all bits are verified with $V_{CC} = V_{PP} = 5$ V.

F.2.3 SNAP! Pulse Programming

The EPROM can be programmed by using the TI SNAP! pulse programming algorithm; as illustrated in the flowchart of Figure F–6, programming time is greatly reduced to a nominal duration of one second. Actual programming time varies as a function of the programmer that is being used. Data is presented in parallel (eight bits) on pins Q8 through Q1. Once addresses and data are stable, PGM is pulsed.

The SNAP! pulse programming algorithm uses pulses of 100 microseconds, followed by a byte verification to determine if the addressed byte has been successfully programmed. Up to ten 100-microsecond pulses per byte are verified before a failure is recognized.

The programming mode is achieved when $V_{PP} = 13.0 \text{ V}$, $V_{CC} = 6.5 \text{ V}$, and $\overline{G} = V_{IH}$, and $\overline{E} = V_{IL}$. More than one TMS320E25 can be programmed by connecting the devices in parallel with each other. Locations may be programmed in any order. When the SNAP! pulse programming routine has been completed, all bits are verified with $V_{CC} = V_{PP} = 5 \text{ V}$.

F.2.4 Program Verify

Programmed bits may be verified with $V_{PP} = 12.5 V$ when $\overline{G} = V_{IL}$, $\overline{E} = V_{IL}$, and $\overline{PGM} = V_{IH}$. Figure F--7 shows the timing of the program and verification operations for both FAST and SNAP! pulse programming.











Figure F-7. Programming Timing

F.2.5 Program Inhibit

Programming can be inhibited by maintaining a high-level input on the \overline{E} pin or PGM pin.

F.2.6 Read

The EPROM contents can be read outside of the programming cycle if the RBIT (ROM protect bit) has not been programmed. The read mode is accomplished by setting E to zero and pulsing G low. The contents of the EPROM location, selected by the value on the address inputs, appear on D7–D0.

F.2.7 Output Disable

During the EPROM programming process, the EPROM data outputs can be disabled, if desired, by setting the output disable mode. Depending upon the application, the output disable mode can be selected by setting either the G or the E pin on the TMS320E25 high. The selection of the pin determines the duration for which the outputs, pins Q8–Q1, of the TMS27C64 are in the high-impedance state. During this mode, pins D7–D0 on the TMS320E25 are in the high-impedance state.

F.3 EPROM Protection and Verification

This section describes the code protection feature of the EPROM cell; an internal mechanism protects the customer's code from being illegally copied by its competitors. Table F–3 shows the programming levels required for protecting the EPROM contents and verifying that protection. Following the table, individual paragraphs describe the function of the protect and verify modes.

SIGNAL [†]	TMS320E25 PIN	TMS27C64 PIN	EPROM PROTECT	PROTECT VERIFY
E	22	20	V _{IH}	VIL
ច	42	22	VIH	VIL
PGM	41	27	V _{IH}	V _{IH}
V _{PP}	25	1	V _{PP}	V _{CC} + 1
V _{CC}	61,35	28	V _{CC} + 1	V _{CC} + 1
V _{SS}	27,44,10	14	V _{SS}	V _{SS}
CLKIN	52	14	V _{SS}	V _{SS}
RS	65	14	V _{SS}	V _{SS}
EPT	24	26	V _{PP}	V _{PP}
Q8–Q1	11–18	9–15,13–11	Q8=PULSE	Q8=RBIT
A12–A10	40–38	2,23,21	x	x
A9-A7	37,36,34	24,25,3	X	X
A6	33	4	X	VIL
A5	32	5	X	x
A4	31	6	V _{IH}	x
A3–A0	30–28,26	7–10	X	X

Table F-3. TMS320E25 EPROM Protect and Protect Verify Mode Levels

LEGEND:

† = Signal names are in accordance with TMS27C64.

X = don't care; PULSE = low-going TTL level pulse; RBIT = ROM protect bit

F.3.1 EPROM Protection

The EPROM protection mechanism is used to prevent an intentional or accidental reading of the memory contents; this guarantees security of all proprietary algorithms. This special feature is implemented by a unique EPROM cell called the RBIT (ROM protect bit) cell. Once the contents are programmed into the EPROM, the RBIT can be programmed, this prevents access to the EPROM contents and disables the microprocessor mode. Once programmed, the RBIT can be disabled only by erasing the entire EPROM array with ultraviolet light, thereby maintaining security of all proprietary algorithms. Programming of the RBIT is accomplished by the EPROM protection cycle, which consists of setting the E, G, PGM, and A4 pins to a high level, applying $12.5 \pm 0.25 V$ to both V_{PP} and EPT, and pulsing the Q8 pin to a low level. The complete sequence of operations for programming the RBIT is shown in the flowchart of Figure F–8. The required setups in the figure are detailed in Table F–3. For more detailed information about how the RBIT works, see subsection F.3.2.

Figure F-8. EPROM Protection Flowchart



F.3.2 How the RBIT Works

When enabled, the RBIT disconnects the internal program memory bus (PBUS) from the MUX that combines the internal data bus (DBUS) to create the external program/data bus. This disconnect takes place at the MUX. For the TMS320E25, the internal nodes are left floating.

Figure F–9 shows a portion of the TMS320C2x block diagram and includes the RBIT to show how it disconnects the external and internal program spaces.

Figure F–9. How the RBIT Fits Into the TMS320E25 Block Diagrams



Programming the RBIT has some side effects that may, at first, give the appearance that the device isn't operating properly. However, because enabling the RBIT protects the EPROM space, this is normal operation. These side effects include:

Instructions. Some instructions that use the external program space for storage will not operate in the same manner when the RBIT is set.

For example, on the TMS320E25, TBLW, BLKP, and similar commands may seem to work when used to transfer external program memory to the internal data space connected to DBUS. However, a transfer from the internal program space to the external bus will not work. This happens because the RBIT feature is protecting this memory space.

Similarly, the MAC instruction cannot read tables stored in external program space. In this case, the data and program must be swapped, sacrificing one cycle per repeated instruction. Invalid microprocessor mode. Microprocessor mode can't be used after enabling the RBIT, because the PBUS is disconnected from the external program space.

F.3.3 Protect Verify

Following the EPROM protect mode, the protect verify mode reviews and verifies the programming of the RBIT (see Figure F–8) for accuracy. When using this mode, D7 outputs the state of the RBIT. When RBIT = 1, the EPROM is unprotected; when RBIT = 0, the EPROM is protected. The EPROM protection and verification timings are shown in Figure F–10.

Figure F–10. EPROM Protection Timing



+ 12.5 V = V_{PP} and 6.0 V = V_{CC} for FAST Programming; for SNAP! Programming, 13.0 V = V_{PP} and 6.5 V = V_{CC}.

TMS320E25 EPROM Programming

8

Appendix G

Analog Interface Peripherals and Applications

Texas Instruments offers many products for total system solutions, including memory options, data acquisition, and analog input/output devices. This appendix describes a variety of devices that interface directly to the TMS320 DSPs in rapidly expanding applications.

Topic

Page

G.1	Multimedia Applications G-2
G.2	Telecommunications Applications G-5
G.3	Dedicated Speech Synthesis Applications G-10
G.4	Servo Control/Disk Drive Applications G-12
G.5	Modem Analog Front-End Applications G-15
G.6	Advanced Digital Electronics Applications for Consumers G-18

G.1 Multimedia Applications

Multimedia integrates different media through a centralized computer. These media can be visual or audio and can be input to or output from the central computer via a number of technologies. The technologies can be digital based or analog based (such as audio or video tape recorders). The integration and interaction of media enhances the transfer of information and can accommodate both analysis of problems and synthesis of solutions.

Figure G–1 shows both the central role of the multimedia computer and the multimedia system's ability to integrate the various media to optimize information flow and processing.

Figure G–1. System Block Diagram



G.1.1 System Design Considerations

Multimedia systems can include various grades of audio and video quality. The most popular video standard currently used (VGA) covers 640×480 pixels with 1, 2, 4, and 8-bit memory-mapped color. Also, 24-bit true color is supported, and 1024×768 (beyond VGA) resolution has emerged. There are two grades of audio. The lower grade accommodates 11.25-kHz sampling for 8-bit monaural systems, while the higher grade accommodates 44.1-kHz sampling for 16-bit stereo.

Audio specifications include a musical instrument digital interface (MIDI) with compression capability, which is based on keystroke encoding, and an input/ output port with a 3-disc voice synthesizer. In the media control area, video disc, CD audio, and CD ROM player interfaces are included. Figure G–2 shows a multimedia subsystem.

The TLC32047 wide-band analog interface circuit (AIC) is well suited for multimedia applications because it features wide-band audio and up to 25-kHz sampling rates. The TLC32047 is a complete analog-to-digital and digital-toanalog interface system for the TMS320 DSPs. The nominal bandwidths of the filters accommodate 11.4 kHz, and this bandwidth is programmable. The application circuit shown in Figure G–2 handles both speech encoding and modem communication functions, which are associated with multimedia applications.



Figure G–2. Multimedia Speech Encoding and Modem Communication

Figure G–3 shows the interfacing of the TMS320C25 DSP to the TLC32047 AIC that constitutes the building blocks of the 9600-bps V.32 bis modem shown in Figure G–2.

Figure G–3. TMS320C25 to TLC32047 Interface



G.1.2 Multimedia-Related Devices

As shown in Table G–1, TI provides a complete array of analog and graphics interface devices. These devices support the TMS320 DSPs for complete multimedia solutions.

Device	Description	I/O	Resolution (Bits)	Conversion CLK Rate	Application
TLC320AC01	Analog interface (5 V only)	Serial	14	43.2 kHz	Portable modem and speech, multimedia
TLC32047	Analog interface (11.4 kHz BW) (AIC)	Serial	14	25 kHz	Speech, modem, and multimedia
TLC32046	Analog interface (AIC)	Serial	14	25 kHz	Speech and modems
TLC32044	Analog interface (AIC)	Serial	14	19.2 kHz	Speech and modems
TLC32040	Analog interface (AIC)	Serial	14	19.2 kHz	Speech and modems
TLC34075/6	Video palette	Parallel	Triple 8	135 MHz	Graphics
TLC34058	Video palette	Parallel	Triple 8	135 MHz	Graphics
TLC5502/3	Flash ADC	Parallel	8	20 MHz	Video
TLC5602	Video DAC	Parallel	8	20 MHz	Video
TLC5501	Flash ADC	Parallel	6	20 MHz	Video
TLC5601	Video DAC	Parallel	6	20 MHz	Video
TLC1550/1	ADC	Parallel	10	150 kHz	Servo ctrl / speech
TLC32071	Analog interface (AIC)	Parallel	8	1 MHz	Servo ctrl / disk drive
TMS57013/4	Dual audio DAC+ digital filter	Serial	16/18	32, 37.8, 44.1, 48 kHz	Digital audio

Table G–1. Data Converter ICs

Table G–2. Switched-Capacitor Filter ICs

Device	Function	Order	Roll-Off	Power Out	Power Down
TLC2470	Differential audio filter amplifier	4	5 kHz	500 mW	Yes
TLC2471	Differential audio filter amplifier	4	3.5 kHz	500 mW	Yes
TLC10/20	General-purpose dual filter	2	CLK + 50 CLK + 100	N/A	No
TLC04/14	Low pass, Butterworth filter	4	CLK + 50 CLK + 100	N/A	No

For application assistance or additional information, please call TI Linear Applications at (214) 997–3772.

G.2 Telecommunications Applications

The TI linear product line focuses on three primary telecommunications application areas: subscriber instruments (telephones, modems, etc.), central office line card products, and personal communications. Subscriber instruments include the TCM508x DTMF tone encoder family, the TCM150x tone ringer family, the TCM1520 ring detector, and the TCM3105 FSK modem. Central office line card products include the TCM29Cxx combo (combined PCM filter plus codec) family, the TCM420x subscriber line control circuit family, and the TCM1030/60 line card transient protector. Personal communication (PCN) and cellular products include the TCM320AC3x family of 5-volt voice-band audio processors (VBAP).

TI continues to develop new telecom integrated circuits, such as a high-performance 3-volt combo family for personal communications applications, and an RF power amplifier family for hand-held and mobile cellular phones.

System Design Considerations. The size, network complexity, and compatibility requirements of telecommunications central office systems create demanding performance requirements. Combo voice-band filter performance is typically \pm 0.15 dB in the passband. Idle channel noise must be on the order of 15 dBrnc0. Gain tracking (S/Q) and distortion must also meet stringent requirements. The key parameters for a SLIC device are gain, longitudinal balance, and return loss.

Figure G–4. Typical DSP/Combo Interface



The TCM320AC36 combo interfaces directly to the TMS320C25 serial port with a minimum of external components, as shown in Figure G–4. Half of hex inverter U3 and crystal Y1 form an oscillator that provides clock timing to the TCM320AC36. The synchronous 4-bit counters U1 and U2 generate an 8-kHz frame sync signal. DCLKR on the TCM320AC36 is connected to V_{DD}, placing the combo in fixed data-rate mode. Two 20-k Ω resistors connected to ANLGIN and MIC_GS set the gain of the analog input amplifier to 1. The timing is shown in Figure G–5.



Figure G–5. DSP/Combo Interface Timing

Telecommunications-Related Devices. Data sheets for the devices in Table G–3 are contained in the *1991 Telecommunications Circuits Databook* (literature number SCTD001B). To request your copy, contact your nearest Texas Instruments field sales office or call the Literature Response Center at (800) 477–8924.

For further information on these telecommunications products, please call TI Linear Applications at (214) 997–3772.

Device Number	Coding Law	Clock Rates MHz [†]	# of Bits	Comments	
Codec/Filter					
TCM29C13	A and μ	1.544, 1.536, 2.048	8	C.O. and PBX line cards	
TCM29C14	A and μ	1.544, 1.536, 2.048	8	Includes 8th-bit signal	
TCM29C16	μ	2.048	8	16-pin package	
TCM29C17	А	2.048	8	16-pin package	
TCM29C18	μ	2.048	8	Low-cost DSP interface	
TCM29C19	μ	1.536	8	Low-cost DSP interface	
TCM29C23	A and μ	Up to 4.096	8	Extended frequency range	
TCM29C26	A and μ	Up to 4.096	8	Low-power TCM29C23	
TCM320AC36	$\boldsymbol{\mu}$ and Linear	Up to 4.096	8 and 13	Single voltage (+5) VBAP	
TCM320AC37	A and Linear	Up to 4.096	8 and 13	Single voltage (+5) VBAP	
TCM320AC38	μ and Linear	Up to 4.096	8 and 13	Single voltage (+5) GSM	
TCM320AC39	A and Linear	Up to 4.096	8 and 13	Single voltage (+5) GSM	
TP3054/64	μ	1.544, 1.536, 2.048	8	National Semiconductor second source	
TP3054/67	A	1.544, 1.536, 2.048	8	National Semiconductor second source	
TLC320AC01	Linear	43.2 kHz	14	5-volt-only analog interface	
TLC32040/1	Linear	Up to 19.2-kHz sampling	14	For high-dynamic linearity	
TLC32044/5	Linear	Up to 19.2-kHz sampling	14	For high-dynamic linearity	
TLC32046	Linear	Up to 25-kHz sampling	14	For high-dynamic linearity	
TLC32047	Linear	Up to 25-kHz sampling	14	For high-dynamic linearity	
Transient Suppressor					
TCM1030 Transient suppressor for SLIC-based line card				(30 A max)	
TCM1060	Transient supp	(60 A max)			

[†] Unless otherwise noted

Table G-4. Switched-Capacitor Filter ICs

Device	Function	Order	Roll-Off	Power Out	Power Down
TLC2470	Differential audio filter amplifier	4	5 kHz	500 mW	Yes
TLC2471	Differential audio filter amplifier	4	3.5 kHz	500 mW	Yes
TLC10/20	General-purpose dual filter	2	CLK + 50 CLK + 100	N/A	No
TLC04/14	Low pass, Butterworth filter	4	CLK + 50 CLK + 100	N/A	No

Figure G–6. General Telecom Applications



Figure G–7. Generic Telecom Application



G.3 Dedicated Speech Synthesis Applications

For dedicated speech synthesis applications, Texas Instruments offers a family of dedicated speech synthesizer chips. This speech technology has been used in a wide range of products including games, toys, burglar alarms, fire alarms, automobiles, airplanes, answering machines, voice mail, industrial control machines, office machines, advertisements, novelty items, exercise machines, and learning aids.

Dedicated speech synthesis chips are effective in low-cost applications. The speech synthesis technology provided by the dedicated chips is either LPC (linear-predictive coding) or CVSD (continuously variable slope delta modulation). Table G–5 shows the characteristics of the TI voice synthesizers.

TI Voice Synthesizers:						
Device	Microprocessor	Synthesis Method	I/O Pins	On-Chip Memory (Bits)	External Memory	Data Rate (Bits/Sec)
TSP50C4x	8-bit	LPC-10	20/32	64K/128K	VROM	1200–2400
TSP50C1x	8-bit	LPC-12	10	64K/128K	VROM	1200–2400
TSP53C30	8-bit	LPC-10	20	N/A	From host μP	1200–2400
TSP50C20	8-bit	LPC-10	32	N/A	EPROM	1200-2400
TMS3477	N/A	CVSD	2	None	DRAM	16K-32K

Table G-5. Voice Synthesizers

TI has low-cost memories that are ideal to use with speech synthesis chips. Texas Instruments can also be of assistance in developing and processing the speech data that is used in these speech synthesis systems. Table G–6 shows speech memory devices of different capabilities. Additionally, audio filters are outlined in Table G–7.

Table G-6. Speech Memories

TSP60Cxx Family of Speech ROMs						
	TSP60C18	TSP60C19	TSP60C20	TSP60C80	TSP60C81	
Size	256K	256K	256K	1M	1M	
No. of Pins	16	16	28	28	28	
Interface	Parallel 4-bit	Serial	Parallel/serial 8-bit	Serial	Parallel 4-bit	
For use with:	TSP50C1x	TSP50C4x	TSP50C4x	TSP50C4x	TSP50C1x	

Device	Function	Order	Roll-Off	Power Out	Power Down
TLC2470	Differential audio filter amplifier	4	5 kHz	500 mW	Yes
TLC2471	Differential audio filter amplifier	4	3.5 kHz	500 mW	Yes
TLC10/20	General-purpose dual filter	2	CLK + 50 CLK + 100	N/A	No
TLC04/14	Low pass, Butterworth filter	4	CLK + 50 CLK + 100	N/A	No

Table G–7. Switched-Capacitor Filter ICs

Speech Synthesis Development Tools

Software: E∨M Speech:	Code development tool	System: SEB SEB60Cxx	System emulator board System emulator boards for speech	
SAB SD85000	Speech audition board PC-based speech analysis system		memories	

For further information on these speech synthesis products, please call TI Linear Applications at (214) 997–3772.
G.4 Servo Control/Disk Drive Applications

Several years ago, most servo control systems used only analog circuitry. However, the growth of digital signal processing has made digital control theory a reality. Figure G–8 shows a block diagram of a generic digital control system using a DSP, along with an ADC and DAC.

Figure G–8. Generic Servo Control Loop



In a DSP-based control system, the control algorithm is implemented via software. No component aging or temperature drift is associated with digital control systems. Additionally, sophisticated algorithms can be implemented and easily modified to upgrade system performance.

System Design Considerations. TMS320 DSPs have facilitated the development of high-speed digital servo control for disk drive and industrial control applications. Disk drives have increased storage capacity from 5 megabytes to over 1 gigabyte in the past decade, which equates to a 23,900 percent growth in capacity. To accommodate these increasingly higher densities, the data on the servo platters, whether servo-positioning or actual storage information, must be converted to digital electronic signals at increasingly closer points in relation to the platter "pick-off" point. The ADC must have increasingly higher conversion rates and greater resolution to accommodate the increasing bandwidth requirements of higher storage densities. In addition, the ADC conversion rates must increase to accommodate the shorter data retrieval access time.



Figure G–9 shows a block diagram of a disk drive control system.

Figure G–9. Disk Drive Control System Block Diagram

Table G-8 lists analog/digital interface devices used for servo control.

Table G-8. Control-Related Devices

Function	Device	Bits	Speed	Channels	Interface
ADC	TLC1550	10	3–5 μs	1	Parallel
	TLC1551	10	3–5 μs	1	Parallel
	TLC5502/3	8	50 ns (flash)	1	Parallel
	TLC0820	8	1.5 μs	1	Parallel
	TLC1225	13	12 μs	1 (Diff.)	Parallel
	TLC1558	10	3–5 μs	8	Parallel
	TLC1543	10	21 μs	11	Serial
	TLC1549	10	21 μs	1	Serial
DAC	TLC7524	8	9 MHz	1	Parallel
	TLC7628	8	9 MHz	(Dual)	Parallel
	TLC5602	8	30 MHz	1	Parallel
AIC	TLC32071	8 (ADC)	1 μs 9 MHz	8 1	Paraliel

Figure G-10 shows the interfacing of the TMS320C14 and the TLC32071.

Figure G-10. TMS320C14 - TLC32071 Interface



For further information on these servo control products, please call TI Linear Applications at (214) 997–3772.

G.5 Modem Applications

High-speed modems (9,600 bps and above) require a great deal of analog signal processing in addition to digital signal processing. Designing both highspeed capabilities and slower fall-back modes poses significant engineering challenges. TI offers a number of analog front-end (AFE) circuits to support various high-speed modem standards.

The TLC32040, TLC32044, TLC32046, TLC32047, and TLC320AC01 analog interface circuits (AIC) are especially suited for modem applications by the integration of an input multiplexer, switched capacitor filters, high resolution 14-bit ADC and DAC, a four-mode serial port, and control and timing logic. These converters feature adjustable parameters, such as filtering characteristics, sampling rates, gain selection, $(\sin x)/x$ correction (TLC32044, TLC32046, and TLC32047 only), and phase adjustment. All these parameters are software programmable, making the AIC suitable for a variety of applications. Table G–9 has the description and characteristics of these devices.

Table G-9. Modem AFE Data Conven	ers

Device	Description	I/O	Resolution (Bits)	Conversion Rate
TLC32040	Analog interface chip (AIC)	Serial	14	19.2 kHz
TLC32041	AIC without on-board V _{REF}	Serial	14	19.2 kHz
TLC32044	Telephone speed/modem AIC	Serial	14	19.2 kHz
TLC32045	Low-cost version of the TLC32044	Serial	14	19.2 kHz
TLC32046	Wide-band AIC	Serial	14	25 kHz
TLC32047	AIC with 11.4-kHz BW	Serial	14	25 kHz
TLC320AC01	5-volt-only AIC	Serial	14	43.2 kHz
TCM29C18	Companding codec/filter	РСМ	8	8 kHz
TCM29C23	Companding codec/filter	РСМ	8	16 kHz
TCM29C26	Low-power codec/filter	PCM	8	16 kHz
TCM320AC36	Single-supply codec/filter	PCM and Linear	8	25 kHz

The AIC interfaces directly with serial-input TMS320 DSPs, which execute the modem's high-speed encoding and decoding algorithms. The TLC3204x family performs level-shifting, filtering, and A/D and D/A data conversion. The DSP's many software-programmable features provide the flexibility required for modem operations and make it possible to modify and upgrade systems easily. Under DSP control, the AIC's sampling rates permit designers to include fall-back modes without additional analog hardware in most cases. Phase adjustments can be made in real time so that the A/D and D/A conversions can be synchronized with the upcoming signal. In addition, the chip has a built-in loopback feature to support modem self-test requirements.

For further information or application assistance, please call TI Linear Applications at (214) 997–3772.





Figure G–11 shows a V.32 bis modem implementation using the TMS320C25 and a TLC320AC01. The upper TMS320C25 performs echo cancellation and transmit data functions, while the lower TMS320C25 performs receive data and timing recovery functions. The echo canceler simulates the telephone channel and generates an estimated echo of the transmit data signal. The TLC320AC01 performs the following functions:

- Upper TLC320AC01 D/A Path: Converts the estimated echo, as computed by the upper TMS320C25, into an analog signal, which is subtracted from the receive signal.
- Upper TLC320AC01 A/D Path: Converts the residual echo to a digital signal for purposes of monitoring the residual echo and continuously training the echo canceler for optimum performance. The converted signal is sent to the upper TMS320C25.

Lower TLC320AC01 D/A Path:	Converts the upper TMS320C25 transmit output to an analog signal, performs a smoothing filter function, and drives the DAC.
Lower TLC320AC01 D/A Path:	Converts the echo-free receive signal to a digital signal, which is sent to the lower TMS320C25 to be decoded.

Note: Modem Implementation in Figure G-11

The example in Figure G–11 is for illustration only. In reality, one single TMS320C5x DSP can implement high-speed modem functions.

G.6 Advanced Digital Electronics Applications for Consumers

With the extensive use of the TMS320 DSPs in consumer electronics, much electromechanical control and signal processing can be done in the digital domain. Digital systems generally require some form of analog interface, usually in the form of high-performance ADCs and DACs. Figure G–12 shows the general performance requirements for a variety of applications.

Figure G–12. Applications Performance Requirements



Advanced Television System Design Considerations. Advanced Digital Television (ADTV) is a technology that uses digital signal processing to enhance video and audio presentations and to reduce noise and ghosting. Because of these DSP techniques, a variety of features can be implemented, including frame store, picture-in-picture, improved sound quality, and zoom. The bandwidth requirements remain at the existing 6-MHz television allocation. From the IF(intermediate frequency) output, the video signal is converted by an 8-bit video ADC. The digital output can be processed in the digital domain to provide noise reduction, interpolation or averaging for digitally increased sharpness, and higher quality audio. The DSP digital output is converted back to analog by a video DAC, as shown in Figure G–13.



Figure G–13. Video Signal Processing Basic System

VCRs, compact disc and DAT players, and PCs are a few of the products that have taken a major position in the marketplace in the last ten years. The audio channels for compact disc and DAT require 16-bit A/D resolution to meet the distortion and noise standards. See Figure G–14 for a block diagram of a typical digital audio system.

Figure G–14. Typical Digital Audio Implementation



The motion and motor control systems usually use 8- to 10-bit ADCs for the lower frequency servo loop. Tape or disc systems use motor or motion control for proper positioning of the record or playback heads. With the storage medium compressing data into an increasingly smaller physical size, the positioning systems require more precision. The audio processing becomes more demanding as higher fidelity is required. Better fidelity translates into lower noise and distortion in the output signal.

The TMS57013DW/57014DW 1-bit digital-to-analog converters (DAC) include an 8 times over sampling digital filter designed for digital audio systems, such as CDPs, DATs, CDIs, LDPs, digital amplifiers, car stereos, and BS tuners. They are also suitable for all systems that include digital sound processing like TVs, VCRs, musical instruments, NICAM systems, multimedia, etc.

The converters have dual channels so that the right and left stereo signals can be transformed into analog signals with only one chip. There are some functions that allow the customers to select the conditions according to their applications, such as muting, attenuation, de-emphasis, and zero data detection. These functions are controlled by external 16-bit serial data from a controller like a microcomputer.

The TMS5703DW/57014DW adopt 129-tap FIR filter and third-order $\Delta \Sigma$ modulation to get –75-dB stop band attenuation and 96-dB SNR. The output is PWM wave, which facilitates analog signal through a low-pass filter.

Table G-10 lists TI products for analog interfacing to digital systems.

Function	Device	Bits	Speed	Channels	Interface
Dual audio DAC+ digital filter	TMS57013/4	16/18	32, 37.8, 44.1, 48 kHz	2	Serial
Analog interface A/D D/A	TLC32071	8 8	2 μs 15 μs	8 1	Parallel Parallel
A/D	TLC1225	12	12 μs	1	Parallel
A/D	TLC1550	10	6 μs	1	Parallel
Video D/A	TLC5602	8	50 ns	1	Parallel
Video D/A	TL5602	8	50 ns	1	Parallel
Triple video D/A	TL5632	8	16 ns	3	Parallel
Triple flash A/D	TLC5703	8	70 ns	3	Parallel
Flash A/D	TLC5503	8	100 ns	1	Parallel
Flash A/D	TLC5502	8	50 ns	1	Parallel

Table G–10. Audio/Video Analog/Digital Interface Devices

For further information or application assistance, please call TI Linear Applications at (214) 997–3772.

Appendix H

Memories, Analog Converters, Sockets, and Crystals

This appendix provides product information regarding memories, analog converters, and sockets, which are manufactured by Texas Instruments and are compatible with the TMS320C2x. Information is also given regarding crystal frequencies, specifications, and vendors.

The contents of the major areas in this appendix are listed below.

Topic

Page

		22,022021
		2022/2022
		6 C 11 X 1
		· • • ·
		- -
	na Loniveriers	- 6
	g oviitvitoito i i i i i i i i i i i i i i i i i	
		1.1.1.1.1
	전 2011년 전 4011년 2012년 1월 2012년 2012년 2012년 2012년 2012년 1월 11일 -	- 1 - 12 C
		A (21979)
•••	zana na kalendar eta kalendar eta kalendar eta kalendar eta kalendar eta kalendar eta baterre eta kalendar eta 🔲	
		AL
		Sec. 2.
		0000.00004
		200000000
		202002000
	• •	N 75 - 2 004
		_ /
	······································	
		11 CC 2024
		20.000.000
-		2792/052
		 cxccvcl

H.1 Memories and Analog Converters

This section provides product information for EPROM memories, codecs, analog interface circuits, and A/D and D/A converters.

All of these devices can be interfaced with TMS320C2x processors (see Chapter 6 for hardware interface designs). Refer to *Digital Signal Processing Applications with the TMS320* Family for additional information on interfaces using memories and analog conversion devices.

The following paragraphs give the name of each device and where the data sheet for that device is located in order to obtain further specification information if desired.

Data sheets for EPROM memories are located in the *MOS Memory Data Book* (literature number SMYD008).

TMS27C64 TMS27C128 TMS27C256 TMS27C512

Another EPROM memory, TMS27C291/292, is described in a data sheet ((literature number SMLS291A).

The TCM29C13/14/16/17 codecs and filters are described in the data sheet beginning on page 2–111 of the *Telecommunications Circuits Data Book* (literature number SCT001). An analog interface for the DSP using a codec and filter is provided by the TCM29C18/19 data sheet (literature number SCT021).

The data sheet for the TLC32040 analog interface circuit is provided in the *In-terface Circuits Data Book* (literature number SLYD002).

In the same book are data sheets for A/D and D/A converters. The names of the devices are as follows:

TLC0820 TLC1205/1225 TLC7524

H.2 Sockets

The sockets produced by Texas Instruments are designed for high-density packaging needs. The production sockets and burn-in/test sockets for PGA, PLCC, and CER-QUAD packages are compatible with the TMS320C2x devices.

For additional information about TI sockets, contact the nearest TI sales office or:

Texas Instruments Incorporated Connector Systems Dept, M/S 14–3 Attleboro, MA 02703 (617) 699–5242/5269 Telex: 92–7708

H.3 Crystals

This section lists the commonly used crystal frequencies, crystal specification requirements, and the names of suitable vendors.

Table H–1 lists the commonly used crystal frequencies and the devices with which they can be used.

Table H–1. Commonly Used Crystal Frequencies

Device	Frequency
TMS320C25	40.96 MHz

When connected across X1 and X2/CLKIN of the TMS320 processor, a crystal enables the internal oscillator; see Figure F–1. The frequency of CLKOUT is one-fourth the crystal fundamental frequency. Crystal specification requirements are listed below.

Load capacitance = 20 pF Series resistance = 30 ohm Power dissipation = 1 mW

Parallel resonant crystals of 20 MHz and below use fundamental mode. 25-MHz operation may require a third-overtone crystal. 40-MHz operation requires a third-overtone crystal.

Figure H–1.Crystal Connection



The TMS320C25 operating at 40.96 MHz requires a parallel-resonant thirdovertone oscillator (see subsection 6.1.2 for a detailed description of this oscillator design). If a packed clock oscillator is used, oscillator design is of no concern. Vendors of crystals suitable for use with TMS320 devices are listed below.

RXD, Inc. Norfolk, NB (800) 228–8108

N.E.L. Frequency Controls, Inc. Burlington, WI (414) 763–3591

CTS Knight, Inc. Contact the local distributor.

Memories, Analog Converters, Sockets, and Crystals

Appendix I ROM Codes

The size of a printed circuit board must be considered in many DSP applications. To fully utilize the board space, Texas Instruments offers two options that reduce the chip count and provide a single-chip solution to its customers. These options incorporate 4K words of on-chip program from either a mask programmable ROM or an EPROM. This allows the customer to use a codecustomized processor for a specific application while taking advantage of the following:

- Greater memory expansion
- Lower system cost
- Less hardware and wiring
- Smaller PCB

If used often, the routine or entire algorithm can be programmed into the onchip ROM of a TMS320 DSP. TMS320 programs can also be expanded by using external memory; this reduces chip count and allows for a more flexible program memory. Multiple functions are easily implemented by a single device, thus enhancing system capabilities.

TMS320 Development Tools are used to develop, test, refine, and finalize the algorithms. The microprocessor/microcomputer (MP/MC) mode is available on all ROM-coded TMS320 DSP devices when accessing either on-chip or off-chip memory is required. The microprocessor mode is used to develop, test, and refine a system application. In this mode of operation, the TMS320 acts as a standard microprocessor by using external program memory. When the algorithm has been finalized, the designer may submit the code to Texas Instruments for masking into the on-chip program ROM. At that time, the TMS320 becomes a microcomputer that executes customized programs out of the on-chip ROM. Should the code need changing or upgrading, the TMS320 may once again be used in the microprocessor mode. This shortens the field upgrade time and avoids the possibility of inventory obsolescence.

Figure I–1 illustrates the procedural flow for TMS320 masked parts. When ordering, there is a one-time/nonrefundable charge for mask-tooling. A minimum production order per year is required for any masked-ROM device. ROM codes will be deleted from the TI system one year after the last delivery.

A digital signal processor with the EPROM option is the solution for low-volume production orders. The EPROM option allows for form-factor emulation. Field upgrades and changes are possible with the EPROM option.

Figure I-1. TMS320 ROM Code Flowchart



A TMS320 ROM code may be submitted in one of the following formats (the preferred media is 5 1/4-in floppies):

5 1/4-in Floppy:	TI-tagged or COFF format from cross-assembler
EPROM (TMS320):	TMS320E14, TMS320E15, TMS320E17, TMS320E25
EPROM (others):	TMS27C64
PROM:	TBP28S166, TBP28S86
Modem (BBS):	TI-tagged or COFF format from cross-assembler

When a code is submitted to Texas Instruments for masking, the code is reformatted to accommodate the TI mask generation system. System-level verification by the customer is therefore necessary. Although the code has been reformatted, it is important that the changes remain transparent to the user and do not affect the execution of the algorithm. The formatting changes involve the removal of address relocation information (the code address begins at the base address of the ROM in the TMS320 device and progresses without gaps to the last address of the ROM on the TMS320 device) and the addition of data in the reserved locations of the ROM for device ROM test. Note that because these changes have been made, a checksum comparison is not a valid means of verification.

With each masked device order, the customer must sign a disclaimer stating:

"The units to be shipped against this order were assembled, for expediency purposes, on a prototype (that is, non-production qualified) manufacturing line, the reliability of which is not fully characterized. Therefore, the anticipated inherent reliability of these prototype units cannot be expressly defined."

and a release stating:

"Any masked ROM device may be resymbolized as TI standard product and resold as though it were an unprogrammed version of the device at the convenience of Texas Instruments."

Contact the nearest TI Field Sales Office for more information on procedures, leadtimes, and cost.



Appendix J

Quality and Reliability

The quality and reliability performance of Texas Instruments Microprocessor and Microcontroller Products, which include the five generations of TMS320 digital signal processors, relies on feedback from:

- Our customers
- Our total manufacturing operation from front-end wafer fabrication to final shipping inspection
- Product quality and reliability monitoring.

Our customer's perception of quality must be the governing criterion for judging performance. This concept is the basis for Texas Instruments Corporate Quality Policy, which is as follows:

"For every product or service we offer, we shall define the requirements that solve the customer's problems, and we shall conform to those requirements without exception."

Texas Instruments offers a leadership reliability qualification system, based on years of experience with leading-edge memory technology as well as years of research in customer requirements. Quality and reliability programs at TI are therefore based on customer input and internal information to achieve constant improvement in quality and reliability.

Note:

Texas Instruments reserves the right to make changes in MOS semiconductor test limits, procedures, or processing without notice. Unless prior arrangements for notification have been made, TI advises all customers to reverify current test and manufacturing conditions prior to relying on published data.

J.1 Reliability Stress Tests

Accelerated stress tests are performed on new semiconductor products and process changes to ensure product reliability excellence. The typical test environments used to qualify new products or major changes in processing are:

- High-temperature operating life
- Storage life
- Temperature cycling
- Biased humidity
- Autoclave
- Electrostatic discharge
- Package integrity
- Electromigration
- Channel-hot electrons (performed on geometries less than 2.0µm).

Typical events or changes that require internal requalification of product include:

- New die design, shrink, or layout
- □ Wafer process (baseline/control systems, flow, mask, chemicals, gases, dopants, passivation, or metal systems)
- Packaging assembly (baseline control systems or critical assembly equipment)
- Piece parts (such as lead frame, mold compound, mount material, bond wire, or lead finish)
- Manufacturing site.

TI reliability control systems extend beyond qualification. Total reliability controls and management include a product reliability monitor and final product release controls. MOS memories, utilizing high-density active elements, serve as leading indicators in wafer-process integrity at TI MOS fabrication sites, enhancing all MOS logic device yields and reliability. Thousands of logic devices per month are randomly tested to ensure product reliability and excellence. Table J-1 lists the microprocessor and microcontroller reliability tests, the duration of the test, and sample size. The following terms define or describe these tests:

AOQ (Average Outgoing	Quality)
	Amount of defective product in a population, usu- ally expressed in terms of parts per million (PPM).
FIT (Failure in Time)	Estimated field failure rate in number of failures per billion power-on device hours; 1000 FIT = 0.1% failure per 1000 device hours.
Operating lifetest	Device dynamically exercised at a high ambient temperature (usually 125°C) to simulate field usage that would expose the device to a much lower ambient temperature (such as 55°C). Using a derived high temperature, a 55° C ambient fail- ure rate can be calculated.
High-temperature storag	
	Device exposed to 150°C unbiased condition. Bond integrity is stressed in this environment.
Biased humidity	Moisture and bias used to accelerate corrosion- type failures in plastic packages. Conditions must include 85°C ambient temperature with an 85% relative humidity (RH). Typical bias voltage is +5V and ground on alternating pins.
Autoclave (pressure coo	ker)
	Plastic-packaged devices exposed to moisture at 121° C using a pressure of one atmosphere above normal pressure. The pressure forces moisture permeation of the package and accelerates corrosion mechanisms (if present) on the device. External package contaminants can also be activated and caused to generate inter-pin current leakage paths.
Temperature cycle	Device exposed to severe temperature extremes in an alternating fashion (-65°C for 15 minutes and 150°C for 15 minutes per cycle) for at least 1000 cycles. Package strength, bond quality, and consistency of assembly process are stressed in this environment.
Thermal shock	Test similar to the temperature cycle test, but in- volving a liquid-to-liquid transfer, per MIL- STD-883C, Method 1011.
PIND	Particle Impact Noise Detection test. A nonde- structive test to detect loose particles inside a de- vice cavity.

Mechanical Sequence:

Fine and gross leak Mechanical shock

PIND (optional) Vibration, variable frequency

Constant acceleration

Fine and gross leak Electrical test

Thermal Sequence:

Fine and gross leak Solder heat (optional) Temperature cycle (10 cycles minimum) Thermal shock (10 cycles minimum) Moisture resistance Fine and gross leak Electrical test Per MIL-STD-883C, Method 1014.5 Per MIL-STD-883C, Method 2002.3, 1500g, 0.5 ms, Condition B Per MIL-STD-883C, Method 2020.4 Per MIL-STD-883C, Method 2007.1, 20g, Condition A Per MIL-STD-883C, Method 2001.2, 20 kg, Condition D, Y1 Plane min Per MIL-STD-883C, Method 1014.5 To data sheet limits

Per MIL-STD-883C, Method 1014.5 Per MIL-STD-750C, Method 1014.5 Per MIL-STD-883C, Method 1010.5, -65 to +150°C, Condition C Per MIL-STD-883C, Method 1011.4, -55 to +125°C, Condition B Per MIL-STD-883C, Method 1004.4 Per MIL-STD-883C, Method 1014.5 To data sheet limits

Thermal/Mechanical Sequence:

Fine and gross leak Temperature cycle (10 cycles minimum) Constant acceleration

Fine and gross leak Electrical test Electrostatic discharge Solderability Solder heat

Salt atmosphere

Lead pull

Lead integrity

Per MIL-STD-883C, Method 1014.5 Per MIL-STD-883C, Method 1010.5, -65 to +150°C, Condition C Per MIL-STD-883C, Method 2001.2, 30 kg, Y1 Plane Per MIL-STD-883C, Method 1014.5 To data sheet limits Per MIL-STD-883C, Method 3015 Per MIL-STD-883C, Method 2003.3 Per MIL-STD-750C, Method 2031, 10 sec Per MIL-STD-883C, Method 1009.4, Condition A, 24 hrs min Per MIL-STD-883C, Method 2004.4, Condition A Per MIL-STD-883C, Method 2004.4, Condition B1

Electromigration

Accelerated stress testing of conductor patterns to ensure acceptable lifetime of power-on operation Per MIL-STD-883C, Method 2015.4

Resistance to solvents

Table J-1. Microprocessor and Microcontroller Tests

Test	Duration	Sample Size	
		Plastic	Ceramic
Operating life, 125°C, 5.0 V	1000 hrs	129	129
Operating life, 150°C, 5.0 V	1000 hrs	77†	77
Storage life, 150°C	1000 hrs	77	77
Biased 85°C/85 percent RH, 5.0 V	1000 hrs	129	-
Autoclave, 121°C, 1 ATM	240 hrs	77	-
Temperature cycle, -65 to 150°C	1000 cyc	129	129
Thermal shock, -65 to 150°C	500 cyc	77	77
Electrostatic discharge ± 2 kV		15	15
Latch-up (CMOS devices only)		5	5
Mechanical sequence		-	38
Thermal sequence		-	38
Thermal/mechanical sequence		-	38
PIND		-	45
Internal water vapor		-	3
Solderability		22	22
Solder heat		22	22
Resistance to solvents		15	15
Lead integrity		15	15
Lead pull		22	-
Lead finish adhesion		15	15
Salt atmosphere		15	15
Flammability (UL94-V0)		3	-
Thermal impedance		5	5

[†] If junction temperature does not exceed plasticity of package.

Table J–2 provides a list of the TMS320C2x devices, the approximate number of transistors, and the equivalent gates. The numbers have been determined from design verification runs.

Table J–2. TMS320C2x Transistors

Device	# Transistors	# Gates
CMOS: TMS320C25	160K	40K
TMS320E25	160K	40K
TMS320C26	160K	40K

TI qualification test updates are available upon request at no charge. TI will consider performing any additional reliability test(s), if requested. For more information on TI quality and reliability, programs, contact the nearest TI Field Sales Office.

Quality and Reliability

Appendix K

Development Support

Texas Instruments offers an extensive line of development tools for the TMS320C2x generation of DSPs, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.

The following products support development of TMS320C2x-based applications:

Code Generation Tools:

Optimizing ANSI C compiler (TMS320C25 only) Macro assembler/linker Digital filter design package

System Integration and Debug Tools:

Simulator Evaluation module (EVM) In-circuit emulator (XDS/22) Analog interface board (AIB2)

Each TMS320C2x support product is described in the *TMS320 Family Development Support Reference Guide* (literature number SPRU011C). In addition, more than 100 TMS320 third-party developers provide support products to complement TI's offering. For more information on third-party support refer to the *TMS320 Third Party Reference Guide* (literature number SPRU052A). To request a copy of either document, contact the TI Literature Response Center at (800) 477–8924.

For information on pricing and availability, contact the nearest TI Field Sales Office or authorized distributor.

K.1 Device and Development Support Tool Nomenclature

To designate the stages in the product development cycle, Texas Instruments assigns prefixes to the part numbers of all TMS320 devices and support tools. Each TMS320 member has one of three prefixes: TMX, TMP, and TMS. Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS). This development flow is defined below.

Device Development Evolutionary Flow:

- **TMX** Experimental device that is not necessarily representative of the final device's electrical specifications.
- **TMP** Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification.
- **TMS** Fully qualified production device.

Support Tool Development Evolutionary Flow:

TMDX Development support product that has not yet completed Texas Instruments internal qualification testing.

TMDS Fully qualified development support product.

TMX and TMP devices and TMDX development support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

TMS devices and TMDS development support tools have been fully characterized, and the quality and reliability of the device has been fully demonstrated. Texas Instruments standard warranty applies.

Note:

Predictions show that prototype devices (TMX or TMP) will have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices *not* be used in any production system because their expected end-use failure rate is still undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, N, FN, or GB) and temperature range (for example, L). Figure K–1 provides a legend for reading the complete device name for any TMS320 family member.

Figure K-1. TMS320 Device Nomenclature



Figure K–2 provides a legend for reading the part number for any TMS320 hardware or software development tool.





† Software only.

‡ Hardware only.

Index

Α

A/D interface, 6-43-6-45 A-law, 5-68 ABS, 4-23 ACC, 3-9 accumulator, 3-9, 3-30 carry bit, 3-31 adapter socket. See EPROM programmer adaptive filtering, 5-71 ADD, 4-25 ADDC, 4-27 ADDH, 4-29 addition, 3-31 'C25 and 'C26, 5-64 ADDK, 4-9, 4-31 address bus, 3-9 address bus (A15-A0), 2-4 addressing modes, 3-25, 3-26 direct, 3-25 indirect, 3-25 ADDS, 4-32 ADDT, 4-34 ADLK, 4-9, 4-36 ADRK, 4-9, 4-37 **ADTV, G-18** AFB, 3-9 AIB2, K-1 ALU, 3-9, 3-30 analog converters, H-2

analog interface peripherals advanced digital applications, G-18-G-20 audio/video analog/digital interface devices, G-20 digital audio, G-19 video signal processing, G-19 applications, G-1-G-20 disk drive applications, G-12-G-14 modem applications, G-15-G-17 data converters, G-15 multimedia, G-2-G-4 modem communication, G-3 related devices, G-4 speech encoding, G-3 system design consideration, G-2 servo control, G-12-G-14 related devices, G-13 speech synthesis, G-10 development tools, G-11 memory, G-10 voice synthesizers, G-10 telecommunications, G-5-G-9 general applications, G-9 related devices, G-7 telecom devices, G-8 AND, 4-38 ANDK, 4-9, 4-40 APAC, 4-41 application-oriented operations, 5-68 adaptive filtering, 5-71-5-76 bit-reversed addressing, 5-77 companding, 5-68 fast Fourier transforms, 5-75-5-81 FFT inputs and outputs, 5-76 FFT macros, 5-79 FIR/IIR filters, 5-70 PID control, 5-82 applications, 1-8 AR, 3-9, 3-24

ARAU, 3-9 ARB, 3-9 architectural overview, 3-2 arithmetic logic unit (ALU), 3-3 diagram, 3-3 direct memory access, 3-5 memory interface, 3-4 multiplier, 3-3 multiprocessing, 3-4 on-chip memory, 3-2 serial port, 3-4 architecture, 3-1 arithmetic logic unit (ALU), 3-3, 3-9, 3-30 arithmetic operations, 5-46-5-67 division. 5-57-5-59 using SUBC, 5-57-5-59 extended-precision arithmetic, 5-62-5-67 addition. 5-64 multiplication, 5-66 subtraction, 5-65 floating-point, 5-60-5-62 denormalization, 5-61 using LACT, 5-61 using NORM, 5-61 indexed addressing, 5-62 moving data, 5-51 using MACD, 5-52 multiplication, 5-53-5-57 measuring efficiency, 5-55 using LTA-MPY, 5-54 using MAC, 5-54 using SQRA, 5-57 overflow management, 5-46 scaling, 5-47 shifting data, 5-47-5-50 bit-reversed carry addition. 5-48 FFT bit reversals. 5-48 other applications, 5-49 ARP. 3-9 assembly language instructions, 4-1 auxiliary register, arithmetic unit, 3-9

auxiliary registers, 3-9, 3-22–3-25 bus, 3-9 pointer, 3-9 pointer buffer, 3-9

Β

B. 4-42 BACC, 4-43 **BANZ**, 4-44 BBNZ, 4-46, 5-45 BBZ, 4-47, 5-45 BC, 4-48 BGEZ, 4-49 BGZ, 4-50 BIO, 2-5, 4-56 BIOZ, 4-51 BIT, 4-52, 5-44, 5-45 bit manipulation, 5-44 bit-reversed (BR) addressing, 5-77 BITT, 4-54, 5-45 BLEZ, 4-56 BLKD, 3-27, 4-57, 5-33 BLKP, 4-60, 5-33 block B0, 5-38 block diagram 'C26. 3-8 'C2x, 3-7 block moves, 3-27, 5-33 BLZ, 4-63 BNC, 4-64 BNV, 4-65 BNZ, 4-66 bootloader, 5-6-5-21 configuration words BAUD DETECT, 5-13 CHECKSUM, 5-10, 5-14 INTERRUPT, 5-9, 5-14 PROGRAM LENGTH, 5-9, 5-14 PROGRAM WORD, 5-10, 5-14 STATUS. 5-9. 5-13 SYNCHRONIZATION. 5-10. 5-15 external memory (EPROM) download, 5-15-5-21 byte ordering, 5-16 parallel download, 5-6-5-10 16-bit transfer sequence, 5-8 8-bit transfer sequence, 5-8 BIO-XF handshake example, 5-7 BIO-XF transfer protocol, 5-7 configuration words, 5-9, 5-13-5-15 program length, 5-9

bootloader (continued), 5-6–5-21 serial download, 5-11–5-15 program length, 5-14 RS232 serial link, 5-11 RS232 transfer protocol, 5-12 RS232 transfer sequence, 5-13 software listing, 5-17–5-21 types of download, 5-6 BR, 2-5 branches, 3-32 BV, 4-67 byte mode, DRR operation, 3-69 BZ, 4-68

С

CAL, 5-22 CALA, 4-69, 5-22 CALL, 4-71 CALU, 3-28 components of, 3-28-3-34 central arithmetic logic unit (CALU), 3-9, 3-28 ALU and accumulator, 3-30 components of, 3-28-3-34 diagram, 3-29 multiplier, 3-32 scaling shifter, 3-30 shift modes, 3-33 T and P registers, 3-32 CLKOUT1, 2-6, 3-56 CLKOUT2, 2-6, 3-56 CLKR, 2-7 CLKX, 2-7 clock divider, 'C25, 5-26 clock phases, 3-56 clock timing, 3-56 CMPL, 4-73 CMPR, 4-74 CNFD, 4-75 **CNFP. 4-76** code generation tools, K-1 assembler/linker, K-1 C compiler, K-1 digital filter design package, K-1 combo-codec interface, 6-37-6-40

companding, 5-68 comparison of internal RAM, 3-18 computed GOTO, 5-28 CONF, 4-77 configuring on-chip RAM, 5-35-5-37 diagram, 5-36 example, 5-37, 5-39 consumer electronics advanced digital applications, G-18 advanced digital television, G-18 digital audio, G-19 video signal processing, G-19 context restore, 'C25, 5-31 context save, 'C25, 5-30 context switching, 5-29 continuous mode operation, 3-69-3-74 control circuitry, 6-2 crystal oscillator, 6-5 emulator architecture, 6-7-6-10 powerup reset, 6-2 crystal oscillator circuit, 6-5 crystals, H-4 frequencies, H-4 specifications, H-4 vendors, H-4

D

D/A interface, 6-42 DAB, 3-9 **DAC, G-20** data bus, 2-4, 3-9 data bus (D15-D0), 2-4, 3-9 data memory, 3-17 data moves, 3-27, 5-51 data pointer, 3-9 data sheets SMJ320C2x, 4-1 TMS320C25, A-1 TMS320C26, B-1 TMS320C28, C-1 TMS320E25, A-1 debugging tools, K-1 development support, K-1-K-4 development systems, K-1 analog interface board (AIB2), K-1 emulator (XDS/22), K-1 evaluation module (EVM), K-1 simulator, K-1 development tool nomenclature, K-4 device evolution, K-2 TMP, K-2 TMS, K-2 **TMX**, K-2 device nomenclature, K-3 digital audio. G-19 **DINT, 4-78** direct addressing, 4-2 diagram, 4-3 direct memory access (DMA), 3-5, 3-75 See also DMA DIT, 5-81 division, 5-57-5-59 DMA, 3-75, 6-32 in a PC environment, 6-34 master-slave configuration, 6-33 DMOV, 3-27, 4-79 download/bootstrapping mode ('C26). See bootloader DP. 3-9 DR, 2-4, 2-7 DRB, 3-9 DRR, 3-10 DS. 3-16 DSP hotline, ix DX, 2-7 DXR, 3-10

Ξ

echo cancellation, 6-48 EINT, 4-81 emulator (XDS), 6-7 bus control, 6-7 miscellaneous considerations, 6-9 READY and memory substitution, 6-8 TMS320C25 designs, 6-9 EPROM, adapter socket, F-2 EPROM programmer, F-2

Index-4

EPROM programming, F-1 code protection, F-12-F-15 data format, F-4 erasure, F-7 FAST programming, F-7, F-9 output disable, F-11 pin nomenclature, F-5 program inhibit, F-11 program verify, F-8 programming modes, F-6 programming the RBIT, F-12-F-15 protect verify, F-15 **RBIT** operation, F-14 **RBIT side effects**. F-14 read mode, F-11 SNAP! pulse programming, F-8, F-10 timing, F-11 verification. F-4 wiring diagram, F-5 EPROMs, 6-22-6-26 EVM. K-1 EXAMPLE, 4-19 extended-precision arithmetic, 5-62-5-67 addition. 5-64 multiplication, 5-66 subtraction, 5-65 external memory interface, 3-54-3-58 clock timing, 3-56 I/O pins, 3-56 memory combinations, 3-54 external program/data access, 3-47

F

fast Fourier transforms (FFT), 5-75 FAST programming, F-7 flowchart, F-9 FFT, 5-81 FFT macros, 5-79 FFT requirements, 5-81 filtering, 5-70 FIR filters, 5-70 floating-point arithmetic, 5-60 denormalization, 5-61 using LACT, 5-61 using NORM, 5-61 floating-point multiply, 'C25, 5-61 FORT, 4-82 Fourier transforms, 5-75 framing control, 3-67 FSR, 2-7 FSX, 2-7 functional block diagram, 3-6–3-8

G

gates, J-5 global memory, 3-76, 6-35 access timing, 3-77 communication, 6-36 configurations, 3-77 global memory allocation register (GREG), 3-77 global register, 3-9 graphics and image processing, 6-50 GREG, 3-9, 3-77 ground pin, 2-6

Η

hardware applications, 6-1 direct memory access (DMA), 6-32–6-34 global memory, 6-35 interfacing memories, 6-11–6-30 interfacing peripherals, 6-37–6-47 system applications, 6-48–6-52 Harvard architecture, 3-2 HOLD, 2-5, 3-46, 3-78, 6-9 hold function, 3-78 hold operation, 3-46 hold timing, 3-80 HOLDA, 2-5, 3-46, 3-78, 6-9 hotline, ix

I/O addressing, 6-46 pins, 3-56 ports, 6-46 processor communication, 6-47 IACK, 2-5 IDLE, 4-83 IIR filters, 5-70 immediate addressing, 4-8-4-10 IMR, 3-10, 3-60 IN, 4-84, 5-34 indexed addressing, 5-62 indirect addressing, 4-4-4-8 arithmetic operations, 4-6 bit fields. 4-7 diagram, 4-4 format examples, 4-8 symbols used, 4-5 types of, 4-5 initialization, 5-2 'C25, 5-3 'C26, 5-4 examples, 5-3-5-5 processor configuration, 5-2 TMS320C26, download/bootstrapping mode. See bootloader instruction cycle timings, 'C25, 5-2 instruction register, 3-10 instruction set, 4-11 example, 4-19-4-22 ABS, 4-23 ADD, 4-25 ADDC, 4-27 ADDH, 4-29 ADDK, 4-31 ADDS, 4-32 ADDT, 4-34 ADLK, 4-36 ADRK. 4-37 AND, 4-38 ANDK, 4-40 APAC, 4-41 B, 4-42 BACC, 4-43 BANZ, 4-44 BBNZ, 4-46 BBZ, 4-47 BC, 4-48 BGEZ, 4-49 BGZ, 4-50 BIOZ, 4-51 BIT, 4-52 BITT, 4-54 BLEZ, 4-56 BLKD, 4-57 BLKP, 4-60 BLZ, 4-63

instruction set (continued), 4-11
BNC, 4-64
BNV, 4-65
BNZ, 4-66
BV, 4-67
BZ, 4-68
CALA, 4-69
CALL. 4-71
CMPI 4-73
CMPB 4-74
CNFD 4-75
CNEP 4-76
CONE 4-77
DMOV(4.79)
IDLE, 4-83
IN, 4-84
LALK, 4-89
LAR, 4-90
LARK, 4-92
LARP, 4-93
LDP, 4-94
LDPK, 4-95
LPH, 4-96
LRLK, 4-97
LST, 4-98
LST1, 4-100
LT, 4-103
LTA, 4-104
LTD, 4-106
LTP, 4-108
LTS, 4-109
MAC, 4-111
MACD, 4-114
MAR, 4-117
MPY, 4-119
MPYA, 4-120
MPYK, 4-121
MPYS, 4-122
MPYU, 4-123
NEG. 4-125
NOP. 4-126
NORM. 4-127
OR. 4-129
OBK. 4-130

instruction set (continued), 4-11 OUT, 4-131 PAC, 4-132 POP, 4-133 POPD, 4-134 PSHD, 4-135 PUSH, 4-136 RC, 4-137 RET, 4-138 RFSM, 4-139 RHM, 4-140 ROL, 4-141 ROR, 4-142 ROVM, 4-143 RPT, 4-144 RPTK, 4-145 RSXM, 4-146 RTC, 4-147 RTXM, 4-148 RXF, 4-149 SACH, 4-150 SACL, 4-151 SAR, 4-152 SBLK, 4-154 SBRK, 4-155 SC, 4-156 SFL, 4-157 SFR, 4-158 SFSM, 4-159 SHM, 4-160 SOVM, 4-161 SPAC, 4-162 SPH, 4-163 SPL, 4-164 SPM, 4-165 SQRA, 4-166 SQRS, 4-167 SST, 4-168 SST1, 4-170 SSXM, 4-172 STC, 4-173 STXM, 4-174 SUB, 4-175 SUBB, 4-176 SUBC, 4-177 SUBH, 4-179 SUBK, 4-180 SUBS, 4-181 SUBT, 4-182 SXF, 4-183

instruction set (continued), 4-11 TBLR, 4-184 **TBLW, 4-186** TRAP, 4-188 XOR, 4-189 XORK, 4-190 ZAC, 4-191 ZALH, 4-192 ZALR, 4-193 ZALS, 4-194 instruction set summary, 4-13-4-17 special groups, 4-13 instructions accumulator, 4-14 auxiliary register/page pointer, 4-15 branch/call, 4-16 control, 4-17 I/O and memory, 4-16 individual descriptions, 4-18-4-194 register and multiply, 4-15 instrumentation, 6-51 interface AIC. 6-40-6-42 analog-to-digital (A/D), 6-43-6-45 combo-codec, 6-37-6-40 digital-to-analog (D/A), 6-42 interface timing analysis, 6-29-6-31 interfacing memories, 6-11 EPROMs, 6-22-6-26 port, buses, and control signals, 6-11 PROMs, 6-12-6-19 read and write cycles, 6-12 SRAMs. 6-26-6-29 timing analysis, 6-29-6-31 wait-state generator, 6-19 interfacing peripherals, 6-37 interfacing PROMs, address decoding, 6-12-6-19 internal hardware, 3-9-3-11 interrupt, flag register, 3-10 interrupt acknowledge, 2-5 interrupt mask register, 3-10 interrupt mask register (IMR), 3-60 interrupt service routine (ISR), 5-29-5-32

interrupts, 2-5, 3-46, 3-59–3-62 external interface, 3-60 locations, 3-59 logic diagram, 3-61 operation, 3-59 priorities, 3-59, 5-32 timing diagram, 3-62 IR, 3-10 IS, 2-4



key features, 1-6

L

LAC. 4-85 LACK, 4-9, 4-86 LACT, 4-87 LALK, 4-9, 4-89 LAR, 4-90 LARK, 4-9, 4-92 LARP, 4-93 LC circuit, 6-5 LDP, 4-94 LDPK, 4-9, 4-95 Literature Response Center, ix logical and arithmetic operations, 5-43 long immediate addressing, 4-10 LPH, 4-96 LRLK, 4-9, 4-97 LST. 4-98 LST1, 4-100 LT, 4-103 LTA, 4-104, 5-54 LTD, 4-106 LTP, 4-108 LTS, 4-109
Μ

µ-law, 5-68 MAC, 4-111 MACD, 4-114 MACD operation, 5-52 MAR, 4-117 masked parts, I-1 MCS. 3-10 memories, H-2 memory 'C26 maps, 3-16, 3-20 'C2x maps, 3-15, 3-19 addressing modes, 4-2 blocks, 3-12, 3-16, 3-17 combinations, 3-54 data, 3-12 DMA, 3-5 global, 3-76 interface, 3-4 management, 5-33 organization, 3-12 program, 3-12 memory organization, 3-12 data memory, 3-12 memory maps, 3-15 program memory, 3-12-3-14 'C26 diagram, 3-14 'C2x diagram, 3-13 memory-mapped registers, 3-22 microcall stack, 3-10 microcall stack (MCS) register, 3-36 microcomputer mode, 2-5 microprocessor mode, 2-5 military data sheets, D-1 modem, 6-48 modem applications, G-15 data converters, G-15 MP/MC, 2-5 MPY, 4-119, 5-54 MPYA, 4-120 MPYK, 4-9, 4-121 MPYS, 4-122 MPYU, 4-123 MSC, 2-6 MULT, 3-10

multimedia applications, G-2 multimedia-related devices, G-8 multiplexed external data bus, 3-42 multiplication, 5-53–5-57 'C25, 5-66 multiplier, 3-3, 3-10, 3-32 multiprocessing, 3-75–3-81 global memory, 3-76 hold function, 3-78–3-81 synchronization, 3-75

Ν

NEG, 4-125 NOP, 4-126 NORM, 4-127 numeric processing, 6-51

0

on-chip EPROM, 3-12 on-chip memory, 3-2 on-chip program access, 3-46 on-chip program execution, example, 5-41 on-chip RAM, 3-12 configuration, 5-35-5-37 configuration diagram, 5-36 program execution, 5-38 on-chip ROM, 3-12, I-1 OR, 4-129 ORK, 4-9, 4-130 oscillator circuit diagram, 6-5 LC circuit, 6-5 magnitude of impedance, 6-6 OUT, 4-131, 5-35 overflow management, 5-46

Ρ

P, 3-10 P register (PR), 3-32 PAB, 3-10 PAC, 4-132 PC, 3-10 period register, 3-10 PFC, 3-10 PIC, ix PID control, 5-82 pin assignments, 2-2 pinouts, 2-1 pipeline hardware, 3-45 pipeline operation, 3-37-3-47 ADD followed by SACL, 3-41 branch to on-chip RAM, 3-44 'C25, 3-39 decode, 3-37 execute, 3-37 fetch, 3-37 instruction sequence, 3-40 prefetch, 3-37 RET from on-chip RAM, 3-45 three-level, 3-38 two-level, 3-38 wait states. 3-41 with external data bus conflict, 3-43 PLCC/CLCC adapter socket, F-2 POP. 4-133 POPD, 4-134 powerdown modes ('C25), 3-53 powerup reset, 6-2-6-4 PR, 3-10 PRD, 3-10 prefetch counter, 3-10 processors overview, 1-4 Product Information Center, ix product register, 3-10 program bus, 3-10 program control, 5-22 program counter (PC), 3-10, 3-35, 3-43 program execution, 5-38 program memory, 3-17 address bus, 3-10 program verify, F-8 PS, 2-4 PSHD, 4-135 pulse programming, F-8 PUSH, 4-136

Q

QIR, 3-10 quality and reliability, J-1-J-5 queue instruction register, 3-10

R

R/W, 2-5 RAM(B0), 3-10 RAM(B1), 3-10 random access memory data only, 3-10 data or program, 3-10 RBIT, F-12 RC, 4-137 read only memory, 3-10 READY, 2-4 registers auxiliary, 3-22 DRR, 3-64 DXR, 3-64 indirect addressing, 3-23 memory-mapped, 3-22 serial port, 3-63 reliability stress tests, J-2 microcontroller tests, J-5 microprocessor tests, J-5 test environments, J-2 types of tests, J-3 repeat counter, 3-10 repeat counter (RPTC), 3-53 reset, 2-6, 3-46, 3-47 reset circuit, 6-2-6-4 diagram, 6-3 RET, 4-138 RFSM, 4-139 RHM, 4-140 robotics, 6-51 ROL, 4-141 ROM, 3-10 ROM code flowchart, I-2 ROM code media, I-3 ROM codes, I-1-I-3 ROM protect bit, F-12 ROR, 4-142

ROVM, 4-143 RPT, 4-144, 5-27 RPTC, 3-10 RPTK, 4-9, 4-145 RS, 2-6 RSR, 3-11 RSXM, 4-146 RTC, 4-147 RTXM, 4-148 RXF, 4-149

S

SACH, 4-150 SACL, 4-151 SAR, 4-152 SBLK, 4-9, 4-154 SBRK, 4-9, 4-155 SC, 4-156 scaling, 5-47 scaling shifter, 3-30 second generation devices, 1-2 serial port, 3-4, 3-63-3-74 block diagram, 3-65 burst mode, 3-68 continuous mode, 3-69-3-74 data receive register, 3-10 data transmit register, 3-10 framing, 3-67 receive timing diagram, 3-67 registers, 3-63 shift register, 3-11 timing, 3-67 transmit and receive, 3-65-3-67, 3-68, 3-70 transmit shift register, 3-11 transmit timing diagram, 3-66 servo control/disk drive applications, G-12 servo control-related devices, G-13 SFL, 4-157 SFR, 4-158 SFSM, 4-159 shift modes, 3-33 shifters, 3-11 shifting data, 5-47-5-50 SHM, 4-160

short immediate addressing, 4-9 signal descriptions, 2-4-2-7 single-instruction loops, 5-26 SMJ320C2x, data sheets, D-1 SNAP! pulse programming, F-8 flowchart, F-10 sockets, H-3 software stack, 5-24 software stack expansion, 5-24 SOVM, 4-161 SPAC, 4-162 speech development tools, G-11 memories, G-10 synthesis applications, G-10 SPH, 4-163 SPL, 4-164 SPM, 4-165 SQRA, 4-166, 5-57 SQRS, 4-167 SST, 4-168 SST1, 4-170 SSXM, 4-172 ST0, 3-11, 3-49 ST1, 3-11, 3-49 stack, 3-11, 3-35 static RAMs, 6-26-6-29 status registers, 3-49 data processing, 5-43 field definitions, 3-50 temporary register, 3-11 STC, 4-173 STRB, 2-5 STXM, 4-174 SUB, 4-175 SUBB, 4-176 SUBC, 4-177 fractional division, 5-59 integer division, 5-59 SUBH, 4-179 SUBK, 4-9, 4-180 subroutines. 5-22 example, 5-22 SUBS, 4-181 SUBT, 4-182

supply voltage pin, 2-6 support tool evolution TMDS, K-2 TMDX, K-2 support tools nomenclature, K-2 SXF, 4-183 symbols, 3-10 symbols and abbreviations, 4-11-4-13 SYNC, 2-5, 3-75 synchronization, 3-75 timing ('C25), 3-76 system applications, 6-48 echo cancellation, 6-48 graphics and image processing, 6-50 high-speed control, 6-51 instrumentation, 6-51 modem, 6-48 numeric processing, 6-51 voice coding, 6-49 system control, 3-35-3-53 See also control circuitry 'C25 powerdown modes, 3-53 diagram, 3-35 hardware stack, 3-35 pipeline operation, 3-37-3-47 program counter, 3-35 repeat counter, 3-53 reset. 3-47 status registers, 3-49-3-52

timer, 3-52

T register (TR), 3-32 TBLR, 4-184, 5-34 TBLW, 4-186, 5-34 telecom devices, G-8 telecommunications applications, G-5 DSP/combo, G-6 temporary register, 3-11 TIM, 3-11 TIM register, 3-52 timer, 3-11, 5-25 timer block diagram, 3-52 timer operation, 3-52 timing BIO, 3-57 external flag (XF), 3-58 memory, 3-80 timing control, 3-67 TLC32046, G-3 TLC32070, G-14 TMS320C25, 1-4 data sheets, A-1 TMS320C25-33, 1-4 TMS320C25-50, 1-4 TMS320C26, 1-4 data sheet, B-1 TMS320C26 block diagram, 3-8 TMS320C26 description, TMS320C28, 1-1-1-7, 2-3, data sheet, C-1 TMS320C2x, instruction cycle timings, E-2 TMS320C2x block diagram, 3-7 TMS320E25, 1-4 TR, 3-11 transistors, J-5 **TRAP, 4-188** two-word instructions, 3-43

U

user design considerations, 6-7-6-10



VCC, 2-6 video signal processing, G-19 voice coding, 6-49 voice synthesizers, G-10 VSS, 2-6



wait-state generator, 6-19 design, 6-21 memory/peripheral access, 6-20 timing, 6-22 Index



X1, 2-6 X2/CLKIN, 2-6 XDS/22, K-1 XF, 2-6, 3-56 XOR, 4-189 XORK, 4-9, 4-190 XSR, 3-11



ZAC, 4-191 ZALH, 4-192 ZALR, 4-193 ZALS, 4-194

TI Worldwide Sales Offices

ALABAMA: Huntsville: 4960 Corporate Drive, Suite 150, Huntsville, AL 35805, (205) 837-7530. ARIZONA: Phoenix: 8825 N. 23rd Avenue Suite 100, Phoenix, AZ 85021, (602) 995-1007. CALIFORNIA: Irvine: 1920 Main Street, Suite CALIFORNIA: INTRE: 1920 Milan Street, Suite 900, Irvine, CA 92714, (714) 660-1200; San Diego; 5625 Ruffin Road, Suite 100, San Diego, CA 92133, (619) 278-9600; Santa Clara: 5353 Betsy Ross Drive, Santa Clara, CA 95054, (408) 980-9000; Woodland Hills; 21550 Oxnard Street, Suite 700, Woodland Hills; CA 91367, (818) 704-8100.

COLORADO: Aurora: 1400 S. Potomac Street, Suite 101, Aurora, CO 80012, (303) 368-8000. CONNECTICUT: Wallingford: 9 Barnes Industrial Park So., Wallingford, CT 06492, (203) 269-0074

FLORIDA: Altamonte Springs: 370 S. North Lake Boulevard, Suite 1008, Altamonte Springs, FL 32701, (407) 260-2116; Fort Lauderdale: 2950 N.W. 62nd Street, Suite 100, Fort Lauderdale, FL 33309, (305) 973-8502; **Tampa:** 4803 George Road, Suite 390, Tampa, FL 33634-6234, (813) 885-7588.

GEORGIA: Norcross: 5515 Spalding Drive, Norcross, GA 30092-2560, (404) 662-7967. ILLINOIS: Arlington Heights: 515 West Algonquin, Arlington Heights, IL 60005, (708)

640-2925

INDIANA: Carmel: 550 Congressional Drive, Suite 100, Carmel, IN 46032, (317) 573-6400; Fort Wayne: 103 Airport North Office Park, Fort Wayne, IN 46825, (219) 489-4697.

KANSAS: Overland Park: 7300 College Blvd., Lighton Plaza, Suite 150, Overland Park, KS 66210, (913) 451-4511.

MARYLAND: Columbia: 8815 Centre Park Dr. Suite 100, Columbia, MD 21045, (410) 964-2003.

MASSACHUSETTS: Waltham: Bay Colony Corporate Center, 950 Winter Street, Suite 2800, Waltham, MA 02154, (617) 895-9100.

MICHIGAN: Farmington Hills: 33737 W. 12 Mile Road, Farmington Hills, MI 48018, (313) 553-1581.

MINNESOTA: Eden Prairie: 11000 W. 78th Street, Suite 100, Eden Prairie, MN 55344, (612) 828-9300

MISSOURI: St. Louis: 12412 Powerscourt Drive, Suite 125, St. Louis, MO 63131, (314) 821-8400

NEW JERSEY: Iselin: Metropolitan Corporate Plaza, 485 Bldg E. U.S. 1 South, Iselin, NJ 08830, (908) 750-1050.

NEW MEXICO: Albuquerque: 2709 J. Pan American Freeway NE, Albuquerque, NM 87101, (505) 345-2555.

NEW YORK: East Syracuse: 6365 Collamer New York: East Syracuse, VX 13057, (315) 463-9291; Fishkill: 300 Westage Business Ctr., Suite 140, Fishkill, VX 12524, (914) 897-2900; Melville: 48 South Service Road, Suite 100, Melville, NY 11747, (516) 454-6601; Pittsford: 2851 [Cover Street, Pittsford, NY 14534, (716) 385-6770.

NORTH CAROLINA: Charlotte: 8 Woodlawn Green, Suite 100, Charlotte, NC 28217, (704) 527-0930; **Raleigh:** 2809 Highwoods Boulevard, Suite 100, Raleigh, NC 27625, (919) 876-2725. OHIO: Beachwood: 23775 Commerce Park Rd., Beachwood, OH 44122-5875, (216) 765-7258; **Beavercreek:** 4200 Colonel Glenn Hwy., Suite 600, Beavercreek, OH 45431, (513) 427-6200.

OREGON: Beaverton: 6700 S.W. 105th Street, Suite 110, Beaverton, OR 97005, (503) 643-6758. PENNSYLVANIA: Blue Bell: 670 Sentr Parkway, Suite 200, Blue Bell, PA 19422, (215) 825-9500.

PUERTO RICO: Hato Rey: 615 Mercantil Plaza Bldg., Suite 505, Hato Rey, PR 00919, (809) 753-8700

TEXAS: Austin: 12501 Research Boulevard, Austin, TX 78759, (512) 250-6769; Dallas: 7839 Churchill Way, Dallas: TX 75251, (214) 917-1264; Houston: 9301 Southwest Freeway, Commerce Park, Suite 360, Houston, TX 77074, (713) 778-6592; Midland: FM 1788 & I-20, Midland, TX 79711-0448, (915) 561-7137 UTAH: Salt Lake City: 2180 South 1300 East, Suite 335, Salt Lake City, UT 54106, (801) 466-8972

WISCONSIN: Waukesha: 20825 Swenson Drive, Suite 900, Waukesha WI 53186, (414) 798-1001

CANADA: Nepean: 301 Moodie Drive, Suite 102, Mallorn Centre, Nepean, Ontario, Canada K2H 9C4, (613) 726-1970; Richmond Hill: 280 Centre Street East, Richmond Hill, Ontario, Canada, L4C 181, (416) 884-9181; **St. Laurent**: 9460 Trans Canada Highway, St. Laurent, Quebec, Canada H4S 1R7, (514) 335-8392.

AUSTRALIA (& NEW ZEALAND): Texas Instruments Australia Ltd, 6-10 Talavera Road, North Ryde (Sydney), New South Wales, Australia 2113, 2-878-9000, 14th Floor, 380 St., Kilda Road, Melbourne, Victoria, Australia 3004, 3-696-1211, 171 Philip Highway, Elizabeth, South Australia 5112, 8 696-2066. BELGIUM: Texas Instruments Belgium

S.A./N.V., Avenue Jules Bordetlaan 11, 1140 Brussels, Belgium, (02) 242 30 80.

BRAZIL: Texas Instrumentos Electronicos do Brasil Ltda., Av. Eng. Luiz Carlos Berrini, 1461-110. andar, 04571, Sao Paulo, SP, Brazil, 11-535-5133.

DENMARK: Texas Instruments A/S, Borupvang 2D, 2750 Ballerup, Denmark, (44) 68 74 00. FINLAND: Texas Instruments OY, Ahertajantie 3,

P.O. Box 86, 02321 Espoo, Finland, (0) 802 6517. FRANCE: Texas Instruments France, 8-10 Avenue Morane-Saulnier, B.P. 67, 78141 Velizy-Villacoublay Cedex, France, (1) 30 70 1003.

GERMANY: Texas Instruments Deutschland GmbH., Haggertystrasse 1, 8050 Freising, (08161) 80-0; Kurfürstendamm 195-196, 1000 (0816) 00-0, Ruthasteridarini 153-150, 1505 Berlin 15, (030) 8 82 73 65; Dússeldorfer Strasse 40, 6236 Eschborn 1, (06196) 80 70; Kirchorster Strasse 2, 3000 Hannover 51, (0511) 64 68-0; Maybachstrasse II, 7302 Ostfildern 2 (Nellingen), (0711) 3403257 Gildehofcenter, Hollestrasse 3, 4300 Essen 1, (0201) 24 25-0.

HOLLAND: Texas Instruments Holland B.V., Hogehilweg 19, Postbus 12995, 1100 AZ Amsterdam-Zuidoost, Holland, (020) 5602911. HONG KONG: Texas Instruments Hong Kong Ltd., 8th Floor, World Shipping Center, 7 Canton Road, Kowloon, Hong Kong, 737-0338.

HUNGARY: Texas Instruments Representation, Budaorsi ut 42, 1112 Budapest, Hungary, (1) 1 66 66 17.

IRELAND: Texas Instruments Ireland Ltd., 7/8 Harcourt Street, Dublin 2, Ireland, (01) 755233. ITALY: Texas Instruments Italia S.p.A., Centro Direzionale Colleoni, Palazzo Perseo - Via Paracelso, 12. 20041 Agrate Brianza (Mi), Italy, (039) 63221; Via Castello della Magliana, 38, 00148 Roma, Italy, (06) 6572651; Via Amendola, 17, 40100 Bologna, Italy, (051) 554004.

JAPAN: Texas Instruments Japan Ltd., Aoyama Fuji Building 3-6-12 Kita-Aoyama Minato-Ku, Tokyo, Japan 107, 03-498-2111; MS Shibaura Bldg. 9F, 4-13-23 Shibaura, Minato-ku, Tokyo, Bidg, 9F, 4-13-23 Shibaura, Minato-ku, Tokyo, Japan 108, 03-769-8700; Nissho-lwai Bldg, 5F, 2-5-8 Imabashi, Chuou-ku, Osaka, Japan 541, 06-204-1881; Dai-ni Toyota Bidg, Nishi-kan 7F, 4-10-27 Meieki, Nakamura-ku, Nagoya, Japan 450, 052-583-8691; Kanazawa Oyama-cho Daiichi Seimei Bidg, 6F, 3-10 Oyama-cho, Kanazawa-shi, Ishikawa, Japan 920, 0762-23-5471; Matsumoto-shi, Nagano, Japan 390, 0263-33-1060; Daichi Oyampic Tachikawa 390, 0263-33-1060; Daiichi Olympic Tachikawa Bldg. 6F, 1-25-12, Akebono-cho, Tachikawa-shi, Didg, or, 1-25-12, ArebDio-Endy, Tachikawashi, Tokyo, Japan 190, 0425-27-6760; Yokohama Business Park East Tower 10F, 134 Goudo-cho, Hodogaya-ku, Yokohama-shi, Kanagawa, Japan 240, 045-338-1220; Nihon Seimei Kyoto Yasaka Bldg. 5F, 843-2, Higashi-Shiokohji-cho, Higashi-iru, Nishinotoh-in, Shiokohji-dori Shimogyo-ku, Kyoto, Japan 600, 075-341-7713; Sumitomo Seimei Kumagaya Bldg. 8F, 2-44 Yayoi, Kumagaya-shi, Saitama, Japan 360, 0485-22-2440; 2597-1, Aza Harudai, Oaza Yasaka, Kitsuki-shi, Oita, Japan 873, 09786-3-3211.

KOREA: Texas Instruments Korea Ltd., 28th Floor, Trade Tower, 159, Samsung-Dong, Kangnam-ku Seoul, Korea, 2-551-2800 MALAYSIA: Texas Instruments Malaysia, Sdn. Bhd., Asia Pacific, Lot 36.1 #Box 93, Menara Maybank, 100 Jalan Tun Perak, 50050 Kuala Lumpur, Malaysia, 2306001.

MEXICO: Texas Instruments de Mexico S.A. de C.V., Alfonso Reyes 115, Col. Hipodromo Condesa, Mexico, D.F., 06170, 5-515-6081

NORWAY: Texas Instruments Norge A/S, B.P. 106, Refstad (Sinsenveien 53), 0513 Oslo 5, Norway, (02) 155 090.

PEOPLE'S REPUBLIC OF CHINA: Texas Instruments China Inc., Beijing Representative Office, 7-05 CITIC Building, 19 Jianguomenwai Dajie, Beijing, China, 500-2255, Ext. 3750. PHILIPPINES: Texas Instruments Asia Ltd.,

Philippines Branch, 14th Floor, Ba-Lepanto Building, Paseo de Roxas, Makati, Metro Manila, Philippines, 2-8176031.

PORTUGAL: Texas Instruments Equipamento Electronico (Portugal) LDA., Ing. Frederico Ulricho, 2650 Moreira Da Maia, 4470 Maia, Portugal, (2) 948 1003.

SINGAPORE (& INDIA, INDONESIA,

THAILAND): Texas Instruments Singapore (PTE) Ltd., Asia Pacific, 101 Thomson Road #23-01 United Square, Singapore 1130, 3508100. SPAIN: Texas Instruments España S.A., c/Gobelas 43, Urbanizasion La Florida, 28023

Madrid, Spain, (1) 372 8051; c/Diputacion 279-3-5, 08007 Barcelona, Spain, (3) 317 91 80.

SWEDEN: Texas Instruments International Trade Corporation (Sverigefilialen), Isafjordsgatan, Box 30, 164 93 Kista, Sweden, (08) 752 58 00.

SWITZERLAND: Texas Instruments Switzerland AG, Riedstr. 6, 8953 Dietikon, Switzerland, (01) 744 2811

TAIWAN: Texas Instruments Taiwan Limited, Taipei Branch, 10th Floor, Bank Tower, 205 Tung Hua N. Road, Taipei, Taiwan, 10592, Republic of China, 2-713 9311

TURKEY: Texas Instruments, DSEG MidEast Regional Marketing Office, Karum Center, Suite 442, Iran Caddesi 21, 06680 Kavaklidere. Ankara, Turkey, 4-468-0155

UNITED KINGDOM: Texas Instruments Ltd., Manton Lane, Bedford, England, MK41 7PA, (234) 270 111.



TI North American Sales Offices

ALABAMA: Huntsville: (205) 837-7530 ARIZONA: Phoenix: (602) 995-1007 CALIFORNIA: Irvine: (714) 660-1200 San Diego: (619) 278-9600 Santa Clara: (408) 980-9000 Woodland Hills: (818) 704-8100 COLOBADO: Aurora: (303) 368-8000 CONNECTICUT: Wallingford: (203) 269-0074 FLORIDA: Altamonte Springs: (407) 260-2116 Fort Lauderdale: (305) 973-8502 Tampa: (813) 885-7588 GEORGIA: Norcross: (404) 662-7967 ILLINOIS: Arlington Heights: (708) 640-3000 INDIANA: Carmel: (317) 573-6400 Fort Wayne: (219) 489-4697 KANSAS: Overland Park: (913) 451-4511 MARYLAND: Columbia: (410) 964-2003 MASSACHUSETTS: Waltham: (617) 895-9100 MICHIGAN: Farmington Hills: (313) 553-1581 MINNESOTA: Eden Prairie: (612) 828-9300 MISSOURI: St. Louis: (314) 821-8400 NEW JERSEY: Iselin: (908) 750-1050 NEW MEXICO: Albuquerque: (505) 345-2555 NEW YORK: East Syracuse: (315) 463-9291 Fishkill: (914) 897-2900 Melville: (516) 454-6600 Pittsford: (716) 385-6770 NORTH CAROLINA: Charlotte: (704) 527-0930 Raleigh: (919) 876-2725 OHIO: Beachwood: (216) 765-7258 Beavercreek: (513) 427-6200 OREGON: Beaverton: (503) 643-6758 PENNSYLVANIA: Blue Bell: (215) 825-9500 PUERTO RICO: Hato Rey: (809) 753-8700 TEXAS: Austin: (512) 250-6769 Dallas: (214) 917-1264 Houston: (713) 778-6592 Midland: (915) 561-7137 UTAH: Salt Lake City: (801) 466-8972 WISCONSIN: Waukesha: (414) 798-1001 CANADA: Nepean: (613) 726-1970 Richmond Hill: (416) 884-9181 St. Laurent: (514) 335-8392

Regional Technology Centers

CALIFORNIA: Irvine: (714) 660-8140 Santa Clara: (408) 748-2222 GEORGIA: Norcross: (404) 662-7945 ILLINOIS: Arlington Heights: (708) 640-2909 INDIANA: Indianapolis: (317) 573-6400 MASSACHUSETTS: Waitham: (617) 895-9196 MEXICO: Mexico City: 491-70834

MINNESOTA: Minneapolis: (612) 828-9300 TEXAS: Dallas: (214) 917-3881 CANADA: Nepean: (613) 726-1970

Customer Response Center

TOLL-FREE: (800) 336-5236 OUTSIDE UNITED STATES: (214) 995-6611 (8:00 a.m.-5:00 p.m. Central Time)

TI Authorized North American Distributors

Alliance Electronics, Inc. (military product only) Almac/Arrow Anthem Electronics Arrow/Schweber Future Electronics (Canada) GRS Electronics Co., Inc. Hall-Mark Electronics Marshall Industries Newark Electronics Rochester Electronics Rochester Electronics, Inc. (obsolete product only (508) 462-9332) Wyle Laboratories Zeus Cormoonents

TI Distributors

ALABAMA: Arrow/Schweber (205) 837-6955; Hall-Mark (205) 837-8700, Marshall (205) 881-9235.

ARIZONA: Anthem (602) 966-6600; Arrow/Schweber (602) 437-0750; Hall-Mark (602) 431-0030; Marshall (602) 496-0290; Wyle (602) 437-2088.

CALIFORNIA: Los Angeles/Orange County: Anthem (818) 775-1333, (714) 768-4444; Arrow/Schweber (818) 380-9686, (714) 587-0494; Hall-Mark (818) 773-4500, (714) 727-6000; Marshall (818) 878-7000, (714) 458-5301; Wyle (818) 880-9000, (714) 863-9953; Zeus (714) 921-9000, (818) 889-3838;

Sacramento: Anthem (916) 624-9744; Hall-Mark (916) 624-9781; Marshall (916) 635-9700; Wyle (916) 638-5282;

San Diego: Anthem (619) 453-9005; Arrow/Schweber (619) 565-4800; Hall-Mark (619) 268-1201; Marshall (619) 578-9600; Wyle (619) 565-9171; Zeus (619) 277-9681;

San Francisco Bay Area: Anthem (408) 453-1200; Arrow/Schweber (408) 441-9700, (510) 490-9477; Hall-Mark (408) 432-4000; Marshall (408) 942-4600; Wyle (408) 727-2500; Zeus (408) 629-4789.

COLORADO: Anthem (303) 790-4500; Arrow/Schweber (303) 799-0258; Hall-Mark (303) 790-1662; Marshall (303) 451-8383; Wyle (303) 457-9953.

CONNECTICUT: Anthem (203) 575-1575; Arrow/Schweber (203) 265-7741; Hall-Mark (203) 271-2844; Marshall (203) 265-3822.

FLORIDA: Fort Lauderdale: Arrow/Schweber (305) 429-8200; Hall-Mark (305) 971-9280; Marshall (305) 977-4880;

Orlando: Arrow/Schweber (407) 333-9300; Hall-Mark (407) 830-5855; Marshall (407) 767-8585; Zeus (407) 788-9100;

Tampa: Hall-Mark (813) 541-7440; Marshall (813) 573-1399.

GEORGIA: Arrow/Schweber (404) 497-1300; Hall-Mark (404) 623-4400; Marshall (404) 923-5750.

ILLINOIS: Anthem (708) 884-0200; Arrow/Schweber (708) 250-0500; Hall-Mark (312) 860-3800; Marshall (708) 490-0155; Newark (312)784-5100.

INDIANA: Arrow/Schweber (317) 299-2071; Hall-Mark (317) 872-8875; Marshall (317) 297-0483.

IOWA: Arrow/Schweber (319) 395-7230. KANSAS: Arrow/Schweber (913) 541-9542; Hall-Mark (913) 888-4747; Marshall (913) 492-3121.

MARYLAND: Anthem (301) 995-6640; Arrow/Schweber (301) 596-7800; Hall-Mark (301) 988-9800; Marshall (301) 622-1118; Zeus (301) 997-1118.

MASSACHUSETTS: Anthem (508) 657-5170; Arrow/Schweber (508) 658-0900; Hall-Mark (508) 667-0902; Marshall (508) 658-0810; Wyle (617) 272-7300; Zeus (617) 246-8200.

MICHIGAN: Detroit: Arrow/Schweber (313) 462-2290; Hall-Mark (313) 416-5800; Marshall (313) 525-5850; Newark (313) 967-0600.

MINNESOTA: Anthem (612) 944-5454; Arrow/Schweber (612) 941-5280; Hall-Mark (612) 881-2600; Marshall (612) 559-2211.

MISSOURI: Arrow/Schweber (314) 567-6888; Hall-Mark (314) 291-5350; Marshall (314) 291-4650.

NEW JERSEY: Anthem (201) 227-7960; Arrow/Schweber (201) 227-7880, (609) 596-8000; Hall-Mark (201) 515-3000, (609) 235-1900; Marshall (201) 882-0320, (609) 234-9100. NEW MEXICO: Alliance (505) 292-3360.

NEW YORK: Long Island: Anthem (516) 864-6600; Arrow/Schweber (516) 231-1000; Hall-Mark (516) 737-0600; Marshall (516) 273-2424; Zeus (914) 937-7400;

Rochester: Arrow/Schweber (716) 427-0300; Hall-Mark (716) 425-3300; Marshall (716) 235-7620; Syracuse: Marshall (607) 785-2345.

NORTH CAROLINA: Arrow/Schweber (919) 876-3132; Hall-Mark (919) 872-0712; Marshall (919) 878-9882. OHIO: Cleveland: Arrow/Schweber (216) 248-3990;

Hall-Mark (216) 349-4632; Marshall (216) 248-1788; Columbus: Hall-Mark (614) 888-3313;

Dayton: Arrow/Schweber (513) 435-5563; Marshall (513) 898-4480; Zeus (513) 293-6162.

OKLAHOMA: Arrow/Schweber (918) 252-7537; Hall-Mark (918) 254-6110.

OREGON: Anthem (503) 643-1114; Almac/Arrow (503) 629-8090; Marshall (503) 644-5050; Wyle (503) 643-7900.

PENNSYLVANIA: Anthem (215) 443-5150; Arrow/Schweber (215) 928-1800; GRS (215) 922-7037, (609) 964-8560; Marshall (412) 788-0441.

TEXAS: Austin: Arrow/Schweber (512) 835-4180; Hall-Mark (512) 258-8848; Marshall (512) 837-1991; Wyle (512) 345-8853;

Dallas: Anthem (214) 238-7100; Arrow/Schweber (214) 380-6464; Hall-Mark (214) 553-4300; Marshall (214) 233-5200; Wyle (214) 235-953; Zeus (214) 783-7010; Houston: Arrow/Schweber (713) 530-4700; Hall-Mark (713) 781-6100; Marshall (713) 467-1666; Wyle (713) 879-9953.

UTAH: Anthem (801) 973-8555; Arrow/Schweber (801) 973-6913; Marshall (801) 973-2288; Wyle (801) 974-9953

WASHINGTON: Anthem (206) 483-1700; Almac/Arrow (206) 643-9992; Marshall (206) 486-5747; Wyle (206) 881-1150.

WISCONSIN: Arrow/Schweber (414) 792-0150; Hall-Mark (414) 797-7844; Marshall (414) 797-8400. CANADA: Calgary: Future (403) 235-5325;

Edmonton: Future (403) 438-2858; Montreal: Arrow/Schweber (514) 421-7411; Future (514) 694-7710; Marshall (514) 694-8142;

694-7710; Marshall (514) 694-8142; Ottawa: Arrow/Schweber (613) 226-6903; Future (613) 820-8313:

Quebec: Future (418) 897-6666

Toronto: Arrow/Schweber (416) 670-7769; Future (416) 612-9200; Marshall (416) 458-8046; Vancouver: Arrow/Schweber (604) 421-2333; Future

Vancouver: Arrow/Schweber (604) 421-2333; Future (604) 294-1166.

TI Die Processors

Chip Supply Elmo Semiconductor Minco Technology Labs (407) 298-7100 (818) 768-7400 (512) 834-2022



TEXAS

Texas Instruments