# TMS32010 User's Guide 

## Digital Signal Processor Products

## IMPORTANT NOTICE

Texas Instruments ( Tl ) reserves the right to make changes in the devices or the device specifications identified in this publication without notice. TI advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current.

TI warrants performance of its semiconductor products, including SNJ and SMJ devices, to current specifications in accordance with $\mathrm{TI}^{\prime}$ s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems such testing necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

In the absence of written agreement to the contrary, TI assumes no liability for Tl applications assistance, customer's product design, or infringement of patents or copyrights of third parties by or arising from use of semiconductor devices described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor device might be or are used.


## TABLE OF CONTENTS

SECTION

1. INTRODUCTION ..... 1-1
1.1 General Description ..... 1-1
1.2 Typical Applications ..... 1-1
1.3 Key Features ..... 1-2
1.4 How To Use the TMS32010 Manual ..... 1-2
1.4.1 Glossary of Basic TMS32010 Hardware Terms ..... 1-4
1.4.2 References ..... 1-6
2. ARCHITECTURE ..... 2-1
2.1 Architectural Overview ..... 2-1
2.1.1 Harvard Architecture ..... 2-3
2.2 Arithmetic Elements ..... 2-3
2.2.1 ALU ..... 2-4
2.2.1.1 Overflow Mode (OVM) ..... 2-4
2.2.2 Accumulator ..... 2-4
2.2.2.1 Accumulator Status ..... 2-5
2.2.3 Multiplier ..... 2-5
2.2.4 Shifters ..... 2-5
2.2.4.1 Barrel Shifter ..... 2-6
2.2.4.2 Parallel Shifter ..... 2-7
2.3 Data Memory ..... 2-7
2.3.1 Data Memory Addressing ..... 2-7
2.3.1.1 Indirect Addressing ..... 2-8
2.3.1.2 Direct Addressing ..... 2-8
2.3.1.3 Immediate Addressing ..... 2-9
2.4 Registers ..... 2-9
2.4.1 Auxiliary Registers ..... 2-9
2.4.2 Auxiliary Register Pointer ..... 2-10
2.5 Program Memory ..... 2-10
2.5.1 Modes of Operation ..... 2-11
2.5.1.1 Microcomputer Mode ..... 2-11
2.5.1.2 Microprocessor Mode ..... 2-11
2.5.2 Using External Program Memory ..... 2-12
2.6 Program Counter and Stack ..... 2-13
2.6.1 Program Counter ..... 2-13
2.6.2 Stack ..... 2-13
2.6.2.1 Stack Overflow ..... 2-14
2.7 Status Register ..... 2-14
2.7.1 Saving Status Register ..... 2-15
2.8 Input/Output Functions ..... 2-15
2.8.1 IN and OUT ..... 2-15
2.8.2 Table Read (TBLR) and Table Write (TBLW) ..... 2-17
2.8.3 Address Bus Decoding ..... 2-18
$2.9 \overline{\mathrm{BIO}} \mathrm{Pin}$ ..... 2-18
2.10 Interrupts ..... 2-18
2.11 Reset ..... 2-19
2-12 Clock/Oscillator ..... 2-20
2.13 Pin Descriptions ..... 2-21
2.14 Interrupt and $\overline{\mathrm{BIO}}$ System Design ..... 2-24
3. INSTRUCTIONS ..... 3-1
3.1 Introduction ..... 3-1
3.2 Addressing Modes ..... 3-1
3.2.1 Direct Addressing Mode ..... 3-1
3.2.2 Indirect Addressing Mode ..... 3-1
3.2.3 Immediate Addressing Mode ..... 3-2
3.3 Instruction Addressing Format ..... 3-2
3.3.1 Direct Addressing Format ..... 3-2
3.3.2 Indirect Addressing Format ..... 3-2
3.3.3 Immediate Addressing Format ..... 3-2
3.3.4 Examples of Opcode Format ..... 3-3
3.4 Instruction Set ..... 3-3
3.4.1 Symbols and Abbreviations ..... 3-3
3.4.2 Instruction Set Summary ..... 3-5
3.4.3 Instruction Descriptions ..... 3-8
4. METHODOLOGY FOR APPLICATION DEVELOPMENT ..... 4-1
4.1 Outline of Development Process ..... 4-1
4.2 Description of Development Facilities ..... 4-2
4.2.1 TMS32010 Evaluation Module ..... 4-2
4.2.2 XDS/320 Macro Assembler/Linker ..... 4-2
4.2.3 XDS/320 Simulator ..... 4-3
4.2.4 XDS/320 Emulator ..... 4-4
4.3 Application Development Process Example ..... 4-4
4.3.1 System Specification ..... 4-4
4.3.2 System Design ..... 4-5
4.3.3 Code Development ..... 4-5
4.3.3.1 Discrete-Time Filter Flowchart ..... 4-5
4.3.3.2 FORTRAN Program ..... 4-6
4.3.3.3 Assembly Language Program Using Relocatable Code ..... 4-6
4.3.3.4 Assembly Language Program Using Absolute Code ..... 4-13
5. PROCESSOR RESOURCE MANAGEMENT ..... 5-1
5.1 Fundamental Operations ..... 5-1
5.1.1 Bit Manipulation ..... 5-1
5.1.2 Data Shift ..... 5-1
5.1.3 Fixed-Point Arithmetic. ..... 5-2
5.1.3.1 Multiplication ..... 5-3
5.1.3.2 Addition ..... 5-5
5.1.3.3 Division ..... 5-5
5.1.4 Subroutines ..... 5-11
5.1.5 Computed GO TOs ..... 5-12
5.2 Addressing and Loop Control with Auxiliary Registers ..... 5-13
5.2.1 Auxiliary Register Indirect Addressing ..... 5-13
5.2.2 Loop Counter ..... 5-13
5.2.3 Combination of Operational Modes ..... 5-14
5.3 Multiplication and Convolution ..... 5-14
5.3.1 Pipelined Multiplications ..... 5-14
5.3.2 Moving Data ..... 5-15
5.3.3 Product Register ..... 5-16
5.4 Memory Considerations of Harvard Architecture ..... 5-16
5.4.1 Moving Constants into Data Memory ..... 5-16
5.4.2 Data Memory Expansion ..... 5-17
5.4.3 Program Memory Expansion ..... 5-18
6. INPUT/OUTPUT DESIGN TECHNIQUES ..... 6-1
6.1 Peripheral Device Types ..... 6-1
6.1.1 Registers ..... 6-1
6.1.2 FIFOs ..... 6-2
6.1.3 Extended Memory Interface ..... 6-2
6.2 Interrupts ..... 6-3
6.2.1 Software Methods ..... 6-3
6.2.2 Hardware Methods ..... 6-4
7. MACRO LANGUAGE EXTENSIONS ..... 7-1
7.1 Conventions Used in Macro Descriptions ..... 7-1
7.2 Macro Set Summary ..... 7-2
7.3 Macro Descriptions ..... 7-6
7.4 Structured Programming Macros ..... 7-148
7.5 Utility Subroutines ..... 7-151
8. DIGITAL SIGNAL PROCESSING ..... 8-1
8.1 A-to-D and D-to-A Conversion ..... 8-1
8.1.1 Sample Analysis ..... 8-2
8.1.2 Sample Quantization ..... 8-5
8.2 Basic Theory of Discrete Signals and Systems ..... 8-6
8.2.1 Linear Systems ..... 8-6
8.2.2 Fourier Transform Representations ..... 8-7
8.3 Design and Implementation of Digital Filters ..... 8-9
8.3.1 Digital Filter Structures ..... 8-9
8.3.2 Digital Filter Design ..... 8-13
8.4 Quantization Effects ..... 8-18
8.5 Spectrum Analysis ..... 8-19
8.5.1 Discrete Fourier Transform (DFT) ..... 8-19
8.5.2 Fast Fourier Transform (FFT) ..... 8-20
8.5.3 Uses of the DFT and FFT ..... 8-20
8.5.4 Autoregressive Model ..... 8-23
8.6 Potential DSP Applications for the TMS32010 ..... 8-24
8.6.1 Speech and Audio Processing ..... 8-24
8.6.2 Communications ..... 8-26
8.7 References ..... 8-28
APPENDIX ..... PAGE
A TMS32010 Digital Signal Processor Data Sheet ..... A-1
B SMJ32010 Digital Signal Processor Data Sheet ..... B-1
C TMS32010 Development Support and Part Order Information ..... C-1
D TMS32020 Digital Signal Processor Data Sheet ..... D-1
LIST OF ILLUSTRATIONS
FIGURE ..... PAGE
2-1 Block Diagram of the TMS320M10 ..... 2-2
2-2 Harvard Architecture ..... 2-3
2-3 Indirect Addressing Autoincrement/Decrement ..... 2-9
2-4 TMS320 Family Memory Map ..... 2-12
2-5 External Program Memory Expansion Example ..... 2-13
2-6 TMS32010 Status Register ..... 2-14
2-7 Status Word as Stored by SST Instruction ..... 2-15
2-8 External Device Interface ..... 2-16
2-9 Input/Output Instruction Timing ..... 2-16
2-10 Table Read and Table Write Instruction Timing ..... 2-17
2-11 Simplified Interrupt Logic Diagram ..... 2-18
2-12 Interrupt Timing ..... 2-19
2-13 Reset Timing ..... 2-20
2-14 Internal Clock ..... 2-20
2-15 External Frequency Source ..... 2-20
2-16 TMS32010 Pin Assignments ..... 2-23
2-17 Interrupt and BIO Hardware Design ..... 2-24
4-1 Flowchart of Typical Application Development ..... 4-1
4-2 Flowchart of Filter Implementation ..... 4-5
5-1 Division Routine I Flowchart ..... 5-7
5-2 Division Routine II Flowchart ..... 5-9
5-3 Techniques for Expanding Program Memory ..... 5-18
6-1 Communication Between Processors ..... 6-1
6-2 Typical Analog System Interface ..... 6-2
6-3 TMS32010 Extended Memory Interface ..... 6-3
8-1 Block Diagram of Digital Signal Processing ..... 8-1
8-2 Analog-to-Digital Conversion Process ..... 8-2
8-3 Two Cosine Waves Sampled with Period T ..... 8-3
8-4 Frequency Components of Three Cosine Waves ..... 8-3
8-5 D-to-A Conversion Using a Zero-Order Hold ..... 8-4
8-6 An Eight-Level (Three-Bit) Quantizer ..... 8-5
8-7 Quantization as Additive Noise ..... 8-6
8-8 Fourier Transform Sampling ..... 8-8
8-9 Direct Forms I and II ..... 8-10
8-10 Cascade Structure for $\mathrm{N}=4$ ..... 8-12
8-11 Fourth-Order Elliptic Digital Filter ..... 8-14
8-12 Frequency Response of FIR Lowpass Filter ..... 8-17
8-13 Impulse Response of Equiripple Lowpass Filter ..... 8-18
8-14 A Discrete Convolution Using the FFT ..... 8-21
8-15 Estimation of Fourier Transform of an Analog Signal ..... 8-22
8-16 Short-Time Fourier Analysis of a Doppler Radar Signal ..... 8-22
8-17 Spectrum Estimation for Speech Signals ..... 8-24
8-18 Block Diagram of a Digital Modem ..... 8-27
LIST OF TABLES
TABLE ..... PAGE
1-1 TMS32010 Hardware Terminology ..... 1-5
2-1 Accumulator Results ..... 2-4
2-2 Accumulator Test Conditions ..... 2-5
2-3 Program Memory for the TMS320 Family ..... 2-11
2-4 TMS32010 Pin Descriptions ..... 2-21
3-1 Instruction Symbols ..... 3-4
3-2 Instruction Set Summary ..... 3-5
4-1 Filter Specifications ..... 4-4
7-1 Macro Index ..... 7-2
7-2 Macro Set Summary ..... 7-4

## FOREWORD

Digital Signal Processing (DSP) is concerned with the representation of signals (and the information that they contain) by sequences of numbers, and the transformation or processing of such signal representations by numerical computation procedures.

Since the late 1950's, scientists and engineers in research labs have been touting the virtues of digital signal processing, but practical considerations have prevented widespread application. Now, with the availability of integrated circuits, such as Texas Instruments' TMS320, digital signal processing is leaving the laboratory and entering the world of application. The reasons for this are numerous and compelling. Perhaps the most important reason is that extremely sophisticated signal processing functions can be implemented using digital techniques. Indeed, many of the important DSP techniques are difficult or impossible to implement using analog (continuous-time) methods. It is almost equally important that VLSI technology is best suited to the implementation of digital systems, which are inherently more reliable, more compact, and less sensitive to environmental conditions and component aging than analog systems. Another advantage of the discrete-time approach is the possibility of time sharing a single processing unit among a number of different signal processing functions. This is particularly efficient and cost effective in large systems having many input and output channels. Indeed, until recently, digital processing was only cost effective where it could be applied in large systems. Now, however, with VLSI techniques, low-cost processors such as the TMS32010 are available and a wealth of opportunities exist for the application of DSP techniques.

The potential applications will be found in any area where signals arise as representations of information. In many cases, the signals represent information about the state of some physical system (including human beings). Often, the objective in processing the signal is to prepare the signal for digital transmission to a remote location or for digital storage of the information for later reference. On the other hand, the signal may be processed to remove distortions introduced by transducers, the signal generation environment, or by a transmission system. Still another important class of applications arises when information is automatically extracted from the signal so as to control another system or to infer something about the properties of the system which generated the signal. Some of the more important areas where the above types of processing are of interest include speech communication, geophysical exploration, instrumentation for chemical analysis, image processing for television, audio recording and reproduction, biomedical instrumentation, acoustical noise measurements, sonar, radar, automatic testing of systems, and consumer electronics.

In areas such as speech communication research and geophysical exploration, digital signal processing techniques already have been widely applied using general-purpose digital computers. In other areas, ecionomic factors or processing speed have had limited applications up to recent times. Now, however, these limitations are subsiding rapidly and digital signal processing will soon be widely used in all the above mentioned areas and many more.

Ronald W. Schafer
Russell M. Mersereau
Thomas P. Barnwell, III
Atlanta Signal Processors, Inc.
and
Georgia Institute of Technology
School of Electrical Engineering

INTRODUCTION

## 1. INTRODUCTION

### 1.1 GENERAL DESCRIPTION

The TMS32010 is the first member of the new TMS320 digital signal processing family, designed to support a wide range of high-speed or numeric-intensive applications. This 16/32-bit single-chip microcomputer combines the flexibility of a high-speed controller with the numerical capability of an array processor, thereby offering an inexpensive alternative to multichip bit-slice processors.

The TMS320 family contains the first MOS microcomputers capable of executing five million instructions per second. This high throughput is the result of the comprehensive, efficient, and easily programmed instruction set and of the highly pipelined architecture. Special instructions have been incorporated to speed the execution of digital signal processing (DSP) algorithms.

Development support is available for a variety of host computers. This includes a macro assembler, linker, simulator, emulator, and evaluation module.

### 1.2 TYPICAL APPLICATIONS

The TMS320 family's unique versatility and power give the design engineer a new approach to a variety of complicated applications. In addition, these digital signal processors are capable of providing the multiple functions often required for a single application. For example, the TMS320 family can enable an industrial robot to synthesize and recognize speech, sense objects with radar or optical intelligence, and perform mechanical operations through digital servo loop computations.

Some typical applications of the TMS320 family are listed below.

| SIGNAL PROCESSING | TELECOMMUNICATIONS | IMAGE PROCESSING |
| :--- | :--- | :--- |
| - Digital filtering | - Adaptive equalizers | - Pattern recognition |
| - Correlation | - $\mu /$ law conversion | - Image enhancement |
| - Hilbert transforms | - Time generators | - Image compression |
| - Windowing | - High-speed modems | - Homomorphic processing |
| - Fast Fourier transforms | - Multiple-bit-rate modems | - Radar and sonar processing |
| - Adaptive filtering | - Amplitude, frequency, and phase | HIGH-SPEED CONTROL |
| - Speech processing | modulation/demodulation | - Servo links |
| - Radar and sonar processing | - Data encryption | - Position and rate control |
| - Electronic counter measures | - Data scrambling | - Motor control |
| - Seismic processing | - Digital filtering | - Missile guidance |
|  | - Data compression | - Remote feedback control |
| INSTRUMENTATION | - Spread-spectrum communications | Robotics |
| - Spectrum analysis |  | SPEECH PROCESSING |
| - Digital filtering | NUMERIC PROCESSING | - Speech analysis |
| - Phase-locked loops | - Fast multiply/divide | - Speech synthesis |
| - Averaging | - Double-precision operations | - Speech recognition |
| - Arbitrary waveform generation | - Fast scaling | - Voice store and forward |
| - Transient analysis | - Non-linear function | computation |

### 1.3 KEY FEATURES

With an excellent combination of features, the TMS320 family of high-peformance digital signal processors is a cost-effective alternative to custom VLSI devices and bit-slice systems.

- 200-ns instruction cycle
- 288-byte on-chip data RAM
- Microprocessor version - TMS32010
- Microcomputer version - TMS320M10 - (3K-byte on-chip program ROM)
- External program memory expansion to a total of 8 K bytes at full speed
- 16-bit instruction/data word
- 32-bit ALU/accumulator
- $16 \times 16$-bit multiply in 200 ns
- 0 to 15-bit barrel shifter
- Eight input and eight output channels
- 16-bit bidirectional data bus with 40 -megabits-per-second transfer rate
- Interrupt with full context save
- Signed two's complement fixed-point arithmetic
- 2.7-micron NMOS technology
- Single 5-V supply
- 40-pin DIP

The TMS320M10 and the TMS32010 are exactly the same with one exception: the TMS320M10 contains an on-chip masked ROM while the TMS32010 utilizes off-chip program memory.

## NOTE

Throughout this document, TMS32010 will refer to both the TMS32010 and the TMS320M10 except where otherwise indicated.

### 1.4 HOW TO USE THE TMS32010 MANUAL

It is the intent in the design of this user's guide that it be an effective reference book that provides information for both the hardware and the software engineer about the TMS32010 digital signal processor, its architecture, instruction set, electrical specifications, interface methods, and applications.

## (mnemonic)

## Addressing:

## Operands:

Operation:
Encoding: $\left.\quad \begin{array}{llllllllllllllll} & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1\end{array}\right)$

## Description:

Words:
Cycles:
Example:


In the architecture section (Section 2), the design of the device and its hardware features are described. The instruction section (Section 3) explains individual instructions in detail. The following format is used for the instruction descriptions in Section 3.4.3 to provide ease of reading and application.

Section 4 on methodology for application development describes the tools, such as an emulator or evaluation module, that are available for developing an individual system and gives an example of TMS32010 software development. In the processor resource management section (Section 5), the engineer finds a description of the common algorithms or practices to be used for any application. He becomes familiar with interface techniques in the input/output design techniques section (Section 6).

The set of macros in the macro language extensions section (Section 7) aids the engineer in programming and in providing templates for further software development. Another special format is used for the macro descriptions in Section 7.2. Each macro instruction is named, followed by a summary table. A flowchart serves to clarify the macro source which is given. Examples of macro use are also presented. This macro description format is as follows:

TITLE: (macro)

NAME: (mnemonic)
OBJECTIVE:
ALGORITHM:

CALLING
SEQUENCE:

ENTRY
CONDITIONS:
EXIT
CONDITIONS:
PROGRAM
DATA
MEMORY
MEMORY
REQUIRED: (\# words) REQUIRED: (\# words)

STACK
EXECUTION
REQUIRED: (\# levels) TIME: (\# cycles)

FLOWCHART:
SOURCE:

## EXAMPLE 1:

## EXAMPLE 2:

Section 8 on digital signal processing contains an overview of signal processing theory, algorithms, and potential applications. The TMS32010 data sheet appears as Appendix A and the SMJ32010 data sheet as Appendix B. Data descriptions of the evaluation module, macro assembler/linker, simulator, and emulator are presented in Appendix C.

### 1.4.1 Glossary of Basjc TMS32010 Hardware Terms

Table 1-1 lists in alphabetical order the TMS32010 basic hardware units, the symbol for the unit lif any), and the function of that particular unit.

TABLE 1-1 - TMS32010 HARDWARE TERMINOLOGY

| UNIT | SYMBOL | FUNCTION |
| :---: | :---: | :---: |
| Accumulator | ACC | 32-bit accumulator |
| Arithmetic Logic Unit | ALU | Two-port 32-bit arithmetic logic unit |
| Auxiliary Registers | AR0, AR1 | Two 16-bit registers for indirect addressing of data memory and loop counting control. Nine LSBs of each register are configured as bidirectional counters |
| Auxiliary Register Pointer | ARP | Single-bit register containing address of current auxiliary register |
| Data Bus | D Bus | 16-bit bus routing data from random access memory |
| Data Memory Page Pointer | DP | Single-bit register containing page address of data RAM (1 page $=128$ words) |
| Data RAM | - | $144 \times 16$ bit word on-chip random access memory containing data |
| Interrupt Flag Register | INTF | Single-bit flag register that indicates an interrupt request has occurred (is pending) |
| Interrupt Mode Register | INTM | Single-bit mode register that masks the interrupt flag |
| Multiplier | - | $16 \times 16$-bit parallel hardware multiplier |
| Overflow Flag Register | OV | Single-bit flag register that indicates an overflow in arithmetic operations |
| Overflow Mode Register | OVM | Single-bit mode register that defines a saturated or unsaturated mode in arithmetic operations |
| P Register | P | 32-bit register containing product of multiply operations |
| Program Bus | P Bus | 16-bit bus routing instructions from program memory |
| Program Counter | PC | 12-bit register containing address of program memory |
| Program ROM | - | $1536 \times 16$-bit word read only memory containing program code (TMS320M10 only) |
| Shifter | - | Two shifters: one is a variable 0 -15-bit left-shift barrel shifter that moves data from the RAM into the ALU. The other shifter acts on the accumulator when it is being stored in data RAM; it can left-shift by 0,1 , or 4 bits. |
| Stack | - | $4 \times 12$-bit registers for saving program counter contents in subroutine and interrupt calls |
| T Register | T | 16-bit register containing multiplicand during multiply operations |

### 1.4.2 References

The following list of references, including textbooks, contains useful information regarding functions, operations, and applications of digital processing. These books, in turn, list other references to many useful technical papers.

Andrews, H.C., Hunt, B. R., DIGITAL IMAGE RESTORATION. Englewood Cliffs, N.J.: Prentice-Hall, Inc.,1977.

Brigham, E. Oran, THE FAST FOURIER TRANSFORM. Englewood Cliffs, N.J.: Prentice-Hall, Inc., 1974.

Hamming, R.W., DIGITAL FILTERS. Englewood Cliffs, N.J.: Prentice-Hall, Inc., 1977.
Morris, L. Robert, DIGITAL SIGNAL PROCESSING SOFTWARE. Ottawa, Canada: Carleton University, 1983.

Oppenheim, Alan V. (Editor), APPLICATIONS OF DIGITAL SIGNAL PROCESSING. Englewood Cliffs, N.J.: Prentice-Hall, Inc., 1978.

Oppenheim, Alan V., Schafer, R.W., DIGITAL SIGNAL PROCESSING. Englewood Cliffs, N.J.: Prentice-Hall, Inc., 1975.

Rabiner, Lawrence R., Gold, Bernard, THEORY AND APPLICATION OF DIGITAL SIGNAL PROCESSING. Englewood Cliffs, N.J.: Prentice-Hall, Inc., 1975.

Rabiner, Lawrence R., Schafer, R.W., DIGITAL PROCESSING OF SPEECH SIGNALS. Englewood Cliffs, N.J.: Prentice-Hall, Inc., 1978.

## ARCHITECTURE

## 2. ARCHITECTURE

The TMS320 family utilizes a modified Harvard architecture for speed and flexibility (see Figure 2-1). In a strict Harvard architecture, program and data memory lie in two separate spaces, permitting a full overlap of the instruction fetch and execution. The TMS320 family's modification of the Harvard architecture allows transfers between program and data spaces, thereby increasing the flexibility of the device. This modification permits coefficients stored in program memory to be read into the RAM, eliminating the need for a separate coefficient ROM. It also makes available immediate instructions and subroutines based on computed values.

The TMS32010 utilizes hardware to implement functions that other processors typically perform in software. For example, the TMS32010 contains a hardware multiplier to perform a multiplication in a single 200-ns cycle. There is also a hardware barrel shifter for shifting data on its way into the ALU. Finally, extra hardware has been included so that the auxiliary registers, which provide indirect data RAM addresses, can be configured in an autoincrement/decrement mode for singlecycle manipulation of data tables. This hardware-intensive approach gives the design engineer the type of power previously unavailable on a single chip.

### 2.1 ARCHITECTURAL OVERVIEW

The TMS32010 microcomputers combine the following elements onto a single chip:

- Volatile $144 \times 16$-word read/write data memory
- Non-volatile $1536 \times 16$-word program memory (TMS320M10 only)
- Double-precision 32-bit ALU/accumulator
- Fast 200-ns multiplier
- Barrel shifter for shifting data memory words into the ALU
- Shifter that shifts the accumulator into the data RAM
- 16-bit data bus for fetching instruction words from off-chip at full speed
- $4 \times 12$-bit stack that allows context switching
- Autoincrementing/decrementing registers for indirect data addressing and loop counting
- Single-vectored interrupt
- On-chip oscillator

This section provides a description of these elements. The generic term 'TMS32010' is used to refer collectively to the TMS32010 and TMS320M10.


FIGURE 2-1 - BLOCK DIAGRAM OF THE TMS320M10

### 2.1.1 Harvard Architecture

The TMS32010 utilizes a modified Harvard architecture in which program memory and data memory lie in two separate spaces. This permits a full overlap of instruction fetch and execution.

Program memory can lie both on-chip (in the form of the $1536 \times 16$-word ROM) and off-chip. The maximum amount of program memory that can be directly addressed is $4 \mathrm{~K} \times 16$-bit words.

Instructions in off-chip program memory are executed at full speed. Fast memories with access times of under 100 ns are required.

Data memory is the $144 \times 16$-bit on-chip data RAM. Instruction operands are fetched from this RAM; no instruction operands can be directly fetched from off-chip. However, data can be written into the data RAM from a peripheral by using the $\operatorname{IN}$ instruction or read from program memory by using the TBLR (table read) instruction. The OUT instruction will write a word from the data RAM to a peripheral, while a TBLW instruction will write a data RAM word to program memory (presumably, off-chip).

Figure 2-2 outlines the overlap of the instruction prefetch and execution. On the falling edge of CLKOUT, the program counter (PC) is loaded with the instruction (load PC2) to be prefetched while the current instruction (execute 1) is decoded and is started to be executed. The next instruction is then fetched (fetch 2) while the current instruction continues to execute (execute 1). Even as another prefetch occurs (fetch 3), both the current instruction (execute 2) and the previous instruction are still executing. This is possible because of a highly pipelined internal operation.


FIGURE 2-2 - HARVARD ARCHITECTURE

### 2.2 ARITHMETIC ELEMENTS

There are four basic arithmetic elements: the ALU, the accumulator, the multiplier, and the shifters. All arithmetic operations are performed using two's complement arithmetic (see Section 5.1.3).

Most arithmetic instructions will access a word in the data RAM, either directly or indirectly, and pass it through the barrel shifter. This shifter can left-shift a word 0 to 15 bits, depending on the value specified by the instruction. The data word then enters the ALU where it is loaded into or added/subtracted from the accumulator. After a result is obtained in the accumulator, it can be stored in the data RAM. Since the accumulator is 32 bits, both halves must be stored separately. A parallel left-shifter is present at the accumulator output to aid in scaling results as they are being moved to the data RAM.

### 2.2.1 ALU

The ALU is a general-purpose arithmetic logic unit that operates with a 32-bit data word. The unit will add, subtract, and perform logical operations. The accumulator is always the destination and the primary operand. The result of a logical operation is shown in Table 2-1. A data memory value is the operand for the lower half of the accumulator (bits 15 through 0 ). Zero is the operand for the upper half of the accumulator.

TABLE 2-1 - ACCUMULATOR RESULTS

| FUNCTION | ACCUMULATOR RESULT |  |
| :---: | :---: | :---: |
|  | ACC BITS 31 THROUGH 16 | ACC BITS 15 THROUGH 0 |
| XOR | (zero) $\oplus$ (ACC bits 31-16) | (data memory value) $\oplus$ (ACC bits 15-0) |
| AND | (zero) . (ACC bits 31-16) | (data memory value) . (ACC bits 15-0) |
| OR | (zero) + (ACC bits 31-16) | (data memory value) + (ACC bits 15-0) |

### 2.2.1.1 Overflow Mode (OVM)

The OVM register is directly under program control, i.e., it is set by the SOVM instruction and reset by the ROVM instruction. If an overflow occurs when set, the most positive or the most negative representable value of the ALU will be loaded into the accumulator. Whether it is the most positive or the most negative value is determined by the overflow sign. If an overflow occurs when reset, the accumulator is unmodified. (See the SOVM instruction in Section 3.4.3 for further information and an example.)

In signal processing, arithmetic overflows can create special problems. Since overflows can cause swings between very large and very small numbers, they will often result in erratic system behavior. The TMS32010 has been designed with a special overflow mode to compensate for this behavior. When the overflow mode register (OVM) is set by the SOVM instruction (i.e., $1 \rightarrow$ OVM), an overflow will cause the largest/smallest representable value of the ALU to be loaded into the accumulator. This models the saturation processes inherent in analog systems. When the overflow mode register (OVM) is reset by the ROVM instructions (i.e., $0 \rightarrow 0 \mathrm{VM}$ ), overflow results are loaded into the accumulator without modification.

The OVM register can be stored in data memory as a single-bit register that is part of the status register (see Section 2.7). It should not be confused with the overflow flag (OV), explained in Section 2.2.2.1.

### 2.2.2 Accumulator

The accumulator stores the output from the ALU and is also often an input to the ALU. It operates with a 32 -bit word length. The accumulator is divided into a high-order word (bits 31 through 16) and a low-order word (bits 15 through 0 ). Instructions are provided for storing the high and loworder accumulator words in data memory (SACH and SACL).

### 2.2.2.1 Accumulator Status

Accumulator overflow status can be read from the accumulator overflow flag register (OV). This register will be set if an overflow occurs in the accumulator. Since the OV register is part of the status register (see Section 2.7), OV status can be stored in data memory. Once the overflow flag register is set, only the execution of the branch on overflow (BV) instruction or direct modification of the status register can clear it. This feature permits the examination of overflow results outside of time-critical loops.

A variety of other accumulator conditions can be tested by the branch instructions given in Table 2-2. These instructions will cause a branch to be executed if the condition is met.

TABLE 2-2 - ACCUMULATOR TEST CONDITIONS

| INSTRUCTION | ACCUMULATOR CONDITION TESTED |
| :---: | :---: |
| BLZ | $<0$ |
| BLEZ | $\leqslant 0$ |
| BGZ | $>0$ |
| BGEZ | $\geqslant 0$ |
| BNZ | $<>0$ |
| BZ | $=0$ |

### 2.2.3 Multiplier

The $16 \times 16$-bit parallel multiplier consists of three units: the $T$ register, the $P$ register, and the multiplier array. The $T$ register is a 16 -bit register that stores the multiplicand, while the P register is a 32 -bit register that stores the product.

In order to use the multiplier, the multiplicand must first be loaded into the T register from the data RAM by using one of the following instructions: LT, LTA, or LTD. Then the MPY (multiply) or the MPYK (multiply immediate) instruction is executed. If the MPY instruction is used, the multiplier value is a 16 -bit number from the data RAM. If the MPYK instruction is used, the multiplier value is a 13-bit immediate constant derived from the MPYK instruction word; this 13-bit constant is right justified and sign extended. After execution of the MPY or MPYK instruction, the product will be found in the P register. The product can then be added to, subtracted from, or loaded into the accumulator by executing one of the following instructions: APAC, SPAC, LTA, LTD, or PAC.

Pipelined multiply and accumulate operations at 400 -ns rates can be accomplished with the LTA/LTD and MPY/MPYK instructions (see Section 3.4.3 for greater detail).

There is no convenient way to restore the contents of the P register without altering other registers. For this reason, special hardware has been incorporated in the TMS32010 to inhibit an interrupt from occurring until the instruction following the MPY or MPYK instruction has been executed. Thus, the MPY or MPYK instruction should always be followed by instructions that combine the $P$ register with the accumulator: PAC, APAC, SPAC, LTA, or LTD. This is almost always done as a logical consequence of the TMS32010 instruction set.

### 2.2.4 Shifters

There are two shifters available for manipulating data: a barrel shifter for shifting data from the data RAM into the ALU and a parallel shifter for shifting the accumulator into the data RAM.

### 2.2.4.1 Barrel Shifter

The barrel shifter performs a left-shift of 0 to 15 places on all data memory words that are to be loaded into, subtracted from, or added to the accumulator by the LAC, SUB, and ADD instructions.

The barrel shifter zero-fills the low-order bits and sign-extends the 16-bit data memory word to 32 bits by what is called an arithmetic left-shift. An arithmetic left-shift means that the bits to the left of the MSB of the data word are filled with ones if the MSB is a one or with zeros if the MSB is a zero. This is different from a logical left-shift where the bits to the left of the MSB are always filled with zeros. A small amount of code is required to perform an arithmetic right-shift or a logical right-shift (see Section 5.1.2).

The following examples illustrate the barrel shifter's function:
EXAMPLE 1:
Data memory location 20 holds the two's complement number: > 7EBC
The load accumulator (LAC) instruction is executed, specifying a left-shift of 4:
LAC 20,4
The accumulator would then hold the following 32-bit signed two's complement number:

| 31 | 16 | 15 |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 7 | E | B | C | 0 |

Since the MSB of > 7EBC is a zero, the upper accumulator was zero-filled.

## EXAMPLE 2:

Data memory location 30 holds the two's complement number: > 8EBC
The LAC instruction is executed, specifying a left-shift of 8:
LAC 30,8
The accumulator would then hold the following 32 -bit signed two's complement number:
$31 \quad 16 \quad 15 \quad 0$


Since the MSB of $>8$ EBC is a one, the upper accumulator was filled with ones.

There are also instructions that perform operations with the lower half of the accumulator and a data word without first sign-extending the data word (i.e., treating it as a 16 -bit rather than a 32 -bit word). The mnemonics of these instructions typically end with an " S ," indicating that signextension is suppressed (e.g., ADDS, SUBS). Along with the instructions that operate on the upper half of the accumulator, these instructions allow the manipulation of 32-bit precision numbers.

### 2.2.4.2 Parallel Shifter

The parallel shifter is activated only by the store high-order accumulator word (SACH) instruction. This shifter left-shifts the entire 32-bit accumulator and places 16 bits into the data RAM, resulting in a loss of the accumulator's high-order bits. This shifter can execute a shift of only 0,1 , or 4. Shifts of 1 and 4 were chosen to be used with multiplication operations (see Section 5.1.3.1). No right-shift is directly implemented. The following example illustrates the accumulator shifter's function:

## EXAMPLE:

The accumulator holds the 32-bit two's complement number:


The SACH instruction is executed, specifying that a left-shift of four be performed on the high-order accumulator word before it is stored in data memory location 40:
SACH 40,4

Data memory location 40 then contains the following number: $>34 \mathrm{B7}$. The accumulator still retains $>$ A34B78CD.

### 2.3 DATA MEMORY

Data memory consists of the 144 words of 16 -bit width of RAM present on-chip. All non-immediate data operands reside within this RAM.

Sometimes it is convenient to store data operands off-chip and then read them into the on-chip RAM as they are needed. Two means are available for doing this. First, there are the table read (TBLR) and the table write (TBLW) instructions. The table read (TBLR) instruction can transfer values from program memory, either on-chip ROM or off-chip PROM/RAM, to the on-chip data RAM. The table write (TBLW) instruction transfers values from the data RAM to program memory, presumably in the form of off-chip RAM. These instructions take three cycles to execute. The IN and OUT instructions provide another method. The IN instruction reads data from a peripheral and transfers it to the data RAM. With some extra hardware, the IN instruction, together with the OUT instruction, can be used to read and write from the data RAM to large amounts of external storage addressed as a peripheral (see Section 3.4.3). This method is faster since IN and OUT take only two cycles to execute.

### 2.3.1 Data Memory Addressing

There are three forms of data memory addressing: indirect, direct, and immediate.

### 2.3.1.1 Indirect Addressing

Indirect addressing uses the lower eight bits of the auxiliary registers as the data memory address (see Section 2.4.1). This is sufficient to address all 144 data words; no paging is necessary with indirect addressing. The current auxiliary register is selected by the auxiliary register pointer (ARP). In addition, the auxiliary registers can be made to autoincrement/decrement during any given indirect instruction. The increment/decrement occurs AFTER the current instruction is finished executing.

Some examples of indirect addressing are given below. AR0 and AR1 are predefined assembler constants with values of 0 and 1 , respectively.

Each of the following examples should be viewed as a complete program sequence, rather than separate isolated statements. Indirect addressing is indicated by an asterisk (*) in these examples and in the TMS32010 assembler.

EXAMPLE 1:
LARP ARO Load ARP with a zero. This sets ARO as the current auxiliary register.
LARK ARO,5 Load ARO with a 5.
ADD * Add contents of data memory location 5 to accumulator.
ADD * ${ }^{*} \quad$ Add contents of data memory location 5 to accumulator and increment ARO. ARO now equals 6.
ADD * Add contents of data memory location 6 to accumulator and decrement ARO. ARO now equals 5.
ADD * Add contents of data memory location 5 to accumulator.

EXAMPLE 2:
LARK ARO,10 Load ARO with the value 10.
LARK AR1,20 Load AR1 with the value 20.
LARP 1 Set ARP to one. This selects AR1 as the current auxiliary register.
ADD *, 0, ARO Add contents of data memory location 20 to accumulator with no shift, then load ARP with 0 , selecting ARO as the current auxiliary register.
ADD *,+ 0, AR1 Add contents of data memory location 10 to accumulator with no shift, then increment ARO to have value 11, and load ARP with 1, selecting AR1 as the current auxiliary register.

### 2.3.1.2 Direct Addressing

In direct addressing, seven bits of the instruction word are concatenated with the data page pointer (DP) to form the data memory address. Thus, direct addressing uses the following paging scheme:

| $\frac{D P}{0}$ | MEMORY LOCATIONS |
| :---: | :---: |
| 1 | $0-127$ |
| 1 | $128-144$ |

Usually the second page of data memory contains infrequently accessed system variables, such as those used by the interrupt routine.

DP is part of the status register and thus can be stored in data memory (see Section 2.7).

### 2.3.1.3 Immediate Addressing

The TMS32010 instruction set contains special "immediate" instructions, such as MPYK, LACK, and LARK. These instructions derive data from part of the instruction word rather than from the data RAM.

### 2.4 REGISTERS

### 2.4.1 Auxiliary Registers

There are two 16-bit hardware registers, the auxiliary registers, that are not part of the $144 \times 16$-bit data RAM. These auxiliary registers can be used for three functions: temporary storage, indirect addressing of data memory, and loop control.

Indirect addressing utilizes the least significant eight bits of an auxiliary register as the data memory address (see Section 2.3.1.1).

The branch on auxiliary register not zero (BANZ) instruction permits these registers to also be used as loop counters. BANZ checks if an auxiliary register is zero. If not, it decrements and branches. Thus, loops can be implemented as follows:

|  | LARP | ARO | Load ARP with 0 , selecting ARO as the current auxiliary <br> register. <br> Load ARO with 5. |
| :--- | :--- | :--- | :--- |
| LARK | ARO,5 | LoOP | ADD <br> BANZ |
|  | LOOP |  |  |$\quad$ Indirectly add data memory to accumulator.

The above program segment adds data memory locations 5 through 0 to the accumulator.
When the auxiliary registers are autoincremented/decremented by an indirect addressing instruction or by BANZ, the lowest nine bits are affected, one more than the lowest eight bits used for indirect addressing (see Figure 2-3A). This counter portion of an auxiliary register is a circular counter, as shown in Figures 2-3B and 2-3C.


FIGURE 2-3A - AUXILIARY REGISTER COUNTER


FIGURE 2-3B - AUTOINCREMENT


## FIGURE 2-3C - AUTODECREMENT

FIGURE 2-3 - INDIRECT ADDRESSING AUTOINCREMENT/DECREMENT
The upper seven bits of an auxiliary register (i.e., bits 9 through 15) are unaffected by any autoincrement/decrement operation. This includes autoincrement of 111111111 (the lowest nine bits go to 0 ) and autodecrement of 00000000 (the lowest nine bits go to 111111111 ) ; in each case, bits 9 through 15 are unaffected.

The auxiliary registers can be saved in and loaded from the data RAM with the SAR (store auxiliary register) and LAR (load auxiliary register) instructions. This is useful for performing context saves. SAR and LAR transfer entire 16 -bit values to and from the auxiliary registers even though indirect addressing and loop counting utilize only a portion of the auxiliary register.

### 2.4.2 Auxiliary Register Pointer

The auxiliary register pointer (ARP) is a single bit which is part of the status register. It indicates which auxiliary register is current as follows:

| $\frac{\text { ARP }}{0}$ | CURRENT AUXILIARY REGISTER |
| :---: | :---: |
| 1 | AR0 |
| 1 | AR1 |

As part of the status register, the ARP can be stored in memory.

### 2.5 PROGRAM MEMORY

Program memory consists of up to 4 K words of 16 -bit width. The TMS320M10 has 1536 words of on-chip ROM, while the TMS32010 is ROMless. Program memory mode of operation is controlled by the MC/ MP pin.

### 2.5.1 Modes of Operation

There are two modes of operation defined by the state of the MC/ $\overline{\mathrm{MP}}$ pin: the microcomputer mode and the microprocessor mode. A one (high) level on this pin places the device in the microcomputer mode, and a zero (low) level places a device in the microprocessor mode.

Table 2-3 illustrates the program memory capability of the TMS32010 microcomputers for each of the two modes of operation enabled by the MC/MP pin. Figure 2-4 shows the memory map for each setting of the MC/ $\overline{M P}$ pin.

### 2.5.1.1 Microcomputer Mode (TMS320M10)

The microcomputer mode is defined by a one level on the MC/ $\overline{M P}$ pin. Even though the TMS320M10 has a $1536 \times 16$-bit on-chip ROM, only locations 0 through 1523 are available for the user's program. Locations 1524-1535 are reserved by Texas Instruments for testing purposes. The device architecture allows for an additional 2560 words of program memory to reside off-chip.

### 2.5.1.2 Microprocessor Mode (TMS320M10 and TMS32010)

The microprocessor mode is defined by a zero level on the MC/ $\overline{\mathrm{MP}}$ pin. All 4 K words of memory are external in this mode.

TABLE 2-3 - PROGRAM MEMORY FOR THE TMS320 FAMILY

| MODEL | PROGRAM MEMORY OPTIONS | MICROCOMPUTER MODE MEMORY | MICROPROCESSOR MODE MEMORY |
| :---: | :---: | :---: | :---: |
|  |  | $\mathrm{MC} / \overline{\mathrm{MP}}=1$ | $\mathrm{MC} / \overline{\mathrm{MP}}=0$ |
| TMS320M10 | Microcomputer and microprocessor modes | 1536 words on-chip ROM and 2560 words of external memory | 4096 words of external memory |
| TMS32010 | Microprocessor mode only | Not available | 4096 words of external memory |

After reset, the TMS32010 microcomputers will begin execution at location O. Usually a branch instruction to the reset routine is contained in locations 0 and 1. Upon interrupt, the TMS32010 microcomputers will begin execution at location 2.

MICROCOMPUTER MODE
$\mathrm{MC} / \overline{\mathrm{MP}}=1$


MICROPROCESSOR MODE

$$
\mathrm{MC} / \overrightarrow{\mathrm{MP}}=0
$$



FIGURE 2-4 - TMS320 FAMILY MEMORY MAP

### 25.2 Using External Program Memory

Twelve output pins are available for addressing external memory. These pins are coded A11 (MSB) through AO (LSB) and contain the buffered outputs of the program counter or the I/O port address. When an instruction is fetched from off-chip, the MEN (memory enable) strobe will be generated to enable the external memory. The instruction word is then transferred to the TMS32010 by means of the data bus. (See Section 2.8.)

When in the microcomputer mode, the TMS320M10 will internally select address locations 1535 and below from the on-chip program memory. The MEN strobe will still become active in this mode, and the address lines A11 through A0 will still output the current value of the program counter although the instruction word will be read from internal program memory.

Figure 2-5 gives an example of external program memory expansion. Even when executing from external memory, the TMS32010 performs at its full 200-ns instruction cycle. Fast memories under 100 -ns access time must be used.
$\overline{M E N}$ is never active at the same time as the $\overline{W E}$ or $\overline{\mathrm{DEN}}$ signals. In effect, $\overline{\mathrm{MEN}}$ will go low every clock cycle except when an I/O function is being performed by the IN, OUT, or TBLW instructions.

In these multicycle instructions, $\overline{\mathrm{MEN}}$ goes low during the clock cycles in which $\overline{\mathrm{WE}}$ or $\overline{\mathrm{DEN}}$ do not go low.


FIGURE 2-5 - EXTERNAL PROGRAM MEMORY EXPANSION EXAMPLE

### 2.6 PROGRAM COUNTER AND STACK

The program counter (PC) and stack enable the user to perform branches, subroutine calls, and interrupts, and to execute the table read (TBLR) and table write (TBLW) instructions (see Section 3.4.3).

### 2.6.1 Program Counter

The program counter ( PC ) is a 12-bit register that contains the program memory address of the next instruction to be executed. The device reads the instruction from the program memory location addressed by the PC and increments the PC in preparation for the next instruction prefetch. The PC is initialized to zero by activating the reset (RS) line.

In order to permit the use of external program memory, the PC outputs are buffered to the output pins, A11 through A0. The PC outputs appear on the address bus during all modes of operation. The nine MSBs (A11 through A3) of the PC have unique outputs assigned to them, while the three LSBs are multiplexed with the port address field, PA2 through PA0. The port address field is used by the I/O instructions, IN and OUT.

Program memory is always addressed by the contents of the PC. The contents of the PC can be changed by a branch instruction if the particular branch condition being tested is true. Otherwise, the branch instruction simply increments the PC. All branches are absolute, rather than relative, i.e., a 12-bit value derived from the branch instruction word is loaded directly into the PC in order to accomplish the branch.

### 2.6.2 Stack

The stack is 12 bits wide and four layers deep. The PUSH instruction pushes the twelve LSBs of the accumulator onto the top of stack (TOS). The POP instruction pops the TOS into the twelve LSBs of the accumulator. Following the POP instruction, the TOS can be moved into data memory by storing the low-order accumulator word (SACL instruction). This allows expansion of the stack into the data RAM. From the data RAM, it can easily be copied into program RAM off-chip by using the TBLW instruction. In this way, the stack can be expanded to very large levels.

If the XDS/320 Emulator is used, one level of the stack is reserved by the emulator, reducing the number of available stack levels to three.

### 2.6.2.1 Stack Overlow

Up to four nested subroutines or interrupts can be accommodated by the device without a stack overflow if the TBLR and TBLW instructions are not executed. Since TBLR and TBLW utilize one level of the stack, only three nested subroutines or interrupts can be accommodated without stack overflow occurring if TBLR or TBLW are executed. If there is a stack overflow, the deepest level of stack will be lost. If the stack is overpopped, the value at the bottom of the stack will become copied into higher levels until it fills the stack.

To handle subroutines and interrupts of much higher nesting levels, part of the data RAM or external RAM can be allocated to stack management. In this case, the top of the stack (TOS) is popped immediately at the start of a subroutine or interrupt routine and stored in RAM. At the end of the subroutine or interrupt routine, the stack value stored in RAM is pushed back onto the TOS before returning to the main routine.

### 2.7 STATUS REGISTER

The status register, shown in Figure 2-6, consists of five status bits. These status bits can be individually altered through dedicated instructions. In addition, the entire status register can be saved in data memory through the SST instruction. New values can be reloaded into the status register using the LST instruction, with the execption of the INTM bit. The INTM bit cannot be changed through the LST instruction. It can only be changed by the instructions, EINT and DINT (enable, disable interrupts).

| OV | OVM | INTM | ARP | DP |
| :---: | :---: | :---: | :---: | :---: |

FIGURE 2-6 - TMS32010 STATUS REGISTER

Accumulator Oveflow Flag Register - Zero indicates that the accumulator has not (OV)

## Overflow Mode Bit (OVM)

Interrupt Mask Bit (INTM)
overflowed. One indicates that an overflow in the accumulator has occurred. (See Section 2.2.2.1). The BV (branch on overflow) instruction will clear this bit and cause a branch if it is set.

- Zero means the overflow mode is disabled. One means the overflow mode is enabled (see Section 2.2.1.1). The SOVM instruction loads the OVM bit with a one; the ROVM instruction loads the OVM bit instruction with a zero.
- Zero means an interrupt is enabled. One means an interrupt is disabled. The EINT instruction loads the INTM bit with a zero; DINT loads the INTM bit with a one. When an interrupt is executed, the INTM register is automatically set to one before the interrupt service routine begins. (See Section 2.10.) Note that the INTM bit can only be altered by executing the EINT and DINT instructions. Unlike the rest of the status bits, the INTM bit cannot be loaded with a new value by the LST instruction.

Auxiliary Register Pointer (ARP)

Data Memory Page Pointer (DP)

- Zero selects AR0. One selects AR1. The ARP also can be changed by executing the MAR or LARP instruction, or by instructions that permit the indirect addressing option.
- Zero selects first 128 words of data memory, i.e., page zero. One selects last 16 words of data memory, i.e., page one. The DP can also be changed by executing either the LDP or the LDPK instruction.


### 2.7.1 Saving Status Register

The contents of the status register can be stored in data memory by executing the SST instruction. If the SST instruction is executed using the direct addressing mode, the device automatically stores this information on page one of data memory at the location specified by the instruction. Thus, an SST instruction using the direct addressing mode can only specify an address less than 16, since the second page of memory contains only 16 words. If the indirect addressing mode is selected, then the contents of the status register may be stored in any RAM location selected by the auxiliary register.

The SST instruction does not modify the contents of the status register. Figure 2-7 shows the position of the status bits as they appear in the appropriate data RAM location after execution of the SST instruction.

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| OV OVM INTM | 1 | 1 | 1 | 1 | ARP | 1 | 1 | 1 | 1 | 1 | 1 | $/ / /$ | DP |  |  |

$$
/ / /=\text { don't care }
$$

FIGURE 2-7 - STATUS WORD AS STORED BY SST INSTRUCTION
The LST instruction may be executed to load the status register. LST does not assume status bits are on page one, so the DP must be set to one for the LST instruction to access status bits stored on page one. The interrupt mask bit cannot be changed by the LST instruction. However, all other status bits can be changed by this instruction.

### 2.8 INPUT/OUTPUT FUNCTIONS

### 2.8.1 IN and OUT

Input and output of data to and from a peripheral is accomplished by the IN and OUT instructions. Data is transferred over the 16 -bit data bus to and from the data memory by two independent strobes: data enable ( $\overline{\mathrm{DEN}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ).

The bidirectional external data bus is always in a high-impedance mode, except when $\overline{W E}$ goes low. $\overline{\text { WE will go low during the first cycle of the OUT instruction and the second cycle of the TBLW }}$ instruction.

As shown in Figure 2-8, 128 I/O bits are available for interfacing to peripheral devices: eight 16-bit multiplexed input ports and eight 16 -bit multiplexed output ports.


FIGURE 2-8 - EXTERNAL DEVICE INTERFACE
Execution of an IN instruction generates the $\overline{\mathrm{DEN}}$ strobe for transferring data from a peripheral device to the data RAM (see Figure 2-9A). The IN instruction is the only instruction for which $\overline{\mathrm{DEN}}$ will become active. Execution of an OUT instruction generates the WE strobe for transferring data from the data RAM to a peripheral device (see Figure 2-9B). $\overline{\text { WE becomes active only during }}$ the OUT instruction and the table write (TBLW) instruction. See Appendix A, the TMS32010 Data Sheet, for further timing information.


FIGURE 2-9A - INPUT INSTRUCTION TIMING


FIGURE 2-9B - OUTPUT INSTRUCTION TIMING
FIGURE 2-9 - INPUT/OUTPUT INSTRUCTION TIMING
The three multiplexed LSBs of the address bus, PA2 through PA0, are used as a port address by the IN and OUT instructions. The remaining higher order bits of the address bus, A11 through A3, are held at logic zero during execution of these instructions.

### 2.8.2 Table Read (TBLR) and Table Write (TBLW)

The TBLR and the TBLW instructions allow words to be transferred between program and data spaces. TBLR is used to read words from on-chip program ROM or off-chip program ROM/RAM into the data RAM. TBLW is used to write words from on-chip data RAM to off-chip program RAM.

Execution of the TBLR instruction generates MEN strobes to read the word from program memory (see Figure 2-10A). Execution of a TBLW instruction generates a $\overline{\text { WE }}$ strobe (see Figure 2-10B). Note that the $\overline{W E}$ strobe will be generated and the appropriate data transferred even if the TMS320M10 is in the microcomputer mode and a TBLW is performed to a program location less than 1535.

The dummy prefetch is a prefetch of the instruction following the TBLR or TBLW instructions and is discarded. The instruction following TBLR or TBLW is prefetched again at the end of the execution of the TBLR or TBLW instructions.


FIGURE 2-10A - TABLE READ INSTRUCTION TIMING


FIGURE 2-10B - TABLE WRITE INSTRUCTION TIMING
FIGURE 2-10 - TABLE READ AND TABLE WRITE INSTRUCTION TIMING

### 2.8.3 Address Bus Decoding

Since all three interface strobes, $\overline{\mathrm{MEN}}, \overline{\mathrm{WE}}$, and $\overline{\mathrm{DEN}}$, are mutually exclusive, there are some very important considerations for those designs that utilize external program memory. Since the OUT and TBLW instructions use only the $\overline{\mathrm{WE}}$ signal to indicate valid data, these instructions cannot be distinguished from one another on the basis of the interface strobes. Unless the address bus is decoded, execution of TBLW instructions will write data to peripherals and execution of OUT instructions will overwrite program memory locations 0 through 7. See Section 5-4 for an example of this decoding logic.
No matter what decoding logic is used, it will not be possible to use TBLW to uniquely write to program memory locations 0 through 7 . This is because the address bus will be identical for OUT and TBLW, and there will be no way to distinguish between the two instructions.

## $2.9 \quad \overline{B I O}$ PIN

The $\overline{\mathrm{BIO}}$ pin is an external pin which supports bit test and jump operations. When a low is present on this pin, execution of the BIOZ instruction will cause a branch to occur. This pin is sampled every clock cycle and is not latched.
The $\overline{\mathrm{BIO}}$ pin is useful for monitoring peripheral device status. It is especially useful as an alternative to using an interrupt when it is necessary not to disturb time-critical loops. See Section 2.14 for $\overline{\mathrm{BIO}}$ system design recommendations.

### 2.10 INTERRUPTS

The TMS32010's interrupt is generated either by applying a negative-going edge to the interrupt (INT) pin or by holding the INT pin low. A diagrammatic explanation of the TMS32010's internal interrupt circuitry is presented in Figure 2-11.


FIGURE 2-11 - SIMPLIFIED INTERRUPT LOGIC DIAGRAM

The Sync FF is a synchronizing flip-flop used to synchronize the external interrupt signal to the TMS32010's internal interrupt circuitry. When interrupts are enabled, an interrupt becomes active either due to a low voltage input on the INT pin or when a negative-edge has been latched into the interrupt flag.

If the interrupt mode register (INTM) is set, then an interrupt active signal to the internal interrupt processor (IIP) becomes valid. The IIP begins interrupt servicing by causing a branch to location 2 in program memory. It will delay interrupt servicing in each of the following cases:

1) Until the end of all cycles of a multicycle instruction,
2) Until the instruction following the MPY or MPYK has completed execution,
3) Until the instruction following EINT has been executed (when interrupts have been previously disabled). This allows the RET instruction to be executed after interrupts become enabled at the end of an interrupt routine.

When the interrupt service routine begins, the IIP sends out an internal interrupt acknowledge signal. This presets the INTM register (disabling interrupts) and clears the interrupt flag.

Figure 2-11 also shows that DINT or a hardware reset will set the INTM register, disabling interrupts, while EINT will clear the INTM register. Interrupts will continue to be latched while they are disabled. Note that DINT or EINT do not affect the interrupt flag.

Figure 2-12 shows the instruction sequence that occurs once an interrupt becomes active. The dummy fetch is an instruction that is fetched but not executed. This instruction will be fetched and executed after the interrupt routine is completed.


FIGURE 2-12 - INTERRUPT TIMING
See Section 2.14 for interrupt system design recommendations.

### 2.11 RESET

The reset function is enabled when an active low is placed on the $\overline{\mathrm{RS}}$ pin for a minimum of five clock cycles (see Figure 2-13). The control lines for DEN, WE, and MEN are then forced high, and the data bus (D15 through D0) is tristated. The PC and the address bus (A11 through A0) are then synchronously cleared after the next complete clock cycle from the falling edge of $\overline{\mathrm{RS}}$. The $\overline{\mathrm{RS}}$ pin also disables the interrupt, clears the interrupt flag register, and leaves the overflow mode register unchanged. The TMS32010 can be held in the reset state indefinitely.


FIGURE 2-13 - RESET TIMING

### 2.12 CLOCK/OSCILLATOR

The TMS32010 can use either its internal oscillator or an external frequency source for a clock.
Use of the internal oscillator is achieved by connecting a crystal across X1 and X2/CLKIN. The frequency of CLKOUT and the cycle time of the TMS32010 is one-fourth of the crystal fundamental frequency (see Figure 2-14).


FIGURE 2-14 - INTERNAL CLOCK
An external frequency source can be used by injecting the frequency directly into X2/CLKIN with X1 left unconnected. If an external frequency source is used, a pull-up resistor may be necessary (see Figure 2-15). This is because the high-level voltage of the CLKIN input must be a minimum of 2.8 V while a standard $T \mathrm{TL}$ gate, for example, can have a high-level output voltage as low as 2.4 V . The size of the pull-up resistor will depend on such things as the frequency source's high-level output voltage and current and the number of other devices the frequency source will be driving. The resistor should be made as large as possible while still having the CLKIN input specification met.


FIGURE 2-15 - EXTERNAL FREQUENCY SOURCE
The delay time between CLKIN and CLKOUT is not specified. This delay time can vary by as much a one CLKOUT cycle and is very temperature dependent. Hardware designs which depend upon this delay time should not be used.

Definitions of the TMS32010 pin assignments and descriptions of the function of each pin are presented in Table 2-4. Figure 2-16 illustrates the TMS32010 pin assignments.

TABLE 2-4 - TMS32010 PIN DESCRIPTIONS

\begin{tabular}{|c|c|c|c|}
\hline SIGNAL \& PIN \& 1/0 \& DESCRIPTION \\
\hline \[
\begin{aligned}
\& \mathrm{v}_{\mathrm{cc}} \\
\& \mathrm{v}_{\mathrm{ss}}
\end{aligned}
\] \& \[
\begin{aligned}
\& 30 \\
\& 10
\end{aligned}
\] \& \& \begin{tabular}{l}
POWER SUPPLIES \\
Supply voltage ( +5 V NOM) \\
Ground reference
\end{tabular} \\
\hline \begin{tabular}{l}
X2/CLKIN \\
X1 \\
CLKOUT
\end{tabular} \& 8
7
6 \& IN OUT OUT \& \begin{tabular}{l}
CLOCKS \\
Crystal input pin for internal oscillator (X2). Also input pin for external oscillator (CLKIN). \\
Crystal input pin for internal oscillator \\
Clock output signal. The frequency of CLKOUT is one-fourth of the oscillator input (external oscillator) or crystal frequency (internal oscillator). Duty cycle is 50 percent.
\end{tabular} \\
\hline \(\overline{\text { WE }}\) \& 31
32

33 \& \begin{tabular}{l}
OUT <br>
OUT <br>
OUT

 \& 

CONTROL <br>
Write Enable. When active (low), $\overline{\mathrm{WE}}$ indicates that valid output data from the TMS32010 is available on the data bus. $\overline{W E}$ is only active during the first cycle of the OUT instruction and the second cycle of the TBLW instruction (see Section 3.4.3). MEN and DEN will always be inactive (high) when $\overline{\mathrm{WE}}$ is active. <br>
Data Enable. When active (low), $\overline{\text { DEN }}$ indicates that the TMS32010 is accepting data from the data bus. $\overline{\text { DEN }}$ is only active during the first cycle of the IN instruction (see Section 3.4.3). MEN and WE will always be inactive (high) when DEN is active. <br>
Memory Enable. $\overline{\text { MEN }}$ will be active low on every machine cycle except when WE and $\overline{\text { DEN }}$ are active. MEN is a control signal generated by the TMS32010 to enable instruction fetches from program memory. MEN will be active on instructions fetched from both internal and external memory.
\end{tabular} <br>

\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|}
\hline SIGNAL \& PIN \& 1/0 \& DESCRIPTION <br>
\hline $\overline{\overline{R S}}$ \& 4

5

9 \& IN

IN

IN \& | INTERRUPTS |
| :--- |
| Reset. When an active low is placed on the $\overline{\mathrm{RS}}$ pin for a minimum of five clock cycles, $\overline{\mathrm{DEN}}, \overline{\mathrm{WE}}$, and $\overline{\mathrm{MEN}}$ are forced high, and the data bus (D15 through D0) is tristated. The program counter (PC) and the address bus (A11 through A0) are then synchronously cleared after the next complete clock cycle from the falling edge of $\overline{\mathrm{RS}} . \overline{\mathrm{RS}}$ also disables the interrupt, clears the interrupt flag register, and leaves the overflow mode register unchanged. The TMS32010 can be held in the reset state indefinitely. |
| Interrupt. The interrupt signal is generated by applying a negativegoing edge to the INT pin. The edge is used to latch the interrupt flag register (INTF) until an interrupt is granted by the device. An active low level will also be sensed. (See Section 2.10.) |
| I/O Branch Control. If $\overline{\mathrm{BIO}}$ is active (low) upon execution of the BIOZ instruction, the device will branch to the address specified by the instruction (see Section 2.9). | <br>

\hline MC/ $\overline{M P}$ \& 3 \& IN \& | PROGRAM MEMORY MODES |
| :--- |
| Microcomputer/Microprocessor Mode. A high on the MC/MP pin enables the microcomputer mode. In this mode, the user has available 1524 words of on-chip program memory. (Program memory locations 1524 through 1535 are reserved.) The microcomputer mode also allows an additional 2560 words of program memory to reside off-chip. A low on the MC/MP pin enables the microprocessor mode. In this mode, the entire memory space is external, i.e., addresses 0 through 4095. (See Section 2.3.1.) | <br>

\hline \& \& \& BIDIRECTIONAL DATA BUS <br>
\hline D15 \& 18 \& 1/0 \& D15 (MSB) through DO (LSB). The data bus is always in the high- <br>
\hline D14 \& 17 \& 1/0 \& impedance state except when WE is active (low). <br>
\hline D13 \& 16 \& 1/0 \& <br>
\hline D12 \& 15 \& 1/0 \& <br>
\hline D11 \& 14 \& 1/0 \& <br>
\hline D10 \& 13 \& 1/0 \& <br>
\hline D9 \& 12 \& 1/0 \& <br>
\hline D8 \& 11 \& 1/0 \& <br>
\hline D7 \& 19 \& 1/0 \& <br>
\hline D6 \& 20 \& 1/0 \& <br>
\hline D5 \& 21 \& 1/0 \& <br>
\hline D4 \& 22 \& 1/0 \& <br>
\hline D3 \& 23 \& 1/0 \& <br>
\hline D2 \& 24 \& 1/0 \& <br>
\hline D1 \& 25 \& 1/0 \& <br>
\hline D0 \& 26 \& 1/0 \& <br>
\hline
\end{tabular}

| SIGNAL | PIN | I/O | DESCRIPTION |
| :--- | :--- | :--- | :--- |
|  |  |  | PROGRAM MEMORY ADDRESS BUS AND |
|  |  |  | PORT ADDRESS BUS |
| A11 | 27 | OUT | Program memory A11 (MSB) through AO (LSB) and port |
| A10 | 28 | OUT | addresses PA2 (MSB) through PAO (LSB). Addresses A11 |
| A9 | 29 | OUT | through AO are always active and never go to high im- |
| A8 | 34 | OUT | pedance. During execution of the IN and OUT instructions, |
| A7 | 35 | OUT | pins A2 through AO carry the port addresses PA2 through |
| A6 | 36 | OUT | PAO. |
| A5 | 37 | OUT |  |
| A4 | 38 | OUT |  |
| A3 | 39 | OUT |  |
| A2/PA2 | 40 | OUT |  |
| A1/PA1 | 1 | OUT |  |
| A0/PA0 | 2 | OUT |  |



FIGURE 2-16 - TMS32010 PIN ASSIGNMENTS

### 2.14 INTERRUPT AND BIO SYSTEM DESIGN

For systems using asynchronous inputs to the $\overline{\mathrm{INT}}$ and $\overline{\mathrm{BIO}}$ pins on the TMS32010, the external hardware shown in Figure 2-17 is recommended to ensure proper execution of interrupts and the BIOZ instruction. This hardware synchronizes the $\overline{\mathrm{INT}}$ and $\overline{\mathrm{BIO}}$ input signals with the rising edge of CLKOUT on the TMS32010. The pulse width required for these input signals is $\mathrm{t}_{\mathrm{c}}(\mathrm{C})$, which is one TMS32010 clock cycle, plus sufficient setup time for the flip-flop (dependent upon the flip-flop used).


FIGURE 2-17 - INTERRUPT AND BIO HARDWARE DESIGN

## INSTRUCTIONS

## 3. INSTRUCTIONS

The TMS32010's comprehensive instruction set supports both numeric- intensive operations, such as signal processing, and general-purpose operations, such as high-speed control. The instruction set, shown in Table 3-2, consists primarily of single-cycle single-word instructions, permitting execution rates of up to five million instructions per second. Only infrequently used branch and I/O instructions are multicycle.

The TMS32010 also contains a number of instructions that shift data as part of an arithmetic operation. These all execute in a single cycle and are very useful for scaling data in parallel with other operations.

### 3.1 INTRODUCTION

The instruction set contains a full set of branch instructions. Combined with the Boolean operations and shifters, these instructions permit the bit manipulation and bit test capability needed for high-speed control operations. Double-precision operations are also supported by the instruction set. Some examples are ADDH (add to high-order accumulator) and ADDS (add to accumulator with sign extension suppressed), which allow easy manipulation of 32-bit numbers.

The TMS32010's hardware multiplier allows the MPY instruction to be executed in a single cycle. The SUBC (conditional subtract for divide) instruction performs the shifting and conditional branching necessary to implement a divide efficiently and quickly.

Two special instructions, TBLR (table read) and TBLW (table write), allow crossover between data memory and program memory. The TBLR instruction transfers words stored in program memory to the data RAM. This eliminates the need for a coefficient ROM separate from the program ROM, thus permitting the user to make efficient trade-offs as to the amount of ROM dedicated to program or coefficient store. The accompanying instruction, TBLW, transfers words in internal data RAM to an external RAM. In conjunction with TBLR, this instruction allows the use of external RAM to expand the amount of data storage.

When a very large amount of external data must be addressed (i.e., $>4 \mathrm{~K}$ words), TBLR and TBLW can no longer serve as a means of expanding the data RAM. Then it becomes necessary to address external data RAM as a peripheral by using the IN and OUT instructions; these instructions permit a data word to be read into the on-chip RAM in only two cycles. This procedure requires a minimal amount of external logic and permits the accessing of almost unlimited amounts of data RAM. This is very useful for pattern recognition applications, such as speech recognition or image processing.

### 3.2 ADDRESSING MODES

Three main addressing modes are available with the TMS32010 instruction set direct, indirect, and immediate addressing.

### 3.2.1 Direct Addressing Mode

In direct addressing, seven bits of the instruction word concatenated with the data page pointer form the data memory address. This implements a paging scheme in which the first page contains 128 words and the second page contains 16 words. In a typical application, infrequently accessed variables, such as those used when performing an interrupt service routine, are stored on the second page.

### 3.2.2 Indirect Addressing Mode

Indirect addressing forms the data memory address from the least significant eight bits of one of two auxiliary registers, ARO and AR1. The auxiliary register pointer (ARP) selects the current auxiliary register. The auxiliary registers can be automatically incremented or decremented in parallel with the execution of any indirect instruction to permit single-cycle manipulation of data tables.

### 3.2.3. Immediate Addressing Mode

The TMS32010 instruction set contains special "immediate" instructions. These instructions derive data from part of the instruction word rather than from the data RAM. The constant in all immediate instructions may refer to values supplied by an external reference symbol. Some very useful immediate instructions are multiply immediate (MPYK), load accumulator immediate (LACK), and load auxiliary register immediate (LARK).

### 3.3 INSTRUCTION ADDRESSING FORMAT

The following sections describe the opcode format for the various addressing modes of the TMS32010.

### 3.3.1 Direct Addressing Format



Bit $7=0$ defines direct addressing mode. The opcode is contained in bits 15 through 8 . Bits 6 through 0 contain data memory address.

The 7 bits of the data memory address (dma) field can directly address up to 128 words ( 1 page) of data memory. Use of the data memory page pointer is required to address the full 144 words of data memory.

Direct addressing can be used with all instructions requiring data operands except for the immediate operand instructions.

### 3.3.2. Indirect Addressing Format



Bit $7=1$ defines indirect addressing mode. The opcode is contained in bits 15 through 8 . Bits 6 through 0 contain indirect addressing control bits.

Bit 3 and bit 0 control the Auxiliary Register Pointer (ARP). If bit $3=0$, then the contents of bit 0 are loaded into the ARP after execution of the current instruction. If bit $3=1$, then the contents of the ARP remain unchanged. ARP $=0$ defines the contents of ARO as a memory address. ARP $=$ 1 defines the contents of AR1 as a memory address.

Bit 5 and bit 4 control the auxiliary registers. If bit $5=1$, then ARP defines which auxiliary register is to be incremented by 1 after execution. If bit $4=1$, then the ARP defines which auxiliary register is to be decremented by 1 after execution. If bit 5 and bit 4 are zero, then neither auxiliary register is incremented or decremented. Bits 6, 2, and 1 are reserved and should always be programmed to zero.

Indirect addressing can be used with all instructions requiring data operands, except for the immediate operand instructions.

### 3.3.3 Immediate Addressing Format

Included in the TMS32010's instruction set are five immediate operand instructions (LDPK, LARK, MPYK, LACK, and LARP). In these instructions, the operand is contained within the instruction word.

### 3.3.4 Examples of Opcode Format

1) 

| ADD | 9,5 |  | Add to accumulator the contents of memory location 9 left-shifted 5 bits. |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |

Note: Opcode of the ADD instruction is 0000 and appears in bits 15 through 12. Shift code of 5 appears in bits 11 through 8 . Data memory address 9 appears in bits 6 through 0 .
2) $\mathrm{ADD}^{*}+, 8$ Add to accumulator the contents of data memory address defined by contents of current auxiliary register. This data is left-shifted 8 bits before being added. The current auxiliary register is auto-incremented by 1 .

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |

Other variations of indirect addressing are as follows:
3) $A D D$ *, 8 As in example 2, but with no auto-increment; opcode would be $>0888$
4) $A D D^{*}-, 8$ As in example 2, except that current auxiliary register is decremented by 1 ; opcode would be $>0898$
5) $\mathrm{ADD}^{*}+, 8,1$ As in example 2, except that the auxiliary register pointer is loaded with the value 1 after execution; opcode would be $>08 \mathrm{~A} 1$
6) $A D D^{*}+, 8,0$ As in example 2, except that the auxiliary register pointer is loaded with the value 0 after execution; opcode would be $>08 A 0$

### 3.4 INSTRUCTION SET

The following sections include the symbols and abbreviations that are used in the instruction set summary and in the instruction descriptions, the complete instruction set summary, and a description of each instruction.

All numbers are assumed to be decimal unless otherwise indicated. Hexidecimal numbers are specified by the symbol " $>$ " before the number.

### 3.4.1. Symbols and Abbreviations

DATn and PRGn are assumed to have the symbolic value of $n$. They are used to represent any symbol with the value $n$.

| SYMBOL | MEANING |
| :---: | :---: |
| ACC | Accumulator |
| AR | Auxiliary register (ARO and AR1 are predefined assembler symbols equal to 0 and 1, respectively.) |
| ARP | Auxiliary register pointer |
| D | Data memory address field |
| DATn | Label assigned to data memory location n |
| dma | Data memory address |
| DP | Data page pointer |
| 1 | Addressing mode bit |
| INTM | Interrupt mode flag bit |
| K | Immediate operand field |
| $>\mathrm{nn}$ | Indicates nn is a hexadecimal number. All others are assumed to be decimal values. |
| OVM | Overflow (saturation) mode flag bit |
| P | Product ( $P$ ) register |
| PA | Port address (PA0 through PA7 are predefined assembler symbols equal to 0 through 7, respectively) |
| PC | Program counter |
| pma | Program memory address |
| PRGn | Label assigned to program memory location $n$ |
| R | 1-bit operand field specifying auxiliary register |
| S | 4-bit left-shift code |
| T | T register |
| TOS | Top of stack |
| X | 3-bit accumulator left-shift field |
| $\rightarrow$ | Is assigned to |
| 11 | Indicates an absolute value |
| < > | Items within angle brackets are defined by user. |
| [] | Items within brackets are optional. |
| () | Indicates "contents of'' |
| \{ \} | Items within braces are alternative items; one of them must be entered. |
| $<>$ | Angle brackets back-to-back indicate "not equal". <br> Blanks or spaces are significant. |

### 3.4.2 Instruction Set Summary

The instruction set summary in the following table consists primarily of single-cycle single-word instructions. Only infrequently used branch and I/O instructions are multicycle.

TABLE 3-2 - INSTRUCTION SET SUMMARY

| ACCUMULATOR INSTRUCTIONS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MNEMONIC DESCRIPTION | $\begin{aligned} & \text { NO. } \\ & \text { CYCLES } \end{aligned}$ | NO. WORDS | OPCODE <br> INSTRUCTION REGISTER |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 14 | 13 | 12 | 11 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 10 |
| ABS Absolute value of accumulator | 1 | 1 |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 00 |
| ADD Add to accumulator with shift | 1 | 1 |  | 0 | 0 |  | $\leftarrow$ | S |  |  | 1 | $<$ |  |  | D |  | $\rightarrow$ |
| ADDH Add to high-order accumulator bits | 1 | 1 |  | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |  |  |  | D |  | $\rightarrow$ |
| ADDS Add to accumulator with no sign extension | 1 | 1 |  | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | $<$ |  |  | D |  | $\rightarrow$ |
| AND AND with accumulator | 1 | 1 |  | 1 | 1 | 1 | 1 | 0 | 0 |  | 1 |  |  |  | D |  | $\rightarrow$ |
| LAC $\quad \begin{aligned} & \text { Load accumulator } \\ & \text { with shift }\end{aligned}$ | 1 | 1 |  | 0 | 1 |  |  | S |  | $\rightarrow$ | 1 | $<$ |  |  | D |  | $\longrightarrow$ |
| LACK $\begin{aligned} & \text { Load accumulator } \\ & \text { immediate }\end{aligned}$ | 1 | 1 |  | 1 | 1 | 1 | 1 | 1 | 1 | 0 |  |  |  |  |  |  | $\rightarrow$ |
| OR OR with accumulator | 1 | 1 |  | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |  |  |  |  |  | $\rightarrow$ |
| SACH Store high-order accumulator bits with shift | 1 | 1 |  | 1 | 0 | 1 | 1 | $\leftarrow$ | X |  | 1 |  |  |  | D |  | $\rightarrow$ |
| SACL Store low-order accumulator bits | 1 | 1 |  | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | $<$ |  |  |  |  | $\rightarrow$ |
| SUB Subtract from accumulator with shift | 1 | 1 |  | 0 | 0 | 1 | $\leftarrow$ | S |  |  | 1 | $<$ |  |  |  |  | $\longrightarrow$ |
| SUBC Conditional subtract (for divide) | 1 | 1 |  | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | $\stackrel{ }{ }$ |  |  |  |  | $\rightarrow$ |
| SUBH Subtract from highorder accumulator bits | 1 | 1 |  | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | $<$ |  |  |  |  | $\longrightarrow$ |
| SUBS Subtract from accumulator with no sign extension | 1 | 1 |  | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |  |  |  |  |  | $\longrightarrow$ |
| XOR Exclusive OR with accumulator | 1 | 1 |  | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |  |  |  | D |  | $\longrightarrow$ |
| ZAC Zero accumulator | , | 1 |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  | 0 | 0 | 1 | 0 | $0 \quad 1$ |
| ZALH Zero accumulator and load high-order bits | 1 | 1 |  | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |  |  |  |  |  |  |
| ZALS Zero accumulator and load low-order bits with no sign extension | 1 | 1 |  | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |  |  |  |  |  | $\longrightarrow$ |

TABLE 3-2 - INSTRUCTION SET SUMMARY (CONTINUED)

| AUXILIARY REGISTER AND DATA PAGE POINTER INSTRUCTIONS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MNEMONIC |  | DESCRIPTION | NO. CYCLES | NO. wORDS | INSTRUCTION REGISTER |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | 151 | 14 | 13 | 12 | 1110 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 10 |
| LAR | Load regis | d auxiliary ter | 1 | 1 |  |  |  |  | 10 | 0 | R | 1 |  |  |  | D |  | $\rightarrow$ |
| LARK |  | d auxiliary ter immediate | 1 | 1 |  | 1 | 1 | 1 | 00 | 0 | R |  |  |  |  |  |  | $\longrightarrow$ |
| LARP | Load regis imm | d auxiliary ter pointer ediate | 1 | 1 |  | 1 | 1 | 0 | 10 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 K |
| LDP |  | d data memory pointer | 1 | 1 |  |  |  |  | 11 | 1 | 1 | 1 |  |  |  |  |  |  |
| LDPK | Load page imm | d data memory pointer ediate | 1 | 1 |  |  | 1 | 0 | 11 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 K |
| MAR |  | ify auxiliary ter and pointer | 1 | 1 |  |  |  |  | 10 | 0 | 0 | 1 |  |  |  |  |  |  |
| SAR |  | e auxiliary ter | 1 | 1 |  | 0 | 1 | 1 | 00 | 0 | R | 1 |  |  |  | D |  | $\rightarrow$ |
| BRANCH INSTRUCTIONS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| MNEMONIC DESCRIPTION |  |  | NO. CYCLES | NO. WORDS | OPCODE <br> INSTRUCTION REGISTER |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | 15141312 |  |  |  | 1110 | 98 |  |  | $6 \quad 5$ |  | 4 | 3 | 2 | 10 |
| B | Bran | ch unconditionally | 2 | 2 |  | 1 | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\stackrel{1}{\leftarrow} 0$ | $0$ | $\begin{gathered} 1 \\ \mathrm{BR} \end{gathered}$ |  |  | $\begin{gathered} 0 \\ +A D D \end{gathered}$ | $0$ |  | 0 | $\xrightarrow{0 \quad 0}$ |
| BANZ | Bran regis | ch on auxiliary ter not zero | 2 | 2 | $\begin{array}{ll} 1 & 1 \\ 0 & 0 \end{array}$ |  | 1 0 | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & \leftarrow \end{aligned}$ | 0 | $\begin{gathered} 0 \\ B R \end{gathered}$ |  |  | $\begin{array}{r} 0 \\ +A D \end{array}$ |  |  | 0 | $\xrightarrow{0}$ |
| BGEZ |  | ch if accumulator | 2 | 2 | $\begin{array}{lll} 1 & 1 & 1 \\ 0 & 0 & 0 \end{array}$ |  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\stackrel{1}{\leftarrow}$ | $0$ |  |  |  | $\begin{gathered} 0 \\ +A D D \end{gathered}$ |  |  | 0 | $\xrightarrow{0 \quad 0}$ |
| BGZ | $\begin{aligned} & \text { Bran } \\ & >0 \end{aligned}$ | ch if accumulator | 2 | 2 | $\begin{array}{lll} 1 & 1 & 1 \\ 0 & 0 & 0 \end{array}$ |  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\stackrel{1}{\leftarrow}$ | $0$ | $\begin{gathered} 0 \\ B R \end{gathered}$ |  |  | $\begin{gathered} 0 \\ +A D D \end{gathered}$ |  |  | 0 | $\xrightarrow{0}$ |
| BIOZ | Bran | ch on $\overline{\mathrm{BIO}}=0$ | 2 | 2 | $\begin{array}{lll}1 & 1 & 1 \\ 0 & 0 & 0\end{array}$ |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\stackrel{1}{\leftarrow}$ | $1$ | $\begin{gathered} 0 \\ B R \end{gathered}$ |  |  | $\begin{gathered} 0 \\ +A D D \end{gathered}$ | $0$ |  |  | $\xrightarrow{0} 0$ |
| BLEZ | $\begin{aligned} & \text { Bran } \\ & \leqslant 0 \end{aligned}$ | ch if accumulator | 2 | 2 | $\begin{array}{lll}1 & 1 & 1 \\ 0 & 0 & 0\end{array}$ |  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\stackrel{1}{\leftarrow}$ | $1$ |  |  |  | $\begin{gathered} 0 \\ +A D D \end{gathered}$ | $0$ |  | 0 | $\xrightarrow{0}$ |
| BLZ | $\begin{aligned} & \text { Bran } \\ & <0 \end{aligned}$ | ch if accumulator | 2 | 2 | $\begin{array}{lll}1 & 1 & 1 \\ 0 & 0 & 0\end{array}$ |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\stackrel{1}{\leftarrow} 0$ | 1 |  | $\begin{gathered} 0 \\ A N \end{gathered}$ |  | $\stackrel{0}{\mathrm{ADD}}$ | $0$ |  | 0 | $\xrightarrow{0}$ |
| BNZ | $\begin{aligned} & \text { Bran } \\ & \neq 0 \end{aligned}$ | ch if accumulator | 2 | 2 | $\begin{array}{ll}1 & 1 \\ 0 & 0\end{array}$ | 1 | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\stackrel{1}{\leftarrow}$ | 1 |  |  |  | $\begin{gathered} 0 \\ A D D \end{gathered}$ | $0$ |  |  | $\xrightarrow{0}$ |
| BV | Bran | ch on overflow | 2 | 2 | $\begin{array}{ll} 1 & 1 \\ 0 & 0 \end{array}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\stackrel{0}{\leftarrow} \quad 1$ | 0 |  | $0$ |  | $\begin{gathered} 0 \\ \text { ADD } \end{gathered}$ | $\begin{gathered} 0 \\ \text { DRE } \end{gathered}$ |  | $0$ | $\xrightarrow{0 \quad 0}$ |
| BZ | $\begin{aligned} & \text { Bran } \\ & =0 \end{aligned}$ | ch if accumulator | 2 | 2 | $\begin{array}{ll} 1 & 1 \\ 0 & 0 \end{array}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\stackrel{1}{\leftarrow}$ | 1 |  | $0$ |  | $\begin{gathered} 0 \\ \text { ADD } \end{gathered}$ | $\begin{gathered} 0 \\ \text { DRES } \end{gathered}$ |  | 0 | $\xrightarrow{0}$ |
| CALA | Call accu | subroutine from mulator | 2 | 1 |  | 1 | 1 | 1 | 11 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | $0 \quad 0$ |
| CALL | Call imm | subroutine ediately | 2 | 2 | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\stackrel{1}{\leftarrow} 0$ | 0 |  |  |  | $\begin{gathered} 0 \\ +A D D \end{gathered}$ | $\begin{gathered} 0 \\ \text { DRE } \end{gathered}$ |  | 0 | $\xrightarrow{0}$ |
| RET | Retu rout | rn from subine | 2 | 1 |  | 1 | 1 | 1 | 11 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |

TABLE 3-2 - INSTRUCTION SET SUMMARY (CONCLUDED)

| T REGISTER, P REGISTER, AND MULTIPLY INSTRUCTIONS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MNEMONIC DESCRIPTION |  | $\begin{array}{\|c\|} \text { NO. } \\ \text { CYCLES } \end{array}$ | $\begin{gathered} \text { NO. } \\ \text { WORDS } \end{gathered}$ | OPCODE INSTRUCTION REGISTER |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | 14 | 413 | 312 | 211 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 10 |
| APAC | Add P register to accumulator | 1 | 1 |  | 1 | 11 | 1 | 11 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 11 |
| LT | Load T register | 1 | 1 |  | 1 | 11 | 10 | 01 | 0 | 1 | 0 | 1 | $\leftarrow$ |  |  | D |  |  |
| LTA | LTA combines LT and APAC into one instruction | 1 | 1 |  |  | 1 | 10 | 1 | 1 | 0 | 0 | 1 |  |  |  | D |  |  |
| LTD | LTD combines LT, APAC, and DMOV into one instruction | 1 | 1 |  | 1 | 11 | 10 | 01 | 0 | 1 | 1 | 1 |  |  |  | D |  |  |
| MPY | Multiply with T register; store product in P register | 1 | 1 |  | 1 | 11 | 10 | 01 | 1 | 0 | 1 | 1 | $\leftarrow$ |  |  | D |  | $\rightarrow$ |
| MPYK | Multiply Tregister with immediate operand; store product in Pregister | 1 | 1 |  | 0 | 00 | 0 |  |  |  |  |  |  | K |  |  |  | $\rightarrow$ |
| PAC | Load accumulator from P register | 1 |  |  |  | 1 | 1 | 11 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |  |  |
| SPAC | Subtract $P$ register from accumulator | 1 | 1 |  |  | 11 | 1 | 11 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |  |


| CONTROL INSTRUCTIONS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MNEMONIC DESCRIPTION | $\begin{gathered} \text { NO. } \\ \text { CYCLES } \end{gathered}$ | $\begin{gathered} \text { NO. } \\ \text { WORDS } \end{gathered}$ | OPCODE <br> INSTRUCTION REGISTER |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 1514 | 413 | 312 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 10 |
| DINT Disable interrupt | 1 | 1 |  | 11 | 11 | 1 | 1 | 1 | , | 1 | 0 | 0 | 0 | 0 | 0 | $0 \quad 1$ |
| EINT Enable interrupt | 1 | 1 | 0 | 11 | 11 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 10 |
| LST Load status register | 1 | 1 | 0 | 11 | 11 | 1 | 0 | 1 | 1 | 1 | $\leftarrow$ |  |  | D |  | $\rightarrow$ |
| NOP No operation | 1 | 1 | 0 | 11 | 11 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 0 |
| POP Pop stack to accumulator | 2 | 1 |  | 11 | 11 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 01 |
| PUSH Push stack from accumulator | 2 | 1 |  | 11 | 11 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | $0 \quad 0$ |
| ROVM Reset overflow mode | 1 | 1 |  | 11 | 11 | 1 | 1 | 1 | , | 1 | 0 | 0 | 0 | 1 | 0 | 10 |
| SOVM Set overflow mode | 1 | 1 |  | 11 | 11 | 1 | 1 | 1 | 1 |  | 0 | 0 | 0 | 1 | 0 | 11 |
| SST Store status register | 1 | 1 |  | 11 | 11 | 1 | 1 | 0 | 0 | 1 | < |  |  | D |  | $\rightarrow$ |


| I/O AND DATA MEMORY OPERATIONS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MNEMONIC DESCRIPTION | $\begin{gathered} \text { NO. } \\ \text { CYCLES } \end{gathered}$ | NO. WORDS | OPCODE INSTRUCTION REGISTER |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 14 | 13 | 12 | 11 | 10 |  | 9 | 8 | 7 |  |  |  |  | 10 |
| DMOV Copy contents of data memory location into next location | 1 | 1 |  |  | 1 |  |  | 0 | 0 | 0 |  |  |  |  |  |  | $\rightarrow$ |
| IN Input data from port | 2 | 1 |  | 1 | 0 | - | 0 | , |  | PA |  |  |  |  |  |  |  |
| OUT Output data to port | 2 | 1 |  | 1 | 0 |  |  |  |  | PA | $\rightarrow$ |  |  |  |  |  | $\rightarrow$ |
| TBLR Table read from program memory to data RAM | 3 | 1 |  |  | 1 |  | 0 |  | 1 | 1 | 1 |  |  |  |  |  |  |
| TBLW Table write from data RAM to program memory | 3 | I |  |  | 1 | , | 1 | , | 1 | 0 | 1 |  |  |  |  |  | $\rightarrow$ |

### 3.4.3 Instruction Descriptions

Each instruction in the instruction set summary is described in the following pages. The instructions are listed in alphabetical order. An example is provided with each instruction.

Each instruction begins with an assembler syntax expression. Since the comment field which concludes the syntax is optional, it is not included in the syntax expression. A syntax example is given below that shows the spaces that are included and required in the syntax expression, and the optional comment field along with its preceding spaces that has been omitted.

$$
\text { [<label }>] \text { SACK } \underbrace{\text { [<comment }>]}_{\begin{array}{l}
\text { Spaces and comment } \\
\text { field not included } \\
\text { in the syntax expressions } \\
\text { for this section. }
\end{array}}
$$

## Assembler Syntax: [<label>] ABS

Operands: None
Operation: If $(A C C)<0$
Then - (ACC) $\rightarrow$ ACC

Encoding: $\begin{array}{lllllllllllllllll}15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description: If accumulator is greater than zero, then the accumulator is unchanged by the execution of this instruction. If the accumulator is less than zero, then the accumulator will be replaced by its two's complement value. Note that the hexadecimal number $>80000000$ is a special case. When the overflow mode is not set, the ABS of $>80000000$ is $>80000000$. When in the overflow mode, the ABS of $>80000000$ is $>7$ FFFFFFFF.

Words: 1
Cycles: 1
Example: ABS

| BEFORE INSTRUCTION |  |  |  |  |  |  |  |  |  |  | AFTER INSTRUCTION |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 31 |  |  |  |  |  |  |  | 0 |  | 31 |  |  |  |  |  |  |  |  | 0 |
| ACC | > 0 | 0 | 0 | 0 | 1 | 2 | 3 |  |  | ACC | $>0$ | 0 | 0 |  | 0 | 1 | 2 |  | 3 | 4 |
| and |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ACC | > F | F | F | F | F | F | F |  |  | ACC | $>0$ | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 1 |

## Assembler Syntax:

Direct Addressing: $\quad[<$ label $>] \quad$ ADD $<$ dma $>[,<$ shift $>]$
Indirect Addressing: $[<$ label $>]$ ADD $\quad\left\{\left.{ }^{*}\right|^{*}+\left.\right|^{*}-\right\}[,<$ shift $>[,<$ ARP $>]]$
Operands: $\quad 0 \leqslant$ shift $\leqslant 15$
$0 \leqslant$ dma $\leqslant 127$
ARP $=0$ or 1
Operation: $\quad(A C C)+(d m a) \times 2^{\text {shift }} \rightarrow A C C$

Encoding: | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Direct:

| 0 | 0 | 0 | 0 | SHIFT | 0 | DATA MEMORY <br> ADDRESS |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |

Indirect:

| 0 | 0 | 0 | 0 | SHIFT | 1 | SEE SECTION 3.3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description: Contents of data memory address are left-shifted and added to accumulator. During shifting, low-order bits are zero-filled, and high-order bits are sign-extended. The result is stored in the accumulator.

Words: 1
Cycles: 1
Example: ADD DAT1,3
or
ADD *,3 If current auxiliary register contains the value 1.


Note: If the contents of data memory address DAT2 is $>8 B O E$, then the following instruction sequence will leave accumulator with the value $>$ FFF8B0E0.

```
ZAC Zero accumulator
ADD DAT2,4 ACC = > FFF8BOEO
```


## Assembler Syntax:

$\begin{array}{llll}\text { Direct Addressing: } & {[<\text { label }>]} & \text { ADDH } & <\text { dma }> \\ \text { Indirect Addressing: } & {[<\text { label }>]} & \text { ADDH } & \left\{\left.^{*}\right|^{*}+\left.\right|^{*}-\right\}[,<\text { ARP }>]\end{array}$

Operands: $\quad 0 \leqslant$ dma $\leqslant 127$ ARP $=0$ or 1

Operation: $\quad(A C C)+(d m a) \times 2^{16} \rightarrow A C C$
Encoding: $\begin{array}{lllllllllllllllll}15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$
Direct:


Indirect: $\quad$| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | SEE SECTION 3.3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description: Add contents of data memory address to upper half of the accumulator (bits 31 through 16).
Words: 1
Cycles: 1

## Example: ADDH DAT5

or
ADDH * If current auxiliary register contains the value 5 .


Note: This instruction can be used in performing 32-bit arithmetic.

## Assembler Syntax:

Direct Addressing: [ < label >] ADDS <dma >
Indirect Addressing: [<label>] ADDS $\quad\left\{\left.{ }^{*}\right|^{*}+\left.\right|^{*}-\right\}[,<$ ARP $>]$
Operands: $0 \leq \mathrm{dma} \leq 127$
ARP $=0$ or 1
Operation: $\quad(\mathrm{ACC})+(\mathrm{dma}) \rightarrow \mathrm{ACC}$


Description: Add contents of specified data memory location with sign-extension suppressed. The data is treated as a 16-bit positive integer rather than a two's complement integer. Therefore, there is no sign-extension as there is with the ADD instruction.

Words: 1
Cycles: 1
Example: ADDS DAT11
or
ADDS * If current auxiliary register contains the value 11.

BEFORE INSTRUCTION

ACC $\quad>000000003$

AFTER INSTRUCTION


ACC $\square$

Notes: The following routines illustrate the difference between the ADD and ADDS instructions. Data memory location DAT1 contains > E007.

| ZAC |  | Zero ACC |
| :--- | :--- | :--- |
| ADDS | DAT1 | ACC $=>0000$ E007 |
|  |  |  |
| ZAC |  | Zero ACC |
| ADD | DAT1,0 | ACC $=>$ FFFFE007 |

The ADDS instruction can be used in implementing 32-bit arithmetic.

## Assembler Syntax:

Direct Addressing: [<label>] AND <dma>
Indirect Addressing: [<label>] AND $\quad\left\{\left.^{*}\right|^{*}+\left.\right|^{*}-\right\}[,<A R P>]$

Operands: $\quad 0 \leqslant d m a \leqslant 127$
ARP $=0$ or 1

Operation: Zero. AND. high-order ACC bits: (dma). AND. low-order ACC bits $\rightarrow$ ACC

Encoding: $\begin{array}{lllllllllllllllll}15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$
Direct:


Indirect:

| 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | SEE SECTION 3.3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description: The low-order bits of the accumulator are ANDed with the contents of the specified data memory address and concatenated with all zeroes ANDed with the high-order bits of the accumulator. The AND operation follows the truth table below.

| DATA MEMORY BIT | ACC BIT (BEFORE) | ACC BIT (AFTER) |
| :---: | :---: | :---: |
|  | 0 | 0 |
|  | 1 | 0 |
|  | 0 | 0 |
| 1 | 1 | 1 |

Words: 1
Cycles: 1

## Example: AND DAT16

or
AND * If current auxiliary register contains the value 16.

BEFORE INSTRUCTION
DATA MEMORY 16


ACC $\quad>12345678$

AFTER INSTRUCTION
DATA
 16

ACC

Note: This instruction is useful for examining bits of a word for high-speed control applications.

Assembler Syntax: [<label>] APAC
Operands: None
Operation: $\quad(A C C)+(P) \rightarrow A C C$
Encoding: $\quad 15$

| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description: The contents of the P register, the result of a multiply, are added to the contents of the accumulator and the result is stored in the accumulator.

Words: 1
Cycles: 1

Example: APAC


Note: This instruction is a subset of the LTA and LTD instructions.


Description: Branch to location in program is specified by the program memory address (pma). Pma can be either a symbolic or a numeric address.

Words: 2
Cycles: 2
Example: B PRG191 191 is loaded into the program counter and program continues running from that location.

## Assembler Syntax: [<label>] BANZ <pma>

Operands: $\quad 0 \leqslant \mathrm{pma}<2^{12}$
Operation: If (AR bits 8 through 0$)<>0$ Then (AR) - $1 \rightarrow \mathrm{AR}$ and $\mathrm{pma} \rightarrow \mathrm{PC}$ Else $(P C)+2 \rightarrow P C$ $(A R)-1 \rightarrow A R$

Encoding:

| 5 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 |  | PROGRAM MEMORY ADDRESS |  |  |  |  |  |  |  |  |  |  |

Description: If the lower nine bits of the current auxiliary register are not equal to zero, then the auxiliary register is decremented, and the address contained in the following word is loaded into the program counter. If these bits equal zero, the current program counter is incremented and AR also is decremented. Branch to location in program is specified by the program memory address ( pma ). Pma can be either a symbolic or numeric address.

Words: 2
Cycles: 2
Example: BANZ PRG35

## BEFORE INSTRUCTION



AFTER INSTRUCTION
$\square$


Note: This instruction can be used for loop control with the auxiliary register as loop counter. The auxiliary register is decremented after testing for zero. The auxiliary registers also behave as modulo 512 counters.

Assembler Syntax: [<label>] BGEZ <pma>

| Operands: | $0 \leqslant \mathrm{pma}<2^{12}$ |
| :--- | :--- |
| Operation: | If $(\mathrm{ACC}) \geqslant 0$ |
|  | Then pma $\rightarrow \mathrm{PC}$ |
|  | Else $(\mathrm{PC})+2 \rightarrow \mathrm{PC}$ |

Encoding:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 |  | PROGRAM MEMORY ADDRESS |  |  |  |  |  |  |  |  |  |  |

Description: If the contents of the accumulator are greater than or equal to zero, branch to the specified program memory location. Branch to location in program is specified by the program memory address (pma). Pma can be either a symbolic or a numeric address.

Words: 2
Cycles: 2
Example: BGEZ PRG217 217 is loaded into the program counter if the accumulator is greater than or equal to zero.
Assembler Syntax: [<label>] BGZ <pma>

Operands: $\quad 0 \leqslant \mathrm{pma}<212$
Operation: If (ACC) $>0$
Then pma $\rightarrow$ PC
Else (PC) $+2 \rightarrow P C$
Encoding:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 |  | PROGRAM MEMORY ADDRESS |  |  |  |  |  |  |  |  |  |  |

Description: If the contents of the accumulator are greater than zero, branch to the specified program memory location. Branch to location in program specified by the program memory address (pma). Pma can be either a symbolic or a numeric address.

Words: 2
Cycles: 2
Example: BGZ PRG342 342 is loaded into the program counter if the accumulator is greater than zero.

Assembler Syntax: [<label>] BIOZ <pma>
Operands: $\quad 0 \leqslant \mathrm{pma}<2^{12}$
Operation: $\quad$ If $\overline{\mathrm{BIO}}=0$
Then pma $\rightarrow$ PC
Else (PC) $+2 \rightarrow \mathrm{PC}$
Encoding:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 |  | PROGRAM MEMORY ADDRESS |  |  |  |  |  |  |  |  |  |  |

Description: If the $\overline{\mathrm{BIO}}$ pin is active low, then branch to specified memory location. Otherwise, the program counter is incremented to the next instruction. Branch to location in program is specified by the program memory address (pma). Pma can be either a symbolic or a numeric address.

Words: 2
Cycles: 2
Example: BIOZ PRG64 If the $\overline{\mathrm{BIO}}$ pin is active low, then a branch to location 64 occurs. Otherwise, the program counter is incremented.

Note: This instruction can be used in conjunction with the $\overline{\mathrm{BIO}}$ pin to test if peripheral is ready to deliver an input. This type of interrupt is preferable when performing time-critical loops.

Assembler Syntax: [<label>] BLEZ <pma>
Operands: $\quad 0 \leqslant \mathrm{pma}<\mathbf{2 1 2}^{12}$
Operation: If $(A C C) \leqslant 0$
Then $\mathrm{pma} \rightarrow \mathrm{PC}$
Else $(P C)+2 \rightarrow P C$

Encoding: $\quad 15 \quad 14$|  | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



Description: If the contents of the accumulator are less than or equal to zero, branch to the specified program memory location. Branch to location in program is specified by the program memory address (pma). Pma can be either a symbolic or a numeric address.

Words: 2
Cycles: 2
Example: BLEZ PRG63 63 is loaded into the program counter if the accumulator is less than or equal to zero.

Assembler Syntax: [<label>] BLZ <pma>
Operands: $\quad 0 \leqslant \mathrm{pma}<\mathbf{2 1 2}^{12}$
Operation: If $(A C C)<0$
Then pma $\rightarrow$ PC
Else (PC) $+2 \rightarrow \mathrm{PC}$
Encoding:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 |  | PROGRAM MEMORY ADDRESS |  |  |  |  |  |  |  |  |  |  |

Description: If the contents of the accumulator are less than zero, branch to the specified program memory location. Branch to location in program is specified by the program memory address (pma). Pma can be either a symbolic or numeric address.

Words: 2
Cycles: 2
Example: BLZ PRG481 481 is loaded into the program counter if the accumulator is less than zero.

Assembler Syntax: [<label>] BNZ <pma>
Operands: $\quad 0 \leqslant \mathrm{pma}<212$
Operation: If $(\mathrm{ACC})<>0$
Then pma $\rightarrow$ PC
Else $(P C)+2 \rightarrow P C$
Encoding:

| 15 | 14 | 3 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 |  | PROGRAM MEMORY ADDRESS |  |  |  |  |  |  |  |  |  |  |

Description: If the contents of the accumulator are not equal to zero, branch to the specified program memory location. Branch to location in program is specified by the program memory address (pma). Pma can be either a symbolic or numeric address.
Words: 2
Cycles: 2
Example: BNZ PRG320 320 is loaded into the program counter if the accumulator does not equal zero.

Assembler Syntax: [<label>] BV <pma>
Operands: $\quad 0 \leqslant \mathrm{pma}<212$
Operation: If overflow flag $=1$
Then pma $\rightarrow \mathrm{PC}$ and $\mathrm{O} \rightarrow$ overflow flag
Else (PC) $+2 \rightarrow \mathrm{PC}$

| Encoding: | 15 | 14 | 3 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | 0 | 0 | 0 | 0 |  |  | RO |  | M | MEI | MOR | Y | DD | RE |  |  |

Description: If the overflow flag has been set, then a branch to the program address occurs and the overflow flag is cleared. Otherwise, the program counter is incremented to the next instruction. Branch to location in program is specified by the program memory address (pma). Pma can be either a symbolic or a numeric address.

Words: 2
Cycles: 2
Example: BV PRG610 If an overflow has occurred since the overflow flag was last cleared, then 610 is loaded into the program counter. Otherwise, the program counter is incremented.

Assembler Syntax: [<label>] BZ <pma>
Operands: $\quad 0 \leqslant \mathrm{pma}<212$
Operation: If $(A C C)=0$
Then pma $\rightarrow \mathrm{PC}$
Else $(P C)+2 \rightarrow P C$

| Encoding: | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | 0 | 0 | 0 | 0 |  |  | RO | R | AM | MEI | MOR | Y | DD | RE |  |  |

Description: If the contents of the accumulator are equal to zero, branch to the specified program memory location. Branch to location in program is specified by the program memory address (pma). Pma can be either a symbolic or numeric address.

Words: 2
Cycles: 2
Example: BZ PRG102 102 is loaded into the program counter if accumulator is equal to zero.

Assembler Syntax: [<label>] CALA
Operands: None
Operation: $\quad(P C)+1 \rightarrow$ TOS
(ACC bits 11 through 0 ) $\rightarrow$ PC
Encoding: $\begin{array}{lllllllllllllllll}15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description: The current program counter is incremented and pushed onto the top of the stack. Then, the contents of the 12 least significant bits of the accumulator are loaded into the PC.

Words: 1
Cycles: 2
Example: CALA


Note: This instruction is used to perform computed subroutine calls.

Assembler Syntax: [<label>] CALL <pma>
Operands: $\quad 0 \leq \mathrm{pma}<212$
Operation: $\quad(\mathrm{PC})+2 \rightarrow$ TOS
pma $\rightarrow$ PC
Encoding: $\quad \begin{array}{lllllllllllllllll}15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 1 | 1 | 1 | 1 | 1 | 0 | 0 |  |  |  | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Description: The current program counter is incremented and pushed onto the top of the stack. Then, the program memory address is loaded into the PC.

Words: 2
Cycles: 2
Example: CALL PRG109


Assembler Syntax: [<label>] DINT
Operands: None
Operation: $\quad 1 \rightarrow$ INTM
Encoding: $\begin{array}{lllllllllllllllll}15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description: The interrupt-mode flag (INTM) bit is set to logic 1 . When this flag is set, any further maskable interrupts are disabled.

Words: 1
Cycles: 1
Example: DINT

## Assembler Syntax:

Direct Addressing: [<label>] DMOV <dma>
Indirect Addressing: [<label >] DMOV $\left\{\left.^{*}\right|^{*}+\left.\right|^{*}-\right\}[,<$ ARP $>]$
Operands: $\quad 0 \leqslant \mathrm{dma} \leqslant 127$
ARP $=0$ or 1
Operation: $\quad(\mathrm{dma}) \rightarrow \mathrm{dma}+1$
Encoding: $\begin{array}{lllllllllllllllll}15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$
Direct:

| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | DATA MEMORY <br> ADDRESS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |

Indirect:

| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | SEE SECTION 3.3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description: The contents of the specified data memory address are copied into the contents of the next higher address.

Words: 1
Cycles: 1
Example: DMOV DAT8
or
DMOV * If current auxiliary register contains the value 8.


Note: DMOV is an instruction that can be associated with $Z^{-1}$ in signal flow graphs. It is a subset of the LTD instruction. See LTD for more information.

Assembler Syntax: $\quad[<$ label $>]$ EINT
Operands: None
Operation: $\quad 0 \rightarrow$ INTM
Encoding: $\quad \begin{array}{llllllllllllllll}15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description: The interrupt-mode flag (INTM) in the status register is cleared to logic 0 . When this flag is not set, maskable interrupts are enabled.

Words: 1
Cycles: 1
Example: EINT

## Assembler Syntax:

$\begin{array}{llll}\text { Direct Addressing: } & {[<\text { label }>]} & \text { IN } & <\text { dma }>,<\text { PA }> \\ \text { Indirect Addressing: } & {[<\text { label }>]} & \text { IN } & \left\{\left.{ }^{*}\right|^{*}+\left.\right|^{*}-\right\},<\text { PA }>[,<\text { ARP }>]\end{array}$
Operands: $\quad 0 \leq \mathrm{dma} \leq 127$
$0 \leq \mathrm{PA} \leq 7$
$\mathrm{ARP}=0$ or 1
Operation: PA $\rightarrow$ address lines PA2-PA0
Data bus D15-DO $\rightarrow \mathrm{dma}$
Encoding: $\begin{array}{lllllllllllllllll}15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$
Direct:


Indirect:

| 0 | 1 | 0 | 0 | 0 | PORT <br> ADDRESS | 1 | SEE SECTION 3.3 |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: |

Description: The IN instruction reads data from a peripheral and places it in data memory. It is a two-cycle instruction. During the first cycle, the port address is sent to address lines A2/PA2-A0/PA0. $\overline{D E N}$ goes low during the same cycle, strobing in the data which the addressed peripheral places on the data bus, D15-D0.

Words: 1
Cycles: 2
Example: IN STAT,PA5 Read in word from peripheral on port address 5.
Store in data memory location STAT.
LARK 1,20 Load AR1 with decimal 20.
LARP 1 Load ARP with 1.
IN *-,PA1,0 Read in word from peripheral on port address 1.
Store in data memory location 20. Decrement
AR1 to 19. Load the ARP with 0.
Notes: When the TMS32010 outputs address onto the three LSBs of address lines, the nine MSBs are zeroed.

Instruction causes the $\overline{\mathrm{DEN}}$ line to go low during the first clock cycle of this instruction's execution. $\overline{M E N}$ remains high when $\overline{D E N}$ is active.

## Assembler Syntax:

Direct Addressing: [<label >] LAC <dma $>$ [, <shift $>$ ]
Indirect Addressing: [<label>] LAC $\quad\left\{\left.^{*}\right|^{*}+\left.\right|^{*}-\right\}[,<$ shift $>[,<$ ARP $>$ ] $]$
Operands: $0 \leqslant$ shift $\leqslant 15$
$0 \leqslant$ dma $\leqslant 127$
$\mathrm{ARP}=0$ or 1
Operation: (dma) $\times 2$ shift $\rightarrow$ ACC


Indirect:

| 0 | 0 | 1 | 0 | SHIFT | 1 | SEE SECTION 3.3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description: Contents of data memory address are left-shifted and loaded into the accumulator. During shifting, low-order bits are zero-filled and high-order bits are sign-extended.

Words: 1
Cycles: 1
Example: LAC DAT6,4
or
LAC *, 4 If current auxiliary register contains the value 6.


```
Assembler Syntax: [<label>] LACK <constant>
```

Operands: $\quad 0 \leq$ constant $\leq 255$
Operation: constant $\rightarrow$ ACC
Encoding: $\begin{array}{lllllllllllllllll}15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 8-BIT CONSTANT |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description: The eight-bit constant is loaded into the accumulator right-justified. The upper 24 bits of the accumulator are zeros (i.e., sign extension is suppressed).

Words: 1
Cycles: 1
Example: LACK 15

BEFORE INSTRUCTION
ACC $\square$

AFTER INSTRUCTION
ACC

Note: If a constant longer than eight bits is used, the XDS/320 assembler will truncate it to eight bits. No error message will be given.

## Assembler Syntax:

Direct Addressing: [<label>] LAR <AR $>,<$ dma $>$
Indirect Addressing: [<label>] LAR <AR $>,\left\{\left.{ }^{*}\right|^{*}+\left.\right|^{*}-\right\}[,<A R P>]$
Operands: $\quad 0 \leqslant$ dma $\leqslant 127$
$A R=0$ or 1
ARP $=0$ or 1
Operation: $\quad(d m a) \rightarrow A R$
Encoding: $\begin{array}{lllllllllllllllll} & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

Direct: $\quad$| 0 | 0 | 1 | 1 | 1 | $\begin{array}{c}\text { AUXILIARY } \\ \text { REGISTER }\end{array}$ | 0 | $\begin{array}{c}\text { DATA MEMORY } \\ \text { ADDRESS }\end{array}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |

Indirect:

| 0 | 0 | 1 | 1 | 1 | AUXILIARY <br> REGISTER | 1 | SEE SECTION 3.3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description: The contents of the specified data memory address are loaded into the designated auxiliary register.

Words: 1
Cycles: 1
Example: LAR ARO,DAT19

BEFORE INSTRUCTION

| DATA <br> MEMORY <br> 19 |  |
| :---: | :---: |
| ARO |  |
| also, |  |
|  | LARP 0  <br>  LAR ARO,* - |

ARO $\square$


AFTER INSTRUCTION


ARO
18

ARO32

Notes: ARO is not decremented after the LAR instruction. Generally as in the above case, if indirect addressing with autodecrement is used with LAR to load the current auxiliary register, the new value of the auxiliary register is not decremented as a result of instruction execution. The analagous case is true with autoincrement.

LAR and its companion instruction SAR (store auxiliary registers) should be used to store and load the auxiliary during subroutine calls and interrupts.

If an auxiliary register is not being used for indirect addressing, LAR and SAR enable it to be used as an additional storage register, especially for swapping values between data memory locations.

Assembler Syntax: [<label>] LARK <AR>,<constant>
Operands: $\quad 0 \leqslant$ constant $\leqslant 255$
$A R=0$ or 1
Operation: constant $\rightarrow$ AR
Encoding: $\begin{array}{lllllllllllllllll} & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$


Description: The eight-bit positive constant is loaded into the designated auxiliary register right-justified and zero-filled (i.e., sign-extension suppressed).

Words: 1
Cycles: 1
Example: LARK AR0,21

## BEFORE INSTRUCTION

ARO $\quad 0$

## AFTER INSTRUCTION

ARO21

Notes: This instruction is useful for loading an initial loop counter value into an auxiliary register for use with the BANZ instruction.

If a constant longer than eight bits is used, the XDS/320 assembler will truncate it to eight bits. No error message will be given.

Assembler Syntax: [<label>] LARP <constant>
Operands: $\quad 0 \leqslant$ constant $\leqslant 1$
Operation: constant $\rightarrow$ ARP


Description: Load a one-bit constant identifying the desired auxiliary register into the auxiliary register pointer.

Words: 1
Cycles: 1
Example: LARP 1 Any succeeding instructions will use auxiliary register 1 for indirect addressing.
Note: This instruction is a subset of MAR.

## Assembler Syntax:

Direct Addressing: [<label>] LDP <dma>
Indirect Addressing: [<label >] LDP $\quad\left\{\left.{ }^{*}\right|^{*}+\left.\right|^{*}-\right\}[,<$ ARP $>$ ]
Operands: $\quad 0 \leq \mathrm{dma} \leq 127$
$\mathrm{ARP}=0$ or 1
Operation: $\quad$ LSB of (dma) $\rightarrow$ DP (DP = or 1$)$
Encoding: $\begin{array}{lllllllllllllllll}15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

Direct: $\quad$| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | $\begin{array}{c}\text { DATA MEMORY } \\ \text { ADDRESS }\end{array}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |

Indirect: | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | SEE SECTION 3.3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description: The least significant bit of the contents of the specified data memory address is loaded into the data memory page pointer register (DP). All higher-order bits are ignored in the data word. DP $=0$ defines page 0 which contains words $0-127$. DP $=1$ defines page 1 which contains words 128-143.

Words: 1
Cycles: 1
Example

| or |  |
| :--- | :--- |
| LDP | $*$ |

LSB of location DAT1 is loaded into data page pointer.
LSB of location currently addressed by auxiliary register is loaded into data page pointer. ARP is set to one.

## Assembler Syntax: [<label>] LDPK <constant>

Operands: $\quad 0 \leq$ constant $\leq 1$
Operation: constant $\rightarrow$ DP


Description: The one-bit constant is loaded into the data memory page pointer register (DP). DP $=0$ defines page 0 which contains words $0-127$. DP $=1$ defines page 1 which contains words 128-143.

Words: 1
Cycles: 1
Example: LDPK 0 Data page pointer is set to zero.

## Assembler Syntax:

Direct Addressing: [<label>] LST <dma>
Indirect Addressing: $[<$ label $>]$ LST $\quad\left\{\left.{ }^{*}\right|^{*}+\left.\right|^{*}-\right\}[,<$ ARP $>]$
Operands: $\quad 0 \leq \mathrm{dma} \leq 127$
ARP $=0$ or 1
Operation: $\quad(\mathrm{dma}) \rightarrow$ status bits


Indirect:

| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | SEE SECTION 3.3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description: Restores the contents of the status register as saved by the store status (SST) instruction from a data memory word.

Words: 1
Cycles: 1
Example: LARP 0 The data memory word addressed by the contents of auxiliary LST *, $1 \quad$ register 0 replaces the status bits. The auxiliary register pointer becomes 1.

Note: This instruction is used to load the TMS32010's status bits after interrupts and subroutine calls. These status bits include the Overflow Flag (OV) bit, Overflow Mode (OVM) bit, Auxiliary Register Pointer (ARP) bit, and the Data Memory Page Pointer (DP) bit. The Interrupt Mask bit cannot be changed by the LST instruction. These bits were stored (by the SST instruction) in the data memory word as follows:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OV | OVM | INTM | 1 | 1 | 1 | 1 | ARP | 1 | 1 | 1 | 1 | 1 | 1 | 1 | DP |

See SST.

## Assembler Syntax:

$\begin{array}{llll}\text { Direct Addressing: } & {[<\text { label }>]} & \text { LT } & <\text { dma }> \\ \text { Indirect Addressing: } & {[<\text { label }>]} & \text { LT } & \left\{\left.{ }^{*}\right|^{*}+\left.\right|^{*}-\right\}[,<\text { ARP }>]\end{array}$
Operands: $\quad 0 \leq \mathrm{dma} \leq 127$
$\mathrm{ARP}=0$ or 1
Operation: $\quad(\mathrm{dma}) \rightarrow \boldsymbol{T}$


Indirect: | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | SEE SECTION 3.3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description: LT loads the T register with the contents of the specified data memory location.
Words: 1
Cycles: 1
Example: LT DAT24
or
LT * If current auxiliary register contains the value 24.


Note: LT is used to load the T register in preparation for a multiplication. See MPY, LTA, and LTD.

## Assembler Syntax:

Direct Addressing: [<label>] LTA <dma>
Indirect Addressing: [<label>] LTA $\quad\left\{\left.{ }^{*}\right|^{*}+\left.\right|^{*}-\right\}[,<A R P>]$
Operands: $\quad 0 \leq \mathrm{dma} \leq 127$
$\mathrm{ARP}=0$ or 1
Operation: $\quad(\mathrm{dma}) \rightarrow T$
$(\mathrm{ACC})+(\mathrm{P}) \rightarrow \mathrm{ACC}$

Encoding: | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Direct:


Indirect:

| 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | SEE SECTION 3.3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description: The contents of the specified data memory address are loaded into the $T$ register. Then, the P register, containing the previous product of the multiply operation, is added to the accumulator, and the result is stored in the accumulator.

Words: 1
Cycles: 1
Example: LTA DAT24
or
LTA * If current auxiliary register contains the value 24.

BEFORE INSTRUCTION


AFTER INSTRUCTION


Note: This instruction is a subset of the LTD instruction.

## Assembler Syntax:

Direct Addressing: [<label>] LTD <dma>
Indirect Addressing: [<label $>$ ] LTD $\quad\left\{\left.{ }^{*}\right|^{*}+\left.\right|^{*}-\right\}[,<$ ARP $>]$
Operands: $\quad 0 \leq \mathrm{dma} \leq 127$
ARP $=0$ or 1
Operation: $\quad(\mathrm{dma}) \rightarrow \mathrm{T}$

$$
(\mathrm{ACC})+(\mathrm{P}) \rightarrow \mathrm{ACC}
$$

$$
(\mathrm{dma}) \rightarrow \mathrm{dma}+1
$$

Encoding: $\begin{array}{lllllllllllllllll}15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

Direct: $\quad$| 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | $\begin{array}{c}\text { DATA MEMORY } \\ \text { ADDRESS }\end{array}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |

Indirect: | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | SEE SECTION 3.3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description: The Tregister is loaded with the contents of the specified data memory address. Then, the contents of the $P$ register are added to the accumulator. Next, the contents of the specified data memory address are transferred to the next higher data memory address.

Words: 1
Cycles: 1
Example: LTD DAT24
or
LTD * IF current auxiliary register contains the value 24.


Assembler Syntax: $\quad[$ label $>] \quad \operatorname{MAR} \quad\left\{\left.{ }^{*}\right|^{*}+\left.\right|^{*}-\right\}[,<$ ARP $>]$
Operands: $\quad$ ARP $=0$ or 1
Operation: Current auxiliary register is incremented, decremented, or remains the same. Auxiliary register pointer is loaded with the next ARP.

Encoding: $1 \begin{array}{llllllllllllllll} & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 \\ 0\end{array}$
Direct:


Indirect:

| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | SEE SECTION 3.3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description: This instruction utilizes the indirect addressing mode to increment/decrement the auxiliary registers and to change the auxiliary register pointer. It has no other effect.

Words: 1
Cycles: 1
Example: MAR *,1 Load ARP with 1.
MAR * - Decrement current auxiliary register (in this case, AR1) MAR ${ }^{*}+, 0 \quad$ Increment current auxiliary register (AR1), load ARP with 0.

Note: In the direct addressing mode, MAR is a NOP. Also, the instruction LARP is a subset of MAR (i.e., MAR *, 0 performs the same function as LARP 0 ).

```
Assembler Syntax:
    Direct Addressing: [<label>] MPY <dma>
    Indirect Addressing: [<label>] MPY { {* ** + * - }[,<ARP>]
```

Operands: $\quad 0 \leq \mathrm{dma} \leq 127$
ARP $=0$ or 1
Operation: $\quad(T) \times(d m a) \rightarrow P$


Indirect:

$$
\begin{array}{|llllllll|l|l|}
\hline 0 & 1 & 1 & 0 & 1 & 1 & 0 & 1 & 1 & \text { SEE SECTION } 3.3 \\
\hline
\end{array}
$$

Description: The contents of the T register are multiplied by the contents of the specified data memory address, and the result is stored in the P register.

Words: 1
Cycles: 1
Example: MPY DAT13
or
MPY * If current auxiliary register contains the value 13.


Note: During an interrupt, all registers except the P register can be saved. However, the TMS32010 has hardware protection against servicing an interrupt between an MPY or MPYK instruction and the following instruction. For this reason, it is advisable to follow MPY and MPYK with LTA, LTD, PAC, APAC, or SPAC.

No provisions are made for the condition of $>8000 \times>8000$. If this condition arises, the product will be $>\mathrm{C} 0000000$.

Assembler Syntax: [<label>] MPYK <constant>
Operands: $\quad(-212) \leqslant$ constant $<212$
Operation: (T) $x$ constant $\rightarrow P$
Encoding: $\begin{array}{lllllllllllllllll}15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 1 | 0 | 0 | 13-BIT CONSTANT |
| :--- | :--- | :--- | :--- |

Description: The contents of the T register are multiplied by the signed 13 -bit constant and the result loaded into the P register.

Words: 1
Cycles: 1
Example: MPYK - 9

BEFORE INSTRUCTION


AFTER INSTRUCTION


P $\square$

Note: No provision is made to save the contents of the $P$ register during an interrupt. Therefore, this instruction should be followed by one of the following instructions: PAC, APAC, SPAC, LTA, or LTD. Provision is made in hardware to inhibit interrupt during MPYK until the next instruction is executed.

Assembler Syntax: [<label>] NOP
Operands: None
Operation: None

| Encoding: | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Description: No operation is performed.
Words: 1
Cycles: 1
Example: NOP
Note: NOP is useful as a "pad" or temporary instruction during program development.

## Assembler Syntax:

Direct Addressing: $\quad[<$ label $>] \quad$ OR $<$ dma $>$
Indirect Addressing: [<label>] OR $\quad\left\{\left.{ }^{*}\right|^{*}+\left.\right|^{*}-\right\}[,<$ ARP $>]$
Operands: $\quad 0 \leq \mathrm{dma} \leq 127$
ARP $=0$ or 1
Operation: Zero. OR. high-order ACC bits: (dma). OR. low-order ACC bits $\rightarrow$ ACC


Description The low-order bits of the accumulator are ORed with the contents of the specified data memory address concatenated with all zeroes ORed with the high-order bits of the accumulator. The result is stored in the accumulator. The OR operation follows the truth table below.

| DATA MEMORY BIT | ACC BIT (BEFORE) | ACC BIT (AFTER) |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

Words: 1
Cycles: 1

## Example: OR DAT88

or
OR * Where current auxiliary register contains the value 88.

BEFORE INSTRUCTION


AFTER INSTRUCTION


Note: This instruction is useful for comparing selected bits of a data word.

## Assembler Syntax:

| Direct Addressing: | $[<$ label $>]$ | OUT | $<$ dma $>,<$ PA $>$ |
| :--- | :--- | :--- | :--- |
| Indirect Addressing: | $[<$ label $>]$ | OUT | $\left\{\left.{ }^{*}\right\|^{*}+\left.\right\|^{*}-\right\},<$ PA $>[,<$ ARP $>]$ |

Operands: $\quad 0 \leq \mathrm{dma} \leq 127$
$0 \leq \mathrm{PA} \leq 7$
$\mathrm{ARP}=0$ or 1
Operation: $\quad$ PA $\rightarrow$ address lines PA2-PA0 (dma) $\rightarrow$ data bus D15-D0

Encoding: $\quad 15 \begin{array}{llllllllllllllll} & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$
Direct

| 0 | 1 | 0 | 0 | 1 | PORT <br> ADDRESS | 0 | DATA MEMORY <br> ADDRESS |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: |

Indirect:

| 0 | 1 | 0 | 0 | 1 | PORT <br> ADDRESS | 1 | SEE SECTION 3.3 |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: |

Description: The OUT instruction transfers data from data memory to an external peripheral. The first cycle of this instruction places the port address onto address lines A2/PA2-AO/PAO. During the same cycle, WE goes low and the data word is placed on the data bus D15-D0.

Words: 1
Cycles: 2
Example: OUT 120,7 Output data word stored in memory location 120 to peripheral on port address 7.
OUT *,5 Output data word referenced by current auxiliary register to peripheral on port address 5 .

Notes: When the TMS32010 sends the port address onto the three LSBs of the address lines, the nine MSBs are set to zero.

The OUT instruction causes the $\overline{\mathrm{WE}}$ line to go low during the first clock cycle of this instruction's execution. $\overline{M E N}$ remains high during the first cycle.

Assembler Syntax: [<label>] PAC
Operands: None
Operation: $\quad(P) \rightarrow A C C$
Encoding: $\quad 15$

Description: The contents of the P register resulting from a multiply are loaded into the accumulator.
Words: 1
Cycles: 1
Example: PAC


Assembler Syntax: [<label>] POP
Operands: None
Operation: $\quad(T O S) \rightarrow$ ACC
$\begin{array}{llllllllllllllllll} & \text { Encoding: } & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description: The contents of the top of stack are loaded into the accumulator. The next element on the stack becomes the top of the stack.

Words: 1
Cycles: 2
Example: POP


Note: The 12 bits of the stack are put into the accumulator in bits 11 through 0, and bits 31 through 12 are zeroed. There is no provision to check stack underflow.

Assembler Syntax: [<label>] PUSH
Operands: None
Operation: $\quad(A C C) \rightarrow$ TOS
Encoding: $\quad \begin{array}{llllllllllllllll}15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description: The contents of the lower 12 bits (11-0) of the accumulator are pushed onto the top of the hardware stack.

Words: 1
Cycles: 2
Example: PUSH


Note: There is no provision for detecting a stack overflow. Therefore, if the stack is already full, the contents of the bottom stack element will be lost upon execution of PUSH.

Assembler Syntax: [<label>] RET
Operands: None
Operation: $\quad(T O S) \rightarrow P C$
Encoding: $\quad \begin{array}{llllllllllllllll}15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description: The top element is popped off of the stack and loaded into the program counter.
Words: 1
Cycles: 2

Example: RET


Note: This instruction is used in conjunction with CALL and CALA for subroutines.

## Assembler Syntax: [<label>] ROVM

Operand: None
Operation: $\quad 0 \rightarrow$ OVM
Encoding: $\quad 15$

Description: This instruction will reset the TMS32010 from the overflow mode it was placed in by the SOVM instruction. The overflow mode will set the accumulator and the ALU to their highest positive/negative value when an overflow occurs.

Words: 1
Cycles: 1

## Example: ROVM

Note: See SOVM.

Assembler Syntax:
Direct Addressing: $\quad[<$ label $>$ ] SACH $<$ dma $>$ [, <shift $>$ ]
Indirect Addressing: [<label>] SACH $\left\{\left.{ }^{*}\right|^{*}+\left.\right|^{*}-\right\}[,<$ shift $>[,<$ ARP $>]]$

| Operands: | $0 \leq \operatorname{dma} \leq 127$ |
| :--- | :--- |
|  | shift $=0,1$, or 4 |
|  | ARP $=0$ or 1 |

Operation: $\quad(A C C) \times 2-(16$-shift $) \rightarrow$ dma


Description: Store the upper half of the accumulator in data memory with shift. The shift can only be 0, 1 , or 4 .

Words: 1
Cycles: 1
Example: SACH DAT70,1
or
SACH *, 1 If current auxiliary register contains the value 70.


Notes: The SACH instruction copies the entire accumulator into a shifter. It then shifts this entire 32-bit number 0,1 , or 4 bits and copies the upper 16 bits of the shifted product into data memory. The accumulator itself remains unaffected.

For example, the following instruction sequence will store $>8$ F35 in data memory location DAT1. Location DAT2 contains the number $>$ A8F3. DAT3 contains $>5000$.

| ZALH | DAT2 | ACC $=>$ A8F30000 |
| :--- | :--- | :--- |
| ADDS | DAT3 | ACC $=>$ A8F35000 |
| SACH | DAT1,4 | DAT1 $=>8$ F35 |
|  |  | ACC $=>$ A8F35000 |

## Assembler Syntax:

$\begin{array}{llll}\text { Direct Addressing: } & {[<\text { label }>]} & \text { SACL } & <\text { dma }>[,<\text { shift }>] \\ \text { Indirect Addressing: } & {[<\text { label }>]} & \text { SACL } & \left\{\left.^{*}\right|^{*}+\left.\right|^{*}-\right\}[,<\text { shift }>[,<\text { ARP }>]\end{array}$
Operands: $\quad 0 \leq \mathrm{dma} \leq 127$
$A R P=0$ or 1
Shift $=0$
Operation: $\quad(\mathrm{ACC}$ bits 15 through 0$) \rightarrow \mathrm{dma}$


Description: Store the low-order bits of the accumulator in data memory.
Words: 1
Cycles: 1

## Example: SACL DAT71

or
SACL * If current auxiliary register contains the value 71.


Note: There is no shift associated with this instruction, although a shift code of zero MUST be specified if the ARP is to be changed.

Assembler Syntax:
Direct Addressing: [<label>] SAR <AR>,<dma>
Indirect Addressing: [<label>] SAR <AR>, $\left\{\left.{ }^{*}\right|^{*}+\left.\right|^{*}-\right\}[,<A R P>]$
Operands: $\quad 0 \leq \mathrm{dma} \leq 127$

$$
\mathrm{AR}=0 \text { or } 1
$$

$$
\mathrm{ARP}=0 \text { or } 1
$$

Operation: $\quad(A R) \rightarrow$ dma
Encoding: $\begin{array}{lllllllllllllllll}15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$
Direct:


Indirect:

| 0 | 0 | 1 | 1 | 0 | AUXILIARY <br> REGISTER | 1 | SEE SECTION 3.3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description: The contents of the designated auxiliary register are stored in the specified data memory location.

Words: 1
Cycles: 1
Example: SAR AR0,DAT101


## WARNING

Special problems arise when SAR is used to store the current auxiliary register with indirect addressing if autoincrement/decrement is used.
(continued)

| LARP | ARO |
| :--- | :--- |
| LARK | ARO, 10 |
| SAR | ARO, |

In this case, SAR ARO, * + will cause the value 11 to be stored in location 10. SAR ARO, * - will cause the value 9 to be stored in location 10.

Note: For more information, see LAR.

Assembler Syntax: [<label>] SOVM
Operands:
Operation:
Encoding:
None
$1 \rightarrow$ OVM

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |

Description: When placed in the overflow mode, the TMS32010 will set the accumulator and ALU to their highest positive/negative value if an overflow/underflow occurs. The highest positive value is $>$ 7FFFFFFF, and the lowest negative value is $>80000000$.

Words: 1
Cycles: 1
Example: SOVM

Assembler Syntax: [<label>] SPAC
Operands:
None
Operation:

$$
(A C C)-(P) \rightarrow A C C
$$

Encoding:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |

Description: The contents of the P register are subtracted from the contents of the accumulator, and the result is stored in the accumulator.

Words: 1
Cycles: 1
Example: SPAC

BEFORE INSTRUCTION


ACC $\quad 60$

AFTER INSTRUCTION
P $\quad 36$
ACC $\quad 24$

## Assembler Syntax:

Direct Addressing: [<label>] SST <dma>
Indirect Addressing: [<label>] SST $\quad\left\{\left.{ }^{*}\right|^{*}+\left.\right|^{*}-\right\}[,<$ ARP $>]$
Operands: $\quad 0 \leq \mathrm{dma} \leq 15$ ARP $=0$ or 1

Operation: status bits $\rightarrow$ specified data memory word on page 1

| Encoding: | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |  |  |
| ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Direct: | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | DATA MEMORY <br> ADDRESS |  |  |  |  |  |  |  |  |  |

Indirect:

| 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | SEE SECTION 3.3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description: The status bits are saved into the specified data memory address on page 1 .
Words: 1
Cycles: 1
Example: SST DAT1
or
SST *,1 IF current auxiliary register contains the value 1.

Note: This instruction is used to load the TMS32010's status bits after interrupts and subroutine calls. These status bits include the Overflow Flag (OV) bit, Overflow Mode (OVM) bit, Interrupt Mask (INTM) bit, Auxiliary Register Pointer (ARP) bit, and the Data Memory Page Pointer (DP) bit. These bits are stored (by the SST instruction) in the data memory word as follows:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OV | OVM | INTM | 1 | 1 | 1 | 1 | ARP | 1 | 1 | 1 | 1 | 1 | 1 | 1 | DP |

Note: See LST.

## Assembler Syntax:

Direct Addressing: [<label>] SUB <dma>[,<shift>]
Indirect Addressing: [<label>] SUB $\quad\left\{\left.^{*}\right|^{*}+\left.\right|^{*}-\right\}[,<$ shift $>[,<$ ARP $>]$ ]
Operands: $\quad 0 \leq$ shift $\leq 15$
$0 \leq$ dma $\leq 127$
ARP $=0$ or 1

Operation: $\quad(A C C)-\left[(d m a) \times 2^{\text {shift }}\right] \rightarrow A C C$

Direct:

| 0 | 0 | 0 | 1 | SHIFT | 0 | DATA MEMORY <br> ADDRESS |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |

Indirect:

| 0 | 0 | 0 | 1 | SHIFT | 1 | SEE SECTION 3.3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |

Description: Contents of data memory address are left-shifted and subtracted from the accumulator. During shifting, the low-order bits of data are zero-filled and the high-order bit is signextended. The result is stored in the accumulator.

Words: 1
Cycles: 1
Example: SUB DAT59
or
SUB * If current auxiliary register contains the value 59.


## Assembler Syntax:

$\begin{array}{llll}\text { Direct Addressing: } & {[<\text { label }>]} & \text { SUBC } & <\text { dma }> \\ \text { Indirect Addressing: } & {[<\text { label }>]} & \text { SUBC } & \left\{\left.^{*}\right|^{*}+\left.\right|^{*}-\right\}[,<\text { ARP }>]\end{array}$
Operands: $\quad 0 \leqslant$ dma $\leqslant 127$,
Operation: $\quad(\mathrm{ACC})-\left[(\mathrm{dma}) \times 2^{15}\right] \rightarrow$ adder output
If (high-order bits of adder output) $\geq 0$
Then (adder output) * $2+1 \rightarrow$ ACC
Else (ACC) $\times 2 \rightarrow$ ACC
Encoding: $\quad \begin{array}{lllllllllllllllll} & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

Direct: $\quad$| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | $\begin{array}{c}\text { DATA MEMORY } \\ \text { ADDRESS }\end{array}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |

Indirect: $\quad$| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | SEE SECTION 3.3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description: This instruction performs conditional subtraction which can be used for division in algorithms.

Words: 1
Cycles: 1
Note: The next instruction after SUBC cannot use the accumulator.

## Assembler Syntax:

Direct Addressing: [<label>] SUBH <dma>
Indirect Addressing: [<label >] SUBH $\quad\left\{\left.{ }^{*}\right|^{*}+\left.\right|^{*}-\right\}[,<$ ARP $>1$
Operands: $\quad 0 \leq \mathrm{dma} \leq 127$

$$
\text { ARP }=0 \text { or } 1
$$

Operation: $\quad(A C C)-\left[(d m a) \times 2^{16}\right] \rightarrow$ ACC
Encoding: $\begin{array}{lllllllllllllllll}15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$
Direct:

| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | DATA MEMORY <br> ADDRESS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |

Indirect:

| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | SEE SECTION 3.3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description: Subtract the contents of specified data memory location from the upper half of the accumulator. The result is stored in the accumulator.

Words: 1
Cycles: 1
Example: SUBH DAT33
or
SUBH * If current auxiliary register contains the value 33.


Note: The SUBH instruction can be used for performing 32-bit arithmetic.

## Assembler Syntax:

$$
\begin{array}{llll}
\text { Direct Addressing: } & {[<\text { label }>]} & \text { SUBS } & <\text { dma }> \\
\text { Indirect Addressing: } & {[<\text { label }>]} & \text { SUBS } & \left\{\left.^{*}\right|^{*}+\left.\right|^{*}-\right\}[,<\text { ARP }>]
\end{array}
$$

Operands: $\quad 0 \leq \mathrm{dma} \leq 127$

$$
\text { ARP }=0 \text { or } 1
$$

Operation: $\quad(A C C)-(d m a) \rightarrow A C C$
Encoding: $\begin{array}{lllllllllllllllll}15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

Direct: $\quad$| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | $\begin{array}{c}\text { DATA MEMORY } \\ \text { ADDRESS }\end{array}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |

Indirect:

| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | SEE SECTION 3.3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description: Subtract contents of a specified data memory location from accumulator with signextension suppressed. The data is treated as a 16 -bit positive integer rather than a two's complement integer.

Words: 1
Cycles: 1
Example: SUBS DAT61
or
SUBS * If current auxiliary register contains the value 61.


```
Assembler Syntax:
Direct Addressing: [<label>] TBLR <dma>
Indirect Addressing: [<label>] TBLR \(\left\{\left.{ }^{*}\right|^{*}+\left.\right|^{*}-\right\}[,<\) ARP \(>\) ]
```

Operands: $\quad 0 \leq d m a \leq 127$
ARP $=0$ or 1
Operation: $\quad(P C)+1 \rightarrow$ TOS
(ACC) $\rightarrow$ PC $\rightarrow$ address lines A11 through A0
data bus D15 through D0 $\rightarrow$ dma
(TOS) $\rightarrow$ PC
$\begin{array}{llllllllllllllllll}\text { Encoding: } & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

Direct: $\quad$| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | $\begin{array}{c}\text { DATA MEMORY } \\ \text { ADDRESS }\end{array}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |

Indirect: $\quad$| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | SEE SECTION 3.3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description: This instruction transfers a word from anywhere in program memory (i.e., internal ROM, external ROM, external RAM) to the specified location in data memory. The three-cycle instruction is as follows:

Prefetch: $\overline{M E N}$ goes low and the TBLR instruction opcode is fetched. The previous instruction is executing.

Cycle 1: $\quad \overline{M E N}$ goes low. The address of the next instruction is placed onto address bus, but data bus is not read. Program counter is pushed onto stack. Twelve LSBs of the accumulator contents are loaded into the program counter.

Cycle 2: $\quad \overline{M E N}$ goes low. Contents of program counter are buffered to address lines. Address memory location is read and is copied into specified RAM location. The new program counter is popped from the stack.

Cycle 3: $\overline{M E N}$ goes low. Next instruction opcode is prefetched.

Words: 1
Cycles: 3
Example: TBLR DAT4
TBLR * If current auxiliary register contains the value 4.
(Continued)


Note: This instruction is useful for reading coefficients that have been stored in program ROM, or timedependent data stored in RAM.

## Assembler Syntax:

$\begin{array}{llll}\text { Direct Addressing: } & {[<\text { label }>]} & \text { TBLW } & <\text { dma }> \\ \text { Indirect Addressing: } & {[<\text { label }>]} & \text { TBLW } & \left\{\left.^{*}\right|^{*}+\left.\right|^{*}-\right\}[,<\text { ARP }>]\end{array}$
Operands: $\quad 0 \leq \mathrm{dma} \leq 127$

$$
\mathrm{ARP}=0 \text { or } 1
$$

Operation: $\quad(\mathrm{PC})+1 \rightarrow \mathrm{TOS}$
(ACC) $\rightarrow$ PC $\rightarrow$ address lines A11 through A0
(dma) $\rightarrow$ data bus D15 through D0
(TOS) $\rightarrow$ PC

| Encoding: | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Direct: | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | DATA MEMORY <br> ADDRESS |  |  |  |  |  |  |  |  |  |

Indirect:

| 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | SEE SECTION 3.3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description: This instruction transfers a word from the specified location in data memory to a location in external program RAM. The three-cycle instruction is as follows:

Prefetch: $\overline{M E N}$ goes low and the TBLR instruction opcode is fetched. The previous instruction is executing.

Cycle 1: $\quad \overline{\mathrm{MEN}}$ goes low. The address of the next instruction is placed onto address bus, but data bus is not read. Program counter is pushed onto stack. Twelve LSBs of the accumulator contents are loaded into the program counter.

Cycle 2: $\quad \overline{W E}$ goes low. Contents of program counter are buffered to address lines. Contents of specified data memory address are placed on the data bus. The new program counter is popped off of stack.

Cycle 3: MEN goes low. Next instruction opcode is prefetched.

Words: 1
Cycles: 3
Example: TBLW DAT4
TBLW * If current auxiliary register contains the value 4.
(Continued)


Note: The TBLW and OUT instructions use the same external signals and thus cannot be distinguished when writing to program memory addresses 0 through 7.

## Assembler Syntax:

Direct Addressing: [<label>] XOR <dma> Indirect Addressing: [<label>] XOR $\left\{\left.{ }^{*}\right|^{*}+\left.\right|^{*}-\right\}[,<$ ARP $>]$

Operands: $\quad 0 \leq \mathrm{dma} \leq 127$
ARP $=0$ or 1
Operation: Zero. XOR. high-order ACC bits: (dma). XOR. low-order ACC bits $\rightarrow$ ACC

Encoding: $\begin{array}{lllllllllllllllll}15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$
Direct:

| 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | DATA MEMORY <br> ADDRESS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |

Indirect:

| 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | SEE SECTION 3.3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description: The low-order bits of the accumulator are exclusive-ORed with the specified data memory address and concatenated with the exclusive-OR of all zeroes and the high-order bits of the accumulator. The exclusive-OR operation follows the truth table below:

| DATA MEMORY BIT | ACC BIT (BEFORE) | ACC BIT (AFTER) |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Words: 1
Cycles: 1
Example: XOR DAT45
or
XOR * If current auxiliary register contains the value 45.

BEFORE INSTRUCTION45


ACC45

ACC


Note: This instruction is useful for toggling or setting bits of a word for high-speed control. Also, the one's complement of a word can be found by exclusive-ORing it with all ones.

## Assembler Syntax: [<label>] ZAC

Operands: None
Operation: $\quad 0 \rightarrow$ ACC
Encoding: $\begin{array}{lllllllllllllllll}15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description: The accumulator is cleared (zeroed).
Words: 1
Cycles: 1
Example: ZAC

BEFORE INSTRUCTION

$A C C$| $A$ | $F$ | $F$ | $F$ | $F$ | $F$ | $F$ | $F$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

AFTER INSTRUCTION

ACC | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Assembler Syntax:

Direct Addressing: [<label>] ZALH <dma>
Indirect Addressing: [<label>] ZALH $\quad\left\{\left.{ }^{*}\right|^{*}+\left.\right|^{*}-\right\}[,<$ ARP $>]$
Operands: $\quad 0 \leq \mathrm{dma} \leq 127$

$$
\mathrm{ARP}=0 \text { or } 1
$$

Operation: $\quad(\mathrm{dma}) \times \mathbf{2 d}^{16} \rightarrow \mathrm{ACC}$

Encoding: |  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Direct: $\quad$| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | $\begin{array}{c}\text { DATA MEMORY } \\ \text { ADDRESS }\end{array}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |

Indirect:

| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | SEE SECTION 3.3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description: ZALH clears the accumulator and loads the contents of the specified data memory location into the upper half of the accumulator. The lower half of the accumulator remains clear.

Words: 1
Cycles: 1

## Example: ZALH DAT29

or
ZALH * If current auxiliary register contains the value 29.


Note: ZALH can be used for implementing 32-bit arithmetic.

## Assembler Syntax:

Direct Addressing: [<label>] ZALS <dma>
Indirect Addressing: [<label>] ZALS $\quad\left\{\left.^{*}\right|^{*}+\left.\right|^{*}-\right\}[,<$ ARP $>]$
Operands: $\quad 0 \leq \mathrm{dma} \leq 127$
$\mathrm{ARP}=0$ or 1
Operation: $\quad(\mathrm{dma}) \rightarrow \mathrm{ACC}$
Encoding: $\begin{array}{lllllllllllllllll} & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

Direct: | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | $\begin{array}{c}\text { DATA MEMORY } \\ \text { ADDRESS }\end{array}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |

Indirect: $\quad$| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | SEE SECTION 3.3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description: Clear accumulator and load contents of specified data memory location into lower half of the accumulator. The data is treated as a 16 -bit positive integer rather than a two's complement integer. Therefore, there is no sign-extension as with the LAC instruction.

## Words: 1

Cycles: 1
Example: ZALS DAT22
or
ZALS * If current auxiliary register contains the value 22.


Notes: The following routine reveals the difference between the ZALS and the LAC instruction. Data memory location 1 contains the number $>$ FA37.

| ZALS | DAT1 | (ACC) $=>$ 0000FA37 <br> Zero ACC |
| :--- | :--- | :--- |
| LAC | DAT1 | $($ ACC $)=>$ FFFFFA37 |

ZALS is useful for 32-bit arithmetic operations.

METHODOLOGY FOR APPLICATION DEVELOPMENT

I

## 4. METHODOLOGY FOR APPLICATION DEVELOPMENT

### 4.1 OUTLINE OF DEVELOPMENT PROCESS

A number of development tools are required for designing a system with a microprocessor. This section describes the facilities which are available for the TMS32010 and illustrates how to use them for developing an application. A typical application development flowchart is shown in Figure 4-1.


FIGURE 4-1 - FLOWCHART OF TYPICAL APPLICATION DEVELOPMENT

After defining the specifications of the system, the designer should draw a flowchart of the software and a block diagram of the hardware. The processor's performance is then evaluated to determine the feasibility of implementing the algorithm via the TMS32010 Evaluation Module. The full algorithm is coded using assembly language. The program is assembled and then verified using the XDS/320 Macro Assembler and Linker and, optionally, the XDS/320 Simulator. Several iterations of the program are usually required to correctly code the algorithm. The verified program is integrated into the hardware, and the prototype system is debugged by using the XDS/320 Emulator.

### 4.2 DESCRIPTION OF DEVELOPMENT FACILITIES

Five development facilities aid in the design and implementation of TMS32010 applications. Each of the following five development facilities provides a tool for one of the steps involved in developing an application:

- The TMS32010 Evaluation Module is used to appraise the performance of the processor. A software library capability is used to simplify and standardize code development.
- The XDS/320 Assembler and Linker translates an assembly language program into a loadable object module.
- The XDS/320 Simulator accepts downloaded object code and executes the program via a simulated TMS32010 in a debug mode, thus allowing software debug before attempting hardware debug.
- The XDS/320 Emulator integrates the processor into the hardware design by providing a means to debug both software and hardware together.


### 4.2.1 TMS32010 Evaluation Module

The TMS32010 Evaluation Module (EVM) is a single board which enables a user to determine inexpensively if the TMS32010 meets the speed and timing requirements of his application. The EVM is a stand-alone module which contains all the tools necessary to evaluate the TMS32010.

Communication to a host computer and to several peripherals is provided on the EVM. Dual EIA ports allow the EVM to be connected to a terminal and a host computer. The EVM can also be configured with a line printer on one port; the other port is connected to either a terminal or a host computer. As either the host computer or the terminal feeds the assembly language program to the EVM, the EVM assembles the code. A built-in cassette tape interface can also be used to save code on tape to be reloaded at a later time. An EPROM programmer is also provided for saving code. Alternatively, code can be executed directly by the EVM through its target connector.

The EVM can accept either source or object code from a host computer or terminal. A line-oriented text editor, an assembler which permits symbolic addressing of memory locations, and a reverse assembler that changes machine code back into assembly language instructions are provided for programming ease. The debug mode gives access to all of the TMS32010's registers and memory. Eight breakpoints on program addresses and the ability to single-step program execution have been incorporated for monitoring device operation.

### 4.2.2 XDS/320 Macro Assembler/Linker

The XDS/320 Macro Assembler translates TMS32010 assembly language into executable object code. The assembler allows the programmer to work with mnemonics rather than hexadecimal machine instructions and to reference memory locations with symbolic addresses. This allows software to be designed more efficiently and reliably.

The XDS/320 Macro Assembler supports macro calls and definitions along with conditional assembly. It provides the user with a comprehensive set of error diagnostics. The XDS/320 Macro Assembler produces a listing and an object file, and will optionally print a symbol table/crossreference listing.

Assembler directives which affect program assembly are provided for the user. Some directives affect the location counter and make sections of the program relocatable. Constants for data and text are defined by using directives. Symbols defined in one assembly can be used in another assembly with the REF and DEF directives. These external symbols allow separate modules to be linked together.

The XDS/320 Linker permits a program to be designed and implemented in separate modules which will later be linked together to form the complete program. This allows the same modules (i.e., a filter module) to be used in many programs. The linker assigns values to relocatable code, creating an object file which can be executed by the simulator or emulator.

The linker resolves external definitions and references from different assemblies, and thereby links several modules together. More than one assembly may be linked together to create a module which may be linked again to the main program. An intermediate partial linkage does not require that all external references be resolved, but in the final linking process, there should be no unresolved references. Another function of the linker is to assign absolute values to relocatable code. The final output of the linker can then be loaded into either the simulator or the emulator.

A source code macro library can be maintained in a directory to be assembled with the main program. This allows commonly used routines to be accessed by more than one program and to be used to decrease program development time. The mnemonics are macro calls which expand into assembly code.

The macro library typically should contain user-defined macros and the macros defined in Section 7. These macros simplify the generation of an assembly language program. Examples include comparing a word in memory to a word in the accumulator, shifting right, and moving numbers between registers.

The XDS/320 Macro Assembler and Linker are currently available on several host computers, including the TI990(DX10) VAX(VMS) and IBM MVS and CMS operating systems. Currently in development is software to support the VAX(UNIX), DEC PDP11(RSX), IBM PC(DOS) and TI professional computer (DOS) operating system. Contact your local TI representative for availability or further details.

### 4.2.3 XDS/320 Simulator

The XDS/320 Simulator is a software program that simulates operation of the TMS32010 to allow program verification. The debug mode enables the user to monitor the state of the simulated TMS32010 while the program is executing.

The simulator program uses the TMS32010 object code, produced by the XDS/320 Macro Assembler/ Linker. Input and output files may be associated with the port addresses of the I/O instructions in order to simulate I/O devices which will be connected to the processor. The interrupt flag can be set periodically at a user-defined interval for simulating an interrupt signal. Before initiating program execution, breakpoints may be defined, and the trace mode set up.

During program execution, the internal registers and memory of the simulated TMS32010 are modified as each instruction is interpreted by the host computer. Execution is suspended when either 1) a breakpoint or error is encountered, 2) the step count goes to zero, or 3) a branch to 'self' is detected. Once program execution is suspended, the internal registers and both program and data memories can be inspected and/or modified. The trace memory can also be displayed. A record of the simulation session can be maintained in a journal file, so that it may be replayed to regain the same machine state during another simulation session.

The XDS/320 Simulator is currently available for the VAX(VMS).

### 4.2.4 XDS/320 Emulator

The XDS/320 Emulator is a self-contained system that has all the features necessary for real-time in-circuit emulation. This allows integration of the user hardware and software in the debug mode. Three EIA ports have been provided on the emulator to interface with a host system. The first EIA port provides a connection for a computer, the second port for a terminal, and the third port for a printer or a PROM programmer. Using a standard EIA port, the object file produced by the macro assembler/linker can be downloaded into the emulator, which can then be controlled through a terminal. In addition, source code can be downloaded to the emulator. A line-by-line assembler with forward and reverse referencing labels is provided on the XDS to assemble the source.

A pin-compatible target connector plugs into the TMS32010 socket to enable real-time emulation. Three clock options are available. First, a $20-\mathrm{MHz}$ clock is available on the emulator. In addition, an external clock source can be used by attaching a crystal to the target connector, or by connecting a signal generator to the emulator.

The emulator operates in one of three memory modes: 1) software development mode, 2) microcomputer mode, or 3) microprocessor mode. In the software development mode, the entire 8 K bytes of program memory reside within the emulator. In the microcomputer mode, 3 K bytes reside within the emulator while 5 K bytes reside on the target system. The microprocessor mode is used when all 8 K bytes of program memory exist on the target system.

By setting breakpoints based on internal conditions or external events, execution of the user's program can be suspended and control given to the XDS monitor. While in the monitor, all registers and memory locations can be inspected and modified. Single-step execution is also available. A single read or write to an I/O port can be performed to test peripheral devices in the prototype system. Full trace capabilities at full speed and a reverse assembler that translates machine code back into assembly instructions are also included to increase debugging productivity.

### 4.3 APPLICATION DEVELOPMENT PROCESS EXAMPLE

The design and implementation of a TMS32010-based discrete-time filter is presented below to illustrate the development process. The filter design is derived from the system specification, using digital signal processing theory. A macro library is used to help code the program. The assembler and simulator verify that the program executes the filter properly. The processor is then integrated into the prototype system by using the emulator.

### 4.3.1 System Specification

Table 4-1 defines the specifications of the discrete-time filter.

TABLE 4-1 - FILTER SPECIFICATIONS

| PARAMETER | VALUE | UNIT |
| :--- | :---: | :---: |
| Sample frequency $\left(f_{s}\right)$ | 10 | kHz |
| Corner frequency $\left(\mathrm{f}_{\mathrm{co}}\right)$ | 2 | kHz |
| Attenuation at $\mathrm{f}=\mathrm{f}_{\mathrm{co}}$ | -2 | dB |
| Attenuation at $\mathrm{f}=1.2 \mathrm{f}_{\mathrm{co}}$ | -15 | dB |
| Passband ripple | $\pm 1.5$ | dB |

### 4.3.2 System Design

The equation for the above discrete-time filter was derived as follows:

$$
\begin{aligned}
\mathrm{y}(\mathrm{n}) & =-.2302699 \times(\mathrm{n})+.1559177 \times(\mathrm{n}-1)+.2211667 \times(\mathrm{n}-2)+.1119031 \times(\mathrm{n}-3) \\
& -.1124507 \times(\mathrm{n}-4)-.1485743 \times(\mathrm{n}-5)+.2046856 \times(\mathrm{n}-6)+.7409326 \times(\mathrm{n}-7) \\
& +1.0 \times(\mathrm{n}-8)+.7409326 \times(\mathrm{n}-9)+.2046856 \times(\mathrm{n}-10)-.1485743 \times(\mathrm{n}-11) \\
& -.1124507 \times(\mathrm{n}-12)+.1119031 \times(\mathrm{n}-13)+.2211667 \times(\mathrm{n}-14) \\
& +.1559177 \times(\mathrm{n}-15)-.2302699 \times(\mathrm{n}-16) .
\end{aligned}
$$

where $x(n)$ is the current sample, $x(n-1)$ is the sample from the previous period,
$\downarrow$
$x(n-16)$ is the sample from the previous 16 th period.

### 4.3.3 Code Development

The TMS32010 software development cycle is generally a three-step process for the purpose of translating the filter equation into TMS32010 assembly language. First, a flowchart of the program is drawn. Then, the example is coded in a high-level language, FORTRAN, to provide structure and to test if the algorithm is correct before implementing it in assembly language. Finally, the program is coded and tested in assembly language using some of the macro library routines.

### 4.3.3.1 Discrete-Time Filter Flowchart

Figure 4-2 is a flowchart for the software implementation of the discrete-time filter.


FIGURE 42 - FLOWCHART OF FILTER IMPLEMENTATION

The following FORTRAN program implements the specified digital filter and provides 1000 outputs.

PROGRAM FILTER

```
\(\begin{aligned} & C \\ & C\end{aligned} y(n)=-.2302699 x(n)+.1559177 x(n-1)+.2211667 x(n-2)+.1119031 x(n-3)\)
\(C \quad-.1124507 x(n-4)-.1485743 x(n-5)+.2046856 x(n-6)+.7409326 x(n-7)\)
\(\mathrm{C}+1.0 \mathrm{x}(\mathrm{n}-8)+.7409326 \mathrm{x}(\mathrm{n}-9)+.2046856 \mathrm{x}(\mathrm{n}-10)-.1485743 \mathrm{x}(\mathrm{n}-11)\)
C \(-.1124507 x(n-12)+.1119031 x(n-13)+.2211667 x(n-14)\)
\(C+.1559177 x(n-15)-.2302699 x(n-16)\).
C
        REAL*4 X(17) , CX(17), Y
C
C Initialize the constants for the filter equation
C
            DATA CX /-.2302699,.1559177,.2211667,.1119031,-.1124507,
            \(1-\)-.1485743,.2046856,.7409326,1.0,.7409326,
            1 . 2046856,-.1485743,-.1124507,.1119031,.2211667,
            1 .1559177,-.2302699/
```

```
C
```

C
I = 0
I = 0
100
100
I = I + I
I = I + I
C
C
C Input sampled data
C Input sampled data
C
C
READ (55,110) IX
READ (55,110) IX
110 FORMAT (I6)
110 FORMAT (I6)
X(1) = IX
X(1) = IX
C
C
C Filter data
C Filter data
C
C
Y = 0
Y = 0
DO J = 1,17
DO J = 1,17
Y = Y + CX(J)\starX(J)
Y = Y + CX(J)\starX(J)
END DO
END DO
C
C
C Shift data to new variables
C Shift data to new variables
C
C
DO J = 16,1,-1
DO J = 16,1,-1
X(J) = X(J-1)
X(J) = X(J-1)
END DO
END DO
C
C
C Output filtered data
C Output filtered data
C
C
TYPE *,Y
TYPE *,Y
C
C
IF (I .LE. 1000) GO TO 100
IF (I .LE. 1000) GO TO 100
200 END

```
    200 END
```

4

### 4.3.3.3 Assembly Language Program Using Relocatable Code

The same discrete-time filter can be implemented in TMS32010 assembly language using relocatable code. The FORTRAN program should not be directly translated into assembly language. Assembly language code can be made more efficient than the FORTRAN implementation by taking advantage of the processor's architecture. The assembly language implementation of the FORTRAN program is described in the following paragraphs.

Two library macros (PROG and MAIN) have been used in the example program to simplify the coding process and to standardize the program structure. One advantage of using macros for standardizing program structure is that different programmers can easily trade relocatable modules if they have used the same structure. The PROG macro begins the module with an IDT directive. This directive gives the module a name to be used later during link and also initializes some values in the assembler's symbol table. The macro MAIN labels the beginning of the main routine, initializes the constants ONE and MINUS, and defines the variables XRO and XR1.

The coefficients in the equation are converted to integer arithmetic for this program. To maintain a maximum amount of accuracy, the coefficients should be factored by $2^{* *}-15$, which will create a 015 number. After factoring the filter equation, it becomes:

$$
\begin{aligned}
y(n) & =[-7545 \times(n)+5109 \times(n-1)+7247 \times(n-2)+3667 \times(n-3) \\
& -3685 \times(n-4)-4868 \times(n-5)+6707 \times(n-6)+24279 \times(n-7) \\
& +32767 \times(n-8)+24279 \times(n-9)+6706 \times(n-10)-4868 \times(n-11) \\
& -3685 \times(n-12)+3667 \times(n-13)+7247 \times(n-14)+5109 \times(n-15) \\
& -7545 \times(n-16)]^{* 2 * *}-15 .
\end{aligned}
$$

Contants are listed in program memory in a table so as to define the coefficients in data memory. Constants are then read into data memory using the TBLR instruction. The user loads a one in the T register to access the table. The MPYK instruction puts the address of the table into the P register. Then, the PAC instruction loads it into the accumulator. A loop is set up to move all of the constants into data memory.

The BIO pin is connected to the FIFO empty line. A BIOZ instruction is used to synchronize the external hardware with the program. As long as the FIFO buffer is empty, the processor polls the device until data is available.

The sampled data is read into data memory, and the filter equation is calculated. If the equation is coded in a loop, both of the auxiliary registers must be used as pointers. By starting one of the lists at location zero in data memory, the pointer for that list can also be used as the loop counter. The calculation time can be reduced by a factor of two if the equation is implemented using straight-line code. The user must decide whether program size or execution time is more important in his application.

The data is shifted in memory as the equation is computed, making a separate loop to do the shift operation unnecessary. A 0.5 is added to the result to round up the number before storing the result. The output is written to a D/A converter. Then the whole process is repeated.

The following assembly language program implements the digital filter:

```
    The MLIB directive is used to reference a file containing the
    source code for the two macros, PROG and MAIN.
    MLIB 'MACRO.SRC'
    PROG FLTR
    REAL 4 X(17),CX(17),Y
    DSEG BEGIN DATA SEGMENT
    BSS 16 16 WORDS NAME X1
X17 BSS 1 1 WORD NAME X17
CX1 BSS 16 16 WORDS NAME CX1
CX17 BSS 1 1 WORD NAME CXI7
```



```
        BANZ LOOP
    APAC
Round up
    ADD ONE,14
Output results
SACH Y,1
OUT Y,PA1
B WAIT
```


### 4.3.3.3.1 Assembler Output

The XDS/320 Macro Assembler requires a source file which contains the assembly language program. Two output files are created by the assembler. One output file is a listing file that prints the object code and the source statement for each instruction. The other output file contains the object code in standard 990 tagged format. The listing file for the filter program is shown below, although certain comment statements have been deleted. Object code followed by an apostrophe indicates that the code is relocatable (i.e., the B FLTR statement).



```
0067 0068 * X17 is the data memory address of X(17).
0069 * CX17 is the data memory address of CX(17).
0070
0 0 7 1 0 0 2 6 7 0 1 0
```



```
0 0 7 3 0 0 2 7 ~ 7 1 2 1 ~ L A R K ~ A R 1 , C X 1 7
0 0 7 4 0 0 2 8 ~ 7 F 8 9
0075 0029 6A91
0076 002A 6D90
0077 002B 6B81
0078 002C 6D90
0079 002D F400
    002E 002B'
0080 002F 7F8F
0081 *
0 0 8 2 ~ * ~ * ~ R o u n d ~ u p
0 0 8 3 ~ * ~
0 0 8 4 ~ 0 0 3 0 ~ 0 E 2 3 " ~ A D D ~ O N E , 1 4 ~
0085 *
0086 *
0 0 8 7 ~ * ~
0 0 8 8 0 0 3 1 ~ 5 9 2 2 " ~ S A C H ~ Y , 1 ~
00890032 4922" OUT Y,PA1
0 0 9 0 0 0 3 3 ~ F 9 0 0 ~ B ~ W A I T ~
THE FOLLOWING SYMBOLS ARE UNDEFINED
    *+
    *_
    $$LAB
    *
NO ERRORS, NO WARNINGS
```

Although the symbols above are undefined, this is a natural result of the macros used and should be ignored.

The following example is the tagged object code produced by the XDS/320 Assembler. The tags are used by the linker when it is producing a link module.

TAGGED OBJECT CODE


### 4.3.3.3.2 Program Linkage

The linker must be executed even if the program is contained in a single module. The control file required by the linker specifies the task name, defines the starting location for the data and program
segments, and indicates the object files to be linked. The control file which was used to link the example program is as follows:

FORMAT ASCII
TASK DEV
PROGRAM $>0000$
DATA > 0000
INCLUDE S4USR.LVK111 .FLTR.OBJ
END
Two files are produced by the linker. The linked object file is an output file containing the load module. The link listing file is an output file containing a listing of the command control file, a map of the segments and modules which were linked, and a cross-reference listing of the externally defined variables. The link listing file and the linked object file are shown below. The object file can be loaded into the simulator or emulator for program debugging.

## LINK LISTING FILE



| NUMBER OF WARNINGS MESSAGES PRINTED | $=1$ |  |
| :--- | :--- | :--- |
| NUMBER OF RECORDS FOR MODULE DEV | $=$ | 6 |
| TOTAL CARDS PRINTED | $=$ | 6 |
| 大オ大＊LINKING COMPLETED | $2 / 21 / 83$ | $9: 29: 34$ |

The following object file is an output produced by the linker：

## LINKED OBJECT FILE



## 4．3．3．4 Assembly Language Program Using Absolute Code

Through the use of the macros，PROG and MAIN，the above program is well structured and relocatable．During link time，the program and data memory locations for the coefficient CX （i．e．， the value for the constant COEF），the data memory location of the variable $X$ ，and the program memory location of the MAIN program，FLTR，can be established．

In contrast to the relocatable code approach is one that uses absolute code．Although the use of absolute code makes it somewhat easier to write a single program，this program is not relocatable． The same program that was coded in relocatable code in Section 4．3．3．3 is shown below coded in absolute code．

SOURCE FILE


|  | LARK | AR0,16 |
| :---: | :---: | :---: |
|  | LARK | AR1,0 |
| * |  |  |
| RCONST | LARP | 1 |
|  | TBLR | ${ }_{+}$, ARO |
|  | ADD | ONE |
|  | BANZ | RCONST |
| * |  |  |
| $\begin{aligned} & \text { WAIT } \\ & \underset{\star}{ } \end{aligned}$ | BIOZ | WAIT |
|  | IN | X1, PA0 |
| * |  |  |
|  | LARK | ARO, X17 |
|  | LARK | AR1, CX17 |
|  | ZAC |  |
|  | LT | *-, AR1 |
|  | MPY | *-, ARO |
| * |  |  |
| LOOP | LTD | *,AR1 |
|  | MPY | *-, ARO |
|  | BANZ | LOOP |
|  | APAC |  |
| * |  |  |
|  | ADD | ONE, 14 |
| * |  |  |
|  | SACH | Y,1 |
|  | OUT | Y, PA1 |
|  | B | WAIT |

Below is the listing file for this program using absolute code.


```
0 0 2 7 ~ * ~
0028 000C 6881
0029 000D 67A0
0030 000E 007F
0031 000F F400
    0010 000C
0 0 3 2 ~ * ~
0 0 3 3 0 0 1 1 ~ F 6 0 0 ~ W A I T ~ B I O Z ~ W A I T ~
    00120011
0034
0 0 3 5 0 0 1 3 4 0 1 1
0036
0 0 3 7 0 0 1 4 7 0 2 1
0 0 3 8 0 0 1 5 7 1 1 0
0 0 3 9 0 0 1 6 ~ 7 F 8 9
0 0 4 0 0 0 1 7 ~ 6 A 9 1
0041 0018 6D90
0 0 4 2
0043 0019 6B81
0044 001A 6D90
0045 001B F400
    001C 0019
0046 001D 7F8F
0 0 4 7
0048 001E 0E7F
0 0 4 9
0050 001F 5922
0 0 5 1 0 0 2 0 4 9 2 2
0052 0021 F900
    0022 0011
0 0 5 3 0 0 2 3
0 0 5 4 0 0 2 3
NO ERRORS, NO WARNINGS
```

!

PROCESSOR RESOURCE MANAGEMENT

## 5. PROCESSOR RESOURCE MANAGEMENT

### 5.1 FUNDAMENTAL OPERATIONS

An understanding of how to use the instructions to perform common tasks is necessary in order to make efficient use of the instruction set. The following sections discuss implementations of some fundamental operations using the TMS32010 instruction set.

### 5.1.1 Bit Manipulation

A specified bit of a word from data memory can either be set, cleared, or tested. Such bit manipulations are accomplished by using the built-in shifter and the logic instructions, AND, OR, and XOR. In the first example, operations on single bits are performed on the data word VALUE. In this and the following examples, data memory location ONE contains the value 1 and MINUS contains the value-1 (all bits set).
大

* Clear bit 5 of data memory location VALUE

|  | LAC | ONE, 5 | ACC $=>00000020$ |
| :---: | :---: | :---: | :---: |
|  | XOR | MINUS | Invert accumulator; ACC = >0000FFDF |
|  | AND | VALUE | Bit 5 of VALUE is zeroed |
|  | SACL | VALUE |  |
| * | 12 | VALUE |  |

$\begin{array}{lll}\text { LAC } & \text { ONE,12 } & \text { ACC }=>00001000 \\ \text { OR } & \text { VALUE } & \text { Bit } 12 \text { of VALUE is set }\end{array}$
SACL VALUE

* Test bit 3 of VALUE
$\begin{array}{ll}\text { LAC } & \text { ONE, } 3 \\ \text { AND } & \text { VALUE }\end{array}$
$\mathrm{ACC}=>00000008$
AND VALUE Test bit 3 of VALUE
BZ BIT3Z Branch to BIT3Z if bit is clear

More than one bit can be set, cleared, or tested at one time if the necessary mask exists in data memory. In the next example, the six low-order bits in the word VALUE are cleared if MASK contains the value 127.
*

* Clear lower six bits of VALUE
* 

| LAC | MASK | ACC $=>0000003 \mathrm{~F}$ |
| :--- | :--- | :--- |
| XOR | MINUS | Invert accumulator; ACC $=>0000 \mathrm{FFCO}$ |
| AND | VALUE | Clear lower six bits |
| SACL | VALUE |  |

### 5.1.2 Data Shift

There are two types of shifts: logical and arithmetic. A logical shift is implemented by filling the empty bits to the left of the MSB with zeros, regardless of the value of the MSB. An arithmetic shift fills the empty bits to the left of the MSB with ones if the MSB is one, or with zeros if the MSB is zero. The second type of bit padding is referred to as sign extension.

The hardware shift which is built into the ADD, SUB, and LAC instructions performs an arithmetic left shift on a 16 -bit word. This feature can also be used to peform right shifts. A right shift of $\mathbf{n}$ is implemented by peforming a left shift of $16-n$ and saving the upper word of the accumulator.

The first example performs an arithmetic right shift of seven on a 16 -bit number in the accumulator.

| SACL | TEMP | Move number to memory |
| :--- | :--- | :--- |
| LAC | TEMP,9 | Shift left $(16-7)$ |
| SACH | TEMP | Save high word in memory |
| LAC | TEMP | Return number back to accumulator |

The second example performs a logical right shift of four on a 32 -bit number stored in the accumulator. The 32 -bit results of the shift are then stored in data memory. In this example, the accumulator initially contains the hex number > 9D84C1B2. The variables, SHIFTH and SHIFTL, will receive the high word ( $>09 \mathrm{D8}$ ) and low word ( $>4$ C1B) of the shifted results.

```
*
* Shift the lower word
    SACH SHIFTH
    SACL SHIFTL
    LAC SHIFTL,12
    SACH SHIFTL
        LAC MINUS,12
*
* * Shift the upper word
*
\begin{tabular}{ll} 
SACH & SHIFTH \\
SACL & SHIFTL \\
LAC & SHIFTL, 12 \\
SACH & SHIFTL \\
LAC & MINUS,12 \\
XOR & MINUS \\
AND & SHIFTL
\end{tabular}
\begin{tabular}{ll} 
ADD & SHIFTH,12 \\
SACL & SHIFTL \\
SACH & SHIFTH \\
LAC & MINUS,12 \\
XOR & MINUS \\
AND & SHIFTH \\
SACL & SHIFTH
\end{tabular}
```

        \(\begin{array}{ll}\text { LAC } & \text { MINUS,12 } \\ \text { XOR } & \text { ACC }=>\text { FFFFFOFF }\end{array}\)
        AND SHIFTL \(\quad \mathrm{ACC}=>00000 \mathrm{C} 1 \mathrm{~B}\)
    ```
    SHIFTH = >9D84 Initial values
SHIFTL = >C1B2
ACC = > FC1B2000
SHIFTL = >FC1B
ACC = >FFFFFOOO
```

```
ACC = >F9D84C1B
SHIFTL = >4C1B Final low-order value
SHIFTH = >F9D8
ACC = >FFFFF000
ACC = >FFFFOFFF
ACC = >000009D8
SHIFTH = >09D8
Final high-order value
```

An arithmetic right shift of four can be implemented using the same routine as shown above, except with the last four lines omitted.

### 5.1.3 Fixed-Point Arithmetic

Computation on the TMS32010 is based on a fixed-point two's complement representation of numbers. Each 16 -bit number is evaluated with a sign bit, i integer bits, and $15-\mathrm{i}$ fractional bits. Thus the number:

has a value of 2.625. This particular number is said to be represented in a 08 format ( 8 fractional bits). Its range is between -128 (1000000000000000) and 127.996 ( 0111111111111111 ). The fractional accuracy of a Q 8 number is about . 004 (one part in $2{ }^{* * 8}$ or 256 ).

Although particular situations (e.g., a combination of dynamic range and accuracy requirements) must use mixed notations, it is more common to work entirely with fractions represented in a 015 format or integers in a 00 format. This is especially true for signal processing algorithms where multiply-accumulate operations are dominant. The result of a fraction times a fraction remains a fraction, and the result of an integer times an integer remains an integer. No overflows are possible.

The difficulty comes during accumulations of the resulting products. In these situations, the programmer must understand the physical process which underlies the mathematics in order to take care of potential overflow conditions. The following sections discuss some of the techniques involved in using this kind of number representation.

### 5.1.3.1 Multiplication

There are a wide variety of situations which might be encountered when multiplying two numbers. Three of these scenarios are illustrated below:

> CASE I -- FRACTION * FRACTION
> Q15 * Q15 = Q30
> $0100000000000000=0.5$ in 015 notation
> $* 0100000000000000=0.5$ in 015

```
00,010000000000000000000000000000 = 0.25 in O30
```

Note: Two sign bits remain after the multiply.

Generally, the programmer will not want to maintain full precision. In fact, he will probably want to save a single-precision (16-bit) result. Unfortunately, the upper half of the result does not contain a full 15 bits of fractional precision since the multiply operation actually creates a second sign bit. In order to recover that precision, the product must be shifted left by one bit. The following code excerpt illustrates an implementation of this example:

| LT | OP1 | OP1 $=>4000(0.5$ in Q15) |
| :--- | :--- | :--- |
| MPY | OP2 | OP2 $=>4000(0.5$ in Q15) |
| PAC |  |  |
| SACH | ANS 1 | ANS $=>2000(0.25$ in Q15) |

The MPYK instruction in the TMS320 will allow the programmer the ability to multiply by a 13 -bit signed constant. In fractional notation, this means he can multiply a 015 number by a 012 number. This case requires the programmer to shift the resulting number left by four bits to maintain full precision.

| LT | OP1 | OP1 $=>4000(0.5$ in Q15) |
| :--- | :--- | :--- |
| MPYK | 2048 | OP2 $=>0800(0.5$ in Q12) |
| PAC |  |  |
| SACH | ANS,4 | ANS $=>2000(0.25$ in Q15) |



Note: In this case, the extra sign bit does not come into play, and the desired product is entirely in the lower half of the product. The following program illustrates this example.

```
LT OP1 OP1 = >0011 (17 in Q0)
MPY OP2 OP2 = >0005 ( }5\mathrm{ in Q0)
PAC
SACL ANS ANS = >0055 (85 in Q0)
```


## CASE III -- MIXED NOTATION

$$
\mathrm{Q} 14{ }^{*} \mathrm{Q} 14=\mathrm{O} 28
$$

$$
0110000000000000=1.50 \text { in } 014
$$

$$
\text { * } 0011000000000000=0.75 \text { in } \mathrm{Q} 14
$$

```
\(0001,0010000000000000000000000000=1.125\) in 028
    decimal point
```

The maximum magnitude of a Q14 number is just under two. Thus, the maximum magnitude of the product of two Q14 numbers is four. Two integer bits are required to allow for this possibility, leaving a maximum precision for the product of 13 bits. In general, the following rule applies:

The product of a number with $i$ integer bits and $f$ fractional bits and a second number with $j$ integer bits and $g$ fractional bits will be a number with $(i+j)$ integer bits and $(f+g)$ fractional bits. The highest precision possible for a 16-bit representation of this number will have ( $\mathbf{i}+\mathbf{j}$ ) integer bits and ( $15-\mathrm{i}-\mathrm{j}$ ) fractional bits.

If, however, the programmer has a prior knowledge of the physical system which is being modelled, he may be able to increase the precision with which the number is modelled. For example, if he knows that the above product can be no more than 1.8 , he could represent the product as a Q14 number rather than the theoretical worst case of Q13. The following program illustrates the above example:

| LT | OP1 | OP1 $=>6000(1.5$ in Q14 $)$ |
| :--- | :--- | :--- |
| MPY | OP2 | OP2 $=>3000(.75$ in Q14 $)$ |
| PAC |  |  |
| SACH | ANS,1 | ANS $=>2400(1.125$ in Q13) |

The techniques which have been illustrated above all truncate the result of the multiplication to the desired precision. The error which is generated as a result amounts to minus one full LSB. This is true whether the truncated number is positive or negative. It is possible to implement a simple rounding technique to reduce this potential error by a factor of two. This is illustrated by the following code sequence:

| LT | OP1 |  |
| :--- | :--- | :--- |
| MPY | OP2 | OP1 $*$ OP2 |
| PAC |  |  |
| ADD | ONE,14 | ROUND UP |
| SACH | ANS,1 |  |

The error generated in this example is plus one-half LSB whether ANS is positive or negative.

### 5.1.3.2 Addition

During the process of multiplication, the programmer is not concerned about overflows and needs only to adjust his decimal point following the operation. Addition is a much more complex process. First, both operands of an addition must be represented in the same Q-point notation. Second, the programmer must either allow enough head room in his result to accomodate bit growth or he must be prepared to handle oveflows. If the operands are only 16 bits long, the result may have to be represented as a double-precision number. The following example illustrates two approaches to adding 16 -bit numbers:

| Maintaining $32-$ Bit Results : |  |  |  |
| :--- | :--- | :--- | :---: |
| LAC | OP1 | Q15 |  |
| ADD | OP2 | Q15 |  |
| SACH | ANSHI | High-order 16 bits of result |  |
| SACL | ANSLO | Low-order 16 bits of result |  |
| Adjusted Decimal Point to Maintain 16-Bit Results : |  |  |  |
| LAC | OP1,15 | Q14 number in ACCH |  |
| ADD | OP2,15 | Q14 number in ACCH |  |
| SACH | ANS | Q14 |  |

Double-precision operands present a more complex problem. In this case, actual arithmetic overflows or underflows might occur. The TMS32010 provides the programmer with the facility to check for the occurrence of these conditions using the BV instruction. A second technique is the use of saturation mode operations which will saturate the result of overflowing accumulations to the most positive or most negative number. Unfortunately, both techniques will result in a loss of precision. The best technique involves a thorough understanding of the underlying physical process and care in selecting number representations.

### 5.1.3.3 Division

Binary division is the inverse of multiplication. Multiplication consists of a series of shift and add operations, while division can be broken down into a series of subtracts and shifts. The following example illustrates this process:

Given an 8 -bit accumulator, suppose the problem is to divide the number 10 by 3 . The process consists of gradually shifting the divisor relative to the dividend, subtracting at each stage, and inserting bits into the quotient if the subraction was successful.

1. First line up the LSB of the divisor with the MSB of the dividend.

00001010
$-00011000$
11110010
2. Since the result is negative (the subtraction was unsuccessful), throw away the result, shift the dividend, and try again.

$$
\begin{array}{r}
00010100 \\
-00011000 \\
\hline 11111000
\end{array}
$$

3. The result is still negative. Throw away the result, shift, and try again.

$$
\begin{array}{r}
00101000 \\
-00011000 \\
\hline 00010000
\end{array}
$$

4. The answer is now positive. Shift the result and add one to set up the fourth and final subtraction.
$-\frac{-00011000}{00001001}$
5. The answer is again positive. Shift the result and add one. The most significant four bits represent the remainder, while the least significant four bits represent the quotient.


The TMS32010 does not have an explicit divide instruction. However it is possible to implement an efficient flexible divide capability using the conditional subtract instruction, SUBC. The only restriction for the use of this instruction is that both operands be positive. It is also very important that the programmer understand the characteristics of his potential operands, such as whether the quotient can be represented as a fraction and the accuracy to which the quotient is to be computed. Each of these considerations can affect how the SUBC is used.

The examples below illustrate two different situations.

CASE 1 - NUMERATOR < DENOMINATOR

TITLE: $\quad$ Division Routine $I$
NAME: DIV1
OBJECTIVE: To divide two binary two's complement numbers of any sign where the numerator is less than the denominator

ALGORITHM: ((()((A-B)*2)+1)-B)*2)+1)-B...=C

$$
\text { if, } A-B>=0,\left(\left((A-B)^{*} 2\right)+1\right)-B>=0 \ldots
$$

where $\mathrm{A}=$ denominator, $\mathrm{B}=$ numerator, $\mathrm{C}=$ quotient

## CALLING

SEQUENCE: CALL DIV1

## ENTRY

CONDITIONS: Numerator < Denominator

## EXIT

CONDITIONS: Quotient stored in data memory location labelled QUOT

| PROGRAM |  | DATA |
| :--- | :--- | :--- |
| MEMORY |  | MEMORY |
| REQUIRED: 22 words, excluding macros | REQUIRED: 4 words |  |
|  |  | EXECUTION |
| STACK |  | TIME: 61-64 machine cycles |
| REQUIRED: | None |  |

FLOWCHART: DIV1


FIGURE 5-1 - DIVISION ROUTINE I FLOWCHART

## SOURCE:

| * |  |  |  |
| :---: | :---: | :---: | :---: |
| DIV1 | LARP | 0 |  |
|  | LT | NUMERA | Get sign of quotient |
|  | MPY | DENOM |  |
|  | PAC |  |  |
|  | SACH | TEMSGN | Save sign of quotient |
|  | LAC | DENOM |  |
|  | ABS |  |  |
|  | SACL | DENOM | Make denominator positive |
|  | ZALH | NUMERA | Align numerator |
|  | ABS |  | Make numerator positive |
|  | LARK | 0,14 |  |
| KPDVNG | SUBC | DENOM | 15-cycle divide loop |
|  | BANZ | KPDVNG |  |
| * |  |  |  |
|  | SACL | QUOT |  |
|  | LAC | TEMSGN |  |
|  | BGEZ | DONE | Done if sign positive |
| Done if sign positive |  |  |  |
|  | ZAC |  |  |
|  | SUB | QUOT |  |
| * | SACL | QUOT | Negate quotient if negative |
| DONE | RET |  |  |

## EXAMPLE:

CALL DIV1

| BEFORE INSTRUCTION |  | AFTER INSTRUCTION |  |
| :---: | :---: | :---: | :---: |
| NUMERA | 21 | NUMERA | 21 |
| DENOM | 42 | DENOM | 42 |
| QUOT | 0 | QUOT | . 5 |
|  |  |  | 0 0) |

DIV2

TITLE: Division Routine II
NAME: DIV2
OBJECTIVE: To divide two binary two's complement numbers of any sign, specifying the fractional accuracy of the quotient

ALGORITHM: $(((()(A-B) * 2)+1)-B) * 2)+1)-B \ldots=C$

$$
\text { if } A-B>=0,\left(\left((A-B)^{*} 2\right)+1\right)-B>=0, \ldots
$$

where $\mathrm{A}=$ numerator, $\mathrm{B}=$ denominator, $\mathrm{C}=$ quotient

## CALLING

SEQUENCE: CALL DIV2

## ENTRY

CONDITIONS: FRAC specifies accuracy of quotient
EXIT
CONDITIONS: Quotient stored in data memory location labelled QUOT

| PROGRAM |  | DATA |  |
| :--- | :--- | :--- | :--- |
| MEMORY |  | MEMORY |  |
| REQUIRED: | 24 words, excluding macros | REQUIRED: 5 words |  |
|  |  | EXECUTION |  |
| STACK |  | TIME: 67-70 + 3*FRAC clocks |  |

FLOWCHART: DIV2


FIGURE 5-2 - DIVISION ROUTINE II FLOWCHART

## SOURCE:

| * |  |  |  |
| :---: | :---: | :---: | :---: |
| DIV2 | LARP | 0 |  |
|  | LT | NUMERA | Get sign of quotient |
|  | MPY | DENOM |  |
|  | PAC |  |  |
|  | SACH | TEMSGN | Save sign of quotient |
|  | LAC | DENOM |  |
|  | ABS |  |  |
|  | SACL | DENOM | Make denominator positive |
|  | LACK | 15 |  |
|  | ADD | FRAC |  |
|  | SACL | FRAC | Compute loop count |
|  | LAC | NUMERA | Align numerator |
|  | ABS |  | Make numerator positive |
|  | LAR | 0 , FRAC |  |
| * |  |  |  |
| KPDVNG | SUBC | DENOM | 16 + FRAC cycle divide loop |
| * | BANZ | KPDVNG |  |
|  | SACL | Quot |  |
|  | LAC | TEMSGN |  |
|  | BGEZ | DONE | Done if sign positive |
| 兂 |  |  |  |
|  | ZAC |  |  |
|  | SUB | QUOT |  |
| * | SACL | QUOT | Negate quotient if negative |
| DONE | RET |  |  |

## EXAMPLE:

CALL DIV2


### 5.1.4 Subroutines

When a subroutine call is made using the CALL or CALA instruction, the PC + 1 (return address) is saved on the top of the stack. At the end of the subroutine, a RET instruction is executed which updates the PC with the value saved on the stack. The program will then resume execution at the instruction following the subroutine call.

There are two occasions in which a level of stack must be reserved for the machine's use. First, the TBLR and TBLW instructions use one level of stack. Second, when interrupts are enabled, the PC is saved on the stack during the interrupt routine. If a system is designed to use both interrupts and a TBLR or TBLW instruction, only two levels of stack are available for nesting subroutine calls.

## NOTE

If the hardware emulator will be used for system development, the level of stack which is reserved for TBLR and TBLW will be used by the emulator to store a return address whenever the program execution is suspended by the emulator. Therefore, if neither the TBLR or TBLW instruction is used, one level of stack must still be reserved for use by the emulator.

Subroutine calls can be nested deeper than two levels if the return address is removed from the stack and saved in data memory. The POP instruction moves the top of stack (TOS) into the accumulator and pops the stack up one level. The return address can then be stored in data memory until the end of the subroutine when it is put back into the accumulator. The PUSH instruction will push the stack down one level and then move the accumulator onto the TOS. Therefore, when the RET instruction is executed, the PC is updated with the return address. This procedure will allow a second subroutine to be called inside the first routine without using another level of stack.

The POP and PUSH instructions can also be used to pass arguments to a subroutine. DATA directives following the subroutine call create a list of constants and/or variables to be passed to the subroutine. After the subroutine is called, the TOS points to the list of arguments following the CALL instruction. By moving the argument pointer from the TOS into the accumulator, the list of arguments can be read into data memory using the TBLR instruction. Between each TBLR instruction, the accumulator must be incremented by one to point to the next argument in the list. To create the return address, the argument pointer is incremented past the last element in the argument list. The PUSH instruction moves the return address onto the TOS, and the RET instruction updates the PC.

The following example illustrates a call which passes two arguments to a subroutine.

```
•
•
CALL CBITS
DATA VALUE
DATA >OFFF
```



```
* Clear Bits *
* This subroutine clears the bits of a data word desig- *
* nated by a mask. The bits set to one in the mask *
* indicate the bits in the data word to be cleared. All *
* other bits remain unchanged. Two arguments are passed *
* to this subroutine:
```



### 5.1.5 Computed GO TOs

The CALA instruction executes a subroutine call based on the address contained in the accumulator. This instruction can be used to perform a computed GO TO. The address of the subroutine can be computed from a data value to determine which one of several routines will be executed. The return at the end of each of these routines will cause program execution to resume with the instruction following the CALA command. It should be noted that the CALA instruction will use a level of stack, because it is an indirect subroutine call and not just an indirect branch.

The example below illustrates how to compute a call to one of several routines. The subroutines are defined first, and then a table of branches to each subroutine is created. The main part of the program inputs a data value of 0,1 , or 2 . The appropriate address in the table is calculated in the accumulator. An indirect subroutine call causes the proper branch in the table to be executed.

| SUB1 | IN | DAT1,PA0 |  |
| :--- | :--- | :--- | :--- |
|  | RET |  |  |
| SUB2 | IN | DAT1,PA1 |  |
|  | RET |  |  |
| SUB3 | IN | DAT1,PA2 |  |
|  | RET |  |  |
| TBL1 | B | SUB1 |  |
|  | B | SUB2 |  |
|  | B | SUB3 |  |
|  |  |  |  |
|  | LT | ONE |  |
|  | MPYK | TBL1 |  |
|  | PAC | Input data from PA4 |  |
|  | LT | VALUE, PA4 |  |

### 5.2 ADDRESSING AND LOOP CONTROL WITH AUXILIARY REGISTERS

There are two auxiliary registers on the TMS32010. The auxiliary registers can be used either as loop counters or as pointers for indirect addressing.

### 5.2.1 Auxiliary Register Indirect Addressing

In the indirect addressing mode, the auxiliary register pointer (ARP) is used to determine which auxiliary register is selected. The LARP instruction sets the ARP equal to the value of the immediate operand. The value of the ARP can also be changed in the indirect addressing mode; the ARP is updated after the instruction has been executed.

The contents of the auxiliary register are interpreted as a data memory address when the indirect addressing mode is used. A sequential list of data can easily be accessed in the indirect mode by using the autoincrement or autodecrement feature of the auxiliary registers. If the auxiliary register contains a data memory address, the counter can be used to increment through the entire address space. The auxiliary register should not be used as a general purpose incrementer, because only the lower nine bits of the register actually count. A special instruction, MAR, allows the auxiliary register which is selected by the ARP to be incremented or decremented without implementing any other operation in parallel.

There are three instructions (LARK, LAR, SAR) which either load or store a value into an auxiliary register, independent of the value of the ARP. The first operand in each of these instructions determines which auxiliary register is to be either loaded or stored. This operand does not affect the value of the ARP for subsequent instructions.

The example below illustrates using an auxiliary register in the indirect addressing mode to input data into a block of memory.

| LARK | ARO, DATBLK | Initialize ARO as a pointer to <br> DATBLK (an area of 8 words in <br> data memory) |
| :--- | :--- | :--- |
| LARP | 0 | Select ARO <br> LACK <br> LOOP <br> IN <br> SUB |
| O+, PAO | Initialize accumulator as a counter |  |
| BNZ | LOOP | Input data <br> Decrement counter (ONE contains <br> value 1) <br> Repeat until count=0 |

### 5.2.2 Loop Counter

An auxiliary register can also be used as a loop counter. The BANZ instruction will test and then decrement the auxiliary register selected by the ARP. Because the test for zero occurs before the auxiliary register is decremented, the value loaded into the auxiliary register must be one less than the number of times the loop should be executed. The maximum number of loops which can be counted is 512 , because only nine bits of each auxiliary register are implemented as counters.

The example below inputs data and calculates the sum while the auxiliary register is used to count the number of loops. The accumulator will contain the result.

|  | LARK | ARO, 3 | Initialize ARO as a counter |
| :---: | :---: | :---: | :---: |
|  | LARP | 0 | Select ARO |
|  | ZAC |  | Clear accumulator |
| LOOP | IN | DATA1, PA2 | Input data value |
|  | ADD | DATA1 | Add data to accumulator |
|  | BANZ | LOOP | Repeat loop four times |

### 5.2.3 Combination of Operational Modes

Both indirect addressing and loop counting can be performed at the same time to implement loops efficiently. If the data block is defined to start at location 0 in data memory, the same auxiliary which is counting the number of loops can also be the pointer for indirect addressing.

The example below illustrates using the same auxiliary register as both a counter and a pointer. Data locations 0 through 7 are loaded with input data.

|  | LARK | ARO, 7 |
| :--- | :--- | :--- |
| LOOP | IN | 太, PAO |
|  | BANZ | LOOP |

```
ARO points to end of data block
Input data
Repeat loop }8\mathrm{ times
```

The data block does not have to start at zero if one auxiliary register is used for counting and the other auxiliary register is used as a pointer. The following example illustrates how both auxiliary registers can be used at once.

|  | LARK | AR0, 7 | tialize ARO as a count |
| :---: | :---: | :---: | :---: |
|  | LARK | AR1, DATBLK | AR1 points to start of DATBLK, data memory area |
|  | ZAC |  |  |
| LOOP | LARP | 1 | Point to AR1 |
|  | ADD | * + , ARO | Calculate sum of data in block; point to ARO |
|  | BANZ | LOOP | Repeat loop 8 times |

### 5.3 MULTIPLICATION AND CONVOLUTION

The hardware multiplier will peform a $16 \times 16$-bit multiply and produce a 32 -bit result. This section will discuss the features of the multiplier and give examples which illustrate how to efficiently use the multiply instructions.

### 5.3.1 Pipelined Multiplications

A single multiply operation consists of three steps on the TMS32010. First, one of the operands is loaded into the T register from data memory using the LT instruction. The second step is performed by specifying the second operand using either the MPY or MPYK instruction. MPY obtains the second operand from data memory, and MPYK uses an immediate operand as the other operand to be multiplied. The third step moves the output from the (product) P register to the accumulator by using one of three instructions, PAC, APAC, or SPAC. The PAC instruction loads the accumulator
with the value from the P register; the APAC instruction adds the product register to the accumulator; and the SPAC instruction subtracts the $P$ register from the accumulator. Since each of the steps is a one-clock cycle, a single multiply-accumulate operation takes 600 ns .

If several multiplies are to be performed consecutively, the first and third steps of the multiplication process can be done in parallel. This method reduces the time of a multiply-accumulate operation to 400 ns. Multiplication can be pipelined by using the LTA instruction. This instruction loads the T register with the first operand for the next multiplication and adds the P register to the accumulator for the current multiplication.

The example below performs a pipelined multiplication.

```
*大************************************************************
* The equation to be calculated is: *
* t = Aw + Bx + Cy + Dz *
```



| ZAC |  |  |
| :--- | :--- | :--- |
| LT | W |  |
| MPY | A |  |
| LTA | X |  |
| MPY | B | ACC $=A W+B X$ |
| LTA | $Y$ |  |
| MPY | C | ACC $=A W+B X+C y$ |
| LTA | Z |  |
| MPY | D | ACC $=A W+B X+C y+D z$ |
| APAC |  | Store results |
| SACH | T1 |  |

### 5.3.2 Moving Data

When implementing a digital filter, the variables in the equation represent the inputs and outputs at discrete times. Typically this type of data structure is implemented as a shift register where the data at time $t$ is shifted to the position previously occupied by the data at time $t-1$. If consecutive addresses in data memory correspond to consecutive time increments, then shifts can be accomplished simply by moving the data item at location $d$ to that corresponding to $d+1$. The DMOV command allows a data word to be written into the next higher memory location in a single cycle without affecting the accumulator. Therefore, if the variables are placed in consecutive locations, a DMOV command can be used to move each of the variables before the next calculation is peformed.

The data move operation is combined with the LTA instruction to create the LTD instruction. This instruction performs three operations in parallel. The operand of the instruction is loaded into the $T$ register; the operand is also written into the next higher memory location; and the P register is added to the accumulator. When using the LTD instruction, the order of the multiply and accumulate operations becomes important because the data is being moved while the calculation is being performed. The oldest input variable must be multiplied by its constant and loaded into the accumulator first. Then the input, which is one time-unit delay less, is multiplied and accumulated. This process is repeated until the entire equation has been computed.

The following example illustrates the input variables being moved in memory as the results are calculated:


```
* The following equation is used to implement a filter: *
* y(n)=[Ax(n-1)+Bx(n-2)+Cx(n-3)+Dx(n-4) * 2** - 16 *
```



```
START IN X1,PA0 Input sample
    ZAC
    LT X4 }x(n-4
    MPY D
    LTD X3
    MPY C
    LTD X2 ACC=Dx4+Cx3; x(n-3)=x(n-2)
    MPY B
        LTD X
        MPY A
        APAC ACC=Dx4+Cx3+Bx2+AxI
        SACH Y
        OUT Y,PA1
        B START
```


### 5.3.3 Product Register

The product register stores the results of a multiplication until another multiplication is peformed. A user may want to use the multiplier during the interrupt routine, but the product register must be restored with the value it contained before the interrupt occurred. It is easy to save the product register in data memory, but it is very difficult to restore the product register with the value that was saved in memory. A hardware feature has been built into the interrupt logic to prevent an interrupt from occurring immediately after a multiply instruction (MPY or MPYK). If the contents of the product register are always transferred into the accumulator on the instruction following the multiply, the product register could be changed during the interrupt routine without having to be restored before returning from the interrupt. Therefore, a PAC, APAC, SPAC, LTA, or LTD should always follow a MPY or MPYK instruction. This rule should be followed whenever the multiplier is being used during the interrupt routine.

The value of the product register can be restored if the contents are saved in memory, but it is a very time-consuming process. If the magnitude of the value saved in memory is greater than fifteen bits, it must be factored into two smaller numbers in order to restore the product register.

### 5.4 MEMORY CONSIDERATIONS OF HARVARD ARCHITECTURE

The memory organization on the TMS32010 is referred to as a Harvard architecture. This means that the program memory is separate from the data memory. This type of architecture allows the next instruction fetch to occur while the current instruction is fetching data and executing the operation. While the concept of a Harvard architecture increases the speed of the machine, there are disadvantages in having the program memory totally separate from data memory. The instruction set, therefore, includes instructions which transfer a word between data memory and program memory. The following sections illustrate how to make efficient use of the ablility to exchange data between memories.

### 5.4.1 Moving Constants into Data Memory

Most signal processors have a separate memory space for storing constants. By allowing communication between data and program memory, the TMS32010 is able to incorporate a constant memory capability with its program memory. This method allows a more efficient use of memory space. The portion of memory not used for storing constants is available for use as program space.

There are five immediate instructions in the instruction set which provide an efficient way to execute operations using constants. Two immediate instructions, LARP and LDPK, modify the program context.

LARP changes the auxiliary register pointer, and LDPK changes the data page pointer. Three other immediate instructions, LACK, LARK, and MPYK, allow constants to be used in calculations. LACK and LARK both require an unsigned operand with a magnitude no greater than eight bits. The MPYK instruction allows a 13-bit signed number as an operand.

A 16-bit data value can be moved from program memory to data memory using the TBLR instruction. TBLR requires that the program memory address (the source) be in the accumulator, while the data memory address (the destination) is obtained from the operand of the instruction. The TBLR instruction is commonly used to look up values in a table in program memory. The address of the value in the table is computed in the accumulator before executing the instruction. TBLR then moves the value into data memory. TBLR is a three-cycle instruction and, therefore, takes longer than an immediate instruction. However, it has more flexibility since it operates on 16-bit constants.

The example below illustrates bringing the cosine value of a variable into data memory.

```
* First, a table containing the cosine values is created in
* program memory.
COSINE DATA
    .
```



Note: If the address of COSINE is larger than 255, the address can be loaded into the accumulator by loading the $T$ register with a one and then "multplying by the constant COSINE.

### 5.4.2 Data Memory Expansion

Often it is necessary to expand data storage capability by using external memory. If the storage requirements are small, additional memory can be added as a RAM extension of the program memory address space. This technique is very efficient in terms of additional hardware requirements, but it has two drawbacks. It requires that the combination of the memory required to store the program and accomodate data be limited to 4096 words. It also tends to limit system throughput, since access to data in program memory is relatively slow. The minimum memory access time using this technique is four clocks ( 800 ns ), but six clocks ( 1200 ns ) is a more likely average.

A system requiring larger memories or faster data access can be implemented by treating the expanded data memory as an I/O device. Since the TMS32010 lacks the capability to address a large I/O address space (it is limited to eight devices), this technique also requires the use of an external address register. This register can be implemented as a counter to allow efficient access to contiguous data buffers. See Section 6.1.3 on I/O design techniques for more details.

### 5.4.3 Program Memory Expansion

Using the MC/ $\overline{M P}$ pin on the TMS32010, the applications engineer can choose between two distinct techniques for structuring his program memory address space. (See Figure 5-3.) In the microcomputer mode, the internal masked ROM is active and consumes the low 1536 words of the address space. The remaining 2560 words can be implemented using external memory. If the microprocessor mode is selected, the entire 4096 word address space is assumed to exist external to the chip.


FIGURE 5-3A - USE OF INTERNAL PROGRAM MEMORY


FIGURE 5-3 - TECHNIQUES FOR EXPANDING PROGRAM MEMORY

In the microcomputer mode, only the upper 2.5 K words of external program memory are used. In the microprocessor mode, all 4 K words of external memory are used. With some types of memory elements, additional chip-select logic may be necessary.

External program memory may utilize either RAM or ROM. In either case, system operation at the full $5-\mathrm{MHz}$ clock rate requires that the memory exhibit an access time of less than 100 ns . If RAM is used, it may be loaded either via the TMS32010 itself using a boot ROM, or via a dual RAM port from an independent controller.

INPUT/OUTPUT DESIGN TECHNIQUES

## 6. INPUT/OUTPUT DESIGN TECHNIQUES

An interrupt-driven sampled data interface is the most common for signal processing applications, but other types of peripherals can also be used. This section illustrates several examples and discusses some of the hardware and software issues which should be considered when designing an I/O system for the TMS32010.

### 6.1 PERIPHERAL DEVICE TYPES

Using a three-bit port address, the TMS32010 is capable of accessing eight different input devices and eight different output devices. The port number is placed on the external address lines during the second cycle of the instruction. The address lines can be decoded to select one of several devices attached to the data bus or to activate a single control line. Three classes of peripherals are discussed below.

### 6.1.1 Registers

A register can be used for several different functions. The most simplistic interface uses a 16 -bit dual port transceiver. Such a register allows two-way communication between the TMS32010 and another processor. Handshaking between the processors can be implemented by using interrupts on the TMS32010. In Figure 6-1, the acknowledge line from the other processor is connected to the BIO pin in order to synchronize the TMS32010.


FIGURE 6-1 - COMMUNICATION BETWEEN PROCESSORS

In a more complicated configuration, a shift register can be used to convert a serial data stream into parallel data to be compatible with the I/O instructions. An analog device which can be interfaced to this processor is a codec. It is simply an A/D converter and D/A converter which is designed to operate in a telecommunications environment. This serial device produces eight-bit logarithmicallyweighted digital data. Consequently, a codec interface must include a mechanism for serial to parallel conversion and a facility for code conversion. A shift register can provide the parallel input to the TMS32010. The code converter for A/D data can be implemented either in hardware using a $256 \times 16$-bit ROM or in software.

Another example of a register-based I/O system is a very simple A/D channel where the output of an A/D converter is buffered using a single parallel register. This requires that the A/D system be serviced before the next data sample overwrites the previous sample stored in the register. Unfortunately, a routine which only services a single data word for every interrupt can be very time consuming. The service overhead time can be reduced by multiword buffering (see Section 6.1.2 for discussion of FIFOs and interrupts).

### 6.1.2 FIFOs

The use of FIFOs instead of registers offers three definite advantages as follows:

1) Single address access to multiple data words,
2) Reduction of I/O overhead (since several words can be accessed for each interrupt),
3) Preservation of temporary information in data stream.

Figure 6-2 illustrates the use of a FIFO in a typical analog subsystem.


FIGURE 6-2 - TYPICAL ANALOG SYSTEM INTERFACE

### 6.1.3 Extended Memory Interface

The peripheral which requires the most hardware to implement is a large memory. Because the address lines only access locations 0-7 during an I/O operation an external address counter must be used to provide an address for the memory. It is also advisable to provide a buffer between the data bus of the TMS32010 and that of the memory itself. Although this buffer is probably not necessary for high-speed static memories, it is required for slower devices and large arrays where the drive capacity of the TMS32010 may be marginal.

Figure 6-3 gives an example of one way to extend data memory by using the IN and OUT instructions. The design consists of 16K words of static RAM, addressed by the lower 14 bits of a 16 -bit counter. The location to address in this RAM is loaded into the counter by doing an OUT instruction to port 0 . This loads the data bus into the counters. The appropriate data memory location is addressed by the lower 14 bits of the data. Bit 15 (MSB) of the data is loaded into the counters to determine whether to count up or down through data memory. Memory can then be read from or written to sequentially by doing an IN or OUT instruction to port 1. The MSB in the counters determines whether the memory address should be incremented (MSB $=0$ ) or decremented (MSB $=1$ ) after a read or write of data memory. Memory will continue to be addressed sequentially until new data is loaded into the counters.


FIGURE 6-3 - TMS32010 EXTENDED MEMORY INTERFACE

Dynamic memories can also be used. However, those devices may impose software constraints on the system designer. For example, memory cycle times may not allow consecutive IN/OUT/IN instruction sequences. Memory refresh represents another problem. Since this processor has no capability to enter a "wait" state, memory refresh must be generated with external hardware.

### 6.2 INTERRUPTS

An interrupt routine allows the current process to be suspended while an I/O device is being serviced. The processor's execution may be suspended on a high-priority basis by using the INTpin. Otherwise, a lower priority interrupt can be serviced by using a software polling technique.

### 6.2.1 Software Methods

The BIOZ instruction can be used to poll (or test) the $\overline{\mathrm{BIO}}$ pin to see if a device needs to be serviced. This method allows for a critical loop or set of instructions to be executed without a variation in execution time. Because the test for interrupts occurs at defined points in the program, context saves requirements are minimal.

The $\overline{\mathrm{BIO}}$ pin can be used to monitor the status of a peripheral. If the FIFO full status line is connected to the $\overline{\mathrm{BIO}}$ pin, the FIFO is serviced only when the FIFO is full. In the following example, the FIFO contains 16 data words. The $\overline{\mathrm{BIO}}$ pin is tested after each time-critical function has been executed.

|  | CALL | SERVE |
| :---: | :---: | :---: |
|  | $\cdot$ |  |
|  | $\cdot$ |  |

The subroutine does not have to save the registers or the status, because a new procedure will be executed after the device is serviced.

| SERVE | LACK | ARO,15 |
| ---: | :--- | :--- |
|  | LACK | AR1,TABLE |
| LOOP | LARP | 1 |
|  | IN | PAO,,++ AR0 |
|  | BANZ | LOOP |
|  | RET |  |

The FIFO must be serviced before another word is input or data may be lost. This fact determines the frequency at which the polling must take place.

### 6.2.2 Hardware Methods

The $\overline{\text { INT }}$ pin causes execution to be suspended at any point in the program except after a multiply instruction (see Section 4.1.3.3). The hardware interrupt can be masked at critical points in the program with the DINT instruction. If an interrupt occurs while the INTM (disabled interrupt mask) equals one, the interrupt will not be serviced until the interrupts are enabled again. If an interrupt is pending when an enable interrupt operation occurs, the interrupt is serviced after the execution of the instruction following the EINT command.

When an interrupt is serviced, the INTF (interrupt flag) is cleared, INTM is set to one, the current PC is pushed on the TOS, and the PC is set to 2 . The user must save the context of the machine before servicing the peripheral. The context should be restored and the interrupts enabled prior to returning from the interrupt routine. The following paragraphs illustrate a technique for implementing an interrupt-driven analog input channel. It also shows the impact of multiple-level data buffering on system I/O overhead.

Generally, the class of analog systems which can be reasonably supported by the TMS32010 will have information bandwidths of less than 20 kHz . The desired sample rate can be generated by dividing the 5 MHz CLKOUT signal from the TMS32010. It is advisable to provide at least a one-level data buffer to insure the integrity of the data which is read by the processor. If an $8-\mathrm{kHz}$ sample rate is used (for example), the system must then respond to an analog interrupt every 125 ms . The I/O overhead incurred by this arrangement can be computed by determining the number of clock times the TMS32010 will spend in the interrupt routine servicing each sample, and dividing by 625 . For example, a typical interrupt routine might look like the following:

| INT | SST | STATUS | Save status |
| :--- | :--- | :--- | :--- |
|  | SACL | ACCL | Save accumulator low |
| SACH | ACCH | Save accumulator high |  |
| IN | SAMP,ADC | Read from ADC |  |
|  | LAC | COUNT | Update sample counter |
| ADD | ONE |  |  |
| SACL | COUNT |  |  |
| LACK | LIMIT | Check whether LIMIT clocks |  |
| SUB | COUNT | received |  |
| BGZ | OK |  |  |


| DONE | LACK | 1 | YES ===> Set flag |
| :--- | :--- | :--- | :--- |
|  | SACL | FLAG |  |
| OK | ZALH | ACCH | Restore accumulator high |
|  | ADDS | ACCL | Restore accumulator low |
|  | LST | STATUS | Restore status |
|  | EINT |  | Enable subsequent interrupts |

The overhead required to service this system is $18 / 625=2.9$ percent. This overhead burden can be reduced by using a FIFO to buffer the data. In this case, the TMS32010 need only be interrupted when the buffer has filled. If a 16 -level FIFO is used in our example above, this interrupt will occur every 2 ms , and the overhead burden will be reduced to about 0.5 percent.

If two different kinds of devices are being serviced by the same interrupt routine, the BIO pin can be used to determine which device needs to be serviced.

## MACRO LANGUAGE INSTRUCTIONS

$1$

## 7. MACRO LANGUAGE EXTENSIONS

The basic instruction set of the TMS32010 has been extended via the XDS/320 Macro Assembler to facilitate coding of commonly used assembly language constructs. In this section, a set of macros designed to ease assembly language coding is described. Some macros call routines from the set of utility routines described in Section 7.5.

### 7.1 CONVENTIONS USED IN MACRO DESCRIPTIONS

In the macro descriptions, the following conventions are used:
A A previously defined $\dagger$ memory label
B Another previously defined $\dagger$ label
$A: A+1$
Like A, except refers to a double word
$B: B+1$ Like $B$, except refers to a double word
TMP
A temporary location (previously defined)
AR Auxiliary register 1 or auxiliary registor 0
@AR Data RAM location pointed to by the selected auxiliary register
@AR: @AR + 1 Double word, starting at location pointed to by the selected auxiliary register
@AR - 1: @AR Double word, starting at one before the location pointed to by the selected auxiliary register

AR1
Auxiliary register 1
@AR1
Data RAM location pointed to by AR1
AR0 Auxiliary register 0
@AR0 Data RAM location pointed to by ARO
AC Accumulator
AC low Low-order 16 bits of the accumulator
AC high High-order 16 bits of the accumulator
@AC Data RAM location pointed to by the accumulator
P P register
T T register
ARP Auxiliary register pointer

| * | Indirect operand |
| :--- | :--- |
| ${ }^{*}+$ | Indirect reference and increment |
| ${ }^{*}-$ | Indirect reference and decrement |
| [f\| | Field foptional (i.e., may be replaced by a null operand) |
| C | Constant. (It may be written as $\mathrm{C}\{\mathrm{n}<\mathrm{C}<\mathrm{m}\}$ to indicate a range limit <br> between n and $\mathrm{m} . \mathrm{C} 1$ and C 2 will be used as constants when two are <br> required in a description. |

† Some macros generate different code sequences for constant operands and memory operands. Memory operands can be confused with constants unless the memory labels (operand names) have been defined to the assembler prior to their use in a macro call. This limitation corresponds to the requirement in some higher-level languages like PASCAL that variables be declared prior to their use in expressions.

### 7.2 MACRO SET SUMMARY

Table 7-1 lists alphabetically all the macros described in Section 7-3.

TABLE 7-1 - MACRO INDEX

| MNEMONIC | DESCRIPTION | PAGE |
| :---: | :---: | :---: |
| ACTAR | Move Accumulator to Auxiliary Register | 7-7 |
| ADAR | Add Variable to Auxiliary Register | 7-9 |
| ADDX | Double-Word Add | 7-11 |
| ARTAC | Move Auxiliary Register to Accumulator | 7-14 |
| BIC | Clear Bits in Data Word | 7-16 |
| BIS | Set Bits in Data Word | 7-18 |
| BIT | Test Bits in Data Word | 7-20 |
| CMP | Compare Two Words | 7-22 |
| CMPX | Compare Two Double Words | 7-24 |
| DEC | Decrement Word | 7-26 |
| DECX | Double-Word Decrement | 7-28 |
| INC | Increment Word | 7-31 |
| INCX | Double-Word Increment | 7-33 |
| LACARY | Load Accumulator from Address in |  |
| LASH | Accumulator ${ }^{\text {Arithmetic Left Shift }}$ | $7-36$ $7-38$ |
| LASX | Double-Word Arithmetic Left Shift | 7-40 |
| LAXARY | Load Double Word into Accumulator from Address in Accumulator | 7-42 |
| LCAC | Load Constant into Accumulator | 7-44 |
| LCACAR | Load Constant to Accumulator from Program Address in Accumulator | 7-48 |
| LCAR | Load Constant into Auxiliary Register | 7-50 |
| LCAX | Load Double-Word Constant into Accumulator | 7-53 |
| LCAXAR | Load Double-Word Constant to Accumulator from Program Memory | 7-55 |
| LCP | Load Constant into P Register | 7-57 |
| LCPAC | Load Constant into $P$ Register and Accumulator | 7-59 |

TABLE 7-1 - MACRO INDEX (CONTINUED)

| MNEMONIC | DESCRIPTION | PAGE |
| :--- | :--- | :---: |
| LDAX | Load Double Word | $7-61$ |
| LTK | Load Constant into T Register | $7-64$ |
| MAX | Select Maximum of Two Words | $7-66$ |
| MAXX | Select Maximum of Two Double Words | $7-68$ |
| MIN | Select Minimum of Two Words | $7-70$ |
| MINX | Select Minimum of Two Double Words | $7-72$ |
| MOV | Move Word in Data Memory | $7-74$ |
| MOVCON | Move Constants to Data Memory | $7-76$ |
| MOVDAT | Move Words to Data Memory | $7-80$ |
| MOVE | Move Data Array | $7-85$ |
| MOVROM | Move Words to Program Memory | $7-90$ |
| MOVX | Move Double Word | $7-95$ |
| NEG | Arithmetic Negation | $7-98$ |
| NEGX | Double-Word Arithmetic Negation | $7-100$ |
| NOT | Boolean Not | $7-103$ |
| RASH | Arithmetic Right Shift | $7-105$ |
| RASX | Double-Word Arithmetic Right Shift | $7-107$ |
| REPCON | Move One-Word Constant into Array | $7-109$ |
| RIPPLE | Ripple Data Array One Position | $7-111$ |
| RLSH | Right Logical Shift | $7-115$ |
| RLSX | Double-Word Logical Right Shift | $7-117$ |
| SACX | Store Double Word | $7-119$ |
| SAT | Saturate Data Word between Upper and Lower | $7-122$ |
|  | Bounds | $7-126$ |
| SBAR | Subtract Variable from Auxiliary Register | $7-129$ |
| SBIC | Clear Single Bit in Data Word | $7-131$ |
| SBIS | Set Single Bit in Data Word | $7-133$ |
| SBIT | Test Single Bit in Data Word | $7-135$ |
| STOX | Convert Single Word to Double Word | $7-137$ |
| SUBX | Double-Word Subtract | $7-140$ |
| TST | Test Word | $7-142$ |
| TSTX | Test Double Word | $7-145$ |
| XTOS | Convert Double Word to Single Word |  |

Table 7-2 summarizes all the legal parameters of the macros described in Section 7-3.

TABLE 7-2 - MACRO SET SUMMARY

| MACRO INSTRUCTION | OPERAND NUMBER | $\begin{aligned} & \mathbf{O} \\ & \mathbf{P} \\ & \mathbf{T} \end{aligned}$ | OPERAND SIZE ${ }^{\dagger}$ | OPERAND TYPES ${ }^{\ddagger}$ |  |  |  |  |  |  | CONSTANT RANGE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | C | S | * | * + | *- | AC | AR | LOWEST | HIGHEST |
| ACTAR | $\begin{aligned} & 1 \\ & 2 \\ & \hline \end{aligned}$ | X | 1 |  | X |  |  |  |  | X | temporary |  |
| ADAR | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & \hline \end{aligned}$ | X | $\begin{aligned} & 1 \\ & 1 \\ & \hline \end{aligned}$ | X | X <br> X |  |  |  |  | X | $\begin{array}{r} -32768 \\ \text { tem } \end{array}$ | $y^{32767}$ |
| ADDX | 1 |  | 2 |  | X | X | X | X |  |  |  |  |
| ARTAC | $\begin{aligned} & \hline 1 \\ & 2 \\ & \hline \end{aligned}$ | X | 1 |  | X |  |  |  |  | X | temporary |  |
| BIC | $\begin{aligned} & 1 \\ & 2 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 1 \\ & 1 \\ & \hline \end{aligned}$ |  | X <br> x | X <br> X | X | X |  |  |  |  |
| BIS | $\begin{aligned} & 1 \\ & 2 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 1 \\ & 1 \\ & \hline \end{aligned}$ |  | X <br> X | $\begin{aligned} & \hline X \\ & \mathrm{X} \\ & \hline \end{aligned}$ | X | X |  |  |  |  |
| BIT | $\begin{aligned} & 1 \\ & 2 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 1 \\ & 1 \\ & \hline \end{aligned}$ |  | X <br> X | X <br> X <br> X | X <br> X | X <br> X |  |  |  |  |
| CMP | $\begin{aligned} & 1 \\ & 2 \\ & \hline \end{aligned}$ |  | 1 |  | X <br> X | X <br> X | X <br> X <br> X | X X X |  |  |  |  |
| CMPX | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ |  | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ |  | X <br>  <br> X | $\begin{aligned} & \hline x \\ & x \end{aligned}$ | $\begin{aligned} & \hline x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ |  |  |  |  |
| DEC | $\begin{aligned} & 1 \\ & 2 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline X \\ & \mathrm{X} \\ & \hline \end{aligned}$ | 1 |  | X | X |  |  | X | X |  |  |
| $\begin{aligned} & \hline \text { DECX } \\ & \text { INC } \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 2 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{X} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \hline \end{aligned}$ | $\begin{aligned} & 2 \\ & 1 \end{aligned}$ |  | X | X <br> X | X | X | $\begin{aligned} & \hline x \\ & x \end{aligned}$ | X |  |  |
| INCX | 1 | X | 2 |  | X | X | X | X | X |  |  |  |
| LACARY | $\begin{gathered} \hline \# \# \\ 1 \end{gathered}$ | X | 1 | X |  |  |  |  | X |  | 0 | 15 |
| LASH | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | X | X |  |  |  |  |  | 0 | 15 |
| LASX | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline 2 \\ & 2 \end{aligned}$ | X | X x |  |  |  |  |  | 0 | 15 |
| LAXARY | \#\# |  | 2 |  |  |  |  |  |  |  |  |  |
| LCAC | $\begin{aligned} & \hline 1 \\ & 2 \\ & \hline \end{aligned}$ | X | 1 | X <br> X | X |  |  |  |  |  | $\begin{gathered} -32768 \\ 0 \\ \hline \end{gathered}$ | $\begin{gathered} 32767 \\ 15 \\ \hline \end{gathered}$ |
| LCACAR | $\begin{gathered} \hline \text { \#\# } \\ 1 \\ 2 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | X | X |  |  |  | X |  | 0 tem | ry 15 |
| LCAR | $\begin{aligned} & 1 \\ & 2 \\ & \hline \end{aligned}$ |  | 1 | X | X |  |  |  |  | X | -32768 | 32767 |
| LCAX | 1 |  | $2 ¢$ | X |  |  |  |  |  |  | $-2^{* * 31}$ | 2**31-1 |
| LCAXAR | $\begin{gathered} \hline \# \# \\ 1 \end{gathered}$ | X | $\begin{aligned} & 2 \\ & 2 \\ & \hline \end{aligned}$ |  | X |  |  |  | X |  | temporary |  |
| LCP | 1 |  | 1 | X | X |  |  |  |  |  | -4096 | 4095 |
| LCPAC | 1 |  | 1 | X | X |  |  |  |  |  | -4096 | 4095 |
| LDAX | 1 |  | 2 |  | X | X | X | X |  |  |  |  |
| LTK | 1 |  | 1 | X | X |  |  |  |  |  | -32768 | 32767 |
| MAX | $\begin{aligned} & 1 \\ & 2 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 1 \\ & 1 \\ & \hline \end{aligned}$ |  | X <br>  |  |  |  |  |  |  |  |
| MAXX | $\begin{aligned} & 1 \\ & 2 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 2 \\ & 2 \\ & \hline \end{aligned}$ |  | X <br> X |  |  |  |  |  |  |  |
| MIN | $\begin{aligned} & 1 \\ & 2 \\ & \hline \end{aligned}$ |  | 1 |  | X <br> X |  |  |  |  |  |  |  |
| MINX | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ |  | $\begin{aligned} & 2 \\ & 2 \\ & \hline \end{aligned}$ |  | X <br>  <br> X |  |  |  |  |  |  |  |
| MOV | $\begin{array}{r} 1 \\ 2 \\ \hline \end{array}$ |  | $\begin{aligned} & 1 \\ & 1 \\ & \hline \end{aligned}$ |  | X <br> X | $\begin{aligned} & \hline X \\ & \mathrm{x} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{X} \\ & \mathrm{x} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline x \\ & \mathrm{x} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline X \\ & \mathrm{X} \\ & \hline \end{aligned}$ |  |  |  |
| MOVCON | 1 |  | $\begin{aligned} & ? \\ & ? \end{aligned}$ | X | X | X |  |  | X |  |  |  |
| $\begin{gathered} \hline \text { MOVDAT } \\ \text { program } \\ \text { data } \end{gathered}$ | $\begin{aligned} & 1 \\ & 2 \\ & 3 \end{aligned}$ | X | $\begin{aligned} & ? \\ & ? \end{aligned}$ | X | $\begin{aligned} & \hline x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ |  | X | X |  | -32768 | 32767 |

TABLE 7-2 - MACRO SET SUMMARY (Concluded)

| MACRO INSTRUCTION | OPERAND NUMBER | $\begin{aligned} & \hline \mathbf{O} \\ & \mathbf{P} \\ & \mathbf{T} \end{aligned}$ | $\begin{gathered} \text { OPERAND } \\ \text { SIZE }^{\dagger} \end{gathered}$ | OPERAND TYPES ${ }^{\ddagger}$ |  |  |  |  |  |  | CONSTANT RANGE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | C | S | * | * + | *- | AC | AR | LOWEST | HIGHEST |
| $\begin{gathered} \hline \text { MOVE } \\ \text { data } \rightarrow \\ \text { data } \\ \hline \end{gathered}$ | $\begin{aligned} & 1 \\ & 2 \\ & 3 \end{aligned}$ | X | $\begin{aligned} & ? \\ & ? \end{aligned}$ | X | $\begin{aligned} & \hline x \\ & x \end{aligned}$ | $\begin{aligned} & \hline \mathrm{X} \\ & \mathrm{x} \end{aligned}$ |  |  | $\begin{aligned} & \hline x \\ & x \end{aligned}$ |  | -32768 | 32767 |
| MOVROM data $\rightarrow$ program | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & \hline \end{aligned}$ | X | $\begin{aligned} & ? \\ & ? \end{aligned}$ | X | $\begin{aligned} & \hline X \\ & X \end{aligned}$ | $\begin{aligned} & \hline \mathrm{X} \\ & \mathrm{x} \end{aligned}$ |  |  | $\begin{aligned} & \hline x \\ & x \end{aligned}$ |  | -32768 | 32767 |
| MOVX | $\begin{aligned} & 1 \\ & 2 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ |  | $\begin{aligned} & \hline X \\ & \mathrm{x} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{X} \\ & \mathrm{X} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline x \\ & \times \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline X \\ & \mathrm{x} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline X \\ & \mathrm{x} \\ & \hline \end{aligned}$ |  |  |  |
| NEG | 1 |  | 1 |  | X | X |  |  |  |  |  |  |
| NEGX | 1 |  | 2 |  | X | X | X | X |  |  |  |  |
| NOT | 1 | X | 1 |  | X | X | X | X | X |  |  |  |
| RASH | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | x | $\begin{aligned} & \hline X \\ & X \end{aligned}$ |  |  |  |  |  | 0 | 15 |
| RASX | $\begin{aligned} & 1 \\ & 2 \\ & 3 \end{aligned}$ |  | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ | X | $\begin{aligned} & \hline \mathrm{X} \\ & \mathrm{x} \end{aligned}$ |  |  |  |  |  | 0 | 15 |
| REPCON | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & \hline \end{aligned}$ |  | ? | X X | X |  |  |  |  |  | $\begin{array}{r} -32768 \\ -32768 \\ \hline \end{array}$ | $32767$ <br> 32767 |
| RIPPLE | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & \hline \end{aligned}$ | X | ? | X | X |  |  |  |  |  | $\begin{gathered} -32768 \\ \text { dummy } \\ \hline \end{gathered}$ | $\begin{aligned} & 32767 \\ & \text { ument } \\ & \hline \end{aligned}$ |
| RLSH | $\begin{aligned} & 1 \\ & 2 \\ & 3 \end{aligned}$ |  | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | X | $\begin{aligned} & \mathrm{X} \\ & \mathrm{x} \end{aligned}$ |  |  |  |  |  | 0 | 15 |
| RLSX | $\begin{aligned} & 1 \\ & 2 \\ & 3 \end{aligned}$ |  | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ | X | $\begin{aligned} & \hline \mathrm{X} \\ & \mathrm{x} \end{aligned}$ |  |  |  |  |  | 0 | 15 |
| SACX | 1 |  | 2 |  | X | X | X | X |  |  |  |  |
| SAT | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \\ & \hline \end{aligned}$ | X <br> X <br> X |  |  |  |  |  | $\begin{array}{r} -32768 \\ -32768 \\ \hline \end{array}$ | $\begin{array}{r} 32767 \\ 32767 \\ \hline \end{array}$ |
| SBAR | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & \hline \end{aligned}$ | X | $\begin{aligned} & 1 \\ & 1 \\ & \hline \end{aligned}$ | X | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \\ & \hline \end{aligned}$ |  |  |  |  | X | $\begin{array}{r} -32768 \\ \text { tem } \\ \hline \end{array}$ | $32767$ |
| SBIC | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ |  | 1 | X | x | X |  |  |  |  | 0 | 15 |
| SBIS | $\begin{aligned} & 2 \\ & \hline 1 \\ & 2 \end{aligned}$ |  | 1 | X | x | X |  |  |  |  | 0 | 15 |
| SBIS | $\begin{aligned} & 2 \\ & 1 \\ & 2 \\ & \hline \end{aligned}$ |  | 1 | X | X | X |  |  |  |  | 0 | 15 |
| SBIT | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ |  | 1 | X | X | X | X | X |  |  | 0 | 15 |
| STOX | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ |  | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ |  | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ |  |  |  |  |  |  |  |
| SUBX | 1 |  | 2 |  | X | X | X | X |  |  |  |  |
| TST | 1 |  | 1 |  | X | X | X | X |  |  |  |  |
| TSTX | 1 |  | 2 |  | X | X | X | X |  |  |  |  |
| XTOS | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ |  | $\begin{aligned} & 2 \\ & 2 \\ & 1 \end{aligned}$ |  | X <br> X |  |  |  |  |  |  |  |

NOTES:


### 7.3 MACRO DESCRIPTIONS

Each macro instruction is named, followed by a summary table. A flowchart for clarifying the macro source then follows and specific examples of all legal forms.

The macros described in this section use a number of assembler symbols for internal purposes during macro expansion. Most of these internal symbols and any operands the user supplies to the macros are entered into the assembler symbol table as undefined (unless they are user-defined already) and will be printed at the end of the assembler printed output as undefined. This is not an error. Only undefined symbol errors flagged under assembly language statements in the program listing are actual fatal errors. Only these errors will be tallied in the assembly error count. Undefined symbols listed after the program are for information only.

TITLE: Move Accumulator to Auxiliary Register
NAME: ACTAR
OBJECTIVE: Pass data word to named auxiliary register from accumulator
ALGORITHM: (ACC) $\rightarrow$ temp (XR0)
(temp) $\rightarrow$ AR
CALLING
SEQUENCE: ACTAR AR [,TEMP]
ENTRY
CONDITIONS: $A R=0,1 ; 0 \leqslant T E M P \leqslant 127$
EXIT
CONDITIONS: Accumulator stored in auxiliary register;
ARP now points to auxiliary register specified
PROGRAM
MEMORY
REQUIRED: 3 words
DATA
MEMORY
REQUIRED: 1 word
STACK
EXECUTION
REQUIRED: None
TIME: $\quad 3$ cycles
FLOWCHART: ACTAR


SOURCE:
*MOVE AC TO AR
*
ACTAR SMACRO A,T
\$IF T.L=0 ASSIGN XRO AS TEMP
\$ASG 'XRO' TO T.S
\$ENDIF
SACL :T:, $0 \quad$ STORE AC TO :T:
LAR :A:,:T: RE-LOAD :A:
LARP : A: LOAD AR POINTER
\$END

## EXAMPLE 1:

0013
00010009 5004"
0002 000A 3804"
0003 000B 6880

ACTAR ARO
SACL XRO,0 STORE AC TO XRO
LAR ARO,XRO RE-LOAD ARO
LARP ARO

LOAD AR POINTER

## EXAMPLE 2:

0015
0001 000C 5000"
0002 000D 3800"
0003 OOOE 6880
ACTAR $0, C$
SACL C,0 LAR 0, C
LARP 0

STORE AC TO C
RE-LOAD 0
LOAD AR POINTER

TITLE: $\quad$ Add Variable to Auxiliary Register
NAME: ADAR
OBJECTIVE: Add data word to named auxiliary register
ALGORITHM: $\quad(A R)+(d m a) \rightarrow$ ACC $(A C C) \rightarrow A R$

CALLING
SEQUENCE: ADAR AR, B [,TEMP]

## ENTRY

CONDITIONS: $A R=0,1 ; 0 \leqslant B \leqslant 127 ; 0 \leqslant T E M P \leqslant 127$
EXIT
CONDITIONS: Sum of memory location and auxiliary register is stored in named auxiliary register

PROGRAM
MEMORY
REQUIRED:

DATA
MEMORY
REQUIRED: 2 words

EXECUTION
TIME: $\quad 5-17$ cycles

STACK
REQUIRED: 0 - 2 levels

FLOWCHART: ADAR


```
*ADD TO AR
*
ADAR $MACRO A,B,T
    $IF T.L=0 USE XR1 AS TEMP
    $ASG 'XR1' TO T.S
    $ENDIF
    SAR :A:,:T: STORE :A:
    $IF B.SA&SUNDF
    LCAC :B: LOAD CONST :B: INTO AC
    $ELSE
    LAC :B:,0 LOAD VAR :B: INTO AC
    $ENDIF
    ADD :T:,0 ADD TEMP :T: TO AC
    SACL :T:,O STORE :T:
    LAR :A:,:T: LOAD BACK INTO :A:
    $END
```

EXAMPLE 1:

| 0007 |  |  | ADAR | A, 3 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0001 | 0006 | 3103' | SAR | A, XR1 | STORE A |
| 0002 |  |  | LCAC | 3 | LOAD CONSTANT 3 INTO AC |
| 0001 |  | 0003 | V\$1 EQU 3 |  |  |
| 0002 | 0007 | 7E03 | LACK | V\$1 | LOAD AC WITH V\$1 |
| 0003 | 0008 | 0003" | ADD | XR1,0 | ADD TEMP XRI TO AC |
| 0004 | 0009 | 5003" | SACL | XR1, 0 | STORE XR1 |
| 0005 | 000A | 3903'1 | LAR | A, XR1 | LOAD BACK INTO A |

## EXAMPLE 2:

| 0009 |  |  |
| :--- | :--- | :--- |
| 0001 | $000 B$ | 3008 |
| 0002 | 000 C | $2004^{\prime \prime}$ |
| 0003 | 000 D | 0008 |
| 0004 | 000 E | 5008 |
| 0005 | 000 F | 3808 |

ADAR ARO, C,B
SAR ARO,B
LAC C,0
ADD B,0
SACL B,0
LAR ARO,B

STORE ARO
LOAD VARIABLE C INTO AC ADD TEMP B TO AC STORE B LOAD BACK INTO ARO

## EXAMPLE 3:

```
0 0 1 1
0001 0010 3003"
0002 0011 2005"'
0003 0012 0003"
0 0 0 4 0 0 1 3 ~ 5 0 0 3 " '
0005 0014 3803"
```

```
ADAR O,D
```

    SAR O,XR1 STORE 0
    LAC D,0 LOAD VARIABLE D INTO AC
    ADD XR1,0 ADD TEMP XR1 TO AC
    SACL XR1,0 STORE XR1
    LAR \(0, \mathrm{XR} 1 \quad\) LOAD BACK INTO 0
    ```
TITLE: Double-Word Add
NAME: ADDX
OBJECTIVE: Add double word to accumulator
ALGORITHM: ADDX* - causes \(\rightarrow\) (ACC) + (@AR:@AR + 1) \(\rightarrow\) ACC
ADDX* - - causes \(\rightarrow(A C C)+(@ A R-1: @ A R) \rightarrow A C C\)
\((A R)-2 \rightarrow A R\)
ADDX * + - causes \(\rightarrow(A C C)+(@ A R: @ A R+1) \rightarrow\) ACC
\((A R)+2 \rightarrow A R\)
ADDX A \(\quad\) causes \(\rightarrow(A C C)+(A: A+1) \rightarrow A C C\)
```

CALLING
SEQUENCE: $\operatorname{ADDX}\left\{A,{ }^{*},{ }^{*}-,^{*}+\right\}$
ENTRY
CONDITIONS: $0 \leqslant A \leqslant 127$
EXIT
CONDITIONS: Accumulator contains updated value after addition; auxiliary register is updated if necessary

| PROGRAM |  | DATA |  |
| :--- | :--- | :--- | :--- |
| MEMORY |  | MEMORY |  |
| REQUIRED: | 2 words | REQUIRED: | None |
|  |  |  |  |
| STACK |  | EXECUTION |  |
| REQUIRED: | None | TIME: | 2 cycles |

## FLOWCHART: ADDX



## SOURCE:

*ADD DOUBLE PRECISION
*
ADDX \$MACRO A ADD DOUBLE PRECISION
\$VAR ST, SP, SM
\$ASG $1 \star+1$ TO SP.S
\$ASG $1 *-1$ TO SM.S
\$ASG $1 * 1$ TO ST.S
\$IF A.SV=ST.SV
ADDH ${ }^{+} \quad$ ADD HIGH
ADDS *- ADD LOW $1 \star 1$
\$ELSE
\$IF A.SV=SP.SV
ADDH *+
ADD HIGH
ADDS *+ ADD LOW ${ }^{*}$ *+
\$ELSE
\$IF A.SV=SM.SV
ADDS *- ADD LOW
ADDH *- ADD HIGH 1*-1
\$ELSE
ADDH :A: ADD :A: HIGH
ADDS :A:+1 ADD :A: LOW
\$ENDIF
\$ENDIF
\$ENDIF
\$END

## EXAMPLE 1:

0011
000100066007 000200076108

## EXAMPLE 2:

0013 00010008 60A8 000200096198

EXAMPLE 3:
0015
0001 000A 6198
0002 OOOB 6098

## EXAMPLE 4:

## 0017

0001 000C 60A8
0002 000D 61A8

ADDX A
ADDH A
ADDS A+1

```
ADDX *
    ADDH *+
    ADDS *-
```

```
ADDX *-
    ADDS *-
    ADDH *-
```

ADDX *+
ADDH ${ }^{\star+}$
ADDS *+

ADD A HIGH
ADD A LOW

ADD HIGH
ADD LOW '*1

ADD LOW
ADD HIGH 'ネー'

ADD HIGH
ADD LOW $1 \star+1$

TITLE: Move Auxiliary Register to Accumulator
NAME: ARTAC
OBJECTIVE: Load data from auxiliary register into accumulator
ALGORITHM: (AR) $\rightarrow$ temp
(temp) $\rightarrow$ ACC

## CALLING

SEQUENCE: ARTAC AR [,TEMP]

## ENTRY

CONDITIONS: $A R=0,1 ; 0 \leqslant T E M P \leqslant 127$
EXIT
CONDITIONS: Accumulator contains same value as auxiliary register

| PROGRAM |  | DATA |  |
| :--- | :--- | :--- | :--- |
| MEMORY |  | MEMORY |  |
| REQUIRED: | 2 words | REQUIRED: | 1 word |
|  |  |  |  |
| STACK |  | EXECUTION |  |
| REQUIRED: | None | TIME: | 2 cycles |

FLOWCHART: ARTAC


```
*COPY AR TO AC
*
ARTAC $MACRO A,T
    $IF T.L=0 USE XRO AS TEMP
    $ASG 'XRO' TO T.S
    $ENDIF
    SAR :A:,:T: SAVE :A:
    LAC :T:,0 LOAD INTO AC
    $END
```


## EXAMPLE 1:

| 0013 | ARTAC ARO |  |  |
| :--- | :--- | :--- | :--- |
| 0001 | 0008 | $3004 " 1$ | SAR ARO,XRO |
| 0002 | 0009 | $2004^{\prime \prime}$ | LAC XRO,0 |

## EXAMPLE 2:

```
0014 ***
0 0 1 5 ~ A R T A C ~ 0 , C
0 0 0 1 ~ 0 0 0 A ~ 3 0 0 0 " ~ S A R ~ 0 , C ~ S A V E ~ O ~
0002 000B 2000" LAC C,0 LOAD INTO AC
```

TITLE: $\quad$ Clear Bits in Data Word
NAME: BIC
OBJECTIVE: Clear bits in data word specified by one bit in mask
ALGORITHM: (data).AND. .NOT. (mask) $\rightarrow$ data
CALLING
SEOUENCE: BIC mask, data

## ENTRY

CONDITIONS: $0 \leqslant$ mask $\leqslant 127 ; 0 \leqslant$ data $\leqslant 127$

## EXIT

CONDITIONS: Data word contains initial value with specified bits cleared

| PROGRAM |  | DATA |  |
| :--- | :--- | :--- | :--- |
| MEMORY |  | MEMORY |  |
| REQUIRED: | 4 words | REQUIRED: | 1 word |
|  |  |  |  |
| STACK |  | EXECUTION |  |
| REQUIRED: | None | TIME: | 4 cycles |

FLOWCHART: BIC


SOURCE:

```
*BIT CLEAR - CLEAR BITS IN B WHERE A HAS ZEROS
*
BIC $MACRO A,B BIT CLEAR
    LAC :A:,0 LOAD :A:
```

| XOR | MINUS | INVERT MASK |
| :--- | :--- | :--- |
| AND $: B:$ | AND :B $:$ |  |
| SACL $: B: 0$ | SAVE RESULT IN $: B:$ |  | \$END

## EXAMPLE 1:

```
0014
0 0 0 1 ~ 0 0 0 A ~ 2 0 0 8 ~
0002 000B 7803'י
0003 000C 7901
0004 000D 5001
\begin{tabular}{cl} 
BIC & B,A \\
LAC & B,0 \\
XOR & MINUS \\
AND & A \\
SACL & A,0
\end{tabular}
LOAD B
INVERT MASK
AND A
SAVE RESULT IN A
```

EXAMPLE 2:

```
0 0 1 6
0001 000E 2001"
0002 000F 7803"
00030010 7900"
0004 0011 5000"
0001-000E 2001" 00040011 5000"
```

| BIC | D, C |
| :--- | :--- |
| LAC | D,0 |
| XOR | MINUS |
| AND | C |
| SACL | C,0 |

LOAD D

SACL C,0
INVERT MASK
AND C
SAVE RESULT IN C

## EXAMPLE 3

```
0018
0001 0012 2001"
00020013 7803"
0 0 0 3 0 0 1 4 7 9 0 1
0 0 0 4 0 0 1 5 5 0 0 1
```

| BIC | D,A |
| :--- | :--- |
| LAC | D,0 |
| XOR | MINUS |
| AND | A |
| SACL | A,0 |

LOAD D

INVERT MASK
AND A
SAVE RESULT IN A

TITLE: $\quad$ Set Bits in Data Word
NAME: BIS
OBJECTIVE: Set bits in data word specified by one bit in mask
ALGORITHM: (data).OR. (mask) $\rightarrow$ data

## CALLING

SEQUENCE: BIS mask, data
ENTRY
CONDITIONS: $0 \leqslant$ mask $\leqslant 127 ; 0 \leqslant$ data $\leqslant 127$
EXIT
CONDITIONS: Data word contains initial value with specified bits set

| PROGRAM |  | DATA |  |
| :--- | :--- | :--- | :--- |
| MEMORY |  | MEMORY |  |
| REQUIRED: | 3 words | REQUIRED: | None |
|  |  |  |  |
| STACK |  | EXECUTION |  |
| REQUIRED: | None | TIME: | 3 cycles |

FLOWCHART: BIS


SOURCE:
*SET BITS IN B CORRESPONDING TO ONES IN A
*
BIS \$MACRO A,B BIT SET
LAC :A:, 0 LOAD :A:
OR :B: OR WITH :B:
SACL :B:, 0 SAVE BACK TO :A: \$END

## EXAMPLE 1 :

| 0014 |  | BIS | B,A |  |
| :--- | :--- | :--- | :--- | :--- |
| 0001 000A 2008 | LAC B,0 | LOAD B |  |  |
| 0002 | 000B 7A01 | OR A | OR WITH A |  |
| 0003 | 000 C 5001 | SACL A,0 | SAVE BACK TO B |  |

EXAMPLE 2:

```
0016
0001 000D 2001"
0002 O00E 7A00"
0003 000F 5000"
```

BIS D,C
LAC D,0
OR C
SACL C,0

LOAD D
OR WITH C
SAVE BACK TO D

TITLE: $\quad$ Test Bits in Data Word
NAME: BIT
OBJECTIVE: Test bits in data word specified by one bit in mask
ALGORITHM: (data).AND. (mask) $\rightarrow$ ACC

## CALLING

SEQUENCE: BIT mask,data

## ENTRY

CONDITIONS: $0 \leqslant$ mask $\leqslant 127 ; 0 \leqslant$ data $\leqslant 127$

## EXIT

CONDITIONS: ACC contains zero if no bits of mask are set in data word: any bits masked that are set in data word will be set in ACC

| PROGRAM |  | DATA |  |
| :--- | :--- | :--- | :--- |
| MEMORY |  | MEMORY |  |
| REQUIRED: | 2 words | REQUIRED: | None |
|  |  |  |  |
| STACK |  | EXECUTION |  |
| REQUIRED: | None | TIME: | 2 cycles |

FLOWCHART: BIT


## SOURCE:

```
*BIT TEST - BITS IN B TESTED BY MASK IN A
*
BIT $MACRO A,B BIT TEST
    LAC :A:,0 LOAD :A:, MASK
    AND :B: AND WITH :B:
    $END
```


## EXAMPLE:

| 0014 |  | BIT | B, A |  |
| :--- | :--- | :--- | :--- | :--- |
| 0001 | $000 A$ | 2008 | LAC | B, 0 |
| 0002 | $000 B$ | 7901 | AND | A |

AND WITH A

TITLE: Compare Two Words
NAME: CMP
OBJECTIVE: Load word into accumulator; then subtract the other word, allowing comparison

ALGORITHM: CMPXA, $B$ - causes $\rightarrow(A)-(B) \rightarrow$ ACC
CALLING
SEQUENCE: $\operatorname{CMP}\left\{A,{ }^{*},{ }^{*}-,{ }^{*}+\right\},\left\{B,{ }^{*},{ }^{*}-,^{*}+\right\}$
ENTRY
CONDITIONS: $0 \leqslant A \leqslant 127 ; 0 \leqslant B \leqslant 127$
EXIT
CONDITIONS: Accumulator contains value of second word subtracted from the first word; auxiliary register is updated if necessary

| PROGRAM |  | DATA |  |
| :--- | :--- | :--- | :--- |
| MEMORY |  | MEMORY |  |
| REQUIRED: | 2 words | REQUIRED: | None |
|  |  |  |  |
| STACK |  | EXECUTION |  |
| REQUIRED: | None | TIME: | 2 cycles |

FLOWCHART: CMP


## SOURCE:

```
*COMPARE A TO B
夫
CMP $MACRO A,B COMPARE
    LAC :A:,0 LOAD :A:
    SUB :B:,0 SUBTRACT :B:
    $END
```


## EXAMPLE 1:

| 0007 |  |  |
| :--- | :--- | :--- |
| 0001 | 0006 | 2001 |
| 0002 | 0007 | 1008 |


| CMP | $A, B$ |
| :---: | :---: |
| LAC | $A, 0$ |
| SUB | $B, 0$ |

EXAMPLE 2:

```
0009
0 0 0 1 0 0 0 8 2 0 8 8
0 0 0 2 0 0 0 9 1 0 0 8
```

| CMP | $\star, B$ |
| :---: | :---: |
| LAC | $\star, 0$ |
| SUB | $B, 0$ |

## EXAMPLE 3:

```
0 0 1 1
0 0 0 1 ~ 0 0 0 A ~ 2 0 0 4 " '
0002 000B 10A8
```



EXAMPLE 4:
0013
0001 000C 2088
0002 000D 1088

LOAD * SUBTRACT B

LOAD C SUBTRACT *+
LOAD A SUBTRACT B


LOAD * SUBTRACT *

TITLE: Compare Two Double Words
NAME: CMPX
OBJECTIVE: Load double word into accumulator; then subtract the other double word, allowing comparison

ALGORITHM: CMPXA, $B$ - causes $\rightarrow(A: A+1)-(B: B+1) \rightarrow A C C$

## CALLING

SEQUENCE: $\operatorname{CMPX}\left\{A,{ }^{*},{ }^{*}-{ }^{*}+\right\},\left\{B,{ }^{*},{ }^{*}-,^{*}+\right\}$

## ENTRY

CONDITIONS: $0 \leqslant A \leqslant 127 ; 0 \leqslant B \leqslant 127$

## EXIT

CONDITIONS: Accumulator contains value of second double word subtracted from the first double word; auxiliary register is updated if necessary.

| PROGRAM |  | DATA |  |
| :--- | :--- | :--- | :--- |
| MEMORY |  | MEMORY |  |
| REQUIRED: | 4 words | REQUIRED: | None |
|  |  |  |  |
| STACK |  | EXECUTION |  |
| REQUIRED: | None | TIME: | 4 cycles |

FLOWCHART: CMPX


## SOURCE:

```
*COMPARE A TO B, DOUBLE
*
CMPX $MACRO A,B COMPARE DOUBLE
    LDAX :A: LOAD DOUBLE :A:
        SUBX :B: SUBTRACT DOUBLE :B:
```


## EXAMPLE 1:

```
0 0 1 1
0 0 0 1
0 0 0 1 0 0 0 6 6 5 0 7
0 0 0 2 0 0 0 7 6 1 0 8
0002
0 0 0 1 0 0 0 8 6 2 0 9
0002 0009 630A
```

```
CMPX A,B
    LDAX A
        ZALH A
        ADDS A+1
    SUBX B
        SUBH B
        SUBS B+1
```

```
CMPX C,*
    LDAX C
        ZALH C
        ADDS C+1
    SUBX *
        SUBH *+
        SUBS *-
```

```
CMPX *-,D
    LDAX *-
        ZALS *_
        ADDH *-
    SUBX D
        SUBH D
        SUBS D+1
```


## EXAMPLE 4:

```
0017
0001
0 0 0 1 0 0 1 2 ~ 6 5 A 8
0 0 0 2 0 0 1 3 ~ 6 1 A 8
0002
0 0 0 1 0 0 1 4 ~ 6 2 A 8
0002 0015 63A8
```

EXAMPLE 2:

```
0013
0 0 0 1
0 0 0 1 ~ 0 0 0 A ~ 6 5 0 0 " '
0002 000B 6101"
0002
0001 000C 62A8
0002 O00D 6398
```


## EXAMPLE 3:

```
0015
```

0001
0001 OOOE 6698
0002 000F 6098
0002
00010010 6202"
00020011 6303"

LOAD DOUBLE A
LOAD HIGH A
LOAD LOW A
SUBTRACT DOUBLE B SUBTRACT HIGH SUBTRACT LOW

LOAD DOUBLE C
LOAD HIGH C
LOAD LOW C
SUBTRACT DOUBLE *
SUBTRACT HIGH
SUBTRACT LOW

```
LOAD DOUBLE *-
LOAD LOW
LOAD HIGH '*-'
SUBTRACT DOUBLE D
SUBTRACT HIGH
SUBTRACT LOW
```

LOAD DOUBLE *+
LOAD HIGH
LOAD LOW '*+'
SUBTRACT DOUBLE *+
SUBTRACT HIGH
SUBTRACT LOW

## EXAMPLE 5:

| 0019 |  | CMPX $\star_{-}, \star_{-}$ |
| :--- | :--- | :--- |
| 0001 |  | LDAX $\star_{-}$ |
| 0001 | 00166698 | ZALS $\star_{-}$ |
| 0002 | 00176098 | ADDH $\star_{-}$ |
| 0002 |  |  |
| 0001 | 0018 | 6398 |
| 0002 | 0019 | 6298 |

LOAD DOUBLE *-
LOAD LOW
LOAD HIGH $1 \star$ _SUBTRACT DOUBLE *SUBTRACT LOW SUBTRACT HIGH

## TITLE: Decrement Word

NAME: DEC
OBJECTIVE: Decrement word or accumulator
ALGORITHM: DEC - causes $\rightarrow(\mathrm{ACC})-1 \rightarrow$ ACC
DEC $A-$ causes $\rightarrow(A)-1 \rightarrow(A)$
DEC , AR - causes $\rightarrow(A R)-1 \rightarrow A R$

## CALLING

SEQUENCE: DEC [A][,AR]
ENTRY
CONDITIONS: $0 \leqslant A \leqslant 127 ; A R=0,1$

## EXIT

CONDITIONS: Specified word or auxiliary register is decremented; auxiliary register pointer will point to specified auxiliary register

| PROGRAM |  | DATA |  |
| :--- | :--- | :--- | :--- |
| MEMORY |  | MEMORY |  |
| REQUIRED: | $1-3$ words | REQUIRED: | 1 word |
|  |  |  |  |
| STACK |  | EXECUTION |  |
| REQUIRED: | None | TIME: | $1-3$ cycles |

FLOWCHART: DEC


## SOURCE:

```
*DECREMENT THE ACCUMULATOR, AN AUXILIARY
*REGISTER, OR MEMORY
*
DEC $MACRO A,B DECREMENT
            $IF A.L=0
            $IF B.L=0
            SUB ONE,0 DECREMENT AC
            $ELSE
            LARP :B: LOAD ARP WITH :B:
            MAR *_ DECREMENT
            $ENDIF
            $ELSE
            LAC :A:,0 LOAD :A:
            SUB ONE,O DECREMENT
            SACL :A:,0 SAVE :A:
            $ENDIF
            $END
```


## EXAMPLE 1:

| 0007 |  | DEC A |  |  |
| :--- | :--- | :--- | :--- | :--- |
| 0001 | 0006 | 2001 | LAC A,0 | LOAD A |
| 0002 | 0007 | $1000^{\prime \prime}$ | SUB ONE,0 | DECREMENT |
| 0003 | 0008 | 5001 | SACL A,0 | SAVE A |

## EXAMPLE 2:

```
0 0 0 9
0 0 0 1 0 0 0 9 6 8 8 1
0002 000A 6898
```

DEC $\quad$ A
LARP A
MAR $\star-$

LOAD ARP WITH A DECREMENT

EXAMPLE 3:

```
0 0 1 1 ~ D E C
0001 000B 1000" SUB ONE,0 DECREMENT THE ACCUMULATOR
```


## EXAMPLE 4:

```
0 0 1 5
0 0 0 1 ~ 0 0 0 F ~ 6 8 8 0
000200106898
```

DEC $\quad$ ARO
LARP ARO
MAR ${ }_{-}-$
LOAD ARP WITH ARO DECREMENT

TITLE: Double-Word Decrement
NAME: DECX
OBJECTIVE: Decrement double word or accumulator



## SOURCE:

```
*DECREMENT DOUBLE
*
DECX $MACRO A DECREMENT DOUBLE
$VAR ST,SP,SM
$ASG '*+' TO SP.S
$ASG 1*-1 TO SM.S
$ASG 1*' TO ST.S
$IF A.L=0
SUB ONE,0 DECREMENT AC
$ELSE
$IF A.SV=SM.SV
ZALS *-
ADDH *+ LOAD 1*-1
SUB ONE,0 DECREMENT
SACX *- SAVE 1*-1
$ELSE
$IF A.SV=SP.SV
LDAX * LOAD '*।
SUB ONE,0 DECREMENT
SACX *+ SAVE 1*+'
```

| \$ELSE |  |
| :---: | :---: |
| \$IF A.SV=ST.SV |  |
| LDAX * | LOAD '*' |
| SUB ONE, 0 | DECREMENT |
| SACX * | SAVE '*' |
| \$ELSE |  |
| LDAX :A: | LOAD :A: |
| SUB ONE, 0 | DECREMENT |
| SACX :A: | SAVE :A: |
| \$ENDIF |  |
| SEND |  |

## EXAMPLE 1:

```
0 0 1 1
0 0 0 1
0 0 0 1 0 0 0 6 6 5 0 7
0 0 0 2 0 0 0 7 6 1 0 8
00020008 1004"
0003
0 0 0 1 ~ 0 0 0 9 5 8 0 7 ~
0002 000A 5008
```

DECX A
LDAX A
ZALH A
ADDS A+1
SUB ONE,0
SACX A
SACH A,0
SACL A+1,0

LOAD A
LOAD HIGH A
LOAD LOW A DECREMENT SAVE A STORE HIGH STORE LOW

EXAMPLE 2:

```
0 0 1 3
0 0 0 1
0 0 0 1 ~ 0 0 0 B ~ 6 5 A 8 ~
0002 000C 6198
0002 000D 1004"
0003
0001 000E 58A8
0002 000F 5098
```

DECX $\star$
LDAX $\star$
ZALH $\star_{+}$
ADDS $\star-$
SUB ONE, 0
SACX $\star$
SACH $\star_{+}, 0$
SACL $\star-, 0$

LOAD '*1
LOAD HIGH
LOAD LOW '*'
DECREMENT
SAVE '*'
STORE HIGH
STORE LOW
EXAMPLE 3:

```
0015
0 0 0 1 0 0 1 0 6 6 9 8
0 0 0 2 0 0 1 1 ~ 6 0 A 8
00030012 1004"
0004
0 0 0 1 0 0 1 3 5 0 9 8
000200145898
```

```
DECX *-
    ZALS *-
    ADDH *+
    SUB ONE,O
    SACX *-
        SACL *-,0
        SACH *-,0
```

LOAD 1*ー1

EXAMPLE 4:

```
```

0017

```
```

0017
0 0 0 1
0 0 0 1
0 0 0 1 0 0 1 5 ~ 6 5 A 8 )
0 0 0 1 0 0 1 5 ~ 6 5 A 8 )
0 0 0 2 0 0 1 6 6 1 9 8
0 0 0 2 0 0 1 6 6 1 9 8
00020017 1004"
00020017 1004"
0003
0003
0 0 0 1 0 0 1 8 ~ 5 8 A 8 ~
0 0 0 1 0 0 1 8 ~ 5 8 A 8 ~
00020019 50A8

```
00020019 50A8
```

```
0
```

```
0
```

DECX $\star_{+}$
LDAX ${ }^{\star}$
ZALH $\star_{+}$
ADDS $\star_{-}$
SUB ONE, 0
SACX ${ }^{+}+$
SACH $\star_{+}, 0$
SACL $\star_{+}, 0$

LOAD 1*1 DECREMENT SAVE 'ネ-1 STORE LOW STORE HIGH

## EXAMPLE 5:

```
0019
0 0 0 1 ~ 0 0 1 A ~ 1 0 0 4 " ~ S U B ~ O N E , 0
```

DECREMENT AC

TITLE: Increment Word
NAME: INC
OBJECTIVE: Increment word or accumulator
ALGORITHM: INC - causes $\rightarrow(A C C)+1 \rightarrow$ ACC
INC A - causes $\rightarrow(A)+1 \rightarrow(A)$
INC , AR - causes $\rightarrow(A R)+1 \rightarrow A R$
CALLING
SEQUENCE: INC [A][,AR]

## ENTRY

CONDITIONS: $0 \leqslant A \leqslant 127 ; A R=0,1$

## EXIT

CONDITIONS: Specified word or auxiliary register is incremented; auxiliary register pointer specifies the named auxiliary register

PROGRAM
MEMORY
REQUIRED: 1 - 3 words
STACK
REQUIRED:

DATA
MEMORY
REQUIRED: 1 word
EXECUTION
TIME: $\quad 1$ - 3 cycle

$$
1-3 \text { cycle }
$$

FLOWCHART: INC


## SOURCE:

*INCREMENT AC, AR, OR MEM
*
INC \$MACRO A,B INCREMENT
\$IF A.L=0
\$IF B.L=0
ADD ONE, 0 INCREMENT AC
\$ELSE
LARP : B: LOAD ARP WITH :B:
MAR ${ }^{+}$INCREMENT
\$ENDIF
\$ELSE
LAC :A:, $0 \quad$ LOAD :A:
ADD ONE,0 INCREMENT
SACL :A:, 0 SAVE :A:
\$ENDIF
\$END

## EXAMPLE 1:

| 0007 |  | INC | A |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0001 | 0006 | 2001 | LAC A,0 |  |  |
| 0002 | 0007 | $0000^{\prime \prime}$ | LOAD A |  |  |
| 0003 | 0008 | 5001 | SDD | ONE,0 | INCREMENT |
|  |  | SACL A,0 | SAVE A |  |  |

## EXAMPLE 2:

| 0009 |  | INC AR1 |  |
| :--- | :--- | :--- | :--- |
| 0001 | 0009 | 6881 | LARP AR1 |
| 0002 | 000 A 68A8 | MAR* | LOAD ARP WITH AR1 |

EXAMPLE 3:
0011 000B 0000"
INC
ADD ONE, 0
INCREMENT
EXAMPLE 4:

| 0015 |  | INCARO <br> 0001 000 F | 6880 | LARP ARO |
| :--- | :--- | :--- | :--- | :--- |
| 0002 | 0010 | 68 A8 | MAR 大+ | LOAD ARP WITH AR0 |

TITLE: Double-Word Increment
NAME: INCX
OBJECTIVE: Increment double word or accumulator

$$
\begin{aligned}
& \text { ALGORITHM: INCX* - causes } \rightarrow \text { (@AR:@AR + 1) + } 1 \rightarrow \text { @AR:@AR + } 1 \\
& \text { INCX*- - causes } \rightarrow \text { (@AR-1:@AR) + } 1 \rightarrow \text { @AR-1: @A } \\
& (A R)-2 \rightarrow A R \\
& \operatorname{INCX} *+\text { - causes } \rightarrow \text { (@AR:@AR+1)+1 } \rightarrow \text { @AR:@AR+1 } \\
& (A R)+2 \rightarrow A R \\
& \operatorname{INCXA} \quad-\text { causes } \rightarrow(A: A+1)+1 \rightarrow A: A+1 \\
& \text { INCX } \quad \text { - causes } \rightarrow \quad(A C C)+1 \rightarrow \text { ACC }
\end{aligned}
$$

CALLING
SEQUENCE: INCX [A,*,* - ,* ${ }^{*}$

## ENTRY

CONDITIONS: $0 \leqslant A \leqslant 127$

## EXIT

CONDITIONS: Specified double word is incremented;
auxiliary register is updated as necessary

| PROGRAM |  | DATA |  |
| :--- | :--- | :--- | :--- |
| MEMORY |  | MEMORY |  |
| REQUIRED: | $1-5$ words | REQUIRED: | 1 word |
|  |  |  |  |
| STACK |  | EXECUTION |  |
| REQUIRED: | None | TIME: | $1-5$ cycles |

FLOWCHART: INCX


## SOURCE:

```
*INCREMENT DOUBLE
*
INCX $MACRO A
    $VAR ST,SP,SM
    $ASG 1*+' TO SP.S
    $ASG 1*-1 TO SM.S
    $ASG '*' TO ST.S
    $IF A.L=0
    ADD ONE,O INCREMENT AC
    $ELSE
    $IF A.SV=SM.SV
    ZALS *-
    ADDH *+ LOAD 1*_'
    ADD ONE,0 INCREMENT
    SACX *- SAVE 'オー1
    $ELSE
    $IF A.SV=SP.SV
    LDAX * LOAD '*'
    ADD ONE,0 INCREMENT
    SACX *+ SAVE 1*+'
```

SIF A.SV=ST.SV
LDAX $*$ LOAD $1 * 1$
ADD ONE,0 INCREMENT
SACX * SAVE '*1
\$ELSE
LDAX :A: LOAD :A:
ADD ONE,0 INCREMENT
SACX :A: SAVE :A:
\$ENDIF
\$END

## EXAMPLE 1：

```
0 0 1 1
0001
0 0 0 1 0 0 0 6 6 5 0 7
0 0 0 2 0 0 0 7 6 1 0 8
00020008 0004"
0 0 0 3
0 0 0 1 ~ 0 0 0 9 5 8 0 7
0002 000A 5008
```

INCX A
LDAX A
ZALH A ADDS A＋1
ADD ONE，0 SACX A SACH A，0 SACL A＋1，0

LOAD A
LOAD HIGH A
LOAD LOW A
INCREMENT
SAVE A
STORE HIGH
STORE LOW

EXAMPLE 2：

```
0013
0 0 0 1
0001 000B 65A8
0002 000C 6198
0002 000D 0004"
0 0 0 3
0001 000E 58A8
0002 000F 5098
```

INCX *
LDAX *
ZALH ${ }^{*}+$
ADDS *-
ADD ONE, 0
SACX *
SACH $*+, 0$
LOAD '大1

EXAMPLE 3：

```
0 0 1 5
0 0 0 1 0 0 1 0 6 6 9 8
0 0 0 2 0 0 1 1 ~ 6 0 A 8 ~
0 0 0 3 0 0 1 2 ~ 0 0 0 4 " '
0 0 0 4
0 0 0 1 0 0 1 3 5 0 9 8
000200145898
```

INCX *-
ZALS *-
ADDH ${ }^{+}+$
ADD ONE,0
SACX *-
SACL $\star-, 0$
SACH *-, 0
LOAD 1*ー・
INCREMENT
SAVE - 大ー-
STORE LOW
STORE HIGH

## EXAMPLE 4：

```
0 0 1 7
0 0 0 1
0 0 0 1 ~ 0 0 1 5 ~ 6 5 A 8 ~
0 0 0 2 0 0 1 6 6 1 9 8
00020017 0004"
0 0 0 3
0 0 0 1 0 0 1 8 ~ 5 8 A 8 ~
0 0 0 2 0 0 1 9 ~ 5 0 A 8
```



LOAD 1＊1
LOAD HIGH
LOAD LOW＇＊＇
ADD ONE， 0 INCREMENT SACX ${ }^{+} \quad$ SAVE ${ }^{1 *+1}$ STORE HIGH STORE LOW

## EXAMPLE 5：

```
0 0 1 9
```

0001 001A 0004" ADD ONE,0 INCREMENT AC
INCX

TITLE: Load Accumulator from Address in Accumulator
NAME: LACARY
OBJECTIVE: Load accumulator from array in data RAM; the address of the data RAM location is in the accumulator; the data will be left-shifted in the accumulator

ALGORITHM: (ACC) $\rightarrow$ AR1
(@AR1) * ${ }^{\text {shift }} \rightarrow$ ACC
CALLING
SEQUENCE: LACARY [shift]

## ENTRY

CONDITIONS: $0 \leqslant$ shift $<16 ; 0 \leqslant(A C C) \leqslant 143$

## EXIT

CONDITIONS: Data RAM location pointed to by accumulator is stored in the accumulator; AR1 is overwritten

| PROGRAM |  | DATA |  |
| :--- | :--- | :--- | :--- |
| MEMORY |  | MEMORY |  |
| REQUIRED: | 4 words | REQUIRED: | 1 word |
|  |  |  |  |
| STACK |  | EXECUTION |  |
| REQUIRED: | None | TIME: | 4 cycles |

FLOWCHART: LACARY


## SOURCE:

*LOAD AC FROM ADDRESS IN AC
*
LACARY \$MACRO A
ACTAR AR1 AC TO AR1
\$IF A.L=0
LAC $*, 0$ LOAD
\$ELSE
LAC *,:A: LOAD AND SHIFT
\$ENDIF
\$END

## EXAMPLE 1:

| 0011 |  | LACARY 8 |  |
| :--- | :--- | :--- | :--- |
| 0001 |  | ACTAR AR1 |  |
| 0001 | 0006 | $5006^{\prime \prime}$ | SACL XRO, 0 TO AR1 |
| 00020007 | $3906^{\prime \prime}$ | LAR AR1,XRO | STORE AC TO XR0 |
| 00030008 | RE-LOAD AR1 |  |  |
| 0002 | 0009 | 2888 | LARP AR1 |

EXAMPLE 2:

```
0 0 1 3
0001
0001 000A 5006"
0002 000B 3906"
0003 000C 6881
0002 000D 2088
```

| LACARY |  |
| :--- | :--- |
| ACTAR AR1 | AC TO AR1 |
| SACL XR0, 0 | STORE AC TO XR0 |
| LAR AR1, XR0 | RE-LOAD AR1 |
| LARP AR1 | LOAD AR POINTER |
| LAC $\star 0$ | LOAD |

TITLE: Arithmetic Left Shift
NAME: LASH
OBJECTIVE: Move word from one data location to another with an arithmetic left shift
ALGORITHM: (A) ${ }^{2}$ shift $\rightarrow$ B
CALLING
SEQUENCE: LASH A,B,shift
ENTRY
CONDITIONS: $0 \leqslant A \leqslant 127 ; 0 \leqslant B \leqslant 127 ; 0 \leqslant$ shift $<16$

## EXIT

CONDITIONS: B contains the shifted value of $A$

| PROGRAM |  | DATA |  |
| :--- | :--- | :--- | :--- |
| MEMORY |  | MEMORY |  |
| REQUIRED: | 2 words |  | REQUIRED: | None |  |  |  |
| :--- | :--- | :--- |
| STACK |  | EXECUTION |

FLOWCHART: LASH


## SOURCE:

```
*MOVE A TO B (SINGLE-VAR) WITH N (CONST) BIT
*LEFT ARITHMETIC SHIFT
*
LASH $MACRO A,B,N MOVE WITH LEFT ARITH. SHIFT
    LAC :A:,:N: LOAD :A: LEFT SHIFT
    SACL :B:,0 STORE TO :B:
    $END
```

0013
000100082507
000200095008

LASH A, B, 5
LAC A, 5 LOAD A LEFT SHIFT
SACL B, 0

STORE TO B

TITLE: Double-Word Arithmetic Left Shift
NAME: LASX
OBJECTIVE: Move double word from one data location to another in data memory with left shift

ALGORITHM: $(A: A+1) * 2$ shift $\rightarrow B: B+1$
CALLING
SEQUENCE: LASX A,B,shift
ENTRY
CONDITIONS: $0 \leqslant A \leqslant 126 ; 0 \leqslant B \leqslant 126 ; 0 \leqslant \operatorname{shift}<16$
EXIT
CONDITIONS: $B: B+1$ contains shifted value of $A: A+1$

| PROGRAM |  | DATA |  |
| :--- | :--- | :--- | :--- |
| MEMORY |  | MEMORY |  |
| REQUIRED: | 8 words | REQUIRED: | 1 word |
|  |  |  |  |
| STACK |  | EXECUTION |  |
| REQUIRED: | None | TIME: | 8 cycles |

FLOWCHART: LASX


SOURCE:
*MOVE A TO B (DOUBLE VAR) WITH N (CONST) BIT
*LEFT ARITHMETIC SHIFT
*
LASX \$MACRO A,B,N MOVE DOUBLE WITH ARITH. SHIFT
LAC :A:+1,:N: LOAD LOW, SHIFT LEFT
SACL :B:+1,0 SAVE IN LOW
SACH :B:, 0 SAVE HIGH OVERFLOW
LAC MINUS,:N: GET MASK
NOT
AND : B: TAKE SIGNIFICANT BITS
ADD :A:,:N: ADD IN SHIFT HIGH PART SACL :B:,0 SAVE HIGH SEND

## EXAMPLE:

| 0011 |  |  |
| :--- | :--- | :--- |
| 0001 | 0006 | 2308 |
| 0002 | 0007 | $500 A$ |
| 0003 | 0008 | 5809 |
| 0004 | 0009 | 230511 |
| 0005 |  |  |
| 0001 | $000 A$ | 780511 |
| 0006 | $000 B$ | 7909 |
| 0007 | $000 C$ | 0307 |
| 0008 | $000 D$ | 5009 |

LASX A, B, 3
LAC $A+1,3$ LOAD LOW, SHIFT LEFT
SACL B+1,0
SACH B, 0
LAC MINUS,3
NOT
XOR MINUS INVERT
AND B
ADD A, 3
SACL B, 0

SAVE IN LOW
SAVE HIGH OVERFLOW
GET MASK

TAKE SIGNIFICANT BITS
ADD IN SHIFT HIGH PART
SAVE HIGH

TITLE: Load Double Word into Accumulator from Address in Accumulator
NAME: LAXARY
OBJECTIVE: Load accumulator from double-word array in data RAM; the address of the first RAM location is in the accumulator

ALGORITHM: $\quad(A C C) \rightarrow$ AR1
(@AR1) $\rightarrow$ ACC high
(@AR1 + 1) $\rightarrow$ ACC low

## CALLING

SEQUENCE: LAXARY

## ENTRY

CONDITIONS: $0 \leqslant($ ACC $) \leqslant 143$

## EXIT

CONDITIONS: Double word pointed to by accumulator is stored in the accumulator; AR1 is overwritten

PROGRAM
MEMORY
REQUIRED: 5 words
STACK
REQUIRED: None

## FLOWCHART: LAXARY



## SOURCE:

*LOAD DOUBLE AC FROM ADDRESS IN AC
*
LAXARY \$MACRO
ACTAR AR1 AC TO AR1
LDAX ${ }^{*}+\quad$ LOAD DOUBLE
\$END

## EXAMPLE:

| 0011 |  |  |
| :--- | :--- | :--- |
| 0001 |  |  |
| 0001 | 0006 | $5006^{\prime \prime}$ |
| 0002 | 0007 | $3906^{\prime \prime}$ |
| 0003 | 0008 | 6881 |
| 0002 |  |  |
| 0001 | 0009 | $65 A 8$ |
| 0002 | $000 A$ | $61 A 8$ |

```
LAXARY
    ACTAR AR1
        SACL XRO,0
        LAR AR1,XR0
        LARP AR1
    LDAX *+
        ZALH *+
        ADDS *+
```

AC TO AR1
STORE AC TO XRO
RE-LOAD AR1
LOAD AR POINTER
LOAD DOUBLE
LOAD HIGH
LOAD LOW '*+'

TITLE: Load Constant into Accumulator
NAME: LCAC
OBJECTIVE: Move constant value into accumulator with possible left shift
ALGORITHM: Constant $\rightarrow$ ACC if shift $\rightarrow$ (ACC) $\rightarrow$
temp * 2 shift $\rightarrow$ ACC
CALLING
SEQUENCE: LCAC constant,shift,temp

## ENTRY

CONDITIONS: $-32768 \leqslant$ constant $\leqslant 32767 ; 0 \leqslant$ shift $<16$;
$0 \leqslant$ temp $\leqslant 127$
EXIT
CONDITIONS: Accumulator contains value of the constant

| PROGRAMMEMORY |  | DATA |  |
| :---: | :---: | :---: | :---: |
|  |  | MEMORY |  |
| REQUIRED: | 1-5 words + LDAC\$ routine | REQUIRED: | 0-2 words |
| STACK |  | EXECUTION |  |
| REQUIRED: | 2 levels with LDAC\$ | TIME: | 1-15 cycles |


*
*LOAD CONSTANT TO AC

| $\star$ | LCAC A |
| :--- | :--- |
| $\star$ | LCAC A, B |

LOAD CONSTANT A
LOAD CONSTANT A, SHIFTED B, USE TEMP XRO
LOAD CONSTANT A, SHIFTED B, USE TEMP T
LCAC A,B,T
LCAC \$MACRO A,B,T
\$IF A.SA\&\$REL
CALL LDAC\$ LOAD AC WITH:
REF LDAC\$
DATA :A: $\quad$ A:
\$ELSE
\$IF A.SA\&\$UNDF
\$VAR L, Q
\$ASG '\$\$LAB' TO L.S
\$ASG L.SV+1 TO L.SV
V\$:L.SV: EQU :A:
\$ASG 'V\$' TO Q.S
\$ASG :Q.S::L.SV: TO A.S
\$ENDIF
\$IF (A.SV<256)\&(A.SV>-1)
LACK :A: LOAD AC WITH :A:
\$ELSE
CALL LDACS LOAD AC WITH:
REF LDAC\$
DATA : A:
: A :
\$ENDIF
\$ENDIF
\$IF B.L\#=0
\$IF (B.V>0)
\$IF T.L=0 XRO AS TEMP
\$ASG 'XRO' TO T.S
\$ENDIF
SACL :T:, 0 STORE UNSHIFTED CONSTANT
LAC :T:,:B: LOAD SHIFTED
\$ENDIF
\$ENDIF
\$END

## EXAMPLE 1:

| 0012 |  | LCAC 1,5 |  |
| :--- | :--- | :--- | :--- |
| 0001 | 0001 | V\$2 EQU 1 |  |
| 0002 | 0007 | $7 E 01$ | LACK V\$2 |
| 0003 | 0008 | $5003^{\prime \prime}$ | LOAD AC WITH V\$2 |
| 0004 | 0009 | $2503^{\prime \prime}$ | SACL XR0,0 |$\quad$| STORE UNSHIFTED CONSTANT |
| :--- |

## EXAMPLE 2:

```
0014 LCAC 128,0
0 0 0 1 ~ 0 0 8 0 ~ V \$ 3 ~ E Q U ~ 1 2 8 ~
0002 000A 7E80 LACK V$3
```

LOAD AC WITH V\$3

## EXAMPLE 3:

```
0018 LCAC -1000,5
0001 FC18 V$5 EQU -1000
0002 000E F800 CALL LDAC$ LOAD AC WITH:
```

        REF LDAC\$
    ```
    0003
    00040010 FC18
    \(000500115003^{\prime \prime}\)
    00060012 2503"
```

DATA V\$5
SACL XRO,0
LAC XRO,5

## EXAMPLE 4:

```
0022
0 0 0 1 ~ 0 0 1 6 ~ 7 E 0 7 ~
0 0 0 2 0 0 1 7 5 0 0 8
0003 00182608
```

LCAC A, 6, B
LACK A LACK A
SACL B, 0
LAC B, 6

LOAD AC WITH A
V\$5
STORE UNSHIFTED CONSTANT LOAD SHIFTED

STORE UNSHIFTED CONSTANT
LOAD SHIFTED

TITLE: Load Constant to Accumulator from Program Address in Accumulator
NAME: LCACAR
OBJECTIVE: Load accumulator from array in program RAM; the address of the program ROM location is in the accumulator; the data will be left-shifted in the accumulator

ALGORITHM: $\quad(@ A C C) \rightarrow$ temp
(temp) * 2 shift $\rightarrow$ ACC

## CALLING

## SEQUENCE: LCACAR [C][,TEMP]

ENTRY
CONDITIONS: $0 \leqslant$ shift $<16 ; 0 \leqslant$ TEMP $\leqslant 127 ; 0 \leqslant($ ACC $) \leqslant 4095$
EXIT
CONDITIONS: Program ROM location pointed to by accumulator is stored in the accumulator

PROGRAM
DATA
MEMORY
REQUIRED:
2 words
STACK
REQUIRED: 1 level
MEMORY
REQUIRED: 1 word
EXECUTION
TIME: $\quad 4$ cycles
FLOWCHART: LCACAR


## SOURCE:

*LOAD CONSTANT ADDRESS BY AC IN AC

* (IN ROM)
* 

LCACAR \$MACRO A,T
\$IF T.L=0 ASSIGN TEMP
\$ASG 'XRO' TO T.S
\$ENDIF
TBLR :T: READ FROM ROM TO :T:
\$IF A.L=0
LAC :T:,0 LOAD :T: UNSHIFTED
\$ELSE
LAC :T:,:A: LOAD :T: SHIFTED
\$ENDIF
\$END

## EXAMPLE 1:

0011
00010006 6706"
00020007 2806"

## EXAMPLE 2:

0013
000100086707
000200092407

LCACAR 8
TBLR XRO READ FROM ROM TO XRO
LAC XRO,8

LCACAR 4,A
TBLR A
LAC A, 4
EXAMPLE 3:

```
0015
```

0001 000A 6706"
0002 000B 2006"

LCACAR
TBLR XRO
LAC XRO,0

READ FROM ROM TO XRO
LOAD XRO UNSHIFTED

## EXAMPLE 4:

0017
0001 000C 6700"
0002 000D 2000"

LCACAR , C
TBLR C READ FROM ROM TO C LAC C,0 LOAD C UNSHIFTED
TITLE: Load Constant into Auxiliary Register
NAME: LCAR

OBJECTIVE: Move constant value into auxiliary register
ALGORITHM: Constant $\rightarrow$ AR

## CALLING

SEQUENCE: LCAR AR,constant

## ENTRY

CONDITIONS: $-32768 \leqslant$ constant $\leqslant 32767 ;$ AR $=0,1$
EXIT
CONDITIONS: Auxiliary register contains value of the constant

| PROGRAM |  | DATA |  |
| :--- | :--- | :--- | :--- |
| MEMORY |  | MEMORY |  |
| REQUIRED: | $1-3$ words (+ LDAR\$0 and | REQUIRED: $0-2$ words |  |
|  | LDAR\$1 routines) | EXECUTION |  |
| STACK |  | TIME: | $1-13$ cycles |
| REQUIRED: | 2 levels with LDAR\$ |  |  |

FLOWCHART: LCAR


## SOURCE:

```
*LOAD CONSTANT (TO ARO/1)
* LCAR ARO/1,CONSTANT
*
LCAR $MACRO A,B
    $IF B.SA&$REL
    CALL LDAR$:A.V: LOAD :A: WITH:
    REF LDARS V
    DATA :B: :B:
    $ELSE
    $IF B.SA&$UNDF
    $VAR L,Q
    $ASG '$$LAB' TO L.S
    $ASG L.SV+1 TO L.SV
V$:L.SV: EQU :B:
    $ASG 'V$' TO Q.S
    $ASG :Q.S::L.SV: TO B.S
    $ENDIF
    $IF (B.SV<256)&(B.SV>-1)
    LARK :A:,:B: LOAD :A: WITH :B:
    $ELSE
    CALL LDAR$:A.V: LOAD :A: WITH:
    REF LDAR$:A.V:
    DATA :B: :B:
```


## EXAMPLE 1:

```
0 0 1 0 ~ L C A R ~ 0 , A ~
0 0 0 1 0 0 0 6 7 0 0 7 ~ L A R K ~ 0 , A ~ L O A D ~ O ~ W I T H ~ A ~
```


## EXAMPLE 2:

```
0 0 1 2 ~ L C A R ~ 1 , C ~
0 0 0 1 0 0 0 7 ~ F 8 0 0 ~
0008 0000
0002 0003 0009 0000"
    CALL LDAR$1 LOAD 1 WITH:
    REF LDAR$1
    DATA C
C
```


## EXAMPLE 3:

```
0 0 1 4 ~ L C A R ~ A R 1 , - 1 0 0 0
0001 FC18 V$1 EQU -1000
0002 000A F800 CALL LDAR$1 LOAD AR1 WITH:
0003 0004 000C FC18
    REF LDAR$1
    DATA V$1
V$1
```


## EXAMPLE 4:

```
0016 LCAR ARO,3333
0001 OD05 V$2 EQU 3333
0 0 0 2 ~ 0 0 0 D ~ F 8 0 0 ~ C A L L ~ L D A R \$ 0 ~ L O A D ~ A R O ~ W I T H :
0003 REF LDAR$0
0004 000F OD05 DATA V$2 V$2
```


## TITLE: Load Double-Word Constant into Accumulator

NAME: LCAX
OBJECTIVE: Move double-word constant value into accumulator
ALGORITHM: Constant $\rightarrow$ ACC
CALLING
SEQUENCE: LCAX (upper,lower)

## ENTRY

CONDITIONS: $-32768 \leqslant$ upper $\leqslant 32767 ;-32768 \leqslant$ lower $\leqslant 32767$
EXIT
CONDITIONS: Accumulator contains value of the constant

| PROGRAM |  | DATA |  |
| :--- | :--- | :--- | :--- |
| MEMORY |  | MEMORY |  |
| REQUIRED: | 2 words + LDAX\$ routine | REQUIRED: | 3 words |
|  |  |  |  |
| STACK |  | EXECUTION |  |
| REQUIRED: | 2 levels | TIME: | 18 cycles |

FLOWCHART: LCAX


## SOURCE:

*LOAD DOUBLE CONSTANT (TO AC)

* LCAX (HIGH VALUE,LOW VALUE)
* 

LCAX \$MACRO A CALL LDAX\$ LOAD DOUBLE REF LDAX DATA :A: \$END

## EXAMPLE 1:

| 0010 |  | LCAX (128,3) |  |
| :--- | :--- | :--- | :--- |
| 00010006 F800 | CALL LDAX |  |  |
| 000070000 |  | REF LDAX\$ |  |
| 0002 |  | LOAD DOUBLE |  |
| 000300080080 | DATA 128,3 | DATA LIST |  |
|  | 0009000 |  |  |

## EXAMPLE 2:

$\begin{array}{lll}0012 & & \\ 0001 & 000 A & \text { F800 } \\ & 000 \mathrm{~B} & 0000 \\ 0002 & & \\ 0003 & 000 \mathrm{C} & \mathrm{FC18} \\ & 000 \mathrm{D} & 0005\end{array}$
$\begin{array}{lll}0012 & & \\ 0001 & 000 A & F 800 \\ & 000 B & 0000 \\ 0002 & & \\ 0003 & 000 \mathrm{C} & \text { FC18 } \\ & 000 \mathrm{D} & 0005\end{array}$
$\begin{array}{lll}0012 & & \\ 0001 & 000 A & \text { F800 } \\ & 000 \mathrm{~B} & 0000 \\ 0002 & & \\ 0003 & 000 \mathrm{C} & \mathrm{FC18} \\ & 000 \mathrm{D} & 0005\end{array}$
$\begin{array}{lll}0012 & & \\ 0001 & 000 A & \text { F800 } \\ & 000 \mathrm{~B} & 0000 \\ 0002 & & \\ 0003 & 000 \mathrm{C} & \mathrm{FC18} \\ & 000 \mathrm{D} & 0005\end{array}$
$\begin{array}{lll}0012 & & \\ 0001 & 000 A & F 800 \\ & 000 B & 0000 \\ 0002 & & \\ 0003 & 000 \mathrm{C} & \text { FC18 } \\ & 000 \mathrm{D} & 0005\end{array}$
$\begin{array}{lll}0012 & & \\ 0001 & 000 A & \text { F800 } \\ & 000 \mathrm{~B} & 0000 \\ 0002 & & \\ 0003 & 000 \mathrm{C} & \mathrm{FC18} \\ & 000 \mathrm{D} & 0005\end{array}$

## EXAMPLE 3:

```
0 0 1 4
0001 000E F800
        000F 0000
0002
0 0 0 3 0 0 1 0 0 0 0 7
0 0 1 1 0 0 0 9
```



CAX $(128,3)$
CALL LDAX\$ LOAD DOUBLE
REF LDAX\$
DATA 128,3 DATA LIST

```
LCAX \((-1000,5)\)
CALL LDAX\$ LOAD DOUBLE
REF LDAXS
DATA -1000,5 DATA LIST
    CALL LDAX$ LOAD DOUBLE
    REF LDAXS
```

(

| LCAX (A, B) |  |
| :--- | :--- |
| CALL | LDAX |
| REF | LDAXS |
| DATA | A, B |

DATA A,B DATA LIST

TITLE: Load Double-Word Constant to Accumulator from Program Memory
NAME: LCAXAR
OBJECTIVE: Load accumulator from double-word array in program RAM; the address of the first program ROM location is in the accumulator

ALGORITHM: (@ACC) $\rightarrow$ temp
$(@ A C C+1) \rightarrow$ temp + 1
(temp:temp +1 ) $\rightarrow$ ACC
CALLING
SEQUENCE: LCAXAR [TEMP]
ENTRY
CONDITIONS: $0 \leqslant T E M P \leqslant 127 ; 0 \leqslant(A C C) \leqslant 4095$

## EXIT

CONDITIONS: Program ROM double-word location pointed to by accumulator is stored in the accumulator

| PROGRAM |  | DATA |  |
| :--- | :--- | :--- | :--- |
| MEMORY |  | MEMORY |  |
| REQUIRED: | 5 words | REQUIRED: | 2 words |
|  |  | EXECUTION |  |

FLOWCHART: LCAXAR


## SOURCE:

*LOAD FROM ROW AT ADDRESS IN ACCUMULATOR,
*DOUBLE CONSTANT TO ACCUMULATOR
*
LCAXAR \$MACRO T
\$IF T.L=0 ASSIGN TEMP
\$ASG 'XRO' TO T.S
\$ENDIF
TBLR :T: READ HIGH PART OF :T:
ADD ONE, 0 INCREMENT AC
TBLR :T:+1 READ LOW PART OF :T:
LDAX :T: LOAD TO AC
\$END

## EXAMPLE 1:

0011
00010006 6706"
00020007 0004"
00030008 6707"
0004
00010009 6506"
0002 000A 6107"

## EXAMPLE 2:

```
0013
```

0001 000B 6700"
0002 000C 0004"
0003 000D 6701"
0004
0001 000E 6500"
0002 000F 6101"

LCAXAR
TBLR XRO READ HIGH PART OF XRO
ADD ONE, 0
TBLR XRO+1
LDAX XRO ZALH XRO ADDS XRO+1

LCAXAR C
TBLR C READ HIGH PART OF C
ADD ONE, 0
TBLR C+1
LDAX C ZALH C ADDS C+1

INCREMENT AC
READ LOW PART OF XRO
LOAD TO AC
LOAD HIGH XRO
LOAD LOW XRO

INCREMENT AC
READ LOW PART OF C
LOAD TO AC
LOAD HIGH C
LOAD LOW C

TITLE: Load Constant into P Register
NAME: LCP
OBJECTIVE: Move constant value into P register
ALGORITHM: $1^{*}$ constant $\rightarrow P$
CALLING
SEQUENCE: LCP constant
ENTRY
CONDITIONS: $-4096 \leqslant$ constant $\leqslant 4095$
EXIT
CONDITIONS: P register contains value of the constant;
T register contains value 1

| PROGRAM |  | DATA |  |
| :--- | :--- | :--- | :--- |
| MEMORY |  | MEMORY |  |
| REQUIRED: 2 words | REQUIRED: | 1 word |  |
|  |  |  |  |
| STACK |  | EXECUTION |  |
| REQUIRED: | None | TIME: | 2 cycles |

FLOWCHART: LCP


## SOURCE:

| *LCP | LOAD A CONSTANT TO THE P REGISTER |  |
| :--- | :--- | :--- |
| $\star$ |  |  |
| LCP | \$MACRO A |  |
|  | LT ONE | LOAD A ONE |
|  | MPYK :A: | MAKE CONSTANT |
|  | \$END |  |

## EXAMPLE 1:

```
0013
0001 0008 6A01"
0 0 0 2 0 0 0 9 8 0 0 7
```


## EXAMPLE 2:

0015
0001 000A 6A01" 0002 OOOB 9000

## EXAMPLE 4: <br> EXAMPLE 4:

```
0019
0001 000E 6A01"
0002 000F 9060
0019
0001 000E 6A01"
0002 000F 9060
```



LT ONE MPYK -4096

LOAD A ONE MAKE CONSTANT
LCP 4095
LT ONE
MPYK 4095
LOAD A ONE
MAKE CONSTANT


LOAD A ONE MAKE CONSTANT

## EXAMPLE 3:

```
0017
0001 000C 6A01" 0002 000D 8FFF
0001 000C 6A01"
```

MPYK -4000

LOAD A ONE
MAKE CONSTANT

TITLE: Load Constant into $P$ Register and Accumulator
NAME: LCPAC
OBJECTIVE: Move constant value into P register and accumulator
ALGORITHM: $1^{*}$ constant $\rightarrow P$
$(P) \rightarrow$ ACC
CALLING
SEQUENCE: LCPAC constant

## ENTRY

CONDITIONS: $-4096 \leqslant$ constant $\leqslant 4095$

## EXIT

CONDITIONS: P register and accumulator contain value of the constant;
T register contains the value 1

| PROGRAM |  | DATA |  |
| :--- | :--- | :--- | :--- |
| MEMORY |  | MEMORY |  |
| REQUIRED: 3 words | REQUIRED: | 1 word |  |
|  |  |  |  |
| STACK |  | EXECUTION |  |
| REQUIRED: | None | TIME: | 3 cycles |

FLOWCHART: LCPAC


SOURCE:
_LCPAC LOAD A CONST TO P AND AC REGISTERS
*
LCPAC \$MACRO A

| LT ONE | LOAD A ONE |
| :--- | :--- |
| MPYK :A: | MAKE CONSTANT |
| PAC |  |
| \$END |  |

## EXAMPLE 1:

```
0013
0 0 0 1 0 0 0 9 ~ 6 A 0 1 " '
0002 000A 8007
```

0003 000B 7F8E

LCPAC A
LT ONE
MPYK A
PAC

## EXAMPLE 2:

```
0015
```

0001 000C 6A01"
0002 000D 9000
0003 000E 7F8E

## EXAMPLE 3:

LCPAC 4095
LT ONE MPYK 4095 PAC
LCPAC -4096
LT ONE
MPYK -4096
PAC

## 0017

0001 000F 6A01"
00020010 8FFF
00030011 7F8E

## EXAMPLE 4:

```
0019
0 0 0 1 0 0 1 2 ~ 6 A 0 1 " ~
000200139060
0003 0014 7F8E
0019
00010012 6A01"
00030014 7F8E
```

| LCPAC | -4000 |
| :--- | :--- |
| LT | ONE |
| MPYK | -4000 |
| PAC |  |

LOAD A ONE
MAKE CONSTANT
TO THE AC

LOAD A ONE
MAKE CONSTANT
TO THE AC

LOAD A ONE MAKE CONSTANT TO THE AC

LOAD A ONE MAKE CONSTANT TO THE AC

TITLE: Load Double Word
NAME: LDAX
OBJECTIVE: Load double word into accumulator
ALGORITHM: LDAX* - causes $\rightarrow$ (@AR:@AR + 1) $\rightarrow$ ACC
LDAX* - - causes $\rightarrow(@ A R-1: @ A R) \rightarrow A C C$
$(A R)-2 \rightarrow A R$
LDAX* + - causes $\rightarrow$ (@AR:@AR + 1) $\rightarrow$ ACC
$(A R)+2 \rightarrow A R$
LDAX $A \quad-$ causes $\rightarrow(A: A+1) \rightarrow$ ACC

## CALLING

SEQUENCE: $\operatorname{LDAX}\left\{A,{ }^{*},{ }^{*}-{ }^{*}+\right\}$

## ENTRY

CONDITIONS: $0 \leqslant A \leqslant 127$

## EXIT

CONDITIONS: Accumulator contains value of double word;
auxiliary register is updated if necessary

| PROGRAM |  | DATA |  |
| :--- | :--- | :--- | :--- |
| MEMORY |  | MEMORY |  |
| REQUIRED: | 2 words | REQUIRED: | None |
|  |  |  |  |
| STACK |  | EXECUTION |  |
| REQUIRED: | None | TIME: | 2 cycles |

FLOWCHART: LDAX


## SOURCE:

| ${ }_{\star}^{\text {*LOAD }}$ DOUBLE PRECISION |  |  |  |
| :---: | :---: | :---: | :---: |
| LDAX | \$MACRO A | LOAD DOUBLE |  |
|  | \$VAR ST, SP, SM |  |  |
|  | \$ASG '*' TO ST.S |  |  |
|  | \$ASG ' ${ }^{\text {+ }}$ ' TO SP.S |  |  |
|  | \$ASG '*-1 TO SM.S |  |  |
|  | \$IF A.SV=ST.SV |  |  |
|  | ZALH *+ | LOAD | HIGH |
|  | ADDS *- | LOAD | LOW '*' |
|  | \$ELSE |  |  |
|  | \$IF A.SV=SP.SV |  |  |
|  | ZALH *+ | LOAD | HIGH |
|  | ADDS *+ | LOAD | LOW '*+' |
|  | \$ELSE |  |  |
|  | \$IF A.SV=SM.SV |  |  |
|  | ZALS *- | LOAD | LOW |
|  | ADDH *- | LOAD | HIGH 1 *- |
|  | \$ELSE |  |  |
|  | ZALH :A: | LOAD | HIGH : A: |
|  | ADDS : $\mathrm{A}:+1$ | LOAD | LOW : A : |
|  | \$ENDIF |  |  |
|  | \$ENDIF |  |  |
|  | \$ENDIF |  |  |
|  | \$END |  |  |

## EXAMPLE 1:

0011
000100066507
000200076108
EXAMPLE 2:

```
0013
00010008 65A8
```

000200096198
EXAMPLE 3:

```
```

0015

```
```

```
0015
```

0015

```
0001 000A 6698
0002 000B 6098

\section*{EXAMPLE 4:}
```

0 0 1 7
0001 000C 65A8
0002 000D 61A8

```

0001 000A 6698 0002 000B 6098

LDAX A ZALH A ADDS A+1

\section*{LDAX *} ZALH *+ ADDS *_

LOAD HIGH LOAD LOW 1*:

\section*{LDAX *- \\ ZALS *ADDH *-}

LOAD LOW
LOAD HIGH 1*ー'

LDAX \(^{\text {ZALH }_{+}}{ }_{+}\)
ADDS \({ }^{+}\)

LOAD HIGH A LOAD LOW A

LOAD HIGH
LOAD LOW \({ }^{*}+1\)

TITLE: Load Constant into T Register
NAME: LTK
OBJECTIVE: Move constant value into T register
ALGORITHM: Constant \(\rightarrow\) T
CALLING
SEQUENCE: LTK constant
ENTRY
CONDITIONS: \(-32768 \leqslant\) constant \(\leqslant 32767\)
EXIT
CONDITIONS: T register contains value of the constant
\begin{tabular}{llll} 
PROGRAM & & DATA & \\
MEMORY & & MEMORY & \\
REQUIRED: & 3 words ( + LTK\$ routine) & REQUIRED: & 2 words \\
& & & \\
STACK & & EXECUTION & \\
REQUIRED: & 2 levels & TIME: & 13 cycles
\end{tabular}

FLOWCHART: LTK


SOURCE:
*LOAD CONSTANT TO T
*
LTK \$MACRO A CALL LTK\$ LOAD :A: TO T
REF LTK\$
DATA : A:
\$END

EXAMPLE 1:
\begin{tabular}{lll}
0012 & & \\
0001 & 0009 & F800 \\
& 000 A & 0000 \\
0002 & & \\
0003 & \(000 B\) & 0007
\end{tabular}
\begin{tabular}{ll} 
LTK A \\
CALL LTK \\
REF LTK & \\
LOATA A A TO T
\end{tabular}

\section*{EXAMPLE 2:}
```

0 0 1 4
0001 000C F800
000D 0000
0002
0003 000E 7FFF

```
LTK >7FFF
    CALL LTK\$ LOAD >7FFF TO T
    REF LTK\$
    DATA \(>7 \mathrm{FFF}\)

\section*{EXAMPLE 3:}
```

0016
0001 000F F800
0 0 1 0 0 0 0 0
0 0 0 2
000300118000

```
    REF LTKS

LTK \(>8000\)
CALL LTK\$ LOAD \(>8000\) TO T
REF LTK\$
DATA \(>8000\)
\begin{tabular}{ll} 
TITLE: & Select Maximum of Two Words \\
NAME: & MAX
\end{tabular}

OBJECTIVE: Load maximum of two words into accumulator

\section*{ALGORITHM: If \((A)>(B) \quad\) then \((A) \rightarrow\) ACC else (B) \(\rightarrow\) ACC}

\section*{CALLING}

SEQUENCE: MAX A,B

\section*{ENTRY}

CONDITIONS: \(0 \leqslant A \leqslant 127 ; 0 \leqslant B \leqslant 127\)

\section*{EXIT}

CONDITIONS: Accumulator contains maximum value of two words
\begin{tabular}{llll} 
PROGRAM & & DATA & \\
MEMORY & & MEMORY & \\
REQUIRED: & 8 words & REQUIRED: & None \\
& & & \\
STACK & & EXECUTION & \\
REQUIRED: & None & TIME: & \(5-7\) cycles
\end{tabular}

FLOWCHART: MAX


\section*{SOURCE:}
```

*SELECT MAXIMUM OF SINGLE A OR B
*A AND B ARE VARIABLES
*
MAX \$MACRO A,B
LAC :A:, 0 LOAD :A:
SUB :B:, $0 \quad$ COMPARE :B:
\$VAR L,L1,L2
\$ASG '\$\$LAB' TO L.S
\$ASG L.SV+2 TO L.SV UNIQUE LABEL
\$ASG L.SV-1 TO L1.V
\$ASG L.SV TO L2.V
BGZ LS:L1.V: BRANCH IS :A:>:B:
LAC :B: 0 LOAD:B:
B L\$:L2.V: TO CONTINUE
L\$:L1.V: LAC :A:,0 LOAD :A:
L\$:L2.V: EQU \$ CONTINUE
\$END

```

\section*{EXAMPLE:}
```

0 0 1 1
0001 0006 2007
0 0 0 2 0 0 0 7 1 0 0 8
0 0 0 3 0 0 0 8 ~ F C 0 0 ~
0009 000D'
0004 000A 2008
0005 000B F900
000C 000E'
0006 000D 2007 L\$1
0007
CONTINUE

```

TITLE: \(\quad\) Select Maximum of Two Double Words
NAME: MAXX
OBJECTIVE: Load maximum of two double words into accumulator
ALGORITHM: If \((A: A+1)>(B: B+1)\) then \((A: A+1) \rightarrow A C C\)
\[
\text { else }(B: B+1) \rightarrow A C C
\]

CALLING
SEQUENCE: MAXX A,B
ENTRY
CONDITIONS: \(0<=\mathrm{A}<, \mathrm{PI} 6,171126 ; 0<=\mathrm{B}<=126\)

\section*{EXIT}

CONDITIONS: Accumulator contains maximum value of two double words; saturation mode is reset
\begin{tabular}{llll} 
PROGRAM & & DATA & \\
MEMORY & & MEMORY & \\
REQUIRED: & 14 words & REQUIRED: & None \\
& & & \\
STACK & & EXECUTION & \\
REQUIRED: & None & TIME: & \(10-12\) cycles
\end{tabular}

FLOWCHART: MAXX


\section*{SOURCE:}
```

*SELECT MAX OF DOUBLE A OR B (VARIABLES)

```
*
MAXX \$MACRO A,B
        SOVM SET OVERFLOW MODE
        LDAX :A: LOAD :A:
        SUBX :B: COMPARE TO :B:
        SVAR L, L1, L2
        \$ASG '\$\$LAB' TO L.S
        \$ASG L.SV+2 TO L.SV UNIQUE LABEL
        \$ASG L.SV-1 TO L1.V
        \$ASG L.SV TO L2.V
        BGZ L\$:L1.V: BRANCH IF :A:>:B:
        LDAX : B: LOAD :B:
        B L\$:L2.V: TO CONTINUE
L\$:L1.V: LDAX :A: LOAD :A:
L\$:L2.V: ROVM CONTINUE

\section*{EXAMPLE:}


TITLE: \(\quad\) Select Minimum of Two Words
NAME: MIN
OBJECTIVE: Load minimum of two words into accumulator
ALGORITHM: If \((A)<(B) \quad\) then \((A) \rightarrow\) ACC else (B) \(\rightarrow\) ACC

CALLING
SEQUENCE: MIN A,B
ENTRY
CONDITIONS: \(0 \leqslant A \leqslant 127 ; 0 \leqslant B \leqslant 127\)
EXIT
CONDITIONS: Accumulator contains minimum value of two words
\begin{tabular}{llll} 
PROGRAM & & DATA & \\
MEMORY & & MEMORY & \\
REQUIRED: & 8 words & REQUIRED: & None \\
& & & \\
STACK & & EXECUTION & \\
REQUIRED: & None & TIME: & \(5-7\) cycle
\end{tabular}

FLOWCHART: MIN


\section*{SOURCE:}
*SELECT MINUMUM OF SINGLE A OR B (VARIABLES)
*
MIN \(\$ \mathrm{MACRO} A, B\)
LAC :A:, 0 LOAD :A:
SUB :B:, 0 COMPARE TO :B:
\$VAR L,L1,L2
\$ASG '\$\$LAB' TO L.S
\$ASG L.SV+2 TO L.SV
\$ASG L.SV-1 TO Ll.V
\$ASG L.SV TO L2.V
BLZ LS:L1.V: BRANCH IF :A:<:B:
LAC :B:, 0 LOAD :B:
B L\$:L2.V: TO CONTINUE
L\$:LI.V: LAC :A:,0 LOAD :A:
L\$:L2.V: EQU \$ CONTINUE
\$END

\section*{EXAMPLE:}
```

0 0 1 1

```

000100062007
000200071008
00030008 FAOO 0009 000D'
0004 000A 2008
0005 000B F900
000C 000E'
0006 000D 2007 L\$1
0007 000E' L\$2 EQU

MIN A, B
LAC A, 0 LOAD A
SUB B,0 COMPARE TO B
BLZ L\$1 BRANCH IF A<B
LAC B,0
B L\$2
LAC A, 0
LOAD A
CONTINUE

TITLE: \(\quad\) Select Minimum of Two Double Words
NAME: MINX
OBJECTIVE: Load minimum of two double words into accumulator
ALGORITHM: If \((A: A+1)<(B: B+1)\) then \((A: A+1) \rightarrow A C C\) else \((B: B+1) \rightarrow A C C\)

CALLING
SEQUENCE: MINX A,B
ENTRY
CONDITIONS: \(0 \leqslant A \leqslant 126 ; 0 \leqslant B \leqslant 126\)

\section*{EXIT}

CONDITIONS: Accumulator contains minimum value of two double words; saturation mode is reset

PROGRAM
MEMORY
REQUIRED: 14 words
STACK
REQUIRED: None

DATA
MEMORY
REQUIRED: None

\section*{EXECUTION}

TIME: \(\quad 10-12\) cycles

FLOWCHART: MINX


\section*{SOURCE:}
*SELECT MINIMUM OF DOUBLE A OR B (VARIABLES)
*
MINX \$MACRO A,B
SOVM

SET OVERFLOW MODE
LDAX :A: LOAD :A:
SUBX :B: COMPARE TO :B:
\$VAR L,L1,L2
\$ASG '\$\$LAB' TO L.S
\$ASG L.SV+2 TO L.SV
\$ASG L.SV-1 TO L1.V
\$ASG L.SV TO L2.V
BLZ L\$:L1.V: BRANCH IF :A:<:B:
LDAX : B: LOAD :B:
B L\$:L2.V: TO CONTINUE
L\$:L1.V: LDAX :A: LOAD :A:
L\$:L2.V: ROVM CONTINUE
\$END

\section*{EXAMPLE:}
\begin{tabular}{|c|c|c|c|c|c|}
\hline 0011 & & & & \multicolumn{2}{|l|}{MINX A, B} \\
\hline 0001 & 0005 & 7F8B & & SOVM & SET OVERFLOW MODE \\
\hline 0002 & & & & LDAX A & LOAD A \\
\hline 0001 & 0006 & 6507 & & ZALH A & LOAD HIGH A \\
\hline 0002 & 0007 & 6108 & & ADDS A+1 & LOAD LOW A \\
\hline 0003 & & & & SUBX B & COMPARE TO B \\
\hline 0001 & 0008 & 6209 & & SUBH B & SUBTRACT HIGH \\
\hline 0002 & 0009 & 630A & & SUBS B+1 & SUBTRACT LOW \\
\hline \multirow[t]{2}{*}{0004} & 000A & FAOO & & BLZ L\$1 & BRANCH IF \(\mathrm{A}<\mathrm{B}\) \\
\hline & 000B & 0010' & & & \\
\hline 0005 & & & & LDAX B & LOAD B \\
\hline 0001 & 000C & 6509 & & ZALH B & LOAD HIGH B \\
\hline 0002 & 000D & 610A & & ADDS B+1 & LOAD LOW B \\
\hline \multirow[t]{2}{*}{0006} & O00E & F900 & & B L\$2 & TO CONTINUE \\
\hline & 000F & 0012 \({ }^{1}\) & & & \\
\hline 0007 & & & L\$1 & LDAX A & LOAD A \\
\hline 0001 & 0010 & 6507 & & ZALH A & LOAD HIGH A \\
\hline 0002 & 0011 & 6108 & & ADDS A+1 & LOAD LOW A \\
\hline 0008 & 0012 & 7F8A & L\$2 & ROVM & CONTINUE \\
\hline
\end{tabular}

TITLE: Move Word in Data Memory
NAME: MOV
OBJECTIVE: Copy word from one location to another in data memory
ALGORITHM: \(\quad(A) \rightarrow B\) or
(@ACC) \(\rightarrow\) B
CALLING
SEQUENCE: MOV [A],B

\section*{ENTRY}

CONDITIONS: \(0 \leqslant A \leqslant 127 ; 0 \leqslant B \leqslant 127\)
EXIT
CONDITIONS: Word at \(B\) contains value of word located at \(A\);
AR0 may be overwritten; accumulator is overwritten
PROGRAM
MEMORY
REQUIRED: 2 - 5 words
STACK
REQUIRED: None

FLOWCHART: MOV


\section*{SOURCE:}
```

*MOVE ONE WORD (A TO B)
*
MOV \$MACRO A,B
\$IF A.L=0 IF A IS AC
SACL XRO,0 SAVE AC
LAR ARO,XRO LOAD TO ARO
LARP ARO SELECT ARO
LAC $\star, 0$ LOAD *
\$ELSE
LAC :A:, 0 LOAD :A:
\$ENDIF
SACL :B:, 0 STORE :B:
\$END

```

EXAMPLE 1:
```

0 0 1 2
0 0 0 1 ~ 0 0 0 6 ~ 2 0 0 1
0002 0007 5008

```
\begin{tabular}{cc} 
MOV & \(A, B\) \\
LAC & \(A, 0\)
\end{tabular}

LOAD A STORE B

\section*{EXAMPLE 2:}
```

0014
0001 0008 2088
000200095008
000200095008

```
\begin{tabular}{ll} 
MOV & \(\star, B\) \\
LAC & \(\star, 0\) \\
SACL \(B, 0\)
\end{tabular}

LOAD *
SACL B, 0
STORE B

\section*{EXAMPLE 3:}
```

0016 0001 000A 2000"
0002 000B 50A8
0002 000B 50A8

```

MOV \(C,{ }^{\star+}\)
LAC \(C, 0\)
LOAD C
SACL \(\star+, 0\) STORE *+

EXAMPLE 4:
```

0018
0001 000C 5004"
0002 000D 3804"
0003 000E 6880
0004 000F 2088
0005 0010 5001"

```
MOV,\(D\)
SACL XRO,0
LAR ARO, XRO
LARP ARO
LAC \begin{tabular}{l}
\(\star, 0\) \\
SACL D,0
\end{tabular}\(l\)

SAVE AC
LOAD TO ARO
SELECT ARO
LOAD *
STORE D

\section*{EXAMPLE 5:}
```

0 0 2 0
0 0 0 1 0 0 1 1 2 0 9 8
000200125008

```
\begin{tabular}{ll} 
MOV & \(\star-, B\) \\
LAC & \(\star-, 0\) \\
SACL B,0
\end{tabular}

LOAD *_ STORE B

EXAMPLE 6:
```

0 0 2 2
0 0 0 1 ~ 0 0 1 3 ~ 2 0 A 8 ~
00020014 5001 000200145001

```
MOV \(\quad\)\begin{tabular}{l}
,\(+ A\) \\
LAC \\
SACL A, 0
\end{tabular}

LOAD \({ }^{*}+\) SACL A, 0 STORE A

\section*{EXAMPLE 7:}
```

0 0 2 4
0001 0015 2001"
00020016 5098

```
```

MOV D,*-
LAC D,0
SACL *-,0

```
LOAD D
STORE *-
```

TITLE: Move Constants to Data Memory

```

NAME: MOVCON
OBJECTIVE: Move list of constants to data memory
ALGORITHM: For each constant in list,
\(\mathrm{C} \rightarrow \mathrm{A}[\mathrm{i}]\) (data memory location)
CALLING
SEQUENCE: MOVCON C [,A|,*] or
MOVCON (C1,C2,...Cn) [,A|,*]
ENTRY
CONDITIONS: \(0 \leqslant A \leqslant 143 ;-32768 \leqslant C \leqslant 32767\)

\section*{EXIT}

CONDITIONS: Data memory addresses starting at specified locations are filled with constants; AR0 and AR1 may be overwritten

PROGRAM
MEMORY
REQUIRED: 8 words ( + MOVC\$ routines)
STACK
REQUIRED: 2 levels
DATA
MEMORY
REQUIRED: 3 words
EXECUTION
TIME:
\((\max ) 9+(7 x\) of C's) cycles

\section*{FLOWCHART: MOVCON}


\section*{SOURCE:}
```

MOVCON \$MACRO A,B
SVAR ST
\$ASG '*' TO ST.S
\$IF B.L=0
ACTAR AR1
\$ASG '*' TO B.S
\$ENDIF
$IF A.A&$POPL A IS LIST OF CONST
\$IF B.SV=ST.SV
CALL MOVC\$1
REF MOVC\$1
$ELSE
    CALL MOVC$ MOVE CONSTANTS
REF MOVC\$
DATA :B:
\$ENDIF
DATA :A.V: LENGTH OF LIST
DATA :A: CONSTANT LIST
\$ELSE
LCAC :A:
SACL :B:,0 STORE CONSTANT
\$ENDIF
\$END

```

EXAMPLE 1:
```

0012
0 0 0 1
0 0 0 1 0 0 0 1
0002 0006 7E01
000200075008

```

EXAMPLE 2:
```

0014
0 0 0 1
0 0 0 1
0 0 0 2 0 0 0 8 ~ 7 E 0 3 ~
0 0 0 2 0 0 0 9 5 0 8 8

```
MOVCON 3,*
    LCAC 3
V\$2 EQU 3
        LACK V\$2 LOAD AC WITH V\$2
        SACL *, \(0 \quad\) STORE CONSTANT

EXAMPLE 3:
```

0016
0 0 0 1
0001 000A 5004"
0002 000B 3904"
0003 000C 6881
0002
0 0 0 1 ~ 0 0 0 6
0002 000D 7E06
0003 OOOE 5088

```
```

MOVCON 6,
ACTAR AR1
SACL XRO,0 STORE AC TO XRO
LAR AR1,XRO RE-LOAD AR1
LARP AR1 LOAD AR POINTER
LCAC 6
V\$3 EQU 6
LACK V\$3 LOAD AC WITH V\$3
SACL *,0 STORE CONSTANT

```

EXAMPLE 4:
```

0 0 1 8
0001 000F F800
0010 0000
0002
0 0 0 3 0 0 1 1 0 0 0 8
0 0 0 4 0 0 1 2 0 0 0 4
0 0 0 5 0 0 1 3 0 0 2 0
0014 000F
0 0 1 5 0 0 0 2
0 0 1 6 ~ 0 0 0 D ~

```

\section*{EXAMPLE 5:}
```

0 0 2 0
0 0 0 1 ~ 0 0 1 7 ~ F 8 0 0 ~
0018 0000
0002
0 0 0 3 0 0 1 9 0 0 0 3
0 0 0 4 ~ 0 0 1 A ~ 0 0 1 6
001B 0001
001C 0038

```
MOVCON \((22,1,56)\),*
        CALL MOVC\$1
        REF MOVC\$1
        DATA 3 LENGTH OF LIST
        DATA 22,1,56 CONSTANT LIST

\section*{EXAMPLE 6:}
```

0 0 2 2
0001
0 0 0 1 ~ 0 0 1 D ~ 5 0 0 4 " '
0002 001E 3904"
0 0 0 3 ~ 0 0 1 F ~ 6 8 8 1
0 0 0 2 0 0 2 0 ~ F 8 0 0 ~
0 0 2 1 0 0 0 0
0003
000400220003
MOVCON (33,34,35),
ACTAR AR1
SACL XRO,0 STORE AC TO XRO
LAR AR1,XR0 RE-LOAD AR1
LARP AR1
LOAD AR POINTER
CALL MOVC\$1 MOVE CONSTANTS
REF MOVC\$1
DATA 3
LENGTH OF LIST

```

TITLE: Move Words to Data Memory
NAME: MOVDAT
OBJECTIVE: Copy data from program memory to data memory
ALGORITHM: For number of elements in array,
\begin{tabular}{|c|c|}
\hline MOVDAT & A, B, C - causes \(\rightarrow(A) \rightarrow\) @ \\
\hline MOVDAT & \(A, *, C-\) causes \(\rightarrow(A) \rightarrow\) @AR1 \\
\hline MOVDAT & A, , C - causes \(\rightarrow\) (A) \(\rightarrow\) @ACC \\
\hline MOVDAT & *,B,C - causes \(\rightarrow\) (@ARO) \(\rightarrow\) @B \\
\hline MOVDAT & \({ }^{*}, *, C-\) causes \(\rightarrow(\) @ARO) \(\rightarrow\) @AR1 \\
\hline MOVDAT & *, , C - causes \(\rightarrow\) (@ARO) \(\rightarrow\) @ACC \\
\hline MOVDAT & ,B,C - causes \(\rightarrow\) (@ACC) \(\rightarrow\) @B \\
\hline MOVDAT & ,*,C - causes \(\rightarrow\) (@ACC) \(\rightarrow\) @AR1 \\
\hline
\end{tabular}

CALLING
SEQUENCE: MOVDAT [A|*],[B|*][ ,C]
ENTRY
CONDITIONS: \(0 \leqslant B+C \leqslant 143 ; 0 \leqslant A<4095\)
EXIT
CONDITIONS: Elements of \(B\) contain data from program memory starting at \(A ; A R 0\) and AR1 may be overwritten
\begin{tabular}{llll} 
PROGRAM & & DATA & \\
MEMORY & & MEMORY & \\
REQUIRED: & 12 words ( + routines) & REQUIRED: & 3 words \\
& & EXECUTION & \\
STACK & & TIME: & (max) \(31+(7 x\) \\
REQUIRED: & 2 levels & & length) cycles
\end{tabular}

```

*MOVE L(CONST) WORDS FROM A(ROM ITEM)
*TO B(RAM VAR)
*ROM ITEM IS:
*
MOVDAT \$MACRO A,B,L
\$VAR ST
\$ASG '*' TO ST.S
\$IF B.L=0
ACTAR AR1
\$ASG '*' TO B.S
\$ENDIF
\$IF L.V<3 ONE OR TWO WORDS
\$IF A.SV=ST.SV A = *
ARTAC ARO
\$ELSE
\$IF A.L\#=0 A = PROGRAM ADDRESS
LCAC :A:
\$ENDIF
\$ENDIF
\$IF B.SV=ST.SV
LARP 1
TBLR *+
\$ELSE
TBLR :B:
\$ENDIF
\$IF L.V=2 TWO WORDS
ADD ONE,0 INCREMENT POINTER
\$IF B.SV=ST.SV
TBLR *+
\$ELSE
TBLR :B:+1
\$ENDIF
\$ENDIF
\$ENDIF
\$IF L.V>2
\$IF A.L=0
ACTAR ARO
\$ASG '*' TO A.S
\$ENDIF
\$IF B.SV=ST.SV
$IF A.SV#=ST.SV
    CALL MOVC$A MOVE
REF MOVC\$A
DATA :A:
\$ELSE

    CALL MOVC$$
    REF MOVC$$
    $ENDIF
    $ELSE
    $IF A.SV#=ST.SV
    CALL MOVA$B MOVE
    REF MOVA$B
    DATA :A:
    $ELSE
    CALL MOVC$B
    REF MOVC$B
    $ENDIF
    DATA :B:
    $ENDIF
    DATA :L: FOR :L: WORDS
    $ENDIF
    SEND
    ```

\section*{EXAMPLE 1:}
```

0012
0001
0 0 0 1 ~ 0 0 0 6 ~ 7 E 0 1 ~
000200076708

```
```

MOVDAT A,B
LCAC A
LACK A LOAD AC WITH A

```
    TBLR B

EXAMPLE 2:
```

0014
0001
0001 0008 3004"
0 0 0 2 0 0 0 9 ~ 2 0 0 4 " '
0002 000A 6708
0003 000B 0002"'
0004 000C 6709

```
```

MOVDAT *,B,2
ARTAC ARO
SAR ARO,XRO SAVE ARO
LAC XRO,0 LOAD INTO AC
TBLR B
ADD ONE,O INCREMENT POINTER
TBLR B+1

```

\section*{EXAMPLE 3:}
```

0016
0001
0001 000D 3004"
0002 000E 2004"
0002 000F 6881
0 0 0 3 ~ 0 0 1 0 ~ 6 7 A 8 ~
0 0 0 4 0 0 1 1 ~ 0 0 0 2 " '
0 0 0 5 0 0 1 2 ~ 6 7 A 8

```
```

MOVDAT *,*,2
ARTAC ARO
SAR ARO,XRO SAVE ARO
LAC XRO,0 LOAD INTO AC
LARP 1
TBLR *+
ADD ONE,0
TBLR *+

```

\section*{EXAMPLE 4:}
```

0 0 1 8
0001 0013 F800
00140000
0002
00030015 0000"
000400160008

```

MOVDAT \(\mathrm{C}, \star, \mathrm{B}\)
CALL MOVC\$A
REF MOVC\$A
DATA C
DATA B
\begin{tabular}{ll} 
MOVDAT \(\star, 5\) & \\
ACTAR AR1 & \\
SACL XRO,0 & STORE AC TO XRO \\
LAR AR1, XRO & RE-LOAD AR1 \\
LARP AR1 & LOAD AR POINTER \\
CALL MOVC\$\$ & MOVE \\
REF MOVC\$\$ & \\
DATA 5 & FOR 5 WORDS
\end{tabular}

0022
0001 001D 6708

\section*{EXAMPLE 7:}
```

0024
0 0 0 1
0 0 0 1 ~ 0 0 1 E ~ 5 0 0 4 " '
0002 001F 3804"
0 0 0 3 0 0 2 0 6 8 8 0
0002 0021 F800
0 0 2 2 0 0 0 0

```

MOVDAT , *, 5
ACTAR ARO SACL XRO,0 LAR ARO,XRO LARP ARO CALL MOVC\$\$

STORE AC TO XRO
RE-LOAD ARO
LOAD AR POINTER MOVE

0003

EXAMPLE 8:
```

0 0 2 6
0 0 0 1
0001 0024 F800
0 0 2 5 0 0 0 0
0 0 0 2
0 0 0 3 0 0 2 6 ~ 0 0 0 1 " '
00020027 6881
0 0 0 3 0 0 2 8 ~ 6 7 A 8 ~

```

EXAMPLE 9:
```

0 0 2 8
0 0 0 1
0 0 0 1 0 0 2 9 ~ 5 0 0 4 " '
0002 002A 3904"
0 0 0 3 ~ 0 0 2 B ~ 6 8 8 1
0002 002C F800
002D 0000
0 0 0 3
0004 002E 0001"
0005 002F 0003

```

EXAMPLE 10:
```

0030
0001
00010030 3004"
00020031 2004"
0 0 0 2 0 0 3 2 6 8 8 1
0 0 0 3 0 0 3 3 ~ 6 7 A 8 8

```

EXAMPLE 11:
```

0 0 3 2

```
0 0 3 2
0 0 0 1 0 0 3 4 ~ F 8 0 0 ~
0 0 0 1 0 0 3 4 ~ F 8 0 0 ~
    0 0 3 5 0 0 0 0
    0 0 3 5 0 0 0 0
0 0 0 2
0 0 0 2
0 0 0 3 0 0 3 6 0 0 0 9
```

0 0 0 3 0 0 3 6 0 0 0 9

```
```

MOVDAT D,*
LCAC D
CALL LDAC\$ LOAD AC WITH:
REF LDAC\$
DATA D D
LARP 1
TBLR *+ READ FIRST WORD

```
MOVDAT D, 3
    ACTAR AR1
        SACL XRO,0 STORE AC TO XRO
        LAR AR1, XRO RE-LOAD AR1
        LARP AR1 LOAD AR POINTER
    CALL MOVC\$A MOVE
    REF MOVC\$A
    DATA D
    DATA 3
        FOR 3 WORDS
MOVDAT *, *
    ARTAC ARO
        SAR ARO, XRO
        LAC XRO,0
    LARP 1
    TBLR *+
```

SAVE ARO

```
LOAD INTO AC
READ FIRST WORD

MOVDAT *, *, 9
CALL MOVCS\$
REF MOVC\$\$
DATA 9

MOVE

FOR 9 WORDS

TITLE: Move Data Array
NAME: MOVE
OBJECTIVE: Copy data from one array to another in data memory.
ALGORITHM: For number of elements in array, \((A[i]) \rightarrow B[i]\)

CALLING
SEQUENCE: MOVE A,B,length
ENTRY
CONDITIONS: \(0 \leqslant A+\) length \(\leqslant 143 ; 0 \leqslant B+\) length \(\leqslant 143\)
EXIT
CONDITIONS: Elements of \(B\) contain corresponding elements of \(A\); AR0 or AR1 may be overwritten

PROGRAM
MEMORY
REQUIRED:
STACK
REQUIRED: 2 levels

DATA
MEMORY
REQUIRED: 1 - 3 words
EXECUTION
TIME: \(\quad(\max ) 29+(7 x\) length) cycles

FLOWCHART: MOVE


\section*{SOURCE:}
```

*MOVE L(CONST) WORDS FROM A(RAM VAR)
*TO B(RAM VAR)
*
MOVE \$MACRO A,B,L
\$IF (L.V<2)\&(B.L\#=0)
MOV :A:,:B: MOVE SINGLE
\$ENDIF
\$IF (L.V=2)\&(B.L\#=0)
MOVX :A:,:B: MOVE DOUBLE
\$ENDIF

```
```

\$IF (L.V>2)++(B.L=0)
\$VAR ST
\$ASG 1*' TO ST.S
\$IF (A.L\#=0)\&(B.L\#=0)
$IF (A.SV#=ST.SV)&(B.SV#=ST.SV)
    CALL MOVABS MOVE
    REF MOVAB$
DATA :A: FROM :A:
DATA :B: TO :B:
DATA :L.V: FOR :L.V: WORDS
\$ENDIF
\$ENDIF
\$IF (A.SV\#=ST.SV)\&(A.L\#=0)
\$IF (B.L=0)++(B.SV=ST.SV)
\$IF B.L=0
ACTAR AR1 AC TO AR1
\$ENDIF
CALL MOVAS MOVE
REF MOVAS
DATA :A: FROM :A:
DATA :L.V: FOR :L.V: WORDS
\$ENDIF
\$ENDIF
\$IF (B.SV\#=ST.SV)\&(B.L\#=0)
\$IF (A.L=0)++(A.SV=ST.SV)
\$IF A.L=0
ACTAR ARO MOVE AC TO ARO
$ENDIF
    CALL MOVB$ MOVE
REF MOVB\$
DATA :B: TO :B:
DATA :L.V: FOR :L.V: WORDS
\$ENDIF
\$ENDIF
\$IF (A.L=0)++(A.SV=ST.SV)
\$IF (B.L=0)++(B.SV=ST.SV)
\$IF A.L=0
ACTAR ARO AC TO ARO
SENDIF
\$IF B.L=0
ACTAR AR1 AC TO AR1
\$ENDIF

    CALL MOV$$ MOVE
    REF MOV$$
    DATA :L.V: FOR :L.V: WORDS
    $ENDIF
    $ENDIF
    $ENDIF
    $END
    ```

\section*{EXAMPLE 1:}
\begin{tabular}{lllcl}
0012 & \multicolumn{4}{c}{ MOVE A,B } \\
0001 & & MOV A,B & MOVE SINGLE \\
0001 & 0006 & 2001 & LAC A,0 & LOAD A \\
0002 & 0007 & 5008 & SACL B,0 & STORE B
\end{tabular}

\section*{EXAMPLE 2:}

0014
0001
0001
00010008 65A8
000200096198

MOVE \(\star, B, 2\)
 LDAX * ZALH \({ }_{+}\) ADDS *_

MOVE DOUBLE
LOAD DOUBLE *
LOAD HIGH
LOAD LOW 1*।
\begin{tabular}{llll}
0002 & & SACX B & STORE DOUBLE * \\
0001 000A 5808 & SACH B, 0 & STORE HIGH \\
0002 000B 5009 & SACL B+1,0 & STORE LOW
\end{tabular}

EXAMPLE 3:

0016
0001 000C F800
OOOD 0000
0002
0003 O00E 0000"
0004 OOOF 0008

\section*{EXAMPLE 4:}
```

0018
0 0 0 1
0001 0010 5004"
00020011 3904"
0 0 0 3 0 0 1 2 6 8 8 1
0 0 0 2 0 0 1 3 ~ F 8 0 0 ~
00140000
0 0 0 3
0 0 0 4 0 0 1 5 0 0 0 5

```

\section*{EXAMPLE 5:}
```

0 0 2 0
0001
0001 0016 5004"
00020017 3804"
0 0 0 3 0 0 1 8 6 8 8 0
000400192088
0005 001A 5008

```

\section*{EXAMPLE 6:}
```

0 0 2 2
0 0 0 1
0001 001B 5004"
0002 001C 3804"
0 0 0 3 ~ 0 0 1 D ~ 6 8 8 0 ~
0002 001E F800
001F 0000
0 0 0 3
00040020 0005

```

\section*{EXAMPLE 7:}
```

0 0 2 4
0 0 0 1
0001 0021 2001"
000200225088

```

EXAMPLE 8:
```

0026
0 0 0 1
0001 0023 5004"
00020024 3904"
0 0 0 3 0 0 2 5 6 8 8 1
0002 0026 F800

```

MOVE C, *,B
CALL MOVAS
REF MOVAS
DATA C DATA 8

MOVE *,,5
ACTAR AR1 AC TO AR1 SACL XRO, 0 STORE AC TO XRO LAR AR1, XRO LARP AR1 CALL MOV\$

REF MOV\$\$
DATA 5


MOV , B SACL XRO,0 LAR ARO, XRO LARP ARO LAC *, 0 SACL B, 0

MOVE ,*,5 ACTAR ARO SACL XRO,0 LAR ARO,XRO LARP ARO CALL MOV\$

REF MOV\$\$ DATA 5
\begin{tabular}{cc} 
MOVE & \(D, *\) \\
MOV & \(D,{ }^{*}\) \\
LAC & \(D, 0\) \\
SACL & \multirow{1}{*}{, 0}
\end{tabular}
move D, , 3 ACTAR AR1 SACL XRO,0 LAR AR1, XRO LARP AR1 CALL MOVAS

MOVE SINGLE
LOAD D
STORE *

AC TO ARI STORE AC TO XRO RE-LOAD AR1 LOAD AR POINTER MOVE
\begin{tabular}{llll} 
& 0027 & & \\
0000 & & REF MOVAS & \\
0004 & 0028 & \(0001 "\) & DATA D \\
00050029 & 0003 & DATA 3 & FROM D \\
& & & FOR 3 WORDS
\end{tabular}
TITLE: \(\quad\) Move Words to Program Memory
NAME: MOVROM
OBJECTIVE: Copy data from data memory to program memory
ALGORITHM: For number of elements in array,
\begin{tabular}{|c|c|}
\hline MOVROM & A, B,C - causes \(\rightarrow(A) \rightarrow\) @ \({ }^{\text {a }}\) \\
\hline MOVROM & \(A, *, C-\) causes \(\rightarrow(A) \rightarrow @ A R 1\) \\
\hline MOVROM & A, , C - causes \(\rightarrow(A) \rightarrow\) @ACC \\
\hline MOVROM & *, B, C - causes \(\rightarrow\) (@ARO) \(\rightarrow\) @ \({ }^{\text {a }}\) \\
\hline MOVROM & \({ }^{*}, *, C-\) causes \(\rightarrow(@ A R 0) \rightarrow\) @AR1 \\
\hline MOVROM & *, , C - causes \(\rightarrow\) (@ARO) \(\rightarrow\) @ACC \\
\hline MOVROM & ,B,C - causes \(\rightarrow\) (@ACC) \(\rightarrow\) @ \({ }^{\text {B }}\) \\
\hline MOVROM & ,*,C - causes \(\rightarrow\) (@ACC) \(\rightarrow\) @AR1 \\
\hline
\end{tabular}

\section*{CALLING}

SEQUENCE: MOVROM [A,*],[B,*][,length]

\section*{ENTRY}

CONDITIONS: \(0 \leqslant A+\) length \(\leqslant 143 ; 0 \leqslant B \leqslant 4095\)

\section*{EXIT}

CONDITIONS: Program memory starting at B contains data elements starting at A; ARO and AR1 may be overwritten

PROGRAM
MEMORY
REQUIRED: 8 words ( + TBW\$ routines)
STACK
REQUIRED: 2 levels

DATA
MEMORY
REQUIRED: 3 words

\section*{EXECUTION}

TIME: \(\quad(\max ) 31+(7 x\) length) cycles


\section*{SOURCE:}
```

*MOVE L(CONST) WORDS FROM A(RAM VAR)
*TO B(ROM VAR)
*
MOVROM \$MACRO A,B,L
\$VAR ST
\$ASG '*' TO ST.S
\$IF L.V=0 DEFAULT O TO 1
\$ASG 1 TO L.V
\$ENDIF
\$IF A.L=0
ACTAR ARO
AC TO ARO
\$ENDIF
\$IF B.L=0

```


\section*{EXAMPLE 1:}
\begin{tabular}{lll}
0012 & & \\
0001 & 0006 & F800 \\
& 0007 & 0000 \\
0002 & & \\
0003 & 0008 & 0001 \\
0004 & 0009 & 0008 \\
0005 & \(000 A\) & 0001
\end{tabular}

MOVROM A,B
CALL TBW\$\$

REF TBW\$\$
DATA A DATA B DATA 1

MOVROM *,B,2
CALL TBW\$0
REF TBW\$0
DATA B
DATA 2

MOVROM \(C, \star, B\)
CALL TBW\$1
REF TBW\$1
DATA C
DATA 8

\section*{EXAMPLE 4:}
```

0018
0 0 0 1
0001 0013 5004"
00020014 3904"

```

MOVROM *, , 5
ACTAR AR1
SACL XR0,0
LAR AR1, XR0

FROM C
FOR 8 WORDS
MOVE RAM->ROM

FROM A
TO B
FOR 1 WORDS

MOVE RAM->ROM

TO B
FOR 2 WORDS

MOVE RAM->ROM

AC TO AR1
STORE AC TO XRO
RE-LOAD AR1

000300156881
00020016 F800
00170000
0003
000400180005
EXAMPLE 5:
\begin{tabular}{lll}
0020 & & \\
0001 & & \\
0001 & 0019 & \(5004 "\) \\
0002 & \(001 A\) & \(3804 "\) \\
0003 & \(001 B\) & 6880 \\
0002 & \(001 C\) & \(F 800\) \\
& \(001 D\) & 0000 \\
0003 & & \\
0004 & \(001 E\) & 0008 \\
0005 & \(001 F\) & 0001
\end{tabular}

\section*{EXAMPLE 6:}
```

0 0 2 2
0 0 0 1
0 0 0 1 ~ 0 0 2 0 ~ 5 0 0 4 " '
0002 0021 3804"
0 0 0 3 0 0 2 2 6 8 8 0
0 0 0 2 0 0 2 3 ~ F 8 0 0 ~
0 0 2 4 0 0 0 0
0 0 0 3
000400250005

```

EXAMPLE 7:
```

0 0 2 4
0 0 0 1 0 0 2 6 ~ F 8 0 0 ~
0027 0000
0002
0003 0028 0001"
0004 0029 0001

```

EXAMPLE 8:
```

0026
0 0 0 1
0001 002A 5004"
0002 002B 3904"
0 0 0 3 ~ 0 0 2 C ~ 6 8 8 1
0002 002D F800
002E 0000
0003
0004 002F 0001"
000500300003

```

\section*{EXAMPLE 9:}
```

0 0 2 8
0 0 0 1 0 0 3 1 ~ F 8 0 0 ~
00320000
0002
00030033 0001

```

MOVROM ,B
ACTAR ARO


LAR ARO,XRO
LARP ARO
CALL TBW\$0
REF TBW\$0
DATA B
DATA 1
MOVROM , *, 5
ACTAR ARO
SACL XRO,0
LAR AR0,XR0
LARP ARO
CALL TBW\$01
REF TBW\$01
DATA 5

MOVROM D,*
CALL TBW\$1
REF TBW\$1
DATA D
DATA 1

MOVROM D, 3
ACTAR AR1 SACL XRO,0 LAR AR1, XRO LARP AR1
CALL TBW\$1
REF TBW\$1
DATA D
DATA 3

MOVROM \(*\),
CALL TBW\$01
REF TBW\$O1
DATA 1

LOAD AR POINTER
MOVE RAM->ROM

FOR 5 WORDS

AC TO ARO STORE AC TO XRO RE-LOAD ARO LOAD AR POINTER MOVE RAM->ROM

TO B
FOR 1 WORDS

AC TO ARO STORE AC TO XRO RE-LOAD ARO LOAD AR POINTER MOVE RAM->ROM

FOR 5 WORDS

MOVE RAM->ROM

FROM D
FOR 1 WORDS

AC TO AR1
STORE AC TO XRO
RE-LOAD AR1
LOAD AR POINTER MOVE RAM->ROM

FROM D FOR 3 WORDS

MOVE RAM->ROM

FOR 1 WORDS
\begin{tabular}{lll}
0030 & MOVROM *, *, 1 \\
00010034 F800 & CALL TBW\$01 & MOVE RAM->ROM \\
000200350000 & REF TBW\$01 & \\
000300360001 & DATA 1 & FOR 1 WORDS
\end{tabular}

TITLE: Move Double Word
NAME: MOVX
OBJECTIVE: Copy double word from one location to another in data memory
ALGORITHM: \((A: A+1) \rightarrow B: B+1\) or
(@ACC:@ACC + 1) \(\rightarrow\) B: B + B
CALLING
SEQUENCE: MOVX [A],B
ENTRY
CONDITIONS: \(0 \leqslant A \leqslant 126 ; 0 \leqslant B \leqslant 126\)
EXIT
CONDITIONS: Double word at B contains value of double word located at A; AR0 may be overwritten
\begin{tabular}{llll} 
PROGRAM & & DATA & \\
MEMORY & & \begin{tabular}{l} 
MEMORY
\end{tabular} \\
\hline REQUIRED: & \(4-8\) words & REQUIRED: & \(0-2\) words \\
& & & \\
STACK & & EXECUTION & \\
REQUIRED: & None & TIME: & \(4-8\) cycles
\end{tabular}

FLOWCHART: MOVX


SOURCE:
*MOVE DOUBLE FROM A TO B
*
movx \$MACRO A,B MOVE DOUBLE
\$IF A.L=0
A IN AC

SACH XRO,0
SACL XR1,0 SAVE AC TO XRO
LAR ARO, XRO TO ARO
LARP ARO SELECT ARO
LDAX * LOAD *
SELSE
LDAX :A: LOAD DOUBLE :A:
SENDIF \(\quad\) STORE DOUBLE : \(A\) :
\$END

\section*{EXAMPLE 1:}
```

0 0 1 1
0 0 0 1
0 0 0 1 0 0 0 6 6 5 0 1
00020007 6102
0002
0 0 0 1 0 0 0 8 5 8 0 8
0 0 0 2 0 0 0 9 5 0 0 9
MOVX A,B
LDAX A LOAD DOUBLE A ZALH A LOAD HIGH A ADDS A+1
SACX B SACH B,0 SACL B $+1,0$
LOAD LOW A STORE DOUBLE A STORE HIGH STORE LOW

```

EXAMPLE 2:
```

0 0 1 3
0 0 0 1
0 0 0 1 ~ 0 0 0 A ~ 6 5 A 8 ~
0002 000B 6198
0002
0001 000C 5808
0002 000D 5009

```
\begin{tabular}{|c|c|}
\hline MOVX & * , B \\
\hline LDAX & * \\
\hline ZAL & *+ \\
\hline ADD & *- \\
\hline SACX & B \\
\hline SAC & B, 0 \\
\hline SAC & \(\mathrm{B}+1,0\) \\
\hline
\end{tabular}
```

LOAD DOUBLE *
LOAD HIGH
LOAD LOW '*'
STORE DOUBLE *
STORE HIGH
STORE LOW

```

\section*{EXAMPLE 3:}
```

0015
0001
0 0 0 1 ~ 0 0 0 E ~ 6 5 0 0 " '
0002 000F 6101"
0 0 0 2
0 0 0 1 0 0 1 0 ~ 5 8 A 8 ~
0 0 0 2 0 0 1 1 ~ 5 0 A 8 ~

```
\begin{tabular}{|c|c|}
\hline MOVX & C, *+ \\
\hline LDAX & C \\
\hline ZALH & C \\
\hline ADDS & \(\mathrm{C}+1\) \\
\hline SACX & \\
\hline SACH & *+,0 \\
\hline SACL & \(\star+, 0\) \\
\hline
\end{tabular}

LOAD DOUBLE C LOAD HIGH C LOAD LOW C STORE DOUBLE C STORE HIGH STORE LOW

\section*{EXAMPLE 4:}
```

0 0 1 7
00010012 5806"
00020013 5007"
0003 0014 3806"
0 0 0 4 0 0 1 5 6 8 8 0
0005
0 0 0 1 ~ 0 0 1 6 ~ 6 5 A 8 ~
0 0 0 2 0 0 1 7 6 1 9 8
0 0 0 6
0 0 0 1 0 0 1 8 ~ 5 8 0 2 " '
00020019 5003"

```
MOVX , D
SACH XRO,0
SACL XR1,0
LAR ARO, XRO
LARP ARO
LDAX \(\star\)
ZALH \(\star_{+}\)
ADDS \(\star-\)
SACX D
SACH D,0
SACL D+1,0

SAVE AC TO XRO
TO ARO
SELECT ARO
LOAD *
LOAD HIGH
LOAD LOW '大'
STORE DOUBLE
STORE HIGH
STORE LOW

EXAMPLE 5:
```

0019
0 0 0 1
0 0 0 1 ~ 0 0 1 A ~ 6 6 9 8 ~
0002 001B 6098
0002
0 0 0 1 ~ 0 0 1 C ~ 5 8 0 8 ~
0002 001D 5009

```

EXAMPLE 6:
```

0 0 2 1

```
0001
0001 001E 65A8
0002 001F 61A8
0002
000100205801
000200215002

\section*{EXAMPLE 7:}
```

0023
0001
0001 0022 6502"
0002 0023 6103"
0002
0 0 0 1 0 0 2 4 5 0 9 8
000200255898

```
\begin{tabular}{|c|c|}
\hline MOVX & *+, A \\
\hline LDAX & \\
\hline ZAL & *+ \\
\hline ADD & \({ }^{*}+\) \\
\hline SACX & A \\
\hline SAC & H \(\mathrm{A}, 0\) \\
\hline SAC & A+1,0 \\
\hline
\end{tabular}
```

MOVX D,*-
LDAX D
ZALH D
ADDS D+1
SACX 天-
SACL *-,0
SACH *-,0

```
MOVX \(\star_{-}, B\)
LDAX \(\star_{-}\)
ZALS \(\star_{-}\)
ADDH \({ }^{\star}\)
SACX B
SACH B, 0
SACL B+1,0

LOAD DOUBLE *LOAD LOW LOAD HIGH 1*ュ・ STORE DOUBLE *STORE HIGH STORE LOW

LOAD DOUBLE *+ LOAD HIGH LOAD LOW \(1 \star+1\) STORE DOUBLE *+ STORE HIGH STORE LOW

LOAD DOUBLE D
LOAD HIGH D
LOAD LOW D
STORE DOUBLE D
STORE LOW
STORE HIGH

TITLE: \(\quad\) Arithmetic Negation
NAME: NEG
OBJECTIVE: Find negative value of argument
ALGORITHM: \(\quad-(A) \rightarrow A\)
CALLING
SEQUENCE: NEG A
ENTRY
CONDITIONS: \(0 \leqslant A \leqslant 127\)
EXIT
CONDITIONS: Data word A contains the negative of its previous value

PROGRAM
MEMORY
REQUIRED: 3 words
STACK
REQUIRED: None TIME: 3 cycles

DATA MEMORY REOUIRED: None

\section*{EXECUTION}

FLOWCHART: NEG


SOURCE:
```

*NEGATE VAR A
*
NEG \$MACRO A NEGATE
ZAC ZERO AC
SUB :A:,0 SUBTRACT :A:
SACL :A:,0 RESTORE
\$END

```

\section*{EXAMPLE:}
\begin{tabular}{llll}
0015 & \multicolumn{4}{c}{ NEG D } \\
0001 & 000 C & 7 F 89 & ZAC \\
0002 & 000 D & \(1001 \prime\) & ZERO AC \\
0003 & SUB D,0 & SUBTRACT D \\
000E 5001" & SACL D,0 & RESTORE
\end{tabular}

\section*{TITLE: Double-Word Arithmetic Negation}

NAME: NEGX
OBJECTIVE: Find negative value of double-word argument
\[
\left.\begin{array}{lll}
\text { ALGORITHM: } & \text { NEGX* - causes } \rightarrow & -(@ A R: @ A R+1) \rightarrow @ A R+1 \\
& \text { NEGX*- causes } \rightarrow & -(@ A R-1: @ A R) \rightarrow @ A R-1: @ A R \\
& & (A R)-2 \rightarrow A R
\end{array}\right]
\]

\section*{CALLING}

SEQUENCE: NEGX \(\left\{A,{ }^{*},{ }^{*}-{ }^{*}+\right\}\)

\section*{ENTRY}

CONDITIONS: \(0 \leqslant A \leqslant 127\)

\section*{EXIT}

CONDITIONS: Specified data words contain negative of previous value; auxiliary register is updated as necessary

PROGRAM
MEMORY
REQUIRED: 5 words
STACK
REQUIRED: None

DATA
MEMORY
REQUIRED: None
EXECUTION
TIME: \(\quad 5\) cycles

FLOWCHART: NEGX


SOURCE:
\({ }^{*}\) NEGATE DOUBLE WORD
*
NEGX SMACRO A NEGATE DOUBLE
\$VAR ST,SP,SM
\$ASG \({ }^{*}+1\) TO SP.S
SASG '*-' TO SM.S
SASG '*' TO ST.S
ZAC
\$IF A.SV=SM.SV
SUBS *-
SUBH \({ }^{+} \quad\) SUBTRACT \(1 *-1\)
SACX *- SAVE '*-'
\$ELSE
\$IF A.SV=SP.SV
SUBX \({ }^{*}\) SUBTRACT \(1 \star 1\)

SACX *+
SAVE '*+'
\$ELSE
SIF A.SV=ST.SV
SUBX \({ }^{\star}\) SUBTRACT \(1 \star 1\)

SACX *
\$ELSE
SUBX :A: SUBTRACT :A:
SACX :A
SAVE :A:
SENDIF
SEND

\section*{EXAMPLE 1:}
```

0 0 1 1
0001 0006 7F89
0 0 0 2
0 0 0 1 0 0 0 7 6 2 0 7
0 0 0 2 0 0 0 8 6 3 0 8
0003
0001 0009 5807
0002 000A 5008

```
\begin{tabular}{ll} 
NEGX A & \\
ZAC & \\
SUBX A & SUBTRACT A \\
SUBH A & SUBTRACT HIGH \\
SUBS A+1 & SUBTRACT LOW \\
SACX A & SAVE A \\
SACH A,0 & STORE HIGH \\
SACL A \(+1,0\) & STORE LOW
\end{tabular}

\section*{EXAMPLE 2:}
```

0 0 1 3
0001 000B 7F89
0 0 0 2
0 0 0 1 ~ 0 0 0 C ~ 6 2 A 8 ~
0 0 0 2 ~ 0 0 0 D ~ 6 3 9 8 ,
0003
0001 000E 58A8
0002 OOOF 5098

```
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{NEGX *} \\
\hline ZAC & \\
\hline SUBX * & SUBTRACT 1*1 \\
\hline SUBH *+ & SUBTRACT HIGH \\
\hline SUBS *- & SUBTRACT LOW \\
\hline SACX * & SAVE '*' \\
\hline SACH *+,0 & STORE HIGH \\
\hline SACL *-, 0 & STORE LOW \\
\hline
\end{tabular}

\section*{EXAMPLE 3:}
```

0015
0 0 0 1 0 0 1 0 ~ 7 F 8 9
0 0 0 2 0 0 1 1 6 3 9 8
0 0 0 3 0 0 1 2 ~ 6 2 A 8
0 0 0 4
0 0 0 1 0 0 1 3 5 0 9 8
000200145898

```
\begin{tabular}{ll} 
NEGX \(\star_{-}\) & \\
ZAC & \\
SUBS \(\star_{-}\) & \\
SUBH \(\star_{+}\) & SUBTRACT \(1 \star_{-}\) \\
SACX \(\star_{-}\) & SAVE \(t_{-}\) \\
SACL \(t_{-}, 0\) & STORE LOW \\
SACH \(\star_{-}, 0\) & STORE HIGH
\end{tabular}

\section*{EXAMPLE 4:}
```

0 0 1 7
0 0 0 1 ~ 0 0 1 5 ~ 7 F 8 9
0002
0 0 0 1 0 0 1 6 ~ 6 2 A 8
0 0 0 2 0 0 1 7 6 3 9 8
0 0 0 3
0 0 0 1 0 0 1 8 ~ 5 8 A 8 ~
0 0 0 2 0 0 1 9 ~ 5 0 A 8 ~

```
\begin{tabular}{|c|c|}
\hline NEGX *+ & \\
\hline ZAC & \\
\hline SUBX * & SUBTRACT 1*1 \\
\hline SUBH *+ & SUBTRACT HIGH \\
\hline SUBS *- & SUBTRACT LOW \\
\hline SACX *+ & SAVE ' \(*+\) ' \\
\hline SACH *+,0 & STORE HIGH \\
\hline SACL \({ }^{+}+0\) & STORE LOW \\
\hline
\end{tabular}

TITLE: Boolean Not
NAME: NOT
OBJECTIVE: Calculate one's complement of accumulator or data word
ALGORITHM: (A).XOR. \(-1 \rightarrow A\)

\section*{CALLING}

SEQUENCE: NOT [A]

\section*{ENTRY}

CONDITIONS: \(0 \leqslant A \leqslant 127\)

\section*{EXIT}

CONDITIONS: A (accumulator) contains one's complement of previous value

PROGRAM
MEMORY
REQUIRED: 3 words
STACK
REQUIRED: None

DATA
MEMORY
REQUIRED: 1 word
EXECUTION
TIME:
1 - 3 cycles

FLOWCHART: NOT


SOURCE:
*NOT AC OR WORD A
*
NOT \$MACRO A
\$IF A.L\#=0
LAC :A:, 0 LOAD AC
XOR MINUS INVERT
SACL :A:,0 RESTORE
\$ELSE
XOR MINUS INVERT
\$ENDIF
\$END

\section*{EXAMPLE 1:}

0011 NOT
00010006 7803" XOR MINUS INVERT
EXAMPLE 2:
0017
0001 O00D 2000" 0002 O00E 7803" 0003 000F 5000"

NOT C
LAC C,0 XOR MINUS
SACL C,0

LOAD AC INVERT RESTORE

TITLE: \(\quad\) Arithmetic Right Shift
NAME: RASH
OBJECTIVE: Move shifted data from one location to another in data memory
ALGORITHM: (A) * 2 - shift \(\rightarrow B\)
CALLING
SEQUENCE: RASH A,B,shift
ENTRY
CONDITIONS: \(0 \leqslant A \leqslant 127 ; 0 \leqslant B \leqslant 127 ; 0 \leqslant\) shift \(<16\)
EXIT
CONDITIONS: \(B\) contains shifted value of \(A\)
\begin{tabular}{llll} 
PROGRAM & & DATA & \\
MEMORY & & MEMORY & \\
REQUIRED: & 2 words & REQUIRED: & None \\
& & & \\
STACK & & EXECUTION & \\
REQUIRED: & None & TIME: & 2 cycles
\end{tabular}

FLOWCHART: RASH


\section*{SOURCE:}
```

*MOVE A TO B (SINGLE-VAR) WITH N (CONST) BIT
*RIGHT ARITHMETIC SHIFT
*
RASH \$MACRO A,B,N MOVE WITH RIGHT ARITH. SHIFT
LAC :A:,16-:N: LOAD :A: RIGHT SHIFT
SACH :B:,0 STORE HIGH TO :B:
\$END

```

RASH A, B, 3
LAC A, 16-3
SACH B,O

LOAD A RIGHT SHIFT
STORE HIGH TO B

TITLE: Double-Word Arithmetic Right Shift
NAME: RASX
OBJECTIVE: Move shifted double word from one location to another in data memory
ALGORITHM: \((A: A+1) * 2^{\text {shift }} \rightarrow B: B+1\)
CALLING
SEQUENCE: RASX A,B,shift
ENTRY
CONDITIONS: \(0 \leqslant A \leqslant 126 ; 0 \leqslant B \leqslant 126 ; 0 \leqslant\) shift \(<16\)
EXIT
CONDITIONS: Double word at \(B\) contains shifted value of double word at \(A\)
\begin{tabular}{llll} 
PROGRAM & & DATA & \\
MEMORY & & MEMORY & \\
REQUIRED: & 10 words & REQUIRED: & 1 word \\
STACK & & EXECUTION & \\
REQUIRED: & None & TIME: & 10 cycles
\end{tabular}

FLOWCHART: RASX


\section*{SOURCE:}
```

*MOVE A TO B (DOUBLE VAR) WITH N (CONST) BIT
*RIGHT ARITHMETIC SHIFT
*
RASX \$MACRO A,B,N MOVE DOUBLE WITH ARITH. SHIFT

```
```

RLSH :A:+1,:B:+1,:N:
LAC :A:,16-:N: LOAD HIGH, RIGHT SHIFT
SACH : B: , 0 SAVE IN :B: HIGH
OR :B:+1 COMBINE WITH :B: LOW
SACL :B:+1,0 SAVE BACK
\$END

```

\section*{EXAMPLE:}
```

0 0 1 1
0 0 0 1
0 0 0 1 0 0 0 6 ~ 2 D 0 8 ~
0 0 0 2 0 0 0 7 ~ 5 8 0 A ~
0003 0008 2D03"
0004
0001 0009 7803"
0005 000A 790A
0006 000B 500A
0002 000C 2D07
0 0 0 3 ~ 0 0 0 D ~ 5 8 0 9
0004 000E 7AOA
0005 000F 500A

```
```

RASX A,B,3

```
RASX A,B,3
    RLSH A+1,B+1,3
    RLSH A+1,B+1,3
        LAC A+1,16-3 LOAD, RIGHT SHIFT
        LAC A+1,16-3 LOAD, RIGHT SHIFT
        SACH B+1,0 SAVE HIGH PART
        SACH B+1,0 SAVE HIGH PART
        LAC MINUS,16-3 GET MASK
        LAC MINUS,16-3 GET MASK
        NOT
        NOT
            XOR MINUS INVERT
            XOR MINUS INVERT
        AND B+1 APPLY MASK
        AND B+1 APPLY MASK
        SACL B+1,0 STORE BACK TO B+1
        SACL B+1,0 STORE BACK TO B+1
        LAC A,16-3 LOAD HIGH, RIGHT SHIFT
        LAC A,16-3 LOAD HIGH, RIGHT SHIFT
        SACH B,0 SAVE IN B HIGH
        SACH B,0 SAVE IN B HIGH
        OR B+1 COMBINE WITH B LOW
        OR B+1 COMBINE WITH B LOW
        SACL B+1,0 SAVE BACK
```

        SACL B+1,0 SAVE BACK
    ```

TITLE: Move One-Word Constant into Array
NAME: REPCON
OBJECTIVE: Initialize an array in data memory with a constant

\section*{ALGORITHM: Constant \(\rightarrow\) ACC}

For number of elements in array, (ACC) \(\rightarrow\) data memory

\section*{CALLING}

SEQUENCE: REPCON constant, array,length

\section*{ENTRY}

CONDITIONS: \(-32768 \leqslant\) constant \(\leqslant 32767 ; 0 \leqslant\) array + length \(\leqslant 143\)
EXIT
CONDITIONS: Array contains constant in each location
\begin{tabular}{|c|c|c|c|}
\hline PROGRAM & & DATA & \\
\hline MEMORY & & MEMORY & \\
\hline REQUIRED: & 2-4 words (+ SETS\$ and LAC\$ routines) & REQUIRED: & \(0-3\) words \\
\hline STACK & & EXECUTION & \\
\hline REQUIRED: & 2 levels & TIME: & \begin{tabular}{l}
\[
(\max ) 27+(4 x
\] \\
length) cycles
\end{tabular} \\
\hline
\end{tabular}

FLOWCHART: REPCON


\section*{SOURCE:}
*REPLICATE CONSTANTS
\({ }^{*}\) A IS A CONSTANT
*B \(^{\text {B }}\) IS A MEM LOCATION
\({ }^{*}\) L IS LENGTH TO REPLICATE
*
REPCON \$MACRO A,B,L
\$IF L.V<2
LCAC :A: LOAD CONSTANT
SACL :B: 0 SET IT
\$ELSE
CALL SETS \(\$ \quad\) CALL FOR SET MEMORY
REF SETS\$
DATA :A: CONSTANT
DATA :L: LENGTH
DATA :B: DESTINATION
\$ENDIF
\$END

EXAMPLE 1:
```

0014

```

0001 000B F800 000C 0000
0002
0003 000D FFO4
0004 000E OOOA
0005 000F 0001

REPCON -252,A,10
CALL SETS\$
REF SETS\$
DATA -252
DATA 10
DATA A
EXAMPLE 2:
0016
0001
0001
000200107 F02
000200115008

REPCON 2,B,1
LCAC 2
V\$1 EQU 2
LACK V\$1
SACL B, 0

CALL FOR SET MEMORY

CONSTANT
LENGTH
DESTINATION

I
\begin{tabular}{rll} 
& \begin{tabular}{l} 
REPCON 2,B,1 \\
LCAC 2
\end{tabular} & \\
V\$1 EQU 2 & \\
& LACK V\$1 & \\
& SACL B,0 & LOAD AC WITH V\$1 \\
& &
\end{tabular}

\section*{TITLE: \(\quad\) Ripple Data Array One Position}

NAME: RIPPLE
OBJECTIVE: Move each element of array in data memory to next higher location
ALGORITHM: (array element \(N-1\) ) \(\rightarrow\) array element \(N\)
(array element \(\mathrm{N}-2\) ) \(\rightarrow\) array element \(\mathrm{N}-1\)
(array element 2 ) \(\rightarrow\) array element 3
(array element 1) \(\rightarrow\) array element 2
CALLING
SEQUENCE: RIPPLE array [,length[,inline]]
ENTRY
CONDITIONS: \(0 \leqslant\) array + length \(\leqslant 143\); inline \(=\) any string
EXIT
CONDITIONS: All array elements \(N\) contain value of previous location \(N-1\); ARO and
AR1 may be overwritten

PROGRAM
MEMORY
REQUIRED: Inline - length words;
looped - \(4+\) RIPS function (23 words)
STACK
REQUIRED: 2 levels (looped)

DATA
MEMORY
REQUIRED: 3 words

EXECUTION
TIME: Inline - length cycles; looped \(30+\left(4{ }^{*}\right.\) length \()\)


SOURCE 1:
```

RIPPLE \$MACRO A,L,C
\$IF (L.V<4)++(C.L\#=0)
INRIP :A:,:L:
$ELSE
    CALL RIP$ CALL FOR RIPPLE LOOP
REF RIP\$
DATA :L: FOR :L:-1 WORDS
DATA :A: FROM :A:+:L:-1
\$ENDIF
\$END

```

\section*{SOURCE 2:}
```

*RIPPLE DOWN ARRAY
*A IS ARRAY LOCATION
*L IS LENGTH OF ARRAY
*
INRIP \$MACRO A,L
\$IF L.V>16
INRIP :A:+16,:L:-16
\$ENDIF
\$IF L.V>15
DMOV :A:+15
\$ENDIF
\$IF L.V>14
DMOV :A:+14
\$ENDIF
\$IF L.V>13
DMOV :A:+13
\$ENDIF
\$IF L.V>12

```
```

DMOV :A:+12
\$ENDIF
\$IF L.V>11
DMOV :A:+11
\$ENDIF
\$IF L.V>10
DMOV :A:+10
\$ENDIF
\$IF L.V>9
DMOV :A:+9
\$ENDIF
\$IF L.V>8
DMOV :A:+8
\$ENDIF
\$IF L.V>7
DMOV :A:+7
\$ENDIF
\$IF L.V>6
DMOV :A:+6
\$ENDIF
\$IF L.V>5
DMOV :A:+5
\$ENDIF
\$IF L.V>4
DMOV :A:+4
\$ENDIF
\$IF L.V>3
DMOV :A:+3
\$ENDIF
\$IF L.V>2
DMOV :A:+2
\$ENDIF
\$IF L.V>1
DMOV :A:+1
\$ENDIF
\$IF L.V>0
DMOV :A:
SENDIF
\$END

```

\section*{EXAMPLE 1:}
```

0007
0 0 0 1
0 0 0 1 0 0 0 6 6 9 0 9
0 0 0 2 0 0 0 7 6 9 0 8
0 0 0 3 0 0 0 8 6 9 0 7

```
```

RIPPLE A,3

```
RIPPLE A,3
    INRIP A,3
    INRIP A,3
        DMOV A+2
        DMOV A+2
    DMOV A+1
    DMOV A+1
    DMOV A
```

    DMOV A
    ```

EXAMPLE 2:
```

0 0 0 9
0 0 0 1 0 0 0 9 ~ F 8 0 0 ~
000A 0000
0 0 0 2
0003 000B 0004
0004 000C 0007

```
RIPPLE A, 4
    CALL RIP\$
    CALL FOR RIPPLE LOOP
    REF RIP\$
    DATA 4
FOR 4-1 WORDS
    DATA A FROM A+4-1

\section*{EXAMPLE 3:}
```

0 0 1 1
0 0 0 1
0 0 0 1 ~ 0 0 0 D ~ 6 9 0 B ~
0002 000E 690A
0001 000D 690B

```

RIPPLE A, 5, L INRIP A,5 DMOV A +4 DMOV A+3

TITLE: \(\quad\) Right Logical Shift
NAME: RLSH
OBJECTIVE: Move right-shifted data from one location to another in data memory
ALGORITHM: [(A) * 2 - shift ] .and. [216 - shift - 1] \(\rightarrow\) B
CALLING
SEQUENCE: RLSH A,B,shift
ENTRY
CONDITIONS: \(0 \leqslant A \leqslant 127 ; 0 \leqslant B \leqslant 127 ; 0 \leqslant\) shift \(<16\)
EXIT
CONDITIONS: \(B\) contains shifted value of \(A\)

PROGRAM
MEMORY
REQUIRED: 6 words
STACK
REQUIRED: None

DATA
MEMORY
REQUIRED: 1 word
EXECUTION
TIME: \(\quad 6\) cycles

FLOWCHART: RLSH


\section*{SOURCE:}
```

*MOVE A TO B (SINGLE VAR) WITH N (CONST) BIT
*RIGHT LOGICAL SHIFT
*
RLSH \$MACRO A,B,N MOVE WITH RIGHT LOGICAL SHIFT
LAC :A:,16-:N: LOAD, RIGHT SHIFT
SACH :B:,0 SAVE HIGH PART

```
LAC MINUS,16-:N: GET MASK
NOT
AND : B: APPLY MASK
SACL :B:, 0 STORE BACK TO :B:
\$END

\section*{EXAMPLE:}
\begin{tabular}{|c|c|c|c|c|c|}
\hline 0011 & & & RLSH & A, B, 3 & \\
\hline 0001 & 0006 & 2D07 & LAC & A, 16-3 & LOAD, RIGHT SHIFT \\
\hline 0002 & 0007 & 5808 & SACH & B, 0 & SAVE HIGH PART \\
\hline 0003 & 0008 & 2D03" & LAC & MINUS , 16-3 & GET MASK \\
\hline 0004 & & & NOT & & \\
\hline 0001 & 0009 & 7803" & XOR & MINUS & INVERT \\
\hline 0005 & 000A & 7908 & AND & B & APPLY MASK \\
\hline 0006 & 000B & 5008 & SACL & B, 0 & STORE BACK TO B \\
\hline
\end{tabular}

TITLE: \(\quad\) Double-Word Logical Right Shift
NAME: RLSX
OBJECTIVE: Move right-shifted double word from one location to another in data memory

ALGORITHM: \([(A: A+1) * 2\) - shift].and.[216 - shift -1\(] \rightarrow B: B+1\)

\section*{CALLING}

SEQUENCE: RLSX A,B,shift

\section*{ENTRY}

CONDITIONS: \(0 \leqslant A \leqslant 126 ; 0 \leqslant B \leqslant 126 ; 0 \leqslant\) shift \(<16\)
EXIT
CONDITIONS: Double word at \(B\) contains shifted value of double word at \(A\)
\begin{tabular}{llll} 
PROGRAM & & DATA & \\
MEMORY & & MEMORY & \\
REQUIRED: & 14 words & REQUIRED: & 1 word \\
STACK & & & \\
REQUIRED: & None & TIME: & 14 cycles
\end{tabular}

FLOWCHART: RLSX


SOURCE:
```

*MOVE A TO B (DOUBLE VAR) WITH N(CONST) BIT
*RIGHT LOGICAL SHIFT
*
RLSX \$MACRO A,B,N MOVE DOUBLE WITH LOGICAL SHIFT
RLSH :A:+1,:B:+1,:N: SHIFT RIGHT LOWER
LAC :A:,16-:N: GET UPPER (RIGHT SHIFT)
SACH :B:,0 SAVE IN :B: HIGH
OR :B:+1 COMBINE LOW PARTS
SACL :B:+1,0 SAVE IN :B: LOW
LAC MINUS,16-:N: GET MASK
NOT
AND :B: MASK HIGH :B:
SACL :B:,0 SAVE BACK IN :B:
\$END

```

\section*{EXAMPLE:}
```

0 0 1 1
0 0 0 1
0 0 0 1 0 0 0 6 ~ 2 D 0 8 ~
0 0 0 2 0 0 0 7 ~ 5 8 0 A ~
0003 0008 2D05"
0004
0001 0009 7805"
0005 000A 790A
0006 000B 500A
0002 000C 2D07
0003 000D 5809
0004 000E 7AOA
0005 000F 500A
0006 0010 2D05"
0007
0001 0011 7805"
0 0 0 8 0 0 1 2 7 9 0 9
0 0 0 9 0 0 1 3 5 0 0 9

```
```

RLSX A,B,3

```
RLSX A,B,3
    RLSH A+1,B+1,3 SHIFT RIGHT LOWER
    RLSH A+1,B+1,3 SHIFT RIGHT LOWER
        LAC A+1,16-3 LOAD, RIGHT SHIFT
        LAC A+1,16-3 LOAD, RIGHT SHIFT
        SACH B+1,0 SAVE HIGH PART
        SACH B+1,0 SAVE HIGH PART
        LAC MINUS,16-3 GET MASK
        LAC MINUS,16-3 GET MASK
        NOT
        NOT
            XOR MINUS INVERT
            XOR MINUS INVERT
            AND B+1 APPLY MASK
            AND B+1 APPLY MASK
            SACL B+1,0 STORE BACK TO B+1
            SACL B+1,0 STORE BACK TO B+1
    LAC A,16-3 GET UPPER (RIGHT SHIFT)
    LAC A,16-3 GET UPPER (RIGHT SHIFT)
    SACH B,0 SAVE IN B HIGH
    SACH B,0 SAVE IN B HIGH
    OR B+1 COMBINE LOW PARTS
    OR B+1 COMBINE LOW PARTS
    SACL B+1,0 SAVE IN B LOW
    SACL B+1,0 SAVE IN B LOW
    LAC MINUS,16-3 GET MASK
    LAC MINUS,16-3 GET MASK
    NOT
    NOT
        XOR MINUS INVERT
        XOR MINUS INVERT
    AND B MASK HIGH B
    AND B MASK HIGH B
    SACL B,0 SAVE BACK IN B
```

    SACL B,0 SAVE BACK IN B
    ```

TITLE: Store Double Word
NAME: SACX
OBJECTIVE: Store double word from accumulator
ALGORITHM: SACX* - causes \(\rightarrow\) (ACC) \(\rightarrow\) @AR:@AR + 1
SACX* - - causes \(\rightarrow(A C C) \rightarrow\) @AR-1:@AR
(AR) - \(2 \rightarrow A R\)
SACX * + - causes \(\rightarrow(A C C) \rightarrow\) @AR:@AR + 1
\((A R)+2 \rightarrow A R\)
\(S A C X A \quad-\) causes \(\rightarrow(A C C) \rightarrow A: A+1\)
CALLING
SEQUENCE: \(\operatorname{SACX}\left\{A,{ }^{*}, *-{ }^{*}+\right\}\)
ENTRY
CONDITIONS: \(0 \leqslant A \leqslant 127\)

\section*{EXIT}

CONDITIONS: Specified double word contains value from accumulator; auxiliary register is updated if necessary
\begin{tabular}{llll} 
PROGRAM & & DATA & \\
MEMORY & & MEMORY & \\
REQUIRED: & 2 words & REQUIRED: & None \\
& & & \\
STACK & & EXECUTION & \\
REQUIRED: & None & TIME: & 2 cycles
\end{tabular}


SOURCE:
```

*STORE DOUBLE
*
SACX \$MACRO A STORE DOUBLE
\$VAR ST,SP,SM
\$ASG 1*1 TO ST.S
\$ASG 1*-1 TO SM.S
\$ASG '*+' TO SP,S
\$IF A.SV=ST.SV
SACH *+,0 STORE HIGH
SACL *-,0 STORE LOW
\$ELSE
\$IF A.SV=SP.SV
SACH *+,0 STORE HIGH
SACL *+,0 STORE LOW
\$ELSE
\$IF A.SV=SM.SV
SACL *-,0 STORE LOW
SACH *-,0 STORE HIGH
\$ELSE
SACH :A:,0 STORE HIGH
SACL :A:+1,0 STORE LOW
\$ENDIF
\$ENDIF
\$ENDIF
\$END

```

\section*{EXAMPLE 1:}

0011
000100065807 000200075008

SACX A
SACH A, 0 SACL A+1,0

EXAMPLE 2:
```

0 0 1 3
00010008 58A8

``` 000200095098

\section*{EXAMPLE 3:}

0015
0001 000A 5098 0002 000B 5898

EXAMPLE 4:
\(\begin{array}{lll}0017 \\ 0001 & & \\ 000 \mathrm{C} & 58 A 8 \\ 0002 & 000 \mathrm{D} & 50 A 8\end{array}\)

SACX *+ SACH \(*+, 0\) SACL \(*+, 0\)
```

SACX *-
SACL *-,0
SACH *-,0

```

STORE HIGH STORE LOW
```

SACX *
SACH *+,0 STORE HIGH
SACL *-,0 STORE LOW

```
    STORE LOW
    STORE HIGH
    STORE HIGH
    STORE LOW

\section*{TITLE: \(\quad\) Saturate Data Word between Upper and Lower Bounds}

NAME: SAT
OBJECTIVE: Insure that a data word falls within boundary conditions
\begin{tabular}{llll} 
ALGORITHM: \\
Else & If \((A)>\) upper, & if \((A)<\) lower, & then \\
then & upper \(\rightarrow A\) \\
lower \(\rightarrow A\)
\end{tabular}

CALLING
SEQUENCE: SAT data,lower,upper
ENTRY
CONDITIONS: \(0 \leqslant\) data \(\leqslant 127 ;-32768 \leqslant\) lower \(\leqslant\) upper \(\leqslant 32767\)

\section*{EXIT}

CONDITIONS: Data word contains value within bounds; staturation mode is reset

PROGRAM
MEMORY
REQUIRED:

STACK
REQUIRED: 2 levels

DATA
MEMORY
REQUIRED: 2 words
EXECUTION
TIME: \(\quad 10-48\) cycles

FLOWCHART: SAT


\section*{SOURCE:}
*SATURATE VALUE IN A BETWEEN VALUES B AND C
\({ }^{*}\) A IS A VARIABLE
*B AND C ARE VARIABLES OR CONSTANTS
*
SAT SMACRO A,B,C
\$VAR L,L1,L2,L3
\$ASG '\$\$LAB' TO L.S
\$ASG L.SV+3 TO L.SV
GET A LABEL
\$ASG L.SV-2 TO L1.V
\$ASG L.SV-1 TO L2.V
\$ASG L.SV TO L3.V
SOVM SET OVERFLOW MODE
\$IF C.SA\&\$UNDF
LCAC : C: LOAD UPPER BOUND : C :
\$ELSE
LAC :C:, 0 LOAD UPPER BOUND :C:
\$ENDIF
SUB :A: 0 COMPARE TO :A:
BGEZ L\$:L1.V: BRANCH IF :A:<=:C:
\$IF C.SA\&\$UNDF
LCAC :C: RELOAD : \(\mathrm{C}:\) AS VALUE
\$ELSE
\begin{tabular}{|c|c|}
\hline LAC : C:,0 & RELOAD : C : AS VALUE \\
\hline \multicolumn{2}{|l|}{\$ENDIF} \\
\hline B L\$:L2.V: & BRANCH TO CONTINUE \\
\hline \multicolumn{2}{|l|}{L\$:LI.V: EQU \$ CHECK LOWER} \\
\hline \$IF B.SA\&\$UNDF & \\
\hline LCAC : B : & LOAD LOWER BOUND : B : \\
\hline \multicolumn{2}{|l|}{\$ELSE} \\
\hline LAC : B:,0 & LOAD LOWER BOUND : B : \\
\hline \multicolumn{2}{|l|}{\$ENDIF} \\
\hline SUB : A:,0 & COMPARE TO : A: \\
\hline BLEZ L\$:L3.V: & BRANCH IF : \(\mathrm{A}:>: \mathrm{B}\) : \\
\hline \$IF B.SA\&\$UNDF & \\
\hline LCAC : B : & RELOAD : B: AS VALUE \\
\hline \multicolumn{2}{|l|}{\$ELSE} \\
\hline LAC : B : 0 & RELOAD :B: AS VALUE \\
\hline \multicolumn{2}{|l|}{\$ENDIF} \\
\hline L\$:L2.V: SACL :A:,0 & RESTORE : A : \\
\hline L\$:L3.V: ROVM & CONTINUE \\
\hline \$END & \\
\hline
\end{tabular}

\section*{EXAMPLE 1:}
\begin{tabular}{|c|c|c|c|c|c|}
\hline 0011 & & & & SAT A, 25, & \\
\hline 0001 & 0005 & 7F8B & & SOVM & SET OVERFLOW MODE \\
\hline 0002 & & & & LCAC 50 & LOAD UPPER BOUND 50 \\
\hline 0001 & & 0032 & V\$4 & EQU 50 & \\
\hline 0002 & 0006 & 7E32 & & LACK V\$4 & LOAD AC WITH V\$4 \\
\hline 0003 & 0007 & 1007 & & SUB A, 0 & COMPARE TO A \\
\hline 0004 & 0008 & FDOO & & BGEZ L\$1 & BRANCH IF \(A<=50\) \\
\hline & 0009 & 000D \({ }^{1}\) & & & \\
\hline 0005 & & 0032 & & LCAC 50 & RELOAD 50 AS VALUE \\
\hline 0001 & & 0032 & V\$5 & EQU 50 & \\
\hline 0002 & 000A & 7 E 32 & & LACK V\$5 & LOAD AC WITH V\$5 \\
\hline 0006 & 000B & F900 & & B L\$2 & BRANCH TO CONTINUE \\
\hline & 000C & 0012 \({ }^{1}\) & & & \\
\hline 0007 & & 000D \({ }^{\prime}\) & L\$1 & EQU \$ & CHECK LOWER \\
\hline 0008 & & O00D \({ }^{\prime}\) & & LCAC 25 & LOAD LOWER BOUND 25 \\
\hline 0001 & & 0019 & V\$6 & EQU 25 & \\
\hline 0002 & 000D & 7E19 & & LACK V\$6 & LOAD AC WITH V\$6 \\
\hline 0009 & 000E & 1007 & & SUB A, 0 & COMPARE TO A \\
\hline 0010 & 000F & FB00 & & BLEZ L\$3 & BRANCH IF \(A>25\) \\
\hline & 0010 & 0013' & & & \\
\hline 0011 & & 0019 & & LCAC 25 & RELOAD 25 AS VALUE \\
\hline 0001 & & 0019 & V\$7 & EQU 25 & \\
\hline 0002 & 0011 & 7E19 & & LACK V\$7 & LOAD AC WITH V\$7 \\
\hline 0012 & 0012 & 5007 & L\$2 & SACL A, 0 & RESTORE A \\
\hline 0013 & 0013 & 7F8A & L\$3 & ROVM & CONTINUE \\
\hline
\end{tabular}

\section*{EXAMPLE 2:}
```

| 0013 |  |  |  | SAT | A, C, D |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0001 | 0014 | 7F8B |  | SOVM |  |
| 0002 | 0015 | 2002" |  | LAC | D, 0 |
| 0003 | 0016 | 1007 |  | SUB | A, 0 |
| 0004 | 0017 | FD00 |  | BGEZ | L\$8 |
|  | 0018 | 001C ${ }^{\prime}$ |  |  |  |
| 0005 | 0019 | 2002" |  | LAC | D, 0 |
| 0006 | 001A | F900 |  | B | L\$9 |
|  | 001B | 0021' |  |  |  |
| 0007 |  | 001C' | L\$8 | EQU \$ |  |
| 0008 | 001C | 2000" |  | LAC | C, 0 |
| 0009 | 001D | 1007 |  | SUB | A, 0 |

```
```

SET OVERFLOW MODE

```
SET OVERFLOW MODE
LOAD UPPER BOUND D
LOAD UPPER BOUND D
COMPARE TO A
COMPARE TO A
BRANCH IF A<=D
BRANCH IF A<=D
RELOAD D AS VALUE
RELOAD D AS VALUE
BRANCH TO CONTINUE
BRANCH TO CONTINUE
CHECK LOWER
CHECK LOWER
LOAD LOWER BOUND C
LOAD LOWER BOUND C
COMPARE TO A
```

COMPARE TO A

```
```

0010 001E FB00
001F 0022'
0 0 1 1 0 0 2 0 ~ 2 0 0 0 " ~ L A C ~ C , 0
0 0 1 2 0 0 2 1 5 0 0 7 ~ L \$ 9 ~ S A C L ~ A , 0
0013 0022 7F8A L\$10
RESTORE A
ROVM
BRANCH IF A>C
RELOAD C AS VALUE
contINUE

```

TITLE: \(\quad\) Subtract Variable from Auxiliary Register
NAME: SBAR
OBJECTIVE: Subtract data word from named auxiliary register
ALGORITHM: \((A C A R)-(d m a) \rightarrow A C C\) (ACC) \(\rightarrow A R\)

CALLING
SEQUENCE: SBAR AR, B [,TEMP]
ENTRY
CONDITIONS: \(A R=0,1 ; 0 \leqslant B \leqslant 127 ; 0 \leqslant T E M P \leqslant 127\)
EXIT
CONDITIONS: Difference between memory location and auxiliary regi ster is stored in named auxiliary register

PROGRAM
MEMORY
REQUIRED:
5-7 words (plus LDAC\$ routine)
STACK
REQUIRED: 0 - 2 levels

DATA
MEMORY
REQUIRED: 2 words
EXECUTION
TIME: \(\quad 5-17\) cycles


\section*{SOURCE:}
```

*SUB FROM AR
*A IS AR1 OR ARO
*B IS CONST OR VAR
*
SBAR \$MACRO A,B,T
\$IF T.L=0 ASSIGN TEMP
SASG 'XR1' TO T.S
\$ENDIF
SAR :A:,:T: SAVE :A:
$IF B.SA&$UNDF
\$ASG -B.V TO B.V
LCAC :B.V: LOAD -:B: VALUE
ADD :T:,0 ADD :T: VALUE
\$ELSE
LAC :T:,0 LOAD :T:
SUB :B:,0 SUB :B: VALUE

```
```

\$ENDIF
SACL :T:,0 RESTORE
LAR :A:,:T: RELOAD :A:
\$END

```

\section*{EXAMPLE 1:}
\begin{tabular}{|c|c|c|c|c|c|}
\hline 0007 & & & SBAR & AR1, 3 & \\
\hline 0001 & 0006 & 3103' & SAR & AR1, XR1 & SAVE AR1 \\
\hline 0002 & & & LCAC & -3 & LOAD -3 VALUE \\
\hline 0001 & & FFFD & V\$1 EQU -3 & & \\
\hline 0002 & 0007 & F800 & CALL & LDAC\$ & LOAD AC WITH: \\
\hline & 0008 & 0000 & & & \\
\hline 0003 & & & REF & LDAC\$ & \\
\hline 0004 & 0009 & FFFD & DATA & V\$1 & V\$1 \\
\hline 0003 & 000A & 0003" & ADD & XR1,0 & ADD XR1 VALUE \\
\hline 0004 & 000B & 5003" & SACL & XR1,0 & RESTORE \\
\hline 0005 & 000C & 3903" & LAR & AR1, XR1 & RELOAD AR1 \\
\hline
\end{tabular}

\section*{EXAMPLE 2:}
\begin{tabular}{|c|c|c|c|c|c|}
\hline 0009 & & & SBAR & ARO & \\
\hline 0001 & OOOD & 3008 & SAR & ARO, B & SAVE ARO \\
\hline 0002 & 000E & 2008 & LAC & B, 0 & LOAD B \\
\hline 0003 & 000F & 1004" & SUB & C, 0 & SUB C VALUE \\
\hline 0004 & 0010 & 5008 & SACL & B,0 & RESTORE \\
\hline 0005 & 0011 & 3808 & LAR & ARO, B & RELOAD ARO \\
\hline
\end{tabular}

\section*{EXAMPLE 3:}
\begin{tabular}{lllll}
0011 & & SBAR 0,D \\
0001 & 0012 & \(3003^{\prime \prime}\) & SAR 0,XR1 & \\
0002 & 0013 & \(2003^{\prime \prime}\) & LAC XR1,0 & LOVE 0 \\
0003 & 0014 & \(1005^{\prime \prime}\) & SUB D,0 & SUB XR1 \\
0004 & 0015 & \(5003^{\prime \prime}\) & SACL XR1,0 VALUE \\
00050016 & \(3803^{\prime \prime}\) & LAR 0,XR1 & RESTORE \\
& & & RELOAD 0
\end{tabular}

TITLE: \(\quad\) Clear Single Bit in Data Word
NAME: SBIC
OBJECTIVE: Clear bit in data word specified by bit position argument
ALGORITHM: (A) .AND. .NOT. \(2^{\text {bit }} \rightarrow\) (A)
CALLING
SEQUENCE: SBIC bit,A

\section*{ENTRY}

CONDITIONS: \(0 \leqslant A \leqslant 127 ; 0 \leqslant b i t \leqslant 15\)
EXIT
CONDITIONS: A contains initial value with specified bit cleared
\begin{tabular}{llll} 
PROGRAM & & DATA & \\
MEMORY & & MEMORY & \\
REQUIRED: & 4 words & REQUIRED: & 2 words \\
& & & \\
STACK & & EXECUTION & \\
REQUIRED: & None & TIME: & 4 cycles
\end{tabular}

FLOWCHART: SBIC


\section*{SOURCE:}
*BIC A SELECTED BIT
*A \(^{\text {A }}\) IS BIT NUMBER
*B IS VAR
*
SBIC \$MACRO A,B SINGLE BIT CLEAR
LAC ONE,:A: GET SELECT BIT XOR MINUS INVERT MASK
AND :B:
SACL :B:, 0
AND :B: \$END

\section*{EXAMPLE 1:}
\begin{tabular}{lllll}
0012 & & SBIC & B,C & \\
0001 & \(000 A\) & \(2802^{\prime \prime}\) & LAC & ONE,B
\end{tabular}

\section*{EXAMPLE 2:}
```

0014
0001 000E 2302"
0002 000F 7803"
00030010 7901"
0004 0011 5001"
00040011 5001"

```

SBIC 3,D
LAC ONE, 3 GET SELECT BIT
XOR MINUS
AND D
SACL D, 0
INVERT MASK
AND D

EXAMPLE 3:
```

0016
0001 0012 2C02"
0002 0013 7803"
0 0 0 3 0 0 1 4 7 9 0 8
0004 0015 5008

```
```

SBIC 12,B

```
    LAC ONE, 12 GET SELECT BIT
    XOR MINUS INVERT MASK
    AND B AND B
    SACL B,O STORE TO B

\section*{TITLE: \(\quad\) Set Single Bit in Data Word}

NAME: SBIS
OBJECTIVE: Set bit in data word specified by bit position argument
ALGORITHM: (data) .OR. 2 bit \(\rightarrow\) data
CALLING
SEQUENCE: SBIS bit,A
ENTRY
CONDITIONS: \(0 \leqslant A \leqslant 127 ; 0 \leqslant\) bit \(\leqslant 15\)
EXIT
CONDITIONS: A contains initial value with specified bit set
\begin{tabular}{llll} 
PROGRAM & & DATA & \\
MEMORY & & MEMORY & \\
REQUIRED: & 3 words & REQUIRED: & 1 word \\
& & & \\
STACK & & EXECUTION & \\
REQUIRED: & None & TIME: & 3 cycles
\end{tabular}

FLOWCHART: SBIS


\section*{SOURCE:}
```

*SET SELECTED BIT
*A IS BIT NUMBER
*B IS VAR
*
SBIS \$MACRO A,B SINGLE BIT SET
LAC ONE,:A: GET SELECT BIT
OR :B: SET TO :B:
SACL :B:,0 RESTORE
\$END

```

\section*{EXAMPLE 1:}
```

0 0 1 2 ~ S B I S ~ B , C ,
0 0 0 1 0 0 0 9 ~ 2 8 0 2 " ~ L A C ~ O N E , B
0002 000A 7A00"
0003 000B 5000"
LAC ONE,B
OR C
SACL C,0

```

\section*{EXAMPLE 2:}

0014
0001 000C 2302" 0002 000D 7A01" 0003 000E 5001"

\section*{EXAMPLE 3:}

0016
0001 000F 2C02"
00020010 7A08
000300115008
\begin{tabular}{ll} 
SBIS & \(3, D\) \\
LAC & ONE, 3 \\
OR & D \\
SACL & D, 0
\end{tabular}
\begin{tabular}{ll} 
SBIS & \(12, B\) \\
LAC & ONE, 12 \\
OR & B \\
SACL & B,0
\end{tabular}

LAC ONE, 12
OR B
SACL B,0

SET TO B
RESTORE

\section*{TITLE: \(\quad\) Test Single Bit in Data Word}

NAME: SBIT
OBJECTIVE: Test bit in data word specified by bit position argument
ALGORITHM: data .AND. \(2^{\text {bit }} \rightarrow\) ACC
CALLING
SEQUENCE: SBIT bit,A
ENTRY
CONDITIONS: \(0 \leqslant A \leqslant 127 ; 0 \leqslant b i t \leqslant 15\)

\section*{EXIT}

CONDITIONS: ACC contains zero if specified bit is cleared, non-zero else
\begin{tabular}{llll} 
PROGRAM & & DATA & \\
MEMORY & & MEMORY & \\
REQUIRED: & 2 words & REQUIRED: & 1 word \\
& & & \\
STACK & & EXECUTION & \\
REQUIRED: & None & TIME: & 2 cycles
\end{tabular}

FLOWCHART: SBIT


SOURCE:
```

*TEST SELECTED BIT
*A IS BIT NUMBER
*B IS VAR TO TEST
*
SBIT \$MACRO A,B SINGLE BIT TEST
LAC ONE,:A: GET BIT :A:
AND :B: TEST FOR IT
\$END

```

EXAMPLE:
\begin{tabular}{lrll}
0014 & & SBIT \(3, D\) & \\
0001 000A 2302" & LAC & ONE,3 & GET BIT 3 \\
0002 000B 7901" & AND D & TEST FOR IT
\end{tabular}

TITLE: \(\quad\) Convert Single Word to Double Word
NAME: STOX
OBJECTIVE: Convert single word to a double word and save
ALGORITHM: \(\quad(A) \rightarrow B: B+1\)
CALLING
SEQUENCE: STOX single, double

\section*{ENTRY}

CONDITIONS: \(0 \leqslant\) single \(\leqslant 127 ; 0 \leqslant\) double \(\leqslant 127\)

\section*{EXIT}

CONDITIONS: Double word contains value of single word
\begin{tabular}{llll} 
PROGRAM & & DATA & \\
MEMORY & & MEMORY & \\
REQUIRED: & 3 words & REQUIRED: & None \\
& & & \\
STACK & & EXECUTION & \\
REQUIRED: & None & TIME: & 3 cycles
\end{tabular}

FLOWCHART: STOX


SOURCE:
```

*SINGLE TO DOUBLE (A TO B)
*
STOX \$MACRO A,B
LAC :A:,0 LOAD SINGLE
SACX :B: STORE DOUBLE
\$END

```

\section*{EXAMPLE:}
\begin{tabular}{lllll}
0011 & & STOX A,D \\
0001 & 0006 & 2007 & LAC A,0 & \\
0002 & & & SACX D & LOAD SINGLE \\
0001 & 0007 & \(5802^{\prime \prime}\) & SACH D,0 & STORE DOUBLE \\
0002 & 0008 & \(5003^{\prime \prime}\) & SACL D+1,0 & STORE HIGH \\
& & & & STORE LOW
\end{tabular}

TITLE: Double-Word Subtract
NAME: SUBX
OBJECTIVE: Subtract double word from accumulator
ALGORITHM: SUBX* - causes \(\rightarrow\) (ACC) - (@AR:@AR + 1) \(\rightarrow\) ACC
SUBX* - - causes \(\rightarrow\) (ACC) - (@AR-1:@AR) \(\rightarrow\) ACC
(AR) - \(2 \rightarrow A R\)
SUBX* + - causes \(\rightarrow(A C C)-(@ A R: @ A R+1) \rightarrow A C C\)
\((A R)+2 \rightarrow A R\)
SUBXA - causes \(\rightarrow(A C C)-(A: A+1) \rightarrow A C C\)
CALLING
SEQUENCE: \(\operatorname{SUBX}\left\{A,{ }^{*},{ }^{*}-,{ }^{*}+\right\}\)
ENTRY
CONDITIONS: \(0 \leqslant A \leqslant 127\)
EXIT
CONDITIONS: Accumulator contains updated value after subtraction; auxiliary register is updated if necessary

PROGRAM
DATA
MEMORY
REQUIRED: 2 words
STACK
REQUIRED: None TIME: 2 cycles

FLOWCHART: SUBX


\section*{SOURCE:}
```

*SUBTRACT DOUBLE
*
SUBX \$MACRO A SUBTRACT DOUBLE
\$VAR ST,SM,SP
\$ASG '*' TO ST.S
\$ASG '*+' TO SP.S
\$ASG '*-' TO SM.S
\$IF A.SV=ST.SV
SUBH *+ SUBTRACT HIGH
SUBS *- SUBTRACT LOW
\$ELSE
\$IF A.SV=SP.SV
SUBH *+ SUBTRACT HIGH
SUBS *+ SUBTRACT LOW
\$ELSE
\$IF A.SV=SM.SV
SUBS *- SUBTRACT LOW
SUBH *- SUBTRACT HIGH
\$ELSE
SUBH :A: SUBTRACT HIGH
SUBS :A:+1 SUBTRACT LOW
\$ENDIF
\$ENDIF
\$ENDIF
\$END

```

\section*{EXAMPLE 1:}

000100066207
000200076308
EXAMPLE 2:
0013
00010008 62A8
000200096398

\section*{EXAMPLE 3:}
```

0015

```

0001 000A 6398
0002 000B 6298
EXAMPLE 4:
0017
0001 000C 62A8
0002 000D 63A8
EXAMPLE 5:
0019
SUBX 3
SUBH 3
SUBS 3+1

SUBTRACT HIGH SUBTRACT LOW
SUBH SUBH A
SUBS A+1

SUBX *
SUBH \(*+\quad\) SUBTRACT HIGH
SUBS *SUBTRACT LOW

SUBX *-
SUBS *_ SUBH *-

SUBTRACT LOW SUBTRACT HIGH

SUBX \({ }^{*}+\) SUBH *+ SUBS \({ }^{\star+}\) SUBTRACT HIGH SUBTRACT LOW

TITLE: Test Word
NAME: TST
OBJECTIVE: Load word into accumulator, allowing comparison with zero
ALGORITHM: \(\quad(\mathrm{A}) \rightarrow\) ACC
CALLING
SEQUENCE: TST \{A,*,* \(\left.{ }^{*}{ }^{*}+\right\}\)

\section*{ENTRY}

CONDITIONS: \(0 \leqslant A \leqslant 127\)
EXIT
CONDITIONS: Accumulator contains value of word
PROGRAMM
DATA
MEMORY
REQUIRED: 1 word
MEMORY
REQUIRED: None
STACK
REQUIRED: None
EXECUTION
TIME:
1 cycle
FLOWCHART: TST


\section*{SOURCE:}
```

*TEST SINGLE VAR
*
TST \$MACRO A
LAC :A:,0
COMPARE TO ZERO
LOAD IT

```

EXAMPLE 1:

0007
000100062001
\(\underset{\text { LST }}{\text { LSC }} \quad \mathrm{A}, 0\)

LOAD IT

\section*{EXAMPLE 2:}
\begin{tabular}{|c|c|c|c|c|}
\hline 0009 & & TST & * & \\
\hline 0001 & 00072088 & LAC & *, 0 & LOAD IT \\
\hline
\end{tabular}

EXAMPLE 3:

0011
00010008 2004"
EXAMPLE 4:
0013 20018

TST C
LAC \(C, 0\)
LOAD IT


LAC \(\quad \star+, 0\)

LOAD IT

\section*{TITLE: Test Double Word}

NAME: TSTX
OBJECTIVE: Load double word into accumulator, allowing comparison with zero
ALGORITHM: TSTX* - causes \(\rightarrow\) (@AR:@AR+1) \(\rightarrow\) ACC
TSTX* - - causes \(\rightarrow\) (@AR - 1:@AR) \(\rightarrow\) ACC (AR) \(-2 \rightarrow A R\)

TSTX * + - causes \(\rightarrow\) (@AR:@AR + 1) \(\rightarrow\) ACC \((A R)+2 \rightarrow A R\)

TSTXA - causes \(\leftarrow \quad(A: A+1) \rightarrow A C C\)
CALLING
SEQUENCE: TSTX \(\left\{\mathrm{A}^{*}{ }^{*},{ }^{*}-,^{*}+\right\}\)

\section*{ENTRY}

CONDITIONS: \(0 \leqslant A \leqslant 127\)

\section*{EXIT}

CONDITIONS: Accumulator contains value of double word; auxiliary register is updated if necessary

PROGRAM
MEMORY
REQUIRED: 2 words
STACK
REQUIRED: None

DATA
MEMORY
REQUIRED: None
EXECUTION
TIME:
2 cycles

FLOWCHART: TSTX


\section*{SOURCE:}
*TEST DOUBLE VAR
*
\(\begin{array}{lll}\text { TSTX } & \text { \$MACRO A } & \text { COMPARE TO ZERO DOUBLE } \\ & \text { LDAX :A: } & \text { LOAD IT DOUBLE } \\ & \text { \$END }\end{array}\)

EXAMPLE 1:

0011
0001
000100066507
000200076108

TSTX A
LDAX A ZALH A ADDS A+1

LOAD IT DOUBLE
LOAD HIGH A
LOAD LOW A
EXAMPLE 2:
TSTX * LDAX * ZALH *+ ADDS *-

LOAD HIGH
LOAD LOW '*'
EXAMPLE 3:
```

0015
0 0 0 1
0001 000A 6698
0002 000B 6098

```

TSTX *-
LDAX *- LOAD IT DOUBLE ZALS *- LOAD LOW ADDH *- LOAD HIGH '*-'

EXAMPLE 4:

0017
0001
0001 000C 65A8
0002 000D 61A8

\section*{TSTX \({ }^{*}+\) LDAX \({ }^{+}+\) ZALH *+ ADDS *+}

LOAD IT DOUBLE
LOAD HIGH
LOAD LOW \(1 \star+1\)

TITLE: \(\quad\) Convert Double Word To Single Word
NAME: XTOS
OBJECTIVE: Convert double word to a single word and save
ALGORITHM: \begin{tabular}{rlll} 
If \((\mathrm{A}: \mathrm{A}+1)>\) & 32767 & then & 32767
\end{tabular}\(\rightarrow \mathrm{~B}\),

CALLING
SEQUENCE: XTOS double,single
ENTRY
CONDITIONS: \(0 \leqslant\) single \(\leqslant 127 ; 0 \leqslant\) double \(\leqslant 127\)
EXIT
CONDITIONS: Single word contains value of double word or saturation value

PROGRAM
MEMORY
REQUIRED: 27 words ( + LDAC\$ routine)
STACK
REQUIRED: 2 levels

DATA
MEMORY
REQUIRED: 2 words
EXECUTION
TIME: \(\quad 33-50\) cycles

FLOWCHART: XTOS


\section*{SOURCE:}
```

*DOUBLE TO SINGLE (A TO B)
*
XTOS \$MACRO A,B
\$VAR L,L1,L2,L3

    $ASG '$$LAB' TO L.S
    $ASG L.SV+3 TO L.SV GET LABEL
    $ASG L.SV-2 TO L1.V
    $ASG L.SV-1 TO L2.V
    $ASG L.SV TO L3.V
    LCAC 32767 GET BIGGEST SINGLE
    SUBX :A: COMPARE :A:
    BGEZ L$:LI.V: IF :A: >= 32767 THEN
    LCAC 32767 SATURATE AT }3276
    B L$:L3.V: JUMP TO DONE
    L$:Ll.V: LCAC -32768 GET MOST NEG SINGLE
    SUBX :A: COMPARE :A:
    BLEZ L$:L2.V: IF :A: <= -32768 THEN
LCAC -32768 SATURATE AT -32768
B L$:L3.V: JUMP TO DONE
L$:L2.V: LDAX :A: LOAD :A:
L\$:L3.V: SACL :B:,0 RESTORE TO :B:
\$END

```

\section*{EXAMPLE:}
\begin{tabular}{|c|c|c|c|c|c|}
\hline 0013 & & & & XTOS C, B & \\
\hline 0001 & & & & LCAC 32727 & GET BIGGEST SINGLE \\
\hline 0001 & & 7FD7 & V\$11 & EQU 32727 & \\
\hline \multirow[t]{2}{*}{0002} & 0021 & F800 & & CALL LDAC\$ & LOAD AC WITH: \\
\hline & 0022 & 0000 & & & \\
\hline 0003 & & & & REF LDAC\$ & \\
\hline 0004 & 0023 & 7FD7 & & DATA V\$11 & V\$11 \\
\hline 0002 & 0024 & & & SUBX C & COMPARE C \\
\hline 0001 & 0024 & 6200" & & SUBH C & SUBTRACT HIGH \\
\hline 0002 & 0025 & 6301" & & SUBS C+1 & SUBTRACT LOW \\
\hline \multirow[t]{2}{*}{0003} & 0026 & FDO0 & & BGEZ L\$8 & IF C >= 32767 THEN \\
\hline & 0027 & 002D \({ }^{\text {' }}\) & & & \\
\hline 0004 & 0028 & & & LCAC 32727 & SATURATE AT 32767 \\
\hline 0001 & & 7FD7 & V\$12 & EQU 32727 & \\
\hline \multirow[t]{2}{*}{0002} & 0028 & F800 & & CALI LDAC\$ & LOAD AC WITH: \\
\hline & 0029 & 0000 & & & \\
\hline 0003 & & & & REF LDAC\$ & \\
\hline 0004 & 002A & 7FD7 & & DATA V\$12 & V\$12 \\
\hline \multirow[t]{2}{*}{0005} & 002B & F900 & & B L\$10 & JUMP TO DONE \\
\hline & 002C & 003B \({ }^{\text {' }}\) & & & \\
\hline 0006 & 002D & & L\$8 & LCAC -32768 & GET MOST NEGATIVE SINGLE \\
\hline 0001 & & 8000 & V\$13 & EQU -32768 & \\
\hline \multirow[t]{2}{*}{0002} & 002D & F800 & & CALL LDAC\$ & LOAD AC WITH: \\
\hline & 002E & 0000 & & & \\
\hline 0003 & & & & REF LDAC\$ & \\
\hline 0004 & 002F & 8000 & & DATA V\$13 & V\$13 \\
\hline 0007 & 0030 & & & SUBX C & COMPARE C \\
\hline 0001 & 0030 & 6200" & & SUBH C & SUBTRACT HIGH \\
\hline 0002 & 0031 & 6301" & & SUBS C+1 & SUBTRACT LOW \\
\hline \multirow[t]{2}{*}{0008} & 0032 & FB00 & & BLEZ L\$9 & IF C <= -32768 THEN \\
\hline & 0033 & 0039 \({ }^{1}\) & & & \\
\hline 0009 & 0034 & & & LCAC -32768 & SATURATE AT -32768 \\
\hline 0001 & & 8000 & V\$14 & EQU -32768 & \\
\hline \multirow[t]{2}{*}{0002} & 0034 & F800 & & CALL LDAC\$ & LOAD AC WITH: \\
\hline & 0035 & 0000 & & & \\
\hline 0003 & & & & REF LDAC\$ & \\
\hline 0004 & 0036 & 8000 & & DATA V\$14 & V\$14 \\
\hline \multirow[t]{2}{*}{0010} & 0037 & F900 & & B L\$10 & JUMP TO DONE \\
\hline & 0038 & 003B' & & & \\
\hline 0011 & 0039 & & L\$9 & LDAX C & LOAD C \\
\hline 0001 & 0039 & 6500" & & ZALH C & LOAD HIGH C \\
\hline 0002 & 003A & 6101" & & ADDS C+1 & LOAD LOW C \\
\hline 0012 & 003B & 5009 & L\$10 & SACL B, 0 & RESTORE TO B \\
\hline
\end{tabular}

\subsection*{7.4 STRUCTURED PROGRAMMING MACROS}

The program structure macros, PROG AND MAIN, need to be used with most of the other macros described in Section 7.3 in order to set up internal symbols and utility variables used by those macros.

\section*{PROG - Begin Program}

The program directive does two things. First, it defines the module IDT name (the name of the module printed on the link editor memory map listing). More importantly, it initializes several internal symbols used in many of the macros from Section 7.3. Syntax is as follows:
PROG < name>

Where < name> is a string of up to six characters. This name is used to generate:
IDT '<name>'

To end the module, use the assembly language END statement:
END

\section*{SOURCE:}
```

* 
* Prog Routine Initializes Internal Variables, and
* Outputs IDT Statement
* 

PROG \$MACRO A
\$VAR 0
\$ASG '1'1 TO Q.S
IDT :Q::A::Q:
*

* Initialize unique label counter
* $ASG '$\$LAB' TO Q.S
\$ASG 0 TO Q.SV
*
* Assign unique values to indirect symbols
*
\$ASG \*' TO Q.S
\$ASG >FOFO TO Q.SV
\$ASG 1*+' TO Q.S
\$ASG >FOF1 TO Q.SV
\$ASG 1*-1 TO Q.S
\$ASG >FOF2 TO Q.SV
\$END
```

MAIN-Begin Main Procedure

> MAIN < name>

The MAIN directive begins the main procedure. < name> is the label (created by the macro) of the first instruction of the main routine (up to six characters). MAIN allocates the variables ONE, MINUS, XRO, and XR1 in data RAM (in the DSEG), and initializes ONE to 1, and MINUS to -1.

## SOURCE:

```
*
* Main Procedure Definition Macro
*
* A is Main Program Name (<6 CHAR)
```

* 

MAIN \$MACRO A

PSEG
DEF :A:
:A: EQU \$
*

* Initialize Variables
* 

LACK 1 MAKE CONSTANT ONE
SACL ONE,0
ZAC
SUB ONE, 0
SACL MINUS,0
*

* Data Segment
* 

DSEG
ONE BSS 1 CONSTANT ONE
MINUS BSS 1 CONSTANT -1

XRO BSS 1 TEMP 0
XR1 BSS 1
DEF ONE,MINUS
DEF XRO,XR1
DEND
\$END

A
PROG SEG
ENTRY POINT

SAVE IT
ZERO ACCUMULATOR
MAKE -1
SAVE IT

TEMP 1
ALLOW EXTERNAL USE
OF VARIABLES
END OF DATA

## EXAMPLES OF PROG AND MAIN USAGE:

```
*
    PROG MACTST
```

Declare directory of macros,
including PROG and MAIN
Set up symbol table variables

## LISTING:

| 0001 | 0000 |  |  | MLIB ' | MACROS ' | Declare directory of macros, |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0002 |  |  | * |  |  | including PROG and MAIN |
| 0003 |  |  |  | PROG | MACTST | Set up symbol table variables |
| 0001 |  |  |  | IDT | 'MACTST' |  |
| 0004 |  |  | * |  |  |  |
| 0005 |  |  | * |  |  |  |
| 0006 | 0000 |  |  | DSEG |  | User's program variables |
| 0007 | 0000 |  | VAR1 | BSS 1 |  |  |
| 0008 | 0001 |  | VAR2 | BSS 1 |  |  |
| 0009 |  |  | * |  |  |  |
| 0010 |  |  | * |  |  |  |
| 0011 |  |  | * |  |  |  |
| 0012 | 0002 |  |  | DEND |  |  |
| 0013 |  |  | * |  |  |  |
| 0014 |  |  | * |  |  |  |
| 0015 |  |  |  |  |  |  |
| 0016 |  |  | * Int | errupt | Routine | (user defined) |
| 0017 |  |  |  |  |  |  |
| 0018 |  |  |  |  |  |  |
| 0019 |  |  | * |  |  |  |
| 0020 |  |  |  | MAIN | START | Start of main routine |
| 0001 | 0000 |  |  | PSEG |  | PROG SEG |
| 0002 |  |  |  | DEF | START | ENTRY POINT |
| 0003 |  | 0000' | START | EQU | J |  |
| 0004 | 0000 | 7E01 |  | LACK | 1 | MAKE CONSTANT ONE |
| 0005 | 0001 | 5002" |  | SACL | ONE, 0 | SAVE IT |
| 0006 | 0002 | 7F89 |  | ZAC |  | ZERO ACCUMULATOR |
| 0007 | 0003 | 1002" |  | SUB | ONE, 0 | MAKE -1 |
| 0008 | 0004 | 5003" |  | SACL | MINUS , 0 | SAVE IT |
| 0009 | 0002 |  |  | DSEG |  |  |
| 0010 | 0002 |  | ONE | BSS | 1 | CONSTANT ONE |
| 0011 | 0003 |  | MINUS | BSS | 1 | CONSTANT -1 |
| 0012 | 0004 |  | XRO | BSS | 1 | TEMP 0 |
| 0013 | 0005 |  | XR1 | BSS | 1 | TEMP 1 |
| 0014 |  |  |  | DEF | ONE, MINUS | ALLOW EXTERNAL USE |
| 0015 |  |  |  | DEF | XRO, XR1 | OF VARIABLES |
| 0016 | 0006 |  |  | DEND |  | END OF DATA |

### 7.5 UTILITY SUBROUTINES

The subroutines in this section are called by many of the macros described in Section 7.3. Subroutines are used to save program space. Instead of inserting the code into each macro, the code occurs as a separate subroutine. Since the code is not expanded with each macro call, program space is saved. These routines should be assembled separately from the calling program and linked with the main program.

## SOURCE FILE OF UTILITY SUBROUTINES:

```
        IDT 'SUBR'
*
* SUBROUTINES USED AS UTILITIES IN VARIOUS MACRO LANGUAGE EXTENSIONS
* AND SIGNAL PROCESSING LANGUAGE MACROS.
*
    REF ONE,MINUS
    REF XRO,XR1
*
* LDAC$ - Load the accumulator with value found in program memory
* at location pointed to by address on the top of the stack.
*
        DEF LDAC$
LDAC$ POP
            TBLR XRO
            ADD ONE
            PUSH
            LAC XRO
            RET
*
*
* RIP$ - SUBROUTINE USED FOR LOOPED VERSION OF RIPPLE MACRO
*
    DEF RIP$
RIP$ POP
    TBLR XRO 1st argument = length
    LAR ARO,XRO RO = count
    LARP ARO
    MAR *-
    SAR ARO,XRO
    XRO
    ADD ONE Increment argument pointer
    TBLR XR1 2nd argument = address
    LAR AR1,XR1 Save address in R1
    SACL XR1 Save argument pointer
    LAC XRO ACC = L-1
    SAR AR1,XRO Get address from R1
    ADD XRO ACC = address + L-1
    SACL XRO Save address
    LAR AR1,XRO
R1 = address pointer
RIP$L LARP ARI
    DMOV *-,ARO Shift data
    BANZ RIP$L
    LAC XR1 Restore argument pointer
    ADD ONE Decrement argument pointer
```

```
    PUSH
    RET
*
* LDAX$ - Load accumulator with double word
*
    DEF LDAX$
LDAX$ POP Get address of constants
    TBLR XR1 Read upper half
    ADD ONE
    TBLR XRO Read lower half
    ADD ONE
    PUSH
    ZALH XR1 Load upper half
    ADDS XRO Load lower half
    RET
*
* LDAR$0 - Load Auxiliary Register 0 with word from program memory
    DEF LDAR$0
LDAR$0 POP Get address of word
    TBLR XRO Read word into data memory
    LAR AR0,XR0 Load into ARO
    ADD ONE
    PUSH Restore return address
    RET
*
* LDAR$1 - Load Auxiliary Register 1 with word from program memory
*
    DEF LDAR$1
LDAR$1 POP Get address of word
    TBLR XRO Read word into data memory
    LAR AR1,XR0 Load into AR1
    ADD ONE
                                Restore return address
    PUSH
    RET
*
* LTK$ - Load T Register with word from program memory
*
    DEF LTK$
LTK$ POP Get address of word
    TBLR XRO Read word into data memory
    LT XRO Load word into T register
    ADD ONE
    PUSH Restore return address
    RET
*
* Instructions for MOVE macro. There are four different entry
* positions, but all of them use code starting at MOV$M to do
* actual data transfer.
*
*
* MOVAB$ - MOVE A,B
*
MOVAB$ POP
    TBLR XRO Read A into ARO
    LAR ARO,XRO
    ADD ONE
MOVB$$ TBLR XRO
Read B into AR1
    LAR AR1,XRO
    ADD ONE
    B MOV$M Move data
*
* MOVA$ - MOVE A,*
```

```
MOVA$ POP
            TBLR XRO
    LAR ARO,XRO
    ADD ONE
    B MOV$M
*
* MOVB$ - MOVE *,B
\star
MOVB$ POP
*
* MOV$$ - MOVE *,*
MOV$$ POP
MOV$M TBLR XRO Read number of elements to move
    SACL XR1 Save return address
        LARP 0
MOV$L LAC *+,0,AR1 Move @ARO to ACC
        SACL *+,0,ARO Move ACC to @AR1
        LAC XRO
        SUB ONE
        SACL XRO
        BNZ MOV$L Loop back for another move
        LAC XR1
        ADD ONE
        PUSH Restore return address
        RET
        DEF MOVAB$,MOVA$,MOVB$,MOV$$
*
* SETS$ - Move constant into L positions of data memory
*
SETS$ POP
    TBLR XRO Get 1st argument - constant
    ADD ONE
    TBLR XR1 Get 2nd argument - count
    LAR ARO,XR1 Use ARO as counter
    LARP 0
    MAR *_
    ADD ONE
    TBLR XR1 Get 3rd argument - destination
    LAR AR1,XR1 Use AR1 as pointer
    SACL XR1 Save return address
    LAC XRO Load constant into accumulator
SETSL LARP 1
    SACL *+,0,ARO Move constant to data memory
    BANZ SET$L Repeat L times
    LAC XR1
    ADD ONE
    PUSH
    RET
    DEF SETS$
*
* MOVC$ AND MOVC$1 - Move list of constants to data memory
*
MOVC$ POP Get argument pointer
    TBLR XRO
    LAR AR1,XRO
    1st argument = destination
    Use ARI as pointer
        ADD ONE
    Increment argument pointer
        B MOVC$M
MOVC$1 POP
MOVC$M TBLR XRO
    Read length of data
        LAR ARO,XRO
        LARP O
        MAR *- Decrement counter
```

```
    ADD ONE Increment argument pointer
MOVC$L
    LARP 1
    TBLR *+,AR0 Read constant
    ADD ONE
    BANZ MOVC$L Loop for length of data
    PUSH Restore return address
    RET
    DEF MOVC$,MOVC$1
*
Routines for MOVDAT macro
MOVA$B - MOVDAT A,B,L
MOVA$B POP
    TBLR XRO 1st Argument is source
    LAR ARO,XRO
    ADD ONE Increment pointer
MOVCB$ TBLR XRO
    LAR AR1,XRO
    ADD ONE Increment pointer
    B MOV$$M
*
* MOVC$A - MOVDAT A,*,L or MOVDAT A,,L
*
MOVC$A POP
    TBLR XRO Read source argument
    LAR ARO,XRO
    ADD ONE Increment pointer
    B MOV$$M
*
* MOVC$B - MOVDAT *,B,L or MOVDAT ,B,L
\star
MOVC$B POP
    B MOVCB$ Get destination argument
*
* MOVC$$ - MOVDAT ,*,L or MOVDAT *,,L or MOVDAT *,*,L
*
MOVC$$ POP
MOV$$M SAR ARO,XRO Save source location
    TBLR XR1 Read length
    LAR ARO,XR1
    LARP 0
    MAR *- Decrement count
    SACL XR1 Save return address
    LAC XRO Load start address
MOV$$L LARP 1
    TBLR *+,ARO Move to data memory
    ADD ONE Update source pointer
    BANZ MOV$$L Loop on array length
    LAC XR1
    ADD ONE
    PUSH Restore return address
    RET
    DEF MOVA$B,MOVC$A,MOVC$B,MOVC$$
*
* MOVROM routines
*
* TBW$$ - MOVROM A,B,L
TBW$$ POP
    TBLR XRO
    LAR ARO,XRO
    ADD ONE Update pointer
TBWO$ TBLR XRO Read destination
```

```
    LAR AR1,XR0
    ADD ONE Update pointer
    B TBW$M
*
* TBW$1 - MOVROM A,*,L or MOVROM A,,L
*
TBW$1 POP
    TBLR XRO Read source address
    LAR ARO,XRO
    ADD ONE Update pointer
    B TBW$M
*
* TBW$O - MOVROM *,B,L or MOVROM ,B,L
*
TBW$0 POP
    B TBWO$ Read destination address
* B A
* TBW$$ - MOVROM *,*,L or MOVROM *,,L or MOVROM ,*,L
*
TBW$01 POP
TBW$M SAR AR1,XRO Save destination address
    TBLR XR1 Read length of move
    LAR AR1,XR1
    LARP 1
    MAR *- Decrement counter
    SACL XR1 Save return address
    LAC XRO Load destination address
TBW$L LARP 0
    TBLW *+,AR1 Move data
    ADD ONE Increment pointer
    BANZ TBW$L Loop on length
    LAC XR1
    ADD ONE
    PUSH Restore return address
    RET
    DEF TBW$$,TBW$1,TBW$0,TBW$01
    END
* End of subroutines
```


## DIGITAL SIGNAL PROCESSING

## 8. DIGITAL SIGNAL PROCESSING

All of the digital signal processing information presented in this Section 8 has been provided to Texas Instruments by Ronald W. Schafer, Russell M. Mersereau, and Thomas P. Barnwell, III, of Atlanta Signal Processors, Inc., and of Georgia Institute of Technology, School of Electrical Engineering.

The purpose of this section is to review the fundamentals of digital signal processing in order to highlight some of the important features of the digital approach and to illustrate how DSP techniques can be applied. The important issues in sampling analog signals will be presented, followed by a discussion of the basic theory of discrete signals and systems. A description of the basic algorithms that are widely used in applications of DSP techniques is also provided, along with some examples of how DSP can be used in the areas of speech and audio processing and in communications. Referral to references listed in Section 8.7 is indicated by brackets surrounding a reference number.

### 8.1 A-TO-D AND D-TO-A CONVERSION

In most applications, signals originate in analog form, i.e., as continuously varying patterns or waveforms. Thus, the first step in applying DSP techniques to a signal is to convert from continuous to discrete form, thereby obtaining a representation of the signal in terms of a sequence or array of numbers. In practice, this is called analog-to-digital (A-to-D) conversion.

Once the signal has been represented in discrete form, it can be processed or transformed into another sequence or set of numbers by a numerical computation procedure (see Figure 8-1). There is also the possibility of converting from the discrete representation back to analog form using a digital-to-analog (D-to-A) converter. This last stage is often not necessary, especially when the purpose of digital processing is to automatically extract information from the signal. The study of digital signal processing is concerned with both the A-to-D and D-to-A conversion processes as well as with the analysis and design of numerical processing algorithms. Although it is important to fully understand both aspects, they can be treated somewhat independently.


FIGURE 8-1 - BLOCK DIAGRAM OF DIGITAL SIGNAL PROCESSING

A-to-D conversion is conveniently analyzed by representing it as in Figure 8-2. First, it involves a sampling operation wherein a sequence $\mathrm{x}[\mathrm{n}]$ is obtained by periodically sampling an analog signal. The samples are:

$$
\begin{equation*}
x[n]=x_{a}(n T), \quad-\infty<n<+\infty \tag{1}
\end{equation*}
$$

where $T$ is the sampling period, $n$ is an integer, and $1 / T$ is the sampling frequency or sampling rate with units of samples/s. (The sampling rate is often stated in units of frequency, i.e., Hz or kHz .) In most practical settings, these samples must be represented using binary numbers with finite precision. This involves quantizing the sample values. Thus, the sequence of quantized samples is:

$$
\begin{equation*}
\hat{x}[n]=Q[x[n]] \tag{2}
\end{equation*}
$$

where O[] is a nonlinear transformation, such as rounding or truncating to the nearest allowed amplitude level.


FIGURE 8-2 - ANALOG-TO-DIGITAL CONVERSION PROCESS

### 8.1.1 Sample Analysis

The important considerations in the sampling operation can be illustrated by a sinusoidal signal:

$$
\begin{equation*}
x_{a}(t)=\cos \left(\omega_{0} t\right) \tag{3}
\end{equation*}
$$

The resulting sequence of samples is:

$$
\begin{equation*}
x[n]=\cos \left(\omega_{0} n T\right) \tag{4}
\end{equation*}
$$

With this signal, it is simple to illustrate that there is a fundamentally unique problem in the sampling process, i.e., a given sequence of samples can be obtained by sampling an infinite number of analog signals. For example, consider the signal:

$$
\begin{equation*}
x_{r}(t)=\cos \left(\left(\omega_{0}+2 \pi r / T\right) t\right) \tag{5}
\end{equation*}
$$

where $r$ is any positive or negative integer. If the sampling period is $T$, the sampled sequence is:

$$
\begin{equation*}
x_{r}[n]=\cos \left(\left(\omega_{0}+2 \pi r / T\right) n T\right)=\cos \left(\omega_{o} n T+2 \pi r n\right) \tag{6}
\end{equation*}
$$

Using a familiar trigonometric identity, $\mathrm{xr}[\mathrm{n}]$ can be expressed as:

$$
\begin{equation*}
x_{r}[n]=\cos \left(\omega_{0} n T\right) \cdot \cos (2 \pi r n)-\sin \left(\omega_{o} n T\right) \cdot \sin (2 \pi r n) \tag{7}
\end{equation*}
$$

and since both $n$ and $r$ are integers:

$$
\begin{equation*}
x_{r}[n]=\cos \left(\omega_{o} n T\right)=x_{0}[n] \tag{8}
\end{equation*}
$$

Thus, the sequences $x_{r}[n]$ are all identical to $x_{0}[n]$, or in other words, the frequencies ( $\omega_{0}+2 \pi r / T$ ) are indistinguishable from the frequency $\omega_{0}$ after sampling. This is illustrated in Figure 8-3, where two cosine waves are shown passing through the same sample points. The descriptive term for this confused identity is 'aliasing.' The frequency domain representations of the cosine and its aliases are shown in Figure 8-4. The positive and negative frequency components of the cosine wave at + $-\omega_{0}$ are shown together with frequency components at $+-\left(\omega_{0}+2 \pi / T\right)$ and at $+-\left(\omega_{0}-\right.$ $2 \pi / T$ ) which produce the identical set of samples when the sampling rate is $1 / T$.


NOTE: The two cosine waves have the same samples when the sampling period is $T$.
FIGURE 8-3 - TWO COSINE WAVES SAMPLED WITH PERIOD T


NOTE: The positive and negative frequency components of three cosine waves that have the same samples.

FIGURE 8-4 - FREQUENCY COMPONENTS OF THREE COSINE WAVES

The ambiguity of this situation can be removed by imposing a constraint on the size of $\omega_{0}$ relative to the sampling frequency $\omega_{\mathrm{s}}=2 \pi / \mathrm{T}$ (in radians/s). If $\omega_{\mathrm{O}}<\pi / \mathrm{T}$, then all of the frequencies $\omega_{r}=\left(\omega_{0}\right.$ $+2 \pi r / T)$ will be larger in magnitude than $\omega_{0}$. Thus, there is no ambiguity if it is determined in advance that $\omega \mathrm{S}>2 \omega_{0}$, i.e., SAMPLING MUST OCCUR AT A RATE THAT IS GREATER THAN TWICE THE HIGHEST FREQUENCY IN THE SIGNAL. This is true in general for any signal whose Fourier transform is bandlimited, as explained in the following paragraphs.

If the above condition is met, it is possible to recover $x a(t)$ from $x[n]$ by continuously interpolating between the samples, using an interpolation formula of the form:

$$
\begin{equation*}
\bar{x}_{a}(t)=\sum_{n=-\infty}^{\infty} x[n] \cdot P_{a}(t-n T) \tag{9}
\end{equation*}
$$

If $P_{a}(t)$ is a square pulse of duration $T$, the resulting interpolated waveform (reconstructed signal) has a staircase appearance, as in Figure 8-5. This is a good model for the output of most practical D-to-A converters. A better approximation to the original analog signal can be obtained by smoothing the sharp pulses with a lowpass filter. [1-4] If the effective pulse shape in (9) is:

$$
\begin{equation*}
\mathrm{P}_{\mathrm{a}}(\mathrm{t})=\frac{\sin \frac{\pi}{\mathrm{T}} \mathrm{t}}{\frac{\pi}{\mathrm{~T}} \mathrm{t}} \tag{10}
\end{equation*}
$$

then the original signal $X_{a}(t)$ can be recovered from the samples $x[n]$ if the Fourier transform of $X_{a}(t)$ is bandlimited (i.e., identically zero above some frequency which is less than $\pi / T$ ).


FIGURE 8-5 - D-TO-A CONVERSION USING A ZERO-ORDER HOLD

### 8.1.2 Sample Quantization

The other aspect of A-to-D conversion is concerned with the quantization of the samples. Figure 8-6 shows an eight-level quantizer which illustrates the important aspects of the quantization operation. Each quantization level is represented by a binary number (three bits in this case). Although the assignment of binary codes to the quantization levels is arbitrary, it is obviously advantageous to assign binary symbols in a scheme which permits convenient implementation of arithmetic operations on the samples (e.g., two's complement, as in Figure 8-6).

Once the number of quantization levels has been fixed (usually between 28 and 216 for most signal processing applications), the binary numerical representation of the samples is related to the amplitude of the analog signal by the quantization stepsize $\Delta$. The choice of $\Delta$ depends upon the peak-to-peak amplitude range of the signal. If the B-bit code is used, then $\Delta$ should be chosen so that:

$$
\begin{equation*}
\Delta \cdot 2^{B}=\text { Peak-to-peak signal amplitude } \tag{11}
\end{equation*}
$$

With this constraint, the maximum error in a sample value would be $+-\Delta / 2$, so that in general, the average quantization error will be proportional to $\Delta$. This points up a fundamental dilemma in quantization, i.e., for a fixed stepsize, the relative error becomes large as the sample amplitude decreases. Thus, if signal amplitude varies widely (i.e., the signal has a wide dynamic range), then it may be necessary to use a large number of quantization levels to keep the relative quantization error within acceptable limits. Alternative approaches, often used in speech processing, are the use of either a nonuniform set of quantization levels or the adaptation of the stepsize to the amplitude of the input signal. [2]


FIGURE 8-6 - AN EIGHT LEVEL (THREE-BIT) QUANTIZER

In the uniform stepsize non-adaptive case, it is often useful to represent the quantized signal as:

$$
\begin{equation*}
\hat{x}[n]=x[n]+e[n] \tag{12}
\end{equation*}
$$

where e[n] is, by definition, the quantization error. This model for A-to-D conversion is depicted in Figure 8-7. As seen above:

$$
\begin{equation*}
-\Delta / 2 \leqslant \mathrm{e}[\mathrm{n}]<+\triangle / 2 \tag{13}
\end{equation*}
$$

As a result, the root mean squared value of $\mathrm{e}[\mathrm{n}]$ is proportional to $\Delta$, which in turn is inversely proportional to $2^{B}$ where B is the number of bits in the binary coded samples. Thus, the signal-toquantization noise ratio defined as:

$$
\begin{equation*}
\text { SNR }=10 \cdot \log _{10}\left(\frac{\text { signal power }}{\text { noise power }}\right) \tag{14}
\end{equation*}
$$

increases by 6 dB for each doubling of the number of quantization levels (i.e., for each additional bit in the word length).

Another important point is that from the viewpoint of statistical measurements, the sequence of noise samples appears to be uniformly distributed in amplitude and uncorrelated from sample to sample whenever the number of quantization levels (bits) is large. Thus, the model of the A-to-D conversion operation in Figure 8-7 consists of an ideal sampler whose output samples are corrupted by an additive white noise whose power increases exponentially as the number of bits/sample decreases.


FIGURE 8-7 - QUANTIZATION AS ADDITIVE NOISE

### 8.2 BASIC THEORY OF DISCRETE SIGNALS AND SYSTEMS

Since signals are represented in discrete form as sequences of samples, a discrete system or digital signal processor is simply a computational algorithm for transforming an input sequence of samples into an output sequence.

### 8.2.1 Linear Systems

As in analog systems, a linear system is one which obeys the principle of superposition, and a timeinvariant (or in general, shift-invariant) system is one for which the input-to-output transformation algorithm does not change with time. Linear time-invariant systems are exceedingly important because they are relatively easy to design and because they can be used to perform a wide variety of signal processing functions.

As a direct consequence of linearity and time invariance, the output sequence for any linear timeinvariant system is obtained from the input sequence by the repeated evaluation of the convolution sum relation:

$$
\begin{equation*}
y[n]=\sum_{k=-\infty}^{\infty} h[k] \cdot x[n-k] \quad-\infty<n<\infty \tag{15}
\end{equation*}
$$

where $h[n]$ is the response of the system to the unit sample (or impulse) sequence:

$$
\delta[\mathrm{n}]= \begin{cases}1 & \mathrm{n}=0  \tag{16}\\ 0 & \mathrm{n} \neq 0\end{cases}
$$

The convolution sum equation is very similar in form to the convolution integral that describes the operation of a continuous-time linear time-invariant system. In contrast to the analog system, however, the convolution sum equation (15) serves not only as a theoretical description of discrete linear time-invariant systems in general, but it can be used to implement certain types of linear systems.

### 8.2.2 Fourier Transform Representations

As in the analog case, Fourier analysis is a valuable tool in the theory and design of discrete signals and systems. The discrete-time Fourier transform representation is defined by the equations:

$$
\begin{align*}
& X\left(e^{j \omega T}\right)=\sum_{n=-\infty}^{\infty} x[n] \cdot e^{-j \omega n T}  \tag{17A}\\
& x[n]=\frac{T}{2 \pi} \int_{-\pi}^{\pi} X\left(e^{j \omega T}\right) e^{j \omega n T} d \omega \tag{17B}
\end{align*}
$$

The first equation (17A) is a direct Fourier transform of the sequence $\mathrm{x}[\mathrm{n}]$, and the second equation (17B) is the inverse Fourier transform. A notable property of $X(\mathrm{e} \omega \mathrm{T})$ is that it is always a periodic function of $\omega$ with period $2 \pi / \mathrm{T}$.

In the analog case, the Laplace transform is often more useful and convenient than the Fourier transform, because it can be used to represent a wider class of signals and because algebraic expressions involving the Laplace transform are less cumbersome than those involving Fourier transforms. For these same reasons, the z-transform is often preferred to the Fourier transform for discrete sequences. The z-transform representation is defined by:

$$
\begin{align*}
& X(z)=\sum_{n=-\infty}^{\infty} x[n] z^{-n}  \tag{18A}\\
& x[n]=\frac{1}{2 \pi j}{\underset{C}{C}}_{\oint}^{X(z) z^{n-1} d z} \tag{18B}
\end{align*}
$$

where $C$ is a closed contour lying in the region of convergence of the power series in (18A).
Comparison of the Fourier transform (17A) and the z-transform (18A) shows that:

$$
\begin{equation*}
X\left(\mathrm{e}^{\mathrm{j} \omega T}\right)=\left.X(\mathrm{z})\right|_{\mathrm{z}}=\mathrm{e}^{\mathrm{j} \omega T} \tag{18C}
\end{equation*}
$$

i.e., the Fourier transform, when it exists, is just the $z$-transform evaluated on a circle of radius one in the complex $z$-plane.

One of the most important reasons for the use of frequency domain representations is the result that if $\mathrm{y}[\mathrm{n}]$ is the output of a linear time-invariant system, then its z -transform (and thus its Fourier transform) satisfies the equation:

$$
\begin{equation*}
Y(z)=H(z) \cdot X(z) \tag{19}
\end{equation*}
$$

where $H(z)$ and $X(z)$ are the $z$-transforms of the unit sample response of the system and the input to the system, respectively. Many of the design techniques which are available are based upon approximating a desired transfer function $\mathrm{H}(\mathrm{z})$.

Another advantage of the Fourier transform representation is that it provides a very convenient means of showing the relationship between a sequence of samples and the original analog signal from which the samples were obtained. Specifically, if $x[n]=x_{a}(n T)$, then:

$$
\begin{equation*}
X\left(e^{\mathrm{j} \omega \mathrm{~T}}\right)=\frac{1}{\mathrm{~T}} \sum_{\mathrm{k}=-\infty}^{\infty} \mathrm{X}_{\mathrm{a}}(\omega+2 \pi \mathrm{k} / \mathrm{T}) \tag{20}
\end{equation*}
$$

where $X_{a}(\omega)$ is the Fourier transform of the analog signal $X_{a}(t)$. [1]

From this relationship between the Fourier transform of the sequence $\mathrm{x}[\mathrm{n}]$ and the Fourier transform of the analog signal, it is clear that what is true for the cosine wave is also true in general. That is, there is a possibility that the images of the analog Fourier transform may overlap and since they are added together, it would be impossible to unscramble the effects of this aliasing distortion. Figure 8-8 illustrates the implications of (20) for two sampling rates. Figure 8-8A shows a bandlimited analog Fourier transform where $X_{a}(\omega)=0$ for $|\omega|>\omega N$. The frequency $\omega N$ is often called the Nyquist frequency. Figure 8-8B shows the Fourier transform of a sequence of samples where the sampling frequency $\omega S=2 \pi / T$ is such that $\omega S>2 \omega N$. Figure $8-8 \mathrm{c}$ shows the case when $\omega \mathrm{S}>2 \omega \mathrm{~N}$. No aliasing distortion occurs if $\mathrm{X}_{\mathrm{a}}(\omega)$ is bandlimited and if the sampling frequency is greater than twice the Nyquist frequency. Thus, it is essential that analog signals be bandlimited to the proper frequency before sampling. Even if the signal is 'naturally' bandlimited, it is well to remember that since additive noise may have a much broader spectrum than the signal, analog lowpass filtering is almost always necessary prior to sampling. Since it is generally desirable to minimize the sampling rate so as to minimize the computational intensity of the processor, sharp cutoff analog filters may be required. In situations where the expense of such filters is prohibitive, but sufficient numerical processing capability is available, it is possible to use low-order analog filters and sample at a higher sampling rate to avoid aliasing. Then, the resulting sequence of samples can be filtered digitally and the sampling rate reduced appropriately by decimating (throwing away samples) the digitally filtered sequence. [2] Such techniques are also useful in implementing low-noise A-to-D conversion systems, using delta modulation or other simple digitizing systems. [5]


FIGURE 8-8A - FOURIER TRANSFORM OF ANALOG SIGNAL


FIGURE 8-8B - FOURIER TRANSFORM OF SAMPLES FOR $\mathbf{2 \pi} / \mathrm{T} \boldsymbol{>} \mathbf{2} \omega \mathbf{N}$


FIGURE 8-8C - FOURIER TRANSFORM OF SAMPLES FOR $2 \pi / T>2 \omega_{N}$
FIGURE 8-8 - FOURIER TRANSFORM SAMPLING

### 8.3 DESIGN AND IMPLEMENTATION OF DIGITAL FILTERS

Linear filtering is one of the most important digital signal processing operations. As in the analog system, digital filters can be used for separating signals from noise, for compensating for previous linear distortions, for separating signal components from an additive combination of signals, and in modeling of many classes of signals. Some of the important techniques for implementation and design of digital filters are presented in the following paragraphs.

### 8.3.1 Digital Filter Structures

There are two classes of linear shift-invariant systems. The first class contains all such systems for which the unit sample response is of finite length, e.g., $h[n]=0$ for $n>0$ and for $n>M$. Such systems are called finite duration impulse response (FIR) systems. For such systems, it is clear from the convolution sum equation (15) that:

$$
\begin{equation*}
y[n]=\sum_{k=0}^{M} h[k] \cdot x[n-k] \tag{21}
\end{equation*}
$$

so that the computation of each value of the output sequence requires $M+1$ multiplications and $M$ additions, i.e., the accumulation of $M+1$ products. Thus, the convolution sum expression can be used to implement FIR systems.

Systems which have infinite duration impulse responses are called IIR systems. In general, it is not feasible to use the convolution sum expression to compute the output of such systems. However, an interesting and useful class of IIR systems does exist. These are systems whose input and output satisfy a linear constant coefficient difference equation of the form:

$$
\begin{equation*}
y[n]=\sum_{k=1}^{N} a_{k} y[n-k]+\sum_{k=0}^{M} b_{k} x[n-k] \tag{22}
\end{equation*}
$$

For such systems, this equation can be used recursively to compute the output from the input sequence and N previously computed output samples. When all the $\mathrm{a}_{\mathrm{k}}$ 's are zero, (22) reduces to (21) so that (22) turns out to be a general description of all computationally feasible (i.e., realizable) linear time-invariant systems.

By finding the z-transform of both sides of (22), the transfer function of this class of systems is easily found to be:

$$
\begin{equation*}
H(z)=\frac{\sum_{k=0}^{M} b_{k} z^{-k}}{1-\sum_{k=1}^{N} a_{k} z^{-k}} \tag{23}
\end{equation*}
$$

Since $b_{k} \mathbf{x}[n-k]$ has $z$-transform $b_{k} z-k X(z)$, there is a direct correspondence between terms in the numerator and denominator of $\mathrm{H}(\mathrm{z})$ in (23) and terms in the difference equation (22).

Block diagrams may be used to depict the computational procedure for implementing a digital filter. Figure 8-9 depicts two systems whose input and output satisfy the difference equation (22) and thus have the same transfer function (23). The operation of addition and multiplication are represented in standard block diagram notation while the delays are represented by systems with transfer functins $z-1$. ( $M=N=4$ is used for convenience only.) Figure 8-9A shows the direct representation of the difference equation (22). This is sometimes called the Direct Form I structure for a system with transfer function (23). If $N=0$ (i.e., all the $a_{k}$ 's are zero), then the system is a FIR system. Thus, the left half of Figure 8-9A is illustrative of the general Direct Form implementation of a FIR system. Also note that in general the left half implements the numerator (or zeros) of $\mathrm{H}(\mathrm{z})$ while the right half implements the denominator (or poles) of the transfer function.


FIGURE 8-9A - DIRECT FORM I


FIGURE 8-9B - DIRECT FORM II
FIGURE 8-9 - DIRECT FORMS I AND II

Figure 8-9B is obtained from Figure 8-9A. For linear time-invariant systems in cascade, the overall transfer function is the product of the individual transfer functions. Thus, the overall transfer function is the same regardless of the order in which the systems are cascaded. If the two subsystems of Figure 8-9A are interchanged, the delay chains of the two systems can be combined. This structure is often called the Direct Form II. Both forms require the same number of arithmetic operations, but the Direct Form II requires up to 50 percent fewer memory registers for storing the past values of the input and output. It is important to understand that although both forms have the same overall transfer function, they correspond to different difference equations. The difference equation for Figure 8-9A is given in (22) while the set of difference equations represented by Figure $8-9 B$ is:

$$
\begin{gather*}
w[n]=\sum_{k=1}^{N} a_{k} w[n-k]+x[n]  \tag{24A}\\
y[n]=\sum_{k=0}^{M} b_{k} w[n-k] \tag{24B}
\end{gather*}
$$

Other structures (sets of difference equations) can be found for implementing a given rational transfer function such as (23). The cascade form is obtained by factoring the numerator and denominator of $\mathrm{H}(\mathrm{z})$ into second-order factors and pairing numerator and denominator factors to form:

$$
\begin{equation*}
H(z)=A \cdot \prod_{k=1}^{\frac{N}{2}}\left(\frac{1+b_{1 k^{z}} z^{-1}+b_{2 k^{z}}-2}{1-a_{1 k^{z^{-1}}}-a_{2 k^{2}} z^{-2}}\right) \tag{25}
\end{equation*}
$$

For simplicity it is assumed that $N$ is even. When $N$ is odd or when $M \neq N$, some of the coefficients in (25) will be zero. The structure suggested by (25) can be implemented with a cascade of secondorder sections implemented in any desired form. Figure 8-10 shows an example for $\mathrm{N}=4$.


FIGURE 8-10 - CASCADE STRUCTURE FOR $\mathbf{N}=\mathbf{4}$

The corresponding set of difference equations is:

$$
\begin{array}{cc}
y_{0}[n]=A \cdot x[n] & \\
w_{k}[n]=a_{1 k} w_{k}[n-1]+a_{2 k} w_{k}[n-2]+y_{k-1}[n] & k=1,2, \ldots, N / 2 \\
y_{k}[n]=w_{k}[n]+b_{1 k} w_{k}[n-1]+b_{2 k} w_{k}[n-2] & k=1,2, \ldots, N / 2 \\
v_{n}[n]=\frac{y_{N}}{2}[n] & \tag{26D}
\end{array}
$$

Still another form for the general transfer function of (25) is obtained from a partial fraction expansion of $\mathrm{H}(\mathrm{z})$ in the form of:

$$
\begin{equation*}
H(z)=A_{0}+\sum_{k=1}^{\frac{N}{2}} \frac{b_{0 k}+b_{1 k^{2}}-1}{1-a_{1 k^{2}}-1-a_{2 k^{2}} z^{-2}} \tag{27}
\end{equation*}
$$

The set of difference equations corresponding to this form of the transfer function is:

$$
\begin{array}{cc}
w_{k}[n]=a_{1 k} w_{k}[n-1]+a_{2 k} w_{k}[n-2]+x[n] & k=1,2, \ldots, N / 2 \\
y_{k}[n]=b_{0 k} w_{k}[n]+b_{1 k} w_{k}[n-1] & k=1,2, \ldots, N / 2 \\
y[n]=A_{0} x[n]+\sum_{k=1}^{\frac{N}{2}} y_{k}[n] & \tag{28C}
\end{array}
$$

There is literally an infinite number of alternative structures for implementing a digital filter with a given transfer function, but the ones discussed above are the most commonly used because of the ease with which they can be obtained from the transfer function and, in the case of the cascade and parallel forms, because they are relatively insensitive to coefficient quantization and round-off errors. It is important to note that the basic arithmetic process in digital filtering is multiplication of a delayed sequence value by a fixed coefficient, followed by the accumulation of the result. This is a built-in operation of the TMS32010.

### 8.3.2 Digital Filter Design

A number of ways to implement a linear time-invariant system having a rational transfer function have been presented. Designing the system to meet a set of prescribed specifications is equally important. The specifications for a filter design are most frequently applied to the frequency response of the filter, i.e., to the Fourier transform of the impulse response. For example, a frequency selective filter, such as a lowpass, bandpass, highpass, or bandstop filter, may be required; or an approximation of a differentiator frequency response (i.e., $\mathrm{j} \omega$ ), or a 90 -degree phase shift, or in the case of compensators or equalizers, an approximation of the reciprocal of some given frequency response may be desired. In all these cases, the designer is concerned with finding the $b_{k}$ 's in the FIR case, or the $a_{k}$ 's and $b_{k}$ 's in the IIR case, so that the corresponding $\mathrm{H}(\mathrm{e} \omega \mathrm{j} \boldsymbol{T})$ approximates a desired function according to some approximation error criterion. Many approximation techniques exist, and it is possible to design very accurate approximations to a wide variety of frequency responses.

A valuable collection of digital filter design programs is available from IEEE Press. [6] A reader who wants to use these programs or to write design programs is encouraged to consult the texts and reference books [ $1,3,7$ ] on digital signal processing to obtain a complete understanding of each method. The following paragraphs include a survey of the important techniques, along with the advantages and limitations of each one.

The design of IIR filters has traditionally been based upon the transformation of an analog filter approximation to a digital filter. The basic approaches are impulse invariance and bilinear transformation. The former approach is based upon defining the unit sample response of the digital filter to be the sequence obtained by sampling the impulse response of an analog filter. In this case, the analog filter must be designed so that the resulting digital filter will meet its specifications. Because of the aliasing inherent in sampling, the impulse invariance method is not effective for highpass or bandstop filter types, and the detailed shape of the analog frequency response is preserved only in highly bandlimited cases, such as lowpass filters with high stopband attenuation.

In the bilinear transformation method, the system function $\mathrm{H}(\mathrm{z})$ of the digital filter is obtained by an algebraic (bilinear) transformation of the system function (Laplace transform of the impulse response) of an analog filter, i.e., the Laplace variable $s$ is replaced by $2(1-z-1) /(1+z-1)$. Because the bilinear transformation causes a warping of the $\mathrm{j} \omega$-axis of the s-plane onto the unit circle of the z-plane, the bilinear transformation method is useful primarily for the design of frequency selective filters where the frequency response consists of flat passbands and stopbands. The passband and stopband cutoff frequencies of the analog filter must be 'prewarped' so that the resulting digital filter meets its specifications. Because the bilinear transformation maps the entire jw-axis of the s-plane onto the unit circle, the equiripple amplitude response of an elliptic filter will be preserved. Thus, optimal magnitude responses can be obtained for IIR filters using bilinear transformation of analog elliptic filters.

A major reason that the above methods are widely used is the existence of a variety of approximation methods for analog frequency selective filters. That is, one can use the Butterworth, Bessel, Chebyshev, or elliptic filter approximation methods for the analog filter and then simply transform the analog filter to a digital filter by either the impulse invariance or bilinear transformation methods. As an illustration of this general method, Figure 8-11A shows the magnitude response and Figure 8-11B shows the phase response of a fourth-order elliptic filter obtained by the bilinear transformation method. The difference equations for implementation of this filter as a cascade of two second-order Direct Form II sections are:

$$
\begin{gather*}
y_{0}[n]=0.11928 \cdot x[n]  \tag{29A}\\
w_{1}[n]=0.34863 \cdot w_{1}[n-1]-0.17168 \cdot w_{1}[n-2]+y_{0}[n]  \tag{29B}\\
y_{1}[n]=w_{1}[n]+1.8345 \cdot w_{1}[n-1]+w_{1}[n-2]  \tag{29C}\\
w_{2}[n]=-0.12362 \cdot w_{2}[n-1]-0.71406 \cdot w_{2}[n-2]+y_{1}[n]  \tag{29D}\\
y_{2}[n]=w_{2}[n]+1.26185 \cdot w_{2}[n-1]+w_{2}[n-2]  \tag{29E}\\
y[n]=y_{2}[n] \tag{29F}
\end{gather*}
$$

The block diagram representation for the above set of difference equations is identical to Figure $8-10$, with the appropriate identification of the coefficients.


NORMALIZED FREQUENCY (RADIANS/SAMPLE)
FIGURE 8-11A - LOG MAGNITUDE OF FREQUENCY RESPONSE


NORMALIZED FREQUENCY (RADIANS/SAMPLE)
FIGURE 8-11B - PHASE ANGLE OF FREQUENCY RESPONSE

FIGURE 8-11 - FOURTH-ORDER ELLIPTIC DIGITAL FILTER

It is relatively simple to design IIR filters using tables of analog filter designs and a calculator. Alternatively, a program for designing IIR digital filters by bilinear transformation of Butterworth, Chebyshev, and elliptic filters has been given by Dehner in the IEEE Press Book. [6, Section 6.1]

The bilinear transformation method can be termed a 'closed form' solution to the IIR digital filter design problem in the sense that an analog filter can be found in a non-iterative manner to meet a set of prescribed approximation error specifications, and then the digital filter can be obtained in a straightforward way by applying the bilinear transformation.

Another approach is as follows:

1) Define an ideal frequency response function,
2) Set up an approximation error criterion,
3) Pick an implementation structure, i.e., order of numerator and denominator of $\mathrm{H}(\mathrm{z})$, cascade, parallel, or direct form,
4) Vary the filter coefficients systematically to minimize the approximation error criterion,
5) If the approximation is not good enough, increase the order of the system and repeat the design process.

iterative design techniques have been proposed for both IIR and FIR filters. oped a design program which minimizes a pth-order error norm. It is capable of and group delay (negative derivative of phase with respect to frequency) [6, Section 6.2] Another optimization program for magnitude approximations only $n$ by Dolan and Kaiser. [6, Section 6.3] Both this program and the Deczky program e transfer function $\mathrm{H}(\mathrm{z})$ is a product of second-order factors.
fferent approaches have been developed for the design of FIR filters, since there really rpart of the FIR filter for the analog system. In addition, FIR discrete-time filters can ctly linear phase response. Since a linear phase response corresponds to only a delay, atterın- in be focused on approximating the desired magnitude response without concern for the phase. In most IIR design methods, the phase is ignored, and one is forced to accept whatever phase distortion is imposed by the design procedure. The condition for linear phase of a casual FIR system is the symmetry condition:

$$
\begin{align*}
\mathrm{h}[\mathrm{n}] & = \pm h[M-n] & & 0 \leqslant n \leqslant M  \tag{30}\\
& =0 & & \text { otherwise }
\end{align*}
$$

In the case of the + sign in (30), the frequency response will be:

$$
\begin{equation*}
H\left(e^{j \omega T}\right)=R(\omega T) \cdot e^{-j \omega T}\left(\frac{M}{2}\right) \tag{31}
\end{equation*}
$$

where $R(\omega T)$ is a real function of frequency. Such frequency responses are appropriate for approximating frequency selective filters. In the case of the minus sign in (30):

$$
\begin{equation*}
H\left(e^{j \omega T}\right)=j l(\omega T) \cdot e^{-j \omega T}\left(\frac{M}{2}\right) \tag{32}
\end{equation*}
$$

where $I(\omega T)$ is also a real function of frequency. Such frequency responses are required for approximating differentiators and Hilbert transformers ( 90 -degree phase shifters).

The most straightforward approach to the design of FIR filters is a technique often called the 'window method.' In this approach, an ideal frequency response function is first defined. Then, the corresponding ideal impulse response is determined by evaluating the inverse Fourier transform of the ideal frequency response. (In picking the ideal frequency response, the linear phase condition may or may not be applied depending on what is most appropriate.) The ideal impulse response will in general be of infinite length. An approximate impulse response is computed by truncating the ideal impuse response to a finite number of samples and tapering the remaining samples with a window function. With appropriate choice of the window function, a smooth approximation to the ideal frequency response is obtained even at points of discontinuity. Many window functions have been proposed, but the most useful window for filter design is perhaps the one proposed by Kaiser [8] since it has a parameter which, in conjunction with the window length, can be used systematically to trade off between approximation error in slowly varying regions of the ideal response (e.g., the stopband) and sharpness of transition at discontinuities of the ideal frequency response. A program for window design of FIR frequency selective filters is given by Rabiner and McGonegal [6, Section 5.2]

FIR filters designed by the window method are not optimal, but in many cases the flexibility and simplicity of the method outweigh the relatively small cost of increased filter length. In cases where optimal designs are required for computationally efficient implementations, the Parks-McClellan algorithm can be used to obtain equiripple or Chebyshev-type approximations. Such designs are optimal in the sense of having the sharpest transitions between passbands and stopbands for a given filter length and approximation error. This iterative algorithm is based upon the principles of the Remez exchange algorithm. A program written by McClellan, Parks, and Rabiner is capable of designing frequency selective FIR filters as well as differentiators and 90 -degree phase shifters. [6, Section 5.1] An example of the type of filters obtainable by this method is shown in Figure 8-12. Only the magnitude response is shown since the phase is linear. The impulse response of this system is given in Figure 8-13. With the symmetry of $\mathrm{h}[\mathrm{k}]$, the difference equation for computing the filtered output is:

$$
\begin{equation*}
y[n]=h[16] \cdot x[n-16]+\sum_{k=0}^{15} h[k][x[n-k]+x[n+k-32]] \tag{33}
\end{equation*}
$$

where $\mathrm{h}[\mathrm{k}]$ is as given in Figure 8-13. (Note that $\mathrm{M}=32$.)


NOTE: This FIR lowpass filter was designed by the Parks-McClellan algorithm ( $\mathrm{M}=32$ ). The phase is linear with slope corresponding to a delay of 16 samples.

FIGURE 8-12 - FREQUENCY RESPONSE OF FIR LOWPASS FILTER
$H(0)=58211200 \mathrm{E}-02=\mathrm{H}(32)$
$\mathrm{H}(1)=12569420 \mathrm{E}-01=\mathrm{H}(31)$
$\mathrm{H}(2)=11188270 \mathrm{E}-01=\mathrm{H}(30)$
$\mathrm{H}(3)=49952310 \mathrm{E}-02=\mathrm{H}(29)$
$\mathrm{H}(4)=14605940 \mathrm{E}-01=\mathrm{H}(28)$
$\mathrm{H}(5)=29798820 \mathrm{E}-02=\mathrm{H}(27)$
$\mathrm{H}(6)=22352550 \mathrm{E}-01=\mathrm{H}(26)$
$\mathrm{H}(7)=42574740 \mathrm{E}-02=\mathrm{H}(25)$
$H(8)=30249490 \mathrm{E}-01=\mathrm{H}(24)$
$H(9)=17506790 \mathrm{E}-01=\mathrm{H}(23)$
$H(10)=37882950 \mathrm{E}-01=H(22)$
$H(11)=41403080 \mathrm{E}-01=H(21)$
$H(12)=44224020 \mathrm{E}-01=H(20)$
$H(13)=91748770 \mathrm{E}-01=H(19)$
$H(14)=48421950 \mathrm{E}-01=H(18)$
$H(15)=31334940 \mathrm{E}-00=H(17)$
$H(16)=54989020 \mathrm{E}-00=H(16)$

FIGURE 8-13 - IMPULSE RESPONSE OF EQUIRIPPLE LOWPASS FILTER

### 8.4 QUANTIZATION EFFECTS

When digital filters are implemented on any computer, the finite precision of the machine can lead to deviations from ideal performance. Problems which arise are due to quantization of the coefficients of the difference equation and roundoff of products prior to accumulation or roundoff of accumulated products.

When a discrete system is designed to meet a certain set of specifications, the design program usually will compute the filter coefficients using floating-point arithmetic and the output of the design program will be a set of coefficients specified to at least 32-bit floating-point precision. When these coefficients are used in a fixed-point implementation, it is generally necessary to quantize the coefficients to fewer bits, e.g., 16 bits. The resulting frequency response will differ from the original design. It may not meet the original specifications and may even be unstable. This is analogous to the component tolerance problem in implementing analog active filters. Sensitivity of the frequency response to errors in a given coefficient is dependent upon the nature of the desired frequency response, and thus it is difficult to obtain theoretical results with wide generality. However, it is well established both theoretically and experimentally that the direct-form implementation structures for high-order filters are in general much more sensitive to coefficient quantization errors than the equivalent cascade or parallel-form implementations using secondorder sections. Therefore, these structures are generally to be preferred in small word-length implementations.

The design program of Dehner [6, Section 6.1] has an option for optimizing filter response with constraints on word length. Steiglitz and Ladendorf have also given an iterative program for designing finite word-length IIR filters. [6, Section 6.4] A program for finite word-length design of FIR filters has been written by Heute. [6, Section 5.4]

Another source of imperfection in implementing digital filters is the 'roundoff noise' that results from quantization of intermediate computations in the difference equation. This problem is particularly acute in IIR filters, where the recursive nature of the implementation algorithm leads to a required word-length that increases linearly with time or to errors which propagate to future computations. For example, with 16 -bit input samples and 16 -bit coefficients, the first output value will require up to 32 -bits for its representation, and in a recursive filter, the next output value will
require $32+16$, etc. Thus, the products continually must be reduced to fit the word length of the processor. However, the TMS320 has a full 32 -bit accumulator so that 16 -bit by 16 -bit products need not be rounded before addition. Thus, in implementing digital filters, each output value can be computed with 32 -bit precision and then rounded to 16 -bits for output or for storage of delayed variables.

It can be seen from (21) and (22) that in implementing digital filters, the basic operation is a multiply followed by an accumulate (addition of the product to the sum of previously computed products). An obvious additional problem is the danger of overflow of the accumulator word length. Overflow can be eliminated as a problem by using floating-point arithmetic. However, this leads to quantization of both sums and products, and implementation for floating-point arithmetic leads to much higher costs in processors like the TMS320.

Rounding in digital filter implementations leads to errors in the output of the filters. In many cases, these errors can be modeled as additive noise which is generated by noise sources in the filter structure. (This is analogous to thermal noise generated by resistors in analog active filters.) In other cases, the nonlinear nature of the quantization of products or overflow can lead to a much different effect, i.e., periodic patterns of error samples are generated in the output. These 'limit cycles' are particularly troublesome in situations where the input becomes zero for lengthy intervals. Certain structures have been found which are free of limit cycle behavior. However, these require somewhat more computation than the standard forms. [9] An important point is that limit cycles cannot exist in the output of FIR filters. Since there is no feedback, the output of a FIR system obviously becomes zero if the input is zero over an interval equal to or greater than the length of the unit sample response. [1,3,7]

### 8.5 SPECTRUM ANALYSIS

Spectrum analysis is another major area of digital signal processing. Spectrum analysis consists of a collection of techniques which are directed either toward the computation of the Fourier transform of a deterministic signal or toward estimation of the power spectral density of a random signal. In the following paragraphs are presented the important concepts and algorithms in discrete-time spectrum analysis.

### 8.5.1 Discrete Fourier Transform (DFT)

The discrete Fourier transform (DFT) of a finite length sequence is defined as:

$$
\begin{equation*}
X[k]=\sum_{n=0}^{N-1} x[n] e^{-j 2 \pi k n / N} \quad 0 \leqslant k \leqslant N-1 \tag{34}
\end{equation*}
$$

The DFT is simply a sampled version of the discrete-time Fourier transform of $\mathbf{x}[\mathrm{n}]$, i.e.:

$$
\begin{equation*}
X[k]=X\left(e^{j \omega_{k} \top}\right) \tag{35}
\end{equation*}
$$

where $\omega_{k}=2 \pi k /(N T), k=0,1, \ldots, N-1$. Thus, the DFT is a set of samples of the discrete-time Fourier transform at N equally spaced frequencies from zero frequency up to (but not including) the sampling frequency $w s=2 \pi / T$.

The inverse discrete Fourier transform (IDFT) is:

$$
\begin{equation*}
x[n]=\frac{1}{N} \sum_{k=0}^{N-1} X[k] \mathrm{e}^{\mathrm{j} 2 \pi \mathrm{kn} / \mathrm{N}} \quad 0 \leqslant n \leqslant \mathrm{~N}-1 \tag{36}
\end{equation*}
$$

The DFT (34) and its inverse (36) provide an exact Fourier representation for finite length sequences. However, an important property of the IDFT relation (36) is that if it is evaluated for values of $n$ outside the interval $0 \leqslant n \leqslant N-1$, the result is not zero but rather a periodic repetition of $x[n]$. Thus, the DFT analysis and synthesis pair, (34) and (36), can also be thought of as a Fourier series representation for periodic sequences. Whether (34) and (36) represent a finite-length
sequence or a periodic sequence is only a matter of what is assumed about the sequence outside the interval $0 \leqslant n \leqslant N-1$. Nevertheless, (36) does repeat periodically outside the interval if it is evaluated there, and it is this property that leads to a need to be careful in its use and also to efficient computational algorithms for its evaluation.[1]

### 8.5.2 Fast Fourier Transform (FFT)

The fast Fourier transform (FFT) is a generic term for a collection of algorithms for efficiently evaluating the DFT or IDFT. These algorithms are all based upon the general principle of breaking down the computation of the N accumulations of N products ( $\mathrm{N}^{2}$ multiplications and additions) called for by either (34) or (36) into a number of smaller DFT-like computations. Because of the periodicity and the symmetry of the quantities e-j2pkn/N, many of the multiplications and additions can be eliminated. In fact, by increasing the control and indexing aspects of the algorithm, the amount of numerical computation can be reduced to be proportional to $\mathrm{N} . \log \mathrm{N}$ rather than proportional to $\mathrm{N}^{2}$. For large N , the savings in arithmetic computation can be several orders of magnitude.

The basic arithmetic operation in a FFT algorithm is a (complex) multiply-accumulate operation, which can be easily and efficiently realized with the TMS32010. The details of many FFT algorithms can be found in references and textbooks on digital signal processing. [1,3,7]

A number of FORTRAN programs for FFT algorithms are contained in the IEEE Press Book. [6, Section 1] They range in complexity from very simple programs where N must be a power of two, to more complex (and thus more efficient) mixed radix algorithms. Although these programs cannot be run directly on the TMS32010, they do serve as a convenient and readable description of the algorithm which could be translated readily into a TMS32010 program.

### 8.5.3 Uses of the DFT and FFT

Since highly efficient computation of the DFT is possible, and since Fourier analysis is such a fundamental concept in signal and system theory, it is natural that many uses have been found for the DFT. One major class of applications is in the computation of convolutions or correlations. If $\mathrm{x}[\mathrm{n}]$ and $\mathrm{h}[\mathrm{n}]$ are convolved to produce $\mathrm{y}[\mathrm{n}]$ (i.e., linear filtering), then the Fourier transforms of these sequences are related by:

$$
\begin{equation*}
Y\left(e^{j \omega T}\right)=H\left(e^{j \omega T}\right) \cdot X\left(e^{j \omega T}\right) \tag{37}
\end{equation*}
$$

Since the DFT is just a sampled version of the discrete-time Fourier transform, it is also true that:

$$
\begin{equation*}
Y[k]=H[k] \cdot X[k] \quad 0 \leqslant k \leqslant N-1 \tag{38}
\end{equation*}
$$

and if $\mathrm{x}[\mathrm{n}], \mathrm{h}[\mathrm{n}]$, and the $\mathrm{y}[\mathrm{n}]$ resulting from their convolution are all less than or equal to N in length, then $y[n]$ can be computed as the IDFT of $Y[k]$ in (38). Due to the great efficiency of the FFT, it may be more efficient in some cases to compute $\mathrm{X}[\mathrm{k}]$ and $\mathrm{H}[\mathrm{k}]$, multiply them together, and then compute $y[n]$ using the IFFT than to compute $y[n]$ directly by discrete convolution. Such a scheme is depicted in Figure 8-14. Since correlations can be computed by time-reversing one of the sequences before convolution, Figure 8-14 also represents a technique for computing both autoand cross-correlation functions.

When the lengths of the sequences are larger than the available random access memory, or when real-time operation with minimal delay is required, there are schemes whereby the output can be computed in sections. [1,3,7]


FIGURE 8-14 - A DISCRETE CONVOLUTION USING THE FFT

Another use of the DFT/FFT is in the computation of estimates of the Fourier transform or the power spectrum of an analog signal. The three basic concerns in this application are depicted in Figure 8-15. First, the analog signal $x_{a}(t)$ must be sampled, and thus the spectrum of $x_{a}(t)$ must be lowpass-filtered so as to minimize the aliasing distortion introduced by the sampling operation. The second major concern is a result of the fact that the DFT/FFT applies to finite length sequences. Thus, no matter how many samples of the input signal are available, there will always be a need to truncate the input signal to a practical length for the FFT computation. This can be represented as a windowing operation, i.e., a finite length sequence is obtained from $x[n]$ by:

$$
\begin{align*}
y[n] & =w[n] \cdot x[n] & & 0 \leqslant n \leqslant N-1  \tag{39}\\
& =0 & & \text { otherwise }
\end{align*}
$$

Thus, the Fourier transform of $y[n]$ is:

$$
\begin{equation*}
Y\left(\mathrm{e}^{\mathrm{j} \omega} \mathrm{~T}\right)=\frac{1}{2 \pi} \int_{-\pi}^{\pi} X\left(\mathrm{e}^{\mathrm{j} \theta T}\right) \cdot W\left(\mathrm{e}^{\mathrm{j}(\omega-\theta) T}\right) \mathrm{d} \theta \tag{40}
\end{equation*}
$$

where $\mathrm{X}(\mathrm{ej} \omega \mathrm{T})$ is the Fourier transform of the input signal, and $\mathrm{W}\left(\mathrm{e}^{\mathrm{j} \omega} \omega \mathrm{T}\right)$ is the Fourier transform of the window. From (40), it is clear that $Y(e j \omega T)$ is a 'blurred' or 'smeared' version of the desired $\mathrm{X}(\mathrm{ej} \omega \mathrm{T})$, and that it is desirable that $\mathrm{W}(\mathrm{e} \omega \mathrm{j})$ be highly concentrated around zero frequency so that it 'looks like' an impulse compared to the detailed variations of $X(\mathrm{ej} \omega \mathrm{T})$. Then, $\mathrm{Y}(\mathrm{ej} \omega \mathrm{T})$ will not differ appreciably from the desired $X(\mathrm{ej} \omega \mathrm{T})$. This can be accomplished by adjusting the length N and the shape of the window $w[n]$. [1-3]

In cases where the signal is modeled realistically as a stationary random process, the above procedure can be used as a basis for the estimation of the power spectrum. In order to smooth the statistical irregularities that arise in computing Fourier transforms of finite-length segments of a random signal, it is common to compute discrete Fourier transforms of windowed segments of the signal, and then average the squared magnitude of each transform. [1-3]


FIGURE 8-15 - ESTIMATION OF FOURIER TRANSFORM OF AN ANALOG SIGNAL

In situations where the signal is non-stationary, it is also common to compute discrete Fourier transforms of successive (either overlapping or non-overlapping) segments of the waveform, but instead of averaging the transforms, each transform is thought of as being representative of the signal in the time interval to which it corresponds. This leads to the concept of a short-time or running Fourier transform which is a function of both time and frequency. [2] This approach to spectrum analysis is widely used in speech, radar, and sonar signal processing. Figure $8-16$ shows an example of a running spectrum of a doppler radar signal. The plot shows a succession of DFTs of the complex radar return signal. Evident in the plot is a strong time-varying component due to target rotation along with considerable noise. [10]


FIGURE 8-16 - SHORT-TIME FOURIER ANALYSIS OF A DOPPLER RADAR SIGNAL

### 8.5.4 Autoregressive Model

Another approach to spectrum analysis is based upon the assumption of a functional model for the signal, and the subsequent estimation of the parameters of the model. [6] A widely used model assumes that the signal $x[n]$ is the output of a discrete-time linear system whose input and output satisfy a difference equation of:

$$
\begin{equation*}
x[n]=\sum_{k=1}^{N} a_{k} x[n-k]+G \cdot u[n] \tag{41}
\end{equation*}
$$

where the spectrum of the model input $u[n]$ is flat. Estimation of the model parameters requires that an estimate be made of the filter coefficients $a_{k}$, the gain constant $G$, and perhaps some properties of the input to the model $u[n]$. The transfer function of the difference equation (41) is:

$$
\begin{equation*}
H(z)=\frac{G}{1-\sum_{k=1}^{N} a_{k} z^{-k}} \tag{42}
\end{equation*}
$$

Thus, such models are often called all-pole models. Three basic types of excitations are generally assumed for the model. When purely transient signals consisting of damped oscillations are modeled, it is generally appropriate to use a unit impulse as the input to the model. When periodic signals (such as voiced speech) are modeled, the input is assumed to be a periodic impulse train. In cases where the signal is random and continuing in nature, the input is assumed to be white noise with unit variance. In all these cases, since the inputs all have flat spectra, the transfer function of the system determines the spectrum of the output of the model. Thus, if a given signal is assumed to be the output of the above model, then the determination of $\mathrm{H}(\mathrm{z})$ for the model is tantamount to determining the spectrum of the signal.

A number of techniques for determining the parameters $a_{k}$ of $\mathrm{H}(\mathrm{z})$ have been developed. Terms, such as autoregressive modeling, linear predictive analysis, linear predictive coding (LPC), the Burg method, maximum entropy method (MEM), and maximum likelihood method (MLM), are all associated with methods of estimating the parameters of such all-pole signal models. Although the details of these methods differ, it is fair to say that most of the available methods can be shown to be equivalent to the solution of a set of N linear equations:

$$
\begin{equation*}
\sum_{k=1}^{N} a_{k} \cdot R[k, m]=R[0, m] \quad m=1,2, \ldots, N \tag{43}
\end{equation*}
$$

where $R[k, m]$ is a correlation-type function:

$$
\begin{equation*}
R[k, m]=\sum_{n} x[n-k] \cdot x[n-m] \tag{44}
\end{equation*}
$$

where the sum is carried out over a finite interval of the signal. Both the computation of $R[k, m]$ and the solution of the set of linear equations by techniques such as the Levinson recursion [2,11,12] involve the repetitive use of the basic multiply-accumulate operation. These computations can be easily and efficiently implemented on the TMS32010.

Because the computation of the correlations $\mathrm{R}[\mathrm{k}, \mathrm{m}]$ can be based upon either a small or a large number of samples of the signal, either a short-time or a long-time estimate of the signal model (and thus of the signal spectrum) can be obtained. Thus, the autoregressive modeling approach can be applied to either stationary or nonstationary signals just as in the case of Fourier analysis. As an example, Figure 8-17 shows a spectrum estimate for several successive short segments of a speech signal. The spectral peaks, which correspond to poles of the model transfer function, result from resonances of the vocal system which produced the speech signal. These resonances are called 'formant frequencies', and they are characteristic of the sound being produced during each respective analysis interval. Spectrum analysis of this type is a cornerstone of much of the recent work in speech synthesis and speech recognition. [2,12]


NOTE: In this short-time autoregressive spectrum estimation for speech signals, the lower spectra correspond to later analysis times.

FIGURE 8-17 - SPECTRUM ESTIMATION FOR SPEECH SIGNALS

### 8.6 POTENTIAL DSP APPLICATIONS FOR THE TMS32010

From the discussion of the fundamentals of digital signal processing, it can be seen that the architecture of the TMS32010 is especially well suited to implementation of the basic DSP algorithms for recursive and nonrecursive linear filtering, discrete Fourier transformation, autoregressive modeling, and spectrum analysis. In the following paragraphs will be described some of the basic applications of DSP techniques and the TMS32010 in the areas of speech and audio processing and communications.

### 8.6.1 Speech and Audio Processing

In the field of speech and audio processing, there are three major application areas: 1) digital coding for storage and transmission, 2) automatic recognition and classification of speech and speakers, and 3) processing for enhancement and modification of speech signals.

The speech and audio coding area is very diverse, and its importance is growing rapidly as both storage (recording) and transmission systems are rapidly moving in the digital direction. In all digital coding applications, the basic concern is to encode sampled speech (or audio) signals with as low a bit-rate as possible while maintaining an acceptable level of perceived quality. Generally, this must be done within limits on the size, complexity, and cost of the encoding and decoding system.

The 'digital audio' area is rapidly becoming a major area of commercial exploitation of DSP. In this field, the emphasis is on high quality reproduction of the signal. Signals are typically sampled with 14-to-16 bit precision at sampling rates upwards of 40 kHz . Potential areas of application of DSP
techniques by the TMS32010 include the use of digital filtering together with simple A-to-D converters such as delta modulators operating at very high sampling rates to obtain high quality sampling and quantization at low cost, the use of digital filters for changing sampling rates, and high-speed coding and decoding (in the information theory sense) of samples for error protection and detection. A variety of other applications in the audio area are possible if the audio signal is available in digital form. These include delay and reverberation systems and sophisticated mixing and editing systems. Another example is in the implementation of electronic musical instruments.

The speech coding area is wide in range and diverse due to the fact that the quality of the encoded speech is not the only criterion in many applications. Often, simplicity of hardware implementation, bit-rate for transmission or storage, or robustness to errors in transmission are major concerns. This has led to the development of a multitude of coding schemes, all of which exploit one or more of the basic algorithms of DSP discussed above, and each of which has its own set of advantages and disadvantages.

Perhaps the simplest class of coders is based upon the principle of faithful reproduction of the speech waveform. Such schemes as deltamodulation, differential PCM, and nonlinear companding are examples. These systems may involve adaptive or fixed quantizers and adaptive or fixed predictors to achieve data rates ranging from about $10 \mathrm{kbits} / \mathrm{s}$ to well over 1 megabit/s. Recursive and nonrecursive digital filtering and autoregressive spectrum analysis are fundamental to most of these systems.

Another class of speech coders combines the principle of waveform replication with knowledge of the ear's lack of sensitive to certain frequency domain distortions to obtain high perceptual quality at bit rates in the 5 -to- $10 \mathrm{kbit} / \mathrm{s}$ range. Examples include sub-band coding, where the speech is broken up into frequency bands before quantization, and transform coding, where blocks of speech samples are transformed using the cosine transform (a close relative of the DFT) and then the transform values are quantized rather than the speech samples themselves. In the former case, the basic operations are digital filtering and adaptive quantization, and in the latter case, the basic operations are Fourier transformation and adaptive quantization. These systems may be too complex to be implemented with a single TMS32010 chip. However, several processors can be used together since it is relatively straightforward to divide the system into parts which can operate in parallel or in pipeline fashion.

In the third class of speech coding systems, there is no attempt to replicate the waveform of the speech signal. Instead, the objective is to incorporate both the physics of speech production and the psychophysics of speech perception into a system which produces speech which is intelligible and otherwise perceptually acceptable. Such systems are often called vocoders, and there are many such schemes. However, recent interest centers primarily on the class of linear predictive (LPC) vocoders. These systems are based upon an autoregressive all-pole model of the form discussed earlier. The LPC vocoder analyzer system involves the estimation of the coefficients of the digital filter in the model and the estimation of the parameters of the excitation to the model. The computation of the correlation values and the recursive solution for the filter coefficients are basic operations that can be efficiently implemented on the TMS32010. Speech is encoded in this system by quantizing the parameters of the model. Speech is decoded from these parameters by actually controlling a simulation of the model with the time-varying estimated parameters. This model consists of an all-pole digital filter excited by either white noise or a periodic impulse train. The TMS32010 is capable of generating the excitation as well as implementing the computations of the difference equation in real-time at speech sampling rates. (Alternatively, special purpose LPC speech synthesizer chips, such as the Texas Instruments TMS5100, 5200, or 5220, also can be used for speech synthesis from an LPC model.)

One of the most exciting areas of speech processing is the area of voice input to computers. This includes a wide range of considerations, such as isolated word recognition, connected speech recognition, speaker verification, and speaker identification. These systems typically break down into a 'front end' analysis or feature extraction stage, then a pattern comparison stage, followed by a classification stage. Features used to represent speech signals for pattern recognition generally are derived from an LPC spectrum analysis or a short-time Fourier spectrum analysis. Distance measures for comparing speech patterns are generally in the form of an inner product of feature vectors, which involves simply a multiply-accumulate operation. Another important operation is the time alignment of speech patterns so as to take into account differences in articulation and speaking rate. This is often accomplished using a dynamic programming algorithm. All of these operations can be readily accomplished in real-time at speech sampling rates using a system composed of several TMS32010 processors.

### 8.6.2 Communications

Digital signal processing has made a major impact in the general area of communications. In addition to applications such as speech waveform coding, DSP hardware is being used in the design of digital modems for communicating discrete information over voice-grade telephone channels, for signal conversion, and for the digital realization of such familiar components as filters, correlators, frequency references, and mixers.

As a specific example, a TMS32010 chip might be applied in the implementation of a digital modem operating on a voice-grade telephone line. Digital processing has had a major impact on the design of highspeed digital modems, not only because of cost, but also because these systems need to be adaptive. In fact, all modems operating over voice-grade telephone lines at data rates in excess of 1200 bits/s require some sort of adaptive channel equalization. The frequency response of such telephone lines extends from about 300 Hz to 3300 Hz . While the magnitude response is far from flat, the more serious consideration for the modem designer is the group delay response, which ranges from between 0 milliseconds at 1000 Hz to approximately 2.5 milliseconds at 3300 Hz . At a transmission rate of 2400 pulses per second, the effect of this irregular group delay is to smear each received pulse over several pulse intervals. This phenomenon is known as 'intersymbol interference.' It can be removed by convolving the received signal with a function which is the inverse of the channel impulse response. Unfortunately, the details of that response depend upon the characteristics of the line, and thus they will change every time a new connection is made and will vary during the course of a lengthy transmission. The solution is to pass the signal through an adaptive equalizer, simply a FIR filter whose coefficients bk are systematically updated.

A simplified block diagram of a digital modem, shown in Figure 8-18, will be helpful before considering the operation of the adaptive equalizer in more detial. At the transmitter, the bit stream is converted into a waveform using either phase-shift keying (PSK) or a combination of PSK and amplitude-shift keying (ASK). The resulting sequence is typically complex. This complex signal is filtered and modulated to a center frequency, which after D-to-A conversion will be centered at about 1800 Hz . These are all tasks which can be implemented easily on the TMS32010. At the receiver, the signal is demodulated, filtered, and passed through the adaptive equalizer. The output of the equalizer is decoded in order to reproduce the desired bit stream and this decision is also fed back to the adaptive equalizer.


RECEIVER

FIGURE 8-18 - BLOCK DIAGRAM OF A DIGITAL MODEM

In describing the operation of the adaptive equalizer, the $\mathrm{k}^{\text {th }}$ filter coefficient at time $\mathbf{n}$ is denoted as $\mathbf{b}_{\mathbf{k}}[\mathrm{n}]$. Then if $\mathbf{x}[n]$ and $\mathbf{y}[\mathrm{n}]$ denote the input and output, respectively, of the equalizer:

$$
\begin{equation*}
y[n]=\sum_{k=0}^{M} b_{k}[n] \cdot x[n-k] \tag{45}
\end{equation*}
$$

The filter coefficients are updated according to:

$$
\begin{equation*}
b_{k}[n+1]=b_{k}[n]+2 \mu \cdot x^{*}[n-k] \cdot e[n] \quad k=0,1, \ldots, M \tag{46}
\end{equation*}
$$

where * denotes complex conjugation and where e[n] is the difference between the actual and the desired value for $\mathrm{y}[\mathrm{n}]$. When the connection between the transmitter and the receiver is first made, a standard preamble is transmitted, which is used to adapt the receiver coefficients. During the period of actual information transmission, the error is calculated under the assumption that the signal is being correctly received and this information is fed back to the adaptive equalizer. The stepsize parameter $\mu$ controls the rate of adaption, the stability of the equalizer, and its immunity to noise. The fundamental operation of the adaptive equalizer involves (complex) sums and products. This is a task for which the TMS32010 is ideally suited.

### 8.7 REFERENCES

[1] Oppenheim, A.V. and Schafer, R.W., DIGITAL SIGNAL PROCESSING. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1975.
[2] Rabiner, L.R. and Schafer, R.W., DIGITAL PROCESSING OF SPEECH SIGNALS. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1978.
[3] Rabiner, L.R. and Gold, B., THEORY AND APPLICATION OF DIGITAL SIGNAL PROCESSING. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1975.
[4] Oppenheim, A.V., Willsky, A.N., with Young, I.T., SIGNALS AND SYSTEMS. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1983.
[5] Goodman, D.J., 'The Application of Delta Modulation to Analog-to-PCM Encoding,' BELL SYSTEM TECHNICAL JOURNAL, February, 1969, 321-343.
[6] IEEE ASSP DSP Committee, ed., PROGRAMS FOR DIGITAL SIGNAL PROCESSING. New York, NY: IEEE Press, 1979.
[7] Gold, B. and Rader, C.M., DIGITAL PROCESSING OF SIGNALS. New York, NY: McGraw-Hill Book Co., 1969.
[8] Kaiser, J.F., "Nonrecursive Digital Filter Design Using The Io-sinh Window Function," PROCEEDINGS OF THE 1974 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, April, 1974, 20-23.
[9] Fettweis, A. and Meekotter, K., "Suppression of Parasitic Oscillations in Wave Digital Filters," IEEE TRANSACTIONS CIRCUITS AND SYSTEMS, Vol. CAS-22, March, 1975, 239-246.
[10] Schaefer, R.T., Schafer, R.W., and Mersereau, R.M., "Digial Signal Processing for Doppler Radar Signals," PROCEEDINGS OF THE 1979 INTERNATIONAL CONFERENCE OF ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, April, 1979.
[11] Makhoul, J., "Linear Prediction: A Tutorial Review," PROCEEDINGS OF IEEE, Vol. 63., 1975, 561-580.
[12] Markel, J.D. and Gray, A.H., LINEAR PRODUCTION OF SPEECH. New York, NY: SpringerVerlag, 1976.

## APPENDIX A

## TMS32010 DATA SHEET

－160－ns Instruction Cycle
－144－Word On－Chip Data RAM
－ROMless Version－TMS32010
－1．5K－Word On－Chip Program ROM－ TMS320M10
－External Memory Expansion to a Total of 4K Words at Full Speed
－16－Bit Instruction／Data Word
－32－Bit ALU／Accumulator
－ $16 \times 16$－Bit Multiply in $\mathbf{1 6 0}-\mathrm{ns}$
－ 0 to 16－Bit Barrel Shifter
－Eight Input and Eight Output Channels
－16－Bit Bidirectional Data Bus with 50－Megabits－per－Second Transfer Rate
－Interrupt with Full Context Save
－Signed Two＇s－Complement Fixed－Point Arithmetic
－NMOS Technology
－Single 5－V Supply
－Two Versions Available TMS32010 ．．．20．5 MHz Clock TMS32010－25 ．．．25．0 MHz Clock

## description

The TMS32010 is the first member of the new TMS320 digital signal processing family， designed to support a wide range of high－speed or numeric－intensive applications．This 16／32－bit single－chip microcomputer combines the flexibility of a high－speed controller with the numerical capability of an array processor， thereby offering an inexpensive alternative to multichip bit－slice processors．The TMS320 family contains the first MOS microcomputers capable of executing better than 6 million instructions per second．This high throughput is the result of the comprehensive，efficient，and easily programmed instruction set and of the highly pipelined architecture．Special instructions have been incorporated to speed the execution of digital signal processing（DSP）algorithms．

N PACKAGE
（TOP VIEW）

| A1／PA 1 | ${ }_{1} \cup_{40}$ | A $2 / \mathrm{PA} 2$ |
| :---: | :---: | :---: |
| A0／PAO 2 | 239 | $\square \mathrm{A} 3$ |
| $\mathrm{MC} / \overline{\mathrm{MP}} 3$ | $3 \quad 38$ | 1A4 |
| $\overline{\mathrm{RS}} 4$ | $4 \quad 37$ | $\square \mathrm{A} 5$ |
| INT 5 | $5 \quad 36$ | $\square \mathrm{A} 6$ |
| CLKOUT 6 | $6 \quad 35$ | A7 |
| $\times 1.7$ | $7 \quad 34$ | A8 |
| X2／CLKIN 8 | $8 \quad 33$ | $\square \overline{\mathrm{MEN}}$ |
| $\overline{\mathrm{BIO}} 9$ | 932 | $\square \overline{\mathrm{DEN}}$ |
| $\mathrm{V}_{\text {SS }} \square_{10}$ | $10 \quad 31$ | $\square \overline{W E}$ |
| D8 $\square_{1}$ | $11 \quad 30$ | $\square V_{\mathrm{CC}}$ |
| D9 1 | $12 \quad 29$ | － 49 |
| D10 1 | $13 \quad 28$ | $\square \mathrm{A} 10$ |
| D11 1 | $14 \quad 27$ | －A11 |
| D12 1 | $15 \quad 26$ | $\square \mathrm{DO}$ |
| D13 1 | $16 \quad 25$ | 口D1 |
| D14 1 | $17 \quad 24$ | 口D2 |
| D15 1 | $18 \quad 23$ | 口D3 |
| D7 1 | $19 \quad 22$ | ］D4 |
| D6 | $20 \quad 21$ | $\square$ D5 |

FN PACKAGE （TOP VIEW）


The TMS320 family＇s unique versatility and power give the design engineer a new approach to a variety of complex applications．In addition，these microcomputers are capable of providing the multiple functions often required for a single application．For example，the TMS320 family can enable an industrial robot to

## PIN NOMENCLATURE

| NAME | 1/0 | DEFINITION |
| :---: | :---: | :---: |
| A11-A0/PA2-PAO | 0 | External address bus. I/O port address multiplexed over PA2-PAO. |
| $\overline{\mathrm{BIO}}$ | 1 | External polling input for bit test and jump operations. |
| CLKOUT | 0 | System clock output, $1 / 4$ crystal/CLKIN frequency. |
| D15-D0 | 1/0 | 16-bit data bus. |
| $\overline{\mathrm{DEN}}$ | 0 | Data enable indicates the processor accepting input data on D15-D0. |
| $\overline{\text { INT }}$ | 1 | Interrupt. |
| $\mathrm{MC} / \overline{\mathrm{MP}}$ | 1 | Memory mode select pin. High selects microcomputer mode. Low selects microprocessor mode. |
| $\overline{\mathrm{MEN}}$ | 0 | Memory enable indicates that D15-D0 will accept external memory instruction. |
| NC |  | No connection. |
| $\overline{\mathrm{RS}}$ | 1 | Reset used to initialize the device. |
| $V_{\text {CC }}$ | 1 | Power. |
| VSS | 1 | Ground. |
| $\overline{\text { WE }}$ | 0 | Write enable indicates valid data on D15-D0. |
| X1 | 1 | Crystal input. |
| X2/CLKIN | 1 | Crystal input or external clock input. |

synthesize and recognize speech, sense objects with radar or optical intelligence, and perform mechanical operations through digital servo loop computations.

## architecture

The TMS320 family utilizes a modified Harvard architecture for speed and flexibility. In a strict Harvard architecture, program and data memory lie in two separate spaces, permitting a full overlap of the instruction fetch and execution. The TMS320 family's modification of the Harvard architecture allows transfers between program and data spaces, thereby increasing the flexibility of the device. This modification permits coefficients stored in program memory to be read into the RAM, eliminating the need for a separate coefficient ROM. It also makes available immediate instructions and subroutines based on computed values.

The TMS32010 utilizes hardware to implement functions that other processors typically perform in software. For example, this device contains a hardware multiplier to perform a multiplication in a single 160-ns cycle. There is also a hardware barrel shifter for shifting data on its way into the ALU. Finally, extra hardware has been included so that auxiliary registers, which provide indirect data RAM addresses, can be configured in an autoincrement/decrement mode for single-cycle manipulation of data tables. This hardware-intensive approach gives the design engineer the type of power previously unavailable on a single chip.

## 32-bit ALU/accumulator

The TMS32010 contains a 32-bit ALU and accumulator that support double-precision arithmetic. The ALU operates on 16 -bit words taken from the data RAM or derived from immediate instructions. Besides the usual arithmetic instructions, the ALU can perform Boolean operations, providing the bit manipulation ability required of a high-speed controller.

## shifters

A barrel shifter is available for left-shifting data 0 to 15 places before it is loaded into, subtracted from, or added to the accumulator. This shifter extends the high-order bit of the data word and zero-fills the low-order bits for two's-complement arithmetic. A second shifter left-shifts the upper half of the accumulator 0,1 , or 4 places while it is being stored in the data RAM. Both shifters are very useful for scaling and bit extraction.
functional block diagram


## $16 \times 16$-bit parallel multiplier

The TMS32010's multiplier performs a $16 \times 16$-bit, two's-complement multiplication in one 160 -ns instruction cycle. The 16 -bit T Register temporarily stores the multiplicand; the P Register stores the 32 -bit result. Multiplier values either come from the data memory or are derived immediately from the MPYK (multiply immediate) instruction word. The fast on-chip multiplier allows the TMS32010 to perform such fundamental operations as convolution, correlation, and filtering at the rate of better than 3 million samples per second.

## program memory expansion

The TMS320M 10 is equipped with a 1536 -word ROM which is mask-programmed at the factory with a customer's program. It can also execute from an additional 2560 words of off-chip program memory at full speed. This memory expansion capability is especially useful for those situations where a customer has a number of different applications that share the same subroutines. In this case, the common subroutines can be stored on-chip while the application specific code is stored off-chip.
The TMS320M10 can operate in either of the following memory modes via the MC/ $\overline{M P}$ pin:
Microcomputer Mode (MC) - Instruction addresses 0-1535 fetched from on-chip ROM. Those with addresses 1536-4095 fetched from off-chip memory at full speed.

Microprocessor Mode ( $\overline{\mathrm{MP}}$ ) - Full-speed execution from all 4096 off-chip instruction addresses.
The TMS32010 is identical to the TMS320M10, except that the TMS32010 operates only in the microprocessor mode. Henceforth, TMS32010 refers to both versions.

The ability of the TMS32010 to execute at full speed from off-chip memory provides the following important benefits:

- Easier prototyping and development work than is possible with a device that can address only on-chip ROM,
- Purchase of a standard off-the-shelf product rather than a semi-custom mask-programmed device,
- Ease of updating code,
- Execution from external RAM,
- Downloading of code from another microprocessor, and
- Use of off-chip RAM to expand data storage capability.


## input/output

The TMS32010's 16 -bit parallel data bus can be utilized to perform I/O functions at burst rates of 50 million bits per second. Available for interfacing to peripheral devices are 128 input and 128 output bits consisting of eight 16 -bit multiplexed input ports and eight 16 -bit multiplexed output ports. In addition, a polling input for bit test and jump operations ( $\overline{\mathrm{BIO}}$ ) and an interrupt pin (INT) have been incorporated for multitasking.

## interrupts and subroutines

The TMS32010 contains a four-level hardware stack for saving the contents of the program counter during interrupts and subroutine calls. Instructions are available for saving the TMS32010's complete context. The instructions, PUSH stack from accumulator, and POP stack to accumulator permit a level of nesting restricted only by the amount of available RAM. The interrupts used in the TMS32010 are maskable.

## instruction set

The TMS32010's comprehensive instruction set supports both numeric-intensive operations, such as signal processing, and general-purpose operations, such as high-speed control. The instruction set, explained in Tables 1 and 2, consists primarily of single-cycle single-word instructions, permitting execution rates of better than 6 million instructions per second. Only infrequently used branch and I/O instructions are multicycle.

The TMS32010 also contains a number of instructions that shift data as part of an arithmetic operation. These all execute in a single cycle and are very useful for scaling data in parallel with other operations.

Three main addressing modes are available with the TMS32010 instruction set: direct, indirect, and immediate addressing.

## direct addressing

In direct addressing, seven bits of the instruction word concatenated with the data page pointer form the data memory address. This implements a paging scheme in which the first page contains 128 words and the second page contains 16 words. In a typical application, infrequently accessed variables, such as those used for servicing an interrupt, are stored on the second page. The instruction format for direct addressing is shown below.

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | 00

Bit $7=0$ defines direct addressing mode. The opcode is contained in bits 15 through 8 . Bits 6 through 0 contain data memory address.

The seven bits of the data memory address (dma) field can directly address up to 128 words (1 page) of data memory. Use of the data memory page pointer is required to address the full 144 words of data memory.

Direct addressing can be used with all instructions requiring data operands except for the immediate operand instructions.

## indirect addressing

Indirect addressing forms the data memory address from the least significant eight bits of one of two auxiliary registers, ARO and AR1. The auxiliary register pointer (ARP) selects the current auxiliary register. The auxiliary registers can be automatically incremented or decremented in parallel with the execution of any indirect instruction to permit single-cycle manipulation of data tables. The instruction format for indirect addressing is as follows:


Bit $7=1$ defines indirect addressing mode. The opcode is contained in bits 15 through 8 . Bits 7 through 0 contain indirect addressing control bits.
Bit 3 and bit 0 control the Auxiliary Register Pointer (ARP). If bit $3=0$, then the content of bit 0 is loaded into the ARP. If bit $3=1$, then the content of ARP remains unchanged. ARP $=0$ defines the contents of ARO as memory address. ARP $=1$ defines the contents of AR1 as memory address.

Bit 5 and bit 4 control the auxiliary registers. If bit $5=1$, then the ARP defines which auxiliary register is to be incremented by 1 . If bit $4=1$, then the ARP defines which auxiliary register is to be decremented by 1 . If bit 5 and bit 4 are zero, then neither auxiliary register is incremented or decremented. Bits 6, 2, and 1 are reserved and should always be programmed to zero.

Indirect addressing can be used with all instructions requiring data operands, except for the immediate operand instructions.

## immediate addressing

The TMS32010 instruction set contains special "immediate" instructions. These instructions derive data from part of the instruction word rather than from the data RAM. Some very useful immediate instructions are multiply immediate (MPYK), load accumulator immediate (LACK), and load auxiliary register immediate (LARK).

TABLE 1. INSTRUCTION SYMBOLS

| SYMBOL | MEANING |
| :--- | :--- |
| ACC | Accumulator |
| D | Data memory address field |
| I | Addressing mode bit |
| K | Immediate operand field |
| PA | 3-bit port address field |
| R | 1-bit operand field specifying auxiliary register |
| S | 4-bit left-shift code |
| X | 3-bit accumulator left-shift field |

## TABLE 2. TMS32010 INSTRUCTION SET SUMMARY



TABLE 2. TMS32010 INSTRUCTION SET SUMMARY (CONTINUED)


TABLE 2. TMS32010 INSTRUCTION SET SUMMARY (CONCLUDED)


## development systems and software support

Texas Instruments offers concentrated development support and complete documentation for designing a TMS32010-based microprocessor system. When developing an application, tools are provided to evaluate the performance of the processor, to develop the algorithm implementation, and to fully integrate the design's software and hardware modules. When questions arise, additional support can be obtained by calling the nearest Texas Instruments Regional Technology Center (RTC).

Sophisticated development operations are performed with the TMS32010 Evaluation Module (EVM), Macro Assembler/Linker, Simulator, and Emulator (XDS). In the initial phase of developing an application, the evaluation module is used to characterize the performance of the TMS32010. Once this evaluation phase is completed, the macro assembler and linker are used to translate program modules into object code and link them together. This puts the program modules into a form which can be loaded into the TMS32010 Evaluation Module, Simulator, or Emulator. The simulator provides a quick means for initially debugging TMS32010 software while the emulator provides real-time in-circuit emulation necessary to perform system level debug efficiently.
A complete list of TMS 32010 software and hardware development tools is given in Table 3.

## DIGITAL SIGNAL PROCESSOR

TABLE 3. TMS 32010 SOFTWARE AND HARDWARE SUPPORT

| HOST COMPUTER | OPERATING SYSTEM | PART NUMBER |
| :---: | :---: | :---: |
| MACRO ASSEMBLERS/LINKERS |  |  |
| DEC VAX | VMS | TMDS3240210-08 |
| DEC VAX | Berkeley UNIX 4.1 | TMDS3240220-08 |
| IBM | MVS | TMDS3240310-08 |
| IBM | CMS | TMDS3240320-08 |
| TI/IBM PC | MS/PC-DOS | TMDS3240810-02 |
| SIMULATOR |  |  |
| DEC VAX | VMS | TMDS3240211-08 |
| TI/IBM PC | MS/PC-DOS | TMDS3240811-02 |
| DIGITAL FILTER DESIGN PACKAGE (DFDP) |  |  |
| TI PC | MS-DOS | DFDP-TI001 |
| IBM PC | PC-DOS | DFDP-IBM001 |
| HARDWARE |  |  |
| Evaluation Mod |  | RTC/EVM320A-03 |
| Analog Interfac |  | RTC/EVM320C-06 |
| Emulator (XDS |  | TMDS3262210 |

absolute maximum ratings over specified temperature range (unless otherwise noted) ${ }^{\dagger}$
Supply voltage, $\mathrm{V}_{\mathrm{CC}}{ }^{\ddagger}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to 7 V
All input voltages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to 15 V
Output voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to 15 V
Continuous power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5 W
Air temperature range above operating device ..................................... . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
†Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
$\ddagger$ All voltage values are with respect to $\mathrm{V}_{\text {SS }}$.
recommended operating conditions

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage |  | 4.75 | 5 | 5.25 | V |
| $\mathrm{V}_{\text {SS }}$ | Supply voltage |  |  | 0 |  | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | All inputs except CLKIN | 2 |  |  | V |
|  |  | CLKIN | 2.8 |  |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage (all inputs) |  |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High-level output current (all outputs) |  |  |  | 300 | $\mu \mathrm{A}$ |
| ${ }^{\mathrm{O}} \mathrm{T}$ | Low-level output current (all outputs) |  |  |  | 2 | mA |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

NOTES: 1. Case temperature ( $T_{C}$ ) for the TMS32010-25 and TMS32010FDL must be maintained below $90^{\circ} \mathrm{C}$.
2. For dual-in-line package:
$R_{\theta J A}=51.6^{\circ} \mathrm{C} /$ Watt
$\mathrm{R}_{\theta \mathrm{JC}}=16.6^{\circ} \mathrm{C} /$ Watt.
For plastic chip-carrier package:
$R_{\theta J A}=70^{\circ} \mathrm{C} /$ Watt
$R_{\theta J C}=20^{\circ} \mathrm{C} /$ Watt .

## electrical characteristics over specified temperature range (unless otherwise noted)

| PARAMETER |  |  | TEST CONDITIONS |  | MIN | TYP ${ }^{\dagger}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  | ${ }^{\text {O }} \mathrm{OH}$ = MAX |  | 2.4 | 3 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage |  | $\mathrm{I}_{\mathrm{OL}}=\mathrm{MAX}$ |  |  | 0.3 | 0.5 | V |
| Ioz | Off-state output current |  | $V_{C C}=$ MAX | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -20 |  |
| 1 | Input current |  |  | $\mathrm{V}_{1}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\text {CC }}$ |  |  |  | $\pm 50$ | $\mu \mathrm{A}$ |
| $\mathrm{Icc}^{\ddagger}$ | Supply current |  | $V_{C C}=$ MAX | $\mathrm{T}^{\prime}{ }^{\text {a }}=0^{\circ} \mathrm{C}$ |  | 180 | 275 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ |  |  | 235 § |  |
| $\mathrm{C}_{i}$ | Input capacitance | Data bus |  | $f=1 \mathrm{MHz}$, |  |  | 25 |  | pF |
|  |  | All others |  |  |  | 15 |  |  |  |
| $\mathrm{C}_{0}$ | Output capacitance | Data bus | All other pins 0 V |  |  | 25 |  | pF |  |
|  |  | All others |  |  |  | 10 |  |  |  |

${ }^{\dagger}$ All typical values except for ${ }^{1} \mathrm{CC}$ are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
${ }^{\ddagger}{ }_{\mathrm{C}}$ characteristics are inversely proportional to temperature; i.e., ICC decreases approximately linearly with temperature.
$\S$ Value derived from characterization data and not tested.

## CLOCK CHARACTERISTICS AND TIMING

The TMS32010 can use either its internal oscillator or an external frequency source for a clock.
internal clock option
The internal oscillator is enabled by connecting a crystal across $X 1$ and $\mathrm{X} 2 / \mathrm{CLKIN}$ (see Figure 1). The frequency of CLKOUT is one-fourth the crystal fundamental frequency. The crystal should be fundamental mode, and parallel resonant, with an effective series resistance of 30 ohms, a power dissipation of 1 mW , and be specified at a load capacitance of 20 pF .

| PARAMETER | TEST CONDITIONS | TMS32010 |  |  | TMS32010-25 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| Crystal frequency $\mathrm{f}_{\mathrm{X}}$ | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ | 6.7 |  | 20.5 | 6.7 |  | 25.0 | MHz |
| C1, C2 | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ | 10 |  |  | 10 |  |  | pF |



FIGURE 1. INTERNAL CLOCK OPTION

## external clock option

An external frequency source can be used by injecting the frequency directly into X2/CLKIN with X1 left unconnected. The external frequency injected must conform to the specifications listed in the table below.
timing requirements over recommended operating conditions

|  |  | TMS32010 |  |  | TMS32010-25 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MiN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{t}_{\mathrm{c}}(\mathrm{MC})$ | Master clock cycle time | 48.78 |  | 150 | 40 |  | 150 | ns |
| $\mathrm{t}_{\mathrm{r}}(\mathrm{MC})$ | Rise time master clock input |  | 5 | 10 |  | 5 | 10 | ns |
| $\mathrm{t}_{\mathrm{f}}(\mathrm{MC})$ | Fall time master clock input |  | 5 | 10 |  | 5 | 10 | ns |
| $\mathrm{t}_{w}$ (MCP) | Pulse duration master clock | $0.475 t_{c}(C)$ |  | $0.525 \mathrm{t}_{\mathrm{c}}(\mathrm{C})$ | $0.475 t_{C}(C)$ |  | . $255 \mathrm{t}_{\mathrm{c}}(\mathrm{C})$ | ns |
| $\mathrm{t}_{\mathrm{w}}$ (MCL) | Pulse duration master clock low, $\mathbf{t}_{\mathrm{c}}(\mathrm{MC})=50 \mathrm{~ns}$ |  | 20 |  |  | 18 |  | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{MCH})$ | Pulse duration master clock high, $\mathrm{t}_{\mathrm{c}}(\mathrm{MC})=50 \mathrm{~ns}$ |  | 20 |  |  | 18 |  | ns |

switching characteristics over recommended operating conditions

| PARAMETER | TEST | TMS32010 |  |  | TMS32010-25 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CONDITIONS | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{t}_{\mathrm{c}(\mathrm{C})}$ CLKOUT cycle time ${ }^{\dagger}$ | $\begin{gathered} R_{L}=870 \Omega \\ C_{L}=100 \mathrm{pF}, \\ \text { See Figure } 2 \end{gathered}$ | 195.12 |  |  | 160 |  |  | ns |
| $\mathrm{t}_{\mathrm{r}}(\mathrm{C}) \quad$ CLKOUT rise time |  | 10 |  |  | 10 |  |  | ns |
| $\mathrm{t}_{\mathrm{f}}(\mathrm{C})$ CLKOUT fall time |  | 8 |  |  | 8 |  |  | ns |
| $\mathrm{t}_{\mathbf{w}}(\mathrm{CL}) \quad$ Pulse duration, CLKOUT low |  | 92 |  |  | 74 |  |  | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{CH}) \quad$ Pulse duration, CLKOUT high |  | 90 |  |  | 72 |  |  | ns |
| $\mathrm{t}_{\mathrm{d}}(\mathrm{MCC})$ Delay time CLKIN $\uparrow$ to CLKOUT $\downarrow \ddagger$ |  | 25 |  | 60 | 25 |  | 60 | ns |

$\dagger_{\mathrm{t}_{\mathrm{c}}}(\mathrm{C})$ is the cycle time of CLKOUT, i.e., $4^{*} \mathrm{t}_{\mathrm{c}}(\mathrm{MC})$ ( 4 times CLKIN cycle time if an external oscillator is used).
$\ddagger$ Values given were derived from characterization data and are not tested.

## PARAMETER MEASUREMENT INFORMATION



FIGURE 2. TEST LOAD CIRCUIT


FIGURE 3. VOLTAGE REFERENCE LEVELS
clock timing


NOTE 3: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted. $t_{t_{d}(M C C)}$ and $t_{w(M C P)}$ are referenced to an intermediate level of 1.5 volts on the CLKIN waveform.

## MEMORY AND PERIPHERAL INTERFACE TIMING

switching characteristics over recommended operating conditions

|  | PARAMETER | TEST CONDITIONS | MIN | TYP MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{d 1}$ | Delay time CLKOUT $\downarrow$ to address bus valid (see Note 4) | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=870 \Omega \\ \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \\ \text { See Figure } 2 \end{gathered}$ | $10^{\dagger}$ | 50 | ns |
| $t_{d 2}$ | Delay time CLKOUT $\downarrow$ to $\overline{\text { MEN }} \downarrow$ |  | $1 / 4 t_{c}(C)-5^{\dagger}$ | $1 / 4 t_{c}(C)+15$ | ns |
| ${ }_{\text {d }}$ 3 | Delay time CLKOUT $\downarrow$ to $\overline{\mathrm{MEN}} \uparrow$ |  | $-10^{\dagger}$ | 15 | ns |
| $t_{\text {d4 }}$ | Delay time CLKOUT $\downarrow$ to $\overline{\text { DEN }} \downarrow$ |  | ${ }^{1 / 4 t} \mathrm{c}(\mathrm{C})^{-5^{\dagger}}$ | $1 / 4 t_{C}(C)+15$ | ns |
| $t_{\text {d5 }}$ | Delay time CLKOUT $\downarrow$ to $\overline{\mathrm{DEN}} \uparrow$ |  | $-10^{\dagger}$ | 15 | ns |
| $\mathrm{t}_{\mathrm{d} 6}$ | Delay time CLKOUT $\downarrow$ to $\overline{W E} \downarrow$ |  | ${ }^{1 / 2 t_{C}(C)}-5^{\dagger}$ | $1 / 2 t_{c}(C)+15$ | ns |
| ${ }^{t} \mathrm{~d} 7$ | Delay time CLKOUT $\downarrow$ to $\overline{\mathrm{WE}} \uparrow$ |  | $-10^{\dagger}$ | 15 | ns |
| $\mathrm{t}_{\mathrm{d}} 8$ | Delay time CLKOUT $\downarrow$ to data bus OUT valid |  |  | $1 / 4 t_{c}(C)+65$ | ns |
| $t_{d} 9$ | Time after CLKOUT $\downarrow$ that data bus starts to be driven |  | ${ }^{1 / 4} t_{C}(C)-5^{\dagger}$ |  | ns |
| $t_{d 10}$ | Time after CLKOUT $\downarrow$ that data bus stops being driven |  |  | $1 / 4 t_{c}(\mathrm{C})+30^{\dagger}$ | ns |
| $\mathrm{t}_{\mathrm{V}}$ | Data bus OUT valid after CLKOUT $\downarrow$ |  | ${ }^{1 / 4 t} \mathrm{C}_{\mathrm{C}(\mathrm{C})}-10$ |  | ns |

NOTE 4: Address bus will be valid upon $\overline{W E} \uparrow, \overline{\mathrm{DEN}} \uparrow$, or $\overline{M E N} \uparrow$.
$\dagger$ These values were derived from characterization data and are not tested.
timing requirements over recommended operating conditions

|  |  | TEST CONDITIONS | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {su( }}$ (D) | Setup time data bus valid prior to CLKOUT $\downarrow$ | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=870 \Omega, \\ \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \\ \text { See Figure } 2 \end{gathered}$ | 50 |  |  | ns |
| ${ }^{\text {t }}$ su(A-MD) | Address bus setup time prior to $\overline{\mathrm{MEN}} \downarrow$ or $\overline{\mathrm{DEN}} \downarrow$ |  | $1 / 4 \mathrm{t}$ (C) -45 |  |  | ns |
| $t_{h}(\mathrm{D})$ | Hold time data bus held valid after CLKOUT $\downarrow$ |  | 0 |  |  | ns |

NOTE 5: Data may be removed from the data bus upon $\overline{\mathrm{MEN}} \uparrow$ or $\overline{\mathrm{DEN}} \uparrow$ preceding CLKOUT $\downarrow$.


TMS32010
DIGITAL SIGNAL PROCESSOR




TMS32010
DIGITAL SIGNAL PROCESSOR


digital signal processor

## RESET ( $\overline{\mathrm{RS}})$ TIMING

timing requirements over recommended operating conditions

|  | Meset $(\overline{\mathrm{RS}})$ setup time prior to CLKOUT. See Note 6. | MIN | NOM |
| :---: | :--- | ---: | :---: |
| $\mathrm{t}_{\text {Su }}(\mathrm{R})$ | MAX | UNIT |  |
| $\mathrm{t}_{\mathrm{w}(\mathrm{R})}$ | $\overline{\mathrm{RS}}$ pulse duration | 50 | ns |

switching characteristics over recommended operating conditions

|  | PARAMETER | TEST CONDITIONS | MIN | TYP MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{d} 11}$ | Delay time $\overline{\overline{D E N}} \uparrow, \overline{\mathrm{WE}} \uparrow$, and $\overline{\mathrm{MEN}} \uparrow$ from $\overline{\mathrm{RS}}$ | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=870 \Omega, \\ C_{\mathrm{L}}=100 \mathrm{pF}, \\ \text { See Figure } 2 \end{gathered}$ |  | ${ }^{1 / 2 t} L_{\text {c }}(\mathrm{C})+50^{\dagger}$ | ns |
| ${ }^{\text {d }}$ dis(R) | Data bus disable time after $\overline{\mathrm{RS}}$ |  |  | ${ }^{1 / 4 t_{c}(C)}+50^{\dagger}$ | ns |

NOTE 6: $\overline{R S}$ can occur anytime during a clock cycle. Time given is minimum to ensure synchronous operation.
${ }^{\dagger}$ These values were derived from characterization data and are not tested.
reset timing

$\overline{M E N}$

$A B=$ ADDRESS BUS
ADDRESS
BUS


NOTES: 3. Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.
7. $\overline{\mathrm{RS}}$ forces $\overline{\mathrm{DEN}}, \overline{\mathrm{WE}}$, and $\overline{\mathrm{MEN}}$ high and tristates data bus DO through D15. AB outputs (and program counter) are synchronously cleared to zero after the next complete CLK cycle from $\downarrow \overline{\mathrm{RS}}$.
8. $\overline{\mathrm{RS}}$ must be maintained for a minimum of five clock cycles.
9. Resumption of normal program will commence after one complete CLK cycle from $\uparrow \overline{R S}$.
10. Due to the synchronizing action on $\overline{R S}$, time to execute the function can vary dependent upon when $\uparrow \overline{R S}$ or $\downarrow \overline{R S}$ occur in the CLK cycle.
11. Diagram shown is for definition purpose only. $\overline{\mathrm{DEN}}, \overline{\mathrm{WE}}$, and $\overline{\mathrm{MEN}}$ are mutually exclusive.
12. During a write cycle, $\overline{\mathrm{RS}}$ may produce an invalid write address.

## INTERRUPT (INT) TIMING

timing requirements over recommended operating conditions

|  |  | MIN | NOM |
| :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{f}}(\mathrm{INT})$ | Mall time $\overline{\mathrm{INT}}$ | UNIT |  |
| $\mathrm{t}_{\mathrm{W}(\mathrm{INT})}$ | Pulse duration $\overline{\mathrm{NT}}$ |  | 15 |
| $\mathrm{t}_{\text {su }}(\mathrm{INT})$ | Setup time $\overline{\mathrm{INT}} \downarrow$ before CLKOUT $\downarrow$ | $\mathrm{t}_{\mathrm{c}}(\mathrm{C})$ |  |

interrupt timing


NOTE 3: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

## I/O ( $\overline{\mathrm{BIO}})$ TIMING

timing requirements over recommended operating conditions

|  |  | MIN | NOM |
| :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{f}(\mathrm{IO})}$ | Fall time $\overline{\mathrm{BIO}}$ |  | MAX |
| $\mathrm{t}_{\mathrm{W}(\mathrm{IO})}$ | Uulse duration $\overline{\mathrm{BIO}}$ | ns |  |
| $\mathrm{t}_{\mathrm{su}(\mathrm{IO})}$ | Setup time $\overline{\mathrm{BIO}} \downarrow$ before CLKOUT $\downarrow$ | $\mathrm{t}_{\mathrm{C}(\mathrm{C})}$ | ns |

$\overline{B I O}$ timing


NOTE 3: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.
input synchronization requirements
For systems using asynchronous inputs to the $\overline{\mathrm{NT}}$ and $\overline{\mathrm{BIO}}$ pins on the TMS32010, the external hardware shown in the diagrams below is recommended to ensure proper execution of interrupts and the BIOZ instruction. This hardware synchronizes the $\overline{\mathrm{NT}}$ and $\overline{\mathrm{BIO}}$ input signals with the rising edge of CLKOUT on the TMS32010. The pulse width required for these input signals is $\mathrm{t}_{\mathrm{C}}(\mathrm{C})$, which is one TMS32010 clock cycle, plus sufficient setup time for the flip-flop (dependent upon the flip-flop used).


TI standard symbolization for devices without on-chip ROM

SYMBOLIZATION
line 1 :
line 2 :
line 3 :

(c) (c) 1983 TI
(e) 24655

MEANINGS OF SYMBOLS
(a) Texas Instruments trademark
(b) Standard device number
(c) TI design copyright
(d) Tracking mark and date code
(e) Lot code

## THERMAL DATA

## thermal resistance characteristics

| PACKAGE | $\mathbf{R}_{\boldsymbol{\theta J A}}$ <br> $\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ | $\mathbf{R}_{\boldsymbol{\theta J J}}$ <br> $\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ |
| :--- | :---: | :---: |
| 40-pin plastic dual-in-line package | 51.6 | 16.6 |
| 44-lead plastic chip carrier package | 70 | 20 |

## MECHANICAL DATA

40-pin plastic dual-in-line package


NOTE A: Each pin centerline is located within 0,254 ( 0.010 ) of its true longitudinal position.

## 44-lead plastic chip carrier package



ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

## APPENDIX B

## SMJ32010 DATA SHEET

- DESC Approved
-SMJ32010JDS DESC No. 84053010C
-SMJ32010FDS DESC No. 8405301ZC
- MIL-STD-883C Class B Processing
- Same Features and Specifications as TMS 32010 over $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ Temperature Range
- Currently Microprocessor Mode Only (All Program Memory Is Extended)
- 144-Word On-Chip Data RAM
- External Memory Expansion to Total of 4K Words at Full Speed
- 16-Bit Instruction/Data Word
- 32-Bit ALU/Accumulator
- $16 \times 16$-Bit Multiply in One Instruction Cycle
- 0 to 16-Bit Barrel Shifter
- Eight Input and Eight Output Channels
- 16-Bit Bidirectional Data Bus with 40-Megabits-per-Second Transfer Rate
- Interrupt with Full Context Save
- Signed Two's-Complement Fixed-Point Arithmetic
- 2.4-Micron NMOS Technology
- Single 5-V Supply $\left[ \pm 10 \%\right.$ for $\left(-55^{\circ} \mathrm{C}\right.$ to $100^{\circ} \mathrm{C}$ ) Temperature Range (S Suffix)]


## description

The SMJ32010 is a member of the new TMS320 digital signal processing family, designed to support a wide range of high-speed or numeric-intensive applications. This 16/32-bit single-chip microcomputer combines the flexibility of a high-speed controller with the numerical capability of an array processor, thereby offering an inexpensive alternative to multichip bit-slice processors. The TMS320 family contains the first MOS microcomputers capable of executing five million instructions per second. This high throughput is the result of the comprehensive, efficient, and easily programmed instruction set and of the highly pipelined architecture. Special instructions have been incorporated to speed the execution of digital signal processing (DSP) algorithms.
The TMS320 family's unique versatility and power give the design engineer a new approach to a variety of complex applications. In addition, these microcomputers are capable of providing the multiple functions
often required for a single application. For example, the TMS320 family can enable an industrial robot to synthesize and recognize speech, sense objects with radar or optical intelligence, and perform mechanical operations through digital servo loop computations.

## PIN NOMENCLATURE

| NAME | 1/0 | DEFINITION |
| :---: | :---: | :---: |
| A11-A0/PA2-PAO | 0 | External address bus. I/O port address multiplexed over PA2-PAO. |
| $\overline{\text { BIO }}$ | 1 | External polling input for bit test and jump operations. |
| CLKOUT | 0 | System clock output, $1 / 4$ crystal/CLKIN frequency. |
| D15-D0 | 1/0 | 16-bit data bus. |
| $\overline{\mathrm{DEN}}$ | 0 | Data enable indicates the processor accepting input data on D15-D0. |
| $\overline{\text { INT }}$ | 1 | Interrupt. |
| MC/ $\overline{M P}$ | 1 | Memory mode select pin. High selects microcomputer mode. Low selects microprocessor mode. |
| $\overline{M E N}$ | 0 | Memory enable indicates that D15-DO will accept external memory instruction. |
| $\overline{\text { RS }}$ | 1 | Reset used to initialize the device. |
| $\mathrm{V}_{\mathrm{CC}}$ | 1 | Power. |
| $\mathrm{V}_{\text {SS }}$ | 1 | Ground. |
| $\overline{W E}$ | 0 | Write enable indicates valid data on D15-D0. |
| X1 | 1 | Crystal input. |
| X2/CLKIN | 1 | Crystal input or external clock input. |

## SMJ32010 SIGNAL PROCESSOR NOMENCLATURE

## EXAMPLE:

1. 

$\qquad$ SMJ

Must contain three or four letters MIL-STD-883C Class B, Method 5004
2. CIRCUIT DESIGNATOR

Must contain five digits
32010
3. PACKAGE TYPE

Must contain two letters
JD - Side Braze
FD - Leadless Chip Carrier
4. TEMPERATURE RANGE

Must contain one letter only
$\mathrm{L}-0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
S $-5^{\circ} \mathrm{C}$ to $100^{\circ} \mathrm{C}$

SMJ32010 SIGNAL PROCESSOR SCREENING AND LOT CONFORMANCE

| SCREEN | METHOD | RQMT |
| :---: | :---: | :---: |
| Internal Visual (Precap) | 2010 Condition B See Note. | 100\% |
| Stabilization Bake | 1008 Test Condition C <br> (24 hours) | 100\% |
| Temperature Cycling | 1010 Condition C ( 50 cycles) | 100\% |
| Constant Acceleration | 2001 Condition A (MIN) in Y1 Plane | 100\% |
| Seal Fine and Gross | 1014 | 100\% |
| Interim Electrical | TI Data Sheet Electrical Specifications | 100\% |
| Burn-in | $\begin{aligned} & 1015 \\ & 125^{\circ} \mathrm{C}(160 \text { hours MIN }) \\ & \text { PDA }=5 \% \end{aligned}$ | 100\% |
| Final Electrical Tests <br> (A) Static tests: <br> (1) $25^{\circ} \mathrm{C}$ (Subgroup 1, Table 1, 5005) <br> (2) MAX and MIN Rated Operating Temperature (Subgroups 2 and 3, Table 1, 5005) <br> (B) Switching tests: <br> (1) $25^{\circ} \mathrm{C}$ (Subgroup 9, Table 1, 5005) <br> (2) MAX and MIN Rated Operating Temperature (Subgroups 10 and 11, Table 1, 5005) <br> (C) Functional tests: <br> (1) $25^{\circ} \mathrm{C}$ (Subgroup 7, Table 1, 5005) <br> (2) MAX and MIN Rated Operating Temperature (Subgroup 8, Table 1, 5005) | TI Data Sheet Electrical Specifications | 100\% |
| Quality Conformance Inspection Group A <br> (A) Static tests: <br> (1) $25^{\circ} \mathrm{C}$ (Subgroup 1) <br> (2) Temperature (Subgroup 2) Temperature (Subgroup 3) <br> (B) Switching tests <br> (1) $25^{\circ} \mathrm{C}$ (Subgroup 9) <br> (2) Temperature (Subgroup 10) Temperature (Subgroup 11) <br> (C) Functional tests: <br> (1) $25^{\circ} \mathrm{C}$ (Subgroup 7) | 5005 Class B | LTPD <br> 2\% <br> 3\% <br> 5\% <br> 2\% <br> 3\% <br> 5\% <br> 2\% |
| External Visual | 2009 | 100\% |

NOTE: 40x precap stress test in lieu of 100x precap per MIL-STD-883 Method 5004, Paragraph 3.3.

## APPENDIX C

## DEVELOPMENT SUPPORT/PART ORDER INFORMATION

## TMS32010 EVALUATION MODULE

- Target Connector for Full In-Circuit Emulation
- Debug Monitor Including Over 60 Commands with Full Prompting
- Reverse Assembler
- Transparency Mode for Host CPU Upload/ • Event Counter for One Breakpoint Download
- Up to Eight Instruction Breakpoints
- Flexible Single Step with Software Trace
- Execution from EVM Program Memory or Target Memory

The Evaluation Module (EVM) is a single board which enables a user to determine inexpensively if the TMS32010 meets the speed and timing requirements of the application. The EVM is a stand-alone module whch contains all the tools necessary to evaluate the TMS32010 as well as to provide full in-circuit emulation via a target connector. A powerful firmware package contains a debug monitor, editor, assembler, reverse assembler, EPROM programmer, communication software to talk to two EIA ports, and an audio cassette interface. The resident assembler will convert incoming source text into executable code in just one pass by automatically resolving labels after the first assembly pass is completed. The EVM can be configured with a dumb terminal, power supplies, and either a host computer, or an audio cassette. Either source or object code can be downloaded into the EVM via the EIA ports provided on the board.

| PART NUMBER | POWER SUPPLIES (TM990/518A) | UNITS |
| :---: | ---: | :---: |
| RTC/EVM 320A-03 | OUTPUT A: $+5 \mathrm{VOC}(+/-3 \%)$ | 4.0 A |
|  | $\mathrm{~B}:+12 \mathrm{VOC}(+/-3 \%)$ | 0.6 A |
|  | $\mathrm{C}:-12 \mathrm{VOC}(+/-3 \%)$ | 0.4 A |

## XDS/320 MACRO ASSEMBLER/LINKER

- Macro Capabilities
- Library Functions
- Conditional Assembly
- Relocatable Modules
- Complete Error Diagnostics
- Symbol Table and Cross Reference
- Available on Several Host Computers
- Written in PASCAL

The XDS/320 Macro Assembler translates TMS32010 assembly language into executable object code. The assembler allows the programmer to work with mnemonics rather than hexadecimal machine instructions and to reference memory locations with symbolic addresses. The macro assembler supports macro calls and definitions along with conditional assembly.

The XDS/320 Linker permits a program to be designed and implemented in separate modules that will later be linked together to form the complete program. The linker assigns values to relocatable code, creating an object file that can be executed by the simulator or emulator.

The XDS/320 Macro Assembler and Linker are currently available on several host computers, including VAX(VMS and UNIX), IBM (MVS and CMS), and TI/IBM(MS/PC-DOS) operating systems. Contact the nearest TI field sales office for availability or further details.

| HOST | OPERATING SYSTEM | PART NUMBER | MEDIUM |
| :---: | :---: | :---: | :---: |
| TI/IBM | MS/PC-DOS | TMDS3240810-08 | $51 / 4$ " FLOPPY |
| DEC VAX | VMS | TMDS3240210-08 | 1600 BPI MAG TAPE |
| DEC VAX | UNIX 4.1 | TMDS3240220-08 | 1600 BPI MAG TAPE |
| IBM | MVS | TMDS3240310-08 | 1600 BPI MAG TAPE |
| IBM | CMS | TMDS3240320-08 | 1600 BPI MAG TAPE |

For additional host support, please contact your local TI Field Sales Office.

## XDS/320 SIMULATOR

- Trace and Breakpoint Capabilities
- Full Access to Simulated Registers and Memories
- I/O Device Simulation
- Runs Object Code Generated by XDS/320 Macro Assembler/Linker
- Available on VAX(VMS),TI/IBM(MS/PC-DOS)
- Written in FORTRAN

The XDS/320 Simulator is a software program that simulates operation of the TMS32010 to allow program verification. The debug mode enables the user to monitor the state of the simulated TMS32010 while the program is executing. The simulator program uses the TMS32010 object code, produced by the XDS/320 Macro Assembler/Linker. During program execution, the internal registers and memory of the simulated TMS32010 are modified as each instruction is interpreted by the host computer. Once program execution is suspended, the internal registers and both program and data memories can be inspected and/ or modified. The XDS/320 Simulator is currently available on the VAX(VMS) and TIIIBM(MS/PC-DOS) operating systems.

| HOST | OPERATING <br> SYSTEM | PART NUMBER | MEDIUM |
| :---: | :---: | :---: | :---: |
| TI/IBM <br> DEC VAX | MS/PC-DOS <br> VMS | TMDS3240811-02 <br> TMDS3240211-08 | 5 1/4 ", FLOPPY <br> 1600 BPI MAG TAPE |

## XDS/320 EMULATOR

- $20-\mathrm{MHz}$ Operation (Full In-Circuit Emulation)
- Up to Ten Software Breakpoints
- 4K Words of Program Memory for User Code
- Full Emulation of Microcomputer or Microprocessor Modes
- Use of Target System Crystal, Internal Crystal, or External Clock Signal
- 2K of Full-Speed Hardware Trace
- Single Step
- Assembler/Reverse Assembler
- Host-Independent Upload/Download Capabilities to/from Program or Data Memory
- Ability to Inspect and Modify All Internal Registers, Program and Data Memory
- Multi-Microprocessor Development
- Hardware Breakpoint on Program, Data, or I/O Conditions

The XDS/320 Emulator is a self-contained system that has all the features necessary for real-time in-circuit emulation. This allows integration of the hardware and software in the debug mode. By setting breakpoints based on internal conditions or external events, execution of the program can be suspended and control given to the debug mode. In the debug mode, all registers and memory locations can be inspected and modified. Single-step execution is available. Full trace capabilities at full speed and a reverse assembler that translates machine code back into assembly instructions are also included to increase debugging productivity. The system provides three EIA ports so that the emulator can be interfaced with a host computer, terminal, printer, or PROM programmer. Using a standard EIA port, the object file produced by the macro assembler/linker can be downloaded into the emulator. The emulator then can be controlled through a terminal.

| PART NUMBER |
| :---: |
| TMDS3262210 |



TMS320 NOMENCLATURE


## DEVELOPMENT FLOWCHART



Engineering prototypes that are not representative of the final device's electrical specifications

Final silicon die that conforms to device's electrical specifications but has not completed quality and reliability verification

Fully qualified production devices
${ }^{\dagger}$ TMX units shipped against the following disclaimer:

1) Experimental product and its reliability has not been characterized.
2) Product is sold "as is."
3) Not warranted to be exemplary of final production version if or when released by Texas Instruments.
$\ddagger$ TMP units shipped against the following disclaimer:
4) Customer understands that the product purchased hereunder has not been fully characterized and the expectation of quality and reliability cannot be defined; therefore, Texas Instruments standard warranty refers only to the device's specifications.
5) No warranty of merchantability or fitness is expressed or implied.

## APPENDIX D

## TMS32020 DATA SHEET

- 200-ns Instruction Cycle Time
- 544 Words of Programmable On-Chip Data RAM
- 128K Words of Data/Program Space
- Sixteen Input and Sixteen Output Channels
- 16-Bit Parallel Interface
- Directly Accessible External Data Memory Space
- Global Data Memory Interface
- 16-Bit Instruction and Data Words
- 32-Bit ALU and Accumulator
- Single-Cycle Multiply/Accumulate Instructions
- 0 to 16-Bit Scaling Shifter
- Bit Manipulation and Logical Instructions
- Instruction Set Support for Floating-Point Operations
- Block Moves for Data/Program Management
- Repeat Instructions for Efficient Use of Program Space
- Five Auxiliary Registers and Dedicated Arithmetic Unit for Indirect Addressing
- Serial Port for Direct Codec Interface
- Synchronization Input for Synchronous Multiprocessor Configurations
- Wait States for Communication to Slow Off-Chip Memories/Peripherals
- On-Chip Timer for Control Operations
- Three External Maskable User Interrupts
- Input Pin Polled by Software Branch Instruction
- Programmable Output Pin for Signalling External Devices
- 2.4-Micron NMOS Technology
- Single 5-V Supply
- On-Chip Clock Generator

PIN ASSIGNMENTS

| PIN | FUNCTION | PIN | FUNCTION | PIN | FUNCTION |
| :--- | :--- | :--- | :--- | :--- | :--- |
| A2 | D8 | C11 | CLKOUT1 | J10 | $\overline{\text { PS }}$ |
| A3 | D10 | D1 | D4 | J11 | $\overline{\text { S }}$ |
| A4 | D12 | D2 | D3 | K1 | A0 |
| A5 | D14 | D10 | CLKOUT2 | K2 | A1 |
| A6 | V CC | D11 | XF | K3 | A3 |
| A7 | $\overline{\text { HOLD }}$ | E1 | D2 | K4 | A5 |
| A8 | $\overline{\text { RS }}$ | E2 | D1 | K5 | A7 |
| A9 | CLKX | E10 | $\overline{\text { HOLDA }}$ | K6 | A8 |
| A10 | VCC | E11 | DX | K7 | A10 |
| B1 | VSS | F1 | DO | K8 | A12 |
| B2 | D7 | F2 | $\overline{\text { SYNC }}$ | K9 | A14 |
| B3 | D9 | F10 | FSX | K10 | $\overline{\text { DS }}$ |
| B4 | D11 | F11 | X2/CLKIN | K11 | VSS |
| B5 | D13 | G1 | $\overline{\text { INT0 }}$ | L2 | V SS $^{\text {B6 }}$ |
| D15 | G2 | $\overline{\text { INT1 }}$ | L3 | A2 |  |
| B7 | $\overline{\text { BIO }}$ | G10 | X1 | L4 | A4 |
| B8 | READY | G11 | $\overline{\text { BR }}$ | L5 | A6 |
| B9 | CLKR | H1 | $\overline{\text { INT2 }}$ | L6 | VCC $^{\text {B10 }}$ |
| VCC | H2 | VCC | L7 | A9 |  |
| B11 | $\overline{\text { IACK }}$ | H10 | $\overline{\text { STRB }}$ | L8 | A11 |
| C1 | D6 | H11 | R/ $\bar{W}$ | L9 | A13 |
| C2 | D5 | J1 | DR | L10 | A15 |
| C10 | $\overline{\text { MSC }}$ | J2 | FSR |  |  |

## PIN NOMENCLATURE

| NAME | I/O/Z ${ }^{\dagger}$ | DEFINITION |
| :---: | :---: | :---: |
| $V_{\text {CC }}$ | 1 | 5-V supply pins |
| $V_{S S}$ | 1 | Ground pins |
| $\times 1$ | 0 | Output from internal oscillator for crystal |
| X2/CLKIN | 1 | Input to internal oscillator from crystal or external clock |
| CLKOUT 1 | 0 | Master clock output (crystal or CLKIN frequency/4) |
| CLKOUT2 | 0 | A second clock output signal |
| D15-D0 | I/O/Z | 16-bit data bus D15 (MSB) through DO (LSB). Multiplexed between program, data, and I/O spaces. |
| A15-A0 | O/Z | 16 -bit address bus A15 (MSB) through A0 (LSB) |
| $\overline{\mathrm{PS}}, \overline{\mathrm{DS}}, \overline{\mathrm{IS}}$ | O/Z | Program, data, and I/O space select signals |
| R/W | O/Z | Read/write signal |
| $\overline{\text { STRB }}$ | O/Z | Strobe signal |
| $\overline{\mathrm{RS}}$ | 1 | Reset input |
| INT2-INTO | 1 | External user interrupt inputs |
| $\overline{\mathrm{MSC}}$ | 0 | Microstate complete signal |
| $\overline{\text { IACK }}$ | 0 | Interrupt acknowledge signal |
| READY | 1 | Data ready input. Asserted by external logic when using slower devices to indicate that the current bus transaction is complete. |
| $\overline{B R}$ | 0 | Bus request signal. Asserted when the TMS32020 requires access to an external global data memory space. |
| XF | 0 | External flag output (latched software-programmable signal). |
| $\overline{\text { HOLD }}$ | 1 | Hold input. When asserted, TMS32020 goes into an idle mode and puts the data, address, and control lines in the high-impedance state. |
| HOLDA | 0 | Hold acknowledge signal |
| $\overline{\text { SYNC }}$ | 1 | Clock synchronization input |
| $\overline{\mathrm{BIO}}$ | 1 | Branch control input. Polled by BIOZ instruction. |
| DR | 1 | Serial data receive input |
| CLKR | 1 | Clock for receive input for serial port |
| FSR | 1 | Frame synchronization pulse for receive input |
| DX | O/Z | Serial data transmit output |
| CLKX | 1 | Clock for transmit output for serial port |
| FSX | 1/0/Z | Frame synchronization pulse for transmit. Configurable as either an input or an output. |

$\dagger_{I / O / Z}=$ Input/Output/High-impedance state.

## functional block diagram



## description

The TMS32020 Digital Signal Processor is the second member of the TMS320 family of VLSI digital signal processors and peripherals. The TMS320 family supports a wide range of digital signal processing applications, such as telecommunications, modems, image processing, speech processing, spectrum analysis, audio processing, digital filtering, high-speed control, graphics, and other computation-intensive applications.
With a 200-ns instruction cycle time and an innovative memory configuration, the TMS32020 performs operations necessary for many real-time digital signal processing algorithms. Since most instructions require only one cycle, the TMS32020 is capable of executing five million instructions per second. On-chip data RAM of 54416 -bit words, direct addressing of up to 64 K words of external data memory space and 64 K words of external program memory space, and multiprocessor interface features for sharing global memory minimize unnecessary data transfers to take full advantage of the capabilities of the processor.

## architecture

The TMS32020 architecture is based upon that of the TMS32010, the first member of the TMS320 family. The TMS32020 increases performance of DSP algorithms through innovative additions to the TMS320 family architecture. TMS32010 source code is upward-compatible with TMS32020 source code and can be assembled using the TMS32020 Macro Assembler.

Increased throughput on the TMS32020 for many DSP applications is accomplished by means of singlecycle multiply/accumulate instructions with a data move option, five auxiliary registers with a dedicated arithmetic unit, and faster I/O necessary for data-intensive signal processing.

The architectural design of the TMS32020 emphasizes overall speed, communication, and flexibility in processor configuration. Control signals and instructions provide floating-point support, block-memory transfers, communication to slower off-chip devices, and multiprocessing implementations.

Two large on-chip RAM blocks, configurable either as separate program and data spaces or as two contiguous data blocks, provide increased flexibility in system design. Maintaining program memory offchip allows large address spaces from which large programs of up to 64 K words can operate at full speed. Programs can also be downloaded from slow external memory to high-speed on-chip RAM. A total of 64 K data memory address space is included to facilitate implementation of DSP algorithms. The VLSI implementation of the TMS32020 incorporates all of these features as well as many others, such as a hardware timer, serial port, and block data transfer capabilities.

## 32-bit ALU/accumulator

The TMS32020 32-bit Arithmetic Logic Unit (ALU) and accumulator perform a wide range of arithmetic and logical instructions, the majority of which execute in a single clock cycle. The ALU executes a variety of branch instructions dependent on the status of the ALU or a single bit in a word. These instructions provide the following capabilities:

- Branch to an address specified by the accumulator
- Normalize fixed-point numbers contained in the accumulator
- Test a specified bit of a word in data memory.

One input to the ALU is always provided from the accumulator, and the other input may be provided from the Product Register (PR) of the multiplier or the input scaling shifter which has fetched data from the RAM on the data bus. After the ALU has performed the arithmetic or logical operations, the result is stored in the accumulator.

The 32-bit accumulator is split into two 16 -bit segments for storage in data memory. Additional shifters at the output of the accumulator perform shifts while the data is being transferred to the data bus for storage. The contents of the accumulator remain unchanged.

## scaling shifter

The TMS32020 scaling shifter has a 16 -bit input connected to the data bus and a 32 -bit output connected to the ALU. The scaling shifter produces a left shift of 0 to 16 bits on the input data, as programmed in the instruction. The LSBs of the output are filled with zeroes, and the MSBs may be either filled with zeroes or sign-extended, depending upon the status programmed into the SXM (sign-extension mode) bit of status register STO.

## $16 \times 16$-bit parallel multiplier

The TMS32020 has a two's complement $16 \times 16$-bit hardware multiplier, which is capable of computing a 32 -bit product in a single machine cycle. The multiplier has the following two associated registers:

- A 16-bit Temporary Register (TR) that holds one of the operands for the multiplier, and
- A 32-bit Product Register (PR) that holds the product.

Incorporated into the TMS32020 instruction set are single-cycle multiply/accumulate instructions that allow both operands to be processed simultaneously. The data for these operations resides in the on-chip RAM blocks and can be transferred to the multiplier each cycle via the program and data buses.

Four product shift modes are available at the Product Register (PR) output that are useful when performing multiply/accumulate operations, fractional arithmetic, or justifying fractional products.

## timer

The TMS32020 provides a memory-mapped 16 -bit timer for control operations. The on-chip timer (TIM) register is a down counter that is continuously clocked by an internal clock. This clock is derived by dividing the CLKOUT1 frequency by 4. A timer interrupt (TINT) is generated every time the timer decrements to zero. The timer is reloaded with the value contained in the period (PRD) register within the same cycle that it reaches zero so that interrupts may be programmed to occur at regular intervals of $4 \times$ (PRD) cycles of CLKOUT1.

## memory control

The TMS32020 provides a total of 54416 -bit words of on-chip data RAM, divided into three separate blocks (BO, B1, and B2). Of the 544 words, 288 words (blocks B1 and B2) are always data memory, and 256 words (block BO) are programmable as either data or program memory. A data memory size of 544 words allows the TMS32020 to handle a data array of 512 words ( 256 words if on-chip RAM is used for program memory), while still leaving 32 locations for intermediate storage. When using block BO as program memory, instructions can be downloaded from external program memory into on-chip RAM and then executed.
When using on-chip program RAM or high-speed external program memory, the TMS32020 runs at full speed without wait states. However, the READY line can be used to interface the TMS32020 to slower, less-expensive external memory. Downloading programs from slow off-chip memory to on-chip program RAM speeds processing while cutting system costs.
The TMS32020 provides three separate address spaces for program memory, data memory, and I/O. The on-chip memory is mapped into either the 64 K -word data memory or program memory space, depending upon the memory configuration. The CNFD (configure block BO as data memory) and CNFP (configure block BO as program memory) instructions allow dynamic configuration of the memory maps through software. Regardless of the configuration, the user may still execute from external program memory.
The TMS32020 has six registers that are mapped into the data memory space: a serial port data receive register, serial port data transmit register, timer register, period register, interrupt mask register, and global memory allocation register.

(a) ADDRESS MAPS AFTER A CNFD INSTRUCTION

(b) ADDRESS MAPS AFTER A CNFP INSTRUCTION

FIGURE 1. MEMORY MAPS

## interrupts and subroutines

The TMS32020 has three external maskable user interrupts $\overline{\text { NT } 2-I N T O, ~ a v a i l a b l e ~ f o r ~ e x t e r n a l ~ d e v i c e s ~ t h a t ~}$ interrupt the processor. Internal interrupts are generated by the serial port (RINT and XINT), by the timer (TINT), and by the software interrupt (TRAP) instruction. Interrupts are prioritized with reset ( $\overline{\mathrm{RS}}$ ) having the highest priority and the serial port transmit interrupt (XINT) having the lowest priority. All interrupt locations are on two-word boundaries so that branch instructions can be accommodated in those locations if desired.

A built-in mechanism protects multicycle instructions from interrupts. If an interrupt occurs during a multicycle instruction, the interrupt is not processed until the instruction is completed. This mechanism applies both to instructions that are repeated or become multicycle due to the READY signal.

## external interface

The TMS32020 supports a wide range of system interfacing requirements. Program, data, and I/O address spaces provide interface to memory and I/O, thus maximizing system throughput. I/O design is simplified by having I/O treated the same way as memory. I/O devices are mapped into the I/O address space using the processor's external address and data busses in the same manner as memory-mapped devices. Interface to memory and I/O devices of varying speeds is accomplished by using the READY line. When transactions are made with slower devices, the TMS32020 processor waits until the other device completes its function and signals the processor via the READY line. Then, theTMS32020 continues execution.

A serial port provides communication with serial devices, such as codecs, serial A/D converters, and other serial systems. The interface signals are compatible with codecs and many other serial devices with a minimum of external hardware. The serial port may also be used for intercommunication between processors in multiprocessing applications.

The serial port has two memory-mapped registers: the data transmit register (DXR) and the data receive register (DRR). Both registers operate in either the byte mode or 16 -bit word mode, and may be accessed in the same manner as any other data memory location. Each register has an external clock, a framing synchronization pulse, and associated shift registers. One method of multiprocessing may be implemented by programming one device to transmit while the others are in the receive mode.

## multiprocessing

The flexibility of the TMS32020 allows configurations to satisfy a wide range of system requirements. The TMS 32020 can be used as follows:

- A standalone processor
- A multiprocessor with devices in parallel
- A slave/host multiprocessor with global memory space
- A peripheral processor interfaced via processor-controlled signals to another device.

For multiprocessing applications, the TMS32020 has the capability of allocating global data memory space and communicating with that space via the $\overline{B R}$ (bus request) and READY control signals. Global memory is data memory shared by more than one processor. Global data memory access must be arbitrated. The 8 -bit memory-mapped GREG (global memory allocation register) specifies part of the TMS32020's data memory as global external memory. The contents of the register determine the size of the global memory space. If the current instruction addresses an operand within that space, $\overline{B R}$ is asserted to request control of the bus. The length of the memory cycle is controlled by the READY line.
The TMS32020 supports DMA (direct memory access) to its external program/data memory using the $\overline{\text { HOLD }}$ and $\overline{\text { HOLDA }}$ signals. Another processor can take complete control of the TMS32020's external memory by asserting HOLD low. This causes the TMS32020 to three-state its address, data, and control lines, and assert HOLDA.

## instruction set

The TMS32020 microprocessor implements a comprehensive instruction set that supports both numericintensive signal processing operations as well as general-purpose applications, such as multiprocessing and high-speed control. The TMS32010 source code is upward-compatible with TMS32020 source code.
For maximum throughput, the next instruction is prefetched while the current one is being executed. Since the same data lines are used to communicate to external data/program or I/O space, the number of cycles may vary depending upon whether the next data operand fetch is from internal or external program memory. Highest throughput is achieved by maintaining data memory on-chip and using either internal or fast external program memory.

## addressing modes

The TMS32020 instruction set provides three memory addressing modes: direct, indirect, and immediate addressing.
Both direct and indirect addressing can be used to access data memory. In direct addressing, seven bits of the instruction word are concatenated with the nine bits of the data memory page pointer to form the 16 -bit data memory address. Indirect addressing accesses data memory through the five auxiliary registers. In immediate addressing, the data is based on a portion of the instruction word(s).

In direct memory addressing, the instruction word contains the lower seven bits of the data memory address. This field is concatenated with the nine bits of the data memory page pointer to form the full 16 -bit address. Thus, memory is paged in the direct addressing mode with a total of 512 pages, each page containing 128 words.

Five auxiliary registers (ARO-AR4) provide flexible and powerful indirect addressing. To select a specific auxiliary register, the Auxiliary Register Pointer (ARP) is loaded with either a 0, 1, 2, 3, or a 4 for ARO through AR4, respectively.

There are five types of indirect addressing: auto-increment or auto-decrement, post-indexing by either adding or subtracting the contents of ARO, or single indirect addressing with no increment or decrement. All operations are performed on the current auxiliary register in the same cycle as the original instruction, followed by a new ARP value being loaded.

## repeat feature

A repeat feature, used with instructions such as multiply/accumulates, block moves, I/O transfers, and table read/writes, allows a single instruction to be performed up to 256 times. The repeat counter (RPTC) is loaded with either a data memory value (RPT instruction) or an immediate value (RPTK instruction). The value of this operand is one less than the number of times that the next instruction is executed. Those instructions that are normally multicycle are pipelined when using the repeat feature, and effectively become single-cycle instructions.

## instruction set summary

Table 1 lists the symbols and abbreviations used in Table 2, the instruction set summary. Table 2 consists primarily of single-cycle, single-word instructions. Infrequently used branch, I/O, and CALL instructions are multicycle. The instruction set summary is arranged according to function and alphabetized within each functional grouping. The symbol ( $t$ ) indicates those instructions that are not included in the TMS32010 instruction set.

TABLE 1. INSTRUCTION SYMBOLS

| SYMBOL | MEANING |
| :---: | :--- |
| B | 4-bit field specifying a bit code |
| CM | 2-bit field specifying compare mode |
| D | Data memory address field |
| FO | Format status bit |
| I | Addressing mode bit |
| K | Immediate operand field |
| PA | Port address (PA0 through PA15 are predefined |
|  | assembler symbols equal to 0 through 15, |
|  | respectively.) |
| PM | 2-bit field specifying P register output shift |
|  | code |
| R | 3-bit operand field specifying auxiliary register |
| S | 4-bit left-shift code |
| X | 3-bit accumulator left-shift field |

TABLE 2. INSTRUCTION SET SUMMARY


[^0]TABLE 2. INSTRUCTION SET SUMMARY (CONTINUED)

${ }^{\dagger}$ These instructions not included in the TMS32010 instruction set.

TABLE 2. INSTRUCTION SET SUMMARY (CONCLUDED)

${ }^{\dagger}$ These instructions not included in the TMS32010 instruction set.

## development systems and software support

Texas Instruments offers concentrated development support and complete documentation for designing a TMS32020-based microprocessor system. When developing an application, tools are provided to evaluate the performance of the processor, to develop the algorithm implementation, and to fully integrate the design's software and hardware modules. When questions arise, additional support can be obtained by calling the nearest Texas Instruments Regional Technology Center (RTC).

Sophisticated development operations are performed with the TMS32020 Macro Assembler/Linker, Simulator, and Emulator (XDS). The macro assembler and linker are used to translate program modules into object code and link them together. This puts the program modules into a form which can be loaded into the TMS32020 Simulator or Emulator. The simulator provides a quick means for initially debugging TMS32020 software while the emulator provides the real-time in-circuit emulation necessary to perform system level debug efficiently.

Table 3 gives a complete list of TMS32020 software and hardware development tools.
TABLE 3. TMS32020 SOFTWARE AND HARDWARE SUPPORT

| MACRO ASSEMBLERS/LINKERS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Host Computer | Operating System | Part Number |  |  |  |
| DEC VAX | VMS | TMDS3241210-08 |  |  |  |
| TI/IBM PC | MS/PC-DOS | TMDS3241810-02 |  |  |  |
|  |  |  |  |  |  |
| Host Computer | SIMULATORS | Part Number |  |  |  |
| DEC VAX | Operating System | TMDS3241211-08 |  |  |  |
| TI/IBM PC | VMS | TMDS3241811-02 |  |  |  |
|  |  |  |  | MS/PC-DOS | Part Number |
| Model | EMULATORS | TMDS3261120 |  |  |  |
| XDS/11 | Power Supply | TMDS3262220 |  |  |  |
| XDS/22 | 5 V @ 5 A required |  |  |  |  |

## absolute maximum ratings over specified temperature range (unless otherwise noted) ${ }^{\dagger}$


${ }^{\dagger}$ Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
${ }^{\ddagger}$ All voltage values are with respect to $\mathrm{V}_{\mathrm{SS}}$.

## recommended operating conditions

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage |  | 4.75 | 5 | 5.25 | V |
| $\mathrm{V}_{\text {SS }}$ | Supply voltage |  | 0 |  |  | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | All inputs except CLKIN | 2 |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
|  |  | CLKIN | 2.4 |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| VIL | Low-level input voltage | All inputs except CLKIN | -0.3 |  | 0.8 | V |
|  |  | CLKIN | -0.3 |  | 0.8 | V |
| ${ }^{\mathrm{O}} \mathrm{OH}$ | High-level output current |  |  |  | 300 | $\mu \mathrm{A}$ |
| $\mathrm{IOL}^{\text {l }}$ | Low-level output current |  |  |  | 2 | mA |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature (Notes 1 and 2) |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

NOTES: 1. Case temperature ( $\mathrm{T}_{\mathrm{C}}$ ) must be maintained below $90^{\circ} \mathrm{C}$.
2. $\mathrm{R}_{\theta \mathrm{JA}}=36^{\circ} \mathrm{C} /$ Watt; $\mathrm{R}_{\theta \mathrm{JC}}=6^{\circ} \mathrm{C} /$ Watt.

## electrical characteristics over specified free-air temperature range (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP ${ }^{\dagger}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}^{\text {OH }}=\mathrm{MAX}$ | 2.4 | 3 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=\mathrm{MAX}$ |  | 0.3 | 0.6 | V |
| I | Three-state current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$ | -20 |  | 20 | $\mu \mathrm{A}$ |
| 1 | Input current | $\mathrm{V}_{1}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\text {CC }}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{\text {I C }}$ | Supply current | $\mathrm{T}^{\text {A }}=0^{\circ} \mathrm{C}, \mathrm{V}_{C C}=\mathrm{MAX}, \mathrm{f}_{\mathrm{X}}=\mathrm{MAX}$ |  |  | 360 | mA |
|  |  | $\mathrm{T}_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{X}}=\mathrm{MAX}$ |  | 250 |  | mA |
|  |  | $\mathrm{T}^{\mathrm{T}} \mathrm{C}=90^{\circ} \mathrm{C}, \mathrm{V}_{C C}=\mathrm{MAX}, \mathrm{f}_{\mathrm{X}}=\mathrm{MAX}$ |  |  | 285 | mA |
| $\mathrm{C}_{1}$ | Input capacitance |  |  |  | 15 | pF |
| $\mathrm{C}_{0}$ | Output capacitance |  |  |  | 15 | pF |

${ }^{\dagger}$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Caution. This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriate logic voltage level, preferrably either $\mathrm{V}_{\mathrm{CC}}$ or ground. Specific guidelines for handling devices of this type are contained in the publication "Guidelines for Handling ElectrostaticDischarge Sensitive (ESDS) Devices and Assemblies" available from Texas Instruments.

## CLOCK CHARACTERISTICS AND TIMING

The TMS32020 can use either its internal oscillator or an external frequency source for a clock.

## internal clock option

The internal oscillator is enabled by connecting a crystal across X 1 and X 2 /CLKIN (see Figure 2). The frequency of CLKOUT1 is one-fourth the crystal fundamental frequency.

| PARAMETER | test conditions | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{x}} \quad$ Input clock frequency | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 6.7 |  | 20.5 | MHz |
| $\mathrm{f}_{\mathrm{SX}} \quad$ Serial port frequency | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 50 |  | 2563 | kHz |
| C1, C2 | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |  | 10 |  | pF |



FIGURE 2. INTERNAL CLOCK OPTION

## external clock option

An external frequency source can be used by injecting the frequency directly into X2/CLKIN with $\times 1$ left unconnected. The external frequency injected must conform to the specifications listed in the following table.
switching characteristics over recommended operating conditions (see Note 3)

| PARAMETER |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\mathrm{c}}^{\mathrm{c}}$ (C) | CLKOUT1/CLKOUT2 cycle time | 195 |  | 597 | ns |
| $\mathrm{t}_{\mathrm{d}(\mathrm{CIH}-\mathrm{C})}$ | CLKIN high to CLKOUT1/CLKOUT2/डTRB high/low | 25 |  | 50 | ns |
| $\mathrm{t}_{\mathrm{f}}(\mathrm{C})$ | CLKOUT1/CLKOUT2/STRB fall time |  |  | 10 | ns |
| $\mathrm{t}_{\mathrm{r}}(\mathrm{C})$ | CLKOUT1/CLKOUT2/STRB rise time |  |  | 10 | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{CL})$ | CLKOUT1/CLKOUT2 low pulse duration | 2Q-15 | 20 | $20+15$ | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{CH})$ | CLKOUT1/CLKOUT2 high pulse duration | 2Q-15 | 20 | $20+15$ | ns |
| ${ }_{\text {d }}(\mathrm{C} 1-\mathrm{C} 2)$ | CLKOUT1 high to CLKOUT2 low, CLKOUT2 high to CLKOUT1 high, etc. | Q-10 | 0 | Q + 10 | ns |

NOTE 3: $Q=1 / 4 t_{C}(C)$.
timing requirements over recommended operating conditions (see Note 3)

|  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{c} \text { ( } \mathrm{Cl})}$ | CLKIN cycle time | 48.8 |  | 150 | ns |
| $\mathrm{t}_{\mathrm{f}} \mathrm{Cl}$ ) | CLKIN fall time |  |  | 10 | ns |
| $\operatorname{tr}(\mathrm{Cl})$ | CLKIN rise time |  |  | 10 | ns |
| $\mathrm{t}_{\text {w }}$ (CIL) | CLKIN low pulse duration, $\mathrm{t}_{\mathrm{c}(\mathrm{Cl})}=50 \mathrm{~ns}$ (Note 4) | 10 |  | 40 | ns |
| $\mathrm{t}_{\mathrm{w}}$ (CIH) | CLKIN high pulse duration, $\mathrm{t}_{\mathrm{c}(\mathrm{Cl})}=50 \mathrm{~ns}$ (Note 4) | 10 |  | 40 | ns |
| $\mathrm{t}_{\text {su }}$ (S) | $\overline{\text { SYNC }}$ setup time before CLKIN low | 10 |  | Q-10 | s |
| $\mathrm{th}_{\mathrm{h}}(\mathrm{S})$ | SYNC hold time from CLKIN low | 15 |  |  | ns |

NOTES: 3. $Q=1 / 4 t_{c}(C)$.
4. CLKIN duty cycle $\left[\mathrm{t}_{\mathrm{r}(\mathrm{Cl})}+\mathrm{t}_{\mathrm{w}(\mathrm{ClH})}\right] / \mathrm{t}_{\mathrm{c}(\mathrm{Cl})}$ must be within $40-60 \%$.


FIGURE 3. TEST LOAD CIRCUIT

(b) OUTPUTS

FIGURE 4. VOLTAGE REFERENCE LEVELS
clock timing


## MEMORY AND PERIPHERAL INTERFACE TIMING

switching characteristics over recommended operating conditions (see Note 3)

|  | PARAMETER | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{d}}(\mathrm{C} 1-\mathrm{S})$ | $\overline{\text { STRB }}$ from CLKOUT1 (if $\overline{\text { STRB }}$ is present) | Q-15 | Q | Q +15 | ns |
| $\mathrm{t}_{\mathrm{d}(\mathrm{C} 2-\mathrm{S})}$ | CLKOUT2 to $\overline{\text { STRB }}$ (if $\overline{\text { STRB }}$ is present) | -15 | 0 | 15 | s |
| $t_{\text {su }}(\mathrm{A})$ | Address setup time before STRB low (Note 5) | Q-30 |  |  | ns |
| $t_{\text {h }}(\mathrm{A})$ | Address hold time after $\overline{\text { STRB }}$ high (Note 5) | Q-15 |  |  | ns |
| $t_{w(S L)}$ | $\overline{\text { STRB }}$ low pulse duration (no wait states, Note 6) |  | 20 |  | ns |
| ${ }_{\text {w }}^{\text {w }}$ (SH) | STRB high pulse duration (between consecutive cycles, Note 6) |  | 20 |  | ns |
| $\mathrm{t}_{\text {su( }}$ (D) W | Data write setup time before STRB high (no wait states) | 20-45 |  |  | ns |
| $t_{\text {h ( }}$ ( $) W$ | Data write hold time from STRB high | Q-15 | Q |  | ns |
| $\mathrm{t}_{\mathrm{en} \text { (D) }}$ | Data bus starts being driven after STRB low (write cycle) | 0 |  |  | ns |
| $\mathrm{t}_{\text {dis }}(\mathrm{D})$ | Data bus three-state after STRB high (write cycle) |  | Q | Q + 30 | ns |
| $\mathrm{t}_{\mathrm{d}}(\mathrm{MSC})$ | $\overline{\text { MSC }}$ valid from CLKOUT1 | -25 | 0 | 25 | ns |

NOTES: 3. $Q=1 / 4 \mathrm{t}_{\mathrm{C}(\mathrm{C})}$.
5. A15-AO, $\overline{\mathrm{PS}}, \overline{\mathrm{DS}}, \overline{\mathrm{S}}, \mathrm{R} / \overline{\mathrm{W}}$, and $\overline{\mathrm{BR}}$ timings are all included in timings referenced as "address."
6. Delays between CLKOUT $1 / C L K O U T 2$ edges and $\overline{S T R B}$ edges track each other, resulting in $t_{w}(S L)$ and $t_{w}(S H)$ being 20 with no wait states.
timing requirements over recommended operating conditions (see Note 3)

|  |  | MIN | NOM MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ta}_{\mathrm{a}}(\mathrm{A})$ | Read data access time from address time (read cycle, Notes 5 and 7) |  | 30-70 | ns |
| $\mathrm{t}_{\mathrm{su}}(\mathrm{D}) \mathrm{R}$ | Data read setup time before $\overline{\text { STRB }}$ high | 40 |  | ns |
| $\mathrm{th}_{\mathrm{h}}(\mathrm{D}) \mathrm{R}$ | Data read hold time from STRE high | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d}}(\mathrm{SL}-\mathrm{R})$ | READY valid after STRB low (no wait states) |  | 0-40 | ns |
| $\mathrm{t}_{\mathrm{d}}(\mathrm{C} 2 \mathrm{H}-\mathrm{R})$ | READY valid after CLKOUT2 high |  | 0-40 | ns |
| $\mathrm{th}_{\text {( }}$ SL-R) | READY hold time after STRB low (no wait states) | Q-5 |  | ns |
| th(C2H-R) | READY hold after CLKOUT2 high | Q-5 |  | ns |
| $\mathrm{t}_{\mathrm{d}}(\mathrm{M}-\mathrm{R})$ | READY valid after $\overline{M S C}$ valid |  | 20-50 | ns |
| th(M-R) | READY hold time after $\overline{\mathrm{MSC}}$ valid | 0 |  | ns |

NOTES: 3. $\mathrm{Q}=1 / 4 \mathrm{t}_{\mathrm{c}(\mathrm{C})}$.
5. A15-AO, $\overline{\mathrm{PS}}, \overline{\mathrm{DS}}, \overline{\mathrm{I}}, \mathrm{R} / \overline{\mathrm{W}}$, and $\overline{\mathrm{BR}}$ timings are all included in timings referenced as "address."
7. Read data access time is defined as $t_{a(A)}=t_{s u(A)}+t_{w}(S L)-t_{s u(D) R}$.
memory read timing

memory write timing

one wait-state memory access timing


## $\overline{\mathbf{R S}}, \overline{\mathrm{INT}}, \overline{\mathrm{BIO}}$, and XF TIMING

switching characteristics over recommended operating conditions (see Note 3)

|  | PARAMETER | MIN | TYP | MAX |
| :---: | ---: | ---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{d}(\mathrm{RS})}$ | CLKOUT1 low to reset state entered |  | 45 | ns |
| $\mathrm{t}_{\mathrm{d}}(\mathrm{IACK})$ | CLKOUT1 to $\overline{\mathrm{IACK}}$ valid | -25 | 0 | 25 |
| $\mathrm{t}_{\mathrm{d}(\mathrm{XF})}$ | XF valid before falling edge of $\overline{\text { STRB }}$ | ns |  |  |

NOTE 3: $Q=1 / 4 \mathrm{t}_{\mathrm{c}}(\mathrm{C})$.
8. $\overline{\mathrm{RS}}, \overline{\mathrm{INT}}$, and $\overline{\mathrm{BIO}}$ are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagrams will occur.
timing requirements over recommended operating conditions (see Note 3)

|  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {su }}(\mathrm{IN})$ | $\overline{\mathrm{NT}} / \overline{\mathrm{BIO}} / \overline{\mathrm{RS}}$ setup before CLKOUT1 high | 50 |  |  | ns |
| th(IN) | $\overline{\mathrm{NT}} / \overline{\mathrm{BIO}} / \overline{\mathrm{RS}}$ hold after CLKOUT1 high | 0 |  |  | ns |
| $\mathrm{t}_{f}(\mathrm{~N})$ | $\overline{\mathrm{NT}} / \overline{\mathrm{BIO}}$ fall time |  |  | 15 | ns |
| $t_{w}(\mathbb{I N})$ | $\overline{\text { INT } / \text { BIO }}$ low pulse duration | $\mathrm{t}_{\mathrm{c}}(\mathrm{C})$ |  |  | ns |
| $\mathrm{t}_{\mathrm{w}}$ (RS) | $\overline{\mathrm{RS}}$ low pulse duration | $3 \mathrm{t}_{\mathrm{c}(\mathrm{C})}$ |  |  | ns |

NOTE 3: $Q=1 / 4 \mathrm{t}_{\mathrm{c}}(\mathrm{C})$.
8. $\overline{\mathrm{RS}}, \overline{\mathrm{INT}}$, and $\overline{\mathrm{BIO}}$ are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagrams will occur.

## reset timing


${ }^{\dagger}$ Control signals are $\overline{\mathrm{DS}}, \overline{\mathrm{I}}, \mathrm{R} / \overline{\mathrm{W}}$ and XF.
${ }^{\ddagger}$ Serial port controls are $\overline{D X}$ and FSX.
interrupt timing

$\overline{B I O}$ timing

external flag timing


## $\overline{\text { HOLD TIMING }}$

switching characteristics over recommended operating conditions (see Note 3)

| PARAMETER | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{d}(\mathrm{C} 1 \mathrm{~L}-\mathrm{AL})}$ HOLDA low after CLKOUT1 low | -25 |  | 25 | ns |
| $\mathrm{t}_{\text {dis(AL-A) }}$ HOLDA low to address three-state |  | 15 |  | ns |
| $\mathrm{t}_{\text {dis }}(\mathrm{C} 1 \mathrm{~L}-\mathrm{A})$ Address three-state after CLKOUT1 low ( $\overline{\text { HOLD }}$ mode, Note 5) |  |  | 30 | ns |
| $\mathrm{t}_{\mathrm{d}(\mathrm{HH}-\mathrm{AH})}$ HOLD high to HOLDA high |  |  | 50 | ns |
| ten(A-C1L) Address driven before CLKOUT1 low ( $\overline{\mathrm{HOLD}}$ mode, Note 5) |  |  | 10 | ns |

NOTES: 3. $\mathrm{Q}=1 / 4 \mathrm{t}_{\mathrm{C}}(\mathrm{C})$.
5. A15-AO, $\overline{\mathrm{PS}}, \overline{\mathrm{DS}}, \overline{\mathrm{I}}, \mathrm{R} / \overline{\mathrm{W}}$, and $\overline{\mathrm{BR}}$ timings are all included in timings referenced as "address."
timing requirements over recommended operating conditions (see Note 3)

|  | MIN | NOM |
| :---: | ---: | :---: |
| $\mathrm{t}_{\mathrm{d}( }(\mathrm{C} 2 \mathrm{H}-\mathrm{H})$ | MAX | UNIT |

NOTE: $3 . \mathrm{Q}=1 / 4 \mathrm{t}_{\mathrm{C}}(\mathrm{C})$.
$\overline{\text { HOLD }}$ timing (part A)


HOLD timing (part B)


## SERIAL PORT TIMING

switching characteristics over recommended operating conditions (see Note 3)

|  | PARAMETER | MIN | TYP |
| :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{d}(\mathrm{CH}-\mathrm{DX})}$ | DX valid after CLKX rising edge (Note 9) | UNIT |  |
| $\mathrm{t}_{\mathrm{d}(\mathrm{FL}-\mathrm{DX})}$ | DX valid after FSX falling edge (TXM = O, Note 9) | 100 | ns |
| $\mathrm{t}_{\mathrm{d}(\mathrm{CH}-\mathrm{FS})}$ | FSX valid after CLKX rising edge (TXM = 1) |  | 50 |

NOTES: 3. $\mathrm{Q}=1 / 4 \mathrm{t}_{\mathrm{c}}(\mathrm{C})$
9. The last occurrence of FSX falling and CLKX rising.
timing requirements over recommended operating conditions (see Note 3)

|  |  | MIN | NOM MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{c}}$ (SCK) | Serial port clock (CLKX/CLKR) cycle time | 390 | 20,000 | ns |
| $\mathrm{t}_{\mathrm{f}}(\mathrm{SCK})$ | Serial port clock (CLKX/CLKR) fall time |  | 50 | ns |
| tr (SCK) | Serial port clock (CLKX/CLKR) rise time |  | 50 | ns |
| ${ }^{\text {w }}$ (SCK) | Serial port clock (CLKX/CLKR) low pulse duration (see Note 10) | 150 | 12,000 | ns |
| ${ }^{\text {t }}$ w(SCK) | Serial port clock (CLKX/CLKR) high pulse duration (see Note 10) | 150 | 12,000 | ns |
| $\mathrm{t}_{\text {su }}$ (FS) | FSX/FSR setup time before (CLKX/CLKR) falling edge ( $T$ PM = 0) | 20 |  | ns |
| th(FS) | FSX/FSR hold time after (CLKX/CLKR) falling edge (TXM = 0) | 20 |  | ns |
| $\mathrm{t}_{\text {su }}$ (DR) | DR setup time before CLKR falling edge | 20 |  | ns |
| th(DR) | DR hold time after CLKR falling edge | 20 |  | ns |

NOTES: 3. $Q=1 / 4 \mathrm{t}_{\mathrm{c}}(\mathrm{C})$.
10. The duty cycle of the serial port clock must be within 40-60\%.
serial port receive timing

serial port transmit timing


## MECHANICAL DATA

## 68-pin GB pin grid array ceramic package



ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES
|

## TI Sales Offices

ALABAMA: Huntsville (205) 837.7530.
ARIZONA: Phoenix (602) 995-1007;
Tucson (602) 624-3276.
CALIFORNIA: Irvine (714) 660-8187;
Sacramento (916) 929-1521;
San Diego (619) 278-9601;
Santa Clara (408) 980-9000;
Torrance (213) $217-7010$
Woodland Hills
(818) 704
Woodland Hills (818) 704-7759.
COLORADO: Aurora (303) 368 -8000.
CONNECTICUT: Wallingford (203) 269-0074.
FLORIDA: Ft. Lauderdale (305) 973-8502; Maitland (305) 660-4600; Tampa (813) 870-6420 GEORGIA: Norcross (404) 662-7900. ILLINOIS: Arlington Heights (312) 640-2925.
INDIANA: Ft. Wayne (219) 424-5174; Indianapolis (317) 248-8555.
IOWA: Cedar Rapids (319) 395-9550.
MARYLAND: Baltimore (301) 944-8600.
MASSACHUSETTS: Waltham (617) 895-9100.
MICHIGAN: Farmington Hills (313) 553-1500; Grand Rapids (616) 957-4200.
MINNESOTA: Eden Prairie (612) 828-9300
MISSOURI: Kansas City (816) 523-2500;
St. Louis (314) 569-7600.
NEW JERSEY: Iselin (201) 750-1050.
NEW MEXICO: Albuquerque (505) 345-2555.
NEW YORK: East Syracuse (315) 463-9291; Endicott (607) 754.3900; Melville (516) 454-6600; Endicott (6016) $385-6770$;
Pittsford (
Poughkeepsie (914) 473-2900.
NORTH CAROLINA: Charlotte (704) 527-0930;
Raleigh (919) 876-2725.
OHIO: Beachwood (216) 464.6100; Dayton (513) 258-3877.
OKLAHOMA: Tulsa (918) $250-0633$.
OREGON: Beaverton (503) 643-6758.
PENNSYLVANIA: Ft. Washington (215) 643-6450; Coraopolis (412) 771-8550.
PUERTO RICO: Hato Rey (809) 753-8700
TEXAS: Austin (512) 250-7655;
Houston (713) 778-6592; Richardson (214) 680-5082;
San Antonio (512) 496-1779.
UTAH: Murray (801) 266-8972.
VIRGINIA: Fairfax (703) 849-1400
WASHINGTON: Redmond (206) 881-3080.
WISCONSIN: Brookfield (414) 785-7140.
CANADA: Nepean, Ontario (613) 726-1970;
Richmond Hill, Ontario (416) 884-9181;
St. Laurent, Quebec (514) 334-3635.

## TI Regional Technology Centers

CALIFORNIA: Irvine (714) 660-8140,
Santa Clara (408) 748-2220.
GEORGIA: Norcross (404) 662-7945.
ILLINOIS: Arlington Heights (312) 640-2909. MASSACHUSETTS: Waltham (617) 895.9197.
TEXAS: Richardson (214) 680-5066.
CANADA: Nepean, Ontario (613) 726-1970

## Customer Response Center <br> TOLL FREE: (800) 232-3200

OUTSIDE USA: (214) 995-6611
(8:00 a.m. - 5:00 p.m. CST)

## TI Distributors

TI AUTHORIZED DISTRIBUTORS IN USA<br>Arrow Electronics<br>Diplomat Electronics<br>General Radio Supply Company<br>Graham Electronics<br>Harrison Equipment Co.<br>International Electronics<br>JACO Electronics<br>Kierulff Electronics<br>LCOMP, Incorporated<br>Marshall Industries<br>Milgray Electronics<br>Newark Electronics<br>Time Electronics<br>R.V. Weatherford Co.<br>Wyle Laboratories

TI AUTHORIZED DISTRIBUTORS IN CANADA

Arrow Electronics Canada
Future Electronics
ITT Multicomponents
L.A. Varah, Ltd.

TI AUTHORIZED DISTRIBUTORS IN USA
-OBSOLETE PRODUCT ONLY-
Rochester Electronics, Inc.
Wakefield, Massachusetts
(617) 245-2941

ALABAMA: Arrow (205) 882-2730;
Kierulff (205) 883-6070; Marshall' (205) 881-9235.
ARIZONA: Arrow (602) 968-4800;
Kierulff (602) 243-4101; Marshall (602) 968-6181; Wyle (602) 866-2888.
CALIFORNIA: Los Angeles/Orange County: Arrow (818) 701.7500 , (714) 838.5422 ;
Kierulff (213) 725-0325, (714) 731-5711, (714) 220-6300
Marshall (818) 999-5001, (818) 442-7204,
(714) 660-0951; R.V. Weatherford (714) 634-9600
(213) 849-3451, Wyle (213) 322-8100, (818) 880-9001,
(714) 863-9953; Sacramento: Arrow (916) 925-7456; Marshall (916) 635-9700;
Wyle (916) 638-5282; San Diego: Arrow
(619) 565-4800; Kierulff (619) 278-2112;

Marshall (619) 578-9600; Wyle (619) 565-9171;
San Francisco Bay Area: Arrow (408) $745-6600$;
(415) 487.4600 Kierulff ( 408 ) 971.2600
(415) 487-4600; Kierulff (408) 971-2600;
Marshall (408) $943-4600$; Wyle (408) 72

Marshall (408) 943-4600; Wyle (408) 727.2500;
COLORADO: Arrow (303) 696-1111;
Kierulff (303) 790-4444; Wyle (303) 457-9953.
CONNECTICUT: Arrow (203) 265-7741;
Diplomat (203) 797.9674; Kierulff (203) 265-1115; Marshall (203) 265-3822;' Milgray (203) 795-0714.
FLORIDA: Ft. Lauderdale: Arrow (305) 429-8200; Diplomat (305) 974-8700; Kierulff (305) 486-4004; Diplamat : Arrow (305) 725-1480;
Orlatial
Orlando: Arrow
Milgray (305) $647-5747$; Tampa:
Arrow (813) 576-8995; Diplomat (813) 443-4514;
Kierulff (813) 576-1966.


## Texas <br> InSTRUMENTS

Creating useful products and services for you.

GEORGIA: Arrow (404) 449-8252;
Kierulff (404) 447-5252; Marshall (404) 923-5750.
ILLINOIS: Arrow (312) 397-3440;
Diplomat (312) 595-1000; Kierulff (312) 250-0500; Marshall (312) 490-0155; Newark (312) 784-5100.
INDIANA: Indianapolis: Arrow (317) 243-9353;
Graham (317) 634-8202; Marshall (317) 297-0483; Ft. Wayne: Graham (219) 423-3422.
IOWA: Arrow (319) 395-7230.
KANSAS: Kansas City: Marshall (913) 492-3121; Wichita: LCOMP (316) $265-9507$.
MARYLAND: Arrow (301) 995-0003;
Diplomat (301) 995-1226; Kierulff (301) 636-5800; Milgray (301) 793-3993; Marshall (301) 840-9450.
MASSACHUSETTS: Arrow (617) 933-8130;
Diplomat (617) 935-6611; Kierulff (617) 667-8331; Marshall (617) 272-8200; Time (617) 532-6200.
MICHIGAN: Detroit: Arrow (313) 971-8220;
Marshall (313) 525-5850; Newark (313) 967-0600;
Grand Rapids: Arrow (616) 243-0912
MINNESOTA: Arrow (612) 830-1800;
Kierulff (612) 941-7500; Marshall (612) 559-2211.
MISSOURI: Kansas City: LCOMP (816) 221-2400; St. Louis: Arrow (314) 567-6888; Kierulff (314) 739-0855.
NEW HAMPSHIRE: Arrow (603) 668-6968.
NEW JERSEY: Arrow (201) 575-5300, (609) 596-8000; Diplomat (201) 785-1830;
General Radio (609) 964-8560; Kierulff (201) 575-6750;
(609) 235-1444; Marshall (201) 882-0320,
(609) 234-9100; Milgray (609) 983-5010.

NEW MEXICO: Arrow (505) 243-4566;
International Electronics (505) 345-8127
NEW YORK: Long Island: Arrow (516) 231-1000; Diplomat (516) 454-6400; JACO (516) 273-5500;
Marshall (516) 273-2053; Milgray (516) 420-9800;
Rochester: (716) 427-0300;
Marshall (716) 235-7620;
Syracuse: Arrow (315) 652-1000;
Diplomat (315) 652-5000; Marshall (607) 798-1611.
NORTH CAROLINA: Arrow (919) 876-3132,
(919) 725-8711; Kierulff (919) 872-8410;

Marshall (919) 878-9882.
OHIO: Cincinnati: Graham (513) 772-1661;
Cleveland: Arrow (216) 248-3990;
Kierulff (216) 587-6558; Marshall (216) 248-1788.
Columbus: Arrow (614) 885-8362;
Dayton: Arrow (513) 435-5563; Graham (513) 435-8660; Kierulff (513) 439-0045; Marshall (513) 236-8088.
OKLAHOMA: Arrow (918) 665-7700;
Kierulff (918) 252-7537.
OREGON: Arrow (503) 684-1690;
Kierulff (503) 641-9153; Wyle (503) 640-6000; Marshall (503) 644-5050.
PENNSYLVANIA: Arrow (412) $856-7000$,
(215) 928-1800; General Radio (215) 922-7037.

RHODE ISLAND: Arrow (401) 431-0980
TEXAS: Austin: Arrow (512) 835-4180;
Kierulff (512) 835-2090; Marshall (512) 837-1991; Wyle (512) 834-9957; Dallas: Arrow (214) 380-6464; International Electronics (214) 233-9323; Kierulff (214) 343-2400; Marshall (214) 233-5200; Wyle (214) 235-9953;
El Paso: International Electronics (915) 598-3406; Houston: Arrow (713) 530-4700;
Marshail (713) 789-6600
Harrison Equipment (713) 879-2600
Kierulff (713) 530-7030; Wyle (713) 879.9953.
UTAH: Diplomat (801) 486-4134;
Kierulff (801) 973-6913; Wyle (801) 974-9953.
WASHINGTON: Arrow (206) 643-4800;
Kierulff (206) 575-4420; Wyle (206) 453-8300; Marshall (206) 747-9100

WISCONSIN: Arrow (414) 792-0150; Kierulff (414) 784-8160.

CANADA: Calgary: Future (403) 235-5325; Varah (403) 255-9550; Edmonton: Future (403) 486-0974 Varah (403) 437-2755; Montreal: Arrow Canada (514) 735-5511, Fut (514) 735 -1177. Nova Sco (902) 465 21. Owa: Arrow 902) 465-2322, Olawa. Arrow Canada (613) 226-6903 Future (613) 820 -8313. (613) 226-7406; Varah (613) 726-8884; Quebec City: Arrow Canada (418) 687-4231; Toronto: Arrow Canada (416) 661-0220; Future (416) 638-4771; ITT

Multicomponents (416) 736.1144, Varah 438-5545 Varah (604) 873-3211; Winnipeg: Varah (204) 633-6190

## TI Sales Offices

ALABAMA: Huntsville (205) 837-7530.
ARIZONA: Phoenix (602) 995-1007.
CALIFORNIA: Irvine (714) 660-8187;
Sacramento (916) 929-1521
San Diego (619) 278-9601;
Santa Clara (408) 980-9000
Torrance (213) 217-7010;
Woodland Hills (818) 704-7759
COLORADO: Aurora (303) 368.8000
CONNECTICUT: Wallingford (203) 269-0074
FLORIDA: Ft. Lauderdale (305) 973.8502 ;
Maitland (305) 660-4600; Tampa (813) 870-6420
GEORGIA: Norcross (404) 662-7900
ILLINOIS: Arlington Heights (312) 640-2925.
INDIANA: Ft. Wayne (219) 424-5174; Indianapolis (317) 248-8555.

IOWA: Cedar Rapids (319) 395-9550.
MARYLAND: Baltim ore (301) 944-8600.
MASSACHUSETTS: Waltham (617) 895-9100.
MICHIGAN: Farmington Hills (313) 553-1500.
MINNESOTA: Eden Prairie (612) 828-9300.
MISSOURI: Kansas City (816) 523-2500;
St. Louis (314) 569-7600
NEW JERSEY: Iselin (201) 750-1050.
NEW MEXICO: Albuquerque (505) 345-2555
NEW YORK: East Syracuse (315) 463-9291; Endicott (607) 754-3900; Melvilie (516) 454-6600 Pittsford (716) 385-6770
Poughkeepsie (914) 473-2900
NORTH CAROLINA: Charlotte (704) 527.0930; Raleigh (919) 876-2725.
OHIO: Beachwood (216) 464-6100;
Dayton (513) 258-3877.
OKLAHOMA: Tulsa (918) 250.0633
OREGON: Beaverton (503) 643-6758.
PENNSYLVANIA: Ft. Washington (215) 643-6450; Coraopolis (412) 771-8550.
PUERTO RICO: Hato Rey (809) 753-8700
TEXAS: Austin (512) 250-7655;
Houston (713) 778-6592; Richardson (214) 680-5082; San Antonio (512) 496-1779.
UTAH: Murray (801) 266-8972.
VIRGINIA: Fairfax (703) 849-1400.
WASHINGTON: Redmond (206) $881-3080$
WISCONSIN: Brookfield (414) 785-7140.
CANADA: Nepean, Ontario (613) 726-1970;
Richmond Hill, Ontario (416) 884-9181;
St. Laurent, Quebec (514) 334-3635

## TI Regional Technology Centers

CALIFORNIA: Irvine (714) 660-8140, Santa Clara (408) 748-2220.
GEORGIA: Norcross (404) 662-7945.
ILLINOIS: Arlington Heights (312) 640-2909.
MASSACHUSETTS: Waltham (617) 890-6671
TEXAS: Richardson (214) 680-5066.
CANADA: Nepean, Ontario (613) 726-1970

## Technical Support Center

TOLL FREE: (800) 232-3200

## TI Distributors

TI AUTHORIZED DISTRIBUTORS IN USA

Arrow Electronics
Diplomat Electronics
General Radio Supply Company
Graham Electronics
Harrison Equipment Co.
International Electronics
JACO Electronics
Kierulff Electronics
LCOMP, Incorporated
Marshall Industries
Milgray Electronics
Newark Electronics
Rochester Radio Supply
Time Electronics
R.V. Weatherford Co.

Wyle Laboratories
TI AUTHORIZED DISTRIBUTORS IN CANADA

Arrow/CESCO Electronics, Inc.
Future Electronics
ITT Components
L.A. Varah, Ltd.

ALABAMA: Arrow (205) 882-2730;
Kierulff (205) 883-6070; Marshall (205) 881-9235.
ARIZONA: Arrow (602) 968-4800;
Kierulff (602) 243-4101; Marshall (602) 968-6181;
Kierulff (602) 243-410
Wyle (602) 866-2888.
CALIFORNIA: Los Angeles/Orange County:
Arrow (818) 701-7500, (714) 838-5422;
Kierulff (213) 725-0325, (714) 731-5711, (714) 220-6300;
Marshall (818) 999-5001, (818) 442-7204,
(714) 660-0951; R.V. Weatherford (714) 634-9600,
(213) 849-3451, (714) 623-1261; Wyle (213) 322-8100.
(818) 880-9001, (714) 863-9953; Sacramento: Arrow
(916) 925-7456; Wyle (916) 638-5282; San Diego
Arrow (619) 565-4800; Kierulff (619) 278.2112.

Arrow (619) 565-4800; Kierulff (619) 278-2112
Marshall (619) 578-9600; Wyle (619) 565-9171;
San Francisco Bay Area: Arrow (408) 745-6600
(415) 487-4600; Kierulff (408) 971-2600;
(45) 487.4600 ; Kierulfi (408) $732-1100$; Wyle (408) $727-2500$.

Santa Barbara: R.V. Weatherford (805) 965.8551
COLORADO: Arrow (303) 696-1111;
Kierulff (303) 790-4444; Wyle (303) 457-9953.
CONNECTICUT: A rrow (203) 265-7741;
Diplomat (203) 797-9674; Kierulff (203) 265-1115;
Marshall (203) 265-3822; Milgray (203) 795-0714.
FLORIDA: Ft. Lauderdale: Arrow (305) 429-8200; Diplomat (305) 974-8700; Kierulff (305) 486-4004:
Orlando: Arrow (305) 725-1480,
Milgray (305) 647-5747; Tampa:
Arrow (813) 576-8995; Diplomat (813) 443-4514:
Kierulff (813) 576-1966.
GEORGIA: Arrow (404) 449-8252;
Kierulff (404) 447-5252; Marshall (404) 923-5750.


## Texas <br> InsTRUMENTS

Creating useful products and services for you.

ILLINOIS: Arrow (312) 397.3440;
ILLINOIS: Arrow (312) 397.3440;
Diplomat (312) 595.1000 ; Kierulff (312) 250-0500; Marshall (312) 490-0155; Newark (312) 784-5100.
INDIANA: Indianapolis: Arrow (317) 243-9353; Graham (317) 634-8202; Marshall (317) 297-0483: Ft. Wayne: Graham (219) 423-3422.
IOWA: Arrow (319) 395.7230.
KANSAS: Kansas City: Marshall (913) 492-3121:
Wichita: LCOMP (316) $265 \cdot 9507$.
MARYLAND: Arrow (301) 995-0003;
Diplomat (301) 995-1226; Kierulff (301) 636-5800: Milgray (301) 793-3993.
MASSACHUSETTS: Arrow (617) 933-8130;
Diplomat (617) 935-6611; Kierulff (617) 667-8331: Marshall (617) 272-8200; Time (617) 935-8080.
MICHIGAN: Detroit: Arrow (313) 971-8220;
Marshall (313) 525-5850; Newark (313) 967-0600
Grand Rapids: Arrow (616) 243-0912
MINNESOTA: Arrow (612) 830-1800;
Kierulff (612) 941-7500; Marshall (612) 559-2211
MISSOURI: Kansas City: LCOMP (816) 221-2400: St. Louis: Arrow (314) 567-6888; Kierulff (314) 739-0855.
NEW HAMPSHIRE: Arrow (603) 668-6968
NEW JERSEY: Arrow (201) 575-5300, (609) 596-8000; Diplomat (201) 785-1830;
General Radio (609) 964-8560; Kierulff (201) 575-6750; (609) 235-1444; Marshall (201) 882-0320. (609) 234-9100; Milgray (609) 983-5010.

NEW MEXICO: Arrow (505) 243-4566; International Electronics (505) 345-8127.
NEW YORK: Long Island: Arrow (516) 231-1000; Diplomat (516) 454-6400; JACO (516) 273-5500; Marshall (516) 273-2053; Milgray (516) 420-9800 Rochester: Arrow (716) 427-0300;
Marshall (716) 235-7620;
Rochester Radio Supply (716) 454-7800;
Syracuse: Arrow (315) 652-1000;
Diplomat (315) 652-5000; Marshall (607) 798-1611.
NORTH CAROLINA: Arrow (919) 876-3132.
(919) 725-8711; Kierulff (919) 872-8410.

OHIO: Cincinnati: Graham (513) 772-1661:
Cleveland: Arrow (216) 248-3990;
Kierulff (216) 587-6558; Marshall (216) 248-1788.
Columbus: Graham (614) 895-1590;
Dayton: Arrow (513) 435-5563; Kierulff (513) 439-0045: Marshall (513) 236-8088.
OKLAHOMA: Kierulff (918) 252-7537.
OREGON: Arrow (503) 684-1690; Kierulff (503) 641.9153; Wyle (503) 640-6000; Marshall (503) $644-5050$

PENNSYLVANIA: Arrow (412) $856-7000$.
(215) 928-1800; General Radio (215) 922-7037.

RHODE ISLAND: Arrow (401) 431-0980
TEXAS: Austin: Arrow (512) 835-4180;
Kierulff (512) 835-2090; Marshall (512) 837-1991; Wyle (512) 834.9957; Dallas: Arrow (214) 380-6464 International Electronics (214) 233-9323; Kierulff (214) 343-2400: Marshall (214) 233-5200: Wyle (214) 235-9953;
El Paso: International Electronics (915) 598-3406: Houston: Arrow (713) 530-4700:
Marshall (713) 789-6600
Harrison Equipment (713) 879-2600:
Kierulff (713) 530-7030; Wyle (713) 879-9953
UTAH: Diplomat (801) $486-4134$
Kierulff (801) 973-6913: Wyle (801) 974-9953.
VIRGINIA: Arrow (804) 282.0413.
WASHINGTON: Arrow (206) 643-4800: Kierulff (206) 575-4420: Wyle (206) 453-8300: Marshall (206) 747-9100.

WISCONSIN: Arrow (414) 764-6600; Kierulff. (414) 784-8160.

CANADA: Calgary: Future (403) 235-5325; Varah (403) 255-9550; Edmonton: Future (403) 486-0974: (403) 255-9550; Edmonton: Future (403) 486-0974 (514) $735-5511$; Future (514) 694-7710; ITT (514) $735-5511$; Future (514) 694-7710; IT
Components (514) $735-1177$; Ottawa: Arrow/CESCO (613) 226-6903; Future (613) $820-8313$ : ITT Components (613) 226-7406; Varah (613) 726-8884: Quebec City: Arrow/CESCO (418) 687-4231; Toronto: CESCO (416) 661-0220;
Future (416) 638-4771: ITT Components
(416) 736-1144; Varah (416) 842-8484:

Vancouver: Future (604) 438-5545: Varah
(604) 873-3211: Winnipeg: Varah (204) $633-6190$

BL

## TMS32010 User's Guide

Please use this form to communicate your comments about this document, its organization and subject matter, for the purpose of improving technical documenration.

1) What do you feel are the best features of this document? $\qquad$
2) How does this document meet your software development needs? $\qquad$
$\qquad$
3) Do you find the organization of this document easy to follow? If not, why?
$\qquad$
4) What additions do you think would enhance the structure and subject matter?
5) What deletions could be made without affecting overall usefulness? $\qquad$
$\qquad$
6) Is there any incorrect or misleading information? $\qquad$
$\qquad$
7) How would you improve this document? $\qquad$

If you would like a reply, please give your name and address below.
Name $\qquad$
Company $\qquad$ Title $\qquad$
Address $\qquad$
City/State/Zip $\qquad$ Telephone $\qquad$

Thank you for your cooperation.

NO POSTAGE NECESSARY IF MAILED IN THE united states



Texas Instruments Incorporated
M/S 640
P.O. Box 1443

Houston, Texas 77001


NORMALIZED FREQUENCY (RADIANS/SAMPLE) FIGURE 8-11B - PHASE ANGLE OF FREQUENCY RESPONSE

FIGURE 8-11 - FOURTH-ORDER ELLIPTIC DIGITAL FILTER

It is relatively simple to design IIR filters using tables of analog filter designs and a calculator. Alternatively, a program for designing IIR digital filters by bilinear transformation of Butterworth, Chebyshev, and elliptic filters has been given by Dehner in the IEEE Press Book. [6, Section 6.1]

The bilinear transformation method can be termed a 'closed form' solution to the IIR digital filter design problem in the sense that an analog filter can be found in a non-iterative manner to meet a set of prescribed approximation error specifications, and then the digital filter can be obtained in a straightforward way by applying the bilinear transformation.

Another approach is as follows:

1) Define an ideal frequency response function,
2) Set up an approximation error criterion,
3) Pick an implementation structure, i.e., order of numerator and denominator of $\mathrm{H}(\mathrm{z})$, cascade, parallel, or direct form,
4) Vary the filter coefficients systematically to minimize the approximation error criterion,
5) If the approximation is not good enough, increase the order of the system and repeat the design process.

A variety of such iterative design techniques have been proposed for both IIR and FIR filters. Deczky has developed a design program which minimizes a pth-order error norm. It is capable of both magnitude and group delay (negative derivative of phase with respect to frequency) approximations. [6, Section 6.2] Another optimization program for magnitude approximations only has been written by Dolan and Kaiser. [6, Section 6.3] Both this program and the Deczky program assume that the transfer function $\mathrm{H}(\mathrm{z})$ is a product of second-order factors.

Somewhat different approaches have been developed for the design of FIR filters, since there really is no counterpart of the FIR filter for the analog system. In addition, FIR discrete-time filters can have an exactly linear phase response. Since a linear phase response corresponds to only a delay, attention can be focused on approximating the desired magnitude response without concern for the phase. In most IIR design methods, the phase is ignored, and one is forced to accept whatever phase distortion is imposed by the design procedure. The condition for linear phase of a casual FIR system is the symmetry condition:

$$
\begin{align*}
h[n] & = \pm h[M-n] & & 0 \leqslant n \leqslant M  \tag{30}\\
& =0 & & \text { otherwise }
\end{align*}
$$

In the case of the + sign in (30), the frequency response will be:

$$
\begin{equation*}
H\left(e^{j \omega T}\right)=R(\omega T) \cdot e^{-j \omega T}\left(\frac{M}{2}\right) \tag{31}
\end{equation*}
$$

where $R(\omega T)$ is a real function of frequency. Such frequency responses are appropriate for approximating frequency selective filters. In the case of the minus sign in (30):

$$
\begin{equation*}
H\left(e^{j \omega T}\right)=j l(\omega T) \cdot e^{-j \omega T}\left(\frac{M}{2}\right) \tag{32}
\end{equation*}
$$

where $I(\omega T)$ is also a real function of frequency. Such frequency responses are required for approximating differentiators and Hilbert transformers ( 90 -degree phase shifters).

The most straightforward approach to the design of FIR filters is a technique often called the 'window method.' In this approach, an ideal frequency response function is first defined. Then, the corresponding ideal impulse response is determined by evaluating the inverse Fourier transform of the ideal frequency response. (In picking the ideal frequency response, the linear phase condition may or may not be applied depending on what is most appropriate.) The ideal impulse response will in general be of infinite length. An approximate impulse response is computed by truncating the ideal impuse response to a finite number of samples and tapering the remaining samples with a window function. With appropriate choice of the window function, a smooth approximation to the ideal frequency response is obtained even at points of discontinuity. Many window functions have been proposed, but the most useful window for filter design is perhaps the one proposed by Kaiser [8] since it has a parameter which, in conjunction with the window length, can be used systematically to trade off between approximation error in slowly varying regions of the ideal response (e.g., the stopband) and sharpness of transition at discontinuities of the ideal frequency response. A program for window design of FIR frequency selective filters is given by Rabiner and McGonegal [6, Section 5.2]


[^0]:    ${ }^{\dagger}$ These instructions not included in the TMS32010 instruction set.

