CROSS-ASSEMBLER DIRECTIVES (CONCLUDED)

PAGE TITLE					TITL
TITL supplies title to be p	printed in t	he heading of eac	ch page of the	source listing.	
Syntax: [<label>]</label>	TITL	' <string>'</string>	l < commer	nt >]	
RESTART SOURCE LIST	NG				LIST
LIST restores printing of	the source	listing.			
Syntax: [<label>]</label>	LIST	<pre><comment></comment></pre>	I		
STOP SOURCE LISTING					UNL
UNL halts the source listi	ng output	until the occurrer	nce of a LIST o	directive.	
Syntax: { <label>}</label>	UNL	{ <comment>}</comment>	1		
EJECT PAGE					PAGE
PAGE causes the assembl tive is not printed in the	er to conti source listi	nue the source proing, but the line c	ogram listing o ounter increm	n a new page. The PA ents.	GE direc-
Syntax: [<label>]</label>	PAGE	<pre><comment></comment></pre>	>1		
INITIALIZE WORD					DATA
DATA places one or more	a values in	one or more suc	cessive words	of memory.	
Syntax: [<label>]</label>	DATA	<exp>[,<e< td=""><td>xp>] (<</td><td>comment>)</td><td></td></e<></exp>	xp>] (<	comment>)	
INITIALIZE TEXT					TEXT
TEXT places one or more	character	s in successive w	ords of memo	fy.	
Syntax: [<label>]</label>	TEXT	-]' < string > '	{ < com	nent>]	
DEFINE ASSEMBLY-TIME	CONSTAN	NT			EQU
EQU assigns a value to a	symbol.				
Syntax: <label></label>	EQU	<exp> {<</exp>	< comment >]		
EXTERNAL DEFINITION					DEF
DEF makes one or more s	ymbols av	vailable to other p	rograms for re	ference.	
Syntax: (<label>)</label>	DEF	<symbol>[,<</symbol>	symbol >]	<pre>(<comment>)</comment></pre>	
EXTERNAL REFERENCE					REF
REF provides access to o	ne or more	symbols defined	in other prog	rams.	
Syntax: [<label>]</label>	REF	< symbol > (, <:	symbol >]	[<comment>]</comment>	
SECONDARY EXTERNAL	REFERENC	Œ			SREF
SREF provides access to	one or mo	re symbols define	d in other pro	grams.	
Syntax: [<label>]</label>	SREF	<symbol>[, <</symbol>	< symbol >]	[<comment>]</comment>	
FORCE LOAD					LOAD
LOAD is similar to REF, bu The symbol used in LOA	t the symb D must be	ol does not need t defined in some	o be used in th other module.	e module containing th LOADs are used with	he LOAD. h SREFs.
Syntax: (<label>)</label>	LOAD	<symbol>[,</symbol>	< symbol >)	[<comment>]</comment>	
PROGRAM END					END
END terminates the asser	nbly. The I	last source staten	nent of a prog	ram is the END directi	ve.
Syntax: [<label>]</label>	END	{ <symbol>}</symbol>	{ <comme< td=""><td>ent>]</td><td></td></comme<>	ent>]	
COPY SOURCE FILE					COPY
COPY changes the source	e input for	the assembler.			
Syntax: [<label>]</label>	COPY	<file name=""></file>	[<com< td=""><td>ment >]</td><td></td></com<>	ment >]	
DEFINE MACRO LIBRARY	,				MLIB
MLIB provides the name	of a library	containing macro	o definitions.		

Syntax: [<label>] MLIB '<pathname>' [<comment>]

TMS32010 DIGITAL SIGNAL PROCESSOR Programmer's Reference Card

ASCII REFERENCE TABLE

	00	10	20	30	40	50	60	70
00	NUL	DLE	SP	0	@	Р	Λ.	p
01	SOH	DC1	I	1	A	۵	а	q
02	STX	DC2		2	В	R	b	r 7
03	ЕТХ	DC3	#	3	С	S	с	s
04	EQT	DC4	\$	4	D	т	d	t
05	ENQ	NAK	%	5	E	υ	е	u
06	ACK	SYN	&	6	F	v	f	v
07	BEL	ЕТВ	,	7	G	w	g	w
08	BS	CAN	(8	н	x	h	x
09	нт	EM)	9	1	Y	i	Ŷ
0A	LF	SUB	•	:	J	z	j	z
0B	VT	ESC	+	;	к	ĺ	k	1
0C	FF	FS	,	<	L	١	I	I
0D	CR	GS	-	=	м]	m	1
0E	so	RS		>	N	Λ	n	~
OF	SI	US	/	?	0	-	o	DEL

HEX-DECIMAL TABLE

1	HEX	DEC	HEX	DEC	HEX	DEC	HEX	DEC
	0000	0	000	0	00	0	0	0
	1000	4.096	100	256	10	16	1	1
	2000	8,192	200	512	20	32	2	2
	3000	12,288	300	768	30	48	3	3
	4000	16.384	400	1.024	40	64	4	4
	5000	20,480	500	1,280	50	80	5	5
1	6000	24,576	600	1,536	60	96	6	6
	7000	28.672	700	1,792	70	112	7	7
	8000	32,766	800	2.048	80	128	8	8
	9000	36.864	900	2,304	90	144	9	9
1	A000	40,960	A00	2,560	AO	160	A	10
	B000	45,066	B00	2,816	B0	176	в	11
	C000	49,152	C00	3,072	CO	192	С	12
	D000	53,248	D00	3,328	DO	208	D	13
	E000	57,344	E00 _	3,584	E0	224	E	14
	F000	61,440	F 00	3,840	FO	240	F	15

RTC HOTLINE NUMBERS

For help with the TMS32010, call the TI Regional Technology Center nearest you. The centers are staffed with applications engineers ready to answer all your questions.

Atlanta	404/452-4686
Boston	617/890-4271
Chicago	312/228-6008
Dallas	214/680-5096
Northern California	408/980-0305
Southern California	714/660-8164





SYMBOLS FOR INSTRUCTION SET SUMMARY

SYMBOL	MEANING
D	Data memory address field
1	Addressing mode bit
ĸ	Immediate operand field
PA	3-bit port address field (PA0 through PA7 are predefined assembler symbols equal to 0 through 7, respectively)
R	1-bit operand field specifying auxiliary resister
S	4-bit left-shift code
X	3-bit accumulator left-shift field

INSTRUCTION SET SUMMARY

MNEMO	NIC DESCRIPTION	NO. CYCLES	NO. WORDS	INSTR	OPCODE UCTION REGIS	TER
				4 13 12 11 10	9876	5 4 3 2 1 0
ABS	Absolute value of	1	1	1 1 1 1 1	1 1 1 0	0 0 1 0 0 0
400	accumulator	,	1	0 0 0 4 9		n>
AUD	with shift	1				
ADDH	Add to high-order accumulator bits	1	1.	1 1 0 0 0	001	0
ADDS	Add to accumulator	1	1	1 1 0 0 0	0 1 I ←	D>
AND	AND with accumulator	1	1	1 1 1 1 0	0 1 1 ←	
APAC	Add P Register to accumulator	1			1 1 1 0	001111
В	Branch unconditionally	2	2	1 1 1 1 0	0 1 0 0 BRANCH	
BANZ	resister not zero	2	2	0 0 0 -	BRANCH	ADDRESS
BGE7	Branch if accumulator	2	2	1 1 1 1 1	0 1 0 0	0 0 0 0 0 0
DOLL	≥0	_	-	0 0 0 <	BRANCH	ADDRESS>
BGZ	Branch if accumulator	2	2	1 1 1 1 1	0000	0 0 0 0 0 0
	>0			0 0 0	BRANCH	ADDRESS>
BIOZ	Branch on BIO = 0	2	2	1 1 1 0 1	1 0 0 0	
				000	BRANCH	ADDRESS - >
BLEZ	Branch if accumulator ≤ 0	2	2	$1 1 1 1 0 \\ 0 0 0 \leftarrow$	1 1 0 0 BRANCH	
	Received if an environmentation			1 1 1 1 0	1000	
BLZ	< 0	2	2	0 0 0 (BRANCH	ADDRESS
BNZ	Branch if accumulator	2	2	1 1 1 1 1	1000	0 0 0 0 0 0
5.12	≠0	· ·	· ·	0 0 0 🤶	BRANCH	ADDRESS
в∨	Branch on overflow	2	2	1 1 1 0 1	0 1 0 0	0 0 0 0 0 0
				0 0 0 ←	BRANCH	ADDRESS>
BZ	Branch if accumulator	2	2	1 1 1 1 1	1 1 0 0	0 0 0 0 0 0
	= 0			0 0 0 <	BRANCH	ADDRESS
CALA	Call subroutine from	2	1	1 1 1 1 1	1 1 1 0	0 0 1 1 0 0
CALL	accumulator Call subroutine	2	2	1 1 1 1 0	0 0 0 0	0 0 0 0 0 0
	immediately			000 <	BRANCH	ADDRESS>
DINT	Disable interrupt	1	1	11111	1 1 1 0	0 0 0 0 0 1
DMOV	Copy contents of data memory location into	1	1	1 1 0 1 0) 0 1 <	u
	next location					
EINT	Enable interrupt Input data from port			1000	1 1 ∪ ∈PA-> €	
LAC	Load accumulator	1	1	0 1 0 + 9	$ \rightarrow + \epsilon $	D→
LACK	with shift Load accumulator	1	1	1 1 1 1	1 0 ←	к>
	immediate	· .	1	0 1 1 1 (
LAH	register	1 '	1	0 1 1 1 0		
LARK	Load auxiliary	1	1	1 1 1 0 0) 0 R <	K
LARP	Load auxiliary	1	1	1 1 0 1 0	0010	оооок
	register pointer immediate					
LDP	Load data memory	1	1	1 1 0 1	1 1 1 1 4	D →
LDPK	page pointer Load data memory	1	1	1 1 0 1	1 1 0 0 0	ооооок
IST	page pointer immediate	1	1	1 1 1 1 0		p →
LT	Load T Register	1	i	1 1 0 1 0	0 1 0 1 <	
LTA	LTA combines LT and APAC into one instruc-	1	1	1 1 0 1	1001 -	
1	tion			1 1 0 1		n
LTD	APAC, and DMOV into		'	1 1 0 1 1		5
	one instruction	1	1	1 1 0 1	0 0 0 I -	— р — →
WAR	register and pointer					
MPY	Multiply with T Register: store product	1	1	1 1 0 1	1011 <	0
	in P Register			0 0 <		- x
МРҮК	Multiply T Register with immediate oper-	1	1	0 0 4		n -
	and; store product in					
NOP	r negister No operation	1	1	1 1 1 1	1 1 1 1 0	0 0 0 0 0 0
OR	OR with accumulator Output data to port	1		1 1 1 1 1	U 1 0 I ◀ ←PA→ I ◀	
PAC	Load accumulator from	1	i	1 1 1 1	1 1 1 1 0	001110
POP	P Register Pop stack to	2	1	1 1 1 1	1 1 1 1 0	0 1 1 1 0 1
	accumulator			1 1 1 1		0 1 1 1 0 0
PUSH	rush stack from accumulator	1 2	'			
RET	Return from sub-	2	1	1 1 1 1	1 1 1 1 0	0 0 1 1 0 1
ROVM	Reset overflow mode	1	1	1111	1 1 1 1 0	0 0 1 0 1 0
SACH	Store high-order	1	1	1011	<×> · ·	← □ →
	shift					
SACL	Store low-order accumulator bits	1	1	1010	00014	← u →)
SAR	Store auxiliary	1	1	0 1 1 0	00 R I •	← D →
SOVM	register Set overflow mode	1	1	1 1 1 1	1 1 1 1 0	0 0 1 0 1 1
SPAC	Subtract P Register	1	1	1,111	1 1 1 1 0	0 1 0 0 0 0
SST	Store status register	1	1	1 1 1 1	1001	← 0 →
SUB	Subtract from	1	1	001 ←	$s \rightarrow i$	← D →
1	ebift	1				

INSTRUCTION SET SUMMARY (CONCLUDED)

MNEMO	ONIC DESCRIPTION	NO. CYCLES	NO. WORDS					INS	TRU	OP		DE RE	GIS	TEI	٩				
				15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SUBC	Conditional subtract (for divide)	1	1	0	1	1	0	0	1	0	0	I	~		_	D	_		>
SUBH	Subtract from high- order accumulator bits	1	1	0	1	1	0	0	0	1	0	ł	<		_	D			→
SUBS	Subtract from accumu- lator with no sign	1	1	0	1	1	0	0	0	1	1	I	~			D	_		>
TBLR	Table read from program memory to	3	1	0	1	1	0	0	1	1	1	I	~	_		D			→
TBLW	Table write from data RAM to program	3	1	0	1	1	1	1	1	0	1	1.	<		_	D	_		>
XOR	Exclusive OR with accumulator	1	1	0	1	1	1	1	0	0	0	I	<			D			→
ZAC	Zero accumulator	1	1	0	1	1	1	1	1	٦	1	1	0	0	0	1	0	0	1
ZALH	Zero accumulator and load high-order bits	1	1	Ō	1	1	Ó	Ó	1	Ó	1	i.	÷	-		Ď			->
ZALS	Zero accumulator and load low-order bits with no sign extension	1	1	0	1	1	0	0	1	1	0	1	<			D			>

CROSS-ASSEMBLER DIRECTIVES

ABSOLUTE ORIGIN			AORG	
AORG places a value in the	e location c	ounter and define	es the succeeding locations as absolute.	
Syntax: [<label>]</label>	AORG	[<wd-exp>]</wd-exp>	[<comment>]</comment>	
RELOCATABLE ORIGIN			RORG	
RORG places a value in the lo	cation coun	ter and defines the	e succeeding locations as program relocatable.	
Syntax: [<label>]</label>	RORG	[<exp>]</exp>	[<comment>]</comment>	
DUMMY ORIGIN			DORG	
DORG places a value in the tion. No object code is gen	location co lerated in a	unter and defines dummy section.	s the succeeding locations as a dummy sec-	
Syntax: [<label>]</label>	DORG	<exp></exp>	< comment >)	
BLOCK STARTING WITH S	YMBOL		BSS	
BSS first assigns the label, expression.	if present,	and then advanc	the location counter by the value of the	
Syntax: [<label>]</label>	BSS	<wd-exp></wd-exp>	[< comment >]	
BLOCK ENDING WITH SYM	ABOL		BES	
BES first advances the loca if present.	ation counte	er by the value o	f the expression and then assigns the label,	
Syntax: [<label>]</label>	BES	<wd-exp></wd-exp>	[< comment >]	
DATA SEGMENT			DSEG	
DSEG places a value in the	e location c	ounter and define	es succeeding locations as data relocatable.	
Syntax: [<label>]</label>	DSEG	{ <comment></comment>]	
DATA SEGMENT END			DEND	
DEND terminates a block of succeeding locations as pr	data-relocat ogram-reloc	able code by placi catable.	ing a value in the location counter and defining	
Syntax: (<label>)</label>	DEND	{ <comment></comment>	3	
COMMON SEGMENT			CSEG	
CSEG places a value in the (i.e., relocatable with resp	location cou ect to a co	inter and defines mmon segment).	succeeding locations as common-relocatable	
Syntax: [<label>]</label>	CSEG	(' < string >	[<comment>]]</comment>	
COMMON SEGMENT END	i i		CEND	
CEND terminates the definit tion counter and defining s	ition of a blo succeeding	ock of common-re locations as prog	elocatable code by placing a value in the loca- gram-relocatable.	
Syntax: [<label>]</label>	CEND	<pre>(<comment>)</comment></pre>	1	
PROGRAM SEGMENT			PSEG	
PSEG places a value in the	location cou	inter and defines	succeeding locations as program-relocatable.	
Syntax: [<label>]</label>	PSEG	[<comment></comment>	3	
PROGRAM SEGMENT END	C		PEND	
PEND places a value in the (Since PEND properly apported apported by the second	location cou ears only in ged.)	inter and defines program-relocati	succeeding locations as program-relocatable. able code, the relocation type of succeeding	
Syntax: [<label>]</label>	PEND	{ < comment >	1	
OUTPUT OPTIONS			OPTION	
OPTION selects several or	ptions for th	ne assembler listi	ing output.	
Syntax: [<label>]</label>	OPTION	< option-list	t> (<comment>)</comment>	
PROGRAM IDENTIFIER			IDT	
IDT assigns a name to the	e object mo	dule produced.		
Syntax: [<label>]</label>	IDT	' < string >'	[<comment>]</comment>	

(Continued)

2

(Continued)