## SONY.

## Semiconductor IC

## Data Book 1986

Microprocessors

## SONY.

## Semiconductor Integrated Circuit Data Book 1986

List of Model Names/<br>Index by Usage

Description
2

Microprocessors

Peripherals

## Semiconductor Integrated Circuit Data Book 1986

## PREFACE

This is the 1986 version of the Sony semiconductor IC databook. This book covers all the semiconductor products manufactured and marketed by Sony.

In preparation of this databook, as much characteristic and application data as possible have been collected and added with a view of making this book a convenient reference for users of Sony products. If, however, you are dissatisfied with this book in any way, please write; we welcome suggestions and comments.

The Sony semiconductor IC databook has been edited to include only accurate and reliable data. However, because of technical improvements and other modifications the contents are subject to change without notice.

The circuit examples used in this book are for illustration of typical applications only; we are not responsible for any problems that may occur in the circuitry and patents of any third party if these examples are put in practice.

## Package abbreviations

DIP : Dual Inline Package
MFP : Mini Flat Package (=Flat DIP)
QIP : Quad Inline Package (=Flat QUIP)
PGA: Pin Grid Array
SRK : Shrink Dual Inline Package

## Contents

Page

1. List of Model Names and Index by usage ..... ( 6 )
2. IC Nomenclature ..... ( 7 )
3. Precautions for IC Application ..... ( 8 )
A) Absolute maximum ratings
B) Protection against electrostatic breakdown
C) Mounting method
4. Quality Assurance and Reliability ..... ( 14 )
5. Block Diagram ..... 18 )
6. Data Sheet ..... 19 )
Microprocessors
Microprocessor peripherals

## 1. List of Model Names and Index by Usage

| Type | Page | Type | Page | Type | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CX070108 | 21 | CX071054 | 182 | CX071071 | 264 |
| CX070116 | 71 | CX071055 | 207 | CX071086/ <br> CX071087 | 137 |
| CX071011 | 123 | CX071059 | 230 | CX071088 | 142 |
| CX071051 | 150 | CX071082/ <br> CX071083 | 132 |  |  |

Microprocessors

| Type | Function | Page |
| :---: | :---: | :---: |
| CX070108 | 8-bit Microprocessor | 21 |
| CXQ70116 | 16-bit Microprocessor | 71 |

## Peripherals

| Type | Function | Page |
| :--- | :--- | :---: |
| CX071011 | Clock pulse Generator/driver | 123 |
| CX071082 | 8-bit latch (non invert) | 132 |
| CX071083 | 8-bit latch (invert) | 132 |
| CX071086 | 8-bit bus driver/receiver (non invert) | 137 |
| CX071087 | 8-bit bus driver/receiver (invert) | 137 |
| CX071088 | System bus controller | 142 |
| CXQ71051 | Serial Interface unit | 150 |
| CX071054 | Programmable timer/counter | 182 |
| CX071055 | Parallel interface unit | 207 |
| CXQ71059 | Interrupt control unit | 230 |
| CX071071 | DMA controller | 264 |

## 2. IC Nomenclature

1. Nomenclature of IC product name

Currently, both the conventional and new nomenclature systems are mixed in naming
IC products.
a) Conventional nomenclature system
[Example] CX20014A

$$
\begin{gathered}
\begin{array}{c}
\text { "mprovement mark } \\
\text { "A" is affixed when specifications are partially } \\
\text { improved. } \\
\text { Product number } \\
\text { Identifies individual product. } \\
\text { Category number } \\
\text { Indicates the product category in one or two digits. } \\
\text { | Bipolar IC: } 0,1,8,10,20,22 \text { | } \\
\text { IMOS IC: 5, 7, 23, 79 }
\end{array} \\
\text { Sony IC mark }
\end{gathered}
$$

b) New nomenclature

2. Nomenclature for CCD image product name
[Example] ICX016AK


Filter or package mark
Improvement mark
" $A$ " is affixed when specifications are improved.
Product number
Sony CCD imager mark

## 3. Precautions for IC Application

## A) Absolute maximum ratings

The maximum ratings for semiconductor devices are normally specified by "absolute maximum ratings". The values shown in the maximum ratings table must never be exceeded even in a moment.

If the maximum rating is ever exceeded, device deterioration or damage will occur immediately. Then, even if the affected device can operate, the life will be considerably short.

Maximum rating must never be reached for two items at the same time.

## IC maximum ratings

The following maximum ratings are used for ICs.
(1) Maximum power supply voltage Vcc (VDD)
The maximum voltage that can be applied between the power supply terminal and ground terminal.

This power supply voltage rating is directly related to the dielectric voltage of transistors in the internal circuit; the transistors may be destroyed if this voltage is exceeded.

## (2) Allowable power dissipation PD

The maximum power consumption allowed in IC

In the circuit design the absolute maximum ratings must not be exceeded, and it must be designed only after considering the worst situations among the following:

- Fluctuation in source voltage
- Scattering in the electrical characteristics of electrical parts (transistors, resistors, capacitors, etc.)
- Power dissipation in circuit adjustment
- Ambient temperature
- Fluctuation in input signal
- Abnormal pulses

If this allowable power dissipation is exceeded, electrical and thermal damage may result.

This value varies with the amount of IC integration in package types.
(3) Operating ambient temperature Topr

The temperature range within which IC can operate satisfactorily.

Even if this temperature range is exceeded and some deterioration in operating characteristics is noted, the IC is not always damaged.

For some ICs, the electrical characteristics at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ are not guaranteed even in this temperature range.

## (4) Storage temperature Tstg

The temperature range for storing the IC which is not operating.

This temperature is restricted by the package material, and the intrinsic properties of the semiconductor.

## (5) Other values

The input voltage Vin, output voltage Vout, input current lin, output current lout and other values may be specified in some IC's.

The relationship among these maximum ratings for IC is shown below.


## B) Protection against electrostatic breakdown

There have been problems of electrostatic destruction of electronic devices since the 2nd World War. Their history is closely related to the advancement in the semiconductor devices; that is, with the development of semiconductor technology, new problems in electrostatic destruction have arisen. This situation, perhaps, can be understood by recalling the case of MOS FET.

Today, the problem of electrostatic destruction is again drawing people's attention as we are entering the era of LSI and VLSI. Here are our suggestions for preventing electrostatic destruction in the device fabrication process.

## Factors causing electrostatic

 generation in manufacture processA number of dielectric materials are used in manufacture process. Friction of these materials with the substrate can generate static electricity which may destroy the semiconductor device.

Factors that can cause electrostatic destruction in the manufacture process are shown below:

Causes of electrostatic destruction of semiconductor parts in manufacture process


## Handling precautions for preventing electrostatic destruction

Explained below are procedures that must be taken in fabrication for preventing the electrostatic destruction of semiconductor devices.

The following basic rules must be obeyed.
(1) Equalize potentials of terminals when transporting or storing.
(2) Equalize the potentials of the electric device, work bench, and operator's body that may come in contact with the semiconductor device.
(3) Prepare an environment that does not generate static electricity.
One method is keeping relative humidity in the work room about $50 \%$.

## Operator

## 1) Clothes

Do not use nylon, rubber and other materials which easily generate static electricity. For clothes, use cotton, or antistatic-treated materials. Wear gloves during operation.
2) Grounding of operator's body

The operator should connect the specified wrist strap to his arm. If wrist strap cannot be used, then the operator should touch the grounding point with his hand, before handling any semiconductor device.
example of grounding band


When using a copper wire for grounding, connect a 1 M resistance in series near the hand for safety.

## 3) Handling of semiconductor device

Do not touch the lead. Touch the body of semiconductor device when holding. Limit the number of handling times to a minimum. Do not take the device out of the magazine or package box unless it is absolutely necessary.
holding of semiconductor device


## Equipment and tools

1) Grounding of equipment and tools

Ground the equipments and tools that are to be used. Check insulation beforehand to prevent leakage.
[Check point]

- measuring instrument
- conveyer
- electric deburr brush
- carrier
- solder dipping tank
- lead cutter
- shelves and racks


2) Grounding of work table

Ground the work table as illustrated. Do not put anything which can easily generate static electricity, such as foam styrol, on the work table.

3) Semiconductor device case

Use the metal case, or the antistatic plastic case (lined with conductive sheet or aluminum foil).


## 4) Insertion of semiconductor device

Insert the semiconductor device in mounting process or on the belt conveyer. The insertion should be done on a conductive sheet, or a wood or metal carrier.

## 5) Operation in energized state

When the substrate is checked while energizing the substrate where the delicate semiconductor device is mounted, be sure to place the substrate on corrugated cardboard, wood, or on a metal carrier.

## 6) Other points of caution

Take note of the kind of the brush material used for removing lead chips. Use metal or antistatic-treated plastic brushes.

## Transporting, storing and packaging methods

## 1) Magazine

Use the metal, or antistatic-treated plastic IC magazines.

The plastic magazines used for shipping ICs are antistatic-treated, and they can be used for storing ICs.

> magazine


## 2) Bag

Use a conductive bag for keeping ICs. If use of a vinyl bag is unavoidable, be sure to wrap the IC with aluminum foil.
bag


## 3) Handling of delivery box

The delivery box used for carrying substrates must be made of wood or corrugated cardboard. Do not use a vinyl chloride or acrylic delivery box, otherwise static electricity will be generated.
handling of delivery box


## 4) Treatment after vehicle transport

After truck transport, place the magazine, package box or delivery box on the grounded rack, work table, or concrete floor for discharging. Do not pull the delivery box for more than 1 meter except on a concrete or a wooden floor.

## 5) Handling of mounted substrates

Wear cotton gloves when handling. As far as possible, avoid touching soldered faces. When handling mounted substrates individually, be sure to use a conductive or paper bag. Do not use a polyethylene bag.
handling of mounted substrate


## Soldering operation

## 1) Soldering iron

Use a soldering iron with a grounded metal part or a soldering iron whose insulation resistance after five minutes from energizing is greater than $10 \mathrm{M} \Omega$ (DC 500V).

## 2) Operation

After inserting the semiconductor device into the substrate, solder it as quickly as possible. Do not carry the substrate with the inserted semiconductor device by car.

## 3) Correction

When correcting parts (semiconductor device and CR parts) after solder-dipping, be sure to wear cotton gloves. Also, connect the grounding band to the arm, or touch the grounding point before operation.

## 4) Manual soldering

Solder with wrist strap connected to the hand, or by touching the grounding point from time to time during operation.
5) Removing semiconductor device

Do not use the Solder-Pult when removing the semiconductor device. Use a Soder-wick or equivalent.

## solder remover



## C) Mounting method

## Soldering and solderability

(1) Solderability guaranteed by JIS

JIS specifies solderability of an IC terminal (lead) in "JIS-C7022 Test Procedure A-2". An abstract of this standard follows:

- Rosin flux must be used, and the terminal must be dipped in it for 5-10 seconds.
- H63A or equivalent solder must be used, and the terminal must be dipped in the solder which has been heated to $230^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$ for $5 \pm 1$ seconds.
- Using a microscope, measure the area (\%) deposited with solder. JIS specifies that more than $95 \%$ of the
total area should be coated with solder.


## (2) Area for soldering warranty

Soldering is warranted for a specific portion of the terminal. The warranted portion is shown in the following figure.

The tie-bar cut portion also serves as a dam to prevent the sealing resin flowing out during device fabrication; it is cut off at the end of the process. Since the terminal is exposed at the cut-off end, the area for soldering is restricted. The portion near the resin is often covered with burrs when sealing with resin; it is not in the soldering warranty area.
warranty area for soldering


## Resistance to soldering heat

(1) Specification of JIS

JIS specifies the method for testing the resistance to soldering heat. This method is used for guaranteeing the IC resistance against thermal stresses by soldering. An abstract of this standard is as follows:

- Dip the device terminal only once for $10 \pm 1$ seconds in a solder bath of $260^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$, or for $3_{-0}^{+0.5}$ seconds in a solder bath of $350^{\circ} \mathrm{C} \pm 10^{\circ} \mathrm{C}$, for a distance of up to 1 to 1.5 mm from the main body.

The temperature of $260^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$ assumes the soldering with solder flow system, and the temperature $350^{\circ} \mathrm{C}$ $\pm 10^{\circ} \mathrm{C}$ assumes soldering by soldering iron.

- Leave the device for more than two hours after dipping, then measure the device characteristics.
- Normally, the warranty is limited for 10 seconds at $260^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$. The distance between the device main body and solder bath is assumed as 1.6 mm .


## 4. Quality Assurance and Reliability

Sony's Policy of Quality Assurance

The Sony semiconductor embodies two fundamental ideas: "highest quality" and "lowest cost". There are the two key points for realizing these ideas.

One is the "quality" of men fabricating the semiconductor devices. The reliability of these people is reflected in the Sony products. Accordingly, Sony is making a continuous effort to raise the "quality" of people capable of manufacturing and fabricating Sony semiconductor devices.

The other point is a source management system combined with the concept of thorough quality design. With this system, higher quality products can be steadily manufactured through automation of device design, process design, and the fabrication process.

Sony is making constant efforts to supply the most economical and most useful products of very high quality for users.

Quality assurance system of semiconductor products


## Quality assurance criteria and reliability test criteria

## 1) Quality assurance in shipping

Establishing quality in the design and in fabrication is essential to keep the quality and reliability levels of the semiconductor devices at a high level. This is done by the "Zero-defect" (ZD) movement. Further sampling checks, in units of shipping lot, is done on products that have been "total-inspected" at the final fabrication
stage, thus ensuring no detective items. This sampling inspection is done in accordance with MIL-STD-105D.

## 2) Reliability

The reliability test is done, periodically, to confirm reliability level.

## Periodical reliability test

|  |  | Test Hour | LTPD (\%) |
| :---: | :---: | :---: | :---: |
|  | Electrical characteristic test | In order to know the types are selected and | level, some d again. |
| LIFE TEST | High temperature operation <br> High temperature storage <br> Low temperature storage <br> High temperature and high humidity storage <br> High humidity bias test <br> High temperature and high humidity with bias <br> Pressure cooker | Up to 1000 hr Up to 1000 hr Up to 1000 hr Up to 1000 hr Up to 1000 hr <br> Up to 500 hr <br> Up to 200 hr | 10\% 10\% 10\% 10\% 10\% <br> 10\% <br> 10\% |
| ENVIRONMENT TEST | Soldering heat resistance heat cycle Heat cycle | 10 s 10 cycle | $\begin{aligned} & 15 \% \\ & 15 \% \end{aligned}$ |
| MECHANICAL TEST | Solderability Lead strength | Japan Industrial Standard (JIS) | $\begin{aligned} & 15 \% \\ & 15 \% \end{aligned}$ |
| OTHER TESTS | if necessary test, are selected accordingly to JIS C7021, C7022, EIAJ SD121, IC121. |  |  |

[^0]These tests and Inspection data are useful not only to estimate quality in the market place but also as data to improve design and wafer processes.

Reliability test standard for acceptance of products

| Item | Condition | Supply voltage | Testing time | LTPD (\%) |
| :---: | :---: | :---: | :---: | :---: |
| High temperature operation | $\mathrm{Ta}=125^{\circ} \mathrm{C}, 150^{\circ} \mathrm{C}$ | TYP | 1000 hr | 5\% |
| High temperature with bias | $\mathrm{Ta}=125^{\circ} \mathrm{C}, 150^{\circ} \mathrm{C}$ | TYP | 1000 hr | 5\% |
| High temperature storage | $\mathrm{Ta}=150^{\circ} \mathrm{C}$ |  | 1000 hr | 5\% |
| Low temperature storage | $\mathrm{Ta}=-65^{\circ} \mathrm{C}$ |  | 1000 hr | 5\% |
| High temperature and humidity storage | $\mathrm{Ta}=85^{\circ} \mathrm{C}, 85 \% \mathrm{RH}$ |  | 1000 hr | 5\% |
| High temperature and High humidity with bias | $\mathrm{Ta}=85^{\circ} \mathrm{C}, 85 \% \mathrm{RH}$ | TYP <br> (I hr on/3 hr off) | 1000 hr | 5\% |
| Pressure cooker | $\mathrm{Ta}=121^{\circ} \mathrm{C}, 100 \% \mathrm{RH}, 30$ pounds per square inch |  | 1000 hr | 5\% |
| Temperature cycle | $\mathrm{Ta}=-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  | 100 C | 10\% |
| Heat shock | $\mathrm{Ta}=0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ |  | 5 C | 10\% |
| Soldering heat resistance | Tsolder $=260^{\circ} \mathrm{C}$ |  | 10 S | 105 |
| Solderability | Tsolder $=230^{\circ} \mathrm{C}$ (Rosin type flux) |  | 5 S | 10\% |
| Mechanical shock | X, Y, Z 1500G <br> 0.5 ms half sine wave |  | 3 times for each direction | 10\% |
| Vibration | $X, Y, Z 20 G 10 \sim 2000 \sim 10 \mathrm{~Hz}(4 \mathrm{~min})$ <br> sine wave vibration |  | 16 minutes for each direction | 10\% |
| Constant acceleration | X, Y, Z 20,000 G <br> centrifugal acceleration |  | 1 minute for each direction | 10\% |
| Fall by gravity | Falling from the height of 75 cm to maple plate by gravity |  | 3 times | 10\% |
| $\text { Lead strength } \underset{(\text { Pull) }}{(\text { Bend })}$ | Based on JIS |  |  | 10\% |
| Electrostatics strength | Device must be designed again, when electrostatic strength is below standard supplying surge voltage <br> To each pin under the conditions of $\mathrm{C}=200 \mathrm{PF}$ and $\mathrm{Rs}=0 \Omega$. |  |  |  |

## From development to production



## 5. Block Diagram

Sony V Series* System Configuration


Microprocessors


Microprocessors

| Type |  | Function |
| :---: | :---: | :---: |
| Cx070108 | 8-bit Microprocessor | 21 |
| CX070116 | 16-bit Microprocessor | 71 |

## 8-Bit Microprocessor

## Description

The CXQ70108 is a CMOS 8 -bit microprocessor with internal 16 -bit architecture and an 8 -bit external data bus. The CX070108 instruction set is a superset of the 8086/8088; however, mnemonics and execution times are different. The CXQ70108 additionally has a powerful instruction set including bit processing, packed $B C D$ operations, and high-speed multiplication/ division operations. The CXQ70108 can also emulate the functions of an 8080 and comes with a standby mode that significantly reduces power consumption. It is software-compatible with the CX070116 16-bit microprocessor.

## Features

- Minimum instruction execution time: 250 ns (at 8 MHz )
- Maximum addressable memory: 1 Mbytes
- Abundant memory addressing modes
- $14 \times 16$-bit register set
- 101 instructions
- Instruction set is a superset of $8086 / 8088$ instruction set
- Bit, byte, word and block operations
- Bit field operation instructions
- Packed BCD operation instructions
- Multiplication/division instructions execution time: $2.4 \mu \mathrm{~s}$ to $7.1 \mu \mathrm{~s}$ (at 8 MHz )
- High-speed block transfer instructions: 1 Mbytes/s (at 8 MHz )
- High-speed calculation of effective addresses: 2 clock cycles in any addressing mode
- Maskable (INT) and nonmaskable (NMI) interrupt inputs
- IEEE-796 bus compatible interface
- 8080 emulation functions
- CMOS technology
- Low power consumption
- Standby function
- Single power supply
- 5 MHz or 8 MHz clock
- 40-pin Plastic/Ceramic DIP (600 mil)
- NEC $\mu$ PD70108 (V20) compatible


## Pin Configuration (Top View)

$\left.\left.\begin{array}{llll} & \left.\begin{array}{l}\text { Small-scale } \\ \text { Mode }\end{array}\right\}\end{array}\right\} \begin{array}{l}\text { Large-scale } \\ \text { Mode }\end{array}\right\}$

## Block Diagram



## Pin Identification

| No. | Symbol | Direction | Function |
| :---: | :---: | :---: | :---: |
| 1 | IC* |  | Internally connected |
| 2-8 | $\mathrm{A}_{14}-\mathrm{A}_{8}$ | Out | Address bus, middle bits |
| 9-16 | $\mathrm{AD}_{7}-\mathrm{AD} 0$ | In/Out | Address/data bus |
| 17 | NMI | In | Nonmaskable interrupt input |
| 18 | INT | In | Maskable interrupt input |
| 19 | CLK | In | Clock input |
| 20 | GND |  | Ground |
| 21 | RESET | In | Reset input |
| 22 | READY | In | Ready input |
| 23 | POLL | In | Poll input |
| 24 | $\overline{\text { INTAK }}$ ( $\mathrm{OS}_{1}$ ) | Out | Interrupt acknowledge output (queue status bit 1 output) |
| 25 | ASTB (QSo) | Out | Address strobe output (queue status bit 0 output) |
| 26 | $\overline{\text { BUFEN ( }}$ (BSo) | Out | Buffer enable output (bus status bit 0 output) |
| 27 | $B \cup F \bar{R} / W$ ( $\mathrm{BS}_{1}$ ) | Out | Buffer read/write output (bus status bit 1 output) |
| 28 | 10/M ( $\mathrm{BS}_{2}$ ) | Out | Access is 1/O or memory (bus status bit 2 output) |
| 29 | $\overline{\text { WR (BUSLOCK) }}$ | Out | Write strobe output (bus lock output) |
| 30 | $\operatorname{HLDAK}(\overline{\mathrm{RQ}} / \overline{\mathrm{AK}})$ | $\begin{aligned} & \text { Out } \\ & \text { (In/Out) } \end{aligned}$ | Hold acknowledge output, (bus hold request input/ acknowledge output 1) |
| 31 | HLDRQ ( $\overline{\mathrm{RO}} / \overline{\mathrm{AKo}})$ | $\begin{gathered} \ln \\ (\ln / \text { Out }) \end{gathered}$ | Hold request input (bus hold request input/acknowledge output 0) |
| 32 | $\overline{\mathrm{RD}}$ | Out | Read strobe output |
| 33 | S/ $\overline{\text { LG }}$ | In | Small-scale/large-scale system input |
| 34 | LBSo(HIGH) | Out | Latched bus status output 0 (always high in large-scale systems) |
| 35-38 | $\mathrm{A}_{19} / \mathrm{PS}_{3}-\mathrm{A}_{16} / \mathrm{PS} 0$ | Out | Address bus, high bits or processor status output |
| 39 | $\mathrm{A}_{15}$ | Out | Address bus, bit 15 |
| 40 | VDD |  | Power supply |

Notes: *IC should be connected to ground.
Where pins have different functions in small- and large-scale systems, the large-scale system pin symbol and function are in parentheses.
Unused input pins should be tied to ground or VDD to minimize power dissipation and prevent the flow of potentially harmful currents.

## Pin Functions

Some pins of the CXQ70108 have different functions according to whether the microprocessor is used in a small- or large-scale system. Other pins function the same way in either type of system.

## $\mathrm{A}_{15}$ - As [Address Bus]

For small- and large-scale systems.
The CPU uses these pins to output the middle 8 bits of the 20 -bit address data. They are three-state output and float to the high impedance during hold acknowledge.

## AD7 - ADo [Address/Data Bus]

For small- and large-scale systems.
The CPU uses these pins as the time-multiplexed address and data bus. They are active high. This bus contains the lower 8 bits of the 20 -bit address during T 1 of the bus cycle and is used as an 8 -bit data bus during T2, T3, and T4 of the bus cycle.

Sixteen-bit data $1 / O$ is performed in two steps. The low byte is sent first, followed by the high byte. The address/data bus is a three-state bus and can be high or low during standby mode. The bus will float to the high impedance during hold and interrupt acknowledge.

## NMI [Nonmaskable Interrupt]

For small- and large-scale systems.
This pin is used to input nonmaskable interrupt requests. NMI cannot be masked by software. This input is positive edge-triggered and can be sensed during any clock cycle. Actual interrupt processing begins, however, after completion of the instruction in progress.

The contents of interrupt vector 2 determine the starting address for the interrupt-servicing routine. Note that a hold request will be accepted even during NMI acknowledge.

This interrupt will cause the CXQ70108 to exit the standby mode.

## INT [Maskable Interrupt]

For small- and large-scale systems.
This pin is a level-triggered interrupt request that can be masked by software.
INT is active high and is sensed during the last clock of the instruction. The interrupt will be accepted if the system is in interrupt enable state (if the interrupt enable flag IE is set). The CPU outputs the INTAK signal to inform external devices that the interrupt request has been granted.

If NMI and INT interrupts occur at the same time, NMI has higher priority than INT and INT cannot be accepted. A hold request will be accepted during INT acknowledge.

This interrupt causes the CXO70108 to exit the standby mode.

## CLK [Clock]

For small- and large-scale systems.
This pin is used for external clock input.

## RESET [Reset]

For small- and large-scale systems.
This pin is used for the CPU reset signal. It is active high. Input of this signal has priority over all other operations. After the reset signal input returns low, the CPU begins execution of the program starting at address FFFFOH.

In addition to causing normal CPU start, RESET input will cause the CX070108 to exit the standby mode.

## READY [Ready]

For small- and large-scale systems.
When the memory or I/O device being accessed cannot complete data read or write within the CPU basic access time, it can generate a CPU wait state (Tw) by setting this signal to inactive (low) and requesting a read/write cycle delay.

If the READY signal is active (high) during either T3 or Tw state, the CPU will not generate a wait state.

## $\overline{\text { POLL }}$ [Poll]

For small- and large-sclae systems.
The CPU checks this input upon execution of the $\overline{P O L L}$ instruction. If the input is low, then execution continues. If the input is high, the CPU will check the $\overline{\text { POLL }}$ input every five clock cycles until the input becomes low again.

The POLL and READY functions are used to synchronize CPU program execution with the operation of external devices.

## $\overline{\mathbf{R D}}$ [Read Strobe]

For small- and large-scale systems.
The CPU outputs this strobe signal during data read from an $1 / O$ device or memory. The $10 / \bar{M}$ signal is used to select between I/O and memory. $\overline{\mathrm{RD}}$ will be high during standby mode. It is three-state and floats to the high impedance during hold acknowledge.

## S/ $\overline{\text { LG }}$ [Small/Large]

For small- and large-scale systems.
This signal determines the operation mode of the CPU. This signal is fixed either high or low. When this signal is high, the CPU will operate in small-scale system mode, and when low, in the large-scale system mode. A small-scale system will have at most one bus master such as a DMA controller device on the bus. A large-scale system can have more than one bus master accessing the bus as well as the CPU.

Pins 24 to 31 and pin 34 function differently depending on the operating mode of the CPU. Separate nomenclature is adopted for these signals in the two operation modes.

| Pin No. | Function |  |
| :---: | :---: | :---: |
|  | S/LG-high | S/LG-low |
| 24 | $\overline{\text { INTAK }}$ | QS ${ }_{1}$ |
| 25 | ASTB | QSo |
| 26 | $\overline{\text { BUFEN }}$ | BSo |
| 27 | BUF「/W | BS 1 |
| 28 | 10/M | $\mathrm{BS}_{2}$ |
| 29 | $\overline{W R}$ | $\overline{\text { BUSLOCK }}$ |
| 30 | HLDAK | $\overline{\mathrm{RQ}} / \overline{\mathrm{AK}}_{1}$ |
| 31 | HLDRQ | $\overline{\mathrm{RQ}} / \overline{\mathrm{AK}}_{0}$ |
| 34 | LBSo | Always high |

## INTAK [Interrupt Acknowledge]

For small-scale systems.
The CPU generates the INTAK signal low when it accepts an INT signal.
The interrupting device synchronizes with this signal and outputs the interrupt vector to the CPU via the data bus (AD7 - ADO). INTAK will be high during standby mode.

## ASTB [Address Strobe]

For small-scale systems.
The CPU outputs this strobe signal to latch address information at an external latch. ASTB will be low during standby mode.

## BUFEN [Buffer Enable]

For small-scale systems.
It is used as the output enable signal for an external bidirectional buffer. The CPU generates this signal during data transfer operations with external memory or I/O devices or during input of an interrupt vector.
$\overline{B U F E N}$ will be high during standby mode. It is three-state and floats to the high impedance during hold acknowledge.

## BUF $\bar{R} / \mathbf{W}$ [Buffer Read/Write]

For small-scale systems.
The output of this signal determines the direction of data transfer with an external bidirectional buffer. A high output causes transmission from the CPU to the external device; a low signal causes data transfer from the external device to the CPU.
$B U F \bar{R} / W$ will be either high or low during standby mode. It is three-state and floats to the high impedance during hold acknowledge.

## 10/M [10/Memory]

For small-scale systems.
The CPU generates this signal to specify either $1 / 0$ access or memory access. A high-level output specifies $I / O$ and a low-level specifies memory.
$10 / \bar{M}$ will be either high or low during standby mode. It is three-state and floats to the high impedance during hold acknowledge.

## $\overline{W R}$ [Write Strobe]

For small-scale systems.
The CPU generates this strobe signal during data write to an I/O device or memory. Selection of either $\mathrm{I} / \mathrm{O}$ or memory is performed by the $10 / \overline{\mathrm{M}}$ signal.
$\overline{W R}$ will be high during standby mode. It is three-state and floats to the high impedance during hold acknowledge.

## HLDAK [Hold Acknowledge]

For small-scale systems.
The HLDAK signal is used to indicate that the CPU accepts the hold request signal (HLDRQ). When this signal is high, the address bus, address/data bus, and the control lines become high impedance.

## HLDRQ [Hold Request]

For small-scale systems.
This input signal is used by external devices to request the CPU to release the address bus, address/data bus, and the control bus.

## LBSo [Latched Bus Status 0]

For small-scale systems.
The CPU uses this signal along with the $I O / \bar{M}$ and $B U F \bar{R} / W$ signals to inform an external device what the current bus cycle is.

| IO/产 | BUFR/产 | LBSo | Bus Cycle |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Program fetch |
| 0 | 0 | 1 | Memory read |
| 0 | 1 | 0 | Memory write |
| 0 | 1 | 1 | Passive state |
| 1 | 0 | 0 | Interrupt acknowledge |
| 1 | 0 | 1 | I/O read |
| 1 | 1 | 0 | I/O write |
| 1 | 1 | 1 | Halt |

## A19/PS3 - A16/PSo [Address Bus/Processor Status]

For small- and large-scale systems.
These pins are time-multiplexed to operate as an address bus and as processor status signals.
When used as the address bus, these pins are the high 4 bits of the 20-bit memory address. During 1/O access, all 4 bits output data 0 .

The processor status signals are provided for both memory and I/O use. PS3 is always 0 in the native mode and 1 in 8080 emulation mode. The interrupt enable flag (IE) is pin on pin PS2. Pins PS1 and PSo indicate which memory segment is being accessed.

| $\mathbf{A}_{17} / \mathbf{P S}_{1}$ | $\mathbf{A}_{16} / \mathbf{P S o}_{0}$ | Segment |
| :---: | :---: | :--- |
| 0 | 0 | Data segment 1 |
| 0 | 1 | Stack segment |
| 1 | 0 | Program segment |
| 1 | 1 | Data segment 0 |

A19/PS3 - A16/PSo will be either high or low during standby mode. They are three-state and float to the high impedance during hold acknowledge.

## QS1, QSo [Queue Status]

For large-scale systems.
The CPU uses these signals to allow external devices, such as the floating-point arithmetic processor chip, to monitor the status of the internal CPU instruction queue.

| $\mathbf{Q S}_{\mathbf{1}}$ | QSo $_{\mathbf{o}}$ | Instruction Queue Status |
| :---: | :---: | :--- |
| 0 | 0 | NOP (queue does not change) |
| 0 | 1 | First byte of instruction |
| 1 | 0 | Flush queue |
| 1 | 1 | Subsequent bytes of instruction |

The instruction queue status indicated by these signals is the status when the execution unit (EXU) accesses the instruction queue. The data output from these pins is therefore valid only for one clock cycle immediately following queue access. These status signals are provided so that the floating-point processor chip can monitor the CPU's program execution status and synchronize its operation with the CPU when control is passed to it by the FPO (Floating Point Operation) instructions.
$\mathrm{QS} 1, \mathrm{QS} 0$ will be low during standby mode.

## BS2 - BSo [Bus Status]

For large-scale systems.
The CPU uses these status signals to allow an external bus controller to monitor what the current bus cycle is.

The external bus controller decodes these signals and generates the control signals required to perform access of the memory or I/O device.

| BS $_{\mathbf{2}}$ | BS $_{\mathbf{1}}$ | BSo $_{\mathbf{1}}$ | Bus Cycle |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Interrupt acknowledge |
| 0 | 0 | 1 | $1 / 0$ read |
| 0 | 1 | 0 | $1 / 0$ write |
| 0 | 1 | 1 | Halt |
| 1 | 0 | 0 | Program fetch |
| 1 | 0 | 1 | Memory read |
| 1 | 1 | 0 | Memory write |
| 1 | 1 | 1 | Passive state |

BS2 - BSo will be high during standby mode. They are three-state and floats to the high impedance during hold acknowledge.

## BUSLOCK [Bus Lock]

For large-scale systems.
The CPU uses this signal to secure the bus while executing the instruction immediately following the BUSLOCK prefix instruction. It is a status signal to the other bus masters in a multiprocessor system inhibiting them from using the system bus during this time.

The output of this signal is three-state and becomes high impedance during hold acknowledge. $\overline{B U S L O C K}$ is high during standby mode except if the HALT instruction has a BUSLOCK prefix.

## $\overline{\mathbf{R Q}} / \overline{\mathbf{A K}}, \overline{\mathbf{R Q}} \cdot / \overline{\mathbf{A K o}}$ [Hold Request/Acknowledge]

For large-scale systems.
These pins function as bus hold request inputs $(\overline{\mathrm{RQ}})$ and as bus hold acknowledge outputs $(\overline{\mathrm{AK}}) . \overline{\mathrm{RQ}} / \overline{\mathrm{AK}}$ has a higher priority than $\overline{\mathrm{RQ}} / \overline{\mathrm{AK}} 1$.

These pins have three-state outputs with on-chip pull-up resistors which keep the pin at high level when the output is high impedance.

## Vdd [Power Supply]

For small-and large-scale systems.
This pin is used for the +5 V power supply.

## GND [Ground]

For small- and large-scale systems.
This pin is used for ground.

## IC [Internally Connected]

This pin is used for tests performed at the factory by SONY. The CX070108 is used with this pin at ground potential.
Absolute Maximum Ratings
$\left(\mathrm{Ta}=+25^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Rating Value | Unit |
| :--- | :---: | :---: | :---: |
| Power supply voltage | $\mathrm{VDD}^{2}$ | -0.5 to +0.7 | V |
| Input voltage | $\mathrm{V}_{\mathrm{I}}$ | -0.5 to $\mathrm{VDD}+0.3$ | V |
| CLK input voltage | $\mathrm{V}_{\mathrm{K}}$ | -0.5 to $\mathrm{VDD}+1.0$ | V |
| Output voltage | $\mathrm{V}_{0}$ | -0.5 to VDD +0.3 | V |
| Power dissipation | PDMAX | +0.5 | W |
| Operating temperature | Topr | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification.
Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC Characteristics

$\mathrm{C} \times 070108-5, \mathrm{Ta}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}_{\mathrm{D}}=+5 \mathrm{~V} \pm 10 \%$ $\mathrm{CXQ} 0108-8, \mathrm{Ta}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 5 \%$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| Input voltage high | $\mathrm{V}_{\text {IH }}$ | 2.2 |  | $V_{D D}+0.3$ | V |  |
| Input voltage low | VIL | -0.5 |  | 0.8 | V |  |
| CLK input voltage high | VKH | 3.9 |  | $\mathrm{V}_{\text {DD }}+1.0$ | V |  |
| CLK input voltage low | VKL | -0.5 |  | 0.6 | V |  |
| Output voltage high | Vor | $0.7 \times V_{\text {dD }}$ |  |  | V | $\mathrm{IOH}=-400 \mu \mathrm{~A}$ |
| Output voltage low | Vol |  |  | 0.4 | V | $\mathrm{loL}^{2}=2.5 \mathrm{~mA}$ |
| Input leakage current high | lıit |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=\mathrm{V}_{\text {DD }}$ |
| Input leakage current low | ILIL |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=0 \mathrm{~V}$ |
| Output leakage current high | ILOH |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=\mathrm{V}_{\mathrm{DD}}$ |
| Output leakage current low | ILOL |  |  | -10 | $\mu \mathrm{A}$ | $V_{0}=0 \mathrm{~V}$ |
| Supply current | Ido | $\begin{aligned} & 70108-5 \\ & 5 \mathrm{MHz} \end{aligned}$ | 30 | 60 | mA | Normal operation |
|  |  |  | 5 | 10 | mA | Standby mode |
|  |  | $\begin{gathered} 70108-8 \\ 8 \mathrm{MHz} \end{gathered}$ | 45 | 80 | mA | Normal Operation |
|  |  |  | 6 | 12 | mA | Standby mode |

## Capacitance

$\left(\mathrm{Ta}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Input capacitance | Cl |  | 15 | pF | $\mathrm{fc}=1 \mathrm{MHz}$ <br> Unmeasured pins returned to OV |
| 1/O capacitance | Cıo |  | 15 | pF |  |

## AC Characteristics

CX070108-5, $\mathrm{Ta}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}^{\circ}=+5 \mathrm{~V} \pm 10 \%$ $\mathrm{CXO} 010108-8, \mathrm{Ta}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 5 \%$

| Parameter | Symbol | CX070108-5 |  | Cx070108-8 |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |  |
| Small/Large Scale |  |  |  |  |  |  |  |
| Clock cycle | tcyk | 200 | 500 | 125 | 500 | ns |  |
| Clock pulse width high | tккн | 69 |  | 50 |  | ns | $\mathrm{V}_{\mathrm{KH}}=3.0 \mathrm{~V}$ |
| Clock pulse width low | tkKL | 90 |  | 60 |  | ns | $\mathrm{V}_{\mathrm{KL}}=1.5 \mathrm{~V}$ |
| Clock rise time | tKR |  | 10 |  | 8 | ns | 1.5 V to 3.0 V |
| Clock fall time | tKF |  | 10 |  | 7 | ns | 3.0 V to 1.5 V |
| READY inactive setup to CLK $\downarrow$ | tspylk | -8 |  | -8 |  | ns |  |
| READY inactive hold after CLK $\uparrow$ | thKRYH | 30 |  | 20 |  | ns |  |
| READY active setup to CI.K $\uparrow$ | tskymk | tkkL-8 |  | tккL-8 |  | ns |  |
| READY active hold after CLK $\dagger$ | thkRYL | 30 |  | 20 |  | ns |  |
| Data setup time to CLK $\downarrow$ | tsdk | 30 |  | 20 |  | ns |  |
| Data hold time after CLK $\downarrow$ | thkd | 10 |  | 10 |  | ns |  |
| NMI, INT, $\overline{\text { POLL }}$ setup time to CLK $\uparrow$ | tsik | 30 |  | 15 |  | ns |  |
| RESET setup time to CLK $\uparrow$ | tskst | 30 |  | 20 |  | ns |  |
| RESET hold time after CLK $\uparrow$ | thrst | 10 |  | 10 |  | ns |  |
| Input rise time (except CLK) | tir |  | 20 |  | 20 | ns | 0.8 V to 2.2 V |
| Input fall time (except CLK) | tiF |  | 12 |  | 12 | ns | 2.2 V to 0.8 V |
| Output rise time | tor |  | 20 |  | 20 | ns | 0.8 V to 2.2 V |
| Output fall time | tof |  | 12 |  | 12 | ns | 2.2 V to 0.8 V |
| Small Scale |  |  |  |  |  |  |  |
| Address delay time from CLK | tDka | 10 | 90 | 10 | 60 | ns | $\mathrm{CL}_{\mathrm{L}}=100 \mathrm{pF}$ |
| Address hold time from CLK | thka | 10 |  | 10 |  | ns |  |
| PS delay time from CLK $\downarrow$ | tokp | 10 | 90 | 10 | 60 | ns |  |
| PS float delay time from CLK $\uparrow$ | tfkP | 10 | 80 | 10 | 60 | ns |  |
| Address setup time to ASTB $\downarrow$ | tsast | tккь-60 |  | tKkL-30 |  | ns |  |
| Address float delay time from CLK 1 | tfkA | thKa | 80 | thKA | 60 | ns |  |
| ASTB $\uparrow$ delay time from CLK $\downarrow$ | tDksth |  | 80 |  | 50 | ns |  |
| ASTB $\downarrow$ delay time from CLK $\uparrow$ | tokstL |  | 85 |  | 55 | ns |  |
| ASTB width high | tstst | tKkL-20 |  | tкKL-10 |  | ns |  |
| Address hold time from ASTB $\downarrow$ | thSta | tккн-10 |  | tкkL-10 |  | ns |  |


| Parameter | Symbol | CX070108-5 |  | CX070108-8 |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |  |
| Control delay time from CLK | tDKCT | 10 | 110 | 10 | 65 | ns | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |
| Address float to $\overline{\mathrm{RD}} \downarrow$ | tafri | 0 |  | 0 |  | ns |  |
| $\overline{\mathrm{RD}} \downarrow$ delay time from CLK $\downarrow$ | tokrl | 10 | 165 | 10 | 80 | ns |  |
| $\overline{\mathrm{RD}} \uparrow$ delay time from CLK $\downarrow$ | tDKRH | 10 | 150 | 10 | 80 | ns |  |
| Address delay time from $\overline{\mathrm{RD}} \uparrow$ | tDrHa | tсүк -45 |  | tсүк -40 |  | ns |  |
| $\overline{\mathrm{RD}}$ width low | trR | 2tčk-75 |  | 2tçk-50 |  | ns |  |
| Data output delay time from CLK $\downarrow$ | tDKD | 10 | 90 | 10 | 60 | ns |  |
| Data float delay time from CLK $\downarrow$ | tFKD | 10 | 80 | 10 | 60 | ns |  |
| $\overline{W R}$ width low | tww | 2tcYk -60 |  | $2 \mathrm{tCYK}-40$ |  | ns |  |
| HLDRQ setup time to CLK $\uparrow$ | tshak | 35 |  | 20 |  | ns |  |
| HLDAK delay time from CLK $\downarrow$ | tokha | 10 | 160 | 10 | 100 | ns |  |
| Large Scale |  |  |  |  |  |  |  |
| Address delay time from CLK | toka | 10 | 90 | 10 | 60 | ns | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |
| Address hold time from CLK | thKa | 10 |  | 10 |  | ns |  |
| PS delay time from CLK $\downarrow$ | tDKP | 10 | 90 | 10 | 60 | ns |  |
| PS float delay time from CLK $\uparrow$ | tFKP | 10 | 80 | 10 | 60 | ns |  |
| Address float delay time from CLK $\downarrow$ | tFKA | thKa | 80 | thka | 60 | ns |  |
| Address delay time from $\overline{\mathrm{RD}} \uparrow$ | tdrha | tсүк -45 |  | tcyk-40 |  | ns |  |
| ASTB $\uparrow$ delay time from BS $\downarrow$ | tobst |  | 15 |  | 15 | ns |  |
| BS $\downarrow$ delay time from CLK $\uparrow$ | tokbl | 10 | 110 | 10 | 60 | ns |  |
| BS $\uparrow$ delay time from CLK $\downarrow$ | tokbh | 10 | 130 | 10 | 65 | ns |  |
| $\overline{\mathrm{RD}} \downarrow$ delay time from address float | tDafril | 0 |  | 0 |  | ns |  |
| $\overline{\mathrm{RD}} \downarrow$ delay time from CLK $\downarrow$ | tDKRL | 10 | 165 | 10 | 80 | ns |  |
| $\overline{\mathrm{RD}} \uparrow$ delay time from CLK $\downarrow$ | tDKRH | 10 | 150 | 10 | 80 | ns |  |
| $\overline{\mathrm{RD}}$ width low | trR | 2tcyk -75 |  | 2tcYk -50 |  | ns |  |
| Data output delay time from CLK $\downarrow$ | tokd | 10 | 90 | 10 | 60 | ns |  |
| Data float delay time from CLK $\downarrow$ | tFKD | 10 | 80 | 10 | 60 | ns |  |
| $\overline{\mathrm{AK}}$ delay time from CLK $\downarrow$ | tDKak |  | 70 |  | 50 | ns |  |
| $\overline{\mathrm{RQ}}$ setup time to CLK $\uparrow$ | tsrak | 20 |  | 10 |  | ns |  |
| $\overline{\mathrm{RQ}}$ hold time after CLK $\uparrow$ | thKRo | 40 |  | 30 |  | ns |  |

## Timing Waveforms

## AC Test input Waveform [Except CLK]



## AC Output Test Points



Wait [Ready] Timing

$\overline{\text { POLL, NMI, INT Input Timing }}$


Clock Timing


## BUSLOCK Output Timing



## RESET Timing

Vcc

CLK

RESET


## Read Timing [Small Scale]



Read Timing [Large Scale]


Write Timing [Small Scale]


## Write Timing [Large Scale]



LBS $_{0}$

## Interrupt Acknowledge Timing



## Hold Request/Acknowledge Timing [Small Scale]



* : $A_{19} / P S_{3}-A_{10} / P S_{0}, A_{15}-A_{0}, A D_{7}-A D_{0}, \overline{R D}, L B S_{0}, I O / \bar{M}, B U F \bar{R} / W, \overline{W R}, \overline{B U F E N}$


## Bus Request/Acknowledge Timing [Large Scale]



## Register Configuration

## Program Counter [PC]

The program counter is a 16 -bit binary counter that contains the segment offset address of the next instruction which the EXU is to execute.

The PC increments each time the microprogram fetches an instruction from the instruction queue. A new location value is loaded into the PC each time a branch, call, return, or break instruction is executed. At this time, the contents of the PC are the same as the Prefetch Pointer (PFP).

## Prefetch Pointer [PFP]

The prefetch pointer (PFP) is 16 -bit binary counter which contains a segment offset which is used to calculate a program memory address that the bus control unit ( $B C U$ ) uses to prefetch the next byte for the instruction queue. The contents of PFP are an offset from the PS (Program Segment) register.

The PFP is incremented each time the BCU prefetches an instruction from the program memory. A new location will be loaded into the PFP whenever a branch, call, return, or break instruction is executed. At that time the contents of the PFP will be the same as those of the PC (Program Counter).

## Segment Registers [PS, SS, DSo, and DS1]

The memory addresses accessed by the CX070108 are divided into 64 K -byte logical segments. The starting (base) address of each segment is specified by a segment register, and the offset from this starting address is specified by the contents of another register or by the effective address.

These are the four types of segment registers used.

| Segment Register | Default Offset |
| :--- | :--- |
| PS (Program Segment) | PFP |
| SS (Stack Segment) | SP, effective address |
| DSo (Data Segment 0) | IX, effective address |
| DS1 (Data Segment 1) | IY |

## General-Purpose Registers [AW, BW, CW, and DW]

There are four 16-bit general-purpose registers. Each one can be used as one 16-bit register or as two 8 -bit registers by dividing them into their high and low bytes ( $\mathrm{AH}, \mathrm{AL}, \mathrm{BH}, \mathrm{BL}, \mathrm{CH}, \mathrm{CL}, \mathrm{DH}, \mathrm{DL}$ ).

Each register is also used as a default register for processing specific instructions. The default assignments are:

AW: Word multiplication/division, word I/O, BCD rotation, data conversion, translation
AL: Byte multiplication/division, byte I/O, BCD rotation, data conversion, translation
AH: Byte multiplication/division
BW: Translation
CW: Loop control branch, repeat prefix
CL: Shift instructions, rotation instructions, BCD operations
DW: Word multiplication/division, indirect addressing I/O
Pointers [SP, BP] and index Registers [IX, IY]
These registers serve as base pointers or index registers when accessing the memory using based addressing, indexed addressing, or based indexed addressing.

These registers can also be used for data transfer and arithmetic and logical operations in the same manner as the general-purpose registers. They cannot be used as 8-bit. registers.

Also, each of these registers acts as a default register for specific operations. The default assignments are:
SP: Stack operations
IX: Block transfer (source), BCD string operations
IY: Block transfer (destination), BCD string operations

## Program Status Word [PSW]

The program status word consists of the following six status and four control flags.
Status Flags Control Flags

- V (Overflow) - MD (Mode)
- S (Sign) - DIR (Direction)
- Z (Zero) - IE (Interrupt Enable)
- AC (Auxiliary Carry) - BRK (Break)
- P (Parity)
- CY (Carry)

When the PSW is pushed on the stack, the word images of the various flags are as shown here.
PSW

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M | 1 | 1 | 1 | V | D | I | B | S | Z | O | A | O | P | 1 | C |
| D |  |  |  |  | I | E | R |  |  |  | C |  |  |  | Y |
|  |  |  |  |  | R |  | K |  |  |  |  |  |  |  |  |

The status flags are set and reset depending upon the result of each type of instruction executed.
Iristructions are provided to set, reset, and complement the CY flag directly.
Other instructions set and reset the control flags and control the operation of the CPU.

High-Speed Execution of Instructions
This section highlights the major architectural features that enhance the performance of the CXQ70108.

- Dual data bus in EXU
- Effective address generator
- 16/32-bit temporary registers/shifters (TA, TB)
- 16-bit loop counter
- PC and PFP


## Dual Data Bus Method

To reduce the number of processing steps for instruction execution, the dual data bus method has been adopted for the CXQ70108 (figure 1). The two data buses (the main data bus and the subdata bus) are both 16 bits wide. For addition/subtraction and logical and comparison operations, processing time has been speeded up some $30 \%$ over single-bus systems.

Fig. 1. Dual Data Buses


Fig. 2. Effective Address Generator


| Example |  |
| :--- | :--- |
| ADD AW, BW | $; A W \leftarrow A W+B W$ |
| Single Bus | Dual Bus |
| Step $1 \mathrm{TA} \leftarrow \mathrm{AW}$ | $T A \leftarrow A W, T B \leftarrow B W$ |
| Step $2 \mathrm{~TB} \leftarrow \mathrm{BW}$ | $A W \leftarrow T A+T B$ |
| Step $3 A W \leftarrow T A+T B$ |  |

## Effective address Generator

This circuit (figure 2) performs high-speed processing to calculate effective addresses for accessing memory.

Calculating an effective address by the microprogramming method normally requires 5 to 12 clock cycles. This circuit requires only two clock cycles for addresses to be generated for any addressing mode. Thus, processing is several times faster.

## 16/32-Bit Temporary Registers/Shifters [TA, TB]

These 16-bit temporary registers/shifters (TA, TB) are provided for multiplication/division and shift/rotation instructions.

These circuits have decreased the execution time of multiplication/division instructions. In fact, these instructions can be executed about four times faster than with the microprogramming method.

TA + TB: 32-bit temporary register/shifter for multiplication and division instructions.
TB: 16-bit temporary register/shiffter for shift/rotation instructions.

## Loop Counter [LC]

This counter is used to count the number of loops for a primitive block transfer instruction controlled by a repeat prefix instruction and the number of shifts that will be performed for a multiple bit shift/rotation instruction.

The processing performed for a multiple bit rotation of a register is shown below. The average speed is approximately doubled over the microprogram method.

## Example

RORC AW, CL ; CL $=5$
$\begin{array}{ll}\text { Microprogram method } & \text { LC method } \\ 8+(4 \times 5)=28 \text { clocks } & 7+5=12 \text { clocks }\end{array}$
Program Counter and Prefetch Pointer [PC and PFP]
The CX070108 microprocessor has a program counter ( PC ), which addresses the program memory location of the instruction to be executed next, and a prefetch pointer (PFP), which addresses the program memory location to be accessed next. Both functions are provided in hardware. A time saving of several clocks is realized for branch, call, return, and break instruction execution, compared with microprocessors that have only one instruction pointer.

## Enhanced Instructions

In addition to the $8088 / 86$ instructions, the CX 070108 has the following enhanced instructions.

| Instruction |  |
| :--- | :--- |
| PUSH imm | Pushes immediate data onto stack |
| PUSH R | Pushes 8 general registers onto stack |
| POP imm | Pops immediate data from stack |
| POP R | Pops 8 general registers from stack |
| MUL imm | Executes 16-bit multiply of register or memory contents by immediate data |
| SHL imm8 <br> SHR imm8 <br> SHRA imm8 <br> ROL imm8 <br> ROR imm8 <br> ROLC imm8 <br> RORC imm8 | Shifts/rotates register or memory by immediate value |
| CHKIND | Checks array index against designated boundaries |
| INM | Moves a string from an I/O port to memory |
| OUTM | Moves a string from memory to an I/O port |
| PREPARE | Allocates an area for a stack frame and copies previous frame pointers |
| DISPOSE | Frees the current stack frame on a procedure exit |

## Enhanced Stack Operation Instructions <br> PUSH imm/POP imm

These instructions allow immediate data to be pushed onto or popped from the stack.

## PUSH R/POP R

These instructions allow the contents of the eight general registers to be pushed onto or popped from the stack with a single instruction.

## Enhanced Multiplication Instructions

MUL reg16, imm16/MUL mem16, imm16
These instructions allow the contents of a register or memory location to be 16 -bit multiplied by immediate data.

## Enhanced Shift and Rotate Instructions

SHL reg, imm8/SHR reg, imm8/SHRA reg, imm8
These instructions allow the contents of a register to be shifted by the number of bits defined by the immediate data.

ROL reg, imm8/ROR reg, imm8/ROLC reg, imm8/RORC reg, imm8
These instructions allow the contents of a register to be rotated by the number of bits defined by the immediate data.

## Check Array Boundary Instruction

## CHKIND reg16, mem32

This instruction is used to verify that index values pointing to the elements of an array data structure are within the defined range. The lower limit of the array should be in memory location mem32, the upper limit in mem $32+2$. If the index value in reg1 6 is not between these limits when CHKIND is executed, a BRK 5 will occur. This causes a jump to the location in interrupt vector 5 .

## Block I/O Instructions

OUTM DW, src-block/INM dst-block, DW
These instructions are used to output or input a string to or from memory, when preceded by a repeat prefix.

## Stack Frame Instructions

PREPARE imm16, imm8
This instruction is used to generate the stack frames required by block-structured languages, such as PASCAL and Ada. The stack frame consists of two areas. One area has a pointer that points to another frame which has variables that the current frame can access. The other is a local variable area for the current procedure.

## DISPOSE

This instruction releases the last stack frame generated by the PREPARE instruction. It returns the stack and base pointers to the values they had before the PREPARE instruction was used to call a procedure.

## Unique Instructions

In addition to the 8088/86 instructions and the enhanced instructions, the CX070108 has the following unique instructions.

| Instruction | Function |
| :--- | :--- |
| INS | Insert bit field |
| EXT | Extract bit field |
| ADD4S | Adds packed decimal strings |
| SUB4S | Subtracts one packed decimal string from another |
| CMP4S | Compares two packed decimal strings |
| ROL4 | Rotates one BCD digit left through AL lower 4 bits |
| ROR4 | Rotates one BCD digit right through AL lower 4 bits |
| TEST1 | Tests a specified bit and sets/resets Z flag |
| NOT1 | Inverts a specified bit |
| CLR1 | Clears a specified bit |
| SET1 | Sets a specified bit |
| REPC | Repeats next instruction until CY flag is cleared |
| REPNC | Repeats next instruction until CY flag is set |
| FPO2 | Additional floating point processor call |

## Variable Length Bit Field Operation Instructions

This category has two instructions: INS (Insert Bit Field) and EXT (Extract Bit Field). These instructions are highly effective for computer graphics and high-level languages. They can, for example, be used for data structures such as packed arrays and record type data used in PASCAL.

INS reg8, reg8/INS reg8, imm4
This instruction (figure 3) transfers low bits from the 16 -bit AW register (the number of bits is specified by the second operand) to the memory location specified by the segment base (DS1 register) plus the byte offset (IY register). The starting bit position within this byte is specified as an offset by the lower 4-bits of the first operand.

After each complete data transfer, the IY register and the register specified by the first operand are automatically updated to point to the next bit field.

Either immediate data or a register may specify the number of bits transferred (second operand). Because the maximum transferable bit length is 16 -bits, only the lower 4 -bits of the specified register ( 00 H to 0 FH ) will be valid.

Bit field data may overlap the byte boundary of memory.

Fig. 3. Bit Field Insertion


EXT reg8, reg8/EXT reg8, imm4
This instruction (figure 4) loads to the AW register the bit field data whose bit length is specified by the second operand of the instruction from the memory location that is specified by the DSo segment register (segment base), the IX index register (byte offset), and the lower 4-bits of the first operand (bit offset).

After the transfer is complete, the IX register and the lower 4-bits of the first operand are automatically updated to point to the next bit field.

Either immediate data or a register may be specified for the second operand. Because the maximum transferrable bit length is 16 bits, however, only the lower 4-bits of the specified register ( OH to 0 FH ) will be valid.

Bit field data may overlap the byte boundary of memory.

Fig. 4. Bit Field Extraction


## Packed BCD Operation Instructions

The instructions described here process packed BCD data either as strings (ADD4S, SUB4S, CMP4S) or byte-format operands (ROR4, ROL4). Packed BCD strings may be from 1 to 255 digits in length.

When the number of digits is even, the zero and carry flags will be set according to the result of the operation. When the number of digits is odd, the zero and carry flags may not be set correctly in this case, ( $\mathrm{CL}=$ odd), the zero flag will not be set unless the upper 4 bits of the highest byte are all zero. The carry flag will not be set unless there is a carry out of the upper 4 bits of the highest byte. When CL is odd, the contents of the upper 4 bits of the highest byte of the result are undefined.

## ADD4S

This instruction adds the packed BCD string addressed by the IX index register to the packed BCD string addressed by the IY index register, and stores the result in the string addressed by the IY register. The length of the string (number of BCD digits) is specified by the CL register, and the result of the operation will affect the carry flag ( CY ) and zero flag ( Z ).
$B C D$ string $(I Y, C L) \leftarrow B C D$ string $(I Y, C L)+B C D$ string $(I X, C L)$

## SUB4S

This instruction subtracts the packed BCD string addressed by the IX index register from the packed BCD string addressed by the IY index register, and stores the result in the string addressed by the IY register. The length of the string (number of BCD digits) is specified by the CL register, and the result of the operation will affect the carry flag ( CY ) and zero flag ( Z ).
$B C D$ string (IY, CL) $\leftarrow B C D$ string (IY, CL) $-B D C$ String (IX, CL)

## CMP4S

This instruction performs the same operation as SUB4S except that the result is not stored and only carry flags (CY) and zero flag ( $Z$ ) are affected.
$B C D$ string (IY, CL) - BCD string (IX, CL)

## ROL4

This instruction (figure 5) treats the byte data of the register or memory directly specified by the instruction byte as BCD data and uses the lower 4-bits of the AL register (ALL) to rotate that data one BCD digit to the left.

Fig. 5. BCD Rotate Left (ROL4)


## ROR4

This instruction (figure 6) treats the byte data of the register or memory directly specified by the instruction byte as BCD data and uses the lower 4-bits of the AL register (ALL) to rotate that data one BCD digit to the right.

Fig. 6. BCD Rotate Right (ROR4)


## Bit Manipulation Instructions <br> TEST1

This instruction tests a specific bit in a register or memory location. If the bit is 1 , the $\mathbf{Z}$ flag is reset to 0 . If the bit is 0 , the $Z$ flag is set to 1 .

## NOT1

This instruction inverts a specific bit in a register or memory location.

## CLR1

This instruction clears a specific bit in a register or memory location.

## SET1

This instruction sets a specific bit in a register or memory location.

## Repeat Prefix Instructions

REPC
This instruction causes the CXQ70108 to repeat the following primitive block transfer instruction until the CY flag becomes cleared or the CW register becomes zero.

## REPNC

This instruction causes the CXQ70108 to repeat the following primitive block transfer instruction until the CY flag becomes set or the CW register becomes zero.

## Floating Point Instruction <br> FPO2

This instruction is in addition to the 8088/86 floating point instruction, FPO1. These instructions are covered in a later section.

## Mode Operation Instructions

The CX070108 has two operating modes (figure 7). One is the native mode which executes 8088/86, enhanced and unique instructions. The other is the 8080 emulation mode in which the instruction set of the 8080 is emulated. A mode flag (MD) is provided to select between these two modes. Native mode is selected when MD is 1 and emulation mode when MD is 0 . MD is set and reset, directly and indirectly, by executing the mode manipulation instructions.

Two instructions are provided to switch operation from the native mode to the emulation mode and back: BRKEM (Break for Emulation), and RETEM (Return from Emulation).

Two instructions are used to switch from the emulation mode to the native mode and back: CALLN (Call Native Routine), and RETI (Return from Interrupt).

The system will return from the 8080 emulation mode to the native mode when the RESET signal is present, or when an external interrupt (NMI or INT) is present.

Fig. 7. Operating Modes


## BRKEM imm8

This is the basic instruction used to start the 8080 emulation mode. This instruction operates exactly the same as the BRK instruction, except that BRKEM resets the mode flag (MD) to 0 . PSW, PS, and PC are saved to the stack. MD is then reset and the interrupt vector specified by the operand imm8 of this command is loaded into PS and PC.

The instruction codes of the interrupt processing routine jumped to are then fetched. Then the CPU executes these codes as 8080 instructions.

In 8080 emulation mode, registers and flags of the 8080 are performed by the following registers and flags of the CX070108.

|  | $\mathbf{8 0 8 0}$ | CXO70108 |
| :--- | :---: | :---: |
| Registers: | A | AL |
|  | B | CH |
|  | C | CL |
|  | D | DH |
|  | E | DL |
|  | H | BH |
|  | L | BL |
|  | SP | BP |
|  | PC | PC |
|  | C | CY |
| Flags: | Z | Z |
|  | S | S |
|  | P | P |
|  | AC | AC |

In the native mode, SP is used for the stack pointer. In the 8080 emulation mode this function is performed by BP.

This use of independent stack pointers allows independent stack areas to be secured for each mode and keeps the stack of one of the modes from being destroyed by an erroneous stack operation in the other mode.

The SP, IX, IY and AH registers and the four segment registers (PS, SS, DSo, and DS1) used in the native mode are not affected by operations in 8080 emulation mode.

In the 8080 emulation mode, the segment register for instructions is determined by the PS register (set automatically by the interrupt vector) and the segment register for data is the DSo register (set by the programmer immediately before the 8080 emulation mode is entered).

## RETEM [no operand]

When RETEM is executed in 8080 emulation mode (interpreted by the CPU as a 8080 instruction), the CPU restores PS, PC and PSW (as it would when returning from an interrupt processing routine), and returns to the native mode. At the same time, the contents of the mode flag (MD) which was saved to the stack by the BRKEM instruction, is restored to MD $=1$. The CPU is set to the native mode.

## CALLN imm8

This instruction makes it possible to call the native mode subroutines from the 8080 emulation mode. To return from subroutine to the emulation mode, the RETI instruction is used.

The processing performed when this instruction is executed in the 8080 emulation mode (it is interpreted by the CPU as 8080 instruction), is similar to that performed when a BRK instruction is executed in the
native mode. The imm8 operand specifies an interrupt vector type. The contents of PS, PC, and PSW are pushed on the stack and an MD flag value of 0 is saved. The mode flag is set to 1 and the interrupt vector specified by the operand is loaded into PS and PC.

## RETI [no operand]

This is a general-purpose instrucion used to return from interrupt routines entered by the BRK instruction or by an external interrupt in the native mode. When this instruction is executed at the end of a subroutine entered by the execution of the CALLN instruction, the operation that restores PS, PC, and PSW is exactly the same as the native mode execution. When PSW is restored, however, the 8080 emulation mode value of the mode flag (MD) is restored, the CPU is set in emulation mode, and all subsequent instructions are interpreted and executed as 8080 instructions.

RETI is also used to return from an interrupt procedure initiated by an NMI or INT interrupt in the emulation mode.

## Floating Point Operation Chip Instructions

FPO1 fp-op, mem/FPO2 fp-op, mem
These instructions are used for the external floating point processor. The floating point operation is passed to the floating point processor when the CPU fetches one of these instructions. From this point the CPU performs only the necessary auxiliary processing (effective address calculation, generation of physical addresses, and start-up of the memory read cycle).

The floating point processor always monitors the instructions fetched by the CPU. When it interprets one as an instruction to itself, it performs the appropriate processing. At this time, the floating point processor chip uses either the address alone or both the address and read data of the memory read cycle executed by the CPU. This difference in the data used depends on which of these instructions is executed.
Note: During the memory read cycle initiated by the CPU for FPO1 of FPO2 execution, the CPU does not accept any read data on the data bus from memory. Although the CPU generates the memory address, the data is used by the floating point processor.

## Interrupt Operation

The interrupts used in the CX070108 can be divided into two types: interrupts generated by external interrupt requests and interrupts generated by software processing. These are the classifications.

## External Interrupts

(a) NMI input (nonmaskable)
(b) INT input (maskable)

## Software Processing

As the result of instruction execution

- When a divide error occurs during execution of the DIV or DIVU instruction
- When a memory-boundary-over error is detected by the CHKIND instruction

Conditional break instruction

- When $V=1$ during execution of the BRKV instruction

Unconditional break instructions

- 1-byte break instruction: BRK3
-2-byte break instruction: BRK imm8
Flag processing
- When stack operations are used to set the BRK flag

8080 Emulation mode instructions

- BRKEM imm8
- CALLN imm8


## Interrupt Vectors

Starting addresses for interrupt processing routines are either determined automatically by a single location of the interrupt vector table or selected each time interrupt processing is entered.

The interrupt vector table is shown in figure 8 . The table uses 1 K bytes of memory addresses 000 H to 3 FFH and can store starting address data for a maximum of 256 vectors ( 4 bytes per vector).

The corresponding interrupt sources for vectors 0 to 5 are predetermined and vectors 6 to 31 are reserved. These vectors consequently cannot be used for general applications.

The BRKEM instruction and CALLN instruction (in the emulation mode) and the INT input are available for general applications for vectors 32 to 255.

A single interrupt vector is made up of 4 bytes (figure 9). The 2 bytes in the low addresses of memory are loaded into PC as the offset, and the high 2 bytes are loaded into PS as the base address. The bytes are combined in reverse order. The lower-order bytes in the vector become the most significant bytes in the PC and PS, and the higher-order bytes become the least significant bytes.

Fig. 8. Interrupt Vector Table


Fig. 9. Interrupt Vector 0


PS $\leftarrow(\mathbf{0 0 3 H}, 002 \mathrm{H})$
$\mathrm{PC} \leftarrow(001 \mathrm{H}, 000 \mathrm{H})$

Based on this format, the contents of each vector should be initialized at the beginning of the program.
The basic steps to jump to an interrupt processing routine are now shown.
$(S P-1, S P-2) \leftarrow P S W$
$(S P-3, S P-4) \leftarrow P S$
$(S P-5, S P-6) \leftarrow P C$
$S P \leftarrow S P-6$
$I E \leftarrow 0, B R K \leftarrow 0, M D \leftarrow 1$
$P S \leftarrow$ vector high bytes
$P C \leftarrow$ vector low bytes

## Standby Function

The CX070108 has a standby mode to reduce power consumption during program wait states. This mode is set by the HALT instruction in both the native and the emulation mode.

In the standby mode, the internal clock is supplied only to those circuits related to functions required to release this mode and bus hold control functions. As a result, power consumption can be reduced to $1 / 10$ the level of normal operation in either native or emulation mode.

The standby mode is released by inputting a RESET signal or an external interrupt (NMI, INT).
The bus hold function is effective during standby mode. The CPU returns to standby mode when the bus hold request is removed.

During standby mode, all control outputs are disabled and the address/data bus will be either high or low.

## Instruction Set

The following tables briefly describe the CXQ70108's instruction set.

- Operation and Operand Types - defines abbreviations used in the Instruction Set table.
- Flag Operations - defines the symbols used to describe flag operations.
- Memory Addressing - shows how mem and mod combinations specify memory addressing modes.
- Selection of 8 - and 16 -Bit Registers - shows how reg and $W$ select a register when mod $=111$.
- Selection of Segment Registers - shows how sreg selects a segment register.
- Instruction Set - shows the instruction mnemonics, their effect, their operation codes the number of bytes in the instruction, the number of clocks required for execution, and the effect on the CX070108 flags.


## Operation and Operand Types

| Identifier | Description |
| :--- | :--- |
| reg | 8 - or 16-bit general-purpose register |
| reg8 | 8 -bit general-purpose register |
| reg16 | 16-bit general-purpose register |
| dmem | 8 - or 16-bit direct memory location |
| mem | 8 - or 16-bit memory location |
| mem8 | 8 -bit memory location |
| mem16 | 16 -bit memory location |
| mem32 | 32 -bit memory location |
| imm | Constant (0 to FFFFH) |
| imm16 | Constant (0 to FFFFH) |
| imm8 | Constant (0 to FFH) |
| imm4 | Constant (0 to FH) |
| imm3 | Constant (0 to 7) |
| acc | AW or AL register |
| sreg | Segment register |
| src-table | Name of 256 -byte translation table |


| Identifier | Description |
| :---: | :---: |
| src-block | Name of block addressed by the IX register |
| dst-block | Name of block addressed by the IY register |
| near-proc | Procedure within the current program segment |
| far-proc | Procedure located in another program segment |
| near-label | Label in the current program segment |
| short-label | Label between -128 and +127 bytes from the end of instruction |
| far-label | Label in another program segment |
| memptr16 | Word containing the offset of the memory location within the current program segment to which control is to be transferred |
| memptr32 | Double word containing the offset and segment base address of the memory location to which control is to be transferred |
| regptr 16 | 16 -bit register containing the offset of the memory location within the program segment to which control is to be transferred |
| pop-value | Number of bytes of the stack to be discarded ( 0 to 64 K bytes, usually even addresses) |
| fp-op | Immediate data to identify the instruction code of the external floating point operation |
| R | Register set |
| W | Word/byte field (0 to 1) |
| reg | Register field (000 to 111) |
| mem | Memory field (000 to 111) |
| mod | Mode field (00 to 10) |
| S:W | When $\mathrm{S}: \mathrm{W}=01$ or 11 , data $=16$ bits. At all other times, data $=8$ bits. |
| X, XXX, YYY, ZZZ | Data to identify the instruction code of the external floating point arithmetic chip |
| AW | Accumulator (16 bits) |
| AH | Accumulator (high byte) |
| AL | Accumulator (low byte) |
| BW | BW register (16 bits) |
| CW | CW register (16 bits) |
| CL | CW register (low byte) |
| DW | DW register (16 bits) |
| SP | Stack pointer (16 bits) |
| PC | Program counter (16 bits) |
| PSW | Program status word (16 bits) |
| IX | Index register (source) (16 bits) |
| IY | Index register (destination) (16 bits) |


| Identifier | Description |
| :---: | :---: |
| PS | Program segment register (16 bits) |
| SS | Stack segment register (16 bits) |
| DSo | Data segment 0 register (16 bits) |
| DS 1 | Data segment 1 register (16 bits) |
| AC | Auxiliary carry flag |
| CY | Carry flag |
| P | Parity flag |
| S | Sign flag |
| Z | Zero flag |
| DIR | Direction flag |
| IE | Interrupt enable flag |
| V | Overflow flag |
| BRK | Break flag |
| MD | Mode flag |
| (...) | Values in parentheses are memory contents |
| disp | Displacement (8 or 16 bits) |
| ext-disp8 | 16-bit displacement (sign-extension byte+8-bit displacement) |
| temp | Temporary register (8/16/32 bits) |
| tmpcy | Temporary carry flag (1 bit) |
| seg | Immediate segment data (16 bits) |
| offset | Immediate offset data (16 bits) |
| $\leftarrow$ | Transfer direction |
| + | Addition |
| - | Subtraction |
| $\times$ | Multiplication |
| $\div$ | Division |
| \% | Modulo |
| AND | Logical product |
| OR | Logical sum |
| XOR | Exclusive logical sum |
| XXH | Two-digit hexadecimal value |
| XXXXH | Four-digit hexadecimal value |

## Flag Operations

| Identifier | Description |
| :--- | :--- |
| (blank) | No change |
| 0 | Cleared to 0 |
| 1 | Set to 1 |
| $X$ | Set or cleared according to the result |
| $U$ | Undefined |
| $R$ | Value saved earlier is restored |

Memory Addressing

| mem | mod |  |  |
| :--- | :--- | :--- | :--- |
|  | $\mathbf{0 0}$ | $\mathbf{0 1}$ | 10 |
| 000 | $\mathrm{BW}+\mathrm{IX}$ | $\mathrm{BW}+\mathrm{IX}+\operatorname{disp8}$ | $\mathrm{BW}+\mathrm{IX}+\operatorname{disp16}$ |
| 001 | $\mathrm{BW}+\mathrm{IY}$ | $\mathrm{BW}+\mathrm{IY}+\operatorname{disp8}$ | $\mathrm{BW}+\mathrm{IY}+\operatorname{disp16}$ |
| 010 | $\mathrm{BP}+\mathrm{IX}$ | $\mathrm{BP}+\mathrm{IX}+\operatorname{disp8}$ | $\mathrm{BP}+\mathrm{IX}+\operatorname{disp16}$ |
| 011 | $\mathrm{BP}+\mathrm{IY}$ | $\mathrm{BP}+\mathrm{IY}+\operatorname{disp8}$ | $\mathrm{BP}+\mathrm{IY}+\operatorname{disp16}$ |
| 100 | IX | $\mathrm{IX}+\operatorname{disp8}$ | $\mathrm{IX}+\operatorname{disp16}$ |
| 101 | IY | $\mathrm{YY}+\operatorname{disp8}$ | $\mathrm{IY}+\operatorname{disp16}$ |
| 110 | Direct address | $\mathrm{BP}+\operatorname{disp8}$ | $\mathrm{BP}+\operatorname{disp16}$ |
| 111 | BW | $\mathrm{BW}+\operatorname{disp8}$ | $\mathrm{BW}+\operatorname{disp16}$ |

## Selection of $\mathbf{8}$-and $\mathbf{1 6 - B i t}$ Registers $(\bmod 11)$

| reg | $\mathbf{W}=\mathbf{0}$ | $\mathbf{W}=\mathbf{1}$ |
| :---: | :---: | :---: |
| 000 | AL | AW |
| 001 | CL | CW |
| 010 | DL | DW |
| 011 | BL | BW |
| 100 | AH | SP |
| 101 | CH | BP |
| 110 | DH | IX |
| 111 | BH | IY |

## Selection of Segment Registers

| sreg |  |
| :---: | :---: |
| 00 | DS $_{1}$ |
| 01 | PS |
| 10 | SS |
| 11 | $D_{0}$ |

The table on the following pages shows the instruction set.
AT "No. of Clocks," for instructions referencing memory operands, the left side of the slash (/) is the number of clocks for byte operands and the right side is for word operands. For conditional control transfer instructions, the left side of the slash (/) is the number of clocks if a control transfer takes place. The right side is the number of clocks when no control transfer or branch occurs. Some instructions show a range of clock times, separated by a hyphen. The execution time of these instructions varies from the minimum value to the maximum, depending on the operands involved.
"No. of Clocks" includes these times:

- Decoding
- Effective address generation
- Operand fetch
- Execution

It assumes that the instruction bytes have been prefetched.


\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Mnemonic \& Operand \& Operation \& \& 6 \& \[
\begin{gathered}
\text { ation Ct } \\
54
\end{gathered}
\] \& \& \& 1 \& 0 \& 7 \& 6 \& 5 \& 4 \& 3 \& 2 \& 1 \& 0 \& No. of Clocks \& No. of Bytes \& AC \& CY \& V \& P \& S \& 2 \\
\hline \multicolumn{26}{|c|}{Repeat Prefixed (cont)} \\
\hline \begin{tabular}{l}
REP \\
REPE \\
REPZ
\end{tabular} \& \& While CW \(\neq 0\), the following primitive block transfer instruction is executed and CW is decremented ( -1 ). If there is a waiting interrupt, it is processed. If the primitive block transfer instruction is CMPBK or CMPM and \(Z \neq 1\), exit the loop. \& \& 1 \& 11 \& 0 \& 0 \& 1 \& 1 \& \& \& \& \& \& \& \& \& 2 \& 1 \& \& \& \& \& \& \\
\hline \[
\begin{aligned}
\& \text { REPNE } \\
\& \text { REPNZ }
\end{aligned}
\] \& \& While CW \(\neq 0\), the following primitive block transfer instruction is executed and CW is decremented \((-1)\). If there is a waiting interrupt, it is processed. If the primitive block transfer instruction is CMPBK or CMPM and \(Z \neq 0\), exit the loop. \& \& 1 \& 11 \& 0 \& 0 \& 1 \& 0 \& \& \& \& \& \& \& \& \& 2 \& 1 \& \& \& \& \& \& \\
\hline \multicolumn{26}{|c|}{Primitive Block Transfer Instructions} \\
\hline MOVBK \& dst-block, src-block \& \[
\begin{aligned}
\& \text { When } W=0(I Y) \leftarrow(I X) \\
\& \text { DIR }=0: I X \leftarrow I X+1, \mid Y \leftarrow I Y+1 \\
\& \text { DIR }=1: I X \leftarrow I X-1, I Y \leftarrow I Y-1 \\
\& \text { When } W=1 \quad(I Y+1, \mid Y) \leftarrow(I X+1, I X) \\
\& \text { DIR }=0: I X \leftarrow I X+2, \mid Y \leftarrow I Y+2 \\
\& \text { DIR }=1: \mid X \leftarrow I X-2, I Y \leftarrow I Y-2
\end{aligned}
\] \& \& 0 \& 10 \& 0 \& 1 \& 0 \& W \& \& \& \& \& \& \& \& \& \[
\begin{aligned}
\& 11+8 n \\
\& 11+16 n
\end{aligned}
\] \& 1 \& \& \& \& \& \& \\
\hline CMPBK \& src-block, dst-block \& \[
\begin{aligned}
\& \text { When } W=0(I X)-(I Y) \\
\& D I R=0: I X \leftarrow I X+1, I Y \leftarrow I Y+1 \\
\& D I R=1: I X \leftarrow I X-1, I Y \leftarrow I Y-1 \\
\& \text { When } W=1(I X+1, I X)-(I Y+1, I Y) \\
\& D I R=0: I X \leftarrow I X+2, I Y \longleftarrow I Y+2 \\
\& D I R=1: I X \leftarrow I X-2, I Y \leftarrow I Y-2
\end{aligned}
\] \& \& 0 \& 10 \& 0 \& 1 \& 1 \& W \& \& \& \& \& \& \& \& \& \[
\begin{aligned}
\& 7+14 n \\
\& 7+22 n
\end{aligned}
\] \& 1 \& X \& X \& X \& X \& x \& x \\
\hline CMPM \& dst-block \& \[
\begin{aligned}
\& \text { When } W=0 A L-(I Y) \\
\& D I R=0: I Y \leftarrow I Y+1 ; D I R=1: I Y \leftarrow I Y-1 \\
\& \text { When } W=1 \quad A W-(I Y+1, I Y) \\
\& D I R=0: I Y \leftarrow I Y+2 ; D I R=1: I Y \leftarrow I Y-2
\end{aligned}
\] \& \& 0 \& 10 \& 1 \& 1 \& 1 \& W \& \& \& \& \& \& \& \& \& \[
\begin{aligned}
\& 7+10 n \\
\& 7+14 n
\end{aligned}
\] \& 1 \& x \& X \& X \& X \& x \& X \\
\hline LDM \& src-block \& \[
\begin{aligned}
\& \text { When } W=0 \quad A L \leftarrow(I X) \\
\& \quad D I R=0: I X \leftarrow I X+1 ; D I R=1: I X \leftarrow I X-1 \\
\& \text { When } W=1 \quad A W \leftarrow(I X+1, I X) \\
\& D I R=0: I X \leftarrow I X+2 ; D I R=1: I X \leftarrow I X-2
\end{aligned}
\] \& \& 0 \& 10 \& 1 \& 1 \& 0 \& W \& \& \& \& \& \& \& \& \& \[
\begin{aligned}
\& 7+9 n \\
\& 7+13 n
\end{aligned}
\] \& 1 \& \& \& \& \& \& \\
\hline STM \& dst-block \& \[
\begin{aligned}
\& \text { When } W=0 \quad(I Y) \leftarrow A L \\
\& \quad D I R=0: I Y \longleftarrow I Y+1 ; D I R=1: I Y \leftarrow I Y-1 \\
\& \text { When } W=1 \quad(I Y+1, I Y) \leftarrow A W \\
\& D I R=0: I Y \longleftarrow I Y+2 ; D I R=1: I Y \leftarrow I Y-2
\end{aligned}
\] \& \& \& \[
10
\] \& n: \& 0

nu \& mbe \& W \& of tr \& ans \& fers \& \& \& \& \& \& $$
\begin{aligned}
& 7+4 n \\
& 7+8 n
\end{aligned}
$$ \& 1 \& \& \& \& \& \& <br>

\hline \multicolumn{26}{|c|}{Bit Field Transfer Instructions} <br>

\hline INS \& reg8, reg8 \& 16-Bit field $\leftarrow$ AW \& \& \[
$$
\begin{aligned}
& 0 \\
& 1
\end{aligned}
$$

\] \& \[

$$
\begin{array}{ll}
0 & 0 \\
\text { reg }
\end{array}
$$

\] \& \&  \& reg \& \& \[

0

\] \& \[

0

\] \& \[

1

\] \& \[

1
\] \& \& \& \& \& 35-133 \& 3 \& \& \& \& \& \& <br>

\hline \& reg8, imm4 \& 16-Bit field $\leftarrow$ AW \& \& \[
$$
\begin{aligned}
& 0 \\
& 1
\end{aligned}
$$

\] \& \[

$$
\begin{array}{ll}
0 & 0 \\
0 & 0
\end{array}
$$
\] \& 1

0 \& $$
1
$$ \& reg \& \& \[

0

\] \& \[

0

\] \& \[

1

\] \& \[

1
\] \& \& \& 0 \& 1 \& 75-103 \& 4 \& \& \& \& \& \& <br>

\hline
\end{tabular}







|  |  |  | Operation Code |  |  |  |  |  |  |  |  |  |  |  |  | No. of Clocks | No. of Bytes | Flags |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operand | Operation |  | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 76 | 5 | 4 | 3 | 210 |  |  | AC | cY |  | P | S | Z |
| Data Conversion Instructions |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CVTBD |  | $A H \leftarrow A L \div O A H, A L \leftarrow A L \% O A H$ | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 00 | 0 | 0 | 1 | $\begin{array}{lll}0 & 1 & 0\end{array}$ | 15 | 2 | u | u | u | $x$ | X | x |
| CVTDB |  | $A H \leftarrow 0, A L \leftarrow A H \times O A H+A L$ | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | $0 \quad 0$ | 0 | 0 | 1 | $\begin{array}{lll}0 & 1 & 0\end{array}$ | 7 | 2 | $u$ | $u$ | $u$ | X | X | x |
| CVTBW |  | When $\mathrm{AL}<8 \mathrm{OH}, \mathrm{AH} \longleftarrow 0$, all other times $\mathrm{AH} \longleftarrow \mathrm{FFH}$ | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |  |  |  |  |  | 2 | 1 |  |  |  |  |  |  |
| CVTWL |  | $\begin{aligned} & \text { When } \mathrm{AL}<8000 \mathrm{H}, \mathrm{DW} \leftarrow 0 \text {, } \\ & \text { all other times } \mathrm{DW} \leftarrow \mathrm{FFFFH} \end{aligned}$ | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |  |  |  |  |  | 4-5 | 1 |  |  |  |  |  |  |
| Comparison Instructions |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CMP | reg, reg | reg - reg | 0 | 0 | 1 | 1 | 1 | 0 | 1 | W | 11 |  | reg |  | reg | 2 | 2 | X | X | X | X | $x$ | $x$ |
|  | mem, reg | (mem) - reg | 0 | 0 | 1 | 1 | 1 | 0 | 0 | W | mod |  | reg |  | mem | 11/15 | 2-4 | X | x | x | $x$ | X | $x$ |
|  | reg, mem | reg - (mem) | 0 | 0 | 1 | 1 | 1 | 0 | 1 | W | mod |  | reg |  | mem | 11/15 | 2-4 | X | x | x | $x$ | $x$ | $x$ |
|  | reg, imm | reg - imm | 1 | 0 | 0 | 0 | 0 | 0 | S | W | 11 | 1 | 1 | 1 | reg | 4 | 3-4 | X | X | X | x | x | $x$ |
|  | mem, imm | (mem) - imm | 1 | 0 | 0 | 0 | 0 | 0 | S | W | mod | 1 | 1 | 1 | mem | 13/17 | 3-6 | X | x | X | x | x | $x$ |
|  | acc, imm | When $W=0, A L-i m m$ When $W=1, A W$ - imm | 0 | 0 | 1 | 1 | 1 | 1 | 0 | W |  |  |  |  |  | 4 | 2-3 | X | X | X | X | X | X |
| Complement Instructions |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NOT | reg | reg $\leftarrow \overline{\mathrm{reg}}$ | 1 | 1 | 1 | 1 | 0 | 1 | 1 | W | 11 | 0 | 1 | 0 | reg | 2 | 2 |  |  |  |  |  |  |
|  | mem | $($ mem $) \leftarrow(\overline{\mathrm{mem}})$ | 1 | 1 | 1 | 1 | 0 | 1 | 1 | W | mod | 0 | 1 | 0 | mem | 16/24 | 2-4 |  |  |  |  |  |  |
| NEG | reg | $\mathrm{reg} \leftarrow \overline{\mathrm{reg}}+1$ | 1 | 1 | 1 | 1 | 0 | 1 | 1 | W | 11 | 0 | 1 | 1 | reg | 2 | 2 | X | x | X | X | $x$ | x |
|  | mem | $($ mem $) \leftarrow(\overline{\text { mem }})+1$ | 1 | 1 | 1 | 1 | 0 | 1 | 1 | W | mod | 0 | 1 | 1 | mem | 16/24 | 2-4 | X | X | X | X | X | X |

Logical Operation Instructions

| TEST | reg, reg | reg AND reg | 1 | 0 | 0 | 0 | 0 | 1 | 0 | W | 11 |  | reg |  | reg | 2 | 2 | $u$ | 0 | 0 | $x$ | x | $x$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | mem, reg or reg, mem | (mem) AND reg | 1 | 0 | 0 | 0 | 0 | 1 | 0 | W | mod |  | reg |  | mem | 10/14 | 2-4 | u | 0 | 0 | X | X | $x$ |
|  | reg, imm | reg AND imm | 1 | 1 | 1 | 1 | 0 | 1 | 1 | W | 11 | 0 | 0 | 0 | reg | 4 | 3-4 | u | 0 | 0 | x | x | $x$ |
|  | mem, imm | (mem) AND imm | 1 | 1 | 1 | 1 | 0 | 1 | 1 | W | mod | 0 | 0 | 0 | mem | 11/15 | 3-6 | U | 0 | 0 | $x$ | $x$ | $x$ |
|  | acc, imm | When $W=0$, AL AND imm8 When $W=1$, AW AND imm8 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | W |  |  |  |  |  | 4 | 2-3 | u | 0 | 0 | $x$ | X | $x$ |
| AND | reg, reg | $\mathrm{reg} \leftarrow \mathrm{reg}$ AND reg | 0 | 0 | 1 | 0 | 0 | 0 | 1 | W | 11 |  | reg |  | reg | 2 | 2 | u | 0 | 0 | x | $x$ | $x$ |
|  | mem, reg | (mem) $\leftarrow$ (mem) AND reg | 0 | 0 | 1 | 0 | 0 | 0 | 0 | W | mod |  | reg |  | mem | 16/24 | 2-4 | U | 0 | 0 | X | X | x |
|  | reg, mem | $\mathrm{reg} \leftarrow \mathrm{reg}$ AND (mem) | 0 | 0 | 1 | 0 | 0 | 0 | 1 | W | mod |  | reg |  | mem | 11/15 | 2-4 | $u$ | 0 | 0 | $x$ | X | x |
|  | reg, imm | $\mathrm{reg} \leftarrow$ reg AND imm | 1 | 0 | 0 | 0 | 0 | 0 | 0 | W | 11 | 1 | 0 | 0 | reg | 4 | 3-4 | u | 0 | 0 | $x$ | X | $x$ |
|  | mem, imm | (mem) $\leftarrow$ (mem) AND imm | 1 | 0 | 0 | 0 | 0 | 0 | 0 | W | mod | 1 | 1 | 0 | mem | 18/26 | 3-6 | u | 0 | 0 | X | X | x |
|  | $\mathrm{acc}, \mathrm{imm}$ | When $W=0, A L \leftarrow A L$ AND imm8 <br> When $W=1$, AW $\leftarrow$ AW AND imm 16 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | W |  |  |  |  |  | 4 | 2-3 | u | 0 | 0 | X | X | x |






| Mnemonic | Operand | Operation |  | perat | on Co |  |  |  |  |  |  |  |  |  | Mo. of | No. of |  |  | Hags |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift Instructions (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SHR | mem, 1 | $\mathrm{CY} \leftarrow \mathrm{LSB}$ of (mem), (mem) $\leftarrow$ (mem) $\div 2$ When MSB of (mem) $\neq$ bit following MSB of (mem): $V \leftarrow 1$ <br> When MSB of (mem) = bit following MSB of (mem): $V \leftarrow 0$ | 1 | 1 | 1 | 0 | 0 | 0 | W | mod | 1 | 0 | 1 | mem | 16/24 | 2-4 | $u$ | x | x | x x |
|  | reg, CL | temp $\leftarrow C L$, while temp $\neq 0$, <br> repeat this operation: CY $\leftarrow$ LSB of reg, <br> reg $\leftarrow$ reg $\div 2$, temp $\leftarrow$ temp -1 | 1 | 1 | 1 | 0 | 0 | 0 | W | 11 | 1 | 0 | 1 | reg | $7+n$ | 2 | u | x | $u \mathrm{x}$ | x x |
|  | mem, CL | temp $\longleftarrow C L$, while temp $\neq 0$, <br> repeat this operation: $\mathrm{CY} \leftarrow \mathrm{LSB}$ of (mem), <br> (mem) $\leftarrow$ (mem) $\div 2$, temp $\leftarrow$ temp -1 | 1 | 1 | 1 | 0 | 0 | 1 | W | mod | 1 | 0 | 1 | mem | 19/27+n | 2-4 | $u$ | x | $u$ | x x |
|  | reg, imm8 | temp $\longleftarrow$ imm8, while temp $\neq 0$, repeat this operation: $\mathrm{CY} \leftarrow$ LSB of reg, reg $\leftarrow$ reg $\div 2$, temp $\leftarrow$ temp -1 | 1 | 1 | 0 | 0 | 0 | 0 | W | 11 | 1 | 0 | 1 | reg | $7+n$ | 3 | u | x | $u \mathrm{x}$ | x x |
|  | mem, imm8 | temp $\leftarrow$ imm8, while temp $\neq 0$, <br> repeat this operation: CY $\leftarrow$ LSB of (mem), <br> (mem) $\leftarrow$ (mem) $\div 2$, temp $\leftarrow$ temp -1 |  |  |  | 0 |  |  | W | mod | ifts | 0 | 1 | mem | 19/27+n | 3-5 | u | x | $u \times$ | $\times \mathrm{x}$ |
| SHRA | reg, 1 | $\mathrm{CY} \leftarrow \mathrm{LSB}$ of reg, reg $\leftarrow$ reg $\div 2, \mathrm{~V} \leftarrow 0$ MSB of operand does not change | 1 | 1 | 1 | 0 | 0 | 0 | W | 1 | 1 | 1 | 1 | reg | 2 | 2 | u | x | 0 x | x x |
|  | mem, 1 | $\mathrm{CY} \leftarrow \mathrm{LSB}$ of (mem), (mem) $\leftarrow$ (mem) $\div 2$, $V \leftarrow 0$, MSB of operand does not change | 1 | 1 | 1 | 0 | 0 | 0 | W | mod | 1 | 1 | 1 | mem | 16/24 | 2-4 | $u$ | x | 0 | $x \times$ |
|  | reg, CL | temp $\leftarrow C L$, while temp $\neq 0$, <br> repeat this operation: $\mathrm{CY} \leftarrow$ LSB of reg, <br> reg $\leftarrow$ reg $\div 2$, temp $\leftarrow$ temp -1 <br> MSB of operand does not change | 1 | 1 | 1 | 0 | 0 | 1 | W | 1 | 1 | 1 | 1 | reg | $7+n$ | 2 | $u$ | x | $u$ | $\times \mathrm{x}$ |
|  | mem, CL | temp $\leftarrow C L$, while temp $\neq 0$, <br> repeat this operation: $\mathrm{CY} \leftarrow$ LSB of (mem), <br> (mem) $\leftarrow$ (mem) $\div 2$, temp $\leftarrow$ temp -1 <br> MSB of operand does not change | 1 | 1 | 1 | 0 | 0 | 1 | W | mod | 1 | 1 | 1 | mem | 19/27+n | 2-4 | u | x | u | $\times \mathrm{x}$ |
|  | reg, imm8 | temp $\leftarrow$ imm8, while temp $\neq 0$, repeat this operation: $\mathrm{CY} \leftarrow$ LSB of reg, reg $\leftarrow$ reg $\div 2$, temp $\leftarrow$ temp -1 MSB of operand does not change | 1 | 1 | 0 | 0 | 0 | 0 | W | 1 | 1 | 1 | 1 | reg | $7+n$ | 3 | $u$ | x | $u$ | $\times \mathrm{x}$ |
|  | mem, imm8 | temp $\longleftarrow$ imm8, while temp $\neq 0$, <br> repeat this operation: $\mathrm{CY} \leftarrow$ LSB of (mem), <br> (mem) $\leftarrow$ (mem) $\div 2$, temp $\leftarrow$ temp -1 <br> MSB of operand does not change | 1 |  |  | 0 | n: |  |  | mod <br> of sh | ifts | 1 | 1 | mem | 19/27+n | 3-5 | u | x | $u$ | $\times \mathrm{x}$ |








Package Outline


Unit: mm


## 16-Bit Microprocessor

## Description

The CX070116 is a CMOS 16-bit microprocessor with internal 16 -bit architecture and a 16-bit external data bus. The CXQ70116 instruction set is a superset of the 8086/8088; however, mnemonics and execution times are different. The CX070116 additionally has a powerful instruction set including bit processing, packed BCD operations, and high-speed multiplication/ division operations. The CXQ70116 can also emulate the functions of an 8080 and comes with a standby mode that significantly reduces power consumption. It is software-compatible with the CX070108 microprocessor.

## Features

- Minimum instruction execution time: 250 ns (at 8 MHz )
- Maximum addressable memory: 1 Mbytes
- Abundant memory addressing modes
- $14 \times 16$-bit register set
- 101 instructions
- Instruction set is a superset of $8086 / 8088$ instruction set
- Bit, byte, word, and block operations
- Bit field operation instructions
- Packed BCD operation instructions
- Multiplication/division instructions execution time: $2.4 \mu \mathrm{~s}$ to $7.1 \mu \mathrm{~s}$ (at 8 MHz )
- High-speed block transfer instructions: 2 Mbytes/s (at 8 MHz )
- High-speed calculation of effective addresses: 2 clock cycles in any addressing mode
- Maskable (INT) and nonmaskable (NMI) interrupt inputs
- IEEE-796 bus compatible interface
- 8080 emulation functions
- CMOS technology
- Low power consumption
- Standby function
- Single power supply
- $5-\mathrm{MHz}$ or $8-\mathrm{MHz}$ clock
- 40-pin Plastic/Ceramic DIP (600 mil)
- NEC $\mu$ PD70116 (V30) compatible
Pin Configuration (Top View)
$\left.\left.\begin{array}{lll} & \left.\begin{array}{l}\text { Small-scale } \\ \text { Mode }\end{array}\right\}\end{array}\right\} \begin{array}{l}\text { Large-scale } \\ \text { Mode }\end{array}\right\}$


## Block Diagram



Pin Identification

| No. | Symbol | Direction | Function |
| :---: | :---: | :---: | :---: |
| 1 | IC* |  | Internally connected |
| 2-16 | AD14-AD0 | In/Out | Address/data bus |
| 17 | NMI | In | Nonmaskable interrupt input |
| 18 | INT | In | Maskable interrupt input |
| 19 | CLK | In | Clock input |
| 20 | GND |  | Ground |
| 21 | RESET | In | Reset input |
| 22 | READY | In | Ready input |
| 23 | $\overline{\text { POLL }}$ | In | Poll input |
| 24 | $\overline{\text { INTAK }}$ ( $\mathrm{OS}_{1}$ ) | Out | Interrupt acknowledge output (queue status bit 1 output) |
| 25 | ASTB (QSo) | Out | Address strobe output (queue status bit 0 output) |
| 26 | $\overline{\text { BUFEN ( }} \mathrm{BS} 0$ ) | Out | Buffer enable output (bus status bit 0 output) |
| 27 | BUF $\overline{\mathrm{R}} / \mathrm{W}$ ( $\mathrm{BS}_{1}$ ) | Out | Buffer read/write output (bus status bit 1 output) |
| 28 | $\overline{\mathrm{O}} / \mathrm{M}$ (BS2) | Out | Access is I/O or memory (bus status bit 2 output) |
| 29 | $\overline{\mathrm{WR}}$ ( $\overline{\text { BUSLOCK }}$ ) | Out | Write strobe output (bus lock output) |
| 30 | HLDAK ( $\overline{\mathrm{RO}} / \overline{\mathrm{AK}}$ ) | $\begin{gathered} \text { Out } \\ (\ln / \text { Out }) \end{gathered}$ | Hold acknowledge output, (bus hold request input/ acknowledge output 1) |
| 31 | HLDRO ( $\overline{\mathrm{RO}} / \overline{\mathrm{AKO}})$ | $\begin{gathered} \ln \\ (\ln / \text { Out }) \end{gathered}$ | Hold request input (bus hold request input/acknowledge output 0) |
| 32 | $\overline{\mathrm{RD}}$ | Out | Read strobe output |
| 33 | S/LG | In | Small-scale/large-scale system input |
| 34 | $\overline{\text { UBE }}$ | Out | Upper byte enable |
| 35-38 | A19/PS3-A16/PS0 | Out | Address bus, high bits or processor status output |
| 39 | AD15 | In/Out | Address/data bus, bit 15 |
| 40 | Vdo |  | Power supply |

Notes: *IC should be connected to ground.
Where pins have different functions in small- and large-scale systems, the large-scale system pin symbol and function are in parentheses.
Unused input pins should be tied to ground or VDD to minimize power dissipation and prevent the flow of potentially harmful currents.

## Pin Functions

Some pins of the CXQ701 16 have different functions according to whether the microprocessor is used in a small- or large-scale system. Other pins function the same way in either type of system.

## AD15 - ADo [Address/Data Bus]

For small- and large-scale systems.
AD15 - AD0 are the time-multiplexed address and data bus. They are active high. This bus contains the lower 16 bits of the 20-bit address during T1 of the bus cycle. It is used as a 16-bit data bus during T2, T3, and T4 of the bus cycle.

The address/data bus is a three-state bus and can be high or low during standby mode. The bus will float to the high impedance during hold and interrupt acknowledge.

## NMI [Nonmaskable Interrupt]

For small- and large-scale systems.
This pin is used to input nonmaskable interrupt requests. NMI cannot be masked by software. This input is positive edge-triggered and can be sensed during any clock cycle. Actual interrupt processing begins, however, after completion of the instruction in progress.

The contents of interrupt vector 2 determine the starting address for the interrupt-servicing routine. Note that a hold request will be accepted even during NMI acknowledge.

This interrupt will cause the CXQ70116 to exit the standby mode.

## INT [Maskable Interrupt]

For small- and large-scale systems.
This pin is a level-triggered interrupt request that can be masked by software.
INT is active high and is sensed during the last clock of the instruction. The interrupt will be accepted if the system is in interrupt enable state (if the interrupt enable flag IE is set). The CPU outputs the INTAK signal to inform external devices that the interrupt request has been granted.

If NMI and INT interrupts occur at the same time, NMI has higher priority than INT and INT cannot be accepted. A hold request will be accepted during INT acknowledge.

This interrupt causes the CXQ70116 to exit the standby mode.

## CLK [Clock]

For small- and large-scale systems.
This pin is used for external clock input.

## RESET [Reset]

For small- and large-scale systems.
This pin is used for the CPU reset signal. It is active high. Input of this signal has priority over all other operations. After the reset signal input returns low, the CPU begins execution of the program starting at address FFFFOH.

In addition to causing normal CPU start, RESET input will cause the CXQ70116 to exit the standby mode.

## READY [Ready]

For small- and large-scale systems.
When the memory or I/O device being accessed cannot complete data read or write within the CPU basic access time, it can generate a CPU wait state (Tw) by setting this signal to inactive (low) and requesting a read/write cycle delay.

If the READY signal is active (high) during either T3 or Tw state, the CPU will not generate a wait state.

## $\overline{\text { POLL }}$ [Poll]

For small- and large-scale systems.
The CPU checks this input upon execution of the POLL instruction. If the input is low, then execution continues. If the input is high, the CPU will check the $\overline{\text { POLL }}$ input every five clock cycles until the input becomes low again.

The $\overline{P O L L}$ and READY functions are used to synchronize CPU program execution with the operation of external devices.

## $\overline{R D}$ [Read Strobe]

For small- and large-scale systems.
The CPU outputs this strobe signal during data read from an $1 / O$ device or memory. The $\bar{O} / \mathrm{M}$ signal is used to select between I/O and memory. $\overline{R D}$ will be high during standby mode. It is three-state and floats to the high impedance during hold acknowledge.

## S/드 [Small/Large]

For small- and large-scale systems.
This signal determines the operation mode of the CPU. This signal is fixed either high or low. When this signal is high, the CPU will operate in small-scale system mode, and when low, in the large-scale system mode. A small-scale system will have at most one bus master such as a DMA controller device on the bus. A large-scale system can have more than one bus master accessing the bus as well as the CPU.

Pins 24 to 31 function differently depending on the operating mode of the CPU. Separate nomenclature is adopted for these signals in the two operational modes.

| Pin No. | Function |  |
| :---: | :---: | :---: |
|  | S/ LG-high | S/L'L-low |
| 24 | INTAK | QS1 |
| 25 | ASTB | QSo |
| 26 | BUFEN | BSo |
| 27 | BUFR/ W | BS1 |
| 28 | $\overline{10} / \mathrm{M}$ | BS2 |
| 29 | $\overline{W R}$ | $\overline{\text { BUSLOCK }}$ |
| 30 | HLDAK | $\overline{\mathrm{RQ}} / \overline{\mathrm{AK} 1}$ |
| 31 | HLDRQ | $\overline{\mathrm{RQ}} / \overline{\mathrm{AKo}}$ |

## INTAK [Interrupt Acknowledge]

For small-scale systems.
The CPU generates the $\overline{\text { INTAK }}$ signal low when it accepts an INT signal.
The interrupting device synchronizes with this signal and outputs the interrupt vector to the CPU via the data bus (AD7 - ADO). INTAK will be high during standby mode.

## ASTB [Address Strobe]

For small-scale systems.
The CPU outputs this strobe signal to latch address information at an external latch. ASTB will be low during standby mode.

## BUFEN [Buffer Enable]

For small-scale systems.
It is used as the output enable signal for an external bidirectional buffer. The CPU generates this signal during data transfer operations with external memory or I/O devices or during input of an interrupt vector.
$\overline{B U F E N}$ will be high during standby mode. It is three-state and floats to the high impedance during hold acknowledge.

## BUF $\bar{R} / \mathbf{W}$ [Buffer Read/Write]

For small-scale systems.
The output of this signal determines the direction of data transfer with an external bidirectional buffer. A high output causes transmission from the CPU to the external device; a low signal causes data transfer from the external device to the CPU.
$B U F \bar{R} / W$ will be either high or low during standby mode. It is three-state and floats to the high impedance during hold acknowledge.

## $\overline{\mathrm{IO}} / \mathrm{M}$ [IO/Memory]

For small-scale systems.
The CPU generates this signal to specify either I/O access or memory access. A low-level output specifies I/O and a high-level specifies memory.
$\overline{\mathrm{IO}} / \mathrm{M}$ will be either high or low during standby mode. It is three-state and floats to the high impedance during hold acknowledge.

## $\overline{W R}$ [Write Strobe]

For small-scale systems.
The CPU generates this strobe signal during data write to an I/O device or memory. Selection of either I/O or memory is performed by the $\overline{\mathrm{O}} / \mathrm{M}$ signal.
$\overline{W R}$ will be high during standby mode. It is three-state and floats to the high impedance during hold acknowledge.

## HLDAK [Hold Acknowledge]

For small-scale systems.
The HLDAK signal is used to indicate that the CPU accepts the hold request signal (HLDRQ). When this signal is high, the address bus, address/data bus, and the control lines become high impedance.

## HLDRQ [Hold Request]

For small-scale systems.
This input signal is used by external devices to request the CPU to release the address bus, address/data bus, and the control bus.

## $\overline{U B E}$ [Upper Byte Enable]

For small- and large-scale systems.
$\overline{U B E}$ indicates the use of the upper eight bits (AD15 - AD8) of the address/data bus during a bus cycle. This signal is active low during T1 for read, write, and interrupt acknowledge cycles when AD15 - AD8 are to be used. Bus cycles in which UBE is active are shown in the following table.

| Type of Bus Operation | $\overline{\text { UBE }}$ | ADo | Number of Bus Cycle |
| :--- | :---: | :---: | :---: |
| Word at even address | 0 | 0 | 1 |
| Word at odd address | 0 | $1^{*}$ | 2 |
|  | 1 | $0^{* *}$ | 1 |
| Byte at odd address | 0 | 0 | 1 |

Notes: ${ }^{*}$ First bus cycle
**Second bus cycle
$\overline{U B E}$ is low continuously during the interrupt acknowledge state. It will be high during standby mode. It is three-state and floats to the high impedance during hold acknowledge.

## A19/PS3 - A16/PSo [Address Bus/Processor Status]

For small- and large-scale systems.
These pins are time-multiplexed to operate as an address bus and as processor status signals.
When used as the address bus, these pins are the high 4 bits of the 20 -bit memory address. During 1/O access, all 4 bits output data 0 .

The processor status signals are provided for both memory and I/O use. PS3 is always 0 in the native mode and 1 in 8080 emulation mode. The interrupt enable flag (IE) is output on pin PS2. Pins PS1 and PSo indicate which memory segment is being accessed.

| A17/PS $_{1}$ | A16/PS0 $^{16}$ | Segment |
| :---: | :---: | :--- |
| 0 | 0 | Data segment 1 |
| 0 | 1 | Stack segment |
| 1 | 0 | Program segment |
| 1 | 1 | Data segment 0 |

A19/PS3 - A16/PSo will be either high or low during standby mode. They are three-state and float to the high impedance during hold acknowledge.

## QS1, QSo [Queue Status]

For large-scale systems.
The CPU uses these signals to allow external devices, such as the floating-point arithmetic processor chip, to monitor the status of the internal CPU instruction queue.

| QS1 | QSo | Instruction Queue Status |
| :---: | :---: | :--- |
| 0 | 0 | NOP (queue does not change) |
| 0 | 1 | First byte of instruction |
| 1 | 0 | Flush queue |
| 1 | 1 | Subsequent bytes of instruction |

The instruction queue status indicated by these signals is the status when the execution unit (EXU) accesses the instruction queue. The data output from these pins is therefoe valid only for one clock cycle immediately following queue access. These status signals are provided so that the floating-point processor chip can monitor the CPU's program execution status and synchronize its operation with the CPU when control is passed to it by the FPO (Floating Point Operation) instructions.

QS1, QSo will be low during standby mode.

## BS2 - BSo [Bus Status]

For large-scale systems.
The CPU uses these status signals to allow an external bus controller to monitor what the current bus cycle is.

The external bus controller decodes these signals and generates the control signals required to perform access of the memory or I/O device.

| BS2 | BS1 | BSo | Bus Cycle |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Interrupt acknowledge |
| 0 | 0 | 1 | I/O read |
| 0 | 1 | 0 | I/O write |
| 0 | 1 | 1 | Halt |
| 1 | 0 | 0 | Program fetch |
| 1 | 0 | 1 | Memory read |
| 1 | 1 | 0 | Memory write |
| 1 | 1 | 1 | Passive state |

BS 2 - BSo will be high during standby mode. They are three-state and float to the high impedance during hold acknowledge.

## BUSLOCK [Bus Lock]

For large-scale systems.
The CPU uses this signal to secure the bus while executing the instrucion immediately following the BUSLOCK prefix instruction. It is a status signal to the other bus masters in a multiprocessor system inhibiting them from using the system bus during this time.

The output of this signal is three-state and becomes high impedance during hold acknowledge. $\overline{B U S L O C K}$ is high during standby mode except if the HALT instruction has a BUSLOCK prefix.

## $\overline{\mathbf{R Q}} / \overline{\mathbf{A K}}, \overline{\mathrm{RQ}} / \overline{\mathrm{AKo}}$ [Hold Request/Acknowledge]

For large-scale systems.
These pins function as bus hold request inputs ( $\overline{\mathrm{RQ}}$ ) and as bus hold acknowledge outputs ( $\overline{\mathrm{AK}}) . \overline{\mathrm{RQ}} / \overline{\mathrm{AKo}}$ has a higher priority than $\overline{R Q} / \overline{A K_{1}}$.

These pins have three-state outputs with on-chip pull-up resistors which keep the pin at high level when the output is high impedance.

## Vdd [Power Supply]

For small- and large-scale systems.
This pin is used for the +5 V power supply.

## GND [Ground]

For small- and large-scale systems.
This pin is used for ground.

## IC [Internally Connected]

This pin is used for tests performed at the factory by SONY. The CXO70116 is used with this pin at ground potential.

## Absolute Maximum Ratings <br> $\left(\mathrm{Ta}=+25^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Rating Value | Unit |
| :--- | :---: | :---: | :---: |
| Power supply voltage | $\mathrm{V}_{\mathrm{DD}}$ | -0.5 to +7.0 | V |
| Input voltage | $\mathrm{V}_{1}$ | -0.5 to $\mathrm{V}_{D D}+0.3$ | V |
| CLK input voltage | $\mathrm{V}_{K}$ | -0.5 to $\mathrm{V}_{D D}+1.0$ | V |
| Output voltage | $\mathrm{V}_{0}$ | -0.5 to $\mathrm{V}_{D D}+0.3$ | V |
| Power dissipation | PDMAX | +0.5 | W |
| Operating temperature | Topr | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification.
Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics $\quad \begin{aligned} & \mathrm{CXO} 0116-5, \mathrm{Ta}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}, \mathrm{VDD}=+5 \mathrm{~V} \pm 10 \% \\ & \mathrm{CXO} 0116-8, \mathrm{Ta}=-10^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}, \mathrm{VDD}=+5 \mathrm{~V} \pm 5 \%\end{aligned}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| Input voltage high | VIH | 2.2 |  | Vdoto.3 | V |  |
| Input voltage low | VIL | -0.5 |  | 0.8 | V |  |
| CLK input voltage high | VKH | 3.9 |  | Vdd+1.0 | V |  |
| CLK input voltage low | VKL | -0.5 |  | 0.6 | V |  |
| Output voltage high | VOH | $0.7 \times \mathrm{Vdo}$ |  |  | V | $1 \mathrm{OH}=-400 \mu \mathrm{~A}$ |
| Output voltage low | Vol |  |  | 0.4 | V | $\mathrm{lOL}=2.5 \mathrm{~mA}$ |
| Input leakage current high | ILIH |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=\mathrm{VDD}$ |
| Input leakage current low | ILIL |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=0 \mathrm{~V}$ |
| Output leakage current high | ILOH |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{Vo}=\mathrm{Vdo}$ |
| Output leakage current low | ILoL |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{Vo}=0 \mathrm{~V}$ |
| Supply current | IdD | $\begin{gathered} 70116-5 \\ 5 \mathrm{MHz} \end{gathered}$ | 30 | 60 | mA | Normal operation |
|  |  |  | 5 | 10 | mA | Standby mode |
|  |  | $\begin{gathered} 70116-8 \\ 8 \mathrm{MHz} \end{gathered}$ | 45 | 80 | mA | Normal Operation |
|  |  |  | 6 | 12 | mA | Standby mode |

## Capacitance

$\left(\mathrm{Ta}=+25^{\circ} \mathrm{C}, \mathrm{VDD}_{\mathrm{DD}}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Input capacitance | Cl |  | 15 | pF | Unmeasured pins <br> returned to 0 V |
| I/O capacitance | $\mathrm{C} ı$ |  | 15 | pF |  |

## AC Characteristics

$\mathrm{CX} 070116-5, \mathrm{Ta}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%$
$\mathrm{CX} 070116-8, \mathrm{Ta}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VDD}=+5 \mathrm{~V} \pm 5 \%$

| Parameter | Symbo | Cx070116-5 |  | cx070116-8 |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |  |
| Small/Large Scale |  |  |  |  |  |  |  |
| Clock cycle | tcyk | 200 | 500 | 125 | 500 | ns |  |
| Clock pulse width high | tккн | 69 |  | 50 |  | ns | $\mathrm{V}_{\mathrm{KH}}=3.0 \mathrm{~V}$ |
| Clock pulse width low | tкKL | 90 |  | 60 |  | ns | $\mathrm{V}_{\mathrm{KL}}=1.5 \mathrm{~V}$ |
| Clock rise time | tkR |  | 10 |  | 8 | ns | 1.5 V to 3.0 V |
| Clock fall time | tkF |  | 10 |  | 7 | ns | 3.0 V to 1.5 V |
| READY inactive setup to CLK $\downarrow$ | tshyik | -8 |  | -8 |  | ns |  |
| READY inactive hold after CLK $\uparrow$ | thKRY\% | 30 |  | 20 |  | ns |  |
| READY active setup to CLK $\uparrow$ | tspymk | tккL-8 |  | tkKL-8 |  | ns |  |
| READY active hold after CLK $\uparrow$ | thkryt | 30 |  | 20 |  | ns |  |
| Data setup time to CLK $\downarrow$ | tsDk | 30 |  | 20 |  | ns |  |
| Data hold time after CLK $\downarrow$ | thki | 10 |  | 10 |  | ns |  |
| NMI, INT, POLL setup time to CLK $\uparrow$ | tsik | 30 |  | 15 |  | ns |  |
| RESET setup time to CLK $\uparrow$ | tskst | 30 |  | 20 |  | ns |  |
| RESET hold time to CLK $\uparrow$ | thrst | 10 |  | 10 |  | ns |  |
| Input rise time (except CLK) | tir |  | 20 |  | 20 | ns | 0.8 V to 2.2 V |
| Input fall time (except CLK) | tiF |  | 12 |  | 12 | ns | 2.2 V to 0.8 V |
| Output rise time | tor |  | 20 |  | 20 | ns | 0.8 V to 2.2 V |
| Output fall time | tof |  | 12 |  | 12 | ns | 2.2 V to 0.8 V |
| Small Scale |  |  |  |  |  |  |  |
| Address delay time from CLK | tDKA | 10 | 90 | 10 | 60 | ns | $\mathrm{CL}=100 \mathrm{pF}$ |
| Address hold time from CLK | thKa | 10 |  | 10 |  | ns |  |
| PS delay time from CLK $\downarrow$ | tokP | 10 | 90 | 10 | 60 | ns |  |
| PS float delay time from CLK $\uparrow$ | tFkP | 10 | 80 | 10 | 60 | ns |  |
| Address setup time to ASTB $\downarrow$ | tSAST | tкkL-60 |  | tKkL-30 |  | ns |  |
| Address float delay time from CLK $\downarrow$ | tFKA | thKa | 80 | tHKA | 60 | ns |  |
| ASTB $\uparrow$ delay time from CLK $\downarrow$ | toksth |  | 80 |  | 50 | ns |  |
| ASTB $\downarrow$ delay time from CLK $\uparrow$ | tokstl |  | 85 |  | 55 | ns |  |
| ASTB width high | tstst | tkkL-20 |  | tкkı-10 |  | ns |  |
| Address hold time from ASTB $\downarrow$ | thStA | tккн-10 |  | tкkL-10 |  | ns |  |


| Parameter | Symbol | CX070116-5 |  | CX070116-8 |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |  |
| Control delay time from CLK | tokct | 10 | 110 | 10 | 65 | ns | $\mathrm{CL}=100 \mathrm{pF}$ |
| Address float to $\overline{\mathrm{RD}} \downarrow$ | tafrl | 0 |  | 0 |  | ns |  |
| $\overline{\mathrm{RD}} \downarrow$ delay time from CLK $\downarrow$ | tokrl | 10 | 165 | 10 | 80 | ns |  |
| $\overline{\mathrm{RD}} \uparrow$ delay time from CLK $\downarrow$ | tokrh | 10 | 150 | 10 | 80 | ns |  |
| Address delay time from $\overline{\mathrm{RD}} \uparrow$ | torha | tCrk-45 |  | tcrk-40 |  | ns |  |
| $\overline{\mathrm{RD}}$ width low | trR | 2tcүк-75 |  | 2 tcyk-50 |  | ns |  |
| Data output delay time from CLK $\downarrow$ | tokd | 10 | 90 | 10 | 60 | ns |  |
| Data float delay time from CLK $\downarrow$ | tFKD | 10 | 80 | 10 | 60 | ns |  |
| $\overline{\mathrm{WR}}$ width low | tww | 2tсүк-60 |  | 2 tсүк-40 |  | ns |  |
| HLDRQ setup time to CLK $\uparrow$ | tshak | 35 |  | 20 |  | ns |  |
| HLDAK delay time from CLK $\downarrow$ | tokha | 10 | 160 | 10 | 100 | ns |  |
| Large Scale |  |  |  |  |  |  |  |
| Address delay time from CLK | tDKA | 10 | 90 | 10 | 60 | ns | $\mathrm{CL}=100 \mathrm{pF}$ |
| Address hold time from CLK | thKa | 10 |  | 10 |  | ns |  |
| PS delay time from CLK $\downarrow$ | tDKP | 10 | 90 | 10 | 60 | ns |  |
| PS float delay time from CLK $\uparrow$ | tFKP | 10 | 80 | 10 | 60 | ns |  |
| Address float delay time from CLK $\downarrow$ | tFKA | thka | 80 | thka | 60 | ns |  |
| Address delay time from $\overline{\mathrm{RD}} \uparrow$ | tDrha | tCYK-45 |  | tСук-40 |  | ns |  |
| ASTB $\uparrow$ delay time from BS $\downarrow$ | tobst |  | 15 |  | 15 | ns |  |
| BS $\downarrow$ delay time from CLK $\uparrow$ | tDKBL | 10 | 110 | 10 | 60 | ns |  |
| BS $\uparrow$ delay time from CLK $\downarrow$ | tDKBH | 10 | 130 | 10 | 65 | ns |  |
| $\overline{\mathrm{RD}} \downarrow$ delay time from address float | tDAFRL | 0 |  | 0 |  | ns |  |
| $\overline{\mathrm{RD}} \downarrow$ delay time from CLK $\downarrow$ | tDKRL | 10 | 165 | 10 | 80 | ns |  |
| $\overline{\mathrm{RD}} \uparrow$ delay time from CLK $\downarrow$ | tokri | 10 | 150 | 10 | 80 | ns |  |
| $\overline{\mathrm{RD}}$ width low | trR | 2 tСүк -75 |  | 2tсүк-50 |  | ns |  |
| Data output delay time from CLK $\downarrow$ | tokd | 10 | 90 | 10 | 60 | ns |  |
| Data float delay time from CLK $\downarrow$ | tFKD | 10 | 80 | 10 | 60 | ns |  |
| $\overline{\mathrm{AK}}$ delay time from CLK $\downarrow$ | tDKak |  | 70 |  | 50 | ns |  |
| $\overline{\mathrm{RQ}}$ setup time to CLK $\uparrow$ | tsrak | 20 |  | 10 |  | ns |  |
| $\overline{\mathrm{RQ}}$ hold time after CLK $\uparrow$ | thkra | 40 |  | 30 |  | ns |  |

Timing Waveforms

AC Test Input Waveform [Except CLK]


AC Output Test Points


## Wait [Ready] Timing



POLL, NMI, INT input Timing


## Clock Timing



## BUSLOCK Output Timing



## RESET Timing



## Read Timing [Small Scale]



Read Timing [Large Scale]


Write Timing [Small Scale]


## Write Timing [Large Scale]



## Interrupt Acknowledge Timing



## Hold Request/Acknowledge Timing [Small Scale]


*: $A_{19} / P_{3}-A_{16} / P S_{0}, A D_{15}-A D_{0}, \overline{R D}, \overline{U B E}, \overline{I O} / M, B U F \bar{R} / W, \overline{W R}, \overline{B U F E N}$

## Bus Request/Acknowledge Timing [Large Scale]



## Register Configuration

## Program Counter [PC]

The program counter is a 16 -bit binary counter that contains the segment offset address of the next instruction which the EXU is to execute.

The PC increments each time the microprogram fetches an instruction from the instruction queue. A new location value is loaded into the PC each time a branch, call, return, or break instruction is executed. At this time, the contents of the PC are the same as the Prefetch Pointer (PFP).

## Prefetch Pointer [PFP]

The prefetch pointer (PFP) is a 16 -bit binary counter which contains a segment offset which is used to calculate a program memory address that the bus control unit ( $B C U$ ) uses to prefetch the next word for the instruction queue. The contents of PFP are an offset from the PS (Program Segment) register.

The PFP is incremented each time the BCU prefetches an instruction from the program memory. A new location will be loaded into the PFP whenever a branch, call, return, or break instrucion is executed. At that time the contents of the PFP will be the same as those of the PC (Program Counter).

## Segment Registers [PS, SS, DS0, and DS1]

The memory addresses accessed by the CXQ70116 are divided into 64 K -byte logical segments. The starting (base) address of each segment is specified by a segment register, and the offset from this starting address is specified by the contents of another register or by the effective address.

These are the four types of segment registers used.

| Segment Register | Default Offset |
| :--- | :--- |
| PS (Program Segment) | PFP |
| SS (Stack Segment) | SP, effective address |
| DSo (Data Segment 0) | IX, effective address |
| DS1 (Data Segment 1) | IY |

## General-Purpose Registers [AW, BW, CW, and DW]

There are four 16-bit general-purpose registers. Each one can be used as one 16-bit register or as two 8 -bit registers by dividing them into their high and low bytes (AH, AL, BH, BL, CH, CL, DH, DL).

Each register is also used as a default register for processing specific instructions. The default assignments are:

AW: Word multiplication/division, word I/O, BCD rotation, data conversion, translation
AL: Byte multiplication/division, byte I/O, BCD rotation, data conversion, translation
AH: Byte multiplication/division
BW: Translation
CW: Loop control branch, repeat prefix
CL: Shift instructions, rotation instructions, BCD operations
DW: Word multiplication/division, indirect addressing I/O
Pointers [SP, BP] and Index Registers [IX, IY]
These registers serve as base pointers or index registers when accessing the memory using based addressing, indexed addressing, or based indexed addressing.

These registers can also be used for data transfer and arithmetic and logical operations in the same manner as the general-purpose registers. They cannot be used as 8-bit registers.

Also, each of these registers acts as a default register for specific operations. The default assignments are:
SP: Stack operations
IX: Block transfer (source), BCD string operations
IY: Block transfer (destination), BCD string operations

## Program Status Word [PSW]

The program status word consists of the following six status and four control flags.

```
        Status Flags Control Flags
```

            - V (Overflow) - MD (Mode)
            - S (Sign) - DIR (Direction)
            - Z (Zero) - IE (Interrupt Enable)
            - AC (Auxiliary Carry) - BRK (Break)
            - P (Parity)
            - CY (Carry)
    When the PSW is pushed on the stack, the word images of the various flags are as shown here.
PSW

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M | 1 | 1 | 1 | V | D | I | B | S | Z | 0 | A | 0 | P | 1 | C |
| D |  |  |  |  | I | E | R |  |  |  | C |  |  |  | Y |
|  |  |  |  |  | R |  | K |  |  |  |  |  |  |  |  |

The status flags are set and reset depending upon the result of each type of instruction executed. Instructions are provided to set, reset, and complement the CY flag directly.
Other instructins set and reset the control flags and control the operation of the CPU.

## High-Speed Execution of Instructions

This section highlights the major architectural features that enhance the performance of the CXQ70116.

- Dual data bus in EXU
- Effective address generator
- 16/32-bit temporary registers/shifters (TA, TB)
- 16-bit loop counter
- PC and PFP


## Dual Data Bus Method

To reduce the number of processing steps for instruction execution, the dual data bus method has been adopted for the CX070116 (figure 1). The two data buses (the main data bus and the subdata bus) are both 16 bits wide. For addition/subtraction and logical and comparison operations, processing time has been speeded up some $30 \%$ over single-bus systems.

Fig. 1. Dual Data Buses


Fig. 2. Effective Address Generator


Example

| ADD AW, BW | ;AW $\leftarrow A W+B W$ |
| :---: | :--- |
| Single Bus | Dual Bus |
| Step 1 TA $\leftarrow A W$ | $T A \leftarrow A W, T B \leftarrow B W$ |
| Step 2 TB $\leftarrow B W$ | $A W \leftarrow T A+T B$ |
| Step 3 AW $\leftarrow T A+T B$ |  |

## Effective Address Generator

This circuit (figure 2) performs high-speed processing to calculate effective addresses for accessing memory.

Calculating an effective address by the microprogramming method normally requires 5 to 12 clock cycles. This circuit requires only two clock cycles for addresses to be generated for any addressing mode. Thus, processing is several times faster.

## 16/32-Bit Temporary Registers/Shifters [TA, TB]

These 16 -bit temporary registers/shifters (TA TB) are provided for multiplication/division and shift/rotation instructions.

These circuits have decreased the execution time of multiplication/division instructions. In fact, these instructions can be executed about four times faster than with the microprogramming method.

TA + TB: 32-bit temporary register/shifer for multiplication and division instructions.
TB: 16-bit temporary register/shifter for shift/rotation instructions.

## Loop Counter [LC]

This counter is used to count the number of loops for a primitive block transfer instruction controlled by a repeat prefix instruction and the number of shifts that will be performed for a multiple bit shift/rotation instruction.

The processing performed for a multiple bit rotation of a register is shown below. The average speed is approximately doubled over the microprogram method.

```
Example
    RORC AW,CL ; CL = 5
    Microprogram method LC method
    8+(4\times5)=28 clocks }7+5=12\mathrm{ clocks
```


## Program Counter and Prefetch Pointer [PC and PFP]

The CXQ70116 microprocessor has a program counter ( PC ), which addresses the program memory location of the instruction to be executed next, and a prefetch pointer (PFP), which addresses the program memory location to be accessed next. Both functions are provided in hardware. A time saving of several clocks is realized for branch, call, return, and break instruction execution, compared with microprocessors that have only one instruction pointer.

## Enhanced Instructions

In addition to the $8088 / 86$ instructions, the CXQ70116 has the following enhanced instructions.

| Instruction | Function |
| :--- | :--- |
| PUSH imm | Pushes immediate data onto stack |
| PUSH R | Pushes 8 general registers onto stack |
| POP imm | Pops immediate data onto stack |
| POP R | Pops 8 general registers from stack |
| MUL imm | Executes 16-bit multiply of register or memory contents by immediate data |
| SHL imm8 <br> SHR imm8 <br> SHRA imm8 <br> ROL imm8 <br> ROR imm8 <br> ROLC imm8 <br> RORC imm8 |  |
| CHKIND | Shifts/rotates register or memory by immediate value |
| INM | Checks array index against designated boundaries |
| OUTM | Moves a string from an I/O port to memory |
| PREPARE | Moves a string from memory to an I/O port |
| DISPOSE | Frees the current stack frame on a procedure exit |

## Enhanced Stack Operation Instructions

## PUSH imm/POP imm

These instructions allow immediate data to be pushed onto or popped from the stack.

## PUSH R/POP R

These instructions allow the contents of the eight general registers to be pushed onto or popped from the stack with a single instruction.

## Enhanced Multiplication Instructions

MUL reg16, imm16/MUL mem16, imm16
These instructions allow the contents of a register or memory location to be 16 -bit multiplied by immediate data.

## Enhanced Shift and Rotate Instructions

SHL reg, imm8/SHR reg, imm8/SHRA reg, imm8
These instructions allow the contents of a register to be shifted by the number of bits defined by the immediate data.

## ROL reg, imm8/ROR reg, imm8/ROLC reg, imm8/RORC reg, imm8

These instructions allow the contents of a register to be rotated by the number of bits defined by the immediate data.

## Check Array Boundary Instruction

CHKIND reg16, mem32
This instruction is used to verify that index values pointing to the elements of an array data structure are within the defined range. The lower limit of the array should be in memory location mem32, the upper Imit in mem $32+2$. If the index value in reg16 is not between these limits when CHKIND is executed, a BRK 5 will occur. This causes a jump to the location in interrupt vector 5.

## Block I/O Instructions

OUTM DW, src-block/INM dst-block, DW
These instructions are used to output or input a string to or from memory, when preceded by a repeat prefix.

## Stack Frame Instructions

## PREPARE imm16, imm8

This instruction is used to generate the stack frames required by block-structures languages, such as PASCAL and Ada. The stack frame consists of two area. One area has a pointer that points to another frame which has variables that the current frame can access. The other is a local variable area for the current procedure.

## DISPOSE

This instruction releases the last stack frame generated by the PREPARE instruction. It returns the stack and base pointers to the values they had before the PREPARE instruction was used to call a procedure.

## Unique Instructions

In addition to the 8088/86 instructions and the enhanced instructions, the CX070116 has the following unique instructions.

| Instruction | Function |
| :--- | :--- |
| INS | Insert bit field |
| EXT | Extract bit field |
| ADD4S | Adds packed decimal strings |
| SUB4S | Subtracts one packed decimal string from another |
| CMP4S | Compares two packed decimal strings |
| ROL4 | Rotates one BCD digit left through AL lower 4 bits |
| ROR4 | Rotates one BCD digit right through AL lower 4 bits |
| TEST1 | Tests a specified bit and sets/resets Z flag |
| NOT1 | Inverts a specified bit |
| CLR1 | Clears a specified bit |
| SET1 | Sets a specified bit |
| REPC | Repeats next instruction until CY flag is cleared |
| REPNC | Repeats next instruction until CY flag is set |
| FPO2 | Additional floating point processor call |

## Variable Length Bit Field Operation Instructions

This category has two instructions: INS (Insert Bit Field) and EXT (Extract Bit Field). These instructions are highly effective for computer graphics and high-level languages. They can, for example, be used for data structures such as packed arrays and record type data used in PASCAL.

INS reg8, reg8/INS reg8, imm4
This instruction (figure 3) transfers low bits from the 16-bit AW register (the number of bits is specified by the second operand) to the memory location specified by the segment base (DS1 register) plus the byte offset (IY register). The starting bit position within this byte is specified as an offset by the lower 4-bits of the first operand.

After each complete data transfer, the IY register and the register specified by the first operand are automatically updated to point to the next bit field.

Either immediate data or a register may specify the number of bits transferred (second operand). Because the maximum transferable bit length is 16 -bits, only the lower 4-bits of the specified register ( OOH to OFH ) will be valid.

Bit field data may overlap the byte boundary of memory.

Fig. 3. Bit Field Insertion


EXT reg8, reg8/EXT reg8, imm4
This instruction (figure 4) loads to the AW register the bit field data whose bit length is specified by the second operand of the instruction from the memory location that is specified by the DSo segment register (segment base), the IX index register (byte offset), and the lower 4-bits of the first operand (bit offset).

After the transfer is complete, the IX register and the lower 4-bits of the first operand are automatically updated to point to the next bit field.

Either immediate data or a register may be specified for the second operand. Because the maximum transferrable bit length is 16 bits, however, only the lower 4-bits of the specified register ( OH to OFH ) will be valid.

Bit field data may overlap the byte boundary of memory.

Fig. 4. Bit Field Extraction


## Packed BCD Operation Instructions

The instructions described here process packed BCD data either as strings (ADD4S, SUB4S, CMP4S) or byte-format operands (ROR4, ROL4). Packed BCD strings may be from 1 to 255 digits in length.

When the number of digits is even, the zero and carry flags will be set according to the result of the operation. When the number of digits is odd, the zero and carry flags may not be set correctly in this case, ( $\mathrm{CL}=$ odd), the zero flag will not be set unless the upper 4 bits of the highest byte are all zero. The carry flag will not be set unless there is a carry out of the upper 4 bits of the highest byte. When CL is odd, the contents of the upper 4 bits of the highest byte of the result are undefined.

## ADD4S

This instruction adds the packed BCD string addressed by the IX index register to the packed BCD string addressed by the IY index register, and stores the result in the string addressed by the IY register. The length of the string (number of BCD digits) is specified by the CL register, and the result of the operation will affect the carry flag ( CY ) and zero flag ( Z ).
$B C D$ string $(I Y, C L) \leftarrow B C D$ string $(I Y, C L)+B C D$ string $(I X, C L)$

## SUB4S

This instruction subtracts the packed BCD string addressed by the IX index register from the packed BCD string addressed by the IY index register, and stores the result in the string addressed by the IY register. The length of the string (number of BCD digits) is specified by the CL register, and the result of the operation will affect the carry flag ( CY ) and zero flag ( $Z$ ).
$B C D$ string $(I Y, C L) \leftarrow B C D$ string (IY, CL) — BCD String (IX, CL)

## CMP4S

This instruction performs the same operation as SUB4S except that the result is not stored and only carry flags (CY) and zero flag (Z) are affected.
$B C D$ string (IY, CL) - BCD string (IX, CL)

## ROL4

This instruction (figure 5) treats the byte data of the register or memory directly specified by the instruction byte as BCD data and uses the lower 4 bits of the $A L$ register ( $A L L$ ) to rotate that data one BCD digit to the left.
Fig. 5. BCD Rotate Left (ROL4)


ROR4
This instruction (figure 6) treats the byte data of the register or memory directly specified by the instruction byte as BCD data and uses the lower 4 bits of the AL register (ALL) to rotate that data one BCD digit to the right.
Fig. 6. BCD Rotate Right (ROR4)


## Bit Manipulation Instructions

## TEST1

This instruction tests a specific bit in a register or memory location. If the bit is 1 , the $\mathbf{Z}$ flag is reset to 0 . If the bit is 0 , the $Z$ flag is set to 1 .

## NOT1

This instruction inverts a specific bit in a register or memory location.

## CLR1

This instruction clears a specific bit in a register or memory location.

## SET1

This instruction sets a specific bit in a register or memory location.

## Repeat Prefix Instructions <br> REPC

This instruction causes the CXQ70116 to repeat the following primitive block transfer instruction until the CY flag becomes cleared or the CW register becomes zero.

## REPNC

This instruction causes the CXQ70116 to repeat the following primitive block transfer instruction until the CY flag becomes set or the CW register becomes zero.

## Floating Point Instruction FPO2

This instruction is in addition to the 8088/86 floating point instruction, FPO1. These instructions are covered in a later section.

## Mode Operation Instructions

The CX070116 has two operating modes (figure 7). One is the native mode which executes 8088/86, enhanced and unique instructions. The other is the 8080 emulation mode in which the instruction set of the 8080 is emulated. A mode flag (MD) is provided to select between these two modes. Native mode is selected when MD is 1 and emulation mode when MD is 0 . MD is set and reset, directly and indirectly, by executing the mode manipulation instructions.

Two instructions are provided to switch operation from the native mode to the emulation mode and back: BRKEM (Break for Emulation), and RETEM (Return from Emulation).

Two instructions are used to switch from the emulation mode to the native mode and back: CALLN (Call Native Routine), and RETI (Return from Interrupt).

The system will return from the 8080 emulation mode to the native mode when the RESET signal is present, or when an external interrupt (NMI or INT) is present.

Fig. 7. Operating Modes


## BRKEM imm8

This is the basic instruction used to start the 8080 emulation mode. This instruction operates exactly the same as the BRK instruction, except that BRKEM resets the mode flag (MD) to O. PSW, PS and PC are saved to the stack. MD is then reset and the interrupt vector specified by the operand imm8 of this command is loaded into PS and PC.

The instruction codes of the interrupt processing routine jumped to are then fetched. Then the CPU executes these codes as 8080 instructions.

In 8080 emulation mode, registers and flags of the 8080 are performed by the following registers and flags of the CX070116.

|  | $\mathbf{8 0 8 0}$ | CXO70116 |
| :--- | :---: | :---: |
| Registers: | A | AL |
|  | B | CH |
|  | C | CL |
|  | D | DH |
|  | E | DL |
|  | H | BH |
|  | L | BL |
|  | SP | BP |
|  | PC | PC |
|  | C | CY |
|  | Z | Z |
|  | S | S |
|  | P | P |
|  | AC | AC |

In the native mode, SP is used for the stack pointer. In the 8080 emulation mode this function is performed by BP.

This use of independent stack pointers allows independent stack areas to be secured for each mode and keeps the stack of one of the modes from being destroyed by an erroneous stack operation in the other mode.

The SP, IX, IY and AH registers and the four segment registers (PS, SS, DSo, and DS 1 ) used in the native mode are not affected by operations in 8080 emulation mode.

In the 8080 emulation mode, the segment register for instructions is determined by the PS register (set automatically by the interrupt vector) and the segment register for data is the DSo register (set by the programmer immediately before the 8080 emulation mode is entered).

## RETEM [no operand]

When RETEM is executed in 8080 emulation mode (interpreted by the CPU as 8080 instruction), the CPU restores PS, PC, and PSW (as it would when returning from an interrupt processing routine), and returns to the native mode. At the same time, the contents of the mode flag (MD) which was saved to the stack by the BRKEM instruction, is restored to $M D=1$. The CPU is set to the native mode.

## CALLN imm8

This instruction makes it possible to call the native mode subroutines from the 8080 emulation mode. To return from subroutine to the 8080 emulation mode, the RETI instruction is used.

The processing performed when this instruction is executed in the 8080 emulation mode (it is interpreted by the CPU as 8080 instruction), is similar to that performed when a BRK instruction is executed in the
native mode. The imm8 operand specifies an interrupt vector type. The contents of PS, PC, and PSW are pushed on the stack and an MD flag value of 0 is saved. The mode flag is set to 1 and the interrupt vector specified by the operand is loaded into PS and PC.

## RETI [no operand]

This is a general-purpose instruction used to return from interrupt routines entered by the BRK instruction or by an external interrupt in the native mode. When this instruction is executed at the end of a subroutine entered by the execution of the CALLN instruction, the operation that restores PS, PC, and PSW is exactly the same as the native mode execution. When PSW is restored, however, the 8080 emulation mode value of the mode flag (MD) is restored, the CPU is set in emulation mode, and all subsequent instructions are interpreted and executed as 8080 instructions.

RETI is also used to return from an interrupt procedure initiated by an NMI or INT interrupt in the emulation mode.

## Floating Point Operation Chip Instructions

FPO1 fp-op, mem/FPO2 fp-op, mem
These instructions are used for the external floating point processor. The floating point operation is passed to the floating point processor when the CPU fetches one of these instructions. From this point the CPU performs only the necessary auxiliary processing (effective address calculation, generation of physical addresses, and start-up of the memory read cycle).

The floating point processor always monitors the instructions fetched by the CPU. When it interprets one as an instruction to itself, it performs the appropriate processing. At this time, the floating point processor chip uses either the address alone or both the address and read data of the memory read cycle executed by the CPU. This difference in the data used depends on which of these instructions is executed.
Note: During the memory read cycle initiated by the CPU for FPO1 or FPO2 execution, the CPU does not accept any read data on the data bus from memory. Although the CPU generates the memory address, the data is used by the floating point processor.

## Interrupt Operation

The interrupts used in the CX070116 can be divided into two types: interrupts generated by external interrupt requests and interrupts generated by software processing. These are the classifications.

## External interrupts

(a) NMI input (nonmaskable)
(b) INT input (maskable)

## Software processing

As the result of instruction execution

- When a divide error occurs during execution of the DIV or DIVU instruction
- When a memory-boundary-over error is detected by the CHKIND instruction

Conditional break instruction
-When $V=1$ during execution of the BRKV instruction
Unconditional break instructions

- 1-byte break instruction: BRK3
-2-byte break instruction: BRK imm8
Flag processing
- When stack operations are used to set the BRK flag

8080 Emulation mode instructions

- BRKEM imm8
- CALLN imm8


## Interrupt vectors

Starting addresses for interrupt processing routines are either determined automatically by a single location of the interrupt vector table or selected each time interrupt processing is entered.

The interrupt vector table is shown in figure 8 . The table uses 1 K bytes of memory addresses 000 H to $3 F F H$ and can store starting address data for a maximum of 256 vectors ( 4 bytes per vector).

The corresponding interrupt sources for vectors 0 to 5 are predetermined and vectors 6 to 31 are reserved. These vectors consequently cannot be used for general applications.

The BRKEM instruction and CALLN instruction (in the emulation mode) and the INT input are available for general applications for vectors 32 to 255.

A single interrupt vector is made up of 4 bytes (figure 9). The 2 bytes in the low addresses of memory are loaded into PC as the offset, and the high 2 bytes are loaded into PS as the base address. The bytes are combined in reverse order. The lower-order bytes in the vector become the most significant bytes in the PC and PS, and the higher-order bytes become the least significant bytes.

Fig. 8. Interrupt Vector Table


Fig. 9. Interrupt Vector 0


PS $\leftarrow(003 \mathrm{H}, 002 \mathrm{H})$
$\mathrm{PC} \leftrightarrows(001 \mathrm{H}, 000 \mathrm{H})$

Based on this format, the contents of each vector should be initialized at the beginning of the program.
The basic steps to jump to an interrupt processing routine are now shown.

```
\((S P-1, S P-2) \leftarrow P S W\)
\((S P-3, S P-4) \leftarrow P S\)
\((S P-5, S P-6) \leftarrow P C\)
\(S P \leftarrow S P-6\)
\(\mathrm{IE} \leftarrow 0, \mathrm{BRK} \leftarrow 0, \mathrm{MD} \leftarrow 1\)
PS \(\leftarrow\) vector high bytes
\(\mathrm{PC} \leftarrow\) vector low bytes
```


## Standby Function

The CX070116 has a standby mode to reduce power consumption during program wait states. This mode is set by the HALT instruction in both the native and the emulation mode.

In the standby mode, the internal clock is supplied only to those circuits related to functions required to release this mode and bus hold control functions. As a result, power consumption can be reduced to $1 / 10$ the level of normal operation in either native or emulation mode.

The standby mode is released by inputting a RESET signal or an external interrupt (NMI, INT).
The bus hold function is effective during standby mode. The CPU returns to standby mode when the bus hold request is removed.

During standby mode, all control outputs are disabled and the address/data bus will be either high or low.

## Instruction Set

The following tables briefly describe the CX070116's instruction set.

- Operation and Operand Types - difines abbreviations used in the Instruction Set table.
- Flag Operations - difines the symbols used to describe flag operations.
- Memory Addressing - shows how mem and mod combinations specify memory addressing modes.
- Selection of 8 - and 16 -Bit Registers - shows how reg and $W$ select a register when mod $=111$.
- Selection of Segment Registers - shows how sreg selects a segment register.
- Instruction Set - shows the instruction mnemonics, their effect, their operation codes the number of bytes in the instruction, the number of clocks required for execution, and the effect on the CX070116 flags.


## Operation and Operand Types

| Identifier |  |
| :--- | :--- |
| reg | 8 - or 16-bit general-purpose register |
| reg8 | 8 -bit general-purpose register |
| reg16 | 16 -bit general-purpose register |
| dmem | 8 - or 16-bit direct memory location |
| mem | 8 - or 16-bit memory location |
| mem8 | 8 -bit memory location |
| mem16 | 16 -bit memory location |
| mem32 | 32 -bit memory location |
| imm | Constant (0 to FFFFH) |
| imm16 | Constant (0 to FFFFH) |
| imm8 | Constant (0 to FFH) |
| imm4 | Constant (0 to FH) |
| imm3 | Constant (0 to 7$)$ |
| acc | AW or AL register |
| sreg | Segment register |
| src-table | Name of 256 -byte translation table |


| Identifier | Description |
| :---: | :---: |
| src-block | Name of block addressed by the IX register |
| dst-block | Name of block addressed by the IY register |
| near-proc | Procedure within the current program segment |
| far-proc | Procedure located in another program segment |
| near-label | Label in the current program segment |
| short-label | Label between -128 and +127 bytes from the end of instruction |
| far-label | Label in another program segment |
| memptr1 6 | Word containing the offset of the memory location within the current program segment to which control is to be transferred |
| memptr32 | Double word containing the offset and segment base address of the memory location to which control is to be transferred |
| regptr1 6 | 16 -bit register containing the offset of the memory location within the program segment to which control is to be transferred |
| pop-value | Number of bytes of the stack to be discarded ( 0 to 64 K bytes, usually even addresses) |
| fp-op | Immediate data to identify the instruction code of the external floating point operation |
| R | Register set |
| W | Word/byte field (0 to 1) |
| reg | Register field (000 to 111) |
| mem | Memory field (000 to 111) |
| mod | Mode field (00 to 10) |
| S :W | When $\mathrm{S}: \mathrm{W}=01$ or 11 , data $=16$ bits. At all other times, data $=8$ bits. |
| X, XXX, YYY, ZZZ | Data to identify the instruction code of the external floating point arithmetic chip |
| AW | Accumulator (16 bits) |
| AH | Accumulator (high byte) |
| AL | Accumulator (low byte) |
| BW | BW register (16 bits) |
| CW | CW register (16 bits) |
| CL | CW register (low byte) |
| DW | DW register (16 bits) |
| SP | Stack pointer (16 bits) |
| PC | Program counter (16 bits) |
| PSW | Program status word (16 bits) |
| IX | Index register (source) (16 bits) |
| IY | Index register (destination) (16 bits) |


| Identifier | Description |
| :---: | :---: |
| PS | Program segment register (16 bits) |
| SS | Stack segment register (16 bits) |
| DSo | Data segment 0 register (16 bits) |
| DS1 | Data segment 1 register (16 bits) |
| AC | Auxiliary carry flag |
| CY | Carry flag |
| P | Parity flag |
| S | Sign flag |
| Z | Zero flag |
| DIR | Direction flag |
| IE | Interrupt enable flag |
| V | Overflow flag |
| BRK | Break flag |
| MD | Mode flag |
| (...) | Values in parentheses are memory contents |
| disp | Displacement (8 or 16 bits) |
| ext-disp8 | 16-bit displacement (sign-extension byte +8 -bit displacement) |
| temp | Temporary register (8/16/32 bits) |
| tmpcy | Temporary carry flag (1 bit) |
| seg | Immediate segment data (16 bits) |
| offset | Immediate offset data (16 bits) |
| $\leftarrow$ | Transfer direction |
| $+$ | Addition |
| - | Subtraction |
| $\times$ | Multiplication |
| $\div$ | Division |
| \% | Modulo |
| AND | Logical product |
| OR | Logical sum |
| XOR | Exclusive logical sum |
| XXH | Two-digit hexadecimal value |
| XXXXH | Four-digit hexadecimal value |

Flag Operations

| Identifier | Description |
| :--- | :--- |
| (blank) | No change |
| 0 | Cleared to 0 |
| 1 | Set to 1 |
| $X$ | Set or cleared according to the result |
| $U$ | Undefined |
| $R$ | Value saved earlier is restored |

Memory Addressing

| mem | mod |  |  |
| :--- | :--- | :--- | :--- |
|  | $\mathbf{0 0}$ | $\mathbf{0 1}$ | 10 |
| 000 | $\mathrm{BW}+\mathrm{IX}$ | $\mathrm{BW}+\mathrm{IX}+\operatorname{disp8}$ | $\mathrm{BW}+\mathrm{IX}+\operatorname{disp16}$ |
| 001 | $\mathrm{BW}+\mathrm{IY}$ | $\mathrm{BW}+\mathrm{IY}+\operatorname{disp8}$ | $\mathrm{BW}+\mathrm{IY}+\operatorname{disp16}$ |
| 010 | $\mathrm{BP}+\mathrm{IX}$ | $\mathrm{BP}+\mathrm{IX}+\operatorname{disp8}$ | $\mathrm{BP}+\mathrm{IX}+\operatorname{disp16}$ |
| 011 | $\mathrm{BP}+\mathrm{IY}$ | $\mathrm{BP}+\mathrm{IY}+\operatorname{disp8}$ | $\mathrm{BP}+\mathrm{IY}+\operatorname{disp16}$ |
| 100 | IX | $\mathrm{IX}+\operatorname{disp8}$ | $\mathrm{IX}+\operatorname{disp16}$ |
| 101 | IY | $\mathrm{IY}+\operatorname{disp8}$ | $\mathrm{IY}+\operatorname{disp16}$ |
| 110 | Direct address | $\mathrm{BP}+\operatorname{disp8}$ | $\mathrm{BP}+\operatorname{disp16}$ |
| 111 | BW | $\mathrm{BW}+\operatorname{disp8}$ | $\mathrm{BW}+\operatorname{disp16}$ |

## Selection of $\mathbf{8}$-and $\mathbf{1 6 - B i t}$ Registers $(\bmod 11)$

| reg | $\mathbf{W}=\mathbf{0}$ | $\mathbf{W}=\mathbf{1}$ |
| :---: | :---: | :---: |
| 000 | AL | AW |
| 001 | CL | CW |
| 010 | DL | DW |
| 011 | BL | BW |
| 100 | AH | SP |
| 101 | CH | BP |
| 110 | DH | IX |
| 111 | BH | IY |

## Selection of Segment Registers

| sreg |  |
| :---: | :---: |
| 00 | DS 1 |
| 01 | PS |
| 10 | SS |
| 11 | DSo |

The table on the following pages shows the instruction set.
At "No. of Clocks," for instructions referencing memory operands, the left side of the slash (/) is the number of clocks for byte operands or word operands of an even address, and the right side is for word operands of an odd address. For conditional control transfer instructions, the left side of the slash (/) is the number of clocks if a control transfer takes place. The right side is the number of clocks when no control transfer or branch occurs. Some instructions show a range of clock times, separated by a hyphen. The execution time of these instructions varies from the minimum value to the maximum, depending on the operands involved.

Note: Add four clocks to these times for each word transfer made to an odd address.
"No. of Clocks" includes these times:

- Decoding
- Effective address generation
- Operand fetch
- Execution

It assumes that the instruction bytes have been prefetched.

Data Transfer Instructions

Repeat Prefixed

| REPC | While $\mathrm{CW}=0$, the following primitive block transfer instruction is executed and CW is decremented ( -1 ). If there is a waiting interrupt, it is processed. When $\mathrm{CY}=1$, exit the loop. | 0 |  | 1 | 0 | 0 | 1 | 0 | 1 | 2 | 1 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REPNC | While $\mathrm{CW}=0$, the following primitive block transfer instruction is executed and CW is decremented ( -1 ). If there is a waiting interrupt, it is processed. When $\mathrm{CY}=0$, exit the loop. | 0 |  | 1 | 0 | 0 | 1 | 0 | 0 | 2 | 1 |  |  |


| Mnemonic | Operand | Operation |  | erati $6$ | $\begin{aligned} & \text { tion Cot } \\ & 54 \end{aligned}$ | $\begin{gathered} \text { de } \\ 3 \end{gathered}$ | 2 | 1 | 0 | $7$ | 6 | 5 | 4 | 3 | 2 | 1 | 0 | No. of Clocks | No. of Bytes | AC | CY |  |  | S | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Repeat Prefixed (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| REP REPE REPZ |  | While CW $\neq 0$, the following primitive block transfer instruction is executed and CW is decremented ( -1 ). If there is a waiting interrupt, it is processed. If the primitive block transfer instruction is CMPBK or CMPM and $Z \neq 1$, exit the loop. |  | 1 | 11 | 0 | 0 | 1 | 1 |  |  |  |  |  |  |  |  | 2 | 1 |  |  |  |  |  |  |
| $\begin{aligned} & \text { REPNE } \\ & \text { REPNZ } \end{aligned}$ |  | While $\mathrm{CW} \neq 0$, the following primitive block transfer instruction is executed and CW is decremented ( -1 ). If there is a waiting interrupt, it is processed. If the primitive block transfer instruction is CMPBK or CMPM and $Z \neq 0$, exit the loop. |  | 1 | 11 | 0 | 0 | 1 | 0 |  |  |  |  |  |  |  |  | 2 | 1 |  |  |  |  |  |  |
| Primitive Block Transfer Instructions |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| MOVBK | dst-block, src-block | $\begin{aligned} & \text { When } W=0 \quad(I Y) \leftarrow(I X) \\ & \quad D I R=0: I X \leftarrow I X+1, I Y \leftarrow I Y+1 \\ & \text { DIR }=1: I X \leftarrow I X-1, I Y \leftarrow I Y-1 \\ & \text { When } W=1(I Y+1, I Y) \leftarrow(I X+1, \mid X) \\ & D I R=0: I X \leftarrow I X+2, I Y \leftarrow I Y+2 \\ & \text { DIR }=1: I X \leftarrow I X-2, I Y \leftarrow I Y-2 \end{aligned}$ |  | 0 | 10 | 0 | 1 | 0 | W |  |  |  |  |  |  |  |  | $11+8 n$ | 1 |  |  |  |  |  |  |
| CMPBK | dst-block, src-block | $\begin{aligned} & \text { When } W=0(I X)-(I Y) \\ & D I R=0: I X \leftarrow I X+1, I Y \leftarrow I Y+1 \\ & D I R=1: I X \leftarrow I X-1, I Y \leftarrow I Y-1 \\ & \text { When } W=1 \quad(I X+1, I X)-(I Y+1, I Y) \\ & D I R=0: I X \leftarrow I X+2, I Y \leftarrow I Y+2 \\ & D I R=1: I X \leftarrow I X-2, I Y \leftarrow I Y-2 \end{aligned}$ |  | 0 | 10 | 0 | 1 | 1 | W |  |  |  |  |  |  |  |  | $7+14 n$ | 1 | x | X |  | X | X | $x$ |
| CMPM | dst-block | $\begin{aligned} & \text { When } W=0 \quad A L-(I Y) \\ & \quad D I R=0: I Y \leftarrow I Y+1 ; D I R=1: I Y \leftarrow I Y-1 \\ & \text { When } W=1 \quad A W-(I Y+1, I Y) \\ & D I R=0: I Y \leftarrow I Y+2 ; D I R=1: I Y \leftarrow I Y-2 \end{aligned}$ |  | 0 | 10 | 1 | 1 | 1 | W |  |  |  |  |  |  |  |  | $7+10 n$ | 1 | x | X | X | X | X | x |
| LDM | src-block | $\begin{aligned} & \text { When } W=0 \quad A L \leftarrow(I X) \\ & D I R=0: I X \leftarrow I X+1 ; D I R=1: I X \leftarrow I X-1 \\ & \text { When } W=1 \quad A W \leftarrow(I X+1, I X) \\ & D I R=0: I X \leftarrow I X+2 ; D I R=1: I X \leftarrow I X-2 \end{aligned}$ |  | 0 | 10 | 1 | 1 | 0 | W |  |  |  |  |  |  |  |  | $7+9 n$ | 1 |  |  |  |  |  |  |
| STM | dst-block | $\begin{aligned} & \text { When } W=0 \quad(I Y) \leftarrow A L \\ & \quad D I R=0: I Y \leftarrow I Y+1 ; D I R=1: I Y \leftarrow I Y-1 \\ & \text { When } W=1 \quad(I Y+1, I Y) \leftarrow A W \\ & D I R=0: I Y \leftarrow I Y+2 ; D I R=1: I Y \leftarrow I Y-2 \end{aligned}$ |  |  | $10$ |  | nu | umbe | W | of tr | rans | fers |  |  |  |  |  | $7+4 n$ | 1 |  |  |  |  |  |  |
| Bit Field Transier Instructions |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| INS | reg8, reg8 | 16-Bit field $\leftarrow$ AW | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{array}{cc} 0 & 0 \\ & \text { reg } \end{array}$ | $1$ |  | reg | $1$ | $0$ | $0$ | $1$ | 1 |  | 0 | 0 | 1 | $\begin{array}{\|l\|} \hline 31-117 \\ / 35-133 \end{array}$ | 3 |  |  |  |  |  |  |
|  | reg8, imm4 | 16 -Bit field $\leftarrow$ AW | 1 1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{array}{ll} 0 & 0 \\ 0 & 0 \end{array}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $1$ | $\begin{gathered} 1 \\ \text { reg } \end{gathered}$ | $1$ | $0$ | $0$ | $1$ | $1$ | 1 | 0 | 0 | 1 | $\begin{aligned} & 67-87 \\ & 175-103 \end{aligned}$ | 4 |  |  |  |  |  |  |






| Mnemonic | Operand | Operation |  | ${ }^{\text {pera }}$ | 5 | 4 | 3 |  | 1 | 0 | 76 | 5 | 4 | 3 | 2 | 1 | No. of Clocks | No. of Bytes | AC | ${ }_{\text {cr }}{ }^{\text {F1}}$ | ${ }^{\text {lags }}$ | $s \mathrm{z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Signed Division Instructions (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DIV | mem8 | ```temp \(\leftarrow \mathrm{AW}\) When temp \(\div(\) mem 8\()>0\) and temp \(\div(\) mem 8\()>7 \mathrm{FH}\) or temp \(\div(\mathrm{mem} 8)<0\) and temp \(\div(\) mem8 \() \leq 0-7 F H-1\) \((S P-1, S P-2) \leftarrow P S W,(S P-3, S P-4) \leftarrow P S\) \((S P-5, S P-6) \leftarrow P C, S P \leftarrow S P-6\) \(\mathrm{IE} \leftarrow 0, \mathrm{BRK} \leftarrow 0, \mathrm{PS} \leftarrow(3,2), \mathrm{PC} \leftarrow(1,0)\) All other times AH \(\leftarrow\) temp \(\%\) (mem8), AL \(\leftarrow\) temp \(\div\) (mem8)``` | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | mod | 1 | 1 | 1 | m | nem | 35-40 | 2-4 | u | $u$ | $u$ | $u$ u |
|  | reg 16 | ```temp \(\leftarrow \mathrm{AW}\) When temp \(\div\) reg \(16>0\) and temp \(\div\) reg16 \(>7\) FFFH or temp \(\div\) reg16 \(<0\) and temp \(\div\) reg \(16 \leq 0-7\) FFFH -1 \((S P-1, S P-2) \leftarrow P S W,(S P-3, S P-4) \leftarrow P S\) \((S P-5, S P-6) \leftarrow P C, S P \leftarrow S P-6\) \(\mathrm{IE} \leftarrow 0, \mathrm{BRK} \leftarrow 0, \mathrm{PS} \leftarrow(3,2), \mathrm{PC} \leftarrow(1,0)\) All other times AH \(\leftarrow\) temp \% reg \(16, A L \leftarrow\) temp \(\div\) reg 16``` | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 11 | 1 | 1 | 1 |  | reg | 38-43 | 2 | u | $u$ | $u$ | $u$ u |
|  | mem16 | ```temp \(\leftarrow \mathrm{AW}\) When temp \(\div(\) mem1 6\()>0\) and temp \(\div(\) mem16 \()>7\) FFFH or temp \(\div\) (mem16) \(<0\) and temp \(\div\) (mem16) \(\leq 0-7\) FFFH - 1 \((S P-1, S P-2) \leftarrow P S W,(S P-3, S P-4) \leftarrow P S\) \((S P-5, S P-6) \leftarrow P C, S P \leftarrow S P-6\) \(\mathrm{IE} \leftarrow 0, \mathrm{BRK} \leftarrow 0, \mathrm{PS} \leftarrow(3,2), \mathrm{PC} \leftarrow(1,0)\) All other times \(\mathrm{AH} \leftarrow\) temp \(\%\) (mem16), \(\mathrm{AL} \leftarrow\) temp \(\div(\) mem16 \()\)``` | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | mod | 1 | 1 | 1 |  | nem | $\begin{array}{\|l\|} \hline 44-49 \\ 148-53 \end{array}$ | 2-4 | $u$ | $u$ | $u$ | $u$ u |
| BCD Complement Instructions |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADJBA |  | When (AL AND OFH) $>9$ or $A C=1$, <br> $\mathrm{AL} \leftarrow \mathrm{AL}+6, \mathrm{AH} \leftarrow \mathrm{AH}+1, \mathrm{AC} \leftarrow 1$, <br> $\mathrm{CY} \leftarrow \mathrm{AC}, \mathrm{AL} \leftarrow \mathrm{AL}$ AND OFH | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |  |  | 3 | 1 | X | x | $u$ | $u \mathrm{u}$ |
| ADJ4A |  | $\begin{aligned} & \text { When }(A L A N D O F H)>9 \text { or } A C=1, \\ & A L \leftarrow A L+6, C Y \leftarrow C Y O R A C, A C \leftarrow 1, \\ & W \text { hen } A L>9 F H \text {, or } C Y=1 \\ & A L \leftarrow A L+60 H, C Y \leftarrow 1 \end{aligned}$ | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 |  |  |  |  |  |  | 3 | 1 | X | x | $u$ | $\times \times$ |
| ADJBS |  | $\begin{aligned} & \text { When }(A L A N D O F H)>9 \text { or } A C=1, \\ & A L \leftarrow A L-6, A H \leftarrow A H-1, A C \leftarrow 1 \text {, } \\ & C Y \leftarrow A C, A L \leftarrow A L A N D O F H \end{aligned}$ | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |  |  | 7 | 1 | x | x | $u$ | $u \mathrm{l}$ |
| ADJ4S |  | $\begin{aligned} & \text { When }(A L A N D O F H)>9 \text { or } A C=1, \\ & A L \leftarrow A L-6, C Y \leftarrow C Y O R A C, A C \leftarrow 1 \\ & \text { When } A L>9 F H \text { or } C Y=1 \\ & A L \leftarrow A L-60 H, C Y \leftarrow 1 \end{aligned}$ | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 |  |  |  |  |  |  | 7 | 1 | X | x | $u$ |  |



Comparison Instructions

| Comparison Instructions |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMP | reg, reg | reg - reg | 0 | 0 | 1 | 1 | 1 | 0 | 1 | N | 11 |  | reg |  | reg | 2 | 2 | x | x | $x$ | $x$ | $x$ |  |
|  | mem, reg | (mem) - reg | 0 | 0 | 1 | 1 | 1 | 0 | 0 | W | mod |  | reg |  | mem | 11/15 | 2-4 | x | x | $x$ | $x$ | $x$ | $x$ |
|  | reg, mem | reg - (mem) | 0 | 0 | 1 | 1 | 1 | 0 | 1 | W | mod |  | eg |  | mem | 11/15 | 2-4 | x | $x$ | $x$ | $x$ | $x$ | $x$ |
|  | reg, imm | reg - imm | 1 | 0 | 0 | 0 | 0 | 0 | S | W | 11 | 1 | 1 | 1 | reg | 4 | 3-4 | X | x | $x$ | $x$ | $x$ | $x$ |
|  | mem, imm | (mem) - imm | 1 | 0 | 0 | 0 | 0 | 0 | S | W | mod | 1 | 1 | 1 | mem | 13/17 | 3-6 | X | x | $x$ | $x$ | $x$ | $x$ |
|  | acc, imm | When $W=0, A L$ - imm <br> When $W=1, A W-$ imm | 0 | 0 | 1 | 1 | 1 | 1 | 0 | W |  |  |  |  |  | 4 | 2-3 | x | x | x | x | x |  |


| Complement Instructions |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NOT | reg | reg $\leftarrow \overline{\text { reg }}$ | 1 | 11 | 11 | 0 |  | 1 | 1 | W | 11 | 0 | 1 | 0 |  | 2 | 2 |  |  |  |  |  |  |
|  | mem | $(\mathrm{mem}) \leftarrow(\overline{\mathrm{mem}})$ | 1 | 1 | 1 |  | 0 | 1 | 1 | W | mod | 0 | 1 | 0 | mem | 16/24 | 2-4 |  |  |  |  |  |  |
| NEG | reg | reg $\leftarrow \overline{\mathrm{reg}}+1$ | 1 | 1 | 1 |  | 0 | 1 | 1 | W | 11 | 0 | 1 | 1 | reg | 2 | 2 | X | X | x | $x$ | $x$ | $x$ |
|  | mem | $($ mem $) \leftarrow(\overline{\text { mem }})+1$ | 1 | 1 | 1 |  | 0 | 1 | 1 | W | mod | 0 | 1 | 1 | mem | 16/24 | 2-4 | X | X | X | x | X | $x$ |

Logical Operation Instructions

| TEST | reg, reg | reg AND reg | 1 | 0 | 0 | 0 | 0 | 1 | W |  | 11 |  | reg |  | reg | 2 | 2 | u | 0 | 0 | $x$ | $x$ | $x$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | mem, reg or reg, mem | (mem) AND reg | 1 | 0 | 0 | 0 | 0 | 10 | W |  | mod |  | reg |  | mem | 10/14 | 2-4 | $u$ | 0 | 0 | x | x | $x$ |
|  | reg, imm | reg AND imm | 1 | 1 | 1 | 1 | 0 | 1 | W | , | 11 | 0 | 0 | 0 | reg | 4 | 3-4 | $u$ | 0 | 0 | $x$ | x | $x$ |
|  | mem, imm | (mem) AND imm | 1 | 1 | 1 | 1 | 0 | 1 | W |  | mod | 0 | 0 | 0 | mem | 11/15 | 3-6 | $u$ | 0 | 0 | $x$ | $x$ | $x$ |
|  | acc, imm | When $\mathrm{W}=0$, AL AND imm8 When $W=1$, AW AND imm8 | 1 | 0 | 1 | 0 | 1 | 0 | W |  |  |  |  |  |  | 4 | 2-3 | u | 0 | 0 | $x$ | x | $x$ |
| AND | reg, reg | reg $\leftarrow$ reg AND reg | 0 | 0 | 1 | 0 | 0 | 0 | W |  | 11 |  | reg |  | reg | 2 | 2 | $u$ | 0 | 0 | $x$ | x | $x$ |
|  | mem, reg | (mem) $\leftarrow$ (mem) AND reg | 0 | 0 | 1 | 0 | 0 | 0 | W |  | mod |  | reg |  | mem | 16/24 | 2-4 | $u$ | 0 | 0 | $x$ | $x$ | $x$ |
|  | reg, mem | reg $\leftarrow$ reg AND (mem) | 0 | 0 | 1 | 0 | 0 | 0 | W | W | mod |  | reg |  | mem | 11/15 | 2-4 | $u$ | 0 | 0 | $x$ | $x$ | $x$ |
|  | reg, imm | reg $\leftarrow$ reg AND imm | 1 | 0 | 0 | 0 | 0 | 0 | W |  | 11 | 1 | 0 | 0 | reg | 4 | 3-4 | $u$ | 0 | 0 | $x$ | $x$ | $x$ |
|  | mem, imm | (mem) $\leftarrow$ (mem) AND imm | 1 | 0 | 0 | 0 | 0 | 0 | W |  | mod | 1 | 1 | 0 | mem | 18/26 | 3-6 | $u$ | 0 | 0 | $x$ | $x$ | $x$ |
|  | acc, imm | When $W=0, A L \leftarrow A L$ AND imm8 <br> When $W=1$, AW $\leftarrow$ AW AND imm16 | 0 | 0 | 1 | 0 | 0 | 1.0 |  |  |  |  |  |  |  | 4 | 2-3 | $u$ | 0 | 0 | $x$ | x |  |





|  | Mnemonic | Operand | Operation |  | ${ }^{\text {Pera }}$ | $\begin{gathered} \text { ation } \\ \hline \end{gathered}$ | $4{ }^{\text {cod }}$ | 32 | 2 | 10 | 0 | 76 | 5 | 4 | 3 | 210 | No. of Clocks | No. of Bytes | AC |  | $\bar{V}_{P}$ | s Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Shift Instructions (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | SHR | mem, 1 | $\mathrm{CY} \leftarrow \mathrm{LSB}$ of $($ mem $),($ mem $) \leftarrow($ mem $) \div 2$ <br> When MSB of (mem) $\neq$ bit following MSB <br> of (mem): $V \leftarrow 1$ <br> When MSB of (mem) = bit following MSB <br> of (mem): $V \longleftarrow 0$ | 1 | 1 | 0 | 1 | 00 | 00 | 0 | W | mod | 1 | 0 | 1 | mem | 16/24 | 2-4 | u | x | $\mathrm{x} \times$ | x |
|  |  | reg, CL | temp $\leftarrow \mathrm{CL}$, while temp $\neq 0$, <br> repeat this operation: $\mathrm{CY} \leftarrow \mathrm{LSB}$ of reg, <br> reg $\leftarrow$ reg $\div 2$, temp $\leftarrow$ temp -1 | 1 | 1 | 0 | 1 | 00 | 00 | 0 | W | 11 | 1 | 0 | 1 | reg | $7+n$ | 2 | u | x | $u x$ | x x |
|  |  | mem, CL | temp $\longleftarrow C L$, while temp $\neq 0$, <br> repeat this operation: $\mathrm{CY} \leftarrow \mathrm{LSB}$ of (mem), <br> (mem) $\leftarrow$ (mem) $\div 2$, temp $\leftarrow$ temp -1 | 1 | 1 | 0 | 1 | 00 | 0 | 1 | W |  | 1 | 0 | 1 | mem | $\begin{aligned} & 19 / 27 \\ & +n \end{aligned}$ | 2-4 | $u$ | x | $u \mathrm{x}$ | x x |
|  |  | reg, imm8 | temp $\leftarrow$ imm8, while temp $\neq 0$, <br> repeat this operation: $\mathrm{CY} \leftarrow$ LSB of reg, <br> reg $\leftarrow$ reg $\div 2$, temp $\leftarrow$ temp - 1 | 1 | 1 | 0 | 0 | 00 | 0 | 0 | W | 11 | 1 | 0 | 1 | reg | $7+n$ | 3 | $u$ | x | $u x$ | $\times \mathrm{x}$ |
|  |  | mem, imm8 | temp $\leftarrow$ imm8, while temp $\neq 0$, <br> repeat this operation: CY $\leftarrow$ LSB of (mem), <br> (mem) $\leftarrow$ (mem) $\div 2$, temp $\leftarrow$ temp -1 | 1 | 1 | 0 | 0 | n | 0 $n: n$ 0 | umb | ber | mod | nifts | 0 | 1 | mem | $\begin{aligned} & 19 / 27 \\ & +\mathrm{n} \end{aligned}$ | 3-5 | $u$ | x | $u \mathrm{x}$ | x x |
| $\begin{aligned} & 1 \\ & \underset{\omega}{\omega} \\ & 1 \end{aligned}$ | SHRA | reg, 1 | $\mathrm{CY} \leftarrow \mathrm{LSB} \text { of reg, reg } \leftarrow \mathrm{reg} \div 2 \text {, } \mathrm{V} \leftarrow 0$ <br> MSB of operand does not change | 1 | 1 | 0 | 1 | 0 | 0 | 0 | W | 11 | 1 | 1 | 1 | reg | 2 | 2 | u | x | 0 | $\times \mathrm{x}$ |
|  |  | mem, 1 | $\begin{aligned} & C Y \leftarrow \text { LSB of }(\text { mem }),(\text { mem }) \leftarrow(\text { mem }) \div 2, \\ & V \leftarrow 0 \text {, MSB of operand does not change } \end{aligned}$ | 1 | 1 | 0 | 1 | 0 | 0 | 0 | W | mod | 1 | 1 | 1 | mem | 16/24 | 2-4 | u | x | 0 x | x x |
|  |  | reg, CL | $\begin{aligned} & \text { temp } \leftarrow \text { CL, while temp } \neq 0, \\ & \text { repeat this operation: }: C Y \leftarrow \text { LSB of reg, } \\ & \text { reg } \leftarrow \text { reg } \div 2, \text { temp } \leftarrow \text { temp }-1 \\ & \text { MSB of operand does not change } \\ & \hline \end{aligned}$ | 1 | 1 | 0 | 1 | 0 | 0 | 1 | W | 11 | 1 | 1 | 1 | reg | $7+n$ | 2 | u | x | $u \mathrm{x}$ | x x |
|  |  | mem, CL | $\begin{aligned} & \text { temp } \leftarrow \text { CL, while temp } \neq 0 \text {, } \\ & \text { repeat this operation }: C Y \leftarrow \text { LSB of (mem), } \\ & \text { (mem) } \leftarrow \text { (mem) } \div 2, \text { temp } \leftarrow \text { temp }-1 \text {, } \\ & \text { MSB of operand does not change } \end{aligned}$ | 1 | 1 | 0 | 1 | 0 | 0 | 1 | W |  | 1 | 1 | 1 | mem | $\begin{aligned} & 19 / 27 \\ & +\quad n \end{aligned}$ | 2-4 | $u$ | x | $u \mathrm{x}$ | x x |
|  |  | reg, imm8 | $\begin{aligned} & \text { temp } \leftarrow \text { imm8, while temp } \neq 0 \text {, } \\ & \text { repeat this operation:CY } \leftarrow \text { LSB of reg, } \\ & \text { reg reg } \div 2 \text {, temp } \leftarrow \text { temp }-1 \\ & \text { MSB of operand does not change } \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | W | 11 | 1 | 1 | 1 | reg | $7+n$ | 3 | $u$ | x | $u^{\text {x }}$ | $\times \mathrm{x}$ |
|  |  | mem, imm8 | $\begin{aligned} & \text { temp } \leftarrow \text { imm8, while temp } \neq 0 \text {, } \\ & \text { repeat this operation: } \text { CY } \leftarrow \text { LSB of (mem), } \\ & \text { (mem) } \leftarrow \text { (mem) } \div 2 \text {, temp } \leftarrow \text { temp }-1 \\ & \text { MSB of operand does not change } \\ & \hline \end{aligned}$ | 1 | 1 | 0 | 0 | 0 |  | O | Wer | $\bmod$ <br> of sh | nifts | $1$ | 1 | mem | $\begin{aligned} & 19 / 27 \\ & +\quad n \end{aligned}$ | 3-5 | $u$ | x | $u x$ | $x \times$ |





| Memonic | Operand | Operation | Operation Code |  |  |  |  |  |  |  |  |  |  |  |  | No. of Clocks | No. of Bytes | Flags |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | 1 | 0 | 76 | 5 | 4 | 3 | 210 |  |  |  | cr | V | s | 2 |
| Subroutine Control Instructions (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RET |  | $\mathrm{PC} \leftarrow(\mathrm{SP}+1, \mathrm{SP}), \mathrm{SP} \leftarrow \mathrm{SP}+2$ |  | 1 | 0 | 0 | 0 | 0 | 1 | 1 |  |  |  |  |  | 15/19 | 1 |  |  |  |  |  |
|  | pop-value | $\begin{aligned} & P C \leftarrow(S P+1, S P) \\ & S P \leftarrow S P+2, S P \leftarrow S P+\text { pop-value } \end{aligned}$ |  | 1 | 0 | 0 | 0 | 0 | 1 | 0 |  |  |  |  |  | 20/24 | 3 |  |  |  |  |  |
|  |  | $\begin{aligned} & \mathrm{PC} \leftarrow(\mathrm{SP}+1, \mathrm{SP}), \mathrm{PS} \leftarrow(\mathrm{SP}+3, \mathrm{SP}+2) \\ & \mathrm{SP} \leftarrow \mathrm{SP}+4 \end{aligned}$ | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |  |  |  |  |  | 21/29 | 1 |  |  |  |  |  |
|  | pop-value | $\begin{aligned} & P C \leftarrow(S P+1, S P), P S \leftarrow(S P+3, S P+2) \\ & S P \leftarrow S P+4, S P \leftarrow S P+\text { pop-value } \end{aligned}$ |  | 1 | 0 | 0 | 1 | 0 | 1 | 0 |  |  |  |  |  | 24/32 | 3 |  |  |  |  |  |
| Stack Manipulation Instructions |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| PUSH | mem16 | (SP - 1, SP - 2) $\leftarrow($ mem 16$), \mathrm{SP} \leftarrow \mathrm{SP}-2$ |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $\bmod$ | 1 | 1 | 0 | mem | 18/26 | 2-4 |  |  |  |  |  |
|  | reg16 | $(\mathrm{SP}-1, \mathrm{SP}-2) \leftarrow \mathrm{reg} 16, \mathrm{SP} \leftarrow \mathrm{SP}-2$ |  | 1 | 0 | 1 | 0 | , | reg |  |  |  |  |  |  | 8/12 | 1 |  |  |  |  |  |
|  | sreg | (SP-1, SP-2) ヶ sreg, SP $\leftarrow S P-2$ |  | 0 | 0 | sre | eg | 1 | 1 | 0 |  |  |  |  |  | 8/12 | 1 |  |  |  |  |  |
|  | PSW | $(\mathrm{SP}-1, \mathrm{SP}-2) \leftarrow \mathrm{PSW}, \mathrm{SP} \leftarrow \mathrm{SP}-2$ |  | 0 | 0 | 1 | 1 | 1 | 0 | 0 |  |  |  |  |  | 8/12 | 1 |  |  |  |  |  |
|  | R | Push registers on the stack | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  | 35/67 | 1 |  |  |  |  |  |
|  | imm | $(S P-1, S P-2)-i m m, S P \leftarrow S P-2,$ <br> When $S=1$, sign extension |  | 1 | 1 | 0 | 1 | 0 | S | 0 |  |  |  |  |  | $\begin{array}{\|l\|l\|} \hline 7 / 11 \\ \text { or } 8 / 12 \end{array}$ | 2-3 |  |  |  |  |  |
| POP | mem16 | $($ mem 16$) \leftarrow(S P+1, S P), S P \leftarrow S P+2$ | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | mod | 0 | 0 | 0 | mem | 17/25 | 2-4 |  |  |  |  |  |
|  | reg16 | reg16 $\leftarrow(\mathrm{SP}+1, \mathrm{SP}), \mathrm{SP} \leftarrow \mathrm{SP}+2$ | 0 | 1 | 0 | 1 | 1 | r | reg |  |  |  |  |  |  | 8/12 | 1 |  |  |  |  |  |
|  | sreg | $\begin{aligned} & \text { sreg } \leftarrow(S P+1, S P) \text { sreg }: S S, D S 0, D S 1 \\ & S P \leftarrow S P+2 \end{aligned}$ |  | 0 | 0 | sre | eg | 1 | 1 | 1 |  |  |  |  |  | 8/12 | 1 |  |  |  |  |  |
|  | PSW | $\mathrm{PSW} \leftarrow(\mathrm{SP}+1, \mathrm{SP}), \mathrm{SP} \leftarrow \mathrm{SP}+2$ |  | 0 | 0 | 1 | 1 | 1 | 0 | 1 |  |  |  |  |  | 8/12 | 1 | R | R | R R | R | R |
|  | R | Pop registers from the stack | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |  |  |  |  |  | 43/75 | 1 |  |  |  |  |  |
| PREPARE | imm16, imm8 | Prepare new stack frame | $\left.\begin{array}{rlllll} 1 & 1 & 0 & 0 & 1 & 0 \end{array}\right)$ |  |  |  |  |  |  |  |  |  |  |  |  | * | 4 |  |  |  |  |  |
| DISPOSE |  | Dispose of stack frame | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |  |  |  |  |  | 6/10 | 1 |  |  |  |  |  |
| Branch Instruction |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BR | near-label | $\mathrm{PC} \longleftarrow \mathrm{PC}+$ disp | $\begin{array}{lllllll}1 & 1 & 1 & 0 & 1 & 0 \\ 1 & 1 & 1 & 0 & 1 & 0\end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  | 12 | 3 |  |  |  |  |  |
|  | short-label | $\mathrm{PC} \leftarrow \mathrm{PC}+$ ext-disp8 |  |  |  |  |  |  |  |  |  |  |  |  |  | 12 | 2 |  |  |  |  |  |
|  | regptr 16 | $\mathrm{PC} \leftarrow$ regptr 16 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 11 | 1 | 0 | 0 | reg | 11 | 2 |  |  |  |  |  |
|  | memptr 16 | PC $\leftarrow$ (memptr16) | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | mod | 1 | 0 | 0 | mem | 20/24 | 2-4 |  |  |  |  |  |
|  | far-label | PS $\leftarrow$ seg, PC $\leftarrow$ offset | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 |  |  |  |  |  | 15 | 5 |  |  |  |  |  |
|  | memptr32 | PS $\leftarrow$ (memptr32 + 2), PC $\leftarrow$ (memptr32) | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | mod | 1 | 0 | 1 | mem | 27/35 | 2-4 |  |  |  |  |  |




## Package Outline

Unit: mm


## Peripherals

Peripherals

| Type | Function | Page |
| :--- | :--- | :---: |
| CX071011 | Clock pulse generator/driver | 123 |
| CX071082 | 8-bit latch (non invert) | 132 |
| CX071083 | 8-bit latch (invert) | 132 |
| CX071086 | 8-bit bus driver/receiver (non invert) | 137 |
| Cx071087 | 8-bit bus driver/receiver (invert) | 137 |
| CX071088 | System bus controller | 142 |
| CX071051 | Serial Interface unit | 150 |
| CX071054 | Programmable timer counter | 182 |
| CX071055 | Parallel interface unit | 207 |
| CX071059 | Interrupt control unit | 230 |
| CX071071 | DMA controller | 264 |

## SONY

## Clock Pulse Generator/Driver

## Description

The CX071011 is a clock pulse generator/driver for microprocessors and their peripherals with high speed CMOS technology.

## Features

- Clock pulse generator/driver for CX070108/70116 CPUs and their peripherals
- Frequency source can be a crystal or an external clock
- Internal frequency source power-down mode available when external clock is used ( $F / \bar{X}={ }^{\prime} H^{\prime}$ )
- Reset signal with Schmitt-trigger circuit for CPU or peripherals
- Bus ready signal with two-bus system synchronization
- Clock synchronization with other CXQ71011s
- CMOS technology
- +5 V single power supply
- 18-pin plastic DIP ( 300 mil )
- NEC $\mu$ PD71011 compatible


## Block Diagram



## Pin Configuration (Top View)



## Pin Identification

| No. | Symbol | Direction | Function |
| :---: | :---: | :---: | :--- |
| 1 | CKSYN | In | Clock synchronization input |
| 2 | PRCLK | Out | Peripheral clock output |
| 3 | $\overline{R E N}_{1}$ | In | Bus ready enable input 1 |
| 4 | RDY1 | In | Bus ready input 1 |
| 5 | READY | Out | Ready output |
| 6 | RDY 2 | In | Bus ready input 2 |
| 7 | $\overline{R E N}_{2}$ | In | Bus ready enable input 2 |
| 8 | CLK | Out | Processor clock output |
| 9 | Vss |  | Ground |
| 10 | RESET | Out | Reset output |
| 11 | $\overline{\text { RESIN }}$ | In | Reset input |
| 12 | OSC | Out | Oscillator output |
| 13 | F/ $\bar{X}$ | In | External frequency source/crystal select |
| 14 | EXFS | In | External frequency source input |
| 15 | $\overline{\text { RDYSYN }}$ | In | Ready synchronization select |
| 16 | X2 | In | Crystal input |
| 17 | X1 | In | Crystal input |
| 18 | VDD |  | Power supply |

## Pin Functions

## X1, X2 [Crystal Inputs]

A crystal is connected to these inputs to generate clocks for a CPU and its peripherals. The crystal frequency should be two times the frequency of CL.K.

## EXFS [External Frequency Source Input]

EXFS is external frequency input in the external frequency source mode ( $F / \bar{X}={ }^{\prime} H^{\prime}$ ). A square TTL-level clock signal of two times the frequency of CLK output should be used for the source.

## F/X [Frequency/Crystal Select]

$F / \bar{X}$ selects either the external frequency source or the crystal as the source of the CLK output. When $F / \bar{X}$ is low, CLK is generated from the crystal connected to $X 1$ and $X 2$. When $F / \bar{X}$ is high, CLK is generated from an external TTL-level frequency input on the EXFS pin and at the same time, the internal oscillation circuit will go into the power-down mode.

## CLK [Processor Clock]

CLK supplies a $50 \%$ duty cycle clock to drive the CPU and its peripherals on the local bus. CLK has a half frequency of crystal or EXFS input. The CLK output is +0.4 V higher than the other outputs.

## PRCLK [Peripheral Clock]

PRCLK supplies a $50 \%$ duty cycle clock at one-half the frequency of CLK to drive peripheral devices.

## OSC [Oscillator]

OSC outputs a TTL-level signal at the same frequency as the crystal input.

## CKSYN [Clock Synchronization]

CKSYN synchronizes one CX071011 to other CX071011s. A high level at CKSYN resets the internal counter, and a low level enables it to count. CKSYN needs to be externally synchronized to EXFS. When using the crystal oscillator, CKSYN needs to be stopped to ground.

## RESIN [Reset Input]

This Schmitt trigger input generates the RESET output. An RC connection can be used to provide power-on-reset.

## RESET [Reset]

This output is a reset signal for the CPU.

## RDY1, RDY2 [Bus Ready]

A peripheral device sends RDY1 or RDY2 to signal that the data on the system bus has been received or is ready to be sent. $\overline{\operatorname{REN}}_{1}$ and $\overline{\operatorname{REN}}_{2}$ control the RDY1 and RDY 2 signals.

## $\overline{R E N}_{1}, \overline{R E N}_{2}$ [Bus Ready Enable]

$\overline{\operatorname{REN}}_{1}$ and $\overline{\operatorname{REN}}_{2}$ qualify their respective RDY inputs.

## RDYSYN [Ready Synchronization Select]

RDYSYN selects the mode of READY signal synchronization. A low-level signal makes the synchronization a two-step process. This is used when RDY1 and RDY2 inputs are not synchronized to CLK. A high-level signal makes synchronization a one-step process. This is used when RDY1 and RDY2 are synchronized to CLK. See Block Diagram.

## READY [Ready]

The READY signal to the processor is synchronized by the RDY inputs to the processor CLK. READY is cleared after the guaranteed hold time of the processor.

$$
\text { Absolute Maximum Ratings } \quad\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Vss}=0 \mathrm{~V}\right)
$$

| Parameter | Symbol | Rating Value | Unit |
| :--- | :---: | :---: | :---: |
| Power supply voltage | $V_{D D}$ | -0.5 to +7.0 | V |
| Input voltage | $\mathrm{V}_{1}$ | -1.0 to VDD +1.0 | V |
| Output voltage | $\mathrm{Vo}_{0}$ | -0.5 to VDD +0.5 | V |
| Power dissipation | PDMAX | 500 | mW |
| Operating temperature | Topr | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Comment: Exposing the device to stresses above those listed in the absolute maximum ratings could cause permanent damage. Exposure to absolute maximum ratings for extended periods may affect device reliability.


| Parameter | Symbol | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage high | VIH | 2.2 |  | V |  |
| Input voltage high | VIH | 2.6 |  | V | $\overline{\text { RESIN }}$ only |
| Input voltage low | VIL |  | 0.8 | V |  |
| Output voltage high | Vor | VDD-0.8 |  | V | $\mathrm{IOH}^{\prime}=-4 \mathrm{~mA}$ |
| Output voltage high | VOH | VDD-0.4 |  | V | CLK, Іон $=-4 \mathrm{~mA}$ |
| Output voltage low | Vol |  | 0.45 | V | $\mathrm{loL}=4 \mathrm{~mA}$ |
| Input current leakage | IIL | $-1.0$ | 1.0 | $\mu \mathrm{A}$ |  |
| RDYSYN input current | 11 | -400 | 1.0 | $\mu \mathrm{A}$ |  |
| $\overline{\text { RESIN }}$ input hysteresis | VH | 0.25 |  | V |  |
| Power supply current (dynamic) | IoDdyn |  | 30 | mA | $\mathrm{fiN}=20 \mathrm{MHz}$ |
| Power supply current (static) | IdD |  | 200 | $\mu \mathrm{A}$ |  |

Capacitance
$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VDD}^{2}=+5 \mathrm{~V}\right)$

| Parameter | Symbol | Min. | Max. | Unit | Test Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input capacitance | Cin |  | 12 | pF | $\mathrm{fc}=1 \mathrm{MHz}$ |

## AC Characteristics

$$
\binom{\mathrm{fosc}=10 \mathrm{MHz}: \mathrm{Ta}=-40 \text { to }+85^{\circ} \mathrm{C}, \mathrm{VDD}=5 \mathrm{~V} \pm 10 \%}{\mathrm{fosc}=16 \mathrm{MHz}: \mathrm{Ta}=-10 \text { to }+70^{\circ} \mathrm{C}, \mathrm{VDD}=5 \mathrm{~V} \pm 5 \%}
$$

| Parameter | Symbol | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| EXFS cycle time | tCYFS | 50 |  | ns |  |
| EXFS high | tfs ${ }^{\text {d }}$ | 20 |  | ns | 90\%-90\% VIN |
| EXFS low | tFSL | 20 |  | ns | 10\%-10\% VIN |
| OSC frequency | fosc | 8 | 20 | MHz |  |
| CKSYN width | tpwCT | 2tcyfs |  | ns |  |
| CKSYN hold for EXFS (active) | thfsct | 20 |  | ns |  |
| CKSYN setup (inactive) | tsctas | 20 |  | ns |  |
| CLK cycle time | tcyck | 125 |  | ns |  |
| CLK high |  | 50 |  | ns | Test point 3.0V, fosc $=16 \mathrm{MHz}$ |
| K high | tek | 80 |  | ns | Test point 3.0V, fosc $=10 \mathrm{MHz}$ |


| Parameter | Symbol | Min. | Max. | Unit | Test Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |$|$| Test point 1.5 V, |
| :--- |
| CLK low |

## Timing Waveforms

## Clock Output



## RESET Output



## READY Output (RDYSYN High)



READY Output (RDYSYN Low)


Test Circuit for CLK High or Low Time


## Test Circuits

Test Circuit for CLK High or Low Time (in Crystal Oscillation Mode)


Test Circuit for CLK High or Low Time (in EXFS Oscillation Mode)


Test Circuit for CLK to READY (in Crystal Oscillation Mode)


Test Circuit for CLK to READY (in EXFS Oscillation Mode)


## Loading Circuits



Package Outline
Unit: mm


## SONY <br> CXC71082/CXC71083

## 8-Bit Latch

## Description

CXQ71082 and CXQ71083 are CMOS 8-bit transparent latches with three-state output buffers. They are used as bus buffers or bus multiplexers in microprocessor systems. Their high-drive capability makes them suitable for data latch, buffer or I/O port applications.

## Features

- Transparent operation
- 8-bit parallel data register
- Three-state output buffer
- High drive capability output buffer (lot $=12 \mathrm{~mA})$
- 8086, 8088, CX070108 and CX070116 CPU bus compatible
- CXQ71082: non-inverted output

CXQ71083: inverted output

- CMOS technology
- +5 V single power supply
- 20-pin plastic DIP ( 300 mil )
- NEC $\mu$ PD71082, $\mu$ PD71083 compatible


## Block Diagram

CX071082


## Pin Configulation (Top View)

| D10 1 | $\begin{aligned} & \text { CXQ } 71082 \\ & \text { CXQ } 71083 \end{aligned}$ | 20 VDD |
| :---: | :---: | :---: |
| Di1 2 |  | 19 000/ $\overline{000}$ |
| D12 3 |  | $18001 /$ |
| D13 4 |  | $17 \mathrm{DO} 2 / \overline{\mathrm{DO} 2}$ |
| 0145 |  | 16 D03/ $\overline{003}$ |
| 0156 |  | $15 \mathrm{DO4/} \mathrm{\overline{04}}$ |
| 016 |  | $14] \mathrm{DO} / \overline{\text { DO5 }}$ |
| Dit 8 |  | $13 \mathrm{DO6} / \overline{\text { DO6 }}$ |
| $\overline{O E} 9$ |  | 12] $007 / \overline{007}$ |
| vss 10 |  | 11 stb |

## Pin Identification

| No. | Symbol | Direction | Function |
| :---: | :---: | :---: | :---: |
| 1 | Dlo | In | Data input, bit 0 |
| 2 | DI 1 | In | Data input, bit 1 |
| 3 | $\mathrm{Dl}_{2}$ | In | Data input, bit 2 |
| 4 | $\mathrm{Dl}_{3}$ | In | Data input, bit 3 |
| 5 | $\mathrm{Dl}_{4}$ | In | Data input, bit 4 |
| 6 | DI5 | In | Data input, bit 5 |
| 7 | D16 | In | Data input, bit 6 |
| 8 | DI7 | In | Data input, bit 7 |
| 9 | $\overline{\mathrm{OE}}$ | In | Output enable input |
| 10 | Vss |  | Ground |
| 11 | STB | In | Strobe input |
| 12 | $\mathrm{DO}_{7} / \overline{\mathrm{DO}_{7}}$ | Out | Data output, bit 7 |
| 13 | $\mathrm{DO}_{6} / \overline{\mathrm{DO}_{6}}$ | Out | Data output, bit 6 |
| 14 | $\mathrm{DO}_{5} / \overline{\mathrm{DO} 5}$ | Out | Data output, bit 5 |
| 15 | $\mathrm{DO}_{4} / \overline{\mathrm{DO}_{4}}$ | Out | Data output, bit 4 |
| 16 | $\mathrm{DO}_{3} / \overline{\mathrm{DO}_{3}}$ | Out | Data output, bit 3 |
| 17 | $\mathrm{DO}_{2} / \overline{\mathrm{DO}_{2}}$ | Out | Data output, bit 2 |
| 18 | DO1/ $\overline{\mathrm{DO}_{1}}$ | Out | Data output, bit 1 |
| 19 | DOo/ $\overline{\mathrm{DO}}$ | Out | Data output, bit 0 |
| 20 | VDD |  | Power supply |

## Pin Functions

## DI7-Dlo [Data Input]

DI7-Dlo are data input lines to the 8 -bit data latch. Data on DI lines are latched with the trailing edge of STB (high to low). The data passes through the latch while STB is high.

DO7-DO $/ \overline{\mathrm{DO}_{7}}-\overline{\mathrm{DO}_{0}}$ [Data Output]
$\mathrm{DO}_{7}-\mathrm{DO}_{0} / \overline{\mathrm{DO}_{7}}-\overline{\mathrm{DO}}$ are data output lines from the 8-bit data latch. When $\overline{\mathrm{OE}}$ is high, these lines float to the high-impedance state. When $\overline{\mathrm{OE}}$ is low, data from the latch is output, either non-inverted (CXQ71082) or inverted (CXQ71083).

## STB [Strobe]

STB is the strobe signal for the 8-bit latch. When STB is high, data on the DI lines passes through the 8 -bit latch. Data is latched on the trailing edge of STB (high io low). When STB is low, latched data is stable.

## $\overline{O E}$ [Output Enable]

$\overline{O E}$ is the output enable signal for the $D O$ lines. When $\overline{O E}$ is high, $D O$ lines are high impedance. When $\overline{O E}$ is low, data from the 8 -bit latch is output to $\mathrm{DO}_{7}-\mathrm{DO}$.

| STB | $\overline{\mathrm{OE}}$ | DO7-DOo |  |
| :---: | :---: | :--- | :--- |
| Low | Low | Latched data from 8-bit data latch | DI line data has been latched with trailing <br> edge of STB (high $\rightarrow$ low) |
|  | High | High impedance |  |
| High | Low | Data on DI7-Dlo |  |
|  | High | High impedance |  |

## Absolute Maximum Ratings $\quad\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Vss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Rating Value | Unit |
| :--- | :---: | :--- | :---: |
| Power supply voltage | $V_{D D}$ | -0.5 to +7.0 | V |
| Input voltage | VI | -1.0 to VDD+1.0 | V |
| Output voltage | Vo | -0.5 to VDD+0.5 | V |
| Power dissipation | PDMAX | 500 | mW |
| Operating temperature | Topr | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Comment: Exposing the device to stresses above those listed in the absolute maximum ratings could cause permanent damage. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## DC Characteristics

$$
\left(\mathrm{Ta}=-40 \text { to }+85^{\circ} \mathrm{C}, \mathrm{~V}_{D D}=5 \mathrm{~V} \pm 10 \%\right)
$$

| Parameter | Symbol | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage high | $\mathrm{V}_{\text {IH }}$ | 2.2 |  | V |  |
| Input voltage low | VIL |  | 0.8 | V |  |
| Output voltage high | VOH | VDD-0.8 |  | V | $\mathrm{IOH}^{\prime}=-4 \mathrm{~mA}$ |
| Output voltage low | Vol |  | 0.45 | V | $\mathrm{lOL}^{\prime}=12 \mathrm{~mA}$ |
| Input current | 11 | $-1.0$ | 1.0 | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\text {SS }}$ |
| Leakage current at high impedance | loff | $-10$ | 10 | $\mu \mathrm{A}$ | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{DD}}$ |
| Power supply current (static) | IdD |  | 80 | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=\mathrm{V}_{\text {do }}, \mathrm{V}_{\text {ss }}$ |
| Power supply current (dynamic) | IoDdyn |  | 20 | mA | $\begin{aligned} & \mathrm{fiN}=1 \mathrm{MHz} \\ & \mathrm{C}=200 \mathrm{pF} \end{aligned}$ |

Capacitance

| Parameter | Symbol | Min. | Max. | Unit | Test Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input capacitance | $\mathrm{C}_{\mathrm{IN}}$ |  | 12 | pF | $\mathrm{fc}=1 \mathrm{MHz}$ |

AC Characteristics ( $\mathrm{Ta}=-40$ to $\left.+85^{\circ} \mathrm{C}, \mathrm{VDD}_{\mathrm{D}}=5 \mathrm{~V} \pm 10 \%\right)$

| Parameter | Symbol | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input to output delay | toio | 5 | 40 | ns | Load circuit [a] |
| STB to cutput delay | tostbo | 10 | 60 | ns | Load circuit [a] |
| Data float time from $\overline{\mathrm{OE}}$ high | tfeto | 5 | 30 | ns | Load circuit [b] |
| Data output delay from $\overline{\mathrm{OE}}$ low | tocto | 10 | 40 | ns | Load circuit [b] |
| Input to STB setup time | tsistb | 0 |  | ns | Load circuit [a] |
| Input to STB hold time | thstbi | 25 |  | ns | Load circuit [a] |
| STB high time | tstb | 20 |  | ns | Load circuit [a] |
| Signal rise time | tLH |  | 20 | ns | 0.8 V to 2.0 V |
| Signal fall time | thL |  | 12 | ns | 2.0 V to 0.8 V |

## Timing Diagram



## AC Testing Waveform



## Loading Circuits for AC Testing



Loading Conditions: $\mathrm{IOL}_{\mathrm{O}}=12 \mathrm{~mA}, \mathrm{IOH}_{\mathrm{O}}=-4 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$

## Functional Description

The CXQ71082 and CXQ71083 are 8-bit data latches strobed by the STB signal with high-drive capability output buffers controlled by the $\overline{O E}$ signal. Data on the DI lines latched by the trailing edge of STB (high to low). When STB is high, data passes through the latch. When $\overline{O E}$ is high, DO lines are high impedance. When $\overline{\mathrm{OE}}$ is low, the contents of the latches are output on $\mathrm{DO}_{7}-\mathrm{DO}$. The DO lines are isolated from $\overline{\mathrm{OE}}$ switching noise.

Package Outline


## SONY

## 8-Bit Bus Driver/Receiver

## Description

The CX071086 and CX071087 are CMOS 8-bit, bidirectional bus driver/receivers with three-state output buffers.

## Features

- Bidirectional 8-bit parallel bus buffer
- Three-state output
- High drive capability system bus output (lol=12 mA)
- 8086, 8088, CX070108 and CX070116 CPU bus compatible
- CX071086: non-inverted system bus output CX071087: inverted system bus output
- CMOS technology
- +5 V single power supply
- 20-pin plastic DIP (300 mil)
- NEC $\mu$ PD71086, $\mu$ PD71087 compatible


## Block Diagram



Pin Configuration (Top View)

| LBo 1 |  | 20 VDo |
| :---: | :---: | :---: |
| LB 4 |  | $19 \mathrm{SBO} / \overline{\text { SBO }}$ |
| LB $2 \longdiv { 3 }$ |  | 18. SB1/ $\overline{\text { SB1 }}$ |
| LB 34 |  | $17 \mathrm{SB2} / \overline{\mathrm{SB2}}$ |
| LB4 5 | CXQ71086 | 16. $\mathrm{SB} 3 / \overline{\mathrm{SB3}}$ |
| LB5 6 | CXQ71087 | 15 SB4/ $\overline{\text { SB4 }}$ |
| LB6 7 |  | $14 \mathrm{SB} / \overline{\text { SB5 }}$ |
| LB 78 |  | $13 \mathrm{SB6} / \overline{\mathrm{SB6}}$ |
| $\overline{O E} 9$ |  | 12 $\mathrm{SB7} / \overline{\mathrm{SB7}}$ |
| Vss 10 |  | $11] \mathrm{BUF} \overline{\mathrm{R}} / \mathrm{W}$ |

Pin Identification

| No. | Symbol | Direction | Function |
| :---: | :---: | :---: | :---: |
| 1 | LBo | 1/0 | CPU local data bus, bit 0 |
| 2 | LB1 | 1/0 | CPU local data bus, bit 1 |
| 3 | LB2 | 1/0 | CPU local data bus, bit 2 |
| 4 | LB3 | 1/0 | CPU local data bus, bit 3 |
| 5 | LB4 | 1/0 | CPU local data bus, bit 4 |
| 6 | LB5 | 1/0 | CPU local data bus, bit 5 |
| 7 | LB6 | 1/0 | CPU local data bus, bit 6 |
| 8 | LB7 | 1/0 | CPU local data bus, bit 7 |
| 9 | $\overline{\mathrm{OE}}$ | In | Output enable input |
| 10 | Vss |  | Ground |
| 11 | BUFR/W | In | Buffer read/write input |
| 12 | $\mathrm{SB}_{7} / \overline{S B}_{7}$ | 1/0 | System data bus, bit 7 |
| 13 | $\mathrm{SB}_{6} / \overline{\mathrm{SB}}_{6}$ | 1/0 | System data bus, bit 6 |
| 14 | SB5/ $\overline{S B}_{5}$ | 1/0 | System data bus, bit 5 |
| 15 | $\mathrm{SB}_{4} / \overline{\mathrm{SB}} 4$ | 1/0 | System data bus, bit 4 |
| 16 | $\mathrm{SB}_{3} / \overline{\mathrm{SB}} 3$ | 1/0 | System data bus, bit 3 |
| 17 | $\mathrm{SB} 2 / \overline{\mathrm{SB}} 2$ | 1/0 | System data bus, bit 2 |
| 18 | $\mathrm{SB}_{1} / \overline{\mathrm{SB}}_{1}$ | 1/0 | System data bus, bit 1 |
| 19 | $\mathrm{SB} 0 / \overline{\mathrm{SB}} 0$ | 1/0 | System data bus, bit 0 |
| 20 | VDD |  | Power supply |

## Pin Functions

## LB7-LBo [Local Data Bus]

LB7-LBo are connected to the CPU local data bus. They input and output data between the CPU and memory, I/O or other peripherals. Data read/write mode is controlled by the BUF $\overline{\mathrm{R}} / \mathrm{W}$ signal input.

## $\mathrm{SB}_{7}-\mathbf{S B} 0 / \overline{\mathbf{S B}} 7-\overline{\mathrm{SB}} 0$ [System Data Bus]

$\mathrm{SB}_{7}-\mathrm{SB} 0 / \overline{\mathrm{SB}} 7-\overline{\mathrm{SB}} 0$ are connected to the system bus, along with the memory, $\mathrm{I} / \mathrm{O}$ or other peripherals. CX071086 outputs non-inverted signals, SB7-SB0. CX071087 outputs inverted signals, $\overline{\mathrm{SB}} 7-\overline{\mathrm{SB}} 0$.

## $\overline{O E}$ [Output Enable]

$\overline{O E}$ controls the output buffers. When $\overline{O E}$ is high, all output buffers float to the high-impedance state. When $\overline{O E}$ is low, data is output from the buffers specified by the $B U F \bar{R} / W$ signal.

## BUF $\bar{R} / \mathbf{W}$ [Buffer Read/Write]

The data read/write mode is controlled by the BUF $\bar{R} / W$ signal input. When $B U F \bar{R} / W$ is high, LB lines are in input mode and SB lines are in output mode. When BUF $\bar{R} / W$ is low, SB lines are in input mode, and LB lines are output. See below.

| $\overline{\mathbf{O E}}$ | BUF $\overline{\mathbf{R}} / \mathbf{W}$ | LB Pins | $\mathbf{S B} / \overline{\mathbf{S B}}$ Pins | Mode |
| :---: | :---: | :---: | :---: | :---: |
| Low | Low | Output | Input | System bus mode |
|  | High | Input | Output | Local bus mode |
| High | Low | - | - | High impedance |
|  | High | - | - | High impedance |

Note: When $\overline{\mathrm{OE}}$ is high, all local and system bus pins float to high-impedance state.

## Absolute Maximum Ratings $\quad\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Vss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Rating Value | Unit |
| :---: | :---: | :---: | :---: |
| Power supply voltage | Vdo | -0.5 to +7.0 | V |
| Input voltage | VI | -1.0 to VDD+1.0 | V |
| Output voltage | Vo | -0.5 to VDD +0.5 | V |
| Power dissipation | Pdmax | 500 | mW |
| Operating temperature | Topr | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Comment: Exposing the device to stresses above those listed in the absolute maximum ratings could cause permanent damage. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## DC Characteristics <br> $\left(\mathrm{Ta}=-40\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}^{2}=5 \mathrm{~V} \pm 10 \%$ )

| Parameter | Symbol | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage high | VIH | 2.2 |  | V |  |
| Input voltage low | VIL |  | 0.8 | V |  |
| Output voltage high | VOH | $V_{D D}-0.8$ |  | V | $\mathrm{IOH}=-4 \mathrm{~mA}$ |
| Output voltage low | Vol |  | 0.45 | V | $\mathrm{lOL}(\mathrm{LB})=4 \mathrm{~mA}$ |
| Output voltage low | Vol |  | 0.45 | V | $\mathrm{loL}(\mathrm{SB} / \overline{\mathrm{SB}})=12 \mathrm{~mA}$ |
| Input current | 11 | $-1.0$ | 1.0 | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=\mathrm{Vdo}, \mathrm{Vss}$ |
| Leakage current at high impedance | Ioff | -10 | 10 | $\mu \mathrm{A}$ | $\overline{\mathrm{OE}}=\mathrm{VDD}$ |
| Power supply current (static) | IdD |  | 80 | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=\mathrm{Vdo}, \mathrm{Vss}$ |
| Power supply current (dynamic) | IdDdyn |  | 40 | mA | $\mathrm{fiN}=2 \mathrm{MHz}$ |

## Capacitance

$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VDD}_{\mathrm{D}}=+5 \mathrm{~V}\right)$

| Parameter | Symbol | Min. | Max. | Unit | Test Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input Capacitance | CIN |  | 24 | pF | $\mathrm{fc}=1 \mathrm{MHz}$ LB lines |

AC Characteristics
( $\mathrm{Ta}-=40$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}=5 \mathrm{~V} \pm 10 \%$ )

| Parameter | Symbol | Min. | Max. | Unit | Test Conditions |
| :--- | :---: | :---: | :---: | :---: | :--- |
| Input to Output Delay | toIo | 5 | 40 | ns | Load [1], [1'] and [2], [2'] |
| BUF $\bar{R} / W$ Setup Time to $\overline{\mathrm{OE}}$ | tsrwct | 10 |  | ns |  |
| BUF $\bar{R} / W$ Hold Time from $\overline{\mathrm{OE}}$ | thctrw | 5 |  | ns |  |
| Data Float Time from $\overline{\mathrm{OE}}$ | tfcto | 5 | 30 | ns | Load [3] and [3'] |
| Data Output Delay from $\overline{\mathrm{OE}}$ | tocto | 10 | 40 | ns | Load [3] and [3'] |
| Signal Rise Time | tr |  | 20 | ns | 0.8 V to 2.0V |
| Signal Fall Time | tf |  | 12 | ns | 2.0 V to 0.8V |

## Timing Waveforms



## AC Testing Waveform



## Loading Circuits for AC Test

LB to $\mathrm{SB} / \overline{\mathrm{SB}}$

$S B / \overline{S B}$ to $L B$

[1']


## Functional Description

CXQ71086 and CXQ71087 are 8-bit, bidirectional bus driver/receivers with three-state outputs. The CX071086 provides a non-inverted system bus. The CX071087 provides an inverted system bus. These devices are used to expand CPU bus drive capability. The input/output lines are isolated from $\overline{\mathrm{OE}}$ and $B U F \bar{R} / W$ switching noise.


## System Bus Controller

## Description

The CXQ71088 is a CMOS system bus controller for a CXQ70108 or CX070116 CPU processor system. It controls the memory or I/O peripheral bus.

## Features

- Bus controller for microcomputer system expansion
- Command outputs for system bus control
- Control outputs for I/O peripheral bus control
- High drive capability for command and control outputs (lot $=12 \mathrm{~mA}$ )
- Three-state outputs for command outputs
- Advanced I/O and memory write command outputs
- CXQ70108/CXQ70116 CPU system compatible
- CMOS technology
- +5 V single power supply
- 20-pin plastic DIP ( 300 mil )
- NEC $\mu$ PD71088 compatible

Pin Configuration (Top View)


## Block Diagram



## Pin Identification

| No. | Symbol | Direction | Function |
| :---: | :---: | :---: | :--- |
| 1 | IOB | In | Input/output bus mode |
| 2 | CLK | In | Clock |
| 3 | BS1 | In | Bus status input 1 |
| 4 | BUFR/W | Out | Buffer read/write |
| 5 | ASTB | Out | Address strobe |
| 6 | $\overline{\text { AEN }}$ | In | Address enable |
| 7 | $\overline{\text { MRD }}$ | Out | Memory read |
| 8 | $\overline{\text { AMWR }}$ | Out | Advanced memory write command |
| 9 | $\overline{\text { MWR }}$ | Out | Memory write command |
| 10 | Vss |  | Ground |
| 11 | $\overline{\text { IOWR }}$ | Out | I/O write command |
| 12 | $\overline{\text { AIOWR }}$ | Out | Advanced I/O write command |
| 13 | $\overline{\text { IORD }}$ | Out | I/O read command |
| 14 | $\overline{\text { INTAK }}$ | Out | Interrupt acknowledge |
| 15 | CEN | In | Command enable |
| 16 | $\overline{\text { DBEN }}$ | Out | Data buffer enable |
| 17 | ICE/PBEN | Out | Interrupt cascade enable/Peripheral data bus enable |
| 18 | BS2 | In | Bus status input 2 |
| 19 | BSo | In | Bus status input 0 |
| 20 | VDD |  | Power supply |

## Pin Functions

## $\mathbf{B S} 0-\mathrm{BS} 2$ [Bus Status Inputs 0-2]

$\mathrm{BS} 0-\mathrm{BS} 2$ are connected to the encoded CPU status outputs. The CXQ71088 decodes these status outputs into command and control outputs for timing control. See the command logic table in the functional description for an explanation of these inputs.

## CLK [Clock]

CLK is connected to the same clock output that drives the CPU clock, usually the CLK output of a CXQ71011. It is the internal system clock of the CXO71088.

## $\overline{\text { AEN }}$ [Address Enable]

$\overline{A E N}$ controls the command output buffers. When IOB is low, a low-level $\overline{A E N}$ causes the command buffers to output command output signals. A high-level $\overline{\mathrm{AEN}}$ makes all command lines go to high impedance. When IOB is high. the CXQ71088 is in I/O bus mode, and the command lines are not affected by AEN.

## CEN [Command Enable]

DBEN, $\overline{\text { PBEN }}$ and all command outputs are controlled by CEN. When CEN is high, all these outputs are active. When CEN is low, they are inactive.

## IOB [1/O Bus Mode]

When IOB is high, the bus control mode is I/O mode. When IOB is low, the bus control mode is system bus mode.

## $\overline{M R D}$ [Memory Read Command]

$\overline{M R D}$ is the signal to read data from a memory device.

## $\overline{M W R}$ [Memory Write Command]

$\overline{\mathrm{MWR}}$ is the signal to write data to a memory device.

## AMWR [Advanced Memory Write Command]

This command is the same as $\overline{M W R}$, except that it is generated one state (clock cycle) earlier than $\overline{M W R}$.

## $\overline{\text { IORD [1/O Read Command] }}$

$\overline{\mathrm{O} R D}$ is the signal to read data from an input device.
IOWR [I/O Write Command]
$\overline{\text { IOWR }}$ is the signal to write data to an output device.

## $\overline{\text { AIOWR [Advanced I/O Write Command] }}$

This command is the same as $\overline{I O W R}$, except that it is generated one state (clock cycle) earlier than $\overline{\text { IOWR }}$.

## INTAK [Interrupt Acknowledge]

$\overline{\text { INTAK }}$ acknowledges interrupt requests. Requesting devices output an interrupt vector address in response to $\overline{\text { INTAK. }}$

## ASTB [Address Strobe]

ASTB is the control signal to latch the address outputs from the CPU in the external address latch of a CX071082 or CXQ71083. Address data should be strobed with the trailing edge (high to low) of ASTB.

## DBEN [Data Buffer Enable]

DBEN is the control signal that activates the data bus driver/receiver of a CX071086 or CX071087 to input or output data between the CPU local bus and memory or $1 / O$ peripheral bus.

## BUF $\overline{\mathbf{R}} / \mathbf{W}$ [buffer Read/Write]

$B U F \bar{R} / W$ is the signal that controls the data direction between CPU and memory or I/O peripherals. When $B U F \bar{R} / W$ is high, data is transferred from the CPU local bus to the memory or $1 / O$ system bus. When $B U F \bar{R} / W$ is low, data is transferred from the memory or $1 / O$ system bus to the CPU local bus.

## ICE/ $\overline{\text { PBEN }}$ [Interrupt Cascade Enable/Peripheral Data Bus Enable]

The meaning of this multiplexed output signal depends on IOB. If IOB is low (system bus mode), it is the ICE output. ICE controls the cascade address transfer from master priority interrupt controller to slave priority interrupt controller. The slave reads the address from the master when ICE goes high.

When IOB is high, it becomes $\overline{\text { PBEN. }} \overline{\text { PBEN controls the } 1 / O \text { bus the same way that DBEN controls the }}$ system bus. In this case, however, the output is active low.

## Absolute Maximum Ratings $\quad\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Vss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Rating Value | Unit |
| :--- | :---: | :---: | :---: |
| Power supply voltage | VDD | -0.5 to +7.0 | V |
| Input voltage | V I | -1.0 to $\mathrm{VDD}+1.0$ | V |
| Output voltage | Vo | -0.5 to VDD +0.5 | V |
| Power dissipation | PD | 500 | mW |
| Operating temperature | Topr | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Comment: Exposing the device to stresses above those listed in the absolute maximum ratings could cause permanent damage. Exposure to absolute maximum ratings for extended periods may affect device reliability.

DC Characteristics
( $\mathrm{Ta}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}=5 \mathrm{~V} \pm 10 \%$ )

| Parameter | Symbol | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage high | VIH | 2.2 |  | V |  |
| Input voltage low | VIL |  | 0.8 | V |  |
| Output voltage high | Voh | Vdo-0.8 |  | V | $1 \mathrm{OH}=-4 \mathrm{~mA}$ |
| Output voltage low | Vol |  | 0.45 | V | $\mathrm{loL}=12 \mathrm{~mA}$, Command |
| Output voltage low | Vol |  | 0.45 | V | $\mathrm{lol}=4 \mathrm{~mA}$, Control |
| Input current | 11 | $-1.0$ | 1.0 | $\mu \mathrm{A}$ | $\mathrm{V}=\mathrm{Vdo}, \mathrm{Vss}$ |
| Leakage current at high impedance | loff | -10 | 10 | $\mu \mathrm{A}$ |  |
| Power supply current (static) | IdD |  | 80 | $\mu \mathrm{A}$ | $\mathrm{V}=\mathrm{Vdo}, \mathrm{Vss}$ |
| Power supply current (dynamic) | IdDdyn |  | 20 | mA | $\mathrm{fiN}^{\prime}=10 \mathrm{MHz}$ |

AC Characteristics
$\left(\mathrm{Ta}=-40\right.$ to $\left.+85^{\circ} \mathrm{C}, \mathrm{VDD}=5 \pm 10 \%\right)$

| Parameter | Symbol | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLK cycle period | tcyck | 125 |  | ns |  |
| CLK pulse width low | tckL | 60 |  | ns |  |
| CLK pulse width high | tCKH | 40 |  | ns |  |
| Setup time for bus status active to CLK $\uparrow$ | tsesy | 40 |  | ns |  |
| Hold time for bus status inactive from CLK $\downarrow$ | tHBSV | 10 |  | ns |  |
| Setup time for bus status inactive to CLK $\downarrow$ | tsbsiv | 35 |  | ns |  |
| Hold time for bus status inactive from CLK $\uparrow$ | thbsiv | 10 |  | ns |  |
| DBEN, $\overline{\text { PBEN }}$ active delay | toctv | 10 | 50 | ns | Load circuit [b] |
| DBEN, $\overline{\text { PBEN }}$ inactive delay | tDCT | 10 | 50 | ns |  |
| ASTB active delay from CLK $\downarrow$ | tDCKSTH |  | 30 | ns |  |
| ASTB active delay from bus status | tobsst |  | 25 | ns |  |
| ASTB inactive delay from CLK $\uparrow$ | tockstl | 7 | 25 | ns |  |
| ICE active delay from CLK $\downarrow$ | tockic |  | 30 | ns |  |
| ICE inactive delay from CLK $\downarrow$ | toicl | 10 | 50 | ns |  |
| ICE active delay from bus status | tobsic |  | 25 | ns |  |
| BUF $\bar{R} / \mathrm{W} \downarrow$ output delay | tDCKRD |  | 60 | ns |  |
| $B \cup F \bar{R} / W \uparrow$ output delay | tockwr |  | 40 | ns |  |
| $\overline{\text { AEN }}$ to DBEN, $\overline{\text { PBEN }}$ delay | tDAECT |  | 30 | ns |  |
| CEN to DBEN, $\overline{\text { PBEN }}$ delay | tocect |  | 30 | ns |  |
| CEN to command delay | tDCECM |  | tDCML | ns | Load circuit [a] |
| Command active delay from CLK $\downarrow$ | tocml | 10 | 40 | ns |  |
| Command inactive delay from CLK $\downarrow$ | tocm | 10 | 40 | ns |  |
| Command enable delay from $\overline{\text { AEN }}$ | tDaECM |  | 40 | ns |  |
| Command output delay from $\overline{\text { AEN }}$ | tDAECML | 100 | 295 | ns |  |
| Command disable delay from $\overline{\text { AEN }} \uparrow$ | tFAECM |  | 50 | ns |  |
| Input/output rise time | tR |  | 20 | ns | 0.8 V to 2.0 V |
| Input/output fall time | tF |  | 12 | ns | 2.0 V to 0.8 V |

## Timing Waveforms



AEN, PBEN, DBEN Timing


## Loading Circuits for AC Testing



AC Testing Waveform


## Functional Description

## Command Logic

The CX071088 decodes the CPU bus status outputs into command outputs. The bus status outputs (BSo-BS2) and their decoded commands are shown below.

| BS2 | BS1 | BSo | CPU Status | CX071088 Command Output |
| :---: | :---: | :---: | :---: | :---: |
| Low | Low | Low | Interrupt acknowledge | $\overline{\text { INTAK }}$ |
|  |  | High | 1/O read mode | $\overline{\text { IORD }}$ |
|  | High | Low | I/O write mode | IOWR, AIOWR |
|  |  | High | Halt mode | - |
| High | Low | Low | Instruction fetch mode | $\overline{\text { MRD }}$ |
|  |  | High | Memory read mode | $\overline{\mathrm{MRD}}$ |
|  | High | Low | Memory write mode | $\overline{M W R}$, $\overline{\text { AMWR }}$ |
|  |  | High | No bus cycle mode | - |

## Bus Control Mode

Bus control mode is controlled with IOB and AEN signals as shown below.

| Control Input |  |  | Command Output |  | Control Output |  | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CEN | IOB | $\overline{\text { AEN }}$ | Memory Command: $\overline{M R D}, \overline{M W R}, \overline{A M W R}$ | I/O Command: <br> IOWR, $\overline{\text { AlOWR, }}$ $\overline{\text { IORD, }} \overline{\text { INTAK }}$ | ICE/ $\overline{\text { PBEN }}$ | BUFR/W, ASTB, DBEN |  |
| H | H | H | High impedance | Output enable | $\overline{\text { PBEN }}$ | Output enable | 1/O bus mode |
|  |  | L | Output enable |  |  |  |  |
|  | L | H | High impedance | High impedance | ICE | Output enable | System bus mode |
|  |  | L | Output enable | Output enable |  |  |  |
| L | $\times$ | $\times$ | H | H | H | Output enable (DBEN=L) | Command disable mode |

Note: $X=$ Don't care


## Serial Interface Unit

## Description

The CX071051 serial interface unit is a CMOS USART that provides serial data communications in microcomputer systems. It can be programmed to communicate in symchronous or asynchronous serial data transmission protocols, including IBM Bisync.

The USART receives serial data streams and converts them into parallel data characters for the CPU. While receiving serial data, the USART also accepts parallel data from the CPU, converts it to serial, and transmits the data. The USART signals the CPU when it has received or transmitted a character and requires service. The CPU may read complete USART status data at any time.

## Features

- Synchronous operation
- Single or double SYNC characters
- Internal/external synchronization
- Automatic SYNC character insertion
- Asynchronous operation
- Clock rate: 1, 16, or $64 \times$ baud rate
- Stop bits: 1, 1.5, or 2 bits
- Break transmission
- Automatic break detection
- False start bit detection
- Baud rate $\times 1$ clock: DC to 240 kilobaud
- Full duplex, double-buffered transmitter/receiver
- Error detection: parity, overrun, and framing
- Five- to eight-bit characters
- Low-power standby mode
- Compatible with standard microcomputer bus
- CMOS tech.iology
- +5 V single power supply
- 28-pin plastic DIP ( 600 mil )
- NEC $\mu$ PD71051 compatible.

Pin Configuration


Block Diagram


## Pin Identification

| No. | Symbol | Direction | Function |
| :---: | :---: | :---: | :---: |
| 1, 2 | D2, D3 | 1/0 | Data bus |
| 3 | RxDATA | In | Receive data |
| 4 | GND |  | Ground |
| 5-8 | $\mathrm{D}_{4}-\mathrm{D}_{7}$ | 1/0 | Data bus |
| 9 | TxCLK | In | Transmitter clock |
| 10 | $\overline{\mathrm{WR}}$ | In | Write strobe |
| 11 | $\overline{\text { CS }}$ | In | Chip select |
| 12 | C/ $\overline{\mathrm{D}}$ | In | Control or data select |
| 13 | $\overline{\mathrm{RD}}$ | In | Read strobe |
| 14 | RxRDY | Out | Receiver ready |
| 15 | TxRDY | Out | Transmitter ready |
| 16 | SYNC/BRK | In (SYNC) Out (BRK) | Synchronization/break |
| 17 | CTS | In | Clear to send |
| 18 | TxEMP | Out | Transmitter empty |
| 19 | TxDATA | Out | Transmit data |
| 20 | CLK | In | Clock |
| 21 | RESET | In | Reset |
| 22 | $\overline{\text { DSR }}$ | In | Data set ready |
| 23 | $\overline{\text { RTS }}$ | Out | Return to send |
| 24 | $\overline{\text { DTR }}$ | Out | Data terminal ready |
| 25 | $\overline{\text { RxCLK }}$ | In | Receiver clock |
| 26 | Vod |  | Power supply |
| 27, 28 | Do, D1 | 1/0 | Data bus |

## Pin Functions

## D7-Do [Data Bus]

These pins are an 8-bit, 3-state, bidirectional data bus. The bus transfers data by connecting to the system data bus.

## RESET [Reset]

A "high" on this pin initializes the CXQ71051 and puts it into an idle state. It performs no operations in the idle state. The CXQ71051 enters standby mode when this signal falls from a high level to a low level. Standby mode is released when the CPU writes a mode byte to the CXQ71051. The reset pulse width must be at least 6 tcyk and the clock must be running.

## CLK [Clock]

This clock input produces internal timing for the CXQ71051.
The clock frequency should be at least 30 times the transmitter or receiver clock input frequency ( $\overline{\mathrm{TxCLK}}$, $\overline{\mathrm{RxCLK}})$ in sync or async mode with the $\times 1$ clock. This assures stable operation. The clock frequency must be more than 4.5 times the $\overline{T x C L K}$ or $\overline{\mathrm{RxCLK}}$ in async mode using $\times 16$ or $\times 64$ clock mode.

## $\overline{\mathbf{C S}}$ [Chip Select]

A 'low' on this pin allows the CPU to read from or write to the CXO71051.
When $\overline{C S}=1$, the CXQ71051 is not selected, the data bus $\left.D_{7}-D_{0}\right)$ is in the high impedance state, and the $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ signals are ignored.

## $\overline{\mathbf{R D}}$ [Read Strobe]

A 'low' on this pin when $\overline{C S}=0$ allows the $C P U$ to read data or status information from the CX071051.

## $\overline{W R}$ [Write Strobe]

A 'low' on this pin when $\overline{\mathrm{CS}}=0$ allows the CPU to write data or control byte to the CX 071051 .

## C/D [Control or Data]

This signal determines the data type transferred to and from the CXQ71051. When $C / \bar{D}=1$, the data is control byte or status. When $C / \bar{D}=0$, the data is character data. This pin is normally connected to the least significant bit (A0) of the CPU address bus.

Table 1. Control Signals and Operations

| $\overline{\mathbf{C S}}$ | $\overline{\mathbf{R D}}$ | $\overline{\mathbf{W R}}$ | $\mathbf{C / \overline { D }}$ | CXQ71051 Operation | CPU Operation |
| :---: | :---: | :---: | :---: | :--- | :--- |
| 0 | 0 | 1 | 0 | Receive data buffer $\Rightarrow$ Data bus | Read receive data |
| 0 | 0 | 1 | 1 | Status register $\Rightarrow$ Data bus | Read status |
| 0 | 1 | 0 | 0 | Data bus $\Rightarrow$ Transmit data buffer | Write transmit data |
| 0 | 1 | 0 | 1 | Data bus $\Rightarrow$ Control byte register | Write control byte |
| 0 | 1 | 1 | $X$ | Data bus: High impedance | None |
| 1 | $X$ | $\times$ | $X$ | Data bus: High impedance | None |

## $\overline{\mathrm{DSR}}$ [Data Set Ready]

This is a general-purpose input pin that can be used for modem control. The status of this pin can be sensed by reading bit 7 of the status byte.

## $\overline{\text { DTR }}$ [Data Terminal Ready]

This is a general-purpose output pin that can be used for modem control. The state of this pin can be controlled by writing bit 1 of the command byte. If bit $1=0$, then $\overline{\mathrm{DTR}}=1$. If bit $1=1$, then $\overline{\mathrm{DTR}}=0$.

## $\overline{\text { RTS }}$ [Request to Send]

This is a general-purpose output pin that can be used for modem control. The status of this pin can be controlled by writing bit 5 of the command byte. If bit $5=1$, then $\overline{\mathrm{RTS}}=0$. If bit $5=0$, then $\overline{\mathrm{RTS}}=1$.

## $\overline{\text { CTS }}$ [Clear to Send]

This is an input pin that controls data transmission. The CXQ71051 is able to transmit serial data when $\overline{\mathrm{CTS}}=0$ and the command byte sets $\mathrm{TXEN}=1$. If $\overline{\mathrm{CTS}}$ goes high during transmission, the sending operation will stop after sending all currently written data and the TxDATA pin will go high.

## TxDATA [Transmit Data]

This pin transmits serial data.

## TxRDY [Transmitter Ready]

This signal tells the CPU that the transmit data buffer in the CXO71051 is empty; i.e., that new transmit data can be written. This signal is masked by the TxEN bit of the command byte and by the $\overline{\mathrm{CTS}}$ input. It can be used as an interrupt signal to request data from the CPU.

The status of TxRDY can be sensed by reading bit 0 of the status byte. This allows the CX071051 to be polled. Note that TxRDY of the status byte is not masked by CTS or TxEN.

TxRDY is cleared to 0 by the falling edge of $\overline{W R}$ when the CPU writes transmit data to the CXQ71051. Data in the transmit data buffer that has not been sent is destroyed if transmit data is written while $T \times R D Y=0$.

## TxEMP [Transmitter Empty]

The CXQ71051 reduces CPU overhead by using a double buffer; the transmit data buffer (second buffer) and the transmit buffer (first buffer) in the transmitter. When the CPU writes transmit data to the transmit data buffer (second buffer), the CX071051 transfers the contents of the second buffer to the first buffer, after transmitting the contents of the first buffer. This empties the second buffer and TxRDY is set to 1. TxEMP goes high when the second buffer is empty and the contents of the first buffer are sent. Thus, TxEMP=1 shows that both buffers are empty. In half-duplex operation, the CPU can know the timing needed to change from sending to receiving by testing TxEMP=1.

If TxEMP $=1$ occurs in async mode, the TxDATA pin goes high. When the CPU writes transmit data, TxEMP goes low and data transmission is resumed.

If TxEMP=1 occurs in sync mode, the CXQ71051 loads SYNC characters from the SYNC character register and sends them through the TxDATA pin. When the CPU writes a new transmit data to the CX071051, the data transmission will be resumed after the current (one or two) SYNC character(s) transmission and TxEMP will go low.

## TxCLK [Transmitter Clock]

This pin is the reference clock input that determines the transmission rate. Data is transmitted at the same rate as $\overline{T x C L K}$ in sync mode. In async mode, $\overline{T x C L K}$ is set to 1,16 , or 64 times the transmission rate. Serial data from TxDATA is sent out on the falling edge of $\overline{T x C L K}$.

For example, a rate of 19200 baud in sync mode means that $\overline{T x C L K}$ is 19.2 kHz . A rate of 2400 baud in async mode can represent:
$\overline{\text { TxCLK }}=2.4 \mathrm{kHz}$ in $\times 1$ clock mode.
$\overline{\text { TxCLK }}=38.4 \mathrm{kHz}$ in $\times 16$ clock mode.
$\overline{T \times C L K}=153.6 \mathrm{kHz}$ in $\times 64$ clock mode.

## RxDATA [Receive Data]

This pin receives serial data.

## RxRDY [Receiver Ready]

This signal goes high when the CX071051 receives one character of data and transfers that data to the receive data buffer; i.e., when the received data can be read. This signal can be used as an interrupt signal for data read request to the CPU. The CPU can know the status of RxRDY by reading bit 1 of the status byte in a polling operation. RxRDY goes low when the CPU reads the received data.

It the CPU fails to read a received data prior to the next single character being received and transferred to the receive buffer, overrun error occurs, and the OVE status bit is set. The previous data in the receive data buffer is overwritten by the newly transferred data and lost.

RxRDY remains low in the receive disable state. This state is realized by resetting the RxEN bit to 0 through the command byte. After RxEN is set to 1 (making receiving possible), RxRDY goes high whenever a new character is received and transferred to the receive data buffer.

## SYNC/BRK [Synchronization/Break]

SYNC detects synchronization characters in sync mode. The SYNC mode byte selects internal or external SYNC detection. The SYNC pin becomes an output when internal synchronization is set, and an input when external synchronization is set.

SYNC goes high when the CX071051 detects a SYNC character in internal synchronization. When two SYNC characters are used, SYNC goes high when the last bit of the two consecutive SYNC characters is detected. The CPU can read the status of the SYNC signal in bit 6 of the status byte. Both the SYNC pin and status are cleared to 0 by a read status operation.

In external synchronization, when the external circuit detects synchronization, a high level of at least one period of $\overline{\operatorname{RxCLK}}$ is input to the SYNC pin. When the CXQ71051 detects the high level, it begins to receive data, starting at the rising edge of the next $\overline{\mathrm{RxCLK}}$. The high level input may be removed once synchronization is established.

BRK is used only in async mode and shows the detection of a break state. BRK goes high when the RxDATA input remains low through two successive character bit lengths (including the start, stop, and parity bits). As with SYNC, the CPU can read the status of BRK in bit 6 of the status byte. BRK is not cleared by the read operation. BRK signal is cleared when the RxDATA pin returns to high level, or when the CX071051 is reset by hardware or software. Figure 1 shows the break state and BRK signal.

Upon reset the SYNC/BRK pin becomes an output and goes low regardless of the previous mode.

Figure 1. Break Status and Break Signal

> 8-bit Character, No Parity


Notes: 1. When RxDATA goes high in the stop bit position of the second data block, the BRK signal level may [but does not always] become high for a maximum of one bit time.
2. Only one bit of the stop bit is checked.

## $\overline{\text { RxCLK }}$ [Receiver Clock]

This pin is a reference clock input that controls the receive data rate. In sync mode, the receiving rate is the same as $\overline{\mathrm{RxCLK}}$. In async mode, $\overline{\mathrm{RxCLK}}$ can be 1,16 , or 64 times the receive rate. Serial data from RxDATA is input on the rising edge of $\overline{\mathrm{RxCLK}}$.

Vdd [Power]<br>+5 V power supply.

## GND [Ground]

Ground.

## Absolute Maximum Ratings

$\mathrm{Ta}=+25^{\circ} \mathrm{C}$

| Parameter | Symbol | Rating Value | Unit |
| :--- | :---: | :---: | :---: |
| Power supply voltage | VDD | -0.5 to +7.0 | V |
| Input voltage | VI | -0.5 to $\mathrm{VDD}+0.3$ | V |
| Output voltage | Vo | -0.5 to VDD +0.3 | V |
| Power dissipation | PDMAX | 1.0 | W |
| Operating temperature | Topr | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC Characteristics

$$
\mathrm{Ta}=-40 \text { to }+85^{\circ} \mathrm{C}, \mathrm{VDD}=+5 \mathrm{~V} \pm 10 \%
$$

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Input voltage high | VIH | 2.2 | VDD +0.3 | V |  |
| Input voltage low | VIL | -0.5 | 0.8 | V |  |
| Output voltage high | Voh | $0.7 \times \mathrm{VDD}$ |  | V | 1 Ін $=-400 \mu \mathrm{~A}$ |
| Output voltage low | VoL |  | 0.4 | V | $10 .=2.5 \mathrm{~mA}$ |
| Input leakage current high | İIH |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ |
| Input leakage current low | ILIL |  | -10 | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=0 \mathrm{~V}$ |
| Output leakage current high | ІІон |  | 10 | $\mu \mathrm{A}$ | V o $=\mathrm{V}$ DD |
| Output leakage current low | ILOL |  | -10 | $\mu \mathrm{A}$ | V O $=0 \mathrm{~V}$ |
| Supply current | IdD1 |  | 10 | mA | 8 MHz operation |
|  | IDD2 |  | 50 | $\mu \mathrm{A}$ | Stand-by mode |

## Capacitance

$\mathrm{Ta}=+25^{\circ} \mathrm{C}, \mathrm{VDD}_{\mathrm{DD}}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| $\mathrm{fC}=1 \mathrm{MHz}$ |  |  |  |  |
| Unmeasured pins |  |  |  |  |  |
| returned to $0 V$ |  |  |  |  |  |

## AC Characteristics

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Read Cycle |  |  |  |  |  |
| Address ( $\overline{\mathrm{CS}}, \mathrm{C} / \overline{\mathrm{D}}$ ) set-up to $\overline{\mathrm{RD}} \downarrow$ | tsAR | 0 |  | ns |  |
| Address ( $\overline{\mathrm{CS}}, \mathrm{C} / \overline{\mathrm{D}}$ ) hold from $\overline{\mathrm{RD}} \uparrow$ | thra | 0 |  | ns |  |
| $\overline{\mathrm{RD}}$ width low | trri | 150 |  | ns |  |
| Data delay from $\overline{\mathrm{RD}} \downarrow$ | tord |  | 120 | ns | $\mathrm{CL}_{\mathrm{L}}=150 \mathrm{pF}$ |
| Data float from RD $\uparrow$ | tFRD | 10 | 80 | ns |  |
| Port ( $\overline{\mathrm{DSR}}, \overline{\mathrm{CTS}}$ ) set-up to $\overline{\mathrm{RD}} \downarrow$ | tSPR | 20 |  | tcrk |  |
| Write Cycle |  |  |  |  |  |
| Address ( $\overline{\mathrm{CS}}, \mathrm{C} / \overline{\mathrm{D}}$ ) set-up to $\overline{\mathrm{WR}} \downarrow$ | tsaw | 0 |  | ns |  |
| Address ( $\overline{\mathrm{CS}}, \mathrm{C} / \overline{\mathrm{D}}$ ) hold from $\overline{\mathrm{WR}} \uparrow$ | thwa | 0 |  | ns |  |
| $\overline{\text { WR width low }}$ | tWWL | 150 |  | ns |  |
| Data set-up to $\overline{W R} \uparrow$ | tsow | 80 |  | ns |  |
| Data hold from $\overline{W R} \uparrow$ | thw | 0 |  | tCYk |  |
| Port ( $\overline{\mathrm{DTR}}, \overline{\mathrm{RTS}}$ ), TxEN delay from $\overline{\mathrm{WR}} \uparrow$ | towp |  | 8 | tcrk |  |
| Write recovery time | trv | 6 |  | tcrk | Mode initialize |
|  |  | 8 |  | tcrk | Async mode |
|  |  | 16 |  | tCYk | Sync mode |


| Serial Transfer Timing |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLK cycle time |  | tcyk | 125 | DC | ns |  |
| CLK pulse width high |  | tкKH | 50 |  | ns |  |
| CLK pulse width low |  | tKKL | 35 |  | ns |  |
| CLK rise time |  | tKR | 5 | 20 | ns |  |
| CLK fall time |  | tKF | 5 | 20 | ns |  |
| TxDATA delay from $\overline{\text { TxCLK }}$ |  | tDTKTD |  | 0.5 | $\mu \mathrm{s}$ |  |
| Transmitter input clock pulse width low | $1 \times \mathrm{BR}^{1}$ | tTKTKL | 12 |  | tcyk |  |
|  | $16 \times, 64 \times B R$ |  | 1 |  | tcyk |  |
| Transmitter input clock pulse width high | $1 \times \mathrm{BR}$ | tTKTKH | 15 |  | tcrk |  |
|  | $16 \times, 64 \times B R$ |  | 3 |  | tcyk |  |
| Transmitter input clock frequency | $1 \times B R$ | $f \mathrm{fk}^{2}$ | DC | 240 | kHz |  |
|  | $16 \times \mathrm{BR}$ |  | DC | 1536 | kHz |  |
|  | $64 \times$ BR |  | DC | 1536 | kHz |  |
| Receiver input clock pulse width low | $1 \times \mathrm{BR}$ | trkRKL | 12 |  | tcyk |  |
|  | 16×, 64×BR |  | 1 |  | tcyk |  |
| Receiver input clock pulse width high | $1 \times \mathrm{BR}$ | trkRKH | 15 |  | tcyk |  |
|  | 16×, 64×BR |  | 3 |  | tcyk |  |
| Receiver input clock frequency | $1 \times \mathrm{BR}$ | $\mathrm{frk}^{2}$ | DC | 240 | kHz |  |
|  | $16 \times B R$ |  | DC | 1536 | kHz |  |
|  | $64 \times$ BR |  | DC | 1536 | kHz |  |
| RxDATA set-up to sampling pulse |  | tsrosp | 1 |  | $\mu s$ |  |
| RxDATA hold from sampling pulse |  | thSPRD | 1 |  | $\mu \mathrm{s}$ |  |
| TxEMP delay time |  | totxep |  | 20 | tcyk |  |
| TxRDY delay time (TxRDY $\uparrow$ ) |  | totxR |  | 8 | tcүк |  |
| TxRDY delay time (TxRDY $\downarrow$ ) |  | tDWTXR |  | 200 | ns |  |
| RxRDY delay time (RxRDY $\uparrow$ ) |  | tDRXR |  | 26 | tcrk |  |
| RxRDY delay time (RxRDY $\downarrow$ ) |  | tDrrxR |  | 200 | ns |  |
| SYNC output delay time (for internal sync) |  | tdrksy |  | 26 | tcrk |  |
| SYNC input Set-up time (for external sync) |  | tssyrk | 18 |  | tcrk |  |
| RESET pulse width |  |  | 6 |  | tçk |  |

Notes: 1. $B R=$ Baud Rate
2. $1 \times$ BR: ftk or frk $\leq 1 / 30$ tCYk; $16 \times, 64 \times$ BR: fik or frk $\leq 1 / 4.5$ tcyk
3. System CLK must be running during Reset operation
4. Status update can have a maximum delay of 28 tcyk from the event affecting the status.

## AC Test Input Waveforms:



## Read Data Cycle



## Write Data Cycle



Write Recovery Time


Main Clock


## Transmitter Clock \& TxDATA



## Receiver Clock \& RxDATA Timing



Flag Timing


Internal Sync


## External Sync



## Functions

The CXQ71051 is a CMOS serial interface unit that provides serial communications in microcomputer systems. The CPU handles the CX071051 as an ordinary I/O device.

The CX071051 can be operate in synchronous or asynchronous systems. In sync mode, the character bit length, number of sync characters, and sync detection mode must be defined. In async mode, the communication rate, character bit length, stop bit length, etc., must be defined. The parity bit may be designated in either mode.

The CXQ71051 converts parallel data received from the CPU into serial stream for transmission on the TxDATA pin, and converts serial input data into parallel data so that the CPU can read it (receiving operation).

The CPU can read the current status of the CXO71051 and can process data after checking the status for transfer errors and CXQ71051 data buffer status.

The CX071051 is a low-power CMOS device and can be reset under hardware or software control to standby mode that consumes less power and removes the device from system operation. In this mode the previous operating mode is released and it waits for a mode byte to set the new mode. The CX071051 exits standby mode and shifts to designated operating mode when the CPU writes a mode byte to it.

## Status Register

The status register allows the CPU to read the status of the CXQ71051 at any time except in standby mode. This register indicates the status of the errors and other conditions that require the CPU's attention.

## Receive Data Buffer

When the receiver has converted the serial data input from the RxDATA pin into parallel data, the converted data is stored in the receive data buffer. The CPU can then read it. Data for one character entering the receive buffer is transferred to the receive data buffer and RxRDY becomes 1 , requesting that the CPU read the data.

## Transmit Data Buffer

The transmit data buffer holds the parallel data from the CPU that the transmitter will convert to serial data and output from TxDATA pin. When the CPU writes transmit data to the CXQ71051, the CXQ71051 stores data in the transmit data buffer. The transmit data buffer transfers the data to the transmitter, which sends the data from TxDATA pin.

## Control Word Register

This register stores control word (mode byte, one or two SYNC characters, and command byte) which specifies the function of the CXQ71051. These control signals are then sent to the internal blocks.

## Control Logic

The control logic sends control signals to the internal blocks and controls the operation of the CX071051 based on internal and external signals.

## Synchronous Character Register

This register stores one or two SYNC characters used in sync mode. During transmission, the SYNC characters stored in this register will be output from the TxDATA pin when the CPU does not send a new character and TxEMP status is set. During receiving, synchronization will be achieved when the received characters and the SYNC characters stored in this register are equal.

## Transmitter

The contents of the transmit data buffer are transferred to the transmitter, converted from parallel format to serial, and output from the TxDATA pin. The transmitter adds the appropiate characters or bits based on the mode.

## Receiver

The receiver converts serial data input from the RxDATA pin into parallel data and transfers the parallel data to the receive data buffer, allowing the CPU to read it.

The receiver detects SYNC characters and checks parity bits in sync mode; and detects start and stop bits. and checks parity bits in async mode.

In async mode, receiving does not begin (the start bit is not detected) until one effective stop bit (high level) is input to the RxDATA pin and Receive Enable is set ( $R \times E N=1$ ) after setting up the mode.

## Modem Control

This block controls the $\overline{C T S}, \overline{R T S}, \overline{\mathrm{DSR}}$, and $\overline{\mathrm{DTR}}$ modem interface pins. The $\overline{\mathrm{RTS}}, \overline{\mathrm{DSR}}$, and $\overline{\mathrm{DTR}}$ pins can also be used as general-purpose I/O pins.

## Connecting the CX071051 to the System

The CPU uses the CXO71051 as an I/O device by allocating two I/O addresses, assigned by C/ $\bar{D}$. One I/O address is allocated when $C / \bar{D}$ is low and becomes a port to transfer and receive data. The other $1 / O$ address is allocated when $C / D$ is high and becomes a port to write mode and command bytes and read status. Generally, the least significant bit ( A 0 ) of the CPU address bus is connected to $\mathrm{C} / \mathrm{D}$ to get a continuous I/O address. This is shown in Figure 2.

Pins TxRDY and RxRDY are connected to the interrupt pins of the CPU or the interrupt controller when interrupts are used

Figure 2. System Connection


## Operation

A hardware reset ( $a$ "high" pulse on the RESET pin) after power-on forces the CX071051 into the standby mode and it waits for a mode byte. The mode byte defines the communication protocol. In async mode, the CXQ71051 is ready for a command byte after the mode byte. In sync mode, the CXQ71051 waits for one or two SYNC characters to be written following the mode byte with $C / \bar{D}=1$. A command byte may be loaded after the SYNC characters are written. This operation sequence is shown in Figure 3.

In both modes, it is possible to write transmit data, read receive data, read status, and write another command byte once the first command byte has been written. When the command byte performs a software reset the CX071051 performs a reset operation, enters standby mode, and returns to a state where it waits for a mode byte.

Figure 3. CXQ71051 Operating Procedure


Note: 1 This is done with $C / \bar{D}=0$. Others are operated with $C / \bar{D}=1$.

## Designating the Mode

When the CX071051 is in standby mode following a reset operation, writing a mode byte exits the standby mode. Figure 4 shows the mode byte format for designating async mode. Figure 5 shows the mode byte format for designating sync mode. Bits 0 and 1 must be 00 to designate sync mode. Async mode is designated in all other cases.

Figure 4. Mode Byte Format for Asynchronous Mode
$C / \bar{D}=1$


X: don't care

Figure 5. Mode byte Format for Synchronous Mode

$$
C / D=1
$$



X: don't care

The P1, PO and L1, LO bits are common to both modes. Bits P1 and PO control the parity generation (during transmission) and checking (during receive) functions. These parity bit functions do not operate when $\mathrm{PO}=0$. When $\mathrm{P} 1 \mathrm{PO}=01$, the $\mathrm{CXQ71051}$ generates and checks odd parity. When $\mathrm{P} 1 \mathrm{PO}=11$, it gererates and checks even parity.

Bits L1 and LO define the number of bits per character: $n$. Additional bits such as parity bits are not included in this number. Given $n$ bits, the CXQ71051 receives the lower $n$ bits of the 8 -bit data written by the CPU. The upper bits ( $8-n$ ) of data that the CPU reads from the CXQ71051 are cleared to zero.

The ST1, STO and B1, BO bits occur in async mode. The ST1 and STO bits determine the number of stop bits added by the CX071051 during transmission. The B1 and BO bits determine the relationship between the baud rates for sending and receiving, and the clocks $\overline{T x C L K}$ and $\overline{R x C L K} . B 1$ and $B O$ select the clock rates of 1,16 , or 64 times the required baud rate. The multiplier rate of 1 is not normally used in async mode. Note that the data and clock must be synchronized on the transmitter and receiver if $\times 1$ clock is used.

The SSC and EXSYNC bits are used in sync mode. The SSC bit determines the number of SYNC characters. SSC $=1$ designates one SYNC character. SSC $=0$ designates two SYNC characters. The number of SYNC characters determined by the SSC bit are written to the CX071051 right after writing the mode byte. The EXSYNC bit determines whether sync detection during receiving operations is internal or external. EXSYNC $=1$ selects external sync detection and EXSYNC $=0$ selects internal sync detection.

## Commands and Operations

Commands are issued by command bytes that control the sending and receiving operations of the CX071051. A command byte is loaded following the mode byte in async mode; while in sync made SYNC characters must be inserted prior to the command byte. The CPU must set $C / \bar{D}=1$.
Figure 6 shows the command byte format.
Figure 6. Command Byte Format
$C / \bar{D}=1$


Note: 1. The EH bit is used only in SYNC mode.

Bit EH is set to 1 when entering hunt phase to achieve synchronization in sync mode. Bit RxEN should also be set to 1 at the same time. Data receiving begins when the CX071051 has detected SYNC character(s) and achieved synchronization, thus ending hunt phase.

When Bit SRES is set to 1, a software reset is executed, and the CX071051 returns to the standby mode and waits for a mode byte.

Bits RTS controls the $\overline{\text { RTS }}$ output pin. $\overline{\operatorname{RTS}}$ is low when the RTS bit $=1$, and is high when the RTS bit $=0$.
Setting bit ECL to 1 clears the error flags (PE, OVE, and FE) and the status. Set ECL to 1 , when entering hunt phase ( $E H=1$ ) or enabling the receiver ( $\mathrm{RxEN}=1$ ).

Bit SBRK transmits break characters. When $\operatorname{SBRK}=1$, the data currently being transmitted is destroyed and the TxDATA pin goes low. Set SBRK $=0$ to release a break. Break also works when $T x E N=0$ (send disable).

Bit RxEN enables and disables the receiver. RxEN $=1$ enables the receiver and $R x E N=0$ disables the receiver. Synchronization is lost if $R x E N=0$ in sync mode.

Bit DTR controls the $\overline{\mathrm{DTR}}$ output pin. $\overline{\mathrm{DTR}}$ is low when the DTR bit $=1$ and is high when the DTR bit $=0$. $\mathrm{bit}=0$.

The TxEN bit enables and disables the transmitter. TxEN=1 enables the transmitter and TxEN=0 disables the transmitter. When TxEN $=0$, the transmission will stop and the TxDATA pin go high (mark status) after all the currently written data is shifted out.

## Transmission in Asynchronous Mode

The TxDATA pin is typically high (mark) when data is not being sent. When the CPU writes transmit data to the CXQ71051, the CX071051 transfers the transmit data from the transmit data buffer to the transmit buffer and sends the data from the TxDATA pin after adding one start bit (low level) and a programmed stop bit. If parity is used, a parity bit is inserted between the character and the stop bits. Figure 7 shows the data format for async mode. Serial data is shifted out on the falling edge of $\overline{T x C L K}$ at a rate equal to $1 / 1,1 / 16$, or $1 / 64$ that of $\overline{\text { TxCLK. }}$

Figure 7. Asynchronous Mode Data Format

$n=4,5,6,7$
Stop Bit $=1$ bit, 1.5 bit, 2 bit

When bit SBRK is set to 1 , the TxDATA pin will go low (break status), regardless of whether data is being transmitted. The following is an example of a program to transmit data in async mode. Figure 8 shows the output from the TxDATA pin.

| ASYNTX : | CALL | ASYNMOD | ; set Async mode |
| :---: | :---: | :---: | :---: |
|  | MOV | AL, 00010001 B | ; Command: clear error flag, transmit enable |
|  | OUT | PCTRL, AL |  |
|  | MOV | BW, OFFSET TXDADR | ; Transmit data area |
| TXSTART : | IN | AL, PCTRL |  |
|  | TEST1 | AL, 0 | ; Read status |
|  | BZ | TXSTART | ; Wait until TxRDY=1 |
|  | MOV | AL, [BW] | ; Write transmit data |
|  | OUT | PDATA, AL |  |
|  | INC | BW | ; Set next data address |
|  | CMP | AL, 0 |  |
|  | BNE | TXSTART | ; End if data $=0$ |
|  | RET |  |  |
| TXDADR | DB | "SONY" | ; Transmit data 53H, 4FH, 4EH, 59H |
|  | DB | 0 | ; Terminal data 00 |
| ASYNMOD : | MOV | AL, 0 | ; Write control bytes three times |
|  | OUT | PCTRL, AL | ; with OOH to unconditionally |
|  | OUT | PCTRL, AL | ; accept the new command byte |
|  | OUT | PCTRL, AL |  |
|  | MOV | AL, 01000000B | ; Software reset |
|  | OUT | PCTRL, AL |  |
|  | MOV | AL, 11111010 B | ; Write mode byte |
|  | OUT | PCTRL, AL | ; Stop bit $=2$ bits, even parity |
|  | RET |  | ; 7 bits/character, $\times 16$ clock |

Figure 8. TxDATA Pin Output


## Receiving in Asynchronous Mode

The RxDATA pin is normally high when data is not being received, as shown in Figure 9. When a low level signal enters it, the CX071051 detects the falling edge and presumes that it is a start bit.

Figure 9. Start Bit Detection


Notes: 1. Start bit is not recognized because $R \times$ Data is high at the sampling time.
2. Start bit is recongized because $R \times$ Data is low at the sampling time.

The CX071051 samples the level of the RxDATA input (only when $\times 16$ or $\times 64$ clock is selected) in a position $1 / 2$ bit time behind the falling edge of the RxDATA input in order to ascertain a valid start bit. It is considered a valid start bit if a low level is detected at that time. If a low level is not detected, it is not regarded as a start bit and the CX071051 continues sampling for a new valid start bit.

When a start bit is detected, the sampling points of the data bits, parity bit (if used), and stop bits are decided by a bit counter. The sampling is performed on the rising edge of $\overline{\mathrm{RxCLK}}$ at a rate equal to $1 / 1$, $1 / 16$, or $1 / 64$ that of $\overline{\mathrm{RxCLK}}$.

Data for one character entering the receive buffer is transferred to the receive data buffer and forces RxRDY $=1$, requesting that the CPU read the data. When the CPU reads the data, RxRDY returns to 0 .

When a valid stop bit is detected, the CXQ7 1051 waits for the start bit of the next data. If a low level is detected in the stop bit, a framing error flag is set; however, the receive operation continues as if the correct high level had been detected. A parity error flag is set if a parity error is detected. An overrun error flag is set if the CPU has not read the data in time, and the next received data is transferred to the receive data buffer, overwriting the previous data. The CXQ71051's transmission and receive operations are not affected by these errors.

If a low level is input to the RxDATA pin for more than two data blocks during the receive operation, the CX071051 considers it a break state and the SYNC/BRK (pin and status) becomes 1.

Once async mode has been assigned following a reset and the receiver has been enabled, the start bit is not detected until a high level of more than one bit has been input to the RxDATA pin. The following is an example of a program to receive the data sent in the async transmission example in Figure 8. Note that the frequencies of $\overline{T x C L K}$ on the transmitter and $\overline{\mathrm{RxCLK}}$ on the receiver are equal.

| ASYNRX : | CALL | ASYNMOD | ; Set Async mode |
| :---: | :---: | :---: | :---: |
|  | MOV | AL, 00010100B | ; Command: clear error flag, receive enable |
|  | OUT | PCTRL, AL |  |
|  | MOV | BW, OFFSET RXDADR | ; Receive data area |
| RXSTART : | IN | AL, PCTRL | ; Read status |
|  | TEST1 | AL, 1 |  |
|  | BZ | RXSTART | ; Wait until RxRDY=1 |
|  | IN | AL, PDATA | ; Read and store the receive data |
|  | MOV | [BW], AL | ; Store |
|  | INC | BW | ; Set next store address |
|  | CMP | AL, 0 | ; End if data=0 |
|  | BNE | RXSTART |  |
|  | RET |  |  |
| RXDADR | DB | 256 DUP (?) | ; Reserve receive data area |

## Transmission in Synchronous Mode

Following the establishment of sync mode and the enabling of the transmitter, the TxDATA pin stays high until the CPU writes the first character (normally, SYNC characters). When data is written, the TxDATA pin will send one bit for each falling edge of $\overline{T x C L K}$ if the $\overline{C T S}$ pin is low. Unlike async mode, start and stop bits are not used. However, a parity bit may be set. Figure 10 shows these data formats.

Figure 10. Synchronous Mode Data Format

$\mathrm{n}=4,5,6,7$

Once transmission has begun, the CPU must write data to the CX071051 at the TxCLK rate. If TxEMP goes high because of a delay in writing by the CPU, the CX071051 inserts SYNC characters until the CPU writes a data. TxEMP goes low when a data is written, and the data is sent as soon as the transmission of the SYNC characters stops.

Automatic transmission of SYNC characters begins after the CPU writes a data. SYNC characters are not automatically sent merely by enabling the transmitter. Figure 11 shows these timing sequences.

Figure 11. Synchronous Mode Transmission Timing


If a command byte is written to the CXQ71051 while SYNC characters are being sent and TXEMP=1, the CXO71051 may interpret the command as a data byte and transmit it as a data. If a command must be written under these conditions, the CPU should write a SYNC character to the CXQ71051 and send the command while the SYNC character is being transmitted. This is shown in Figure 12.

Figure 12. Issuing a Command During SYNC Character Transmission


Notes: 1. Confirm the automatic transmission of the SYNC character by the TxEMP status.
2. Write SYNC character data.
3. Confirm the beginning of SYNC character transmission by the CPU by reading the status.
4. Write command.

The following is an example of a program for transmitting in sync mode.

| SYNTX: | CALL | SYNMOD | ; Set sync mode |
| :---: | :---: | :---: | :---: |
|  | MOV | AL, 00010001 B | ; Command: clear error flags, transmit enable |
|  | OUT | PCTRL, AL |  |
|  | MOV | BW, OFFSET TXDADR | ; Transmit data area |
| TXLEN : | IN | AL, PCTRL |  |
|  | TEST1 | AL, 0 |  |
|  | BZ | TXLEN |  |
|  | MOV | AL, LDLEN | ; Transmit the length byte |
|  | OUT | PDATA, AL |  |
|  | MOV | CL, AL | ; Set number of transmit data to counter |
|  | MOV | $\mathrm{CH}, \mathrm{O}$ |  |
| TXDATA : | IN | AL, PCTRL |  |
|  | TEST1 | AL, 0 |  |
|  | BZ | TXDATA |  |
|  | MOV | AL, [BW] | ; Transmit the number of |
|  | OUT | PDATA, AL | ; bytes specified by LDLEN. |
|  | INC | BW |  |
|  | DBNZ | TXDATA |  |
|  | MOV | AL, 00010000B | ; Command: clear error flags, transmit enable |
|  | OUT | PCTRL, AL |  |
|  | RET |  |  |
| SYNC1 | DB | $?$ | ; SYNC character 1 |
| SYNC2 | DB | ? | ; SYNC character 2 |
| LDLEN | DB | ? | ; Set number of data to be ; transmitted (1 to 255) |
| TXDADR | DB | 255 DUP (?) | ; Data to be transmitted |
| SYNMOD : | MOV | AL, 0 | ; Write control bytes |
|  | OUT | PCTRL, AL | ; three times with OOH to |
|  | OUT | PCTRL, AL | ; unconditionally accept |
|  | OUT | PCTRL, AL | ; the new command byte |
|  | MOV | AL, 01000000B | ; Software reset |
|  | OUT | PCTRL, AL |  |
|  | MOV | AL, 00111100 B | ; Write mode byte: 2 SYNC characters, |
|  | OUT | PCTRL, AL | ; internal sync detect, <br> ; even parity, 8 bits/character |
|  | MOV | AL, SYNC1 | ; Write SYNC characters |
|  | OUT | PCTRL, AL |  |
|  | MOV | AL, SYNC2 |  |
|  | OUT | PCTRL, AL |  |
|  | RET |  |  |

## Receiving in Synchronous Mode

In order to receive in sync mode, the receiver must be synchronized to the transmitter. The first command after setting sync mode and writing the SYNC character must include $E H=1$, $E C L=1$, and $R \times E N=1$. When hunt phase is entered due to this command, all the bits in the receive buffer are set to 1 . In internal synchronization, data on the RxDATA pin is shifted into the receive buffer on the rising edge of $\overline{R x C L K}$ and is compared with the SYNC character in the sync character register at the same time. Figure 13 shows this internal sync detection.

## Figure 13. Internal Sync Detection Example

5-bit Character, No Parity, 2 Sync Characters
Sync Character $1=011008$, Sync Character $2=11001$ B


Note: Since the character is programmed as 5 bits, the lower 5 bits in the sync character register ( (1) ) are valid and the upper 3 bits ( (2)) are disabled. The receive buffer also use the lower 5 bits ( (3)) and the upper 4 bits ( (4)) are disabled.
(1) and (3) are compared. If they are not equal, the CX071051 shifts in another bit and repeats the comparison. When a match occurs, SYNC will become 1.
If a parity bit is enabled, the left 1 bit of (4) will be assigned. However, parity is not checked at comparison.

When the receive buffer and the SYNC character coincide, the CXO71051 ends hunt phase and SYNC becomes 1 in the center of the last SYNC bit to indicate that it has achieved synchronization. If parity exists, SYNC becomes 1 in the center of the parity bit. Data receiving starts from the following bit.

In external sync detection, synchronization is achieved by setting the SYNC pin high from an external circuit for at least one cycle of $\overline{\mathrm{RxCLK}}$. Hunt phase ends, and data receiving can start. At this time, the SYNC status bit becomes 1 , and returns to 0 when the status is read. The SYNC status bit is set to 1 when the SYNC pin has a positive-going input followed by a high level of more than one cycle of $\overline{\mathrm{RXCLK}}$, even after synchronization is achieved.

If synchronization is lost, the CX071051 can regain it anytime by issuing an enter hunt phase command.
After synchronization, the SYNC character is compared with each data character regardless of whether internal or external synchronization is used. When the characters coincide, SYNC becomes 1, indicating that a SYNC character has been received. SYNC (SYNC status bit only in external detection) becomes 0 when the status is read.

Overrun and parity errors are checked the same as in async mode, affecting only the status flag. Parity checking is not performed in the hunt phase. The following is an example of a program that receives the data sent by the previous sync transmit program example. Note that the frequencies of TxCLK on the transmitter and $\overline{\mathrm{RxCLK}}$ on the receiver are the same.

| SYNRX : | CALL | SYNMOD | ; Set sync mode |
| :---: | :---: | :---: | :---: |
|  | MOV | AL, 10010100B | ; Command: enter hunt phase, |
|  | OUT | PCTRL, AL | ; clear error flags, receive enable |
|  | MOV | BW, OFFSET RXDADR | ; Set receive data store address |
| RXLEN : | IN | AL, PCTRL |  |
|  | TEST1 | AL, 1 |  |
|  | BZ | RXLEN |  |
|  | IN | AL, PDATA | ; Receive the number of receive data |
|  | MOV | STLEN, AL | ; Set the number of |
|  | MOV | CL, AL | ; receive data to both |
|  | MOV | $\mathrm{CH}, \mathrm{O}$ | ; variable and counter |
| RXDATA : | IN | AL, PCTRL |  |
|  | TEST1 | AL, 1 |  |
|  | BZ | RXDATA |  |
|  | IN | AL, PDATA | ; Receive and store the number of data bytes |
|  | MOV | [BW], AL | ; by the counter |
|  | INC | BW |  |
|  | DBNZ | RXDATA |  |
|  | MOV | AL, 00000000B | ; Command: receive disable |
|  | OUT | PCTRL, AL |  |
|  | RET |  |  |
| STLEN | DB | ? | ; Set number of receive data |
| RXDATR | DB | 256 DUP (0) | ; Reserve receive data area |

## Reading the Status Register

The CPU can read the status of the CX071051 at any time except when the CX071051 is in standby mode. Status can be read after setting $C / \bar{D}=1$ and $\overline{R D}=0$. Status is not updated while being read. Status updating is delayed at least 28 clock periods after an event that affects the status. Figure 14 shows the format of the status register.

Figure 1.4. Status Register Format


The TxEMP and RxRDY bits have the same meaning as the pins of the same name. The SYNC/BRK bit generally has the same meaning as the SYNC/BRK pin. In external synchronization mode, the status of the bit does not always coincide with the pin. In this case, the SYNC pin becomes an input and the status bit goes to 1 when a rising edge is detected at the input. The status bit remains at 1 until it is read, even after the input level at the SYNC pin goes low. The status bit becomes 1 when a SYNC character is input on the RxDATA input, even when the pin is low.

The DSR bit shows the status of the $\overline{\mathrm{DSR}}$ input pin. The status bit is 1 when the $\overline{\mathrm{DSR}}$ pin is low.
The FE bit (framing error) becomes 1 when more than one valid stop bit is not detected at the end of each data block during asynchronous receiving. Figure 15 shows how a framing error can happen.

Figure 15. Framing Error

1 Character = 5-bit, No Parity, 1 Stop Bit

[ii] A frequency difference between $\overline{\mathrm{RxCLK}}$ and $\overline{\mathrm{T} \times C L K}$ :

[iii] When data is changed during transmission: [Using less reliable transmission line, etc.]


The OVE bit (overrun error) becomes 1 when the CPU has not read the old data and the new data byte is received. In this case, the old data byte received is overwritten and lost in the receive data buffer. Figure 16 shows how an overrun error can happen.

Figure 16. Overrun Error


Character 1 is not read by the CPU and is overwritten by character 2 on receipt of character 3

The PE bit (parity error) becomes 1 when a parity error occurs in a receive state.
Framing, Overrun, and parity errors do not disable the CX071051's operations. All three error flags are cleared to 0 by a command byte that sets the ECL bit to 1 .

The TxRDY bit becomes 1 when the transmit data buffer is empty. The TxRDY output pin becomes 1 when the transmit data buffer is empty, the $\overline{\mathrm{CTS}}$ pin is low, and TxEN=1. The TxRDY status bit and the TxRDY pin do not always have the same status.
TXRDY bit $=$ (Transmit Data Buffer is empty)
TxRDY pin $=($ Transmit Data Buffer is empty $) \cdot(\overline{\mathrm{CTS}}=0) \cdot(\mathrm{TxEN}=1)$

## Standby Mode

The CX071051 is a low-power CMOS device. In standby mode, it disables the external input clocks (CLK, TXCLK, and $\overline{\mathrm{RXCLK}}$ ) to the inside circuitry, thereby consuming less power.

A hardware reset is one way to enter standby mode. The input of a high level to the RESET pin causes the CXQ71051 to enter standby mode on the falling edge of the high level. A software reset command is the other way to enter standby mode. The only way to take the CX071051 out of standby mode is to write a mode byte.

In standby mode, the TxRDY, TxEMP, RxRDY, and SYNC/BRK pins are at low level and the TxDATA, $\overline{D T S}$, and $\overline{\text { RTS }}$ pins are at high level.

Figure 17 shows the timing for standby mode. While the internal standby signal is high, the external clocks to the CXQ71051 are ignored. If data $(C / D=0)$ is written to the CXQ71051 in standby mode, the reset operations are undefined and unpredictable operation may occur.

Figure 17. Standby Mode Timing


## Package Outline

Unit: mm


## Programmable Timer/Counter

## Description

The CX071054 is a CMOS high-performance programmable counter for microcomputer system timing control. It has three independent 16-bit counters, each capable of handing clock inputs up to 8 MHz . The programmer can use the CXO71054 for timing applications to match his requirements, and can program the counters for the desired time delays. This eliminates the need for software timing loops.

## Features

- Three independent 16-bit counters
- Six programmable counter modes
- Binary or BCD count
- Multiple latch command
- Clock rate: DC (standby mode) to 8 MHz
- Low power standby mode
- CMOS technolgy
- +5 V single power supply
- 24-pin plastic DIP ( 600 mil )
- NEC $\mu$ PD71054 compatible


## Pin Configuration (Top View)

| 071 | CXQ71054 | 24 VDD |
| :---: | :---: | :---: |
| D6 2 |  | 23 WR |
| DS 3 |  | $22 \overline{\mathrm{TD}}$ |
| D4 4 |  | $21 \overline{c s}$ |
| D3 5 |  | $20{ }^{4} 1$ |
| D2 6 |  | 19 AO |
| 017 |  | (18) CLK 2 |
| Do 8 |  | 17 Out2 |
| cleo 9 |  | 16 gater |
| оито 10 |  | 15 CLK 1 |
| gateo 11 |  | 14 GATE1 |
| GND 12 |  | 13 OUT1 |

## Block Diagram



Note: The internal architecture of counters \#1 and \#2 is the same as counter \#0.
(C) 1985 NEC Electronics

## Pin Identification

| No. | Symbol | Direction | Function |
| :---: | :---: | :---: | :--- |
| $1-8$ | D7-Do | In/Out | 8-bit data bus |
| 9 | CLK0 | In | Counter clock 0 |
| 10 | OUTO | Out | Counter output 0 |
| 11 | GATE0 | In | Counter gate 0 |
| 12 | GND |  | Ground |
| 13 | OUT1 | Out | Counter output 1 |
| 14 | GATE1 | In | Counter gate 1 |
| 15 | CLK1 | In | Counter clock 1 |
| 16 | GATE2 | In | Counter gate 2 |
| 17 | OUT2 | Out | Counter output 2 |
| 18 | CLK2 | In | Counter clock 1 |
| 19,20 | A1, A0 | In | Address |
| 21 | $\overline{\text { CS }}$ | In | Chip select |
| 22 | $\overline{\text { RD }}$ | $\ln$ | Read strobe |
| 23 | $\overline{\text { WR }}$ | In | Write strobe |
| 24 | VDD |  | Power supply |

## Pin Functions

## D7-Do [Data Bus]

These pins are an 8-bit three-state bidirectional data bus.
This bus is used to program counter modes and to read status and count values. The data bus is active when $\overline{C S}=0$ and is in the high impedance state when $\overline{C S}=1$.

CLKn [Counter Clock] $\mathbf{n = 0 - 2}$
These pins are the clock input that determines the count rate for counter $n$. The clock rate may be DC (standby mode) to 8 MHz .

OUTn [Counter Output] $\mathbf{n}=\mathbf{0 - 2}$
These are the output pins for counter n. A variety of outputs is available depending on the count mode. When the CXQ71054 is used as an interrupt source, these pins can output an interrupt request signal.

## GATEn [Counter Gate] $\mathbf{n}=\mathbf{0 - 2}$

These input pins inhibit or trigger counter $n$ according to the mode selected.

## A1, Ao [Address]

These pins select one of the three counter or control word register. $A_{1}, A_{0}$ equal to 00,01 or 10 selects counter 0,1 or 2 , respectively. The control word register is selected when $A_{1}, A_{0}=11$. These pins are normally connected to the system address bus.

## $\overline{\mathbf{C S}}$ [Chip Select]

When $\overline{C S}=1$, all the bits of the data bus go to the high impedance state. $\overline{\mathrm{CS}}$ must be low to access the CX071054.

## $\overline{R D}$ [Read Strobe]

$\overline{R D}$ must be low to read data from the CXQ71054.

WR [Write Strobe]
$\overline{W R}$ must be low to write data to the CXO71054. The contents of the data bus are written to the CXQ71054 at the rising edge of $\overline{W R}$.

## Vdd [Power]

+5 V power supply.

## GND [Ground]

Ground.

## Absolute Maximum Ratings*

$\left(\mathrm{Ta}=+25^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Rating Value | Unit |
| :--- | :---: | :---: | :---: |
| Power Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | -0.5 to +7.0 | V |
| Input Voltage | $\mathrm{V}_{\mathrm{I}}$ | -0.5 to $\mathrm{VDD}+0.3$ | V |
| Output Voltage | $\mathrm{Vo}_{\mathrm{o}}$ | -0.5 to VDD +0.3 | V |
| Power Dissipation | PDMAX | 1.0 | W |
| Operating Temparature | Topr | -10 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | Tstg | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

* Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


## DC Characteristics

$$
\mathrm{Ta}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}, \mathrm{VDD}=+5 \mathrm{~V} \pm 10 \%
$$

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Input Voltage High | VIH | 2.2 | Vdd +0.3 | V |  |
| Input Voltage Low | VIL | -0.5 | 0.8 | V |  |
| Output Voltage High | VOH | $0.7 \times \mathrm{Vdd}$ |  | V | Іон $=-400 \mu \mathrm{~A}$ |
| Output Voltage Low | Vol |  | 0.4 | V | $\mathrm{loL}=2.5 \mathrm{~mA}$ |
| Input Leakage Current High | ILİ |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=\mathrm{Vod}$ |
| Input Leakage Current Low | ILIL |  | -10 | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=0 \mathrm{~V}$ |
| Output Leakage Current High | ILOH |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=\mathrm{Vdo}$ |
| Output Leakage Current Low | Ilol |  | -10 | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=0 \mathrm{~V}$ |
| Supply Current | IDD1 |  | 30 | mA | 8 MHz Operation |
|  | IdD2 |  | 50 | $\mu \mathrm{A}$ | Stand-by Mode |

Capacitance

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Input Capacitance | Cin |  | 10 | pF | $\mathrm{fc}=1 \mathrm{MHz}$ <br> Unmeasured pins returned to OV |
| 1/O Capacitance | Clo |  | 20 | pF |  |

## AC Characteristics

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Read Cycle |  |  |  |  |  |
| Address Set-up to $\overline{\mathrm{RD}} \downarrow$ | tsar | 30 |  | ns |  |
| Address Hold from $\overline{\mathrm{RD}} \uparrow$ | thra | 10 |  | ns |  |
| $\overline{\mathrm{CS}}$ Set-up to $\overline{\mathrm{RD}} \downarrow$ | tSCR | 0 |  | ns |  |
| $\overline{\mathrm{RD}}$ Low Level Width | trRL | 150 |  | ns |  |
| Data Delay from $\overline{\mathrm{RD}} \downarrow$ | tDRD |  | 120 | ns | $\mathrm{CL}_{L}=150 \mathrm{pF}$ |
| Data Float from $\overline{\mathrm{RD}} \uparrow$ | tfrid | 10 | 85 | ns | $\begin{aligned} & \mathrm{CL}=20 \mathrm{pF} \\ & \mathrm{RL}=2 \mathrm{k} \Omega \end{aligned}$ |
| Data Delay from Address | tDAD |  | 220 | ns | $\mathrm{CL}=150 \mathrm{pF}$ |
| Read Recovery Time | trV | 200 |  | ns |  |
| Write Cycle |  |  |  |  |  |
| Address Set-up to $\overline{W R} \downarrow$ | tsaw | 0 |  | ns |  |
| Address Hold from $\overline{W R} \uparrow$ | thwa | 0 |  | ns |  |
| CS Set-up to $\overline{W R} \downarrow$ | tscw | 0 |  | ns |  |
| $\overline{\mathrm{WR}}$ Low Level Width | tWWL | 160 |  | ns |  |
| Data Set-up to $\overline{W R} \uparrow$ | tsow | 120 |  | ns |  |
| Data Hold from WR $\uparrow$ | thwo | 0 |  | ns |  |
| Write Recovety Time | trV | 200 |  | ns |  |
| CLK and Gate Timing |  |  |  |  |  |
| CLK Cycle Time | tCYK | 125 | DC | ns |  |
| CLK High Level Width | tKKH | 60 |  | ns |  |
| CLK Low Level Width | tKKL | 60 |  | ns |  |
| CLK Rise Time | tKR |  | 25 | ns |  |
| CLK Fall Time | tKF |  | 25 | ns |  |
| GATE High Level Width | tGGH | 50 |  | ns |  |
| GATE Low Level Width | tGGL | 50 |  | ns |  |
| GATE Set-up to CLK $\uparrow$ | tsGK | 50 |  | ns |  |
| GATE Hold from CLK $\uparrow$ | tHKG | 50 |  | ns |  |
| Clock Delay from WR $\uparrow$ (Count Transfer) | towk | 100 |  | ns | tKKH $\geq 125 \mathrm{~ns}$ |
|  |  | 225-tкKH |  | ns | tккн<125 ns |
| Clock Set-up to WR $\uparrow$ (Latch) | tskw | 85 |  | ns |  |
| GATE Delay from WR $\uparrow$ | towg | 0 |  | ns |  |
| OUT Delay from GATE $\downarrow$ | tDGO |  | 120 | ns | $\mathrm{CL}=150 \mathrm{pF}$ |
| OUT Delay from CLK $\downarrow$ | tDKo |  | 150 | ns | $\mathrm{CL}=150 \mathrm{pF}$ |
| OUT Delay from WR $\uparrow$ ( Initial Out) | towo |  | 295 | ns | $\mathrm{CL}_{\mathrm{L}}=150 \mathrm{pF}$ |

Note: AC timing test points for output V OH $=2.2 \mathrm{~V}$, $\mathrm{Vol}=0.8 \mathrm{~V}$

## AC Test Input Waveforms:



Testing Waveforms

Read Cycle Timing:


Write Cycle Timing:


Read/Write Recovery Time:


## CLK and GATE Timing



Notes: (1) The last 1 byte of count number writing
(2) Count latch command or multiple latch command

## Block Functions

## Data Bus Buffer

This is an 8-bit three-state bidirectional buffer that acts as an interface between the CX071054 and the system data bus. The data bus buffer handles control words, the count to be written to the count register, count data read from the count latch, and status data read from the status latch.

## Read/Write Control

This circuit decodes signals from the system bus and sends control signals to other blocks of the CXQ71054. A1 and Ao select one of the counters or control word register. A low signal on $\overline{R D}$ or $\overline{W R}$ selects a read or write operation. $\overline{\mathrm{CS}}$ must be low to enable these operations.

## Control Word Resister

This is an 8-bit register into which the control word is written to determine the operating mode of the counter. Data is written to this register when th CPU executes an OUT command while $A_{1}, A_{0}=11$. The contents of this register cannot be read if the CPU executes an IN command while $A_{1}, A 0=11$. However, the multiple latch command allows you to read the mode and status of each counter.

## Counter $n(n=0-2)$

The CXQ71054 contains three counters capable of binary or BCD operation. There are six programmable count modes. The counters operate independently and each can be set to a different mode. Address lines $A_{1}$, Ao are used to select one of the three counter.

A 16-bit synchronous down counter performs the actual count operation within the counter. It is presettable and counts binary or BCD operation.

The count register is a 16 -bit register that stores the count when it is newly written to the counter. The count is transferred to the down counter and a count operation for a specified number of counts begins.

The 8-bit width of the internal data bus permits the transfer of only eight bits at a time when the count is written to the count register. However, 16-bit data is transferred from the count register to the down counter at the same time. When the count is written to the count register while the counter is in read/write one byte mode, the remaining byte of the register will be zero.

The count latch normally holds the current value of the down counter. If the contents of the down counter change, the contents of the count latch also change so that the two values are the same. When the CX071054 receives a count latch command, the count latch latches the value of the down counter and holds it until the CPU reads it. When the data is read, the count latch returns to tracking the down counter.

When the control word is written to the counter, the lower six bits are copied to the lower six bits of the 8 -bit status register. The remaining two bits show the status of the OUT pin and the NULL COUNT flag. When the Multiple Latch command is sent to latch counter, the current value of the status register is latched into the status latch. This data is held in the latch until the CPU reads it.

The control logic controls each internal block according to the mode and the state of the CLK and GATE pins. The result is output to and sets the state of the OUT pin.

## CX071054 System Configuration Example

The CPU views the three counters and the control word register as four $I / O$ ports. $A_{1}$, A0 are connected to the $A_{1}$, Ao pins of the system address bus. $\overline{C S}$ is generated by decoding the address and $\overline{\mathrm{OO}} / \mathrm{MEM}$ signals so that $\overline{\mathrm{CS}}$ goes low when the address bus is set to the target $1 / O$ address and $1 / O$ is selected. These connections are shown in Figure 1.

The CXQ71054 can be used with the memory-mapped I/O configurations. Then the decoding should be such that $\overline{\mathrm{CS}}$ goes low when memory is selected.

Figure 1. System Configuration Example


## Programming and Reading the Counter

The counter must be programmed and the operating mode specified before the CXQ71054 can be used. Once a mode has been selected for counter, it operates in that mode until another mode is set. The count is written to the count register and when it is transferred to the down counter, a new count operation begins. The current count and status can be read while the counter operates. Figure 2 outlines the steps of operation.

Figure 2. Basic Operating Procedure


## Programming the Counter

The CXQ71054 is controlled by a microcomputer program. The program must write a control word to set the counter mode and write a count data that determines the length of the count operation. Table 1 shows the values for $A_{1}$, Ao that determine the target counter for write operations.

Table 1. Write Operations ( $\overline{C S}=0, \overline{\mathrm{RD}}=1, \overline{\mathrm{WR}}=0$ )

| A1 | $A_{0}$ | Write Target |
| :---: | :---: | :--- |
| 0 | 0 | Counter 0 |
| 0 | 1 | Counter 1 |
| 1 | 0 | Counter 2 |
| 1 | 1 | Control Word Register |

## Control Words and Mode Setting

The control word must be written to set the counter mode before operating the counter. A control word is written to the control word register if a write operation is performed when $A_{1}, A_{0}=11$. Figure 3 shows the format of the 8 -bit control word.

Figure 3. Control Word Format ( $A_{1}, A_{0}=11, \overline{C S}=0, \overline{R D}=1, \overline{W R}=0$ )


SC1 and SCO correspond to bits D7 and D6 and specify a counter or the Multiple Latch command. When a counter is chosen, the specifications described below apply to the counter.

RMW1 and RMW2 correspond to bits D5 and D4 and specify the read/write operation to the counter or select the Count Latch command.

CM2, CM1, and CMO correspond to bits D3, D2, and D1 and set the counter mode (0 to 5).
BCD corresponds to bit Do and selects binary or BCD operation. The count may be 0 to FFFFH in binary mode or 0 to 9999 in BCD.

If a control word specifies a mode, the lower six bits of the control word are copied to the lower six bits of the status register of the counter selected by SC1 and SCO. The mode selected remains in effect until a new mode is set. This is not true if the control word specifies the Count Latch or Multiple Latch command.

## Writing the Count

The count is written to the counter after the mode is set. Set A1, Ao to specify the target counter as shown in Table 1. A new count can be written to a counter at any time, but the read/write mode selected (when the mode was written) must be used when writing the count.

In 1-byte mode (RWM1, RWM0 $=01,10$ ), the higher or lower byte of the count register is written by the first write. The write operation ends and 00 H is written to the remaining byte. In the 2-byte mode (RWM1, RWMO $=11$ ), the lower byte is written by the first write and the higher byte by the second.

For example, if the 2 -byte count 8801 H is written to a counter set in lower byte only mode mistakenly, the lower byte $(01 \mathrm{H})$ is written first, followed by the higher byte $(88 \mathrm{H})$. Therefore, the data written to the count register is 0001 H for the first write and 0088 H for the second.

Table 2. Read/Write Mode and Count Write

| Read/Write Mode | No. of Writes | Count Register |  |
| :---: | :---: | :---: | :---: |
|  |  | Higher Byte | Lower Byte |
| Low 1-byte | 1 | 00 H | nnH |
| High 1-byte | 1 | nnH | 00 H |
| Low/High 2-byte | 2 | nnH <br> (2nd write) | nnH <br> (1 st write) |

$\mathrm{nn}=$ two-digit hexadecimal value

## Reading the Counter

There are three methods to read the contents of the down counter during operation. In particular, the multiple latch command reads the current count data and the counter mode or the state of the OUT pin. Table 3 shows the values of $A_{1}$, Ao used to select the counter to be read.

Table 3. Read Operations ( $\overline{\mathbf{C S}}=0, \overline{\mathrm{RD}}=0, \overline{\mathrm{WR}}=1$ )

| $A_{1}$ | $A_{0}$ | Read Target |
| :---: | :---: | :---: |
| 0 | 0 | Counter 0 |
| 0 | 1 | Counter 1 |
| 1 | 0 | Counter 2 |

## Directly Reading the Counter

It is possible to read the current value of the counter by reading the counter selected by $A_{1}, A_{0}$ as shown in Table 3. This involves reading the count latch; since the value of the down counter may change while the count latch is read, this method may not provide an accurate result. The CLK or GATE input must be concrolled to stop the counter and read it for a correct result.

## Using the Count Latch Command

The Count Latch command is used to latch the current counter value into the count latch. This value is held by the latch until it is read or until a new mode is set. This provides an accurate reading of the counter value without affecting counter operation when the command is executed. Figure 4 shows the format for the Count Latch command.

Figure 4. Count Latch Command Format ( $A_{1}, A_{0}=11, \overline{C S}=0, \overline{R D}=1, \overline{W R}=0$ )


Note that when bits $\mathrm{D}_{7}$ and $\mathrm{D}_{6}(\mathrm{SC} 1$ and SCO ) are 11, the command is not the Count Latch command; it is the Multiple Latch command.

If the counter value that was latched into the count latch is not read before a second latch command is issued, the second command is ignored. This is because the counter value latched by the first command is held until it is read or until a new mode is set. When the data in the count latch is read, the latch is then released and continues tracking the down counter.

## Using the Multiple Latch Command

When the multiple latch command is received, the counter value and status register for any counter may be selectively latched into the count latch and status latch. Bits D1-D5 of the Mulitple Latch command specify the counter latching. The CPU can then read the status and counter value for the selected counter. Figure 5 shows the format for this command.

Bits CNT2, CNT1, and CNTO correspond to counters 2,1 , and 0 . The command is executed for all counters whose corresponding bit is 1 . This allows the data for more than one counter to be latched by a signal Count Latch command.

When the COUNT bit is 0 , the counter value of the selected counters is latched into the count latches.
When the STATUS bit is 0 , the status of the selected counters is latched into the status latches. Bits D5Do of the status register show the mode status of the counter. The OUTPUT bit (D7) shows the state of the OUT pin of that counter. These bits are shown in Figure 6. The NULL COUNT bit (D6) indicates whether the count data is valid. When the count is transferred from the count register to the down counter, this bit changes to 0 to show that the data is valid. Table 4 shows how the NULL COUNT flag operates.

Figure 5. Multiple Latch Command Format ( $A 1, A=11, C S=0, R D=1, W R=0$ )

| D7 | D6 | Ds | D4 | D3 | $\mathrm{D}_{2}$ | D 1 | Do |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | $\overline{\text { COUNT }}$ | STATUS | CNT2 | CNT1 | CNTO | 0 |  |
|  |  |  |  |  |  |  | 0 | Counter \# 0 Not Selected |
|  |  |  |  |  |  |  | 1 | Counter \# 0 Selected |
|  |  |  |  |  |  |  | 0 | Counter \# 1 Not Selected |
|  |  |  |  |  |  |  | 1 | Counter \# 1 Selected |
|  |  |  |  |  |  |  | 0 | Counter \# 2 Not Selected |
|  |  |  |  |  |  |  | 1 | Counter \# 2 Selected |
|  |  |  |  |  |  |  | 0 | Latch Status |
|  |  |  |  |  |  |  | 1 | Do Not Latch Status |
|  |  |  |  |  |  |  | 0 | Latch Count |
|  |  |  |  |  |  |  | 1 | Do Not Latch Count |

Figure 6. Status Data


Table 4. Null Count Flag Operation

| Operation | Null Count Flag |
| :--- | :---: |
| Write control word for mode set | 1 |
| Write count to count register* | 1 |
| Transfer count from count register to <br> down counter | 0 |

Note: * When 2-byte mode is selected, the flag becomes
1 when the second byte is written.

If the data that was latched is not read before a second multiple latch command is executed, the second command is ignored for those latches whose contents have not been read. This is because the data latched by the first command is held until it is read or until a new mode is set. When the data in the latch is read, the latch is then released.

Figure 7. Multiple Latch Command Execution Example


It is possible to latch both the count and status using the Multiple Latch command(s). The status data is always read first regardless of which data is latched first. The count data is read by the next read operation ( 1 - or 2 -step read as determined by read/write mode). If additional read commands are received, the unlatched count data (the contents of the down counter as reflected by the current counter value) is read.

Read operations must be performed in accordance with read/write mode. In 2-byte mode, two bytes of data must always be read. This does not imply that the second byte must be read right after the first; other counter operations may be inserted between the two reads. For example, you could read the lower byte, write a new lower byte, read the higher byte, and then write a new higher byte.

## Definitions

CLK pulse refers to the time from the rising to the falling edge of the CLKn input.

Trigger refers to the rising edge of the GATEn input.
The GATEn input is sampled at each rising edge of the CLKn input. The GATE input can be level- or rising edge-sensitive. In the latter case, counter n's internal flip-flop is set at the rising edge of the GATE signal, sensed at the rising edge of the next CLK pulse, and reset immediately. This allows edge-triggering to be sensed whenever it occurs.

Initial OUT refers to the state of the OUT pin immediately after the mode is set.
Count Transfer refers to the transfer from the count register to the down counter. The down counter is decremented at the falling edge of the CLK pulse.

Count Write refers to writing the count value to the count register.

Count Zero is state of the down counter when the counter has come to zero.
PCNTO, PCNT1, and PCNT2 are the I/O ports for counters 0,1 , and 2, respectively. PCTRL is the I/O port for the control word.

CW is control word.

HB is the higher byte of the count.

LB is the lower byte of the count.

In the timing charts for each counter mode, counter is in read/write 1-byte and binary count mode. If no GATE signal appears in the charts, a high level signal is assumed. The value shown below the OUT signal is the counter value. The maximum value that can be set for the count in each mode is 0 . When this value is set, a maximum value of 10000 H (binary count) or 10000 (BCD count) is enabled.

## Counter Modes

## Mode 0: Interrupt on End of Count

In this mode, the OUT output changes from low to high level when the specified count has come to zero.

Table 5. Mode 0 Operation

| Function | Result |
| :--- | :--- |
| Initial OUT | Low Level |
| GATE High | Count enable |
| GATE Low | Count disable |
| Count Write and Transfer | When the count is written, OUT will go low independent of the CLK pulse. In <br> 2-byte mode counting is disabled while the first is written. OUT goes low <br> immediately. <br> Transfer is performed at the next CLK pulse after the count is written. |
| Count Operation | If the count is written while GATE is high; <br> the decrement begins at the next CLK pulse after data transfer. If a count <br> of $n$ is set, OUT goes high after n+1 CLK pulse. <br> If the count is written while GATE is low; <br> after GATE goes high, the decrement begins at the next CLK pulse and <br> OUT is low for n CLK pulse. One CLK pulse is not necessary for the transfer <br> because it has already done while GATE is low. |
| Count Re-write | The new count is transferred at the next CLK pulse and counting is resumed <br> from the new data. |
| Count Zero | The signal at the OUT pin goes high. The count operation does not stop and <br> counts down to FFFFH (binary) or 9999 (BCD). |
| Minimum Count | 1 |

Figure 8. Mode 0 Timing Chart


## Mode 0 Program Example

This subroutine causes a delay of $10000(2710 \mathrm{H})$ CLK pulses. In this program, counter 2 is set to 2-byte mode and binary count.

| SUBRO: | MOV | AL,10110000B | ; set mode: counter 2. |
| :--- | :--- | :--- | :--- |
|  | OUT | PCTRL,AL | ; Count mode 0 , byte mode. binary |
|  | MOV | AL,10H |  |
|  | OUT | PCNT2,AL |  |
|  | MOV | AL,27H | ; write count 10000 |
|  | OUT | PCNT2,AL |  |
|  | RET |  |  |

Figure 9. Mode 0 Program Example Timing Chart


## Mode 1: GATE Retriggerable One-shot

In Mode 1, a low-level one-shot pulse triggered by the GATE input is output from the OUT pin.
Table 6. Mode 1 Operation

| Function | Result |
| :--- | :--- |
| Initial OUT | High Level |
| GATE Trigger* | OUT goes low at the next CLK pulse after the trigger. |
| Count Write and Transfer | Transfer is performed at the next CLK pulse after the GATE trigger. |
| Count Operation | OUT goes low at the next pulse following the trigger to start the one-shot <br> pulse operation. The decrement then starts at the next CLK pulse. If a count <br> of $n$ is set, the one-shot output from OUT continues (remains low) for $n$ CLK <br> pulse. OUT then goes high when the count becomes zero. The one-shot <br> operation is retriggerable, hence OUT remains low for $n$ CLK pulse after any <br> GATE trigger. |
| Count Re-write | If a new count is written during one-shot pulse operation, it does not affect <br> the current operation unless the counter is retriggered. If retriggered, the <br> new data is transferred. |
| Count Zero | The signal at the OUT goes high. The count operation does not stop and <br> counts down to FFFFH (binary) or 9999 (BCD). |
| Mimimum Count | 1 |

* The trigger is ignored when the count has not been written after the mode is set, or when only one byte of the count has been written in 2-byte.

Figure 10. Mode 1 Timing Chart


## Mode 1 Program Example

This subroutine waits until no trigger is generated for an interval of 200 or more CLK pulses after the first gate trigger and returns to main program. Counter 1 is set to low-byte read/write mode and binary count.

| SUBR1: | MOV | AL,01010010B | ; set mode: counter 1, low-byte read/ |
| :--- | :--- | :--- | :--- |
|  | OUT | PCTRL,AL | ; write mode, count mode 1, binary |
|  | MOV | AL,200 |  |
|  | OUT | PCNT1,AL | ; write low byte of count |
| FSTTRG: | MOV | AL,11100100B | ; multiple latch command: counter 1, |
|  | OUT | PCTRL,AL | ; status |
|  | IN | AL,PCNT1 |  |
|  | TEST1 AL,7 | ; wait for first trigger |  |
| ; | BNZ | FSTTRG |  |
| WAIT: | MOV | AL,11100100B | ; multiple latch command: counter 1, |
|  | OUT | PCTRL,AL | ; status |
|  | IN | AL,PCNT1 |  |
|  | TEST1 AL,7 | ; wait until output goes high |  |
|  | BZ | WAIT |  |
|  | RET |  |  |

Figure 11. Mode 1 Program Example Timing Chart


## Mode 2: Rate Generator

In Mode 2, the signal from the OUT pin cyclically goes low for one clock period when the counter has reached 0001 H . The counter operates as a frequency divider.

Table 7. Mode 2 Operation

| Function | Result |
| :--- | :--- |
| Initial OUT | High Level |
| GATE High | Count Enable |
| GATE Low | Count disabled. If GATE goes low while OUT is low, OUT will go high <br> (independent of the CLK pulse). |
| GATE Trigger* | Transfer is performed at the next CLK pulse after the trigger. |
| Write Operation | Transfer is performed at the next CLK pulse <br> after the GATE trigger; <br> after the count is written; <br> after the count completion. |
| Count Re-write | The decrement begins at the next CLK pulse after data transfer. When the <br> count has decremented to one, OUT goes low for are CLK pulse. OUT then <br> returns high and the transfer is performed again. The sequence is repeated. If <br> a count of $n$ is set, this sequence repeats every $n$ CLK cycles. |
| Count Zero | If a new count is written during counting, the current counting operation is <br> not affected. The new count will be transferred at the next transfer: after the <br> GATE trigger or after the count completion. |
| Minimum Count | Not available in this mode. |

* The trigger is ignored when the count has not been written or when only one byte of the count has been written in 2-byte mode.

Figure 12. Mode 2 Operation Timing Chart


## Mode 2 Program Example

This subroutine generates an interrupt to the CPU every 10000 clock pulses Counter 0 is in 2-byte mode and binary counting.

```
SUBR 2: MOV AL,00110100B ; set mode: counter 0, 2-byte
OUT PCTRL,AL ; mode, count mode 2, binary
MOV AL,10H
OUT PCNTO,AL
MOV AL,27H ; write count 10000
OUT PCNTO,AL
RET
```

Figure 13. Mode 2 Configuration


## Mode 3: Square Wave Generator

Mode 3 is a frequency divider similar to Mode 2, but with a different duty cycle of OUT.

Table 8. Mode 3 Operation

| Function | Result |
| :--- | :--- |
| Initial OUT | High Level |
| GATE High | Count Enable |
| GATE Low | Count Disable. If GATE goes low while OUT is low. OUT will go high <br> (Independent of the CLK pulse). |
| GATE Trigger* | Transfer is performed at the next CLK pulse after the trigger. |
| Count Write and Transfer | Transfer is performed at the next CLK pulse <br> after the GATE trigger; <br> after the count is written; <br> after the end of the half-period of the count; <br> after the count completion. |
| Count Operation | The operation depends on whether the programmed count $n$ is even or odd. <br> If $n$ is even; the count is decremented by two. When the count reaches two <br> (the end of the half-cycle), $n$ will be transferred again and OUT will be <br> inverted. The above sequence is taken as a half-cycle and repeated. <br> If $n$ is odd; $n-1$ is transferred and the count is decremented by two. The first <br> half-cycle (while OUT is high) continues until the count reaches zero and <br> $n-1$ is transferred again. The second half-cycle (while OUT is low) <br> continues until the count reaches 2. Hence the first half-cycle is one CLK <br> longer than the second half-cycle. (high OUT $\rightarrow$ (n+1)/2 CLK; low OUT <br> $\rightarrow(n-1) / 2$ CLK) The above sequence is repeated. |
| Count Re-write | If a new count is written during counting, the current counting operation is <br> $n o t a f f e c t e d, ~ T h e ~ n e w ~ c o u n t ~ w i l l ~ b e ~ t r a n s f e r r e d ~ a t ~ t h e ~ n e x t ~ t r a n s f e r: ~ a f t e r ~ t h e ~$ |
| GATE trigger, after the current half-cycle. |  |

* The trigger is ignored when the count has not been written after the mode is set or when only one byte of count has been written in 2-byte mode.

Figure 14. Mode 3 Timing Chart


## Mode 3 Program Example

This subroutine divides the input CLK frequency ( 5.0688 MHz ) by $264(108 \mathrm{H})$ to get a $19,200 \mathrm{~Hz}$ clock. Counter 2 is in 2-byte binary mode.

| SUBR 3: | MOV | AL,10110110B | ; set mode: counter 2, 2-byte |
| :--- | :--- | :--- | :--- |
|  | OUT | PCTRL,AL | ; mode count mode 3, binary |
|  | MOV | AL,08H |  |
|  | OUT | PCNT2,AL |  |
|  | MOV | AL,01H | ; 264 frequency division |
|  | OUT | PCNT2,AL |  |
|  | RET |  |  |

Figure 15. Frequency Division


## Mode 4: Software-triggered Strobe

In Mode 4, when the specified count comes to the end, OUT will go low for one CLK pulse.

Table 9. Mode 4 Operation

| Function | Result |
| :--- | :--- |
| Initial OUT | High Level |
| GATE High | Count enable |
| GATE Low | Count disable |
| Count Write and Transfer | Transfer is performed at the next CLK pulse after the count is written. In 2- <br> byte mode, data is transferred after the second byte is written. |
| Count Operation | If GATE is high, the decrements begins at the next CLK after data transfer. <br> When the count becomes zero, OUT will go low for one CLK pulse and then <br> go high again. For a count of n, OUT remains high for n+1 CLK pulses. <br> If GATE is low, the decrement begins at the next CLK after GATE goes high. |
| Count Re-write | The new count is transferred at the next CLK pulse and counting is resumed <br> from the new data. |
| Count Zero | OUT is low for one CLK pulse and returns to high. The down counter then <br> counts to FFFFH (binary) or 9999 (BCD) without stopping counter operation. |
| Minimum Count | 1 |

Figure 16. Mode 4 Timing Chart


## Mode 5: Hardware-triggered Strobe (Retriggerable)

Mode 5 is similar to Mode 4 except that operation is triggered by the GATE input and can be retriggered.
Table 10. Mode 5 Operation

| Function | Result |
| :--- | :--- |
| Initial OUT | High Level |
| GATE Trigger* | Transfer is performed at the next CLK pulse after the trigger. |
| Count Write and Transfer | Transfer is performed at the next CLK pulse after the GATE trigger. |
| Count Operation | The decrement begins at the next CLK pulses after the transfer. When the <br> count becomes zero, OUT will go low for one CLK pulse and then go high <br> again. For a count of $n$, OUT remains high for n+1 CLK pulses. |
| Count Re-write | The new count will be written without affecting the current counting <br> operation. |
| Count Zero | OUT is low for one CLK and goes high again. The down counter then counts <br> to FFFFH (binary) or 9999 (BCD) without stopping the counter operation. |
| Minimum Count | 1 |

* The trigger is ignored when the count has not been written after the mode is set or when only one byte has been written in 2-byte mode.

Figure 17. Mode 5 Timing Chart


## Mode 5: Program Example

Mode 5 can be used to add a fail-safe function to an interface. For example, the receiving equipment requests data by issuing a $\overline{\operatorname{REO}}$ signal to the sending equipment. The sending equipment responds by outputting data to the data bus and returning a SEND signal to the receiving equipment. In this type of system, if there is a malfunction in the sending equipment and no $\overline{\text { SEND }}$ signal is sent, the receiving equipment waits indefinitely for the $\overline{\text { SEND }}$ signal and system operation stops.
The following subroutine is a remedy for this situation. If no SEND signal is output within a given period ( 50 CLK cycles in this example) after the $\overline{R E Q}$ signal is output, the system assumes the sending equipment is malfunctioning and a $\overline{\text { FAIL }}$ signal is sent to the receiving equipment.

| SUBR5: | MOV | AL,00011010B | ; set mode: counter 0, lower 1-byte |
| :--- | :--- | :--- | :--- |
|  | OUT | PCTRL,AL | ; mode, count mode 5, binary |
|  | MOV | AL,50 | ; set interval: 50 CLK pulses |
|  | OUT | PCNTO,AL |  |
|  | RET |  |  |

Figure 18. Interface Fail-safe Example


Package Outline
Unit: mm


## Parallel Interface Unit

## Description

The CXQ71055 is a low-power CMOS programmable parallel interface unit for use in microcomputer systems. The CXQ71055 has three I/O ports and is typically used to interface peripheral devices to a microcomputer system bus.

## Features

- Three 8-bit I/O ports
- Three programmable operation modes
- Bit manipulation command
- Bus-compatible with most microcomputer
- 8 MHz operation
- CMOS technology
- +5 V single power supply
- 40-pin plastic DIP (600 mil)
- NEC $\mu$ PD71055 compatible


## Block Diagram



## Pin Configuration (Top View)



## Pin Identification

| No. | Symbol | Direction | Function |
| :---: | :---: | :---: | :---: |
| $1-4$ | РО3-POo | In/Out | Port 0, bits 3-0 |
| 5 | $\overline{\mathrm{RD}}$ | In | Read strobe |
| 6 | $\overline{\mathrm{CS}}$ | In | Chip select |
| 7 | GND |  | Ground |
| 10-13 | P27-P24 | In/Out | Port 2, bits 7-4 |
| 14-17 | P20-P23 | In/Out | Port 2, bits 0-3 |
| 18-25 | P10-P17 | In/Out | Port 1 |
| 26 | VDD |  | Power supply |
| 27-34 | D7-D0 | In/Out | Data bus |
| 35 | RESET | In | Reset |
| 36 | $\overline{W R}$ | In | Write strobe |
| 37-40 | $\mathrm{PO}_{7}-\mathrm{PO}_{4}$ | In/Out | Port 0, bits 7-4 |

## Pin Functions

## D7-Do [Data Bus]

D7-Do make up an 8-bit, three-state, bidirectional data bus. The bus is connectec to the system data bus. It is used to send commands to the CXO71055 and to send data to and from the CXQ71055.

## $\overline{\mathbf{C S}}$ [Chip Select]

$\overline{\mathrm{CS}}$ is used to select the CX071055. When $\overline{\mathrm{CS}}=0$, the $\mathrm{CXO71055}$ is selected. When $\overline{\mathrm{CS}}=1$, the $\mathrm{CXO71055}$ is not selected and its data bus is high-impedance.

## $\overline{\mathrm{RD}}$ [Read Strobe]

$\overline{R D}$ is set low when data is being read from the CXQ71055 data bus.

## $\overline{W R}$ [Write Strobe]

$\overline{W R}$ should be set low when data is to be written to the CXO71055 data bus. The contents of the data bus are written to the CXO71055 at the rising edge (low to high) of the $\overline{W R}$ signal.

## A1, Ao [Address]

The $A_{1}$ and $A_{0}$ inputs are used in combination with the $\overline{R D}$ and $\overline{W R}$ signals to select one of the three ports or the command register. $A_{1}$ and $A_{0}$ are usually connected to the lower two bits of the system address bus (table 1).

## RESET [Reset]

When RESET is high, the CXQ7 1055 is reset. The group 0 and the group 1 ports are set to mode 0 (basic I/O port mode) and all ports are set for input.

P07-P00, P17-P10, P27-P20 [Ports 0,1,2]
Pins $\mathrm{PO} 7-\mathrm{PO}, \mathrm{P} 17-\mathrm{P} 10$, and $\mathrm{P} 27-\mathrm{P} 20$ are the port 0,1 , and $2 \mathrm{I} / \mathrm{O}$ pins, respectively.

Table 1. Control Signals and Operation

| $\overline{\text { CS }}$ | $\overline{\mathbf{R D}}$ | $\overline{W R}$ | A1 | Ao | Operation | CPU Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | 0 | Port 0 to Data bus | Input |
| 0 | 0 | 1 | 0 | 1 | Port 1 to Data bus | Input |
| 0 | 0 | 1 | 1 | 0 | Port 2 to Data bus | Input |
| 0 | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | 1 | 1 $\times$ | $\begin{aligned} & 1 \\ & \mathrm{x} \end{aligned}$ | Use Prohibited |  |
| 0 | 1 | 0 | 0 | 0 | Data bus to Port 0 | Output |
| 0 | 1 | 0 | 0 | 1 | Data bus to Port 1 | Output |
| 0 | 1 | 0 | 1 | 0 | Data bus to Port 2 | Output |
| 0 | 1 | 0 | 1 | 1 | Data bus to Command register | Output |
| 0 1 | 1 | 1 $\times$ | x | x | Data bus high impedance |  |

Absolute Maximum Ratings $\quad\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Rating Value | Units |
| :--- | :---: | :---: | :---: |
| Power supply voltage | VDD | -0.5 to +7.0 | V |
| Input voltage | $\mathrm{V}_{\mathrm{I}}$ | -0.5 to VDD+0.3 | V |
| Output voltage | Vo | -0.5 to VDD +0.3 | V |
| Power dissipation | PDMAX | 500 | mW |
| Operating temperature | Topr | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Comment: Exposing the device to stresses beyond those listed in Absolute Maximum Ratings could cause permanent damage. Exposure to absolute maximum ratings for extended periods may affect device reliability.

DC Characteristics
$\left(\mathrm{Ta}=-40\right.$ to $\left.+85^{\circ} \mathrm{C}, \mathrm{VDD}^{2}=5 \mathrm{~V} \pm 10 \%\right)$

| Parameter | Symbol | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage high | VIH | 2.2 | VDD +0.3 | V |  |
| Input voltage low | VIL | -0.5 | 0.8 | V |  |
| Output voltage high | VOH | $0.7 \times$ Vdo |  | V | Іон $=-400 \mu \mathrm{~A}$ |
| Output voltage low | Vol |  | 0.4 | V | $\mathrm{lOL}=2.5 \mathrm{~mA}$ |
| Input leakage current high | ILIH |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ |
| Input leakage current low | ILIL |  | -10 | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=0 \mathrm{~V}$ |
| Output leakage current high | ILOH |  | 10 | $\mu \mathrm{A}$ | $\mathrm{Vo}=\mathrm{VDD}$ |
| Output leakage current low | ILOL |  | -10 | $\mu \mathrm{A}$ | $\mathrm{Vo}=\mathrm{OV}$ |
| Supply current | IDD1 |  | 15 | mA | Operation |
|  | IdD2 |  | 50 | $\mu \mathrm{A}$ | Stand-by Mode |

## Capacitance

| Parameter | Symbol | Min. | Max. | Unit | Test Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input capacitance | Cl |  | 10 | pF | $\mathrm{fc}=1 \mathrm{MHz}$ <br> Unmeasured pins <br> returned to OV |
| $\mathrm{I} / \mathrm{O}$ capacitance | $\mathrm{Cı}$ |  | 20 | pF | Mon |

AC Characteristics ( $\mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}_{\mathrm{D}}=5 \mathrm{~V} \pm 10 \%$ )
Read Timing

| Parameter | Symbol | Min. | Max. | Unit | Test Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
| A1, Ao, $\overline{C S}$ set-up to $\overline{\mathrm{RD}} \downarrow$ | tsAR | 0 |  | ns |  |
| A1, Ao, $\overline{\mathrm{CS}}$ hold from $\overline{\mathrm{RD}} \uparrow$ | tHRA | 0 |  | ns |  |
| $\overline{\mathrm{RD}}$ pulse width | tRRL | 160 |  | ns |  |
| Data delay from $\overline{\mathrm{RD}} \downarrow$ | tDRD |  | 120 | ns | $\mathrm{CL}=150 \mathrm{pF}$ |
| Data float from $\overline{\mathrm{RD}} \uparrow$ | tFRD | 10 | 85 | ns | $\mathrm{CL}=20 \mathrm{pF} \quad \mathrm{RL}=2 \mathrm{k} \Omega$ |
| Read recovery time | tRV | 200 |  | ns |  |

## Write Timing

| Parameter | Symbol | Min. | Max. | Unit | Test Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
| A1, Ao, $\overline{\mathrm{CS}}$ set-up to $\overline{\mathrm{WR}} \downarrow$ | tsaw | 0 |  | ns |  |
| A1, Ao, $\overline{\mathrm{CS}}$ hold from $\overline{\mathrm{WR}} \uparrow$ | thwA | 0 |  | ns |  |
| $\overline{W R}$ pulse width | twWL | 120 |  | ns |  |
| Data set-up to $\overline{W R} \uparrow$ | tsDW | 100 |  | ns |  |
| Data hold from $\overline{W R} \uparrow$ | thwD | 0 |  | ns |  |
| Write recovery time | trv | 200 |  | ns |  |

## Other Timing

| Parameter | Symbol | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Port set-up time to $\overline{\mathrm{RD}} \downarrow$ | tsPR | 0 |  | ns |  |
| Port hold time from $\overline{\mathrm{RD}} \uparrow$ | thrp | 0 |  | ns |  |
| Port set-up time to $\overline{\text { STB }} \downarrow$ | tsps | 0 |  | ns |  |
| Port hold time from $\overline{\text { STB }} \uparrow$ | thsp | 150 |  | ns |  |
| Port delay time from $\overline{\mathrm{WR}} \uparrow$ | tDWP |  | 350 | ns | $\mathrm{CL}=150 \mathrm{pF}$ |
| $\overline{\text { STB }}$ pulse width | tSSL | 350 |  | ns |  |
| $\overline{\text { DAK }}$ pulse width | tDadal | 300 |  | ns |  |
| Port delay time from $\overline{\text { DAK }} \downarrow$ (mode 2) | todap |  | 300 | ns | $\mathrm{CL}_{\mathrm{L}}=150 \mathrm{pF}$ |
| Port float time from $\overline{\text { DAK }} \uparrow$ (mode 2) | trdap | 20 | 250 | ns | $\mathrm{CL}^{2}=20 \mathrm{pF} \mathrm{RL}=2 \mathrm{k} \Omega$ |
| $\overline{\mathrm{OBF}}$ set delay from $\overline{\mathrm{WR}} \uparrow$ | tDWOB |  | 300 | ns | $\mathrm{CL}_{\mathrm{L}}=150 \mathrm{pF}$ |
| $\overline{\mathrm{OBF}}$ clear delay from $\overline{\mathrm{DAK}} \downarrow$ | todat |  | 350 | ns |  |
| IBF set delay from $\overline{\text { STB }} \downarrow$ | tosib |  | 300 | ns |  |
| IBF clear delay from $\overline{\mathrm{RD}} \uparrow$ | tDRIB |  | 300 | ns |  |
| INT set delay $\overline{\text { DAK }} \uparrow$ | todal |  | 350 | ns |  |
| INT clear delay from $\overline{W R} \downarrow$ | tow |  | 450 | ns |  |
| INT set delay from $\overline{\text { STB }} \uparrow$ | tosi |  | 300 | ns |  |
| INT clear delay from $\overline{\mathrm{RD}} \downarrow$ | tDri |  | 400 | ns |  |
| RESET pulse width | treset 1 | 50 |  | $\mu \mathrm{s}$ | During or right after power-on |
|  | treset2 | 500 |  | ns | During operation |

## AC Testing Waveform



## Timing Waveforms

Timing Mode 0: Input


Mode 0: Output
$\overline{\text { cs }, ~} A_{1}, A_{0}$


Port
$\overline{W R}$
$D_{7}-D_{0}$

Recovery Time


Mode 1: Input


Mode 1: Output


Mode 2


## Functional Description

## Ports 0, 1, 2

The CXQ71055 has three 8 -bit I/O ports, referred to as port 0 , port 1, and port 2 . These ports are divided into two groups, group 0 and group 1 . The groups can be programmed in one of three modes: mode 0 , mode 1, and mode 2. Modes can be set independently for each group.

If group 0 is programmed in mode 0 , port 0 and the four upper bits of port 2 belong to group 0 ; and port 1 and the four lower bits of port 2 belong to group 1 . If group 0 is programmed in mode 1 or 2 , port 0 and the 5 upper bits of port 2 belong to group 0 ; and port 1 and the three lower bits of port 2 belong to group 1.

## Command Register

The CXQ71055 stores command words in this register. These commands control group 0 and group 1. Note that the contents of this register cannot be read.

## Group 0 Control and Group 1 Control

These blocks control the operation of group 0 and group 1.

## Read/Write Control

The read/write control controls the read/write operations for the ports and the data bus in response to the $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{CS}}$, and address signals. It also handles RESET signals.

## Data Bus Buffer

The data bus buffer latches information going to or from the system data bus.

## CX071055 Commands

Two commands control CXQ71.055 operation. The mode-select command determines the operation of group 0 and group 1 ports. The bit-manipulation command sets or resets the bits of port 2. These commands are executed by writing an 8 -bit command word to the command register ( $A_{1} A_{0}=11$ ).

## Mode Select

The CX071055 port groups have three modes. Modes 0 and 1 can be specified for groups 0 and 1, but mode 2 can only be specified for group 0 . The bits of all ports are cleared when a mode is selected.

Mode 0. Basic input/output port operation.
Mode 1. Strobed input/output operation controlled by three or four bits of port 2 used as control/status signals.

Mode 2. (Only available for group 0 ). Port 0 is the bidirectional I/O port and the higher 5 bits of port 2 are used for status and control signals.

The mode is specified by writing the command (figure 1) to the command register.
Figure 1. Mode-Select Command Format


## Bit Manipulation Command

This command (figure 2) affects only port 2. It is mainly used in mode 1 and mode 2 to control the port 2 bits which are used as control/status signals. It is also used to enable and disable CX071055-generated interrupts and to set and reset Port 2 general input/output pins in mode 1.

Figure 2. Bit-Manipulation Command Format


For example, to set bit 2 of port 2 to $1\left(P 2_{2}=1\right)$, set the command word as shown in figure $3(05 \mathrm{H})$ in the command register.

Figure 3. Bit-Manipulation Command Example


## Operation in Each Mode

The operation mode for each group in the CXQ71055 can be set according to the application. Group 0 can be programmed in modes 0,1 ,or 2 , while group 1 is in mode 0 or 1.

The $\overline{R D}$ and $\overline{W R}$ signals that appear in the descriptions of each mode refer to the port in question as addressed by $A_{1}$ and Ao. These signals only affect the port addressed by $A_{1}$ and Ao.

Where the group addressed may not be defined, 0 or 1 is appended to the signal name to indicate the group.

## Mode 0

In this mode the ports of the CXQ71055 are used to perform basic I/O operations. Each port operates with a buffered input and a buffered, latched output. See figure 4.

Figure 4. Mode 0


Depending on the command word sent to the CX071055 from the system bus, ports 0 and 1 and available bits of port 2 can be independently specified for input or output.

## Input Port Operation

While the $\overline{R D}$ signal is low, data from the port selected by the $A_{1} A o$ signals is put on the data bus. See figure 5 .

Figure 5. Mode 0 Input Timing


## Output Port Operation

When data is written to the $\operatorname{CX071055}(\overline{W R}=0)$, the data on the data bus will be latched in the port selected by the $A_{1} A_{0}$ signals at the rising edge of $\overline{W R}$ and output to the port pins. See figure 6.

Figure 6. Mode 0 Output Timing


By reading a port which is programmed for output, the output value of the port can be obtained. Note: When group 0 is in mode 1 or mode 2, only bits P22-P2o of port 2 can be used by group 1. Bits P23 belongs to group 0 .

## Mode 0 Example

This is an example of a CPU connected to an A/D converter via a CXQ71055. Here both group 0 and group 1 are set to mode 0 and port 2 is used to start conversion and detect the end of the conversion process.

Figure 7. A/D Converter Connection Example


This is a subroutine that reads the converted data from an $A / D$ converter:

| READ_A/D: | MOV OUT | AL, $10011000 B$ CTRLPORT, AL | ; CXQ71055 Mode Setting: <br> ; Group 0, group 1 in mode 0 <br> ; Port 0 \& port 2 (upper) are inputs <br> ; Port 1 \& port 2 (lower) are outputs |
| :---: | :---: | :---: | :---: |
|  | MOV | AL, 00000001 B |  |
|  | OUT | CTRLPORT, AL | ; Conversion starts by setting P2o high |
| WAIT_EOC: | IN | AL, PORT2 | ; End of conversion wait loop |
|  | TEST1 | AL, 7 | ; Conversion ends when $\mathrm{P} 27=0$ |
|  | BNZ | WAIT_EOC |  |
|  | IN | AL, PORTO | ; Read A/D converted values |
|  | RET |  |  |

## Mode 1

In this mode, the control and status signals control the I/O data. In group 0 , port 0 functions as the data port and three of the upper five bits of port 2 function as control/status. In group 1, port 1 functions as the data port and the lower three bits of port 2 function as control/status. In mode 1 , the bit-manipulation command is used to write the bits of port 2.

## Group 0 Mode 1

When group 0 is used in mode 1 , the upper five bits of port 2 become part of group 0 . Of these five bits, three are used for control/status and the remaining two can be used for I/O (using the bit-manipulation command). See figure 8.

Figure 8. Mode 1 Input


* Note: Bit P23 is available in Group 1 only when Group 0 is Mode 0. For all other conditions $\mathrm{P}_{2}$ is part of Group 0 . This diagram shows how bit P23 will be used if Group 1 is in Mode 1.


## Group 1 Mode 1

When group 1 is used in mode 1 , the lower three or four bits of port 2 become part of group 1 . Of these four bits, three are used for control/status. The remaining bit, P 23 , can be used for $\mathrm{I} / \mathrm{O}$ only if group 0 is in mode 0 . Otherwise, P 23 belongs to group 0 as a control/status bit. See figure 8.

## Mode 1 Input Operation

In mode 1, port 0 is the data port for group 0 , and port 1 for group 1. The control/status bits (port 2) are used as listed below. Figure 9 shows the signal timing.

Figure 9. Mode 1 Input Timing


* Note: If $\overline{\text { STB }}$ goes low here before IBF goes low, original contents of port latch will change. $\overline{\text { STB }}$ must be kept high until IBF goes low to prevent loss of data.
$\overline{\text { STB }}$ (Strobe)-Input ( $\overline{\mathbf{S T B 0}} \rightarrow \mathbf{P 2 4}, \overline{\mathbf{S T B 1}} \rightarrow \mathbf{P 2 2}$ ). The data input at port $0(\overline{\mathrm{STBO}})$ or port $1(\overline{\mathrm{STB1}})$ is latched in port 0 or port 1 when $\overline{\mathrm{STB}}$ is brought low.

IBF (Input Buffer Full F/F)-Output (IBFO $\rightarrow$ P25, IBF1 $\rightarrow$ P21). The IBF output goes high to indicate that the input buffer has become full. IBF goes high when the $\overline{\text { STB }}$ signal goes low. IBF goes low at the rising edge of the $\overline{R D}$ signal when $\overline{S T B}=1$.

INT (Interrupt Request)-Output (INTO $\rightarrow \mathbf{P 2 3}$, INT1 $\rightarrow \mathbf{P 2 0}$ ). INT goes high when the data is latched in the input port, when RIE is 1 and $\overline{S T B}$, IBF and $\overline{R D}$ are all high. INT goes low at the falling edge of the $\overline{R D}$ signal. It can function as a data read request interrupt signal to a CPU.

RIE (Read Interrupt Enable Flag)-(RIEO $\rightarrow$ P24, RIE1 $\rightarrow$ P22). RIE controls the interrupt output. Interrupts can be enabled by using the bit-manipulation command to set this bit to 1 , and disabled by resetting it to 0 . This signal is internal to the CXQ71055 and is not an output. The state of RIE does not affect the function of $\overline{\text { STB, }}$ which is addressed to the same bits of port 2.

When input is specified in mode 1 , the status of IBF, INT and RIE can be read by reading the contents of port 2.

## Mode 1 Output Operation

In mode 1 output operation (figure 10), the status/control bits (port 2) are used as listed below. Figure 11 shows the signal timing.

Figure 10. Mode 1 Output

*Note:Bit P23 is available in Group 1 only when Group 0 is Mode 0. For all cther conditions P 23 is part of Group 0 . This diagram shows how bit P 23 will be used if Group 1 is in Mode 1.

Figure 11. Mode 1 Output Timing

$\overline{\mathrm{OBF}}$ (Output Buffer Full F/F)-Output $(\overline{\mathrm{OBFO}} \rightarrow \mathrm{P} 27, \overline{\mathrm{OBF} 1} \rightarrow \mathrm{P} 21$ ). $\overline{\mathrm{OBF}}$ goes low when data is received from the CPU and is latched in the output port. It functions as a data receive flag. $\overline{O B F}$ goes low at the rising edge of $\overline{W R}$ when $\overline{\mathrm{DAK}}=1$ (write complete). It goes high when the $\overline{\mathrm{DAK}}$ signal goes low.
$\overline{\text { DAK }}$ (Data Acknowledge)-Input ( $\overline{\text { DAKO }} \rightarrow$ P26, $\overline{\text { DAK1 }} \rightarrow \mathbf{P 2 2}$ ). When this input is low, it signals the CX071055 that the peripheral device has received the output port data.

INT (Interrupt Request)-Output (INTO $\rightarrow \mathbf{P 2 3}$, INT1 $\rightarrow \mathbf{P 2 o}$ ). INT goes high when the output data is taken when WIE is set to 1 and $\overline{W R}, \overline{O B F}$ and $\overline{D A K}$ are all high. It goes low at the falling edge of the $\overline{W R}$ signal. INT therefore functions as a write request signal to the CPU, indicating that it should send the next output data to the CXQ71055.

WIE (Write Interrupt Enable Flag)-(WIEO $\rightarrow$ P26, WIE1 $\rightarrow$ P22). WIE controls the interrupt output. Interrupts can be enabled by using the bit-manipulation command to set this bit to 1 and disabled by resetting it to 0 . This signal is internal to the CXQ71055 and is not an output. The state of WIE does not affect the function of $\overline{\mathrm{DAK}}$ addressed to the same bits of port 2.

When output is specified in mode 1, the status of $\overline{O B F}$, INT and WIE can be obtained by reading the contents of port 2.

Table 2 shows a summary of these signals.
Table 2. Functions of Port 2 Bits in Mode 1

|  | Bit | Data Input | Data Output |
| :---: | :---: | :---: | :---: |
| Group 1 | P2o | INT1 (INTerrupt request) | INT1 (INTerrupt request) |
|  | P21 | IBF1 (Input Buffer Full f/f) | $\overline{\text { OBF1 }}$ (Output Buffer Full f/f) |
|  | P22 | $\overline{\text { STB1 }}$ (STroBe input) <br> RIE1 (Read Interrupt Enable flag) | $\overline{\text { DAK1 }}$ (Data AcKnowledge input) <br> WIE1 (Write Interrupt Enable flag) |
|  | P23 | 1/0* | 1/0* |
| Group 0 | P23 | INTO (INTerrupt request) | INTO (INTerrupt request) |
|  | P24 | $\overline{\text { STBO }}$ (STroBe input) <br> RIEO (Read Interrupt Enable flag) | 1/0 |
|  | P25 | IBFO (Input Buffer Full f/f) | 1/0 |
|  | P26 | 1/0 | $\overline{\text { DAKO }}$ (Data AcKnowledge input) <br> WIEO (Write Interrupt Enable flag) |
|  | P27 | 1/0 | $\overline{\text { OBFO ( Output Buffer Full f/f) }}$ |

*Note: Can be used only when group 0 is set to mode 0 . In other modes, P23 belongs to group 0.

## Mode 1 Example

This example (figure 12) demonstrates connecting a printer with the CXQ71055. Group 0 is used in Mode 1. Group 1 can operate in mode 0 or 1 ; in this example it is set to mode 0.

Figure 12. Connection to Printer


| INIT: | MOV | AL, 10101000B | ; CXQ71055 Mode Setting: <br> ; Group 0: mode 1 output, Port 2 input <br> ; Group 1: mode 0 |
| :---: | :---: | :---: | :---: |
|  | OUT | CTRLPORT, AL |  |
|  | RET |  |  |
| SENDPRN: | MOV | BW, DATA | ; Output data address |
| PRNLOOP: | MOV | AL, [BW] |  |
|  | CMP | AL, OFFH | ; End if data $=0 \mathrm{FFH}$ |
|  | BNZ | WAIT |  |
|  | RET |  |  |
| WAIT: | IN | AL, PORT2 |  |
|  | TEST1 | AL, 7 | ; Wait until output buffer is empty |
|  | BZ | WAIT |  |
|  | TEST1 | AL, 5 | ; Wait until printer can accept data |
|  | BNZ | WAIT |  |
|  | MOV | AL, [BW] | ; Send data to printer |
|  | OUT | PORTO, AL |  |
|  | INC | BW |  |
|  | BR | PRNLOOP |  |

## Mode 2

Mode 2 can only be used by group 0 . In this mode, port 0 functions as a bidirectional 8 -bit data port operating under the control of the upper five bits of port 2 as control/status signals. In this mode, port 0 combines the input and output operations of mode 1 . See figures 13 and 14.

In mode 2, the status of the following signals can be determined by reading port2: $\overline{O B F O}$, IBFO, INTO, WIEO, and RIEO.

Figure 13. Mode 2

Command word


Figure 14. Mode 2 Timing

*Note: WINTO and RINTO are internal signals and are write and read interrupt request signals to the CPU, respectively. WINTO $=\overline{\text { OBFO }} \cdot \overline{\text { WIEO }} \cdot \overline{\text { DAKO }} \cdot \overline{\text { WRO }}$
RINTO $=\mid B F O \cdot$ RIEO $\cdot \overline{\text { STBO }} \cdot \overline{\text { RDO }}$
Also note that
INTO = WINTO + RINTO

The $\overline{\text { DAKO }}$ and $\overline{\text { STBO }}$ signals are used to select input or output for port 0 . By using these signals, bidirectional operation between the CXQ71055 and peripheral can be realized.

In mode 2, the bit-manipulation command is used to write to port 2.

## Control/Status Port Operation

The following control/status signals are used for output operation of port 0 :
$\overline{\text { OBFO }}$ (Output Buffer Full)-Output (P27). $\overline{\text { OBFO }}$ goes low when data is received from the Do-D7 data bus and is latched in the port 0 output buffer. It therefore functions as a receive request signal to the peripheral. $\overline{\mathrm{OBFO}}$ goes low at the rising edge of the $\overline{\mathrm{WRO}}$ signal (end of data write). It goes high when $\overline{\mathrm{DAKO}}$ is low (output data from port 0 received).
$\overline{\text { DAKO }}$ (Data Acknowledge)-Input (P26). $\overline{\text { DAKO }}$ is sent to the CX071055 in response to the $\overline{\text { OBFO }}$ signal. It should be set low when peripheral reads data from port 0 of the CX071055, which causes the three-state output buffer to be in output state.

WIEO (Write Interrupt Enable Flag)-(P26). WIEO controls the write interrupt request output. Interrupts are enabled by using the bit-manipulation command to set this bit to 1 and disabled by resetting it to 0 . The state of WIE does not affect the $\overline{\text { DAK }}$ function of this pin.

The following control/status signals are used for input operations of port 0 :
$\overline{\text { STBO }}$ (Strobe Input)-Input (P24). When $\overline{\text { STBO }}$ goes low, the data sent to the CX071055 is latched in port 0 .
IBFO (Input Buffer Full F/F)-Output (P25). When IBFO goes high, it indicates that the input buffer is full. It functions as a signal which can be used to prohibit further data transfer. IBFO goes high when $\overline{\text { STBO }}$ goes low. It goes low at the rising edge of $\overline{\mathrm{RDO}}$ when $\overline{\mathrm{STBO}}=1$ (read complete).

RIEO (Read Interrupt Enable Flag)-Output (P24). RIEO controls the read interrupt request output. Interrupts are enabled by using the bit-manipulation command to set this bit to 1 and disabled by resetting it to 0 . The state of RIEO does not affect the $\overline{\text { STBO }}$ function of this pin.

This control/status signal is used for both input and output operations:
INTO (Interrupt Request)-Output (P23). During input operations, INTO functions as a read request interrupt signal to the CPU. During output, it functions as a write request interrupt signal to the CPU. This signal is the logical OR of the INT signal for data read (RINTO) and the INT signal for write (WINTO) in mode 1 (RINTO OR WINTO).

Table 3 is a summary of these signals.
Table 3. Functions of Port 2 in Mode 2

| Bit | Function |
| :---: | :--- |
| $\mathrm{P} 2_{3}$ | INTO (INTerrupt request) |
| $\mathrm{P} 2_{4}$ | $\overline{\mathrm{STBO}}$ <br> RIEO (STroBe input) <br> P 25 |
| $\mathrm{P} \mathbf{I B F O}_{6}$ | $\overline{\mathrm{DAKO}}$ (input Buffer Full f/f) <br> WIEO (Wata AcKnowledge input) |
| P 27 | $\overline{\mathrm{OBFO}}$ (Output Buffer Full f/f) |

## Mode 2 Example

Figures 15,16 , and 17 show data transfer between two CPUs.

Figure 15. Connecting Two CPUs


Figure 16. Main CPU Flowchart


Figure 17. Sub CPU Flowchart


## Mode Combinations

Table 4 is a complete list of all the combinations of modes and groups, and the function of the port 2 bits in each mode.

Table 4. Mode Combinations and Port 2 Bit Functions

| Group 0 |  | W ${ }^{\text {choup } 1}$ |  | Port 2 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode | Port 0 | Whta | Port 1 | P27 | P26 | P25 | P24 | P23. | P2, | P2. | P20 |
| 0 | Input | $5$ | Thput | D | D | D | D | D | D | D | D |
|  |  |  |  |  |  |  |  |  |  | S営 |  |
| 0 | Input |  | Output | D | D | D | D | 0 | B | D | D |
|  |  |  |  |  |  |  |  | $\sqrt{5 \times 5}$ |  | + |  |
| 0 | Input |  | Input | D | D | D | D | D | $\frac{\text { RIE1 }}{\text { STB1 }}$ | IBFI | INT1 |
|  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | Input |  | Output | D | D | D | D | D | WIE1 | OBF1 | INT1 |
|  |  |  |  |  |  |  |  |  | - |  |  |
| 0 | Output |  | Input | D | D | D | D | D | D | D | D |
|  |  |  |  |  |  |  |  |  | 4 |  |  |
| 0 | Output |  | Output | D | D | D | D | D | D | D | D |
|  |  |  |  |  |  |  |  | - |  |  |  |
| 0 | Output | 1 | Input | D | D | D | D | D | $\frac{\text { RIE1 }}{\text { STB1 }}$ | 'BFT | INT1 |
|  |  |  |  |  |  |  |  |  | B |  |  |
| 0 | Output | 1 | Output | D | D | D | D | D | WIE1 | OBFI | INT1 |
|  |  |  |  |  |  |  |  |  | B |  |  |
| 1 | Input | 0 | Input | D | D | IBFO | $\begin{aligned} & \text { RIEO } \\ & \hline \text { STBO } \\ & \hline \end{aligned}$ | INTO | D | D | D |
|  |  |  |  |  |  | B |  |  |  |  |  |
| 1 | Input |  | Output | D | D | IBFO | $\frac{\text { RIEO }}{\text { STBO }}$ | INTO | D | D | D |
|  |  |  |  |  |  | B |  |  |  |  |  |
| 1 | Input | 1 | Input | D | D | IBFO | $\begin{aligned} & \mathrm{RIEO} \\ & \hline \text { STBO } \\ & \hline \end{aligned}$ | INTO | RIE1 | 18F1. | $\mathrm{NHT}^{1}$ |
|  |  |  |  |  |  | B |  |  |  | 8 | , ${ }^{\text {ax }}$ |
| 1 | Input |  | Output | D | D | IBFO | $\begin{array}{r} \text { RIEO } \\ \hline \text { STBO } \\ \hline \end{array}$ | INTO | $\frac{\text { WIEI }}{\text { DAKI }}$ | OBF1 | ${ }^{\text {NTIT }}$ |
|  |  |  |  | B |  |  |  |  | B |  |  |


|  |  |  |  | OBFO | $\frac{\text { WIEO }}{\text { DAKO }}$ | D | D | INTO |  | D |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Output |  | Input | B |  |  |  |  |  |  |  |
| 1 | Output |  |  | OBFO | $\frac{\text { WIEO }}{\text { DAKO }}$ | D | D | INTO |  | $\sqrt{\mathrm{D}}$ | D |
|  |  |  | Output | B |  |  |  |  |  |  |  |
| 1 | Output | $1$ | thput | OBFO | $\frac{\text { WIEO }}{\text { DAKO }}$ | D | D | INTO | $\frac{8151}{5 \pi 1}$ | IBf1 | 1N11 |
|  |  |  |  | B |  |  |  |  |  | B |  |
| 1 | Output |  |  | OBFO | $\frac{\text { WIEO }}{\text { DAKO }}$ | D | D | INTO | $\begin{aligned} & \text { WIET } \\ & \text { DAK1 } \end{aligned}$ | $\overline{0 B F 1}$ | iNT1 |
|  |  |  | Output |  |  | B |  |  |  | B |  |
| 2 | 1/0 |  | thaut | OBFO | $\frac{\text { WIEO }}{\text { DAKO }}$ | IBFO | $\frac{\text { RIEO }}{\text { STBO }}$ | INTO |  |  | (1) |
|  |  |  |  | B |  |  |  |  |  |  |  |
| 2 | 1/0 |  |  | OBFO | WIEO | IBFO | $\frac{\text { RIEO }}{\text { STBO }}$ | INTO |  | D |  |
|  |  |  | Output | B |  |  |  |  | $3 x$ |  |  |
| 2 | 1/0 |  |  | OBFO | $\frac{\text { WIEO }}{\text { DAKO }}$ | IBFO | $\frac{\text { RIEO }}{\text { STBO }}$ | INTO | $\frac{\text { RUE1 }}{S T B 1]}$ | 1BF1 | INTI |
|  |  |  | lnput | B |  |  |  |  |  | B |  |
| 2 | 1/0 | 1 <br> Output |  | OBFO | $\frac{\text { WIEO }}{\text { DAKO }}$ | IBFO | $\frac{\text { RIEO }}{\text { STBO }}$ | INTO | $\begin{aligned} & \text { WIE1 } \\ & \text { DAK1 } \end{aligned}$ | $\mathrm{OBFl}$ | INT1 |
|  |  |  |  | B |  |  |  |  |  | B |  |

Notes: 1. In this chart, "D" indicates data that is used by the user.
2. The symbol " $B$ " indicates bits that can only be rewritten by the bit-manipulation command.
3. Shaded area belongs to group 1.

## Package Outline



## Interrupt Control Unit

## Description

The CX071059 is a low-power CMOS programmable interrupt control unit for microcomputer systems. It can process eight interrupt requests and can be expanded to 64 interrupt requests by adding other CXQ71059s. It transfers the interrupt request with the highest priority to the CPU, along with the interrupt address information.

Features

- 8085A compatible (CALL mode)
- CX070108/70116 compatible (vector mode)
- Eight interrupt request inputs per chip
- Up to 64 interrupt requests inputs per system (extended mode)
- Edge- or level-triggered interrupt request inputs
- Each interrupt maskable
- Programmable priority level
- Polling operation
- CMOS technology
- +5 V single power supply
- 28-pin plastic DIP (600 mil)
- NEC $\mu$ PD71059 compatible


## Pin Configuration (Top View)



## Block Diagram



## Pin Identification

| No. | Symbol | Direction | Function |
| :---: | :---: | :---: | :---: |
| 1 | $\overline{\mathrm{CS}}$ | In | Chip select input |
| 2 | $\overline{W R}$ | In | Write strobe input |
| 3 | $\overline{\mathrm{RD}}$ | In | Read strobe input |
| 4-11 | D7-D0 | In/Out | Data bus |
| 12-13 | SA0-SA1 | In/Out | Slave address, bits 0, 1 |
| 14 | GND |  | Ground potential |
| 15 | SA2 | In/Out | Slave address, bit 2 |
| 16 | $\overline{\mathrm{SV}} /(\mathrm{BUF} \overline{\mathrm{R}} / \mathrm{W})$ | In/Out | Slave (Buffer read write) |
| 17 | INT | Out | Interrupt output |
| 18-25 | INTP0-INTP7 | In | Interrupt inputs |
| 26 | INTAK | In | Interrupt acknowledge input |
| 27 | Ao | In | Address input |
| 28 | VDD |  | Power supply |

## Pin Functions

## D7-Do [Data Bus]

The 8-bit, three-state bidirectional bus is used to interface the 71059 to the system bus. The control words, status information, and interrupt-vector data are transferred.

## $\overline{\mathrm{CS}}$ [Chip Select]

The CPU sets $\overline{C S}$ low when selecting CXQ71059 to read from (IN instructions) or write to (OUT instructions). The $\overline{R D}$ and $\overline{W R}$ signals to the CX071059 are enabled when $\overline{C S}$ is low. $\overline{C S}$ is not used for the INTAK sequence.

## $\overline{\mathbf{R D}}$ [Read Strobe]

The CPU sets $\overline{\operatorname{RD}}$ low when reading the internal registers IMR, IRR and ISR, and the polling data. during polling operations.

## $\overline{W R}$ [Write Strobe]

The CPU sets $\overline{W R}$ low when writing initializing words IW1-IW4 and command words IMW, PFCW and MCW.

## Ao [Address]

Ao is used with $\overline{C S}, \overline{R D}$, and $\overline{W R}$ to read or write to the CXQ71059. Normally, Ao is connected to Ao of the system address bus. Table 1 shows the relationship between read/write operations and the control signals ( $\overline{C S}, \overline{W R}, \overline{R D}$ and $A 0$ ).

Table 1. Read/Write Operations

| $\overline{\text { CS }}$ | $\overline{\mathrm{RD}}$ | $\overline{W R}$ | A0 | Other Conditions | CX071059 Operation | CPU Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | IRR set by MCW | IRR to Data bus | IRR read |
|  |  |  |  | ISR set by MCW | ISR to Data bus | ISR read |
|  |  |  |  | Polling phase ${ }^{1}$ | Polling data to Data Bus | Polling |
| 0 | 0 | 1 | 1 |  | IMR to Data bus | IMR read |
| 0 | 1 | 0 | 0 | $\mathrm{D}_{4}=1$ | Data bus to IW1 register | IW1 write |
|  |  |  |  | $\mathrm{D}_{4}, \mathrm{D}_{3}=0$ | Data bus to PFCW register | PFCW write |
|  |  |  |  | $\mathrm{D}_{4}=0, \mathrm{D}_{3}=1$ | Data bus to MCW register | MCW write |
| 0 | 1 | 0 | 1 | Note 2 | Data bus to IW2 register | IW2 write |
|  |  |  |  |  | Data bus to IW3 register | IW3 write |
|  |  |  |  |  | Data bus to IW4 register | IW4 write |
|  |  |  |  | After initializing | Data bus to IMR | IMW write |
| $\begin{array}{\|l} \hline 0 \\ 1 \end{array}$ | $\begin{aligned} & \hline 1 \\ & x \end{aligned}$ | $\begin{aligned} & 1 \\ & x \end{aligned}$ | $\begin{array}{\|l} \hline x \\ x \end{array}$ |  | Data bus: high impedance |  |
| 0 | 0 | 0 | X |  | Illegal |  |

Notes: 1. In the polling phase, polling data is read instead of IRR and ISR.
2. Refer to Control Words section for IW2-IW4 writing procedure.

## INTP7-INTPo [Interrupt Request from Peripheral]

INTP7-INTPo are eight asynchronous interrupt request inputs. They can be set to be either edge- or leveltriggered. These pins are pulled up by an internal resistance. Their power consumption is lower at highlevel input than at low-level input.

## INT [Interrupt]

INT is the interrupt request output from a CX071059 to the CPU or master CX071059. When an interrupt from a peripheral is input to an INTP pin and acknowledged, the CX071059 asserts INT high to generate an interrupt request to the CPU or master CX071059.

## INTAK [Interrupt Acknowledge]

$\overline{\text { INTAK }}$ informs the CX071059 that its interrupt request is being acknowledged by the CPU. During this acknowledgement, the CPU returns three low-level pulses (CALL mode) or two low-level pulses (vector mode).

## $\overline{\mathbf{S V}} /(B U F \bar{R} / \mathbf{W}$ [Slave, Buffer Read/Write]

This pin has two functions. When in non-buffer made, it is the $\overline{\mathrm{SV}}$ input to designate a slave ( $\overline{\mathrm{SV}}=0$ ) or master $(\overline{\mathrm{SV}}=1) . \overline{\mathrm{SV}}$ has no meaning when the $\mathrm{CXQ71059}$ is set to signal mode.

This signal allows a bus transceiver to be controlled by the CXQ71059, if buffer mode is used. This pin becomes a BUF $\bar{R} / W$ output. When the CXQ71059 changes its data bus to output, BUF $\bar{R} / W$ goes low. $B U F \bar{R} / W$ goes high when the data bus changes to input.

## SA2-SAo [Slave Address]

These pins are only used in systems with cascaded CX071059s. The master CX071059 uses these pins to address up to eight slave CX071059s. These pins are output pins for masters, and input pins for slaves. Note: In the single mode, $\mathrm{SA}_{2}-\mathrm{SA}_{0}$ are output pins, but the output data has no meaning.

## Vdd [Power Supply]

This is the positive power supply.

## GND [Ground]

This is the ground potential.

Absolute Maximum Ratings $\quad \mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Rating Value | Unit |
| :--- | :---: | :---: | :---: |
| Power supply voltage | VDD | -0.5 to +7.0 | V |
| Input voltage | V 1 | -0.5 to $\mathrm{VDD}+0.3$ | V |
| Output voltage | Vo | -0.5 to VDD +0.3 | V |
| Power dissipation | PDMAX | 500 | mW |
| Operating temperature | Topr | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Comment: Exposing the device to stresses above those listed in the absolute maximum ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to absolute maximum ratings for extended periods may affect device reliability.

DC Characteristics
$\mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C} ; \mathrm{VDD}^{2}=5 \mathrm{~V} \pm 10 \%$

| Parameter | Symbol | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage high | VIH | 2.2 | Vod +0.3 | V |  |
| Input voltage low | VIL | -0.5 | 0.8 | V |  |
| Output voltage high | Voh | $0.7 \times \mathrm{VDD}$ |  | V | 1 Іен $=-400 \mu \mathrm{~A}$ |
| Output voltage low | Vol |  | 0.4 | V | $1 \mathrm{l}=2.5 \mathrm{~mA}$ |
| Input leakage current high | ILiH |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=\mathrm{VDD}$ |
| Input leakage current low | ILIL |  | -10 | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=0 \mathrm{~V}$ |
| Output leakage current high | ILOH |  | 10 | $\mu \mathrm{A}$ | $\mathrm{Vo}=\mathrm{Vdd}$ |
| Output leakage current low | ILOL |  | -10 | $\mu \mathrm{A}$ | $\mathrm{Vo}=0 \mathrm{~V}$ |
| INTP input leakage current high | ILIPH |  | 10 | $\mu \mathrm{A}$ |  |
| INTP input leakage current low | ILIPL |  | $-300$ | $\mu \mathrm{A}$ |  |
| Supply current | IdD1 |  | 9 | mA | Operation |
|  | IdD2 |  | 50 | $\mu \mathrm{A}$ | Stand-by Mode |

## Capacitance

$\mathrm{Ta}=25^{\circ} \mathrm{C} ; \mathrm{VDD}=0 \mathrm{~V}$

| Parameter | Symbol | Min. | Max. | Unit | Test Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input capacitance | $\mathrm{Cl}_{\mathrm{l}}$ |  | 10 | pF | $\mathrm{fc}=1 \mathrm{MHz}$ <br> Unmeasured pins <br> returned to OV |
| $\mathrm{I} / \mathrm{O}$ capacitance | Clo |  | 20 | pF | ( |

AC Characteristics $\left(\mathrm{Ta}=-40\right.$ to $+85^{\circ} \mathrm{C} ; \mathrm{VDD}^{2}=5 \mathrm{~V} \pm 10 \%$ )

## Read Timing

| Parameter | Symbol | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Ao, $\overline{\mathrm{CS}}$ set-up to $\overline{\mathrm{RD}} \downarrow$ | tSAR | 0 |  | ns |  |
| Ao, $\overline{\mathrm{CS}}$ hold from $\overline{\mathrm{RD}} \uparrow$ | thra | 0 |  | ns |  |
| $\overline{\mathrm{RD}}$ pulse width low | trRL | 160 |  | ns |  |
| $\overline{\mathrm{RD}}$ pulse width high | trRH | 120 |  | ns |  |
| Data delay from $\overline{\mathrm{RD}} \downarrow$ | tDRD |  | 120 | ns | $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$ |
| Data float from $\overline{\mathrm{RD}} \uparrow$ | tFRD | 10 | 85 | ns | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |
| Data delay from A0, $\overline{\mathrm{CS}}$ | tDAD |  | 200 | ns |  |
| $B U F \bar{R} / W$ delay from $\overline{R D} \downarrow$ | tDRBL |  | 100 | ns | $\mathrm{CLL}=150 \mathrm{pF}$ |
| BUF $\overline{\mathrm{R}} / \mathrm{W}$ delay from $\overline{\mathrm{RD}} \uparrow$ | tDRbH |  | 150 | ns |  |

## Write Timing

| Parameter | Symbol | Min. | Max. | Unit | Test Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Ao, $\overline{\mathrm{CS}}$ set-up to $\overline{\mathrm{WR}} \downarrow$ | tsaw | 0 |  | ns |  |
| Ao, $\overline{\mathrm{CS}}$ hold from $\overline{W R} \uparrow$ | thWA | 0 |  | ns |  |
| $\overline{W R}$ pulse width low | twWL | 120 |  | ns |  |
| $\overline{W R}$ pulse width high | twWH | 120 |  | ns |  |
| Data set-up to $\overline{W R} \uparrow$ | tsow | 120 |  | ns |  |
| Data hold from $\overline{W R} \uparrow$ | thwD | 0 |  | ns |  |

## Interrupt Timing

| Parameter | Symbol | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INTP pulse width | tIPIPL | 100 |  | ns | See note |
| SA set-up to second, third $\overline{\text { INTAK }} \downarrow$ | tssia | 40 |  | ns | Slave |
| INTAK pulse width low | tIAIAL | 160 |  | ns |  |
| $\overline{\text { INTAK }}$ pulse width high | tiAIAH | 120 |  | ns | $\overline{\text { INTAK Sequence }}$ |
| INT delay from INTP $\uparrow$ | tDIPI |  | 300 | ns | $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$ |
| SA delay from first $\overline{\text { INTAK } \downarrow}$ | tDIAS |  | 360 | ns | Master, $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$ |
| Data delay from $\overline{\text { INTAK }} \downarrow$ | tdiad |  | 120 | ns | $\mathrm{CL}_{2}=150 \mathrm{pF}$ |
| Data float from INTAK $\uparrow$ | triad | 10 | 85 | ns | $\mathrm{CL}_{2}=100 \mathrm{pF}$ |
| Data delay from SA | tDSD |  | 200 | ns | Slave, $\mathrm{CL}_{\mathrm{L}}=150 \mathrm{pF}$ |
| BUF $\overline{\mathrm{R}} / \mathrm{W}$ delay from $\overline{\text { INTAK }} \downarrow$ | tolabl |  | 100 | ns | $\mathrm{CL}_{\mathrm{L}}=150 \mathrm{pF}$ |
| BUF/ $/ \mathrm{W}$ delay from $\overline{\text { INTAK }} \uparrow$ | tDIABH |  | 150 | ns |  |

Note: The time to clear the input latch in edge-trigger mode.

## Other Timing

| Parameter | Symbol | Min. | Max. | Unit | Test Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Command recovery time | trv1 | 120 |  | ns | Note 1 |
| INTAK recovery time | trv2 | 250 |  | ns | Note 2 |
| $\overline{\text { INTAK/command recovery time }}$ | trv3 | 250 |  | ns | Note 3 |

Notes: 1. The time to move from read to write operation.
2. The time to move $\overline{I N T A K}$ to the next $\overline{\text { INTAK }}$ operation.
3. The time to move $\overline{I N T A K}$ to/from command (read/write).

## Timing Waveforms

## AC Test Input/Output Waveform



Read Cycle


## Write Cycle



INTAK Sequence (CALL Mode) 8085A


## INTAK Sequence (Vector Mode) CX070108/70116



INTP Input should be maintained at high level until the leading edge of the 1st $\overline{\text { INTAK }}$ pulse.

Other Timing


## Block Diagram Functions

## Data Bus Buffer

The data bus buffer is a buffer between D7-Do and the CXQ71059's internal bus.

## Read/Write Control

The read/write control controls the reading from and writing to the CX071059 registers.

Initialization and Command Word Registers
There registers store initializing words IW1-IW4 and command words PFCW (priority and finish control word) and MCW (mode control word). The CPU cannot read these registers.

## Interrupt Mask Register (IMR)

The interrupt mask register stores the interrupt mask word (IMW). Each bit masks an interrupt. If bit $n$ of this register is 1 , the interrupt request INTPn is masked and cannot be accepted by the CXQ71059. The CPU can read this register by performing an $I N$ instruction with $A 0=1$.

## Interrupt Request Register (IRR)

The interrupt request register shows which interrupt levels are currently being requested. If bit $n$ of the IRR is 1 , INTPn is requesting service .The CPU can read this register.

## In-Service Register (ISR)

The in-service register shows all interrupt levels currently in service. If bit $n$ of this register is 1 , the interrupt routine corresponding to INTP $P_{n}$ is currently being executed. The CPU can read this register.

## Priority Decision Logic

The priority decision logic decides the highest priority interrupt request in IRR. The decision is based on the state of IMR, ISR, and the mode setting.

## Control Logic

The control logic receives and generates the signals that control the sequence of events in an interrupt.

## Slave Control

Slave control is used in systems with cascaded CX071059s. A master CX071059 uses it to control slave CXQ71059s, and a slave uses it to interface with the master CXQ71059.

## Interrupt Operation

Almost all microcomputer systems use interrupts to reduce the overhead when controlling peripherals. However, the number of interrupt pins on a CPU is limited. When the number of interrupt lines increases beyond that limit, external circuits like the CXQ71059 become necessary.

The CX071059 can process eight interrupt request according to an allocated priority order and transmit the signal with the highest priority to the CPU. It also supplies the CPU with information to ascertain the interrupt routine start address. Cascading CX071059s by connecting up to eight "slave" CX071059s to a single "master" CXO71059 permits expansion up to 64 interrupt request signals.

Interrupt system scale, interrupt routine addresses, interrupt request priority, and interrupt request masking are all programmable, and can be defined by the CPU.

Normal interrupt operation for a single CXO71059 is as follows. First, the initialization registers are setup by a sequence of initialization words. When the CX071059 detects an interrupt request from a peripheral to an INTP pin, it sets the corresponding bit of the interrupt request register (IRR). The interrupt is checked with the interrupt mask register (IMR) and the interrupt service register (ISR). If the interrupt is not masked and there is no other interrupt with a higher priority in service or requesting service, it generates an INT signal to the CPU.

The CPU acknowledges the interrupt by bringing the INTAK line low. The CXQ71059 sets the corresponding bit in its ISR to indicate that this interrupt is in service and to disable interrupts with lower priority. It resets the bit in the IRR at this point. The CXQ71059 then peaces interrupt CALL or vector data onto the data bus in response to $\overline{\text { INTAK }}$ pulses. When the CPU has finished processing the interrupt, it will inform the CXQ71059 by sending a finish interrupt (FI) command. This resets the bit in the ISR and allows the CX071059 to accept interrupts with lower priorities. If the CQ71059 is programmed in the self- Fl mode, the ISR bit is reset automatically and this step is not necessary.

## Software Features

The CX071059 has the following software features:

- Interrupt types:

CALL/vector

- Interrupt masking: Normal/extended nesting
- End of interrupt:

Self-FI/normal FI/specific FI

- Priority rotation: Normal nested/extended nested/exceptional nested

Automatic priority rotation
Rotate to specific priority

- Polled mode
- CPU-readable registers


## Hardware Configurations

The CX071059 has the following hardware configurations:

- Interrupt input: Edge/level sensitive
- Cascading CXQ71059s: Single/extended (master/slave)
- Output driver control: Buffered/non-buffered


## Mode Control

These features and configurations are selected and controlled by the four initialization words (IW1 - IW4) and the three command words (IMW, PFCW, and MCW). The format of these words are shown in figures 2 and 3 , respectively.

## Control Words

These are two types of CXQ71059 control words: initialization words and command words.
There are four intialization words: IW1-IW4. These words must be written to the CXQ71059 to initialize it prior to normal operation. They must be written in a sequence of two to four bytes.

There are three types of command words: interrupt mask word (IMW), priority and finish control word (PFCW), and the mode control word (MCW). These words can be written freely after initialization.

## Initialization Words

Initialization sequence. When a data is written to a CXO71059 with $A_{0}=0$ and $D_{4}=1$, the data is always accepted as IW1. This results in a default initialization as shown below. See figure 1.
(1) The edge-trigger circuit of the INTP input is reset. IRR is cleared in the edge-trigger mode.
(2) ISR and IMR are cleared.
(3) $\mathrm{INTP}_{7}$ receives the lowest priority; INTPo receives the highest.
(4) The exceptional nesting mode is cleared. IRR is set as the register to be read.
(5) Register IW4 is cleared. The normal nesting mode, non-buffer mode, FI command mode, and CALL mode are entered.

Figure 1. Initialization Sequence


The initialization words are written in a consecutive format. The first two, IW1 and IW2 must be written for any mode of the operation, and designate the interrupt address or vector. IW3 specifies which interrupts have slaves if the CX071059 is used for a master, and defines the slave number for a slave. Therefore, IW3 is only required in extended systems. The CX071059 will only accept it if bit $\mathrm{D}_{1}$ of IW1, SNGL=0. IW4 is only accepted if bit Do IW1, $14=1$. See figure 2 for the format of the initialization words.

Figure 2. Initialization Word Format

## IW1 [Initialization Word 1]



IW2 [Initialization Word 2]


IW3 [Initialization Word 3] Master Mode


## IW3 [Initialization Word 3] Slave Mode



IW4 [Initialization Word 4]

| $\mathrm{A}_{0}$ |
| :---: |
| 1 |



## IW1:

A7-A5 are the higher three bits of the lower byte of an interrupt routine address given to the CPU in CALL mode.

LEV is used to select the trigger mode of the INTP inputs. If $L E V=0$, the edge-trigger mode is selected. If $L E V=1$, the level-trigger mode is selected.

AG4 (address gap 4 bytes) sets the spacing of interrupt routine addresses in the CALL mode to either 4 or 8. For example, when the address of INTPo's interrupt routine is 1000 H , INTP1's address is 1004 H when $\mathrm{AG4}=1$ and 1008 H when $\mathrm{AG4}=0$.

SNGL is used to designate the scale of the interrupt system. If $S N G L=1$, only one CXQ71059 is used in a system, and IW3 will not be accepted.

IW4 will be written when $14=1$. It will not be written when $14=0$.

## IW2:

A15-A8 is a higher byte of the interrupt routine address given to the CPU in the CALL mode.
$\mathrm{V}_{7}-\mathrm{V}_{3}$ are the five higher bits of the interrupt vector number given to the CPU in the vector mode.

## IW3:

IW3 has meaning only in the extended mode.
When the CX071059 is the master in an extended mode system, S7-So define whether INTP7-INTPo have slaves or peripherals. For example, if $\mathrm{S}_{2}=1$, that indicates that interrupts to pin INTP2 are from slave CX071059. The master CX071059 will output the slave number 2 on SA2-SAo during the $\overline{\text { INTAK }}$ cycle and will not place the interrupt address or vector number on the data bus. The slave then outputs the interrupt address or vector number. When $\mathrm{S}_{2}=0$, the master will place the interrupt address or vector numbers on the data bus for INTP2 interrupts.

In the slave mode, the lower three bits of IW3 set the slave number of the CXQ71059. This number will be compared with the number put on pins SA2-SAo output by the master CXQ71059 during as INTAK cycle. If there is a match, the slave knows that its interrupt is being honored and issues the interrupt address or vector number onto the data bus.

## IW4:

EXTN (extended mode) sets the nesting mode. When EXTN $=0$, the normal nesting mode is set. When EXTN $=1$, the extended nesting mode is set.

SFI (self-finish interrupt mode) set the FI mode. When $\mathrm{SFI}=0$, the FI (finish interrupt) command mode is set. In FI command mode, an FI command must be sent to the CXO71059 to terminate the interrupt. When $\mathrm{SFI}=1$, the self-FI mode is set and the CXQ71059 will automatically perform an FI command at the end of every $\overline{\text { INTAK }}$ cycle.

BUF (buffer) is used to designate the buffer mode. If $B U F=1$, the buffer mode is set.
$\overline{\mathrm{BSV}}$ (buffered slave) is used with BUF. If BUF $=1, \overline{\mathrm{BSV}}$ defines whether the CXQ71059 is a master or a slave. When $\overline{\mathrm{BSV}}=0$, the $\mathrm{CXQ71059}$ is master; when $\overline{\mathrm{BSV}}=1$, a slave.
$\mathrm{V} / \overline{\mathrm{C}}$ sets the vector or CALL mode. The vector mode is set when $\mathrm{V} / \overline{\mathrm{C}}=1$ and the CALL mode is set when $\mathrm{V} / \overline{\mathrm{C}}=0$. These modes should be programmed to match the system's CPU.

## Command Words

The command words give various commands to a CXQ71059 during its operation to change interrupt masks and priorities, to end interrupt processing, etc. See figure 3.

Figure 3. Command Word Format

## IMW [Interrupt Mask Word]



## PFCW [Priority Finish and Control Word]



## MCW [Mode Control Word]



IMW (Interrupt Mask Word). This word masks the IRR and disables the corresponding INTP interrupt requests. It also maskes the ISR in the exceptional nesting mode. Bits $M_{7}-M_{0}$ correspond to the interrupt levels of INTP7-INTPO, respectively. IMW is stored in the IMR.

Interrupts corresponding to the bits of IRR and ISR in the exceptional nesting mode are masked if the $\mathrm{Mn}_{\mathrm{n}}$ bit is set to 1 .

PFCW (Priority and Finish Control Word). This word designates the FI command that defines the way how interrupts are ended, and the commands that change interrupt request priorities.

When RP (rotate priority) is set to 1 , the priorities of the interrupt request change (rotate). The priority order of the 8 INTP pins is circular, as shown in Figure 4. If a level is assigned to the lowest priority, the priorities for all the other levels will be defined correspondingly. For example, if INTP3 becomes the lowest priority, INTP4 will be the highest. (INTP7 has the lowest priority after initialization).

Figure 4. INTP Priority Order


SIL (specify interrupt level) is set to 1 to change the priority order or designate an interrupt level. It is used with the RP and FI bits (bits $\mathrm{D}_{7}$ and $\mathrm{D}_{5}$ ). When $\mathrm{SIL}=1$ and $\mathrm{RP}=1$, the level identified by $\mathrm{IL}-\mathrm{IL}$ is designated as the lowest priority level. The other priorities will be assigned correspondingly. When SIL=1 used with $F I=1$, it resets the $I S R$ bit corresponding to the interrupt level $I L_{2}-I L$. If $S I L=0$, the $I L 2-I L$ bits have no meaning.

MCW (Mode Control Word). This word is used to enter the exceptional nesting mode, to poll the CX071059, and to read the ISR and IRR registers.

Bits SR (set register) and IS/IR (ISR/IRR) are used to read the contents of the IRR and ISR registers. When $S R=0$, no operation is performed. To read IRR or ISR, set $A O=0$ and select the IRR or ISR register by writing to MCW. To select the IRR register, write MCW with $S R=1$ and $I S / \overline{I R}=0$. To select the ISR, write $M C W$ with $S R=1$ and $I S / \overline{I R}=1$. The selection is retained, and MCW does not have to be rewritten to read the same register again. IRR and ISR are not masked by the IMR.
Bits SNW (set nesting mode) and EXCN (exceptional nesting mode) are used to set or clear the exceptional nesting mode. If $S N W=0$, $E X C N$ executes no operation. If $S N W=1$ with $E X C N=1$, the exceptional nesting mode is set. If with $E X C N=0$, it is cleared.
POL (polling) is used to enable the polling operation. If $\mathrm{POL}=1$, the polling command is issued. If $\mathrm{POL}=0$, it is not issued.

## CALL OR VECTOR MODES

The CX071059 passes interrupt routine address data to the CPU in two modes, depending on the CPU type. This mode is selected by bit $\mathrm{V} / \overline{\mathrm{C}}$ in initialization word IW4. V/ $\overline{\mathrm{C}}$ is set to one to to select the vector mode for CXQ70108/70116 CPUs, and reset to zero to select the CALL mode for 8085A CPUs.

## CALL MODE (8085A CPUs)

In this mode, when an interrupt is acknowledged by the CPU, the CXQ71059 outputs three bytes of interrupt data to the data bus in its INTAK sequence. During the first $\overline{\text { INTAK }}$ pulse from the CPU, the CX071059 outputs the CALL opcode OCDH. During the next $\overline{\text { INTAK }}$ pulse, it outputs the lower byte of a two-byte interrupt routine address. During the third INTAK pulse, it outputs the upper byte of the address. The CPU interprets these three bytes as a CALL instruction and executes the CALL interrupt routine. See figure 5.

Interrupt routine addresses are defined by using words IW1 and IW2 through the initialization. However, only the higher 10 or 11 bits of the interrupt addresses are designated: A15-A6 or A15-A5. The remaining lower bits ( $\mathrm{D}_{5}$ - Do or $\mathrm{D}_{4}$ - Do) are set to zero to get the address of INTPo's interrupt routine. The addresses for INTP1-INTP7 are set at equally speced gaps besed on it The gap between interrupt addresses is determined by the AG4 bit (address gap 4 bytes) of IW1. When AG4=1, the interrupt routine starting addresses are 4 bytes apart. Therefore, the starting address for INTP $n$ is the starting address for INTPo plus four times n . When $\mathrm{AG4}=0$, starting addresses are eight bytes apart, so the starting address for INTP $\mathrm{P}_{\mathrm{n}}$ is the starting address for INTPo plus eight times $n$. See figure 6.

Figure 5. CALL Mode Interrupt Sequence


Figure 6. CALL Mode Interrupt Address Sequence
Address Lower Byte [ADL] During Second $\overline{\text { INTAK }}$

AG4 $=1$ (4-Byte Spacing Address)
Interrupt
Level
INTPO
INTP1
INTP $_{2}$
$\mathrm{INTP}_{3}$
INTP $_{4}$
INTP $_{5}$
INTP6
INTP7

| $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $A_{7}$ | $A_{6}$ | $A_{5}$ | 0 | 0 | 0 | 0 | 0 |
| $A_{7}$ | $A_{6}$ | $A_{5}$ | 0 | 0 | 1 | 0 | 0 |
| $A_{7}$ | $A_{6}$ | $A_{5}$ | 0 | 1 | 0 | 0 | 0 |
| $A_{7}$ | $A_{6}$ | $A_{5}$ | 0 | 1 | 1 | 0 | 0 |
| $A_{7}$ | $A_{6}$ | $A_{5}$ | 1 | 0 | 0 | 0 | 0 |
| $A_{7}$ | $A_{6}$ | $A_{5}$ | 1 | 0 | 1 | 0 | 0 |
| $A_{7}$ | $A_{6}$ | $A_{5}$ | 1 | 1 | 0 | 0 | 0 |
| $A_{7}$ | $A_{6}$ | $A_{5}$ | 1 | 1 | 1 | 0 | 0 |

AG4 $=0$ (8-Byte Spacing Address)
Interrupt
Level

| $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $A_{7}$ | $A_{6}$ | 0 | 0 | 0 | 0 | 0 | 0 |
| $A_{7}$ | $A_{6}$ | 0 | 0 | 1 | 0 | 0 | 0 |
| $A_{7}$ | $A_{6}$ | 0 | 1 | 0 | 0 | 0 | 0 |
| $A_{7}$ | $A_{6}$ | 0 | 1 | 1 | 0 | 0 | 0 |
| $A_{7}$ | $A_{6}$ | 1 | 0 | 0 | 0 | 0 | 0 |
| $A_{7}$ | $A_{6}$ | 1 | 0 | 1 | 0 | 0 | 0 |
| $A_{7}$ | $A_{6}$ | 1 | 1 | 0 | 0 | 0 | 0 |
| $A_{7}$ | $A_{6}$ | 1 | 1 | 1 | 0 | 0 | 0 |

Note: When $A G 4=0$, bit $A_{5}$ is ignored.

Address Higher Byte [ADH] During Third INTAK

| $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $A_{15}$ | $A_{14}$ | $A_{13}$ | $A_{12}$ | $A_{11}$ | $A_{10}$ | $A_{9}$ | $A_{8}$ |

## Vector Mode (CX070108/70116 CPUs)

In the vector mode, the CX071059 outputs a one-byte interrupt vector number to the data bus in the $\overline{\text { INTAK }}$ sequence. The CPU uses that vector number to generate an interrupt routine address. See figure 7.

The higher five bits of the vector number, $\mathrm{V}_{7}-\mathrm{V}_{3}$, are defined by IW2 during initialization. The CX071059 assigns the remaining three bits to successive interrupt vector numbers for the eight interrupts. See figure 8.

Figure 7. Vector Mode Interrupt Sequence


Figure 8. Vector Numbers Output in Vector Mode

Output During the Second $\overline{\text { INTAK }}$
Interrupt
Level
INTPo
INTP1
INTP $_{2}$
INTP $_{3}$
$\mathrm{INTP}_{4}$
INTP5
INTP6
INTP $_{7}$

| $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ |  | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{7}$ | $\mathrm{~V}_{6}$ | $\mathrm{~V}_{5}$ | $\mathrm{~V}_{4}$ | $\mathrm{~V}_{3}$ | 0 | 0 | 0 |
| $\mathrm{~V}_{7}$ | $\mathrm{~V}_{6}$ | $\mathrm{~V}_{5}$ | $\mathrm{~V}_{4}$ | $\mathrm{~V}_{3}$ | 0 | 0 | 1 |
| $\mathrm{~V}_{7}$ | $\mathrm{~V}_{6}$ | $\mathrm{~V}_{5}$ | $\mathrm{~V}_{4}$ | $\mathrm{~V}_{3}$ | 0 | 1 | 0 |
| $\mathrm{~V}_{7}$ | $\mathrm{~V}_{6}$ | $\mathrm{~V}_{5}$ | $\mathrm{~V}_{4}$ | $\mathrm{~V}_{3}$ | 0 | 1 | 1 |
| $\mathrm{~V}_{7}$ | $\mathrm{~V}_{6}$ | $\mathrm{~V}_{5}$ | $\mathrm{~V}_{4}$ | $\mathrm{~V}_{3}$ | 1 | 0 | 0 |
| $\mathrm{~V}_{7}$ | $\mathrm{~V}_{6}$ | $\mathrm{~V}_{5}$ | $\mathrm{~V}_{4}$ | $\mathrm{~V}_{3}$ | 1 | 0 | 1 |
| $\mathrm{~V}_{7}$ | $\mathrm{~V}_{6}$ | $\mathrm{~V}_{5}$ | $\mathrm{~V}_{4}$ | $\mathrm{~V}_{3}$ | 1 | 1 | 0 |
| $\mathrm{~V}_{7}$ | $\mathrm{~V}_{6}$ | $\mathrm{~V}_{5}$ | $\mathrm{~V}_{4}$ | $\mathrm{~V}_{3}$ | 1 | 1 | 1 |

The CPU generates an interrupt vector by multiplying the vector number by four, and using the result as the address of a location in an interrupt vector table located at addresses $000 \mathrm{H}-3 \mathrm{FFH}$. See figure 9.

Figure 9. Interrupt Vectors for the CX070108/70116

| Vector Number $\times 4$ | Vector Table <br> Address | Interrupt Vector Table |  |
| :---: | :---: | :---: | :---: |
|  | $\longrightarrow 000 \mathrm{H}$ | Vector 0 | Program Counter Word |
|  | 004H | Vector 0 | Program Segment Word |
|  |  | Vector 1 |  |
|  |  | Vector 2 |  |
| (Interrupt vector table address is obtained by multiplying vector number by four.) |  |  |  |
|  |  | Vector 254 |  |
|  |  |  |  |
|  |  | Vector 255 |  |

## System Scale Modes

The CXQ71059 can operate in either single mode, with up to eight interrupt lines or extended mode, with more than one CX071059 and more than eight interrupt lines. In extended mode a CX071059 is in either master or slave mode.

Bit D1 of the first initialization word, IW1, SNGL (single mode) designates the scale of the interrupt system. SNGL=1 designates that only one CX071059 is being used (single mode system). SNGL=0 designates an extended mode system with a master and slave CXQ71059s. In the single mode (SNGL=1), the SV input and IW4 buffer mode bits D3 and D2 are ignored by the CX071059.

## Single Mode

This mode is the normal mode of CXQ71059 operation. It has been described in the Interrupt Operation section. See figure 10 for a system exmple.

Figure 10. Single Mode System


## Extended Mode

In this mode, up to 64 interrupt requests can be processed using a master connected to a maximum of eight slaves. See figure 11 for a system example.

Figure 11. Extended System Example with Three Slaves


## Master Mode

In the master mode, S7-So are defined by IW3, identifying which INTP inputs have slaves and which do not. Let us consider an interrupt request from INTPn.

If $\mathrm{S}_{\mathrm{n}}=0$, the interrupt is not from a slave (for example, INTPo of the master in Figure 11), and the CXQ71059 treats it the same way it would if it were in the single mode. SA2-SAo outputs are low.

If $\mathrm{S}_{\mathrm{n}}=1$, the interrupt is from a slave (for example, INTP7 of the master). The master sends an interrupt to the CPU if the slave requesting the interrupt has priority. The master then outputs slave address $n$ to pins SA2-SAO on the first $\overline{\text { INTAK }}$ pulse by the CPU. It lets the slave $n$ perform the rest of the $\overline{\text { INTAK }}$ sequence.

## Slave Mode

When a slave receives an interrupt request from a peripheral (assuming this request is higher than other requests and in-service levels on the slave,), it sends an interrupt request to the master through its INT output. When the interrupt is accepted by the CPU through the master, the master outputs the slave's address on pins SA2-SAo. Each slave compares the address on SA2-SAo to its own address. The slave that has sent interrupt will find a match. It completes the INTAK sequence the same way as a single CX071059 would.

The master outputs slave address 0 when it is processing a non-slave interrupt. Therefore, do not use 0 as a slave address if there are less than eight slaves connected to the master.

Figures 12 and 13 show the interrupt operating sequences for slaves in the extended mode.

Figure 12. Interrupt from Slave (CALL Mode)


Figure 13. Interrupt from Slave (Vector Mode)


## BUFFER AND NON-BUFFER MODES

When the system scale is large, a buffer may be needed for the CX071059 to drive the data bus. A buffer mode is supplied, with a signal to specify the buffer direction. In the buffer mode, $\overline{S V} /(B U F \bar{R} / W)$ is used to select the buffer direction and $\overline{\mathrm{SV}}$ cannot be used to specify the master/slave mode. The master/slave selection must be done by IW4. IW4 bit D3, BUF (buffer) and D2, $\overline{B S V}$ (buffered slave) are used together to define the buffer mode and master/slave relation. When BUF=0, the non-buffer mode is designated and $\overline{B S V}$ has no meaning. When BUF $=1$, the buffer mode is designated. In buffer mode, the CXQ71059 is a master when $\overline{\mathrm{BSV}}=1$, a slave when $\overline{\mathrm{BSV}}=0$. See figure 14 .

Figure 14. Buffer Mode


Note 1: $D$ determines data direction
Low Level: $A \rightarrow B$
High Level: $A \leftarrow B$
2: The CXQ71059 is set to input $\overline{\mathrm{SV}}$ in its initial state and is pulled up by $R$ to set $D$ to the low level during initialization.

## NESTING MODES

A variety of nesting modes are available for supporting a multilevel-interrupt structure.

## Normal Nesting Mode

This mode is entered when IW4 is not written or when IW4 has EXTN $=0$. It is the most common nesting mode. See figure 15.

While an interrupt is being executed in this mode (corresponding bit of ISR=1), only interrupt requests of higher priority can be accepted and the requests of the same or lower priority cannot.

Figure 15. Normal Nesting Mode
Lowest Highest
Priority Priority

|  | 76 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IRR | Vive | 0 | 0 | 0 | 0 | 0 | 0 |
|  | 1 |  |  |  |  |  |  |
| ISR | Vovix룰 | 0 | 0 | 0 | 0 | 0 | 0 |

Interrupts that can be accepted are INTP ${ }_{5}$ through INTPo during execution of interrupt Level 6.
Request Occurred in Level 2

Interrupt Level 2 has been accepted and is being executed.
Request Occurred in Level 4

Level 4 requests cannot be accepted.
Level 2 FI Command Issued

Level 4 request can be accepted after processing of Level 2 has been ended, when high level is maintained at $\mathrm{INTP}_{4}$ until INTP $_{4}$ is accepted.

## Extended Nesting Mode

This mode is only applicable to a master in the extended mode. Eight interrupt priority levels of a slave become only one priority level when viewed by the master.

Therefore, a request made by a slave with a higher priority than one in service from the same slave will not be accepted. This is because the master's ISR bit is set, ignoring all requests of equal or lower priority in normal nesting mode. This cannot be called complete nesting since priority ranking within slave loses its significance.

When the extended nesting mode is entered (EXTN=1 in IW4 of the master), interrupt requests of the same priority level can be accepted only in interrupt requests by slaves which permet complete nesting operations.

Care should be taken when issuing an Fl (finish interrupt) command in the extended nesting mode. Upon an interrupt by a slave, the CPU first issued as FI command to the slave. Then, the CPU reads the slave's inservice register (ISR) to see if that slave still has interrupts in service. If there are no interrupts in service $(I S R=00 H)$, an Fl command can be issued to the master, as in the single mode when as interrupt is made by a peripheral.

## Exceptional Nesting Mode

A CX071059 in the normal or extended nesting mode cannot accept interrupts of a lower priority than the interrupt in service. Sometimes, however, it is desirable that requests with lower priority be accepted while higher-priority interrupt is being serviced. It is enabled by using the exceptional nesting mode. Once the exceptional nesting mode is entered, it is retained until reset. When it is reset, the previous nesting mode is resumed.

The exceptional nesting mode is programmed by SNM (set nesting mode) and EXCN (exceptional nesting mode) (bit D6 and D5 of MCW), used in pairs. They set and clear the exceptional nesting mode. The mode will not changed when $S N W=0$. Excepitonal nesting mode is entered if $E X C N=$ and cleared if $E X C N=0$ when $\mathrm{SNM}=1$.
In the exceptional nesting mode IMR masks the corresponding bits of IRR and ISR (though in other mode only IRR is masked). Therefore, if a bit in the IMR is set to a 1 in the exceptional nesting mode, it inhibits interrupts to that level and any other masked bit, but it allows interrupts to all other levels, higher or lower priority.

Cautions must be taken when issuing an FI command to a level masked in the exceptional nesting mode. Since the ISR bit is masked, the normal FI command will not work. For this reason, a specific FI command specifying the ISR bits must be issued. After the exceptional mode is released, the normal FI command may be used.

The procedure for the exceptional nesting mode is as follows:
(1) Read the ISR.
(2) Write the read data to the IMR.
(3) Set the exceptional nesting mode.

In this way, all interrupt requests not currently in service will be enabled. See figure 16.
Figure 16. Exceptional Nesting Mode


Requests from INTP 6 and INTP 7 cannot be accepted when only bit 2 of the IMR is set to 1.


All requests other than those being executed can be accepted when the IMR is set the same as the ISR, in exceptional nesting mode.

## Finishing Interrupts and Changing the Priority Levels

The priority and finish control word (PFCW) issues FI commands and changes interrupt priorities.

## Normal FI Command

$\mathrm{PFCW}=$|  | D7 | D6 | D5 | D4 | D3 | $\mathrm{D}_{2}$ | D 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | 0 | X | X | X |

When a normal FI command is issued, the CX071059 resets the ISR bit corresponding to the highest priority level selected from the interrupts in service, This operation confirms to the CXO71059 that the highest priority routine (assuming it is the last) of the routines in service is finished. If an interrupt routine changes the priority level or the exceptional nesting mode is used, this command will not operate correctly because the highest priority interrupt is not necessarily the last interrupt in service.

## Specific FI Command

$\mathrm{PFCW}=$| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 0 | 0 | IL 2 | IL 1 | IL |

When the specific FI command is issued, the CX071059 resets the ISR bit designated by bits IL2-IL of the PFCW. This command is used when the CX071059 cannot automatically determine the level of a completed service routine.

## Self-FI Mode

When SFI (of IW4)=1, the CXQ71059 is set to the self-FI mode. In this mode, the ISR bit corresponding to the interrupt is set at the leading edge of the last $\overline{\text { INTAK }}$ pulse in the $\overline{\text { INTAK }}$ sequence. The same bit is reset on the trailing edge of the last INTAK pulse. Therefore, the CPU does not have to issue an FI command when the interrupt routine ends. In this mode, however, the ISR stores no information to specify the routine in service. Unless interrupts are disable by the interrupt routine, newly generated interrupt requests are granted without priority limitation by the ISR. This can cause a stack overflow when frequent interrupt requests occur, or when the interrupt is level-trigger

## Self-FI Rotation

With Rotation:

|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PFCW $=$ | 1 | 0 | 0 | 0 | 0 | X | X | X |

Without Rotation:

$\mathrm{PFCW}=$|  | D7 | D6 | D5 | D4 | D3 | D2 | $\mathrm{D}_{1}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| O | O | O | 0 | 0 | X | X |  |

Rotation of interrupt priorities can be added to the self-FI mode. In this case, the corresponding interrupt is assigned to the lowest priority level when the bit is reset in the ISR at the end of the $\overline{\text { INTAK }}$ sequence.

## Normal Rotation FI Command

$\mathrm{PFCW}=$|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 0 | 0 | X | X | X |

When the normal rotation FI command is issued, the CXO71059 resets the ISR bit corresponding to the highest priority level selected from the interrupts in service, then rotates the priority levels so that the interrupt just completed becomes the lowest priority.

## Specific Rotation FI Command

$\mathrm{PFCW}=$| 1 | 1 | 1 | 0 | 0 | IL 2 | IL 1 | IL |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

When the specific rotation FI command is issued, the CX071059 resets the ISR bit designated by bits IL2-IL of the PFCW and rotates the interrupt priorities so that the interrupt just reset becomes the lowest priority. As this change in priority levels is different from the normal nesting mode, it is the user's responsibility to manage nesting.

## Specific Rotation Command

|  | D7 | D6 | Ds | D4 | D3 | D2 | D1 | Do |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PFCW $=$ | 1 | 1 | 0 | 0 | 0 | IL2 | IL1 | ILO |

When the specific rotation command is issued, the CX071059 specifies the interrupt designated by bits IL2-IL of the PFCW to the lowest priority and rotates the priority levels. In this case also, the user must manage nesting.

## Triggering Mode

Bit D3 of the first initilalization word, IW1, is LEV (level-trigger mode bit). LEV defines the trigger mode of the INTP input. The level-trigger mode is set when LEV $=1$. The edge-trigger mode is set when LEV $=0$.

## Edge-Trigger Mode

In the edge-trigger mode, an interrupt is detected by the rising edge of the signal on an INTP input. Although the corresponding IRR bit becomes ' 1 ' when INTP is high, the IRR bit is not latched until after the CPU returns an $\overline{\text { INTAK }}$ pulse. The INTP input must be maintained high until after INTAK is received. The IRR bit will be unlatched only after the INTP input goes low. To send the next interrupt request, temporarily lower the INTP input, then raise it.

## Level-Trigger Mode

In the level-trigger mode, an IRR bit is set by the INTP input being at high level. As in the edge-trigger mode, the INTP must be maintained high until after the INTAK is received. Interrupts are requested as long as the INTP input remains high. Care should be taken so as not to cause a stack overflow in the CPU. See figure 17.

Figure 17. INTP Input


Note: In both the edge- and level-trigger modes the INTP requests must be maintained high until after the $\overline{\text { INTAK }}$ is received. If on any INTP inputs the CX071059 INT output goes low before the first $\overline{\text { INTAK }}$ pulse, the CX071059 operates as if the INTP7 interrupt occurred. This incomplete interrupt request will not set the bit 7 of ISR. In case this will occur, the interrupt routine for the INTP7 must see whether the current request is a complete one or not by reading the ISR. The FI command should not be issued for incomplete interrupts. See figure 18.

Figure 18. Incomplete Interrupt Request


## Reading Registers

The contents of the internal registers, IRR, ISR, and IMR, can be read.
The $I M R$ can be read when a direct read with $A 0=1$ is done.
To read the IRR or ISR, MCW must be issued to select either the IRR or ISR. Then a read operation with $A_{0}=0$ will issue the data of the selected register. Once the MCW is issued, the CXO71059 will retain the selection. Therefore, no MCW is required when the same register with the previous one is to be read. The data of the IRR or ISR to be read is not masked by the IMR.

## Polling Operation

When polling, the CPU should first disable its INT input. Next, it issues a polling command to the CX071059 using MCW with POL=1. This command sets the CXO71059 in the polling mode until the CPU reads one of the CXQ71059's registers. When the CPU performs a read operation with $A O=0$ in the polling mode, polling data as shown in figure 19 is read instead of ISR or IRR. The CXQ71059 then ends the polling mode.

If INT in the polling data is 1 , the CXQ71059 sets the ISR bit corresponding to the interrupt level shown by bits PL2-PLo of the polling data and considers that interrupt as being executed. The CPU then processes the interrupt routine accordingly, based on the polling data read. An FI command should be issued when this processing ends.
Note: When a read is performed with $A 0=1$ after the polling command is sent to the CXQ71059, the IMR will be read instead of polling data. However, after the polling command is issued, the CX071059 operates in the same manner when $A 0=1$ as it would when $A 0=0$. This means that although $A 0$ was set to 1, the CX071059 will send the contents of the IMR, but it will also set an ISR bit just as it would if Ao had been set to zero. This may disturb the nesting. Therefore, performing a read operation with $A 0=1$ immediately after sending the polling command should be avoided.

Figure 19. Polling Data

|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{MCW}=$ | INT | 0 | 0 | 0 | 0 | PL2 | PL1 | PLo |

## INT (Interrupt)

This bit has the same meaning as the INT pin. When it is set to 1 , it means that the CX071059 has accepted an INTP input.

## PL2-PLo (Permitted Level)

These bits show which INTP input requested an interrupt when INT=1.

## Package Outline <br> Unit: mm



## Description

The CXQ71071 is a high-speed, high-performance Direct Memory Access (DMA) controller that provides high speed data transfers between peripheral devices and memories. A programmable bus width allows bidirectional data transfer in both 8- and 16-bit systems. In addition, CMOS technology reduces power consumption.

## Features

- Four independent DMA channels
- 24 address lines to access 16 M byte memory
- 64K byte/word transfer count
- 8- or 16 -bit programmable data bus width
- Abundunt transfer functions
- Byte/word transfer
- Three transfer modes: single, demand, and block
- Two bus modes: bus release and bus hold
- Two transfer timings: normal and compressed
- Memory-to-memory, memory-to-I/O, or I/O-to-memory transfer
- Enable/disable of individual DMA requests
- Software DMA requests
- Autoinitialize enable/disable of individual DMA channels
- Address increment/decrement
- Fixed/rotational DMA channel priority
- Terminal count output
- Forced transfer termination input
- Cascade capability
- Programmable DMA request and acknowledge signal polarities
- High performance: transfers up to 5.33 M bytes/second
- 8 MHz operation
- CXQ70108/70116 CPU system compatible
- CMOS technology
- Single power supply
- 48-pin plastic/ceramic DIP
- NEC $\mu$ PD71071 compatible


## Pin Configuration



## Block Diagram



## Pin Functions

| No. | Symbol | Name | Type | Function |
| :---: | :---: | :---: | :---: | :---: |
| 1 | CLK | Clock | Input | Controls internal operation and data transfer rate. |
| 2 | RESET | Reset | Input | Initializes the controller's internal registers and enters the controller in the Idle cycle (CPU controls the bus). Active high. |
| 3 | $\overline{\text { END }} / \overline{\text { TC }}$ | End DMA <br> Transfer/ <br> Terminal <br> Count | Input/Output | The DMA service can be terminated either internally or externally. The CXQ71071 allows an external signal to end a DMA service by pulling the $\overline{\text { END }}$ low. The CX071071 also generates a pulse (TC) when the designated terminal count for any channel has been reached. Open drain, it requires external pull-up resistor. Active low. |
| 4-7 | DMAAK3DMAAKO | DMA Acknowledge | Output | Indicate to peripheral devices that DMA service has been acknowledged. DMAAK3DMAAKO respond respectively to DMA Channels 3-0. The sense of these line is programmable. |
| 8-11 | DMARO3DMAROO | DMA Request | Input | Accept DMA service requests from peripheral devices. DMARQ3-DMAROO respond respectively to DMA Channels 3-0. The sense of these lines is programmable. |
| 12 | GND | Ground |  | Ground |
| 13-20 | $\begin{gathered} \text { A23-A16/ } \\ \text { D15-D8 } \end{gathered}$ | Address/ Data | Input/Output 3-State | In 8-bit systems, these pins output the upper 8 bits of the address. In 16-bit systems, the address is multiplexed with the upper byte of the data bus. In the Idle mode, these pins become data bus to communicate with the CPU. In the DMA cycles, these lines become address/data bus. |
| 21-28 | $\begin{gathered} \text { A15-A8/ } \\ \text { D7-D0 } \end{gathered}$ | Address/ Data | Input/Output 3 -state | These pins output the middle 8 bits of the address multiplexed with the lower byte of the data bus. In the Idle mode, these lines function as data bus. In the DMA cycle, they become address/data bus. |


| No. | Symbol | Name | Type | Function |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 29-35, \\ 37 \end{gathered}$ | A7-A0 | Address | Input/Output <br> 3-state | Function as the lower 8 bits of the address bus. A7-A4 output memory address during the DMA cycle and become high impedance in the Idle cycle. A3-Ao function as the lower 4 bits of the address bus. In the Idle cycle, A3-Ao become address inputs to select internal registers for the CPU to read or write. In the DMA cycle, A3-Ao output memory address. |
| 36 | Vdo | Power Supply |  | +5V power supply. |
| 38 | ASTB | Address Strobe | Output | Latches address information into an external address latch on the falling edge of ASTB during a DMA cycle. Latches A23-A8 in 16bit mode and $\mathrm{A} 15-\mathrm{A} 8$ in 8 -bit mode. Active high. |
| 39 | AEN | Address Enable | Output | Enables the output of an external latch that holds DMA addresses. AEN becomes high during the DMA cycle. Active high. |
| 40 | $\overline{\text { UBE }}$ | Upper Byte Enable | Input/Output <br> 3-state | Indicates the upper byte of the data bus is valid during 16 -bit mode. In the Idle cycle during data transfer, it receives $\overline{U B E}$ from the CPU when the upper data byte is valid. During a DMA cycle, $\overline{U B E}$ goes low to signify the presence of valid data on D15-D8. $\overline{U B E}$ has no meaning in 8-bit mode and becomes high impedance in the Idle cycle and high level in the DMA cycle. Active low. |
| 41 | $\overline{\text { IORD }}$ | 1/O Read | Input/Output | In the Idle ${ }^{\circ}$ cycle, it inputs a read signal from the CPU. In the DMA cycle, it outputs a read signal to I/O devices. Active low. |
| 42 | $\overline{\text { IOWR }}$ | 1/O Write | Input/Output | In the Idle cycle, it inputs a write signal from the CPU. In the DMA cycle, it outputs a write signal to I/O devices. Active low. |
| 43 | $\overline{\text { MRD }}$ | Memory Read | Output 3-state | During the DMA cycle, it outputs a read signal to memory. $\overline{\text { MRD }}$ is high impedance during the Idle cycle. Active low. |
| 44 | $\overline{M W R}$ | Memory Write | Output 3-state | During the DMA cycle, it outputs a write signal to memory. $\overline{M W R}$ is high impedance during the Idle cycle. Active low. |


| No. | Symbol | Name | Type | Function |
| :---: | :---: | :--- | :--- | :--- |
| 45 | $\overline{\text { CS }}$ | Chip Select | Input | During the Idle cycle, it selects the <br> CXQ71071 as an I/O device. Active low. |
| 46 | READY | Ready | Input | During a DMA operation, it indicates that a <br> data transfer for one cycle has been <br> completed and may be terminated. To meet <br> the requirements of low speed I/O devices <br> and memory, the CXQ71071 inserts a wait <br> state (if READY is low), to extend the bus <br> cycle until READY becomes high. Active <br> high. |
| 47 | HLDAK | Hold <br> Acknowledge |  |  |
| 48 | HLDRQ | Hold <br> Request | Output | Accepts the bus hold acknowledge signal <br> from the CPU. Active high. |

## Absolute Maximum Ratings ( $\mathrm{Ta}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Rating Value | Unit |
| :--- | :---: | :---: | :---: |
| Voltage on any pin with <br> respect to Ground | V | -0.5 to +7.0 | V |
| Operating temperature | Topr | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliablility.

DC Characteristics ( $\mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}=5 \mathrm{~V} \pm 10 \%$ )

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Input high voltage | VIH | 3.3 | Vod +0.5 | V | CLK input pin |
|  |  | 2.2 | VdD+0.5 | V | Other inputs |
| Input low voltage | VIL | -0.5 | 0.8 | V |  |
| Output high voltage | VoH | 0.7VdD |  | V | $1 \mathrm{OH}=-400 \mu \mathrm{~A}$ |
| Output low voltage | Vol |  | 0.4 | V | $\mathrm{loL}=2.5 \mathrm{~mA}$ |
| Input leakage current | ILI |  | $\pm 10$ | $\mu \mathrm{A}$ | $\mathrm{OV} \leq \mathrm{V}_{1} \leq \mathrm{VdD}$ |
| Output leakage currnet | ILO |  | $\pm 10$ | $\mu \mathrm{A}$ | $\mathrm{OV} \leq \mathrm{Vo}^{\leq} \leq \mathrm{VDD}$ |
| Supply current (dynamic) | IDD1 |  | 30 | mA |  |
| Supply current (static) | IdD2 |  | 100 | $\mu \mathrm{A}$ |  |

## Capacitance

$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input capacitance | Cl |  | 8 | 15 | pF | $\mathrm{f}_{\mathrm{c}}=1.0 \mathrm{MHz}$ Unmeasured pins returned to OV |
| Output capacitance | Co |  | 4 | 8 | pF |  |
| 1/O capacitance | Cıo |  | 10 | 18 | pF |  |

AC Characteristics（DMA Mode）

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min． | Max． |  |  |
| Clock cycle | tCYk | 125 |  | ns |  |
| Clock pulse width high | tк⿺𠃊 | 44 |  | ns |  |
| Clock pulse width low | tKKL | 55 |  | ns |  |
| Clock rise time | tKR |  | 10 | ns | $1.5 \mathrm{~V} \rightarrow 3.0 \mathrm{~V}$ |
| Clock fall time | tKF |  | 10 | ns | $3.0 \mathrm{~V} \rightarrow 1.5 \mathrm{~V}$ |
| Input rise time | tIR |  | 20 | ns |  |
| Input fall time | tIF |  | 12 | ns |  |
| Output rise time | tor |  | 20 | ns |  |
| Output fall time | tof |  | 12 | ns |  |
| DMARQ setup time to CLK high | tsba | 35 |  | ns | SI，S0，S3，SW，S4w |
| HLDRQ high delay time from CLK low | tDHor |  | 100 | ns | SI，S4w |
| HLDRQ low delay time from CLK low | tDhal |  | 100 | ns | SI，SO，S4w |
| HLDRQ low level period | thaно⿱ | 2tCYK－50 |  | ns | S4w |
| HLDAK high setup time to CLK low | tsha | 35 |  | ns | SO，S4，S4w |
| AEN high delay time from CLK low | tDaEH |  | 90 | ns | S1，S2 |
| AEN low delay time from CLK low | tDaEl |  | 90 | ns | SI，S4w |
| ASTB high delay time from CLK low | tosth |  | 70 | ns | S1 |
| ASTB low delay time from CLK high | tDStL |  | 70 | ns | S1 |
| ASTB high level period | tsTSTH | tKKL－15 |  | ns |  |
| ADR／$\overline{\mathrm{UBE}} / \overline{\mathrm{RD}} / \overline{\mathrm{WR}}$ active delay time from CLK low | tDA |  | 100 | ns | S1，S2 |
| $\mathrm{ADR} / \overline{\mathrm{UBE}} / \overline{\mathrm{RD}} / \overline{\mathrm{WR}}$ float time from CLK low | tFA1 |  | 70 | ns | SI，S4w |
| ADR setup time to ASTB low | tSAST | tKKL－50 |  | ns |  |
| ADR hold time from ASTB low | tHSTA | tккн－20 |  | ns |  |
| ADR／$\overline{\text { UBE }}$ hold time from CLK high | tha | 10 |  | ns | S2，S4 |
| ADR float time from CLK low | tfA2 | 0 | 70 | ns | S1，S2 |
| $\overline{\mathrm{RD}}$ low delay time from ADR float | tDAR | －10 |  | ns |  |


| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Input data setup time to CLK low | tsID | 35 |  | ns | S14 |
| Input data hold time from CLK low | tHID | 10 |  | ns | S14 |
| Output data delay time from CLK low | tood | 10 | 100 | ns | S22 |
| Output data hold time from CLK high | thod | 10 |  | ns | S24 |
| Output data hold time from $\overline{M W R}$ high | thmwod | tKkL-50 |  | ns |  |
| $\overline{\mathrm{RD}}$ low delay time from CLK low | toklr |  | 70 | ns | S2 Normal Timing |
| $\overline{\mathrm{RD}}$ low delay time from CLK high | tokhr |  | 70 | ns | S2 Compressed Timing |
| $\overline{\mathrm{RD}}$ low level period | trRL1 | 2tCYK-50 |  | ns | Normal Timing |
|  | trRL2 | $\begin{gathered} \text { tCYK }+ \\ \text { tкКН }-50 \end{gathered}$ |  |  | Compressed Timing |
| $\overline{\mathrm{RD}}$ high delay time from CLK low | tDRH | 15 | 100 | ns | S4 |
| ADR delay time from $\overline{\mathrm{RD}}$ high | tora | tсүк-40 |  | ns |  |
| $\overline{W R}$ low delay time from CLK low | towL1 | 10 | 70 | ns | S3 Normal Write |
|  | towL2 | 10 | 70 | ns | S2 Extended Write, Normal Timing |
| $\overline{\mathrm{WR}}$ low delay time from CLK high | tDWL3 | 10 | 70 | ns | S2 Compressed Timing |
| $\overline{\mathrm{WR}}$ low level period | twWL1 | tсүк-50 |  | ns | Normal Write |
|  | twWL2 | 2tCYк-50 |  | ns | Extended Write, Normal Timing |
|  | twWL3 | $\begin{gathered} \text { tсүк+ } \\ \text { tккн-50 } \end{gathered}$ |  | ns | Extended Write, Compressed Timing |
| WR high delay time from CLK low | tDWH | 10 | 80 | ns | S4 |
| DMAAK setup time to $\overline{\mathrm{RD}}$, $\overline{W R}$ low | tSDARW | 0 |  | ns | S1, S2 |
| $\overline{\mathrm{RD}}$ high delay time from $\overline{W R}$ high | tDWHRH | 5 |  | ns |  |
| DMAAK delay time from CLK high | tokhda | 10 | 70 | ns | S1 |


| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| DMAAK delay time from CLK Iow | tDkLDA | 10 | 115 | ns | S1 Cascade Mode |
| DMAAK inactive delay time from CLK high | tDDAII | 10 | 70 | ns | S4 |
| DMAAK inactive delay time from HLDAK low | todal2 | 5 | -80 | ns | S4 Cascade Mode |
| $\overline{\mathrm{TC}}$ low delay time from CLK high | totcl |  | 100 | ns | S3 |
| $\overline{\mathrm{TC}}$ off delay time from CLK high | totcF |  | 40 | ns | S4 |
| $\overline{\mathrm{TC}}$ high delay time from CLK high | totch |  | $\begin{gathered} \text { tккн+ } \\ \text { tCYK-10 } \end{gathered}$ | ns | $0 \mathrm{~V} \rightarrow 2.2 \mathrm{~V}^{* 1}$ |
| $\overline{\text { TC }}$ low level period | ttctcl | tCYk-15 |  | ns |  |
| $\overline{\text { END }}$ low setup time to CLK high | tsed | 35 |  | ns | S2 |
| END low level period | tededi | 100 |  | ns |  |
| READY setup time to CLK high | tsky | 35 |  | ns | S3, SW |
| READY hold time from CLK high | thry | 20 |  | ns | S3, SW |

Notes: * $1 \overline{\mathrm{END}} / \overline{\mathrm{TC}}$ has a 75 pF maximum input capacitance. To meet tDTCH, use a 2.2 K ohm or greater pull-up resistor with a load capacitance of 75 pF . The maximum output load capacitance for pins other than $\overline{\mathrm{END}} / \overline{\mathrm{TC}}$ is 100 pF .

## AC Characteristics (Programming Mode and RESET)

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| IOWR low level period | tiwiwl | 100 |  | ns |  |
| $\overline{\overline{C S}}$ low setup time to IOWR high | tscsiw | 100 |  | ns |  |
| $\overline{\mathrm{CS}}$ hold time from $\overline{\text { IOWR }}$ high | thiwcs | 0 |  | ns |  |
| ADR/ $\overline{\text { UBE }}$ setup time to $\overline{\text { IOWR high }}$ | tsaiw | 100 |  | ns |  |
| ADR/ $\overline{\text { UBE }}$ hold time from $\overline{\text { IOWR high }}$ | thiwa | 0 |  | ns |  |
| Input data setup time to IOWR high | tsidiw | 100 |  | ns |  |
| Input data hold time from IOWR high | thiwid | 0 |  | ns |  |
| $\overline{\text { IORD }}$ low level period | tiriri | 150 |  | ns |  |
| ADR/ $\overline{C S}$ setup time to IORD low | tSAIR | 35 |  | ns |  |
| ADR/ $\overline{C S}$ hold time from $\overline{\text { ORD }}$ high | thira | 0 |  | ns |  |
| Output data delay time from IORD low | tIIROD |  | 120 | ns |  |
| Output data float time from IORD high | tFIROD |  | 100 | ns |  |
| RESET high level period | treset | 2 tcYk |  | ns |  |
| VDD setup time to RESET low | tsvod | 500 |  | ns |  |
| $\overline{\text { IOWR }} / \overline{\overline{O R D}}$ wait time from RESET low | tSYIWR | 2tcyk |  | ns | RESET Low to first Read/Write |
| $\overline{\overline{O W R}} / \overline{\overline{O R D}}$ recovery time | trviwr | 200 |  | ns |  |

## AC Test Waveforms



## Clock Timing



Input/Output Edge Timing



## Memory-to-Memory Transfer Timing



The broken line for $\overline{M W R}$ illustrates the extended write timing.

## Ready Timing



## $\overline{\text { END }} / \overline{\mathrm{TC}}$ Timing



Bus Wait Timing


Cascade Timing


## Programming Mode and RESET Timing



## Functional Description

## Bus Control Unit

The Bus Control Unit consists of the address and data buffers, and bus control logic. The Bus Control Unit generates and receives signals that control address and data on the internal address and data buses.

## DMA Control Unit

The DMA Control Unit contains the priority and timing control logic. The priority control logic determines the priority level of DMA requests and arbitrates the use of the system bus according to the priority level. The timing control logic provides internal timing and controls DMA operations.

## Address Registers

Each DMA channel has one 24-bit Base Address Register and one-24-bit Current Address Register. The Base Address Registers hold the value written by the CPU and transfer the value to the corresponding Current Address Register during autoinitialization (address and count are automatically initialized). The Current Address Register is automatically incremented/decremented for each transfer and always contains the address to be transferred next.

## Address Incrementer/Decrementer

The Address Incrementer/Decrementer updates the contents of the Current Address Register whenever a DMA transfer for one bus cycle has finished.

## Count Registers

Each DMA channel has one 16-bit Base Count Register and one 16-bit Current Count Register. The Base Count Register holds the value written by the CPU and transfers the value to the corresponding Current Count Register during autoinitialization. The Current Count Register is automatically decremented for each transfer and generates a terminal count when it reaches zero.
Note: The number of DMA transfer cycles is actually the value of the Current Count Register +1 . Therefore, when programming the Count Register, specify the number of DMA transfers minus one.

## Count Decrementer

The Count Decrementer decrements the contents of the Current Count Register by one when each DMA transfer cycle has finished.

## Contol Registers

The CXQ71071 contains the following control registers:
Channel
Device
Status
Mode
Temporary
Request
Mask
These registers control bus mode, pin active level, DMA operation mode, mask bits, and other CX071071 operating functions.

## DMA Operation

The CXQ71071 operates in two cycles: Idle and DMA. In an Idle cycle, the CPU uses the system bus, while in a DMA cycle, the CXO71071 uses it.

## Idie Cycle

In an Idle cycle, there are no DMA requests active or there are one or more active DMA requests, but the CPU has not released the bus. The CX071071 will sample the four DMARO inputs every clock cycle to determine if any channel is requesting a DMA service. If one or more inputs are active, the corresponding DMA request bits (RQ) are set and the CXQ71071 will output a bus hold request (HLDRQ) to the CPU. The CX071071 continues to sample DMA requests until it obtains the bus.

After the CPU returns a HLDAK signal and the CX071071 obtains the bus, the CX071071 stops DMA sampling and selects the highest priority channel from the valid DMA request signals.

The CXQ71071 will also sample $\overline{\mathrm{CS}}$ pin, checking an attempt by the CPU to read or write the internal registers of the device. Address lines AO-A3 select which registers will be read or written and $\overline{\overline{O R D}}$ and $\overline{\mathrm{OW} R}$ are used to select reading or writing.

## DMA Cycle

In a DMA cycle, the CXQ71071 controls the bus in order to perform DMA transfer operations based on the programmed information. Figure 1 outlines the sequential flow of a DMA operation.

Figure 1. DMA Operation Flow


## Data Bus Width

In order to allow an easy interface with an 8- or 16-bit CPU, the data bus width of the CX071071 is user programmable for 8 or 16 bits. A 16 -bit data bus allows access to the 16 -bit internal registers in one I/O bus cycle.

The initial bus width after reset is set to 8 bits.
The following table shows the relationship of the data bus width, AO, $\overline{U B E}$, and the internal registers.

| Bus Width | Ao | $\overline{\text { UBE }}$ | Internal Read/Write Registers |
| :---: | :---: | :---: | :---: |
| 8 bits | X | X | $\mathrm{D} 7-\mathrm{D} 0 \longleftrightarrow 8$-bit internal register |
| 16 bits | 0 | 1 | $\mathrm{D} 7-\mathrm{D} 0 \longleftrightarrow 8$-bit internal register |
|  | 1 | 0 | $\mathrm{D} 15-\mathrm{D} 8 \longleftrightarrow 8$-bit internal register |
|  | 0 | 0 | $\mathrm{D} 15-\mathrm{D} 0 \longleftrightarrow 16$-bit internal register |

## Terminal Count

The CXQ71071 ends DMA service when it internally generates a terminal count ( $\overline{\mathrm{TC}}$ ) or when $\overline{E N D}$ externally becomes active. A terminal count is produced when the contents of the Current Count Register become 0 and output a low level pulse to the $\overline{T C}$ pin. Figure 2 shows the relationship between the generation of the Terminal Count and the Current Count Register. The Current Count Register is tested after each DMA transfer and prior to decrementing it so that the DMA transfer is actually performed one more than the programmed value of the Current Count Register.

## Figure 2. Generation of Terminal Count ( $\overline{\mathrm{TC}}$ )



Unless a channel is programmed for autoinitialize when DMA service ends, the corresponding bit of the Mask Register is set, and the DMARQ input of the channel is masked.

## DMA Transfer Type

The type of transfer the CXQ71071 performs depends on the following conditions:

- Memory-to-memory transfer enable
- Direction of memory-to-l/O transfer (each channel)
- Transfer mode (each channel)
- Bus mode


## Memory-to-Memory Transfer Enable.

The CXO71071 can perform memory-to-I/O transfer (one transfer in one bus cycle) and memory-to-memory transfer (one transfer in two bus cycles).

Memory-to-memory transfer is enabled, when bit 0 of the Device Control Register is set to 1 . The DMA channel used for memory-to-memory transfer is fixed, with Channel 0 as the source channel and Channel 1 as the destination channel. For this reason, the contents of the Count Registers and word/byte transfer modes of Channels 0 and 1 should be the same when performing memory-to-memory transfer. When DMARQ0 (Channel 0) becomes active by software, the transfer is initiated. The CXQ71071 performs the following operations until a Channel 1 terminal count or $\overline{E N D}$ input is present:

- The memory data pointed to by the Current Address Register of Channel 0 is read into the temporary register and the address and count of Channel 0 are updated.
- The temporary register data is written to the memory location shown by the Current Address

Register of Channel 1, and the address and count of Channel 1 are updated.
Note: If DMARQ1 (Channel 1) becomes active while memory-to-memory transfer is enabled, the CXQ71071 will perform memory-to-l/O transfer. Since this may cause erroneous memory-tomemory transfers, bit 1 of the Mask Register should be set to 1 .
During the memory-to-memory transfers, the source side (Channel 0) can be programmed to retain the same address by setting bit 1 of the Device Control Register to 1. In this manner, a range of memory can be initialized with the same value.

During memory-to-memory transfer, the DMAAK signals and Channel O's terminal count (TC) pulse are not output.

## Direction of Memory-to-1/O Transfers

All DMA transfers use memory as a reference point. A DMA Read reads data from memory and writes to an I/O port. A DMA Write reads data from an I/O port and writes to memory. In memory-to-I/O transfer, use the Mode Control Register to set one of the following transfer directions for each channel and activate the appropriate control signals.

| Type | Transfer Direction | Activated Signals |
| :--- | :--- | :---: |
| DMA Read | Memory $\longrightarrow$ I/O | $\overline{\overline{O W R}, \overline{\text { MRD }}}$ |
| DMA Write | $1 / O \longrightarrow$ Memory | $\overline{\text { IORD }}, \overline{\mathrm{MWR}}$ |
| Verify | Verify transfer outputs address only and does not <br> perform actual transfer | - |

## Transfer Modes

In a memory-to-l/O transfer, the Mode Control Register selects the single, demand, or block mode of DMA transfer for each channel. The conditions for the termination of each transfer characterize each transfer mode. The following table shows the various transfer modes and termination conditions:

| Transfer Mode | Transfer End Conditions |
| :---: | :--- |
| Single | After each byte/word |
|  | • END input <br> • Generation of terminal count <br> - When DMA request of the channel in service becomes inactive <br> • When DMA request of a channel in higher priority becomes active <br> (Bus Hold mode) |
| Block | • END input <br> • Generation of terminal count |

Note: DMA transfer operations using memory-to-memory transfers are identical to the block transfer mode.

## Bus Mode

The Device Control Register selects either the Bus Release or Bus Hold mode. The bus mode determines how the CXQ71071 returns the bus to the CPU.

Figure 3 shows that in Bus Release mode, only one channel can receive service for each DMA operation. Whenever DMA service terminates (transfer end conditions depend on the transfer mode), the channel returns the bus to the CPU (regardless of the state of other DMA requests) and the CXQ71071 enters the Idle cycle. When the CXQ71071 regains the bus, another DMA operation will begin.

In Bus Hold mode, several channels can receive service without releasing the bus after obtaining it. If there is another valid DMA request when a channel's DMA service is finished, the new DMA service can begin after the previous service without returning the bus to the CPU. Transfer end conditions depend on the transfer mode.

Figure 3. Bus Modes
Bus Release Mode
Right to Use
Bus

## Service

Channel
CXQ71071

| Right to Use | CPU |
| :--- | :--- |
| Bus |  |
| Service |  |
| Channel |  |$\quad$ CXQ71071

## Single Mode Transfer

In Bus Release mode, when a channel completes the transfer of a single byte or word, the CX071071 enters the Idle cycle regardless of the state of the DMA request inputs. In this manner, other devices will be able to access the bus on alternate bus cycles.
in Bus Hold mode, when a channel completes the transfer of a single byte or word, the CX071071 terminates the channel's service even if it is still asserting a DMA request signal. The CX071071 will then service the highest priority requesting channel. If there are no requests from any other channel, the CX071071 releases the bus and enters the Idle cycle.

## Demand Mode Transfer

In Bus Release mode, the current active channel continues its data transfer as long as the DMA request of that channel is active, even though other DMA channels are issuing higher priority requests. When the DMA request of the channel in service goes inactive, the CX071071 releases the bus to the CPU and enters the Idle state, even if the DMA requests from other channels are active.

In Bus Hold mode, when the active channel completes a single transfer, the CX071071 checks the other DMA request lines without ending the state of the current service. If there is a higher priority request, the CXQ71071 suspends servicing the current channel and starts servicing the highest priority channel requesting service, without releasing the bus. If there is no higher request than the current one, the CX071071 continues to service the currently active channel. Lower priority DMA requests are honored without releasing the bus after the current channel service is completed.

## Block Mode Transfer

In Bus Release mode, the current channel continues data transfer until a terminal count or the external $\overline{\text { END }}$ signal becomes active. During this time, the CXQ71071 ignores all other DMA requests. After completion of the block transfer, the CX071071 releases the bus and enters the Idle cycle even if the DMA requests from other channels are active.

In Bus Hold mode, the current channel transfers data until an internal or external $\overline{\text { END }}$ signal becomes active. When the service is completed, the CX071071 checks all DMA requests without releasing the bus. If there is an active request, the CX071071 immediately begins servicing the request. The CX071071 releases the bus after it honors all DMA requests.

Figure 4 shows the operation flow for the six possible transfer and bus mode operations in DMA transfer.

Figure 4. Transfer and Bus Modes Operations
Sransfer Mode Mode

## Byte/Word Transfer

If the Initialize Command selects a 16 -bit data bus width, the Mode Control Register can specify DMA transfer in byte or word units for each channel. The following table shows the byte count by which the Address and Count Registers are incremented or decremented during byte/word transfer.

| Register | Byte Transfer | Word Transfer |
| :--- | :---: | :---: |
| Address | $\pm 1$ | $\pm 2$ |
| Count | -1 | -1 |

During word transfers, two bytes starting at an even address are handled as one word. If the initial value of the programmed address is odd, transfer is started after decrementing the address by 1. For this reason, always select even addresses as the initial value to avoid destroying data. Byte and word transfers are controlled by the $A_{0}$ and $\overline{U B E}$ signals.

The following table shows the relationship between the data bus width, Ao and $\overline{U B E}$ signals, and data bus status.

| Data Bus Width | Ao | UBE | Data Bus Status |
| :---: | :---: | :---: | :---: |
| 8 bits | X | 1* | D7-Do valid byte |
| 16 bits | 0 | 1 | D7-Do valid byte |
|  | 1 | 0 | D15-D8 valid byte |
|  | 0 | 0 | D15-Do valid word |

*Note: Always 1

## Compressed Timing

A DMA transfer cycle is normally executed in four clocks. However, when the Device Control Register selects compressed timing, one DMA cycle can be executed in three clock cycles. Compressed timing is only available in block mode (except memory-to-memory) and in demand mode during Bus Release mode, for $33 \%$ more efficiency.

The CX071071 is able to omit one clock during compressed timing by not updating the upper 16 bits of the latched address. In Block mode and Demand mode during bus release, addresses are output sequentially and the upper 16 bits of addresses latched in external latches need not be updated except after a carry or borrow from A7 to A8. For this reason, during compressed timing, the S1 state (output of upper 16 bits of an address for external latching) can be omitted in the bus cycles except during the first bus cycle and when the upper 16 bits of an address is changed. Figure 5 shows wave forms for normal and compressed timing.

Figure 5. Normal and Compressed Timing Waveforms


## Software DMA Requests

The CXQ71071 can accept software DMA requests in addition to DMA requests from the four DMARO pins. Software DMA requests are generated by setting the appropriate bit in the Request Register. Software DMA requests are not masked by the Mask Register and operate differently depending on which bus or transfer mode is used.

## Bus Mode

When Bus Release mode is set, the highest priority channel among software DMA requests and DMARO pins will be serviced, and all bits of the Request Register will be cleared when the service is over. There may be a chance that other software DMA requests will be cancelled.

When Bus Hold mode is set, only the corresponding bit of the Request Register will be cleared after a DMA service is over. All software DMA requests will be serviced in the sequence of their priority level.

Precaution must be taken for software DMA requests for cascade channels (See the Cascade Connection) in Bus Hold mode. While a cascade channel is serviced, the master CX071071 operational mode is changed to Bus Release mode temporarily and all bits of the request register are cleared when the cascade channel service is over. To avoid this, it is necessary to mask any cascade channels before issuing a software DMA request. After confirming that all DMA software services are completed and all bits of the Request Register are cleared, the cascade channel masks can be cleared.

## Transfer Mode

When Single or Demand mode is programmed, the corresponding request bits are cleared and software DMA service ends with the transfer of one byte/word. When Block mode (memory-tomemory) is programmed, service continues until $\overline{E N D}$ is input or a terminal count is generated. The corresponding request bits are cleared when service ends.

## Autoinitialize

When the Mode Control Register selects autoinitialize for a channel, the CX071071 automatically initializes the address and count when $\overline{\text { END }}$ is input or a terminal count is generated. Then the contents of the Base Address and Base Count Registers are transferred to the Current Address and Current Count Registers, respectively. The corresponding bit of the Mask Register is cleared. However, the bit of the Mask Register is set for channels not programmed for autoinitialize.

Use the autoinitialize function for the following types of transfers:

## Repetitive Input/Output of Memory Area

Figure 6A shows an example of DMA transfer between a CRT controller and memory. After setting the same value in the Base and Current Registers, autoinitialize allows repetitive DMA transfer without CPU involvement.

Figure 6A. Autoinitialize, Application 1


## Continuous Transfer of Several Memory Areas

The CPU can write the CX071071 only to the Address/Count Base Registers for programming the address/count information. The autoinitialize function can be used to perform continuous transfer of several contiguous or non-contiguous memory areas during Single or Demand mode in the Bus Release mode. If the CPU sets information for Area 2 in Base Registers during the previous transfer of data for Area 1, the Current Registers will be automatically restored from the Base Registers following the generation of a terminal count. Figure 6B illustrates this procedure.

Figure 6B. Autoinitialize, Application 2


## Channel Priority

Each of the CXQ71071's four channels has its own priority. When there are DMA requests from several channels simultaneously, the channel with the highest priority will be serviced. The Device Control Register selects two types of priority encoding: fixed and rotational priority. In fixed priority, channel 0 is assigned the highest priority through channel 3 the lowest. In rotational priority, priority order is rotated so that the last channel to get service is assigned the lowest priority with the others rotating accordingly. This method prevents exclusive servicing of some channel (s). Figure 7 shows the two priority order methods.

Figure 7. Priority Order


## Cascade Connection

The CX071071 can be cascaded to expand the system DMA channel capacity. To connect a CX071071 for cascading (Figure 8),

1. Connect pins HLDRQ and HLDAK of the slave CXQ71071 to pins DMARO and DMAAK of any channels of the master CXQ71071.
2. Set bits 7 and 6 of the Mode Control Register to 11 in order to select Cascade mode for the Master's channel.

Figure 8. Cascade Connection Example


In the master CXQ71071, DMARQ, DMAAK, HLDRQ, and HLDAK only become valid during the DMA service of the channel set to the Cascade mode. The other signals are disabled so as not to conflict with the outputs of the active channel in the slave CXQ71071. The master cascade channel only propagates hold request/hold acknowledge between the slave and CPU.

The master CXQ71071 always operates in the Bus Release mode while a cascade channel is in service even when the Bus Hold mode is set. Other DMA requests are ignored while a cascade channel is in service. When the slave CXQ71071 ends DMA service and moves into an Idle cycle, the master also moves to an Idle cycle and releases the bus. At this time, all bits of the master's Request Register are cleared. The master operates the other non-cascaded channels normally.

## Bus Waiting Operation

In systems using a V40 ${ }^{\mathrm{TM}} / \mathrm{V} 50^{\mathrm{TM}}$ as the CPU, even during a DMA cycle, the on-chip refresh control unit in the CPU may lower the level of the HLDAK signal to inactive and use the bus. Therefore, the CX071071 automatically performs a bus waiting operation in a system that has a bus master whose priority level is higher than that of the CX071071.

The CXQ71071 executes the bus waiting operation if the HLDAK signal becomes inactive during service in an operating mode where transfer is executed continuously during block transfer mode; during demand transfer mode in bus release mode; and during memory-to-memory transfer.

When HLDAK becomes inactive during service in other operating modes, the device returns to the Idle cycle and passes the control of the bus to the higher bus master.

Figure 9 shows that when the HLDAK signal becomes inactive during service for continuous transfer, the CXO71071 is set up in an S4w state (bus waiting). Operation moves to an Idle cycle if DMARQ is inactive in the demand transfer mode.

The HLDRQ signal becomes inactive for a period of about two clocks and the bus is released. The S4 $w$ state is repeated until the HLDAK signal again becomes active and the interrupted service is immediately restarted.

Figure 9. Bus Waiting Operation


## Programming the CX071071

To prepare a channel for DMA transfer, the following information must be defined:

- starting address for the transfer
- number of transfer cycles
- DMA operating modes
- data bus widths
- active levels of the DMARO and DMAAK signals

The CX071071 contain 395 bits of internal memory in the form of registers. The address lines A3-A0 are used to address the register to be read or written.

The following tables show the register and command configurations.

## Register Configuration

| Register | Bit size | Number |
| :--- | :---: | :---: |
| Channel | 5 | 1 |
| Base Address | 24 | 4 |
| Current Address | 24 | 4 |
| Base Count | 16 | 4 |
| Current Count | 16 | 4 |
| Mode Control | 7 | 4 |
| Device Control | 10 | 1 |
| Status | 8 | 1 |
| Request | 4 | 1 |
| Mask | 4 | 1 |
| Temporary | 16 | 1 |

Note: When using a 16-bit CPU and selecting a 16 -bit data bus, use the word IN/OUT instruction to read/write information two bytes at a time. However, the commands suffixed with "(B)" in the following table, must be issued with the byte IN/OUT instruction.

Command Configuration


## Initialize

The following figure shows the CXQ71071 initialize process.


Notes: 1. The CXQ71071 initializes as follows:

| Register | Initialization Operation |
| :--- | :--- |
| Initialize | Clears all bits |
| Address | No change |
| Count | No change |
| Channel | Selects Channel 0 |
| Mode Control | Clears all bits |
| Device Control | Clears all bits |
| Status | Clears all bits |
| Request | Clears all bits |
| Mask | Sets all bits (masks all channels) |
| Temporary | Clears all bits |

2. When using the CXQ71071 in a $\mathbf{1 6}$-bit system, set this bit immediately after a hardware reset since the CXQ71071 always initializes in the 8 -bit data bus mode.

## Channel Register

This command reads and writes the Channel Register that selects one of four DMA channels for programming by the Address, Count and Mode Control Registers. This command must be issued by the byte IN/OUT instruction.

Channel Register Read


1 H


## Count Register Read/Write

If bit 2 of the Channel Register is cleared, a write to the Count Register updates both the Base and Current Count Registers with the new data. If bit 2 of the Channel Register is set, a write to the Count Register only affects the Base Count Register.

The Base Count Registers hold the initial count value until a new count is specified. If autoinitialization is enabled, this value is transferred to the Current Count Register when an $\overline{\text { END }}$ or $\overline{\mathrm{TC}}$ is generated. For each DMA transfer, the Current Count Register is decremented by one.


3H | C 15 | C 14 | C 13 | C 12 | C 11 | C 10 | C 9 | $\mathrm{C8}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Address Register Read/Write

The word IN/OUT instruction is used to specify the lower two bytes ( 4 H and 5 H ) of the register if a 16 -bit data bus width is selected. The byte IN/OUT instruction must be used to specify the upper byte ( 6 H ) of the register. When bit 2 of the Channel Register is cleared, a write to the Address Register updates both the Base and Current Address Registers with the new data. If bit 2 of the Channel Register is set, a write to the Address Register only affects the Base Address Register.

The Base Register holds the starting address value until a new value is specified and this value is transferred to the Current Address Register during autoinitialization. For each DMA transfer, the Current Address Register is incremented or decremented by two during word transfer and by one during byte transfer.

4H

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A7 | A6 | A5 | A4 | A3 | A2 | A1 | AO | IN/OUT


|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5 H | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | IN/OUT

6 H

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A23 | A22 | A21 | A20 | A19 | A18 | A17 | A16 | IN/OUT (Byte only)

## Device Control Register Read/Write

The Device Control Register Read/Write command reads from and writes to the Device Control Register. If using a 16-bit data bus, the word IN/OUT instruction is used to read and write 16-bit data.


9 H


IN/OUT


## Notes: 1. This bit is meaningless when $M T M=0$.

2. Disables HLDRQ to the CPU to prevent incorrect DMA operation while the CXQ71071's registers are being initialized or modified.
3. Performs compressed timing DMA transfer in block or demand mode during bus release.
4. When EXW is 0 , the write signal becomes active (normal write) during S3 and SW (see the timing waveforms). When 1, the write signal becomes active during S2, S3, and SW (like the read signal).
5. Wait states are generated by the READY signal during a verity transfer.

## Mode Control Register Read/Write

This command reads from and writes to the Mode Control Register to specify the operating mode for each channel. The Channel Register selects the Mode Control Register. This command must be issued by the byte IN/OUT instruction.


Notes: 1. When a 16 -bit data bus is selected, this bit selects DMA transfer by word or byte.
2. These bits select the DMA transfer direction between memory and $1 / O$. These bits are meaningless during memory-to-memory transfer.
3. Channel 0 and 1 must have the same AUTI bit value when performing memory-to-memory transfer.
4. This bit decides the update direction of the Current Address Register. When ADIR is 0 , the register increments by 1 for a byte transfer and by 2 for a word transfer. When ADIR is 1 , the register decrements by 1 for a byte transfer and by 2 for a word transfer.
5. These bits select the transfer mode during DMA transfer between memory and I/O, and are meaningless during memory-to-memory transfer.

## Status Register Read

This command reads the Status Register for the individual DMA channel that has DMA request states and terminal count or END information. This command must be issued by the byte IN instruction.


## Temporary Register Read

If a 16-bit data bus is selected, the word IN instruction is used to read 16-bit data with this command. The last data transferred in memory-to-memory transfer is stored in the temporary register. If an 8 -bit data bus is selected, the value of the upper byte becomes undefined.

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OCH | T7 | T6 | T5 | T4 | T3 | T2 | T1 | TO |

in

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ODH | T15 | T14 | T13 | T12 | T11 | T10 | T9 | T8 | in

## Request Register Read/Write

This command reads from and writes to the Request Register to generate DMA requests by software for the four corresponding DMA channels. This command must be issued by the byte IN/OUT instruction.


## Mask Register Read/Write

This command read from and writes to the Mask Register to control DMA request for the corresponding four DMA channels by DMARO3-DMAROO. This command must be issued by the byte IN/OUT instruction.


## DMA Transfer Modes

Figures 10 through 15 show state transition diagrams for the different modes of DMA transfer.

Figure 10. Idle Cycle


Figure 11. DMA Cycle, Cascade Mode


Figure 12. DMA Cycle, Single Mode


Figure 13. DMA Cycle, Demand Mode


* Carry or Borrow to Upper Two-Bytes of Address?

Figure 14. DMA Cycle, Block Mode


Figure 15. DMA Cycle, Memory-to-Memory Transfer


Figures 16. Memory-1/O Transfer, Normal Timing


Notes: If an 8-bit data bus is selected,
1: A15-A8
2: A23-A16, A7-A0
The broken lines of the $\overline{\text { WRITE }}$ signal are for extended write timing.

Figure 17. Memory-1/O Transfer, Compressed Timing


Notes: If an 8-bit data bus is selected,
1: A15-A8
2: A23-A16, A7-A0
The broken lines of the $\overline{\text { WRITE }}$ signal are for extended write timing.

Figure 18. Memory-to-memory Transfer


Notes: If an 8-bit data bus is selected,
1: $\mathrm{D}_{7} / \mathrm{A}_{15}-\mathrm{D}_{0} / \mathrm{A}_{8}$
2: A23-A16, A7-A0
The broken lines of the $\overline{M W R}$ signal are for extended write timing.
Figure 19. $\overline{\text { END }} / \overline{T C}$ Timing


## Examples of System Configuration

Figures 20 through 22 show system configuration examples using the 8 -bit CX070108 CPU and the 16 -bit CXO70116 CPU. The CXO71082 externally latches addresses and data.

Figure 20. System Configuration with CX070108


Figure 21. System Configuration with CXQ70116, Byte Transfer


Figure 22. System Configuration with CXQ70116, Word Transfer



Sony SALES OFFICES:

| Sites | Address | Phone | Fax |
| :---: | :---: | :---: | :---: |
| Corporate \& Administration Western Office | 23430 Hawthorne Blvd. Suite No. 330 Torrance, CA 90505 | $213.373-9425$ | 213-375-8358 |
| South East Office | 3175 A. Northwoods Pkwy Norcross, GA 30071 | 404-263-9888 | 404-446-3615 |
| North East Office | 57 Wells Avenue <br> Newton, MA 02159 | 617-527-4560 | 617-244-2518 |
| Central Office | 3201 Premier Drive Suite 100 Irving. TX 75063 | 214-550-5200 | 214-550-5300 |

## AREA SALES OFFICES: <br> NORTHEAST AREA: Sony Corporation of America (617) 527.4540 <br> SOUTHEAST AREA: Sony Corporation of America (404) $263-9888$ <br> CENTRAL AREA: Sony Corporation of America (214) 550.5200 <br> WESTERN AREA: Sony Corporation of America (213) 373-9425

## REPRESENTATIVE OFFICES:

ALABAMA: Interep Assoc., Inc., (205) 478-1036, (205) 533-1730
ARIZONA: Shefler-Kahn, (602) 257.9015
ARKANSAS : B.P. Sales, (918) 744-9964
CALIFORNIA : (San Diego and Imperial) Addem Sales, (619) 729-9216; (Southern Ca., excluding San Diego)
Varigon, Inc., (714) 855-0233, (Northern Ca. Counties: Monterey/kings/Tulare/Inyo) Brooks Technical Group, (415) 960-3880

COLORADO : Electrodyne, (303) 695-8903
CONNECTICUT: New England Technical Sales, (203) $237-8827$
DELAWARE: Beacon North, Inc., (800) 336-3747
DISTRICT OF COLUMBIA: Beacon North, Inc., (703) 478-2480
FLORIDA: Donato \& Assoc., (305) 352-0727
GEORGIA : Interep Assoc., Inc., (404) 449.8680
HAWAII: Brooks Technical Group, (415) 960-3880
IDAHO: Electrodyne, (801) 486-3801
ILLINOIS: (Northern) Micro-Tex, Inc., (312) 382-3001; (Southern) Kebco, (314) 576-4111
INDIANA: Giesting \& Assoc., (317) 844-5222
IOWA : J.R. Sales, (319) 393-2232
KANSAS: Kebco, (913) 541.8431 or (316) 733-1301
KENTUCKY: Giesting \& Assoc., (513) 385-1105
LOUISIANA : B.P. Sales, (214) 234-8438
MAINE: New England Technical Sales, (617) 272.0434
MARYLAND: Beacon North, Inc., (800) 336-3747
MASSACHUSETTS: New England Technical Sales, (617) 272-0434
MICHIGAN: Giesting \& Assoc., (313) 478-8106
MINNESOTA : High-Tech Sales, (612) 944-7274
MISSISSIPPI: Interep Assoc., Inc., (205) 533-1730
MISSOURI: Kebco, (314) 576-4111
MONTANA : Electrodyne, (801) 486-3801
NEBRASKA : J.R. Sales, (319) 393-2232
NEVADA : (Clark County) Shefler-Kahn, (602) 257-9015, Brooks Technical Group, (916) 477.8096
NEW HAMPSHIRE: New England Technical Sales, (617) $272-0434$
NEW JERSEY: S.J. Assoc., Inc. (718) 291-3232, (609) 866-1234
NEW MEXICO: Shefler-Kahn, (505) 345-3591
NEW YORK: (Manhattan) S.J. Assoc., Inc., (718) 291-3232 (Upstate) Advance Comp. Corp., (315) 699-2671
NORTH CAROLINA: Naylor Assoc., Inc., (919) 544-6630
NORTH DAKOTA: High-Tech Sales, (612) 944-7274

OHIO: Giesting \& Assoc., (513) 385-1105, (216) 261-9705, or (513) 433.5832
OKLAHOMA : B. P. Sales, (918) 744.9964
OREGON : Vantage Corp., (503) 620-3280
PENNSYLVANIA: (East) S.J. Assoc., Inc., (609) 866-1234; (West) Giesting \& Assoc., (513) $385-1105$
RHODE ISLAND: New England Technical Sales, (617) 272-0434
SOUTH CAROLINA: Naylor Assoc., Inc., (919) 544-6630
SOUTH DAKOTA: High-Hech Sales, (612) 944-7274
TENNESSEE: Interep Assoc., Inc., (615) 639-3491
TEXAS : B.P. Sales, (214) 234-8438, (713) 531-4144, or (512) 346-9186; (El Paso County) Shefler-Kahn
(505) 345-3591

UTAH: Electrodyne, (801) 486-3801
VERMONT : New England Technical Sales, (617) 272-0434
VIRGINIA : Beacon North, Inc., (703) 478-2480, (804) 239.8486
WASHINGTON : Vantage Corp., (206) 455-3460
WEST VIRGINIA : Giesting \& Assoc., (513) 385-1105
WISCONSIN : (Lower) Micro-Tex, Inc., (414) 542-5352; (West Wisconsin Counties: Polk/Barron/Dunn/St. Croix/
Pierce/Pepin/Chippewa, Eua Claire) High-Tech Sales, (612) $944-7274$
WYOMING: Electrodyne, (801) 486-3801

## DISTRIBUTOR OFFICES:

ALABAMA : Huntsville .........Hammond Electronics, (205) 830-4764
Huntsville .........Marshall Industries, (205) 881-9235
ARIZONA : Phoenix $\cdot \cdots . . . . .$. Marshall Industries, (602) 968-6181
Scottsdale.........Western Micro, (602) $948-4240$
Tempe ............Insight, (602) 829-1800
CALIFORNIA : Chatsworth $\cdots \cdots$...Diplomat Electronics, (818) 700-8700
Irvine ...............Marshall Industries, (714) 458-5399
Cupertino .........Western Micro, (408) 725-1660
Los Angeles $\cdots$ Marshall Industries, (818) 407-0101
Northridge........Western Micro, (818) 700-9922, (800) 538-3401
Orange ............Ryno Electronics, (714) 637-0200
Sacramento ……Marshall Industries, (916) 635-9700
San Diego $\cdots \cdots \cdot$ Insight, (619) 587-0471
San Diego ……Marshall Industries, (619) 578-9600
San Diego $\cdots \cdots$ Ryno Electronics, (619) 453-8430
San Francisco …Marshall Industries, (408) 943-4600
Sunnyvale........Diplomat Electronics, (408) 737-0204
COLORADO: Denver ….........Marshall Industries, (303) 427-1818
CONNECTICUT : Danbury............Diplomat Electronics, (203) 797-9674
Wallingford ……Marshall Industries, (203) 265-3822
FLORIDA: Clearwater...........Diplomat Electronics, (813) 443.4514
Ft. Lauderdale $\cdots$ Diplomat Electronics, (305) 974.8700
Ft. Lauderdale $\cdots$ Hammond Electronics, (305) 973.7103
Ft. Lauderdale $\cdots$ Marshall Industries, (305) 928-0661
Ft. Lauderdale $\cdots$ Reptron, (305) 979-8227
Orlando ...............Hammond Electronics, (305) 841-1010
Orlando ...............Marshall Industries, (305) 841-1878
Tampa ...............Marshall Industries, (813) 576-1399
Tampa ...............Reptron, (813) 855-4656
GEORGIA : Atlanta $\cdot \cdots . \cdot$ Marshall Industries, (404) $923-5750$
Norcross $\cdots$ Hammond Electronics, (404) 449-1996
Norcross $\cdots$ Reptron, (404) 446-1300
ILLINOIS: Chicago ….....Marshall Industries, (312) 490-0155 Schaumburg…Reptron, (312) 882-1700
INDIANA : Indianapolis‥Marshall Industries, (317) 297-0483
KANSAS: Kansas City…Marshall Industries, (913) 492-3121

| MARYLAND : Baltimore ........Hammond Electronics, (301) 583-2525 |  |
| :---: | :---: |
|  | Columbia....... Diplomat Electronics, (301) 995-1226 |
|  | Columbia ........Vantage Components, (301) 720-5100 |
|  | Gaithersburg.....Marshall Industries, (301) 840-9450 |
| MASSACHUSETTS : Boston $\cdots$.......Marshall Industries, (617) 272-8200 |  |
| Burlington.....Western Micro, (617) 229.5819 |  |
|  | Billercia .........Diplomat Electronics, (617) 667-4670 |
| MICHIGAN: Livonia $\cdots$ Marshall Industries, (313) 525-5850 |  |
|  | Livonia $\cdots$ Reptron, (313) 525-2700 |
| MINNESOTA : | : Minneapolis $\cdots$ Marshall Industries, (612) 559-2211 |
|  | Minnetonka $\cdots$ Reptron, (612) 938-0000 |
|  | Plymouth $\cdots$....Diplomat Electronics, (612) 559-2500 |
| NEW JERSEY: | Y: Clifton ........Vantage Components, (201) 777-4100 |
|  | Fairfield $\cdots \cdots . . .$. Marshall Industries, (201) 882-0320 |
|  | Totowa....... Diplomat Electronics, (201) 785-1830 |
| NEW YORK : ${ }^{\text {B }}$ | Binghamton $\cdots$....Marshall Industries, (607) 798-1611 |
|  | Commack ........Vantage Components, (516) 543-2000 |
|  | Henrietta $\cdot \cdots . . . .$. Diplomat Electronics, (716) 359-4400 |
|  | Liverpool....... Diplomat Electronics, (315) 652-5000 |
|  | Long Island.....Marshall Industries, (516) 273-2424 |
|  | Melville $\cdot \cdots . . . . . .$. Diplomat Electronics, (516) 454-6400 |
|  | Rochester ........ Marshall Industries, (716) 235-7620 |
| NORTH CAROLINA: Greensboro …Hammond Electronics, (919) 275-6391 <br> Raleigh .........Marshall Industries, (919) 878.9882 |  |
|  |  |
| OHIO : Cleveland $\cdots \cdots$ Marshall Industries, (216) 248.1788 |  |
| Dayton $\cdots \cdots . .$. Marshall Industries, (513) 236-8088 |  |
|  | ington $\cdots$ Reptron, (614) 436-6675 |
| OREGON : Beaverton …Western Micro, (503) 629-2082 |  |
| Portland.....Marshall Industries, (503) 644-5050 |  |
| PENNSYLVANIA | NIA : Philadelphia ..... Marshall Industries, (609) 234.9100 |
|  | Pittsburgh........Marshall Industries, (412) 963-0441 |
| TEXAS : Austin.......Diplomat Electronics, (512) 836-8707 |  |
| Austin........Marshall Industries, (512) 837-1991 |  |
| Dallas........Diplomat Electronics, (214) 980-1888 |  |
| Dallas........Marshall Industries, (214) 233-5200 |  |
| Houston......Marshall Industries, (713) 895-9200 |  |
| UTAH: Salt Lake City $\cdots$ Diplomat Electronics, (801) 486-4134 |  |
| Salt Lake City $\cdots$ Marshall Industries, (801) $261-0901$ |  |
| WASHINGTON: Redmond $\cdots$ Western Micro (206) 881-6737 |  |
|  | Seattle .....Marshall Industries, (206) 747-9100 |
|  |  |

# Sony Semiconductor Integrated Circuit Data Book 

1986. Sept. 1st Edition

Printed in USA © Copyright 1986, Sony Corporation of America

## SONY.

Sony Semiconductor


[^0]:    - These tests are selected by sampling standard.

