Interface Products Catalog







The information furnished herein by Sipex has been carefully reviewed for accuracy and reliability. Its application or use, however, is solely the responsibility of the user. No responsibility for use of this information is assumed by Sipex, and this information shall not explicitly or implicitly become part of the terms and conditions of any subsequent sales agreement with Sipex.

By the sale or transfer of this information, Sipex assumes no responsibility for any infringement of patents or other rights of third parties which may result from its use. No license or other proprietary rights are granted by implication or otherwise under any patent or patent rights of Sipex Corporation.

© Copyright 1994–1 Sipex Corporation Billerica, MA 01821

All Rights Reserved

May not be distributed to countries or companies that do not comply with US export laws.

Trademark Acknowledgment P-Spice is a registered trademark of Microsim Corporation MS-DOS is a registered trademark of Microsoft Corporation

CONTENTS

Model	Description	Page
	Contents — Sipex Interface Products Catalog	III
	Sipex Data Conversion Products Listing	v
	Sipex ASIC (Custom) Monolithic Products Listing	
	Sipex Excellence in Signal Processing	
	Sales, Shipping & Service	
	Semiconductor Product Quality and Reliability Assurance Program	
	North American Manufacturers Representatives	
	•	
	North American Distributors	
	International Manufacturers Representatives	
	International Distributors	XXXIII
	•	
	n Guide	
•	ifications Table	
Serial Pr	otocol Reference Table	xxxix
200 Serie	es Products	
SP200	+5V High-Speed RS232 Transceiver with 0.1µF Capacitors (5 Drivers, 0 Receivers)	1
SP204	+5V High-Speed RS232 Transceiver with 0.1µF Capacitors (4 Drivers, 0 Receivers)	1
SP205	+5V High-Speed RS232 Transceiver with 0.1µF Capacitors (5 Drivers, 5 Receivers)	
SP205B	+5V High-Speed RS232 Transceiver with 0.1µF Capacitors (5 Drivers, 5 Receivers)	
SP206	+5V High-Speed RS232 Transceiver with 0.1µF Capacitors (4 Drivers, 3 Receivers)	1
SP206B	+5V High-Speed RS232 Transceiver with 0.1µF Capacitors (4 Drivers, 3 Receivers)	
	+5V High-Speed RS232 Transceiver with 0.1µF Capacitors (5 Drivers, 3 Receivers)	
	+5V High-Speed RS232 Transceiver with 0.1µF Capacitors (5 Drivers, 3 Receivers)	
	+5V High-Speed RS232 Transceiver with 0.1µF Capacitors (4 Drivers, 4 Receivers)	
	+5V High-Speed RS232 Transceiver with 0.1µF Capacitors (4 Drivers, 5 Receivers)	
	+5V High-Speed RS232 Transceiver with 0.1µF Capacitors (4 Drivers, 5 Receivers)	
	+5V High-Speed RS232 Transceiver with 0.1µF Capacitors (4 Drivers, 5 Receivers)	
	+5V/+12V Powered, Enhanced RS232 Drivers/Receivers (2 Drivers, 2 Receivers)	
	Enhanced +5V RS232 Drivers/Receivers (2 Drivers, 2 Receivers)	
	Enhanced +5V RS232 Drivers/Receivers (2 Drivers, 2 Receivers)	
	+5V Powered RS232 Drivers/Receivers (4 Drivers, 0 Receivers)	
	+5V Powered RS232 Drivers/Receivers (5 Drivers, 5 Receivers)	
	+5V Powered RS232 Drivers/Receivers (5 Drivers, 5 Receivers)	
	+5V Powered RS232 Drivers/Receivers (4 Drivers, 3 Receivers)	
	+5V Powered RS232 Drivers/Receivers (4 Drivers, 3 Receivers)	
SP237A	+5V Powered RS232 Drivers/Receivers (5 Drivers, 3 Receivers)	
SP238A	+5V Powered RS232 Drivers/Receivers (4 Drivers, 4 Receivers)	17
SP239A	+5V Powered RS232 Drivers/Receivers (3 Drivers, 5 Receivers)	
SP240A	+5V Powered RS232 Drivers/Receivers (5 Drivers, 5 Receivers)	17
SP240B	+5V Powered RS232 Drivers/Receivers (5 Drivers, 5 Receivers)	17
SP241A	+5V Powered RS232 Drivers/Receivers (4 Drivers, 5 Receivers)	
SP241B	+5V Powered RS232 Drivers/Receivers (4 Drivers, 5 Receivers)	17
SP241C	Enhanced +5V RS232 Drivers/Receivers (3 Drivers, 5 Receivers)	41
	Enhanced +5V RS232 Drivers/Receivers (2 Drivers, 2 Receivers)	
	Enhanced +5V RS232 Drivers/Receivers (2 Drivers, 2 Receivers)	
	+3.3V Powered Multi-Channel EIA/TIA 562 Drivers/Receivers (3 Drivers, 5 Receivers)	

Sipe

3 SIGNAL PROCESSING EXCELLENCE



CONTENTS

Model	Description	Page
300 Serie	s Products	
SP301	RS232/RS422 Line Drivers/Receivers (2 RS232 Channels, 2 RS422 Channels)	49
SP302	RS232/RS422 Line Drivers/Receivers (4 RS232 Channels, 2 RS422 Channels)	49
SP303	RS232/AppleTalk™ Serial Transceiver (4 RS232 Drivers/4 RS232 Receivers or Apple Macintosh™ Port)	67
SP304	Enhanced RS232/RS422 Line Drivers/Receivers (4 RS232 Channels, 2 RS422 Channels)	75
SP306	RS422/RS423 Line Drivers/Receivers (2 RS422 Channels, 2 RS423 Channels)	87
400 Serie	s Products	
SP481	Low Power RS485 Interface Transceiver with Shutdown	97
SP485	Low Power RS485 Interface Transceiver	97
SP486	Quad RS485/RS422 Line Drivers with Common Driver Enable	. 105
SP487	Quad RS485/RS422 Line Drivers with Independent Driver Enables	. 105
SP488	Quad RS485/RS422 Line Receivers with Common Receiver Enable	. 111
SP489	Quad RS485/RS422 Line Receivers with Dual Receiver Pair Enables	. 111
500 Serie	s Products	
SP501	flexiPORT™ Multi-Protocol Line Driver/Receiver (11 Protocols, 6 Drivers, 7 Receivers)	. 117
SP502	Multi-Mode Serial Transceiver (6 Protocols, 6 Drivers, 7 Receivers)	. 159
SP503	Enhanced Multi-Mode Serial Transceiver (6 Protocols, 7 Drivers, 7 Receivers)	. 189
Special F	unction Device	
MAS7838	CMOS Asynchronous to Synchronous Converter	. 217
Advance	d Product Information	
SP490	RS485/RS422 Line Driver/Receiver Pair	. 225
	RS485/RS422 Line Driver/Receiver Pair	
SP494	Quad Differential Transceivers	. 229
SP495	Quad Differential Transceivers	. 229
Package	Drawings	. 231



Model

For information on any of the following SIPEX Data Conversion Products, please contact the SIPEX Literature Department at (508) 667-8700.

Sampling Analog-to-Digital Converters HS574A ... 12-Bit, 25µs SP574B ... 12-Bit, 25µs; 20kHz Nyquist Frequency SP674A ... 12-Bit, 15µs SP674B ... 12-Bit, 15µs; 33kHz Nyquist Frequency SP774B ... 12-Bit, 15µs; 33kHz Nyquist Frequency SP1674B . 12-Bit, 10µs; 50kHz Nyquist Frequency SP7800A . 12-Bit, 3µs; Single +5V Supply SP8503 12-Bit, 3µs; Bipolar Input SP8505 12-Bit, 5µs; Bipolar Input SP8603 12-Bit, 3µs; Unipolar Input SP8605 12-Bit, 3µs; Unipolar Input SP8605 12-Bit, 5µs; Unipolar Input SP8610 12-Bit, 10µs; Unipolar Input

Digital-to-Analog Converters

HS3120 ... 12-Bit, 2µs, Latched, 4-Quadrant Multiplying, Current Output

Description

HS3140 ... 14-Bit, 2µs, 4-Quadrant Multiplying, Current Output

HS3160 ... 16-Bit, 2µs, 4-Quadrant Multiplying, Current Output

SP7512 12-Bit, 2µs, Double-Buffered, 4-Quadrant Multiplying, Current Output

SP7514 14-Bit, 2µs, 4-Quadrant Multiplying, Current Output

SP7516 16-Bit, 2µs, 4-Quadrant Multiplying, Current Output

HS7541A . 12-Bit, 2µs, 4-Quadrant Multiplying, Current Output

SP7545 12-Bit, 2µs, Buffered, 4-Quadrant Multiplying, Current Output

HS7584 ... 12-Bit, 2µs, Quad, Double-Buffered, 4-Quadrant Multiplying, Current Output with Independent Reference Inputs

SP9316 16-Bit, 2µs, Latched, 4-Quadrant Multiplying, Current Output

SP9502 12-Bit, 4µs, Dual, 4-Quadrant Multiplying, Voltage Output

SP9504 12-Bit, 4µs, Quad, 4-Quadrant Multiplying, Voltage Output

SP9602 12-Bit, 4µs, Low-Power; Dual, 4-Quadrant Multiplying, Voltage Output

SP9604 12-Bit, 4µs, Low-Power; Quad, 4-Quadrant Multiplying, Voltage Output

SP9841 8-Bit, 0.7µs; Octal, 2-Quadrant Multiplying, Current Output with 8 Independent Reference Inputs

SP9842 8-Bit, 0.7µs; Octal, Multiplying, Current Output with 4 pair of Reference Inputs

Data Acquisition Systems

SP8120 8-Channel, 12-Bit, 100KHz, Parallel Out, Monolithic DAS

SP8121 8-Channel, 12-Bit, 100KHz, Parallel Out, Monolithic DAS

SP8480 8-Channel, 12-Bit, 100KHz, 8/4 Nibble Out, Monolithic DAS

SP8481 8-Ch., 12-Bit, 100KHz, Latched MUX, Nibble Out, Monolithic DAS

Advanced Information

SP9840 8-Bit, 1µs; Octal, Multiplying, Voltage Output with 3-Wire Serial Interface and 8 Independent Reference Inputs SP9843 8-Bit, 1µs; Octal, Multiplying, Voltage Output with 3-Wire Serial Interface and 4 Pair of Reference Inputs

For information on any of the following SIPEX ASIC (Custom) Monolithics Products, please contact the SIPEX Literature Department at (508) 667-8700.

AL PROCESSING EXCELLENCE

Мо	•
SF	2000 Analog Array Products
	General Information
	Introduction
	Array General Description
	Array Structure
	Tiles
	SP2000 Array Selection Guide
	SP2101 2x2 Analog Array
	SP2103 4x2 Analog Array
	SP2104 4x3 Analog Array
	SP2105 4x4 Analog Array
	SP2107 4x5 Analog Array
	SP2000 Series Analog Array Components
	20 Volt Process Specifications
	35 Volt Process Specifications
	General Process Specifications
	Standard Package Options
	SP2000 MacroCell Selection Guide
Ar	nplifiers
0	PA1 General Purpose OpAmp
O	PA2 General Purpose OpAmp
0	PA3 Precision OpAmp
0	PA5 Clamped–Output OpAmp
O	•A6 Video OpAmp
0	PA8 Low Voltage OpAmp
JC	P27 High Precision JFET OpAmp
JC	P28 Precision JFET OpAmp
JC	P34 General Purpose JFET OpAmp
JC	P35 Low Power JFET OpAmp
M	ultiplexing Amplifiers
M	KA2 2-Channel Multiplexing Amplifier
Lo	w Voltage OpAmps
L٧	A1 Wide CMR, Low-Voltage OpAmp
Ľ١	A2 Low-Voltage OpAmp
В	Iffers
Bl	JF1 Buffer/Operational Amplifier
JE	F1 JFET Buffer
Sa	mple-and-Hold Amplifiers
Sł	IA1 Sample-and-Hold Amplifier & Switch
Tr	ansimpedance Amplifiers
TZ	A1 Transimpedance Amplifier



For information on any of the following SIPEX ASIC (Custom) Monolithics Products, please contact the SIPEX Literature Department at (508) 667-8700.

Model Description Comparators CMP1 Single-Supply TTL Comparator CMP2 Split-Supply TTL Comparator CMP4 Two-Input Window Comparator **Multipliers** MLT1 Current Out, 4-Quadrant VCA MLT2 Current Out, 4-Quadrant Multiplier MLT3 Voltage Out, 4-Quadrant Multiplier MLT4 Current Out, TTL In, 4-Quad. Multi. **Full–Wave Rectifiers** FWR1 Current Source Out, F-W Rectifier FWR2 Current Sink Out, F-W Rectifier Bias Generators BAS1 IP and IPT Cell Bias Source Logic Gates LBS1 CML Logic Bias Source LBF1 CML Logic Input Buffer NOR1 NOR/OR Gate, CML **Function Blocks** CHP1 Charge Pump, Bipolar Output Voltage References RBZ10 10V Buried-Zener Reference RBG10 10V Band-Gap Reference **Analog Switch**

SWA2SP . Precision Single-Pole, SIngle-Throw Analog Switch



SIPEX... EXCELLENCE IN SIGNAL PROCESSING

Sipex Corporation designs and manufactures Analog Signal Processing Circuits. Utilizing a broad range of technologies including CMOS, Bipolar and BiCMOS, **Sipex** has developed a wide range of monolithic products. **Sipex**'s Standard Products are focused primarily in two areas: Data Converters and Interface Circuits. The Interface Circuits consist of industry standard as well as proprietary products. Data Converter products cover a full range of D/A's, A/D's, and DAS' with primary focus on high speed, high resolution circuits. In addition to Sipex's broad standard product offering, the company designs and manufactures custom circuits for unique signal processing needs.

This catalog covers our standard Interface Product offering. If you would like our Data Conversion Products catalog or our ASIC (Custom) Monolithic Products catalog, please contact the **Sipex** Literature Department at 508–667–8700.

SIPEX INTERFACE PRODUCTS: Single Interface

Sipex has been serving the +5V Only RS232 market since 1988. This product line does represent our core product offering and is enhanced and improved as needed to keep pace with the rigorous requirements of industry. In 1993 **Sipex** released the first product in a family of RS485 transceivers. The SP485 which is a half duplex RS485 transceiver was the first in a series of RS485 transceivers.

Multi-Mode Interface

Sipex entered the multimode serial interface market with the industry's first programmable RS232/422 transceiver in 1990. Based on this technology the 300 series was expanded to support RS232, RS422, and AppleTalkTM. Single-chip transceivers supporting two interface modes gave us the entree into our newest series — the 500 series supports up to eleven (11) programmable interface standards integrated into easy to use, space saving, single chip solutions.

Whether it's our multimode transceivers or one of our many single interface products, Sipex is delivering affordable, reliable solutions to the market today.

RELIABILITY

Quality and reliability have long been inherent to our company. While the majority of our sales today are to Industrial customers, our roots were in the military markets, including demanding space applications.

The disciplines required to successfully service these markets have been carried into all **Sipex**'s products. Quality has always been a 'way of life' at **Sipex**. Outgoing quality levels of our monolithic products are better than 200ppm with our more mature products better than 100ppm. We are proud of our outgoing quality level and are continually striving to improve upon it.



SALES, SHIPPING & SERVICE

Ordering Information

North America: Orders may be placed through our North American Sales office located at 22 Linnell Circle, Billerica, MA 01821 USA by telephone at 508–667–8700 or by fax at 508–670– 9001. Product information may be obtained, and orders placed through **Sipex**'s representatives or distributors whose addresses and telephone numbers are listed in this catalog.

International: Customers outside North America are served by **Sipex** direct sales offices in France, Germany and Japan. **Sipex** is also represented throughout the world by international representatives and distributors whose offices are listed in this catalog.

Terms and Conditions of Sale

Prices and delivery information of any item in this catalog is available from our sales representatives or direct from the Company. Quotations are F.O.B. factory of origin, and are subject to change without notice. On all orders, payment is net 30 days following date of shipment.

Applications Engineering

Sipex maintains a support staff of technical sales engineers, both domestically and internationally, who are expert in specific areas of analog, digital, and microelectronics technology. Staff engineers provide further technical support, as needed, on advanced circuit designs or application problems.

Shipping Instruments

Shipping will be via United Parcel Service or Parcel Post unless other instructions are indicated. For rush service, we will ship by Air Freight, Air Express or Air Parcel Post on request.

Warranty

Sipex warrants its products to be free from defects in material and workmanship for a period of one year from the date of shipment. This

warranty shall not apply to any product which has been abused or misused physically or electrically or whose leads have been clipped or soldered. Sipex's sole liability and the Purchaser's sole remedy under this warranty is limited to repairing or replacing defective components. Sipex shall not be liable for consequential damages under any circumstances.

Returns

When returning material for repair or replacement, it is necessary first to contact Customer Service. Upon acceptance of the request, a return material authorization (RMA#) will be issued. We require a detailed description of the reason for the return; the date and purchase order number on which it was obtained, and the date of receipt.

Specifications

Sipex reserves the right to discontinue items and change specifications without notice.



INTRODUCTION

Sipex Corporation recognizes that the quality and reliability of our products are of primary importance to our customers. **Sipex**'s Quality Assurance System has been designed to meet the needs of our customers and to evolve as new requirements are defined.

Corporate Mission and Quality Policy

Sipex Corporation has a "World Class" Quality Assurance System, incorporating the highest product and service standards in use today. In addition, it is the **Corporation**'s policy to meet or exceed each and every customer's product and service expectations.

Quality Commitment Statement

Maintaining **Sipex**'s Quality Assurance System requires the commitment and participation of all **Sipex** employees. At **Sipex**, effective and timely training, coupled with good communication, fosters an environment where all employees understand and are integral members of the Quality Assurance System. To ensure continued focus on Quality, **Sipex** Senior management has overall responsibility for Quality management.

Quality Assurance System

Sipex Corporation has in place a Quality Assurance System that achieves product "fitness for use" by performing three quality functions simultaneously:

- Quality Planning
- Quality Control
- Quality Improvement

The functional implementation of **Sipex**'s Total Quality Management (TQM) philosophy is indicated in *Figure 1*.

A key element in **Sipex**'s TQM philosophy is it's Quality Improvement Council. The **Sipex** Quality Council receives inputs from various sources inside and outside the Corporation. Information received from the **Sipex** Manufacturers Representative Council, factory operations, and endusers is used to direct, control, and assess **Sipex's** company wide efforts to manage for quality.

Quality Planning

Planning For Quality at **Sipex** involves all aspects of developing processes and products that meet the customer's requirements. **Sipex** performs the Quality Planning Function by ensuring that the customer's expectations are accurately communicated to the design, development and production departments. These requirements are, in turn, relayed to **Sipex** vendors to ensure a consistent quality standard from raw material to finished product.

Quality and Reliability Assessment play an important role in the Quality Planning Function at **Sipex**. Process and Product qualification flows are indicated in *Figure 2*.

Sipex's Reliability Assessment and monitoring program relies on accelerated environmental and stress tests to determine process/product reliability.

Sipex has divided its Wafer Fabrication and Assembly processes by Vendor and Process Family. Units are randomly selected from each process family on a periodic basis and exposed to a full range of environmental and stress testing. These tests include Temperature Cycle, Thermal Shock, Pressure Pot, High Temperature Operational Life Tests, Biased Temperature/Humidity Testing, HAST, Power Cycling and various mechanical integrity tests. In addition, Sipex performs Vapor Phase Stressing prior to environmental stressing to assess the integrity of the plastic molding compounds used on non-hermetic packages.






Figure 1. Sipex Corporation Quality Assurance System

xi



Quality Management of Vendors

As part of the **Sipex** Vendor Partnership program, this data is shared with **Sipex** vendors and together, Process Improvement programs are defined and executed. Further, **Sipex** performs routine environmental stressing failure analysis as a service to our vendors. This service is provided for production processes as well as process improvements still in development.

Quality Management of Design

Sipex uses various computerized design verification tools to detect connection errors and layout violations. Design rules have been defined with sufficient margin so that even Class "S" current densities can be met under worst case process and manufacturing tolerances. Sipex has also developed extensive transistor level models, used to verify "worst case" performance, during the design phase.

Quality Control

The Quality Control (QC) at **Sipex** continuously assesses product and process performance relative to process/product goals. **Sipex**'s Quality Control Function uses a "feedback" loop that compares the actual performance to plan and takes action to address deficiencies when they occur. The Quality Control function extends to many areas in **Sipex** and includes **Sipex**'s vendors, manufacturing facilities, as well as customers.

The QC Function is implemented in the following main areas:

- QCI Monitoring
- In-Line Monitoring
- Quality/Reliability Assessment
- Statistical Quality Control
- Vendor/Source Control

QCI Monitoring

Sipex Corporation's Quality Conformance Inspection (QCI) data collection program follows the general practices and intent of MIL– M–38510 and MIL–STD–883. This is done for commercial (predominately non–hermetic packages) as well as military (presently limited to hermetic packages) products.


Table I summarizes the Quality Control general requirements/data collection performed by **Sipex** for the various process classification in place at **Sipex**. A comparison of corresponding **Sipex** manufacturing flows, including QCI gates, can be found in *Figure 3*.

In-Line Monitoring

Sipex utilizes in-line monitoring in conjunction with Statistical Process Control (SPC) Analysis techniques to monitor key process parameters in real time. This data allows the manufacturing personnel to react to process variations quickly, as well as serving as a database for process trend analysis.

Additionally, **Sipex** performs numerous QC checks in-line to ensure process consistency. Process Control Charts are in use at virtually every process operation.

Near real time monitoring techniques such as X–Ray analysis (eutectic die attach process monitoring), wire sweep (plastic packages), and SEM Analysis for metallization step coverage



In-Line Process Control Chart






Figure 2. Generic Reliability Assessment and Product/Process Qualification Control Flow Chart

xiii



Description	MIL-I-38535 Appendix A MIL-M-38510, MIL-STD-883	Processing Level						
of Requirements and Screens	Requirements, Methods and Test Conditions	Requirements	JAN B (1)	SMD(1)	883 Class S	883 Class B	Hermetic Comm.	Non-Herm. Comm.
1. General MIL-M-38510: A. Pre-Certification B. Qualification Test Plan C. Product Assurance Program Plan	The manufacturer shall establish and implement a product assurance plan and submit to qualifying activity.		x	x	x	x	x	x
2. Certification	A. DESC survey B. Manufacturer's Q.A. Survey		X N/A	N/A X	N/A X	N/A X	N/A X	N/A X
3. Traceability	Traceability to wafer production lots		x	x	x	x	x	×
4. Country of Origin	Devices must be manu- factured, assembled and tested within U.S. or its territories.		x	N/A	x	x	N/A	N/A
MIL-STD-883, Method 5004 Scre	ening						1	
5. Internal Visual	Method 2010 cond. B	100%	x	x	Method 2010 A	x	X(2) (Comm.)	X(2) (Comm.)
6. Stabilization Bake	Method 1008 cond. B	100%	x	x	x	x	x	N/A
7. Temperature Cycle	Method 1010 cond. C (10 Cycles,65°C to +150°C)	100%	×	x	x	x	x	N/A
8. Constant Acceleration Y1 (30 kg in Y1 axis)	Method 2001 cond. E	100%	x	x	X	x	x	N/A
9. Visual Inspection	Method 2009 4th Optical	100%	×	x	x	x	X (2) (Comm.)	X (2)Criteria (Comm.)
10. Hermeticity A. Fine Leak B. Gross Leak	A. Method 1014 cond A or B B. Method 1014 cond, C	100%	x	x	x	х	x	N/A
11. Interim Electricals (initial class test)	Per applicable slash sheet for JAN of manufacturers documented data sheet.	100%	x	x	x	x	N/A	Ñ/A
12. Bum-In	Method 1015, condition as specified. Minimum 160 hrs. at +125°C.	100%	x	x	240 Hrs minimum at +125°C	x	N/A	N/A
13. Final Electrical Post Burn-In Test	100% at +25°C with 5% PDA and in-line Group A. Also 100% at	100%	x	х	x	x	N/A	N/A
14. Lead Finish	Hot Solder dip, if necessary	100%	x	х	x	x	x	x
15. Mark	Fungus inhibiting ink includes ESD and Part Nomenclature	100% JM38510/ XXXXXX	X 5962 XXXXXX	X JEDEC 101B	x	x	x	×
16. Quality Conformance Inspection	Method 5005 in-line Group B Sub-Groups as indicated	Sub-Groups B2, B3, B5	x	x	×	x	N/A	N/A
17. Lead Scan/Straighten		100%	x	x	x	x	x	x
18. Post Mark/Final Electrical Test	100% at other temperature extreme and in-line Group A	100%	x	x	x	x	X 25°C. only	X 25°C. only
19. Lead Scan/Straighten		100%	X	X	x	х	x	x
20. 100% Hermeticity Test A. Fine Leak B. Gross Leak	A. Method 1014 cond. A or B B. Method 1014 condition C	100%	x	x	x	×	N/A	N/A

Table 1a. Comparison of Various Screening and Lot Conformance Requirements



Be a substitution	MIL-I-38535 Appendix A MIL-M-38510, MIL-STD-883 Requirements, Methods and Test Conditions	Processing Level						
Description of Requirements and Screens		Requirements	JAN B(1)	SMD(1)	883 Class S	883 Class B	Hermetic Comm.	Non-Herm. Comm.
21. QA Hermeticity Test A Fine Leak B Gross Leak	A. Method 1014 cond. A or B B. Method 1014 condition C		x	x	x	x	N/A	N/A
22. Visual/Mechanical Paperwork review in-line QA	100% Method 2009 review sample		x	x	×	x	x	x
23. Pack/Ship	Verify P.O. Requirement Includes C of C * No C of C issued	100%	x	x	x	x	×	×
Quality Conformance Inspection	per Method 5005 of MIL-STD-8	83 (attributes data	only)					
24. Group A ⁴	Electrical per slash sheet or manufacturer's data sheets; subgroups 1–11 as specified.	Each lot/sublot	x	In-line	Each Lot	In-line	In-line 25°C only	In-Line 25°C only
25. Group B ⁴	Packages functional and constructional related test	Each package ³ type on each lot	Each Lot	Each Lot	Each Lot	Each Package ⁵	N/A	N/A
26. Group C ⁴	Die related test (1,000 hrs Steady State Life)	Each microcircuit group	Every Quarter	Generic Every 52 Weeks	Every Quarter	Generic Every 52 wks per internal Sipex spec.	Reliability Qualification per internal Sipex spec.	Reliability Qualification per internal Sipex spec.
27. Group D ⁴	Package related test group	Each package	Every Six Months	Generic Every 52 weeks	Every Six Months	Generic Every 52 Weeks	Reliability Qualification per internal Sipex spec.	Reliability Qualification per internal Sipex spec.

2. Commercial visual screening is performed per Method 5004, Condition B (Class B) with minor relaxations

This performed for each log, package type, date code and assembly plant.
 Quality Conformance inspections are done prior to shipment.

Guality Conformation
 Per Seal–Week

Table 1b. Comparison of Various Screening and Lot Conformance Requirements

are employed on a periodic basis to monitor process integrity. These can also provide early detection of process variations that are not observable using conventional In–Line Monitoring practices.

Statistical Quality Control

Sipex utilizes various Statistical Quality Control Methods, including:

- SPC Analysis
- Pereto Graphs
- Process/Defect
- Histograms
- Cause/Effect Analysis
- Design of Experiments (DOE)
- Failure Mode Analysis

to analyze process and product performance data. In addition, **Sipex** has established working partnerships with each of its Vendors that involves periodic exchanges of process control data and Failure Analysis data.

Quality Improvement

Quality Improvement at **Sipex** involves improving both fitness for use as well as reducing process defects. Improvement is categorized as attaining new levels of performance that are consistently superior to all previous levels.

Sipex employs the technique of Continuous Process Improvement (CPI) to execute the Quality Improvement function. **Sipex**'s Quality



Improvement Council directs the CPI program.

Product Reliability Assessment

Product Reliability Assessment is an effort whereby statistical methods are employed to ascertain, control, predict and ultimately improve the failure rates of products.

The IC industry has evolved a method of reliability assessment and prediction based on MIL-HDBK-217 that considers both the chemical and physical sources of the failure mechanisms, as well as the inherently dynamic nature of the failure rates. **Sipex Corporation** subscribes to, supports, and aggressively utilizes these industry accepted practices.

Failure Rate and MTBF

The Mean Time Between Failures (MTBF) and the Failure Rate (FR) are two parameters used when Product Reliability Data is presented. These two parameters are inverses of each other. For example, if 200 units are tested for 1000 hours during which 4 failures occur, then

 $MTBF = \frac{\text{total device - hours}}{\text{total # of failures}} = \frac{200 \times 1000}{4} = 50,000 \text{ hrs}$

$$FR = \frac{1}{MTBF} = \frac{1}{total \ \text{device hours}} = 0.00002 = 2x10^{-5}$$

As manufacturing operations become more and more reliable, the Failure Rates associated with them begin to approach zero. This situation is highly desirable but can cause problems; an increasing number of leading zeroes (or, alternatively, larger negative powers of ten) are required to express the FR value. Reliability Engineers have developed a shorthand notation called Failure In Time (FIT) that simplifies writing the FR value. Failure In Time is related to Failure Rate by the expression:

$$FR \times 10^9 = FIT$$

Essentially, 1 FIT = 1 Failure in one billion device-hours of operation.

Continuing with the data in the above example:

 $FIT = FRx10^{\circ}$ = 2x10⁻⁵x10^{\overline{}} = 2x10⁴

The calculated MTBF and FR are called point estimates because they represent values obtained from data collected from one test (in this case, of 1000 hours in duration). If a second group of 200 units were tested for 1000 hrs, it is likely that the observed number of failures would be different.

IC unit failures occur in discrete quantities (i.e. 0,1,2,—n failures per lot). Each lot tested will have a number of failures that may or may not be the same as previous (or future) lots tested (or to be tested). This type of failure occurrence can be modeled by a discrete Probability Distribution Function called a Binomial Probability Function. When the number of observed failures is small, and the total number of units tested is large, the Poisson Probability Function becomes a close approximation to the Binomial Probability Function. The Poisson Probability function is useful as a first order failure rate model.

Continuous Probability Distribution Functions, such as Log–Normal and Weibull Functions, have also been used by the IC industry to model failures. The Poisson, Log–Normal and Weibull Distribution Functions are all negative exponentials. As such, these functions have several unique and mathematically desirable features that have been successfully exploited






Figure 3a. Standard Manufacturing Flows






Figure 3b. Standard Manufacturing Flows






Figure 3c. Standard Manufacturing Flows





by Reliability Engineers. Among these, the most important are:

- The inverse relationship between MTBF and FR as illustrated in the above example
- The Failure Rate is independent of time (due to the exponential characteristic)

Reliability Distribution Theory

The" bathtub" distribution in *Figure 4* has historically been the most common failure rate distribution observed in the IC industry. As IC manufacturing techniques have improved, however, the total number of failures observed in the Infant Mortality and Random Failure regions has steadily declined to levels that are often too low to measure.

Consequently, much effort has been devoted to developing methods for accelerating component aging so that the failure rates associated with latent defects in the Wearout Region of the failure rate curve can be determined.

As mentioned previously, the exponential Probability Distribution Functions chosen by the IC Industry have the very convenient property of being independent of time. This feature allows reliability data to be collected in an almost infinite combination of devices and hours. Consequently, data collected using 5 devices for 10,000 hours is equivalent to data collected using 500 devices for 100 hours, assuming all other conditions of the tests are identical.

Taking this concept one step further, the Semiconductor Industry collects data representing hundreds of years of device performance at room temperature (25° C) by testing modest sample sizes (50-500 units) for 1000 hours at elevated temperatures ($125-175^{\circ}$ C). This is accomplished by using a relationship called the Arrhenius equation: Reaction Rate = Failure Rate = $Ae^{\left(\frac{-E_a}{kT}\right)}$

k = Boltzmans Constant, 8.61423 x 10-5 eV/°K

- E_a = Activation Energy of the Failure Mechanism
- T = Temperature (°K)

A = Constant, independent of temperature

This relationship has been demonstrated to govern the failure rates of many mechanisms found to be responsible for IC failures. Assuming Ea is independent of Temperature, the Arrhenius Relationship can be rewritten so as to define an Acceleration Factor:

$$\frac{FR_{T2}}{FR_{T1}} = Acceleration Factor = \alpha = e^{\frac{E_{\alpha}(\frac{1}{T_{1}}, \frac{1}{T_{2}})}{K}}$$

In the above equation, the Acceleration Factor acts as a multiplier that converts data collected at temperature T_2 to its equivalent at temperature T_1 .

By way of example, using an Activation Energy of 0.8 eV, the conversion factors in *Table 2* result when data collected at 125°C is "converted" to its equivalent value at a lower temperature.




Figure 4. "Bathtub" Historical IC Failure Rate



A routine application of the Acceleration Factor is in the computation of equivalent devicehours. This is necessary when FR or MTBF values are required for a temperature other than the temperature at which the actual data was collected. Using the FR and MTBF relationships previously defined, inclusion of the Acceleration Factor results in the following modified expressions:

 $MTBF = \frac{(total device - hours)x(Acceleration Factor)}{Total number of failures}$

 $FR = \frac{1}{MTBF} = \frac{Total number of failures}{(total device - hours) x (Acceleration Factor)}$


On Accelerated Aging and Life Testing

Caution must be exercised when a specific stress condition is chosen for an Accelerated Life Test. The goal of the Accelerated Test is to expose the latent defects that are in some way responsible for failures in the Wearout Region without inducing additional unrelated failures.

Accelerated Life Tests are specifically designed to be of short duration, high stress. To be an effective tool in identifying potential device failure modes, these tests must produce failures similar to those observed in the field. Accelerated Life Testing can generate either unrelated failures or cause minor failure mechanisms that overwhelm the actual failure mechanisms.

An Accelerated Life Test considers the circuit design, fabrication/manufacturing technology, packaging methods and field failure rate histo-

Data Collected At	Multiply By	Equivalent To Data At
125°C	2479.81	25°C
125°C	133.13	55°C
125°C	41.88	70°C



ries collected on devices produced with similar manufacturing characteristics.

Activation Energy

The Arrhenius Activation Energy is the amount of molecular energy required for a particular failure mechanism to take place. This Activation Energy has no relationship to the semiconductor Energy Band Theory.

Industry practice is to empirically determine the Activation Energy of a particular failure mechanism by using an Arrhenius Plot, as in *Figure 5*. *The* Activation Energy associated with a specific failure mechanism is an average of the observed activation energies attributed to that particular failure mechanism. The slope of the line is given as:

Slope =
$$\frac{-E_{a}}{k}$$

and the Activation Energy is given as:

 $E_{a} = -k x$ (Slope)

The Activation Energy is then compared to previous process history and industry published Activation Energies to ascertain the associated failure mechanism.

Typical Activation Energies associated with common IC failure mechanisms are listed in *Table 3*.

As can be seen from this table, Activation Energies associated with a specific failure mechanism often overlap observed Ea ranges of other failure mechanisms. In this case more than one failure analysis is required to determine the exact failure mechanism. By examining the MTBF equation and the Arrhenius Plot in *Fig*-



ure 5, it can be seen that decreasing values of Ea will predict decreasing MTBFs with corresponding increases in the FR. Stated another way, Ea and FR are inversely related.

Sipex Corporation tracks both the Relative Failure Rate and the Specific Failure Rate. *Table* 3 contains a typical Relative Failure Rate distribution. Using an analysis method based on Relative Failure Rates, **Sipex** has determined that a weighted Activation Energy of 0.8eV is representative of the failure mechanisms observed to date on **Sipex** products. This activation energy provides a prediction of expected failure rates.

What is A Failure?

Stresses including Accelerated Life Testing, cause two types of Failures:

Parametric or Soft FailuresCatastrophic or Hard Failures

Device Parametric Failures are units that are fully functional, but contain electrically measured failures to a published specification.

A Catastrophic Failure is categorized by **Sipex** as any device that is incapable of performing all of its specified functions.

Additionally, a Parametric Failure that exhibits measured values that are either 2x the maximum or 1/2x the minimum required value are classified as Catastrophic Failures by **Sipex Corpo**ration.

Sipex takes a conservative approach and considers all failures (whether Parametric or Catastrophic) and includes both types of failures when reporting Failure Rate, Failure In Time or Mean Time Between Failure Data.

The Implications of Sampling On Reliability Statistics

The statistics and examples discussed up to this point have relied on determination of the Failure Rates by direct measurements of all units within the population. Physical environmental test system size limits the number of devices that can be exposed to an environmental stress at any one time. Additionally, the use of Accelerated Testing to generate failures "consumes" a portion of the useful life of each device tested.

These and other practical constraints force the use of random samples to determine Failure Rates. This complicates the overall Failure Rate Determination effort because the uncertainty associated with the random sampling activity must be accounted for in the Failure Rate calculations.




Figure 5. Arrhenius Plot



Based on historical knowledge of the distributions of IC failures and the relationship (or correlation) of one failure to another, it is possible to quantify a level of certainty associated with Failure Rates calculated from random samples.

Using Chi–Squared statistics, device failure data collected from random samples are used to predict the worst–case field failure rates likely to be experienced for the remainder of the devices in that lot. As data is collected from samples taken from independent lots (usually three separate lots, as a minimum), a cumulative Failure Rate can be calculated that represents the anticipated field failure rates for all lots. The Chi–Squared function is mathematically related to the Binomial and Poisson Functions (and is a special case of the Gamma Function). Graphi-

Failure Mode	Activation Energy	Primary Detection Method				
Oxide Defect	0.3eV	HTDB				
Silicon Defect	0.3	HTDB				
Ionic Contamination						
Bulk	1.0	HTSB				
Surface (Bipolar)	1.0-1.1	HTSB				
Surface (MOS)	1.2-1.4	HTSB				
Metallization						
Electromigration	0.6-1.2	HTSB				
Corrosion	0.7–1.0	HTSB, HH				
Microcracks	-	TC				
Contact Metal Migration	0.6	HTDB				
Stress Voids	0.3-0.5	HTDB, HH, TC, TS				
Surface Inversion	0.5-1.0	HTDB				
Charge Injection/Loss	1.4	HTSB				
Slow Trapping	1.0-1.3	HTSB				
Bond Related						
Intermetallic Growth	1.0-1.1	HTSB				
Fatigue	<u> </u>	TC, TS				
Masking Defect						
Metal To Poly	0.3	HTSB				
Metal To Metal	0.3	HTSB, TC, TS				
Diffusion	0.5	HTSB				
Packaging Related	—	HTSB, TC, TS, HH				
NOTES: 1. HTSB is High Temperature Static Burn–In 2. HTDB is High Temperature Dynamic Burn–In 3. TC is Temperature Cycling 4. HH is High Humidity 5. TS is Thermal Shock						

Table 3. Common Silicon Integrated Circuit Failure Modes

cally, the Chi–Squared function is similar in shape to the Normal or Gaussian distribution when a sufficiently large sample size is chosen (see *Figure 6*).

Failure Rate calculations incorporating the Chi– Squared statistical function are given as:

$$FR = \frac{(\chi^2)}{2DH\alpha} \frac{\chi^2 = Chi - Squared Value}{DH = Device Hours}$$
$$\alpha = Acceleration Factor$$

The Chi–Squared value is typically determined by using mathematical tables where the indices into the table are the parameters:

Confidence Level, CLDegrees of Freedom, DF

The Confidence Level is a means of statistically stating the possibility that the calculated Failure Rate will not be exceeded. For example, a Confidence Level of 0.60 means that in 60% of the cases the observed Failure Rate will be less than or equal to the predicated Failure Rate.

Failure Mode/ Mechanism	Relative Failure Rate	Weighted Avg. Ea
Wire Bond/Assembly/ Packaging	45%	1.1eV
Metallization	25	0.8
Ionic Contamination/		
Surface Inversion	20	1.2
Oxide/Silicon Poly	5	0.3
Masking	8	0.4
Other	2	0.6

NOTE: Although reflective of Relative Failure Rate data collected by Sipex, Table II also includes data presented by numerous Government and Industry sources. As such, Table II does not reflect the attributes of any single Sipex Product or Product family, but should be considered an average for all Sipex Corporation Products.

Table 4. Typical Relative Failure Rate By Failure Mode Mechanism



Degrees of Freedom is a measure of the amount of dependence a given failure has on all other failures. The total number of observed failures also influences the DF value. The Degrees of Freedom parameter is calculated using the expression:

DF = 2r = Degrees of Freedom

r = total number of observed failures during random sampling

Sample Calculations For Failure Rate Using Random Samples

The concepts concerning Failure Rate calculations based on random sampling as described in previous sections of this report are employed below to demonstrate a typical application.

Assume the following data has been collected for a hypothetical Sipex Corporation part SP999– CT:

TEST 1Number of units tested:1250Number of failures:1Test Temperature:125°CNumber of Hours Tested:3000 Hr

TEST 2 Number of units tested: 775 Number of failures: 0 Test Temperature: 55°C Number of Hours Tested: 5000 Hr




Figure 6. Chi–Squared Distribution

TEST 3	
Number of units tested:	2753
Number of failures:	2
Test Temperature:	25°C
Number of Hours Tested:	462,504 Hr

Statement of Requirements: It is desired to calculate the Failure Rate (expressed in FITs) using a Confidence Level of 60% for an anticipated component field application at 55°C.

Table I contains Acceleration Factors for converting from 125°C to 75°C, 55°C or 25°C but does not contain an Acceleration Factor for converting from 25°C to 55°C. This factor is calculated using:

$$\alpha = e^{\frac{E_{\alpha}}{K} \left(\frac{1}{T_1} - \frac{1}{T_2}\right)}$$

where:

$$\begin{split} & E_{\rm a} = 0.8V \\ & T_1 = 55^{\circ}\,C + 273^{\circ}K = 320^{\circ}C \\ & T_2 = 25^{\circ}\,C + 273^{\circ}\,C = 298^{\circ}K \\ & K = 8.63X10^{-5}\,eV/^{\circ}K \end{split}$$

Now, substituting these values back into the expression for α :

$$\alpha = e^{\frac{0.8 \text{eV}}{8.63 \times 10^{-5} \text{V/eK}} \left(\frac{1}{328^{\text{eK}}} - \frac{1}{298^{\text{eK}}}\right)}$$

for 25°C data conversion to 55°C data = e^{-2845}

= 0.0581

- 0.0001

The Acceleration Factor appropriate for converting the data collected in this example from 25° C to 55° C is a= 0.0581.



Using this additional Acceleration Factor, it is now possible to calculate the total number of Device-Hours at 55°C:

DH = (Device-Hours Test 1)x (Acceleration Factor) + (Device-Hours Test 2) x (Acceleration Factor)+ (Device-Hours Test 3) x (Acceleration Factor)= = (1250 x 3000) x 133.13 + (775x5000) x 1 + (2753 x 462,504) x 0.0581 = 4.992 x 108 + 3.875 x 10⁶ + 7.401 x 10⁷ Device-Hours = 5.809 x 10⁸ Device-Hours @ 55°C

The total number of failures observed is given by:

r = (Number Failures Test 1 + Number Failures Test 2 + Number Failures Test 3) = 1 + 0 + 2 = 3

The Degrees of Freedom value is calculated using:

$$DF = 2r$$
$$= 2 \times 3$$
$$= 6$$

A Confidence Level of 60% must be restated as a fractional value not greater than 1.0. This is given as:

$$CL = \frac{CL(\%)}{100} = \frac{60\%}{100} = 0.6$$

Recalling the Failure Rate expression containing Chi-squared:

$$FR = \frac{\chi^2}{2D}$$

Using DF=6, CL=0.6 (as required per this example), $\chi^2 = 7.68$ is obtained from math-

ematical tables. Substituting back into the FR expression:

$$FR = \frac{7.68}{2 \times 5.809 \times 10^8}$$
$$= 6.61 \times 10^{-9}$$

Converting Failure Rate to FITs:

Therefore, in this example, a Failure Rate not to exceed 6.61 FITs at an operating temperature of 55°C is expected in 60% of all lots of **Sipex Corporation** SP999–CT product.

SUMMARY OF TERMS Accelerated Aging

Short duration environmental stresses specifically designed to induce latent defects to manifest themselves as device failures.

Accelerated Life Testing

Same as Accelerated Aging.

Acceleration Factor

The ratio of two Failure Rates involving the same Failure Modes obtained from identical units exposed to similar Environmental Stress conditions but differing in only one or two variables (e.g., temperature or voltage).

Activation Energy

The molecular energy required for a specific failure mechanism to take place.

AQL

Average Quality Level. This is a measure of quality that reflects the number of units rejected at Incoming Inspection.



Catastrophic Failure

Any device that is incapable of performing all of its specified functions.

Also known as a Hard Failure or a Functional Failure.

Compliance

An affirmative indication or judgment that the supplier of a product or service has met the requirements of the relevant specifications, contract, or regulation; also the state of meeting the requirements.

Confidence Level

A statistical term that quantifies the probability that a specified value, parameter, or attribute will occur in a given population of units.

Conformance

An affirmative indication or judgment that a product or service has met the requirements of the relevant specifications, contract, or regulation; also the state of meeting the requirements.

Defect

An attribute that is judged to be noncompliant to specification requirements.

Degrees Of Freedom

A statistical term that is used to quantify the dependence of a specific failure occurrence to all other failure occurrences. The Degrees of Freedom value is related to the number of failures observed.

Environmental Stress

Any physical or chemical influence that a device is exposed to and/or operated under.

Failure

The cessation of a device to perform a function (or functions) as required or specified.

Failure In Time (FIT)

A shorthand method for expressing Failure Rate. One FIT is defined as 1 failure in 10⁹ device hours.

Failure Mechanism:

The chemical or physical cause of the failure.

Failure Rate

The Failure Rate at which device failures occur.

Failure Rate may be measured, calculated based on random samples, or predicted based on previous historical data/trends.

Parametric Failure

Any device that is fully functional, but fails one or more parametric limits. Also known as a Soft Failure.

Quality

The collective characteristics (physical, electrical, mechanical, etc.) that make a device what it is. Quality is inherent and is the summation of all characteristics of the device.

Quality Assurance

All those planned or systematic actions necessary to provide adequate confidence that a product or service will satisfy given requirements for quality.

Quality Control

The operational techniques and the activities used to fulfill requirements of quality.

Quality Management

That aspect of the overall management function that determines and implements the quality policy.

Quality Measure

A quantitative measure of the features and characteristics of a product or service.

Quality Plan

A document setting out the specific quality practices, resources, and activities relevant to a particular product, process, service, contract or project.

Quality Policy

The overall intentions and direction of an organization as regards quality, as formally expressed by top management.

Quality Surveillance

The continuing monitoring and verification of the status of procedures, methods, conditions, products, processes, and services, and analysis of records in relation to stated references to ensure that requirements for quality are being met.

Quality System

The organizational structure, responsibilities,



procedures, processes, and resources for implementing quality management.

Reliability

Reliability is the ability of a device to perform stated functions over a specific period of time.

Specification

The document that prescribes the requirements with which the product or service has to conform.

Statistical Process Control

The application of statistical techniques to the control of processes.

Statistical Quality Control

The application of statistical techniques to the control of quality.

Testing

A means of determining the capability of an item to meet specified requirements by subjecting the item to a set of physical, chemical, environmental or operating actions and conditions.

Verification

The act of reviewing, inspecting, testing, checking, auditing, or otherwise establishing and documenting whether items, processes, services, or documents conform to specified requirements.

References

- Richard I. Levin, Statistics for Management, Prentice Hall, 1984
- MIL-HDBK-217B, Reliability Prediction of Electronic Equipment, DoD, June 1983
- MIL–STD–883D, Test Methods and Procedures for Microelectronics, DoD
- MIL-HDBK-H50, Evaluation of a Contractor's Quality Program, DoD, April 1985
- RAC Report MDR–22, Microciruit Screening Analysis, Reliability Analysis Center (DoD), Rome Air Development Center, 1982
- LSI Logic, Reliability Manual and Data Summary, May 1990
- J.M. Juran, Juran's Quality Control Handbook, McGraw-Hill, 1988
- T.B. Barker, Engineering Quality by Design, ASQC Qaulity Press, 1990

- E.J. Barlow, Statistics, John Wiley and Sons, 1989
- T. Pysdck, What Every Designer Should Know About Quality, ASQC Quality Press, 1989
- W.E. Deming, Out of the Crisis, MIT CAES Press, 1982
- R.B. Clements, Handbook of Statiscial Methods in Manufacturing, Prentice-Hall, 1991
- MIL-M-38510, General Specification for Military Microcircuits, DoD. This specification inactive as of 27 August 1993, except for replacement purposes.
- M.J. Hours, Reliability and Degradation of Semiconductor Devices and Circuits, John Wiley and Sons, 1981
- E.A. Amerasekera, Failure Mechanisms in Semiconductor Devices, John Wiley and Sons, 1987
- MIL-I-38535, General Specification for Integrated Circuits (Microcircuits) Manufacturing, DoD

NORTH AMERICAN MANUFACTURERS REPRESENTATIVES

ILLINOIS

ALABAMA Huntsville EMA 205-830-4030 Tel: 800-633-2920(AL only) Fax: 205-830-1947 ARIZONA SOUTHWEST TECHNICAL SALES Tel: 602-893-1209 Fax: 602-893-1312 ARKANSAS (Dallas, TX) MREP Tel: 214-484-5711 Fax: 214-484-0634 CALIFORNIA Miloitas SIPEX CORPORATION Tel: 408-945-9080 Fax: 408-946-6191 Riverside SIPEX CORPORATION Tel: 800-828-7818 FAX: 909-681-6754 COLORADO Denver **SEALE & ASSOCIATES, INC.** Tel: 303-695-1980 Fax: 303-695-1984 CONNECTICUT (Jericho, NY) J-SQUARE MARKETING Tel: 516-935-3200 Fax: 516-935-0029 DELAWARE (Horsham, PA) NEXUS TECHNOLOGY SALES Tel: 215-675-9600 Fax: 215-675-9604 FLORIDA Clearwater ELECTRO-CRAFT, INC. Tel: 813-530-3788 Fax: 813-530-9252 Lonawood ELECTRO-CRAFT, INC. Tel: 407-682-7832 Fax: 407-682-7832 Boynton Beach ELECTRO-CRAFT, INC. Tel: 407-364-0933 Fax: 407-364-0935 GEORGIA Roswell EMA Tel: 404–992–7240 800–647–3773 (GA only) Fax: 404–993–3426 **IDAHO** (Denver, CO) SEALE & ASSOCIATES, INC. Tel: 303-695-1980 Fax: 303-695-1984

Oak Brook ATI LTD. Tel: 708-654-4954 Fax: 708-572-0907 INDIANA Indianapolis MOHRFIELD MARKETING, INC. Tel: 317-546-6969 Fax: 317-545-4504 Leo MOHRFIELD MARKETING, INC. Tel: 219-627-5355 Fax: 219-627-2953 **IOWA** (Billerica, MA) SIPEX CORPORATION Tel: 508-667-8700 Fax: 508-670-9001 KANSAS (Billerica, MA) SIPEX CORPORATION Tel: 508-667-8700 Fax: 508-670-9001 KENTUCKY Lexington MOHRFIELD MARKETING, INC. Tel: 606-223-5243 Fax: 606-224-4314 LOUISIANA (Dallas, TX) MREP Tel: 214-484-5711 Fax: 214-484-0634 MAINE (Billerica, MA) SIPEX CORPORATION Tel: 508-667-8700 Fax: 508-670-9001 MARYLAND Pasadena EES Tel: 410-255-9686 Fax: 410-255-9688 MASSACHUSETTS Billerica SIPEX CORPORATION Tel: 508-667-8700 Fax: 508-670-9001 MICHIGAN Plymouth JAY MARKETING ASSOC. Tel: 313-459-1200 Fax: 313-459-1697 MINNESOTA Excelsior **CBR ASSOCIATES** Tel: 612-470-2282 Fax: 612-470-2283 MISSISSIPPI (Huntsville, AL) ÈMA Tel: 205-830-4030 Fax: 205-830-1947

MISSOURI (Billerica, MA) SIPEX CORPORATION Tel: 508-667-8700 Fax: 508-670-9001 MONTANA (Denver, CO) SEALE & ASSOCIATES, INC. Tel: 303-695-1980 Fax: 303-695-1984 NEBRASKA (Billerica, MA) SIPEX CORPORATION Tel: 508-667-8700 Fax: 508-670-9001 NEVADA (Milpitas, CA) SIPEX CORPORATION Tel: 408-945-9080 Fax: 408-946-6191 NEW HAMPSHIRE (Billerica, MA) SIPEX CORPORATION Tel: 508-667-8700 Fax: 508-670-9001 NEW MEXICO (Phoenix, AZ) SOUTHWEST TECHNICAL SALES Tel: 602-893-1209 Fax: 602-893-1209 NEW YORK/NEW JERSEY (METRO) (Fort Lee, NJ) NEXUS TECHNOLOGY SALES Tel: 201–947–0151 Fax: 201–947–0163 Rochester MICRO-TECH MARKETING Tel: 716-426-0806 Fax: 716-426-5535 NORTH CAROLINA Raleigh EMA 919-846-6888 Tel: Fax: 919-847-7360 Charlotte EMA 704-553-0110 Tel: Fax: 704-553-0690 NORTH DAKOTA (Excelsior, MN) CBR ASSOCIATES 612-470-2282 Tel: 612-470-2282 Fax: 612-470-2283 OHIO New Lebanon J.N. BAILEY & ASSOC. Tel: 513-687-1325 Fax: 513-687-2930 Columbus J.N. BAILEY & ASSOC. Tel: 614-262-7274 Fax: 614-262-0384

SIGNAL PROCESSING EXCELLENCE

Siper Signal Processing Excellence

NORTH AMERICAN MANUFACTURERS REPRESENTATIVES

Brunswick J.N. BAILEY & ASSOC. Tel: 216-273-3798 Fax: 216-225-1461 **OKLAHOMA** Bixby MRÉP 918-369-6425 Tel: Fax: 918-369-5186 OREGON (Milpitas, CA) SIPEX CORPORATION Tel: 408-945-9080 Fax: 408-946-6191 PENNSYLVANIA (EASTERN) Horsham NEXUS TECHNOLOGY SALES Tel: 215-675-9600 Fax: 215-675-9604 PENNSYLVANIA (WESTERN) (New Lebanon, OH) J.N. BAILEY & ASSOC. Tel: 513-687-1325 Fax: 513-687-2930 RHODE ISLAND (Billerica, MA) SIPEX CORPORATION Tel: 508-667-8700 Fax: 508-670-9001 SOUTH CAROLINA (Raleigh, NC) ÈMA Tel: 919-846-6888 Fax: 919-847-7360 SOUTH DAKOTA (Excelsior, MN) CBR ASSOCIATES Tel: 612-470-2282 Fax: 612-470-2283 **TENNESSEE (EASTERN)** (Roswell, GA) Tel: 404-992-7240 Fax: 404-993-3426 **TENNESSEE (WESTERN)** (Huntsville, AL) ÈMA 205-830-4030 205-830-1947 Tel: Fax: TEXAS Austin MREP Tel: 512-250-0828 Fax: 512-250-8919 Dallas (Main Office) MREP Tel: 214-484-5711 Fax: 214-484-0634 UTAH (Denver, CO) SEALE & ASSOCIATES, INC. Tel: 303-695-1980 Fax: 303-695-1984

VERMONT (Billerica, MA) SIPEX CORPORATION Tel: 508-667-8700 Fax: 508-670-9001 VIRGINIA (Pasadena, MD) ÈES Tel: 410-255-9686 Fax: 410-255-9688 WASHINGTON, DC (Pasadena, MD) ÈES 410-255-9686 Tel: Fax: 410-255-9688 WASHINGTON (Milpitas, CA) SIPEX CORPORATION Tel: 408-945-9080 Fax: 408-946-6191 WEST VIRGINIA (Billerica, MA) SIPEX CORPORATION Tel: 508-667-8700 Fax: 508-670-9001 WISCONSIN (Oak Brook, IL) ATI Ltd. Tel: 708-654-4954 Fax: 708-572-0907 WYOMING (Denver, CO) SEALE & ASSOCIATES, INC. Tel: 303-695-1980 Fax: 303-695-1984 CANADA Mississauga, Ontario SOURCE ELECTRONICS LTD. Tel: 905-676-0830 Fax: 905-676-0844 Ottawa SOURCE ELECTRONICS LTD. Tel: 819-457-1121 Fax: 819-457-1126 Montreal SOURCE ELECTRONICS LTD. Tel: 514-484-6340 Fax: 514-484-7301

NORTH AMERICAN DISTRIBUTORS

ALABAMA: Huntsville **Future Electronics** Tel: 205-830-2322 Fax: 205-830-6664 ARIZONA: Phoenix **Future Electronics** Tel: 602–968–7140 Fax: 602–968–0334 Jan Devices Tel: 602–870–1190 Fax: 602–870–8873 Scottsdale A.V.E.D. Rocky Mountain, Inc. Tel: 602–951–9788 Fax: 602-951-4182 CALIFORNIA: Agoura Hills **Future Electronics** Tel: 818-865-0040 Fax: 818-865-1340 Western Micro Technology, Inc. Tel: 818-707-0731 Fax: 818-706-7651 Irvine **Future Electronics** Tel: 714-453-1515 Fax: 714-453-1226 Western Micro Technology, Inc. Tel: 714-450-0300 Fax: 714-450-0227 Reseda **Jan Devices** Tel: 818-757-2000 Fax: 818-708-7436 San Diego Future Electronics Tel: 619–625–2800 Fax: 619–625–2810 Western Micro Technology, Inc. Tel: 619-453-8430 Fax: 619-453-1465 San Jose **Future Electronics** Tel: 408-434-1122 Fax: 408-433-0822 Saratoga Western Micro Technology Inc. Tel: 408-725-1660 Fax: 408-255-6491 COLORADO: Lakewood **Future Electronics** Tel: 303-232-2008 Fax: 303-232-2009 Wheat Ridge A.V.E.D. Rocky Mountain, Inc. Tel: 303–422–1701 Fax: 303–422–2529

CONNECTICUT: Cheshire **Future Electronics** Tel: 203-250-0083 Fax: 203-250-0081 Wallingford Sager Electronics Tel: 1-800-SAGER-800 Fax: 203-265-6865 FLORIDA: Altamonte Springs Future Electronics Tel: 407-865-7900 407-865-7660 Fax: **Deerfield Beach Future Electronics** 305-426-4043 305-426-3939 Tel: Fax: Largo **Future Electronics** Tel: 813-530-1222 Fax: 813-538-9598 Orlando Sager Electronics Telĭ 1-800-SAGER-800 407-354-1137 Fax: GEORGIA: Norcross **Future Electronics** 404-441-7676 404-441-7580 Tel: Fax: Sager Electronics Tel: 1-800-SAGER-800 Fax: 404-446-0430 ILLINOIS: Schaumburg Future Electronics Tel: 708-882-1255 708-490-9290 Fax: Marsh Electronics 708-240-9290 708-517-2508 Tel: Fax: Sager Electronics 1-800-SAGER-800 Telč Fax: 708-882-9776 INDIANA: Indianapolis **Custom Service Electronics** Tel: 317-879-9119 Fax: 317-879-9136 **Future Electronics** Tel: 317-469-0447 Fax: 317-469-0448 KANSAS: Overland Park

Future Electronics Tel: 913-649-1531 Fax: 913-649-1786

MARYLAND: Berlin Jan Devices Tel: 410-208-0500 410-641-7450 Fax: Columbia **Future Electronics** Tel: 410-290-0600 Fax: 410-290-0328 Sager Electronics Tel: 1-800-SAGER-800 Fax: 410-381-9380 MASSACHUSETTS: Bolton **Future Electronics** Tel: 508-779-3000 Fax: 508-779-3050 Burlington Western Micro Technology, Inc. Tel: 617-273-2800 Fax: 617-229-2815 Hingham Sager Electronics Tel: 1-800-SAGER-800 Fax: 617-749-3842 Melrose Jan Devices Tel: 617-662-3901 Fax: 617-662-0837 Norwood **Gerber Electronics** Tel: 617-769-6000 Fax: 617-762-8931 Wilmington Sager Electronics Tel: 1–800–SAGER–800 Fax: 508–657–6559 MICHIGAN: Grand Rapids Calder Electronics Tel: 616-698-7400 Fax: 616-698-9216 Future Electronics Tel: 616-698-6800 Fax: 616-698-6821 Kentwood **Custom Service Electronics** Tel: 616-285-1060 Fax: 616-285-1065 Livonia **Future Electronics** Tel: 313-261-5270 Fax: 313-261-8175 MINNESOTA: Bloomington Marsh Electronics Tel: 612-948-0464 Fax: 612-948-0467 Eden Prairie Future Electronics Tel: 612-944-2200 Fax: 612-944-2520

ROCESSING EXCELLENCE



MISSOURI: St. Louis **Future Electronics** Tel: 314-469-6805 Fax: 314-469-7226 NEW HAMPSHIRE: Sager Electronics Tel: 1–800–SAGER–800 Fax: 603–898–2741 NEW JERSEY: Marlton **Future Electronics** Tel: 609-596-4080 Fax: 609-596-4266 Western Micro Technology, Inc. Tel: 609-596-7775 Fax: 609-985-2797 Parsippany **Future Electronics** Tel: 201-299-0400 Fax: 201-299-1377 NEW YORK: Hauppauge Future Electronics Tel: 516-234-4000 Fax: 516-234-6183 Sager Electronics Tel: 1-800-SAGER-800 Fax: 516-348-1006 Rochester **Future Electronics** Tel: 716-387-9550 Fax: 716-387-9563 Svracuse Future Electronics Tel: 315-451-2371 Fax: 315-451-7258 NORTH CAROLINA: Raleigh **Future Electronics** Tel: 919-790-7111 Fax: 919-790-9022 Sager Electronics Tel: 1-800-SAGER-800 Fax: 919-850-9559 OHIO: Akron Sager Electronics Tel 1-800-SAGER-800 Tax: 216-864-4620 Beavercreek Future Electronics Tel: 513-426-0090 Fax: 513-426-8490 Cincinnati Schuster Electronics Tel: 513-489-1400 Fax: 513-489-8686

Dayton Sager Electronics Tel: 1-800-SAGER-800 Fax: 513-298-3046 Mayfield Heights **Future Electronics** Tel: 216–449–6996 Fax: 216–449–8987

Twinsburg Schuster Electronics Tel: 216–425–8134 Fax: 216–425–1863

OREGON: Beaverton **Future Electronics** Tel: 503–645–9454 Fax: 503–645–1559

Western Micro Technology, Inc. Tel: 503–629–2082 Fax: 503–629–8645

PENNSYLVANIA: Langhorne

Sager Electronics Tel: 1–800–SAGER–800 Fax: 215–750–8327

Pittsburgh (Cranberry Township) Sager Electronics Tel: 1–800–SAGER–800 Fax: 412–772–3845

PUERTO RICO: Florida

Future Electronics Tel: 800–305–2343 Fax: 305–426–3939

TEXAS: Austin **Future Electronics** Tel: 512–502–0991 Fax: 512–502–0740

Omni Pro Electronics Tel: 512–794–9200 Fax: 512–338–9576

Carrollton Sager Electronics Tel: 1–800–SAGER–800 Fax: 214–980–2997

Omni Pro Electronics Tel: 214–233–0500 Fax: 214–732–8743

Houston **Future Electronics** Tel: 713–785–1155 Fax: 713–785–4558

Omni Pro Electronics Tel: 713–270–1700 Fax: 713–270–8020

Richardson **Future Electronics** Tel: 214–437–2437 Fax: 214–669–2347 UTAH:

Midvale A.V.E.D. Rocky Mountain, Inc. Tel: 801–565–8300 Fax: 801–565–9983

NORTH AMERICAN DISTRIBUTORS

Salt Lake City Future Electronics Tel: 801-467-4448 Fax: 801-467-3604 WASHINGTON: Bellevue Western Micro Technology, Inc. 206-453-1699 206-453-1827 Tel: Fax: Bothell **Future Electronics** 206-489-3400 206-489-3411 Tel: Fax: WISCONSIN: Brookfield **Future Electronics** Tel: 414-879-0244 Fax: 414-879-0250 Milwaukee Marsh Electronics Tel: 414-475-6000 Fax: 414-771-2847 CANADA: Pointe Claire, Quebec Future Electronics Tel: 514-694-7710 Fax: 514-695-3707 Quebec City, Quebec Future Electronics Tel: 418–877–6666 Fax: 418-877-6671 Mississauga, Ontario Future Electronics 905-612-9200 905-612-9185 Tel: Fax: Ottawa, Ontario **Future Electronics** Tel: 613-820-8313 Fax: 613-820-3271 Calgary, Alberta **Future Electronics** Tel: 403-250-5551 Fax: 403-291-7054 Edmonton, Alberta **Future Electronics** Tel: 403-438-2858 Fax: 403-434-0812 Vancouver, British Columbia **Future Electronics** 604-294-1166 604-294-1206 Tel Fax:

INTERNATIONAL MANUFACTURERS REPRESENTATIVES

ISRAEL

SEG TEC

AUSTRALIA: **R & D ELECTRONICS** 4 Plane Tree Avenue Dingley, Victoria, 3172 Tel: 61–3–558–0444 Fax: 61–3–558–0955 "Truganini House"
 Rydaimere, NSW, 2116

 Tel:
 61–2–638–0077

 Fax:
 61–2–638–0122
 AUSTRIA: CODICO GES. MBH AND CO. KG Muhlgasse 86-88 A-2380 Perchtoldsdorf Tel: 43–1–86305–0 Fax: 43–1–86305–98 **BIH/KROATIEN:** ELATEC Kucerina 5 HR-41000 Zagreb Kroatien Tel: 385-41-453-350 Fax: 385-41-453-356 BULGARIA: ELATEC Tzarigradsko shosse 7th KM BG-1184 Sofia Tel: 359-02-771-580 Fax: 359-02-772-188 DENMARK: SUPPLY-TEAM Handvaerkerbyen 18 DK-2670 Greve Tel: 45-42-902333 Fax: 45-42-904890 FINI AND: **BEXAB FINLAND** Sinimaentie 10C, P.O. Box 51 FIN-02630, Espoo Tel: 358-0-5023200 Fax: 358-0-5023294 EASTERN EUROPE (HEADQUARTERS) ELATEC VERTRIEBS GMBH Bretonischer Ring 11 D-85630 Grasbrunn Tel: 49-89-463018 Fax: 49-89-4602403 Twx: 528 192 ELTEC HUNGARIA: ELATEC Peterdy u. 15 Alag Center Pest III-rd floor H-1071 Budapest Tel: 36-1-269-75-91 Fax: 36-1-269-75-90 INDIA: VENTRONICS PVT. LTD 820, 8th Main, 4th Block, BEL Layout Vidyaranyapura, Jalahalli, Bangalore-560 013 Tel: 91-80-8396199 Fax: 91-80-8396191

3 Hametsuda St., Industrial Park Azur 58001, Tel: 972–3–556–7458 Fax: 972-3-556-9490 ITALY: CELTE S.R.L. V. le Lombardia 15 20131 Milano 39-2-266-6295 Tel: 39-2-266-6960 Fax: JAPAN: TOKYO MUSEN KIZAI CO. LTD. 3-7, Sotokanda 2-Chome, Chiyoda-ku Tokyo 101 Tel: 81-3-3253-0545 Fax: 81-3-3255-2738 NIPPON SIPEX CORPORATION Haibara Building, 2–3–7 Sotokanda Chiyoda–ku Tokyo 101 Tel: 81–3–3254–5822 Fax: 81–3–3254–5824 KOBEA: SUNHO CORPORATION Seoul Young Dong P.O. Box 1846 Seoul Tel: 822-558-4415 Fax: 822-558-4412 NETHERLANDS & BELGIUM: EURODIS TME BV Helftheuvelpassage 14 5224 AP 's-Hertogenbosch The Netherlands Tel: 31-73-281111 Fax: 31-73-220330 NORWAY: **BEXAB NORGE** Slynga 2 P.O. Box 3 N2001 Lillestrom Tel: 47-63833800 Fax: 47-63832007 POLAND: ELATEC ul.T. Kantora 5/17 PL-31-445 Krakow Tel: 48-12-121-359 Fax: 48-12-121-359 ROMANIA: ELATEC Peterdy u. 15 Alag Center Pest III-rd floor H-1071 Budapest Hungaria Tel: 36-1-269-75-91 Fax: 36-1-269-75-90 SINGAPORE: SABRE TECHNOLOGIES PTE. LTD 104 Boon Keng Road #07–07 Kallang Basin Industrial Estate Singapore 1233 Tel: 65–2932003 Fax: 65–2930661

SOUTH AFRICA: COMMUNICA LTD 29011 Sunnyside 0132 Pretoria Tel: 27–12–3227613/3227621 Fax: 27–12–3223721 SPAIN & PORTUGAL: ANATRONIC S.A.

IGNAL PROCESSING EXCELLENCE

Avda. Valladolid 27 28008 Madrid SPAIN Tel: 34–1–542–4455 Fax: 34–1–559–6975 SWEDEN:

LAC ELEKTRONIK Box 5036 131–05 Nacka–Stockholm Tel: 46–8–642–8300 Fax: 46–8–642–8303

TAIWAN: **KALTEC INT'L LTD** No. 18, Lane 46, Sec 2, Shuang Shi Road Panchiao Taipei Tel: 886–2–255–5711 Fax: 886–2–253–7636

TSCHECHIAN REPUBLIC: ELATEC

Prazska 53/II CZ–566 01 Vysoke Myto Tel: 42–468–221–60 Fax: 42–468–221–60

UNITED KINGDOM: **MB COMPONENTS LTD.** 2 Linden House Turk Street ALTON, Hampshire GU34 1AN ENGLAND Tel: 44-420-542500 Fax: 44-420-542700



INTERNATIONAL DISTRIBUTORS

BELGIUM & LUXEMBOURG: FARNELL ELECTRONICS SERVICES Belgicastrat 2 B 1930 ZAVENTEM BELGIUM Tel: 32-2-725-35-33 Fax: 32-2-725-41-35

FRANCE: FARNELL ELECTRONIC SERVICES ZA Courtaboeuf BP 16 91941 LES ULIS Cedex A Tel: 33-1-6446-0200 Fax: 33-1-6446-3898

GERMANY: FUTURE ELECTRONICS Munchner Strasse 18 85774 Unterfohring Tel: 49-89-957-27-0 Fax: 49-89-957-27-140

 KARL-HEINZ-DREYER

 Albert-Schweitzer-Ring 36

 D-22045 Hamburg, Germany

 Tel:
 49-40-6695227+28

 Fax:
 49-40-6684030

MEV ELEKTRONIK SERVICE GmbH Heinrich-Hasemeier Str. 26 D-49076 Osnabruck Tel: 49-541-13908–0 Fax: 49-541-13908–39 IRELAND: FUTURE ELECTRONICS Post Office Lane Abbey Street Ennis, County Clare Tel: 353-65-4054 SINGAPORE: FUTURE ELECTRONICS #16-02 BP Tower 396 Alexandra Road Singapore 0511 Tel: 65-479-1300 Fax: 65-479-3151

SWITZERLAND: MILGRAY DISTRIBUTION R. Knuchel Electronics Weiherweg 45 CH-2562 Port Tel: 41-32-512064 Fax: 41-32-511359

UNITED KINGDOM: FUTURE ELECTRONICS Colnbrook Future House Poyle Road Colnbrook

Berkshire SL30EZ Tel: 44-753-687000 Fax: 44-753-689100

HERO ELECTRONICS LTD.

Bedfordshire Dunstable Street Ampthill Bedfordshire MK45 2JS England Tel: 44-525-405015 Fax: 44-525-402383



THIS PAGE LEFT INTENTIONALLY BLANK



INTERFACE PRODUCTS



INTERFACE PRODUCT SELECTION TABLE

+5V High–Speed RS232 Transceiver with 0.1µF Capacitors

odel	No. Drivers	No. Receivers	Ext. Caps	Shutdown (No.*)	Wakeup	TTL Tri-State Pa
SP200	5	0	4	Yes (0)	No	No
SP204	4	0		No`	No	No
SP205	5	5	None	Yes(0)	No	Yes
SP205B	5	5	None	Yes (5)	Yes	Yes
SP206	4			Yes (0)	No	Yes
P206B	4			Yes (3)	Yes	Yes
P207	5			No	No	No
P207B	5			Yes (3)	Yes	Yes
P208	4			No	No	No
P211	4	5		Yes (0)	No	Yes
P211B	4			Yes (5)	Yes	Yes
P213	4			Yes (2)	Yes	Yes

+5V/+12V Powered, Enhanced RS232 Drivers/Receivers

Model No.	Drivers No	. Receivers Ex	t. Caps Shut	down (No.*) \	Nakeup TTL	. Tri–State Page
SP231A	2	2	2	No	No	No 33
SP239A	3	5	2	No	No	. Yes 17

+5V Powered, Enhanced RS232 Drivers/Receivers

Model No	Drivers	No. Receivers	Ext. Caps	Shutdown (No.*)	Wakeup	TTL Tri-State	. Page
SP232A	. 2			No	No	No	33
SP233A	. 2		None	No	No	No	33
SP310A	2			Yes (0)	No	No	33

+5V Powered, Enhanced RS232 Drivers/Receivers, with Receiver Enable, Shutdown and Wakeup

Model No	o. Drivers N	lo. Receivers	Ext. Caps	Shutdown (No.*)	Wakeup	TTL Tri-State Page
SP241C	3			Yes (0)	Yes	Yes 41
SP312A	2			Yes (2)	Yes	

+5V Powered RS232 Drivers/Receivers

Model No. Drivers	No. Receivers	Ext. Caps	Shutdown (No.*)	Wakeup	TTL Tri-State Page
SP230A 5	0		Yes (0)	No	No 17
SP234A 4			No	No	No 17
SP235A 5		None	Yes (0)	No	Yes 17
SP235B 5		None	Yes (5)	Yes	Yes 17
SP236A 4			Yes (0)	No	Yes 17
SP236B 4			Yes (3)	Yes	Yes 17
SP237A 5			No	No	No 17
SP238A 4			No	No	No 17
SP240A 5				No	Yes 17
SP240B 5			Yes (5)	Yes	Yes 17
SP241A 4			Yes (0)	No	Yes 17
SP241B 4				Yes	Yes 17
* Number of active receiver	rs in Shutdown mode				

* Number of active receivers in Shutdown mode.



INTERFACE PRODUCT SELECTION TABLE

RS232/RS422 Line Drivers	s/Receivers				
Model No. RS232 Ch	No. RS422 Ch	Mode Select	Loopback Test		Pag
SP301 2		Software	Yes		4
SP302 4		Software	Yes		
nhanced RS232/RS422 L					
Model No. RS232 Ch	No. RS422 Ch	Mode Select	Loopback Test	••••••	Paş
SP304 4		Software	Yes		
S232/AppleTalk™ Serial	Transceiver				
Model No. RS232 Drivers		No. RS232 Receivers		Macintosh™ Port	Mode Select Pag
SP303 4				1	Software6
S422/RS423 Line Drivers	s/Receivers				
Model No. RS422 Ch	No. RS423 Ch	Mode Select	Loopback Test		Paç
SP306 2		Software	Yes		ε
3.3V Powered EIA562 Lir	o Drivero/Be				
				Wakalin	TTI Tri Stata Da
Model No. Drivers SP341					
3F341					
SP481 1					
3F403					
S485/RS422 Line Drivers	5	*			
Model No. Drivers		Driver Enable			Pag
SP486 4		Common			
SP487 4		Independent			
S485/RS422 Line Receiv					
Model No. Receivers					•
SP488 4					
SP489 4	·	Dual Pair			1
lulti–Protocol/Multi–Mod	e Serial Line	Drivers/Receivers			
Model Protocols	Drivers				Pac
SP501 11					
SP502 6					
SP503 6	7	7			
		-			
MOS Asynchronous to S	•				
Model					
MAS7838			••••••		2
* Number of active receivers in S	Shutdown mode				

EIA STANDARDS



Specification		RS-232D	RS-423A	RS-422	RS-485	RS-562
Mode of Operation		Single-Ended	Single-Ended	Differential	Differential	Single-Ended
Number of Drivers and Receivers		1 Driver	1 Driver	1 Driver	32 Drivers	1 Driver
Allowed on One Line		1 Receiver	10 Receivers	10 Receivers	32 Receivers	1 Receiver
Maximum Cable Length		50 feet	4,000 feet	4,000 feet	4,000 feet	C≤2500pF
						@ ≤20kb/s
	•					C≤1000pF
						@ ≥20kb/s
Maximum Data Rate		20kb/s	100kb/s	10Mb/s	10Mb/s	64kb/s
Driver Output Maximum Voltage	Driver Output Maximum Voltage		±6V	-0.25V to +6V	-7V to +12V	-3.7 to +13.2V
Driver Output Signal Level	Loaded	±5V	±3.6V	±2V	±1.5V	±3.7V
	Unloaded	±15V	±6V	±5V	±5V	±13.2V
Driver Load Impedance		$3k\Omega$ to $7k\Omega$	450Ω min.	100Ω	54Ω	$3k\Omega$ to $7k\Omega$
Maximum Driver Output Current	Power On				±100µA	
(High Impedance State)	Power Off	V _{MAX} /300	100µA	±100µA	±100µA	
Slew Rate		30V/µs max.	Controls Provided	<u> </u>		30V/µs max.
Receiver Input Voltage Range		±15V	±12V	-7V to +7V	-7V to +12V	±15V
Receiver Input Sensistivity		±3V	±200mV	±200mV	±200mV	±3V
Receiver Input Resistance		3kΩto 7kΩ	4kΩ min.	4kΩ min.	12k Ω min.	$3k\Omega$ to $7k\Omega$

SERIAL PROTOCOL REFERENCE TABLE

		RS-23	2	EIA-53	0	RS-44	9	EIA-56	1	EIA-57	4	V.35	
Signal Name	Source	Mnemonic	Pin	Mnemonic	Pin	Mnemonic	Pin	Mnemonic	Pin	Mnemonic	Pin	Mnemonic	Pin
Shield	-		1	_	1	_	1	-	-			_	Α
Transmitted	DTE	BA	2	BA (A)	2	SD (A)	4	103	6	103	з	103	Ρ
Data		DA	<u>د</u>	BA (B)	14	SD (B)	22	103	0	103	3	103	S
Received	DCE	BB	3	BB (A)	з	RD (A)	6	104	5	104	2	104	R
Data	DOE	00	3	BB (B)	16	RD (B)	24	104	5	104	~	104	T
Request To Send	DTE	CA	4	CA (A)	4	RS (A)	7	105/133†	8	105/133 1	7	105	с
Trequest To Selic		04	-	CA (B)	19	RS (B)	25	100/1001	0	103/1331	'	105	
Clear To Send	DCE	СВ	5	CB (A)	5	CS (A)	9	106	7	106	8	106	D
Clear To Gend	DOL	05	5	CB (B)	13	CS (B)	27	100	'	100	0	100	
DOE Basety (DOD)	DCE	сс	6	CC (A)	6	DM (A)	11			107	6	107	E
DCE Ready (DSR)			0	CC (B)	22	DM (B)	29	. —	_	107	0	107	5
DTE Ready (DTR) DTE	DTC	DTE CD	20	CD (A)	20	TR (A)	12	108	3	108	4	108	н۰
DIE Heady (DIH)		CD	20	CD (B)	23	TR (B)	30	106 3	3	106		100	п
Signal Ground		AB	7	AB	7	SG	19	102	4	102	5	102	В
Recv. Line	DCE	CF	8	CF (A)	8	RR (A)	13	109	2	109	1	109	F
Sig. Det. (DCD)	DUE	5	°	CF (B)	10	RR (B)	31	109	2	109	•	109	F
Trans. Sig. Elemt.	DCE	DB	15	DB (A)	15	ST (A)	5		I	_		114	Y
Timing	202		10	DB (B)	12	ST (B)	23		_			114	AA
Recv. Sig. Elemt.	DCE	DD	17	DD (A)	17	RT (A)	8					115	٧
Timing	DUE	00	17	DD (B)	9	RT (B)	26		-	_	-	115	Х
Local Loopback	DTE	LL	18	LL	18	LL	10	_	-	_	—	141	۲.
Remote Loopback	DTE	RL	21	RL	21	RL	14		١	I	I	140	N *
Ring Indicator	DCE	CE	22	-	—	_		125	1	125	9	125	J*
Trans. Sig. Elemt.	DTE	DA	24	DA (A)	24	TT (A)	17		I		1	113	U۲
Timing		DA	24	DA (B)	11	TT (B)	35					113	W*
Test Mode	DCE	TM	25	TM	25	TM	18	-	-	-	ł	142	NN *

Commonly–Used Data Communications Interfaces^{††}


Table ©Copyright 1992 METACOMP Incorporated; used with permission


* Pins are specified in ISO 2593 but are not included in CCITT v.35

[†] When hardware flow control is required, Circuit 105 may take on the functionality of Circuit 133.

^{††} Some less-commonly used signals are not shown. METACOMP and SIPEX make no representation as to the accuracy or reliability of the information provided herein.







RS-449 Connector DTE Connector Face — DB-37 Pin Male

Interchange Voltage States						
Notation	Negative	Positive				
BinaryState	1	0				
Signal Condition	Marking	Spacing				
Function	Off	On				





METACOMP




THIS PAGE LEFT INTENTIONALLY BLANK



SP200/204/205/206/207/208/211/213

+5V High-Speed RS232 Transceivers with 0.1µF Capacitors

- 0.1µF External Charge Pump Capacitors
- 120Kbps Data Rate
- Standard SOIC and SSOP Packages
- Multiple Drivers and Receivers
- Single 5V Supply Operation
- 1µA Shutdown Mode
- WakeUp Feature in Shutdown Mode
- Tri-State Receiver Outputs
- Meets All RS232 and V.28 Specifications
- Improved Driver Output Capacity for Mouse Applications



DESCRIPTION...

The **SP200 Series** are multi-channel RS232 line transceivers in a variety of configurations to fit most communication needs. All models in this Series feature low-power CMOS construction and **Sipex**-patented (5,306,954) on-board charge pump circuitry to generate the $\pm 10V$ RS232 voltage levels, using 0.1µF charge pump capacitors to save board space and reduce circuit cost. The **SP200**, **SP205**, **SP206**, **SP207B**, **SP211** and **SP213** models feature a low-power shutdown mode, which reduces power supply drain to 1µA. A WakeUp function keeps the receivers active in the shutdown mode.

	-			·····			
	Number of R\$232						
Model	Drivers	Receivers	Active in Shutdown	0.1µF Capacitors	Shutdown	WakeUp	TTL Tri-State
SP200	5	$\langle \rangle \rangle$	0	4	Yes	No	No
SP204	4	0	0	4	No	No	No
SP205	5	5	0	None	Yes	No	Yes
SP205B	5) 5	5	None	Yes	Yes	Yes
SP206	4	3	0	4	Yes	No	Yes
SP206B	4	3	3	4	Yes	Yes	Yes
SP207	5	3	0	4	No	No	No
SP207B	5	3	3	4	Yes	Yes	Yes
SP208	4	4	0	4	No	No	No
SP211	4	5	0	4	Yes	No	Yes
SP211B	4	5	5	4	Yes	Yes	Yes
SP213	4	5	2	4	Yes	Yes	Yes

Table 1. Model Selection Table



ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

V _{cc}	
V ⁺	$(V_{10} - 0.3V)$ to +13.2V
V	
Input Voltages	
Τ.,	
T _{IN} R _{IN}	±20Ý
Output Voltages	
Т _{онт}	(V*, +0.3V) to (V-, -0.3V)
R _{out}	
Short Circuit Duration on Tour	Continuous
Power Dissipation	
Plastic DIP	
(derate 7mW/°C above +70°C)	
Small Outline	
(derate 7mW/°C above +70°C)	

SPECIFICATIONS


V_{cc} at nominal ratings; 0.1µF charge pump capacitors; T_{MIN} to T_{MAX}, unless otherwise noted.

<u></u>			~ ~		
PARAMETER	MIN.	TYP.	MAX.	ÛNIT	CONDITIONS
TTL INPUTS				$\overline{\langle}$	T _{IN} , EN, SD
Logic Threshold			$V \setminus 1$	\setminus \vee	
V _{IL}			Q.8)yolts	
V _{iH}	2.0			Volts	
Logic Pullup Current		15	200	μΑ .	$T_{IN} = 0V$
Data Rate			120	Kbps	C_{L}^{T} = 2,500pF, R _L = 3K Ω
TTL OUTPUTS				\rightarrow	
Compatibility		тть/смо		×	
			0.4	Volts	$I_{out} = 3.2 \text{mA}; V_{cc} = +5 \text{V}$
	3.5	00-	\mathbb{N}	Volts	$I_{OUT} = -1.0 \text{mA}$
Leakage Current		0.05	±10	μΑ	$\vec{EN} = V_{cc}; 0V \le R_{out} \le V_{cc};$
RS232 OUTPUT			\sim		T _A = +25°C
	±5		2	Volts	All transmitter outputs loaded
Output Voltage Swing	120	ト ブ /		VOIIS	with $3K\Omega$ to ground
Output Resistance	A300	~ /		Ohms	$V_{} = 0V; V_{} = +2V$
Output Short Circuit Current	15	+25		mA	$V_{cc} = 0V; V_{out} = \pm 2V$ Infinite duration
RS232 INPUT	17	5		· · · · · · · · · · · · · · · · · · ·	
Voltage Range	-15	V	+15	Volts	
Voltage Threshold	\mathbb{N}^{r}				
Low	0.8	1.2		Volts	$V_{cc} = 5V, T_A = +25^{\circ}C$ $V_{cc} = 5V, T_A = +25^{\circ}C$ $V_{cc} = +5V$
High /	\sim	1.7	2.4	Volts	$V_{cc}^{00} = 5V, T_{A}^{0} = +25^{\circ}C$
Hysteresis	-, 0.2	0.5	1.0	Volts	$V_{cc} = +5V$
Resistance	3	5	7	KΩ	±ĭšV; T _A = +25°C
DYNAMIC CHARACTERIST	ICS				
Propagation Delay		1.5		μs	RS232-to-TTL
Instantaneoùs Slew Rate			30	V/μs	$C_{L} = 50 \text{pF}, R_{L} = 3-7 \text{K}\Omega;$
Transition Begion Slew Rate		5		V/µs	$T_{A} = +25^{\circ}C$ $C_{1} = 2,500 \text{pF}, \text{R}_{1} = 3 \text{K}\Omega;$
Transition region siew Hate		5		ν/μs	measured from +3V to $-3V$
					or -3V to +3V
Output Enable Time	, ,	400		ns	
Output Disable Time		250		ns	
	1				
	L	L		1	




SPECIFICATIONS

 V_{cc} at nominal ratings; 0.1µF charge pump capacitors; T_{MIN} to T_{MAX} unless otherwise noted.






PINOUT





PINOUT



FEATURES...

The **SP200** Series multi-channel RS232 line transceivers provide a variety of configurations to fit most communication needs, especially those applications where ± 12 V is not available. All models in this Series feature low-power CMOS construction and **SIPEX**-proprietary onboard charge pump circuitry to generate the ± 10 V RS232 voltage levels. The ability to use 0.1µF charge pump capacitors saves board space and reduces circuit cost. Different models within the Series provide different driver/receiver combinations to match any application requirement.

The **SP200**, **SP205**, **SP206**, **SP207B**, **SP211** and **SP213** models feature a low-power shutdown mode, which reduces power supply drain to $1\mu A$. The WakeUp function keeps the receivers active in the shutdown mode, unless disabled by the EN pin. Models with -B suffix are equipped with the WakeUp function.

Models in the Series are available in 28–pin SO (wide) and SSOP (shrink) small outline packages. Devices can be specified for commercial $(0^{\circ}C \text{ to } +70^{\circ}C)$ and industrial/extended (-40°C to +85°C) operating temperatures.

THEORY OF OPERATION Charge–Pump

The charge pump is a **Sipex**-patented design (5,306,954) and uses a unique approach compared to older less-efficient designs. The charge pump still requires four external capacitors, but uses a four-phase voltage shifting technique to






Figure 1. Charge Pump — Phase 1

attain symmetrical 10V power supplies. *Figure* 3a shows the waveform found on the positive side of capcitor C₂, and *Figure 3b* shows the negative side of capcitor C₂. There is a free–running oscillator that controls the four phases of the voltage shifting. A description of each phase follows.

Phase 1

--- V_{ss} charge storage --- During this phase of the clock cycle, the positive side of capacitors C_1 and C_2 are initially charged to +5V. C_1^+ is then switched to ground and the charge in C_1^- is transferred to C_2^- . Since C_2^+ is connected to +5V, the voltage potential across capacitor C_2 is now 10V.

Phase 2

- V_{ss} transfer - Phase two of the clock connects the negative terminal of C_2 to the V_{ss} storage capacitor and the positive terminal of C_2 to ground, and transfers the generated 10V/to C_3 . Simultaneously, the positive side of capacitor C₁ is switched to +5V and the negative side is connected to ground.

Phase 3

 $-V_{DD}$ charge storage - The third phase of the clock is identical to the first phase - the charge

transferred in C_1 produces -5V in the negative terminal of C_1 , which is applied to the negative side of capacitor C_2 Since C_2^+ is at +5V, the voltage potential across C_2 is lOV.


Phase 4


 $-V_{DD}$ transfer — The fourth phase of the clock connects the negative terminal of C₂ to ground, and transfers the generated 10V across C₂ to C₄, the V_{DD} storage capacitor. Again, simultaneously with this, the positive side of capacitor C₁ is switched to +5V and the negative side is connected to ground, and the cycle begins again.

Since both V⁺ and V⁻ are separately generated from V_{CC} ; in a no–load condition V⁺ and V⁻ will be symmetrical. Older charge pump approaches that generate V⁻ from V⁺ will show a decrease in the magnitude of V⁻ compared to V⁺ due to the inherent inefficiencies in the design.

The clock rate for the charge pump typically operates at 15kHz. The external capacitors can be as low as 0.1μ F with a 16V breakdown voltage rating.

The **SP200 Series** devices are made up of three basic circuit blocks — 1) transmitter/driver, 2) receiver and 3) the **SIPEX**-proprietary charge










Figure 3. Charge Pump Waveforms

pump. Each model within the Series incorporates variations of these circuits to achieve the desired configuration and performance.


Transmitter/Driver

The drivers are inverting transmitters, which accept either TTL or CMOS inputs and output the RS232 signals with an inverted sense relative to the input logic levels. Typically, the RS232 output voltage swing is $\pm 9V$ with no load, and $\pm 5V$ minimum with full load. The transmitter outputs are protected against infinite short-circuits to ground without degradation in reliability. The drivers of the SP200, SP205, SP205B, SP206, SP206B, SP207B, SP211, SP211B and SP213 can be tri-stated by using the SHUTDOWN function.

In the "power off" state, the output impedance will remain greater than 300 ohms, again satisfying the RS232 specifications. Should the input of the driver be left open, an internal 400Kohm pullup resistor to V_{cc} forces the input high, thus committing the output to a low state. The slew rate of the transmitter output is internally limited to a maximum of 30V/µs in order to meet the EIA standards (EIA RS232D 2.1.7, Paragraph 5). The transition of the loaded output from high to low also meets the monotonicity requirements of the standard.

Receivers

The receivers convert RS232 input signals to inverted TTL signals. Since the input is usually from a transmission line where long cable lengths and system interference can degrade the signal, the inputs have a typical hysteresis margin of 500mV. This ensures that the receiver is virtually immune to noisy transmission lines. Should an input be left unconnected, a 5Kohm pulldown resistor to ground will commit the output of the receiver to a high state.










Figure 5. Charge Pump — Phase 4

SHUTDOWN MODE

The SP200, SP205, SP205B, SP206, SP206B, SP207B, SP211, SP211B and SP213 all feature a control input which will disable the device and reduce the power supply current to less than 10 μ A, making the parts ideal for battery–pow-ered systems. In the "shutdown" mode the receivers and transmitters will both be tri–stated. The V⁺ output of the charge pump will discharge to V_{cc}, and the V⁻ output will discharge to ground. Products with the WakeUp function can enable or disable the receivers during shutdown.

For complete shutdown to occur and the 10μ A power drain to be realized, the following conditions must be met:

SP200, SP205/B, SP206/B, SP207/B and SP211/B:

- +5V must be applied to the SD pin
- ENABLE must be either 0V, +5.0V or not connected
- the transmitter inputs must be either +5.0V or not connected
- V_{cc} must be +5V
- Receiver inputs must be >0V and <+5V

	<u> </u>		\sim		
$\mathbb{Z}^{\mathbb{Z}}$	$\langle \rangle$	ŞP21	3 Only	Power	Receiver
SĐ,	EN	SD	EN	Up/Down	Outputs
0	0	1	1	Up	Enable
0	1	V1	0	Up	Tri-state
1	0	0	1	Down	Enable
1	1	0	0	Down	Tri-state

Table 2. Wake–Up Truth Table

SP213:

- 0V must be applied to the SD pin
- ENABLE must be either 0V, +5.0V or not connected
- the transmitter inputs must be either +5.0V or not connected
- V_{cc} must be +5V
- Receiver inputs must be >0V and <+5V

ENABLE

The SP205/B, SP206/B, SP207/B, SP211 and SP213 all feature an enable input, which allows the receiver outputs to be either tri-stated or enabled. This can be especially useful when the receiver is tied directly to a microprocessor data bus. For the SP205/B, SP206/B, SP207/B and SP211, enable is active low; that is, 0V applied to the ENABLE pin will enable the receiver outputs. For the SP213, enable is active high; that is, +5V applied to the ENABLE pin will enable the receiver outputs.

WAKEUP FUNCTION

The **SP205B**, **SP206B**, **SP207B**, **SP211B** and **SP213** have a wake–up feature that keeps two or more receivers in an enabled state when the device is in the shutdown mode. The **SP213** has two receivers active (R_4 and R_5), while the **SP205B**, **SP207B** and **SP211B** have all receivers active during shutdown. With only the receivers active during shutdown, the devices draw 5–10µA of supply current.



A typical application of this function would be where a modem is interfaced to a computer in a power-down mode. The ring indicator signal from the modem could be passed through an active receiver in the **SP2XXB/SP213** that is itself in the shutdown mode. The ring indicator signal would propagate through the **SP2XXB/ SP213** to the power management circuitry of the computer to power up the microprocessor and the **SP2XXB/SP213** drivers. After the supply voltage to the **SP2XXB/SP213** reaches +5.0V, the SHUTDOWN pin can be disabled, taking the **SP2XXB/SP213** out of the shutdown mode.

All receivers that are active during shutdown maintain 500mV (typ.) of hysteresis.




Figure 6. Wake-Up Timing

Specification	RS-232D	RS-423A	RS-422	RS-485	R\$ [_] 562
Mode of Operation	Single-Ended	Single-Ended	Differential	Differential	Single-Ended
No. of Drivers and Receivers Allowed on One Line	1 Driver 1 Receiver	1 Driver 10 Receivers	1 Driver 10 Receivers	32 Drivers 32 Receivers	1 Driver 1-Receiver
Maximum Cable Length	50 feet	4,000 feet	4,000 feet	4,000 feet	C ≤ 2,500pF @ <20Kb C ≤1,000pF @ >20Kb
Maximum Data Rate	20Kb/s	100Kb/s	10Mb/s	10Mb/s	-64Kb/s
Driver output Maximum Voltage	±25V	±6V	-0.25V to +6V	-7V to +12V	-3.7V to +13.2V
Driver Output Signal Level Loaded Unloaded	±5V ±15V	±3.6V ±6V	±2V ±5V	±1.5V ±5V	±3.7V ±13.2V
Driver Load Impedance	3 – 7Kohm	450 ohm	100 ohm	54 ohm	8–7Kohm
Max. Driver Output Current (High Impedance State) Power On Power Off	V _{MAX} /300	100µA	±100µA	±100μΑ ΈτθομΑ	\sum_{n}
Slew Rate	30V/µs max.	Controls Provided		$\Delta \Delta Z \Delta$	30V/μs max.
Receiver Input Voltage Range	±15V	±12V	–7V to∕≁7V	-7V to +12V	±15V
Receiver Input Sensitivity	±3V	±200mV	±200mV	±200mV	±3V
Receiver Input Resistance	3–7Kohm	4Kohm min.	4Kohm min	12Kohm min.	3–7Kohm

Table 3. EIA Standard Definitions


EIA STANDARDS

The Electronic Industry Association (EIA) developed several standards of data transmission which are revised and updated in order to meet the requirements of the industry. In data processing, there are two basic means of communicating between systems and components. The RS232 standard was first introduced in 1962 and, since that time, has become an industry standard.

The RS232 is a relatively slow data exchange protocol, with a maximum baud rate of only 20Kbaud, which can be transmitted over a maximum copper wire cable length of 50 feet. The SP200 through SP213 Series of data communications interface products have been designed to meet both the EIA protocol standards, and the needs of the industry.




TYPICAL APPLICATION CIRCUITS






TYPICAL APPLICATION CIRCUITS





TYPICAL APPLICATION CIRCUITS



Sipcex SIGNAL PROCESSING EXCELLENCE

ORDERING INFORMATION

RS232 Transceive	rs:		
Model Drivers	Receivers	Temperature Range	Package Type
SP207CA		0°C to +70°C	
SP207CP 5		0°C to +70°C	24-pin Plastic DIP
SP207CT 5		0°C to +70°C	
SP207EA 5		–40°C to +85°C	
		–40°C to +85°C	
SP207ET		–40°C to +85°C	24-pin SOIC
SP208CA 4		0°C to +70°C	24-pin SSOP
SP208CP 4	4		24-pin/Plastic DIP
SP208CT 4	4	0°C to +70°C	
SP208EA 4		–40°C to +85°C	
SP208EP 4	4	40°C to +85°C	24-pin Plastic DIP
SP208ET 4	4	40°C to +85°C	24–pin SOIC

RS232 Transmitters:

RS232 Transmitt		Temperature Range	Package Type
SP204CT 4	0		16-pin SOIC
SP204EP 4	0		16-pin Plastic DIP
SP204ET 4	0		16–pin SOIC

RS232 Transmitters with Low-Power Shutdown:

Model	Drivers	Receivers	 Package Type
		A.	
000			

RS232 Transceivers with Low-Power Shutdown and Tri-state Enable:

Model Drivers Receivers	Temperature Range Package Type
SP205CP	
SP205EP	40°C to +85°C 24-pin Plastic Double-Width DIP
SP206CA	
SP206CP	
SP206CT/	0°C to +70°C 24-pin SOIC
SP206EA	40°C to +85°C 24-pin SSOP
SP206EP	40°C to +85°C 24-pin Plastic DIP
SP206ET	40°C to +85°C 24-pin SOIC
SP211CA)4	
SP211CT	
SP211EA	
SP211ET	40°C to +85°C 28-pin SOIC




ORDERING INFORMATION

RS232 Transceivers with Low–Power Shutdown, Tri–state Enable, and Wake–Up Function:

Model Drivers Receivers
SP205BCP 5, with 5 active in Shutdown
SP205BEP
SP206BCA 4 3, with 3 active in Shutdown
SP206BCP 4 3, with 3 active in Shutdown
SP206BCT 4 3, with 3 active in Shutdown
SP206BEA
SP206BEP 4 3, with 3 active in Shutdown –40°C to +85°C
SP206BET
SP207BCA
SP207BCT
SP207BEA
SP207BET
SP207BE1
SP211BCT 4 5, with 5 active in Shutdown
SP211BEA 4 5, with 5 active in Shutdown40°C to +85°C
SP211BET 4 5, with 5 active in Shutdown 40°C to +85°C
SP213CA
SP213CT
SP213EA
SP213ET










SP230A/234A/235A/236A/237A/238A/239A/241A SP235B/236B/240A/240B/241A/241B

+5V Powered Multi–Channel RS232 Drivers/Receivers

- Operates from Single +5V Power Supply (+5V and +12V — SP239A)
- Meets All RS232D and V.28 Specifications
- ±9V Output Swing with +5V Supply
- Improved Driver Output Capacity for Mouse Applications
- Low Power Shutdown 1µA
- Wake Up Feature in Shutdown Mode
- 3-State TTL/CMOS Receiver Outputs
- ±30V Receiver Input Levels
- Low Power CMOS 5mA Operation
- Wide Charge Pump Capacitor Value Range — 1–10µF



DESCRIPTION...

The **SP230A** Series are multi–channel RS232 line drivers/receivers that provide a variety of configurations to fit most communication needs, especially where ±12V is not available. Some models feature a shutdown mode to conserve power in battery–powered systems. Some require no external components. All, except one model, feature a built–in charge pump voltage converter, allowing them to operate from a single +5V power supply. All drivers and receivers meet all EIA RS232D and CCITT V.28 requirements. The Series is available in plastic and ceramic DIP and SOIC packages.

Model	Power Supplies	No. of RS232 Drivers	No. of RS232 Rcvrs	External Components	Low Power Shutdown	TTL 3–State	Wake- Up	No. of Pins
SP230A	+5V	5	0	4 Capacitors	Yes	No	No	20
SP234A	+5V	4	0	4 Capacitors	No	No	No	16
SP235A	+5V	5	5	None	Yes	Yes	No	24
SP235B	+5V	5	5	None	Yes	Yes	Yes	24
SP236A	+5V	4	3	4 Capacitors	Yes	Yes	No	24
SP236B	+5V	4	3	4 Capacitors	Yes	Yes	Yes	24
SP237A	+5V	5	3	4 Capacitors	No	No	No	24
SP238A	+5V	4	4	4 Capacitors	No	No	No	24
SP239A	+5V/+8.5 to +13.2	/ 3	5	2 Capacitors	No	Yes	No	24
SP240A	+5V	5	5	4 Capacitors	Yes	Yes	No	44
SP240B	+5V	5	5	4 Capacitors	Yes	Yes	Yes	44
SP241A	+5V	4	5	4 Capacitors	Yes	Yes	No	28
SP241B	+5V	4	5	4 Capacitors	Yes	Yes	Yes	28

SELECTION TABLE



ABSOLUTE MAXIMUM RATINGS

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

V			+6V
V ⁺		(Vcc-0.3V)	to +13.2V
V-		(,	13.2V
Input Volta	aes:		
τ'			(cc +0.3V)
B		(-	+301/


Output Voltages:	
T _{out} R _{out}	-0.3V to (V-, -0.3V)
Short Circuit Duration:	
T _{OUT}	Continuous
Power Dissipation: CERDIP	67E-m\A/
(derate 9.5mW/°C above +70°C)	
Plastic DIP	375mW
(derate 7mW/°C above +70°C)	
Small Outline	375mW
(derate 7mW/°C above +70°C)	


SPECIFICATIONS


All units Vcc=+5V±10%; except SP235A/B, Vcc=+5V±5%; SP239A only, V+ = +8.5 to +13.2V; All specifications T_{MN} to T_{MAX} unless otherwise noted.


PARAMETERS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
POWER REQUIREMENTS					
Vcc Power Supply Current		5	10	mA	No load, T _A = +25°C
SP239A only		0.4	1.0	mA	
V+ Power Supply Current		8	15	m ^	No load, V ⁺ = 12V
SP239A only Shutdown Supply Current		- 8	15	mA μA	$T_{A} = +25^{\circ}C$
			10	μη	T _A = +23 0
Input Logic Threshold					
Low			0.8	Volts	T _{IN} ; EN, SD
High	2.0		0.0	Volts	T_{iN} ; EN, SD
Logic Pullup Current		15	200	μA	$T_{iN} = 0V$
RS232 INPUTS					
RS232 Input Voltage Range	-30		+30	Volts	
RS232 Input Threshold					
Low	0.8	1.2		Volts	$Vcc = 5V, T_{A} = +25^{\circ}C$
High		1.7	2.4	Volts	$Vcc = 5V, T_{A} = +25^{\circ}C$
RS232 Input Hysteresis	0.2	0.5	1.0	Volts	Vcc = 5V
RS232 Input Resistance	3	5	7	Kohms	$T_A = +25^{\circ}C$
LOGIC OUTPUTS					
Output Voltage			0.4	Volta	1 3.0mA
Low High	3.5		0.4	Volts Volts	I _{ουτ} = 3.2mA I _{ουτ} = 1.0mA EN = V _{cc} , 0V≤R _{ουτ}
Output Leakage Current	0.0	0.05	±10	μΑ	$F_{N} = V 0V < B$
		0.00		- u	≤Vcc
RS232 OUTPUTS					
Output Enable Time		400		nS	SP235A/B, SP236A/B,
SP239A &					SP241A/B
Output Disable Time		250		nS	SP235A/B, SP236A/B,
SP239A &		·			SP241A/B
Propagation Delay		1.5		μS	RS232 to TTL
Instantaneous Slew Rate			30	V/μS	$C_{L} = 10 pF, R_{L} = 3-7K\Omega;$ T _A = +25°C
RS232 OUTPUTS					1 _A = +23 0
Transition Region Slew Rate		3		V/µs	C ₁ = 2500pF, R ₁ = 3KΩ;
Transition Region Siew Rate				v/μs	$C_{L} = 2500 \text{ pc}, \text{H}_{L} = 3022,$ measured from +3V to -3V or
					-3V to +3V
Output Voltage Swing	±5	±9		Volts	All transmitter outputs loaded
					with $3K\Omega$ to Ground
	000			Ohar	
Output Resistance	300	+10		Ohms	$V_{cc} = 0V; V_{0UT} = \pm 2V$ Infinite duration
RS232 Output Short Circuit Cu	rent	±10		mA	minile duration














PINOUT







PINOUT



FEATURES...

The multi-channel RS232 line drivers/receivers provides a variety of configurations to fit most communication needs, especially those applications where $\pm 12V$ is not available. The SP230A, SP235A/B, SP236A/B, SP240A/B, and SP241A/B feature a shutdown mode which reduces device power dissipation to less than 5µW. All feature low power CMOS operation, which is particularly beneficial in battery-powered systems. The SP235A/B use no external components and are ideally suited where printed circuit board space is limited.

All products in the Series, except the **SP239A**, include two charge pump voltage converters which allow them to operate from a single +5V supply. These converters convert the +5V input power to the $\pm 10V$ needed to generate the RS232 output levels. The **SP239A** is designed to operate from +5V and +12V supplies. An internal charge pump converter produces the necessary -12V supply. All drivers and receivers meet all EIA RS232D and CCITT V.28 specifications.

The Series are available for use over the commercial, industrial and military temperature ranges. They are packaged in plastic and ceramic DIP, and SOIC packages. For product processed and screened to MIL-M-38510 and MIL-STD-883C requirements, please consult the factory.

THEORY OF OPERATION

The **SP230A/B–241A/B** series devices are made up of three basic circuit blocks — 1) transmitter, 2) receiver and 3) charge pump. Each model within the series incorporates variations of these circuits to achieve the desired configuration and performance.

Driver/Transmitter

The drivers are inverting transmitters, which accept TTL or CMOS inputs and output the RS232 signals with an inverted sense relative to the input logic levels. Typically the RS232 output voltage swing is \pm 9V. Even under worst-case loading conditions of 3k Ω and 2500pF, the output is guaranteed to be \pm 5V, which is consistent with the RS232 standard specifications. The transmitter outputs are protected against infinite short-circuits to ground without degradation in reliability.

The drivers of the SP230A, SP235A/B, SP236A/B, SP240A/B and SP241A/B can be tri-stated by using the SHUTDOWN function. In this "power–off" state, the output impedance will remain greater than 300 ohms, again satisfying the RS232 specifications. Should the input of the driver be left open, an internal 400k Ω pull–up resistor to V_{CC} forces the input high, thus committing the output to a low state.

The slew rate of the transmitter output is internally limited to a maximum of $30V/\mu s$ in order to meet the

Specification		RS-232D	RS-423A	RS-422	RS-485	RS-562
Mode of Operation		Single-Ended	Single-Ended	Differential	Differential	Single-Ended
Number of Drivers and Receivers		1 Driver	1 Driver	1 Driver	32 Drivers	1 Driver
Allowed on One Line		1 Receiver	10 Receivers	10 Receivers	32 Receivers	1 Receiver
Maximum Cable Length		50 feet	4,000 feet	4,000 feet	4,000 feet	C≤2500pF
						@ ≤20kb/s
						C≤1000pF
						@ ≥20kb/s
Maximum Data Rate		20kb/s	100kb/s	10Mb/s	10Mb/s	64kb/s
Driver Output Maximum Voltage		±25V	±6V	-0.25V to +6V	-7V to +12V	-3.7 to +13.2V
Driver Output Signal Level	Loaded	±5V	±3.6V	±2V	±1.5V	±3.7V
	Unloaded	±15V	±6V	±5V	±5V	±13.2V
Driver Load Impedance		$3k\Omega$ to $7k\Omega$	450Ω min.	100Ω	54Ω	$3k\Omega$ to $7k\Omega$
Maximum Driver Output Current	Power On				±100µA	
(High Impedance State)	Power Off	V _{MAX} /300	100µA	±100µA	±100µA	
Slew Rate		30V/µs max.	Controls Provided			30V/µs max.
Receiver Input Voltage Range		±15V	±12V	-7V to +7V	-7V to +12V	±15V
Receiver Input Sensistivity		±3V	±200mV	±200mV	±200mV	±3V
Receiver Input Resistance		3kΩto 7kΩ	4kΩ min.	4kΩ min.	12kΩ min.	$3k\Omega$ to $7k\Omega$

Table 1. EIA Standards Definition



standards [EIA 232–D 2.1.7, Paragraph (5)]. The transition of the loaded output from V_{OL} to V_{OH} clearly meets the monotonicity requirements of the standard [EIA 232–D 2.1.7, Paragraphs (1) & (2)].

Receivers

The receivers convert RS232 input signals to inverted TTL signals. Since the input is usually from a transmission line, where long cable lengths and system interference can degrade the signal, the inputs have a typical hysteresis margin of 500mV. This ensures that the receiver is virtually immune to noisy transmission lines.

The input thresholds are 0.8V minimum and 2.4V maximum, again well within the $\pm 3V$ RS232 requirements. The receiver inputs are also protected against voltages up to $\pm 30V$. Should an input be left unconnected, a 5k Ω pulldown resistor to ground will commit the output of the receiver to a high state.

In actual system applications, it is quite possible for signals to be applied to the receiver inputs before power is applied to the receiver circuitry. This occurs for example when a PC user attempts to print only to realize the printer wasn't turned on. In this case an RS232 signal from the PC will appear on the receiver input at the printer. When the printer power is turned on, the receiver will operate normally. All series devices are fully protected. Again to facilitate use in "real-world" applications, the receiver outputs can be tri–stated by bringing the ENABLE (EN) pin high, with the driver remaining full active.

Charge Pump

The charge pump section of the **SP230A** series allows the circuit to operate from a single +5V, $\pm 10\%$ power





Figure 1. Charge Pump Voltage Doubler

supply by generating the required operating voltages internal to the devices. The charge pump consists of two sections -1) a voltage doubler and 2) a voltage inverter.

As shown in *Figure 1*, an internal oscillator triggers the charge accumulation and voltage inversion. The voltage doubler momentarily stores a charge on capacitor C_1 equal to V_{CC} , referenced to ground. During the next transition of the oscillator this charge is boot–strapped to transfer charge to capacitor C_3 . The voltage across C_3 is now from V_{CC} to V⁺.

In the inverter section (Figure 2), the voltage across C_3 is transferred to C_2 forcing a range of 0V to V⁺ across C_2 . Boot-strapping of C_2 will then transfer charge to C_4 to generate V⁻.

The values of the capacitors are somewhat non-critical and can be varied, however the performance will be affected. As C_3 and C_4 are reduced, higher levels of ripple will appear. Lower values of C_1 and C_2 will increase the



Charge Pump Output Loading versus VCC; a) V⁺; b) V⁻



SD	EN	Power Up/Down	Receiver Outputs
0	0	Up	Enable
0	1	Up	Tri-state
1	0	Down	Enable
1	1	Down	Tri-state

Table 2. Wake-Up Truth Table

output impedance of V⁺ and V⁻, which will degrade V_{OH} and V_{OL}. Capacitor values can be as low as 1.0 μ F.

Shutdown (SD)

The SP230A, SP235A/B, SP236A/B, SP240A/B and SP241A/B all feature a control input which will disable the part and reduce V_{CC} current typically to less than 5µA, which is especially useful to designers of battery-powered systems. In the "power-off" mode the receiver and transmitter will both be tri-stated. V⁺ will discharge to V_{CC} , and V⁻ will discharge to ground.

For complete shutdown to occur and the $10\mu A$ current drain to be realized, the following conditions must be met:

- +5.00V must be applied to the SD pin;
- ENABLE must either 0V, +5.0V or not connected;
- the transmitter inputs must be either +5.0V or not connected; and
- V_{CC} must be +5V
- Receiver inputs must be >0V and <+5V

Please note that for proper operation, the SD input pin must never be left floating.




Figure 2. Charge Pump Voltage Inverter

ENABLE Input (EN)

The SP235A/B, SP236A/B, SP239A, SP240A/ B, and SP241A/B all feature an enable input (\overline{EN}) , which allows the receiver outputs to be either tri–stated or enabled. The enable input is active low; 0V applied to \overline{EN} will enable the receiver outputs. This can be especially useful when the receiver is tied directly to a microprocessor data bus.

Protection From Shorts to >±15V

The driver outputs are protected against shorts to ground, other driver outputs, and V⁺ or V⁻. For protection against voltages exceeding ± 15 V, two back-to-back zener diodes connected to clamp the outputs to an acceptable voltage level are recommended. (Refer to *Figure 3.*)

Improved Drive Capability for Mouse Applications

Each of the devices in this data sheet have improved drive capability for non-standard applications. Although the EIA RS232D standards specify the maximum loading to be $3k\Omega$ and 2500pF, the SP230A, SP234A, SP235A/B, SP236A/B, SP237A, SP238A, SP239, SP240A/ **B**, and **SP241A/B** can typically drive loads as low as $1k\Omega$ and still maintain $\pm 5V$ outputs. This feature is especially useful when the serial port is intended to be used for a "self-powered" mouse. In this case the voltage necessary to operate the circuits in the mouse can be derived from the RS232 driver output as long as the loading is $\geq 1 k \Omega$ (refer to *Figure 4*). For applications which even exceed this requirement, drivers can be connected in parallel, increasing the drive capability to 750Ω , while maintaining the ± 5 V V_{OH} and V_{OL} levels (refer to *Figure 5*).




Figure 3. High Voltage Short Circuit Protection






Figure 4. Mouse Application Drive Capability

Wake-Up Feature

The **SP235B**, **SP236B**, **SP240B** and **SP241B** have a wake-up feature that keeps all receivers in an enabled state when the device is in the shutdown mode. *Table 2* defines the truth table for the wake-up function. Timing for the wake-up function is shown in *Figure 6*.




Figure 5. Parallel Drivers

If the **SP235B**, **SP236B**, **SP240B** and **SP241B** are powered up in the shutdown state (SD driven high during V_{CC} power up), the part must remain in a powered on state for a minimum of 3ms before the wake-up function can be used. After the 3ms wait time, there is a 2ms delay time before data is valid for both enable and disable




Figure 6. Wake–Up and Shutdown Timing



of the charge pump. If the **SP2XXB** is powered up with SD low, then only the 2ms delay time will apply (refer to *Figure 6*). Under normal operation, both the wait time and delay time should be transparent to the user.

With only the receivers activated, the device typically draws less than $5\mu A$ ($10\mu A$ max) supply current. In the case of a modem interfaced to a computer in power-down mode, the RI (ring indicator) signal from the modem would be used to "wake up" the computer, allowing it to accept the data transmission.

After the ring indicator signal has propagated through the **SP2XXB** receiver, it can be used to trigger the power management circuitry of the computer to power up the microprocessor and bring the SD pin to the **SP2XXB** low, taking it out of shutdown. The receiver propagation delay is typically 1 μ s. The enable time for V+ and V- is typically 2ms. After V+ and V- have settled to their final values, a signal can be sent back to the modem on the DTR (Data Terminal Ready) pin signifying that the computer is ready to accept and transmit data.

All receivers that are active during shutdown maintain 500m V (typ.) of hystersis.

Varying Capacitor Values

As stated earlier, the capacitor values are somewhat non-critical. Since they are an actual component of the charge pump circuitry, their value will affect its performance, which in turn affects the V_{OH} and V_{OL} levels. There is no upper limit for the value of any of the four capacitors; lower values will impact performance. C_1 and C_2 are responsible for the charge accumulation and can be reduced to 1µF; this will increase the output impedance of V⁺ and V⁻. Reducing these capacitor values will limit the ability of the **SP2XXA/B** to maintain the dc voltages needed to generate the RS232 output levels. Capacitors C_3 and C_4 can also be reduced to 1µF; doing so will increase the ripple on V⁺ and V⁻.

Typically each driver will require 1μ F of capacitance as a minimum to operate within all specified parameters; if five drivers are active in the circuit, then C₃ and C₄ should be 5 μ F. In order to operate at these minimum values, the supply voltage must be maintained at $+5.0V \pm 5\%$. Also, the ambient operating temperature must be less than 60°C.

The capacitor values must be chosen to suit the particular application. The designer must balance board space, cost and performance to maximize the design. The capacitors can be polarized or non-polarized, axial-leaded or surface-mount. As the size and value decrease, so does the cost; however, the value should be chosen to accommodate worst-case load conditions.


INTERFACE EXAMPLE — A MODEM ON THE IBM PC SERIAL PORT

The RS232 standard defines 22 serial interface signals. These signals consist of ground lines, timing, data, control and test signals, plus a set of signals rarely used for a second data channel. Many of these signal lines are not used in typical RS232 applications; in fact, the IBM[®] PC serial port is implemented using only nine pins.

For example, consider the case of a PC using this nine pin port to communicate with a peripheral device such as a modem. We see the following activity on each of the RS232 lines as the computer and modem are activated and communicate with each other as well as the remote modem at the other end of the phone line.

Signal Ground (GND)

The Signal Ground pin acts as a reference for all the other signals. This pin is simply maintained at a OV level to serve as a level to which all other signals are referenced. Both the PC and the modem will have this line connected to their respective internal ground lines.



IBM Modem Port Interconnections



Data Terminal Ready (DTR)

This is the pin the computer uses to tell peripheral devices that it is on-line and ready to communicate.

Data Set Ready (DSR)

Peripheral devices use this line to tell the computer that they are on-line and ready to communicate. When the modem is turned on and has completed its self-test routine (assuming it does one), it will send a signal to the PC by asserting this line.

Request To Send (RTS)

The computer activates this line to notify the peripheral device that it is ready to send data. In this example, the computer notifies the modem that it is ready to send data to be transmitted by the modem.

Clear To Send (CTS)

This is the line on which the peripheral device tells the computer that it is ready to receive data from the computer. If the modem was not ready, i.e. it was performing a loop-back self-test, for example, it would not assert this line. Once the modem was ready to receive data from the PC, it would assert this line. When it receives the **CTS** signal from the modem, the PC knows that a data transmission path has been established between itself and the modem.

Transmitted Data (TD or TX)

This is the pin on which the computer sends the actual data signal to be transmitted, i.e. a positive voltage (+3V to +15V) to represent a logic "0", and a negative voltage (-3V to -15V) to represent a logic "1". The PC would send the data on this line to be transmitted by the modem.

Ring Indicator (RI)

This line is used by the peripheral device to tell the computer that a remote device wants to start communicating. The modem would activate the **RI** line to tell the computer that the remote modem was calling, i.e. the phone is ringing.

Data Carrier Detect (DCD)

This line is used by the modem to tell the computer that it has completed a transmission

path with the remote modem, and to expect to start receiving data at any time.

Received Data (RD or RX)

This is the pin on which the modem sends the computer the incoming data signal, i.e. a positive voltage (+3V to +15V) to represent a logic "0", and a negative voltage (-3V to -15V) to represent a logic "1".

INTERFACE EXAMPLE — A PRINTER ON THE IBM PC SERIAL PORT

The RS232 standard defines 22 serial interface signals. These signals consist of ground lines, timing, data, control and test signals, plus a set of signals rarely used for a second data channel. Many of these signal lines are not used in typical RS232 applications; in fact, the IBM[®] PC serial port is implemented using only nine pins.


For example, consider the case of a PC using this nine pin port to communicate with a peripheral device such as a printe. We see the following activity on each of the RS232 lines as the computer and printer are activated and communicate.

Signal Ground (GND)

The Signal Ground pin acts as a reference for all the other signals. This pin is simply maintained at a 0V level to serve as a level to which all other signals are referenced. Both the PC and the printer will have this line connected to their respective internal ground lines.

Data Terminal Ready (DTR)

This is the pin the computer uses to tell peripheral devices that it is on-line and ready to communi-



IBM Printer Port Interconnections



cate. Once the comuter is powered-up and ready, it will send out a signal on the **DTR** to inform the printer that it is powered-up and ready to go. The printer really doesn't care, since it will simply print data as it is received. Accordingly, this pin is not needed at the printer.

Data Set Ready (DSR)

Peripheral devices use this line to tell the computer that they are on-line and ready to communicate. When the printer is turned on and has completed its self-test routine (assuming it does one), it will send a signal to the PC by asserting this line.

Request To Send (RTS)

The computer activates this line to notify the peripheral device that it is ready to send data. In this example, the computer notifies the printer that it is ready to send data to be printed by the printer.

Clear To Send (CTS)

This is the line on which the peripheral device tells the computer that it is ready to receive data from the computer. If the printer was not ready, i.e. it was out of paper, for example, it would not assert this line. Once the printer was ready to receive data from the PC, it would assert this line. When it receives the **CTS** signal from the printer, the PC knows that a data transmission path has been established between itself and the printer.

Transmitted Data (TD or TX)

This is the pin on which the computer sends the actual data signal representing the actual information to be printed, i.e. a positive voltage (+3V to +15V) to represent a logic "0", and a negative voltage (-3V to -15V) to represent a logic "1".

Ring Indicator (RI)

This line is used by the peripheral device to tell the computer that a remote device wants to start communicating. A modem would activate the **RI** line to tell the computer that a remote modem was calling, i.e. the phone is ringing. In the case of a printer, this line is unused.

Data Carrier Detect (DCD)


This line is used by a peripheral device to tell the computer to expect to start receiving data at any time. Since the printer would not be sending data to the PC in this case this line is not needed.

Received Data (RD or RX)


This is the pin on which the computer receives the incoming data signal, i.e. a positive voltage (+3V to +15V) to represent a logic "0", and a negative voltage (-3V to -15V) to represent a logic "1". Again, in this instance, since the printer will not be sending the PC any data, this line is not needed.




TYPICAL CIRCUITS





TYPICAL CIRCUITS














TYPICAL CIRCUITS




R_SIN

-^/// 5KQ _

GND

± 241A

10



Sippex SIGNAL PROCESSING EXCELLENCE

R₅OUT-

ĒN

ORDERING INFORMATION

	ORDERING INFORMATION	1
	Temperature Range	
	0°C to +70°C	
SP230ACT		
SP230ACX		Dice
SP230AEP	-40°C to +85°C	
SP230AET		
SP234ACP		
	0°C to +70°C	
	0°C to +70°C	
	-40°C to +85°C	
	-40°C to +85°C	
SP235ACP	0°C to +70°C	24-pin Plastic Double-width DIE
	0°C to +70°C	
	-40°C to +85°C	
603264.06		24 nin Blootin DI
	0°C to +70°C	
	-40°C to +85°C	
	0°C to +70°C	
	0°C to +70°C	
SP236BET		
	0°C to +70°C	
SP237ACT	0°C to +70°C	24-pin SOIC
SP237ACX	0°C to +70°C	Dice
SP237AES	40°C to +85°C	24-pin Plastic DIF
SP237AET	40°C to +85°C	
SP238ACS	0°C to +70°C	
		24-pin Plastic DIF
SP238ACT		
SP238ACT SP238ACX	0°C to +70°C 0°C to +70°C 0°C to +70°C	
SP238ACT SP238ACX SP238AES	0°C to +70°C 0°C to +70°C	24-pin Plastic DIF 24-pin SOIC Dica 24-pin Plastic DIF
SP238ACT SP238ACX SP238AES SP238AET	0°C to +70°C 0°C to +70°C 0°C to +70°C 0°C to +70°C -40°C to +85°C -40°C to +85°C	24-pin Plastic DIF 24-pin SOIC Die 24-pin Plastic DIF 24-pin Plastic DIF 24-pin SOIC
SP238ACT SP238ACX SP238ACS SP238AES SP238AET SP239ACS	0°C to +70°C 0°C to +70°C 0°C to +70°C -40°C to +85°C -40°C to +85°C 0°C to +70°C	24-pin Plastic DIF 24-pin SOIC Dice 24-pin Plastic DIF 24-pin Plastic DIF 24-pin SOIC
SP238ACT SP238ACX SP238AES SP238AET SP239ACS SP239ACS SP239ACT	0°C to +70°C 0°C to +70°C 0°C to +70°C -40°C to +85°C -40°C to +85°C 0°C to +70°C 0°C to +70°C	24-pin Plastic DIF 24-pin SOIC Dice 24-pin Plastic DIF 24-pin Plastic DIF 24-pin SOIC 24-pin Plastic DIF 24-pin SOIC
SP238ACT SP238ACX SP238AES SP238AES SP238AET SP239ACS SP239ACT SP239ACT SP239ACX	0°C to +70°C 0°C to +70°C 0°C to +70°C -40°C to +85°C -40°C to +85°C 0°C to +70°C 0°C to +70°C 0°C to +70°C 0°C to +70°C	24-pin Plastic DIF 24-pin SOIC Dice 24-pin Plastic DIF 24-pin Plastic DIF 24-pin Plastic DIF 24-pin SOIC 24-pin SOIC
SP238ACT SP238ACX SP238AES SP238AET SP239ACS SP239ACT SP239ACT SP239ACX SP239AES	0°C to +70°C 0°C to +70°C 0°C to +70°C -40°C to +85°C -40°C to +85°C 0°C to +70°C 0°C to +70°C	24-pin Plastic DIF 24-pin SOIC Dice 24-pin Plastic DIF 24-pin Plastic DIF 24-pin SOIC 24-pin Plastic DIF 24-pin SOIC 24-pin SOIC Dice 24-pin Plastic DIF
SP238ACT SP238ACX SP238AES SP238AES SP239ACS SP239ACT SP239ACX SP239AES SP239AES SP239AET	0°C to +70°C 0°C to +70°C 0°C to +70°C -40°C to +85°C -40°C to +85°C 0°C to +70°C 0°C to +70°C 0°C to +70°C -40°C to +85°C -40°C to +85°C	24-pin Plastic DIF 24-pin SOIC 24-pin Plastic DIF 24-pin Plastic DIF 24-pin Plastic DIF 24-pin Plastic DIF 24-pin SOIC Dice 24-pin Plastic DIF 24-pin SOIC
SP238ACT SP238ACX SP238AES SP238AET SP239ACS SP239ACT SP239ACX SP239AES SP239AET SP240ACF	0°C to +70°C 0°C to +70°C 0°C to +70°C -40°C to +85°C -40°C to +85°C 0°C to +70°C 0°C to +70°C 0°C to +70°C 0°C to +70°C -40°C to +85°C	24-pin Plastic DIF 24-pin SOIC Dice 24-pin Plastic DIF 24-pin Plastic DIF 24-pin SOIC 24-pin Plastic DIF 24-pin SOIC 0ice 24-pin Plastic DIF 24-pin SOIC 24-pin SOIC
SP238ACT SP238ACX SP238AES SP238AET SP239ACS SP239ACS SP239ACT SP239ACX SP239ACX SP239ACX SP239AES SP239AET SP240ACF SP240BCF	0°C to +70°C 0°C to +70°C 0°C to +70°C -40°C to +85°C -40°C to +85°C 0°C to +70°C 0°C to +70°C 0°C to +70°C 0°C to +70°C -40°C to +85°C -40°C to +85°C 0°C to +70°C 0°C to +70°C 0°C to +70°C 0°C to +70°C	24-pin Plastic DIP 24-pin SOIC Dice 24-pin Plastic DIP 24-pin Plastic DIP 24-pin Plastic DIP 24-pin Plastic DIP 24-pin Plastic DIP 24-pin Plastic DIP 24-pin SOIC 24-pin Plastic DIP 24-pin Quad Flatpack 44-pin Quad Flatpack
SP238ACT SP238ACX SP238ACS SP238ACS SP239ACT SP239ACT SP239ACX SP239ACX SP239AES SP239AET SP240ACF SP240BCF SP241ACT	$\begin{array}{c} 0^{\circ}\text{C to } +70^{\circ}\text{C} \\ 0^{\circ}\text{C to } +70^{\circ}\text{C} \\ 0^{\circ}\text{C to } +70^{\circ}\text{C} \\ -40^{\circ}\text{C to } +85^{\circ}\text{C} \\ -40^{\circ}\text{C to } +85^{\circ}\text{C} \\ 0^{\circ}\text{C to } +70^{\circ}\text{C} \\ -40^{\circ}\text{C to } +85^{\circ}\text{C} \\ -40^{\circ}\text{C to } +85^{\circ}\text{C} \\ 0^{\circ}\text{C to } +85^{\circ}\text{C} \\ 0^{\circ}\text{C to } +70^{\circ}\text{C} \\ \end{array}$	24-pin Plastic DIP 24-pin SOIC Dice 24-pin Plastic DIP 24-pin Plastic DIP 24-pin Plastic DIP 24-pin Plastic DIP 24-pin SOIC 24-pin Plastic DIP 24-pin SOIC 44-pin Quad Flatpack 44-pin Quad Flatpack 28-pin SOIC
SP238ACT SP238ACX SP238AES SP238AES SP239ACS SP239ACT SP239ACT SP239ACX SP239AES SP239AES SP239AET SP240ACF SP240BCF SP241ACT SP241AET	0°C to +70°C 0°C to +70°C 0°C to +70°C -40°C to +85°C -40°C to +85°C 0°C to +70°C 0°C to +70°C 0°C to +70°C 0°C to +70°C -40°C to +85°C -40°C to +85°C 0°C to +70°C 0°C to +70°C 0°C to +70°C 0°C to +70°C	24-pin Plastic DIP 24-pin SOIC Dice 24-pin Plastic DIP 24-pin Plastic DIP 24-pin SOIC 24-pin SOIC 24-pin SOIC 24-pin SOIC 24-pin Plastic DIP 24-pin SOIC 24-pin Quad Flatpack 44-pin Quad Flatpack 28-pin SOIC 28-pin SOIC

Some -CT and -ET packages available Tape-on-Reel; please consult the factory.






SP231A/232A/233A/310A/312A


Enhanced RS232 Line Drivers/Receivers

- Operates from Single 5V Power Supply
- Meets All RS232D and V.28 Specifications
- Multiple Drivers and Receivers
- Small Charge Pump Capacitors 0.1µF
- Operates with 0.1µF and 100µF Capacitors
- High Data Rate 120Kbps Under Load
- High Output Slew Rate 10V/µs Under Load
- Low Power Shutdown ≤1µA
- 3-State TTL/CMOS Receiver Outputs
- ±30V Receiver Input Levels
- Low Power CMOS 15mA Operation

DESCRIPTION...



The **Sipex SP231A**, **SP232A** and **SP233A** are enhanced versions of the **Sipex SP231**, **SP232** and **SP233** RS232 line drivers/receivers. They are pin-for-pin replacements for these earlier versions and will operate in their sockets. Performance enhancements include 10V/µs slew rate, 120K bits per second guaranteed transmission rate, and increased drive current for longer and more flexible cable configurations. Ease of use enhancements include smaller, 0.1μ F charge pump capacitors, enhanced ESD protection, low power dissipation and overall ruggedized construction for commercial environments. The Series is available in plastic and ceramic DIP and SOIC packages operating over the commercial, industrial and military temperature ranges.





ABSOLUTE MAXIMUM RATINGS

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

v	+6V
V ⁺	
V	
Input Voltages	
т	-0.3 to (Vcc +0.3V)
R	
N	2001

Output Voltages	
Т _{олт}	(V+, +0.3V) to (V-, -0.3V)
R _{out}	-0.3V to (Vcc +0.3V)
Short Circuit Duration	
Т _{оит}	Continuous
Power Dissipation	
CERDIP	675mW
(derate 9.5mW/°C above +70°C)	
Plastic DIP	
(derate 7mW/°C above +70°C)	
Small Outline	
(derate 7mW/°C above +70°C)	


SPECIFICATIONS

 $V_{\rm CC}{=}+5V{\pm}10\%; V{+}{=}+8.5V \text{ to }{+}13.2V \text{ (SP231A only) } 0.1\mu\text{F charge pump capacitors; } T_{\rm MIN} \text{ to } T_{\rm MAX} \text{ unless otherwise noted.}$


PARAMETERS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TTL INPUT					
Logic Threshold					
Low			0.8	Volts	T _{IN} ; EN, SD
High	2.0			Volts	T _{iN} ; EN, SD
Logic Pullup Current		15	200	μA	T [™] _I ; EN, SD T [™] _I = 0V C ^I _L = 2500pF, R _I = 3KΩ
Data Rate			120	Kbps	$C_{L} = 2500 \text{ pr}, \text{ R}_{L} = 3K\Omega$
TTL OUTPUT					
TTL/CMOS Output				Malta.	
Voltage, Low	0.5		0.4	Volts Volts	$I_{out} = 3.2 \text{mA}; \text{Vcc} = +5 \text{V}$
Voltage, High Leakage Current **; T ₄ = +25	3.5	0.05	±10	νοιις μΑ	$I_{OUT}^{OUT} = -1.0 \text{mA}$
RS232 OUTPUT		0.05	±10	μΑ	$\vec{EN} = V_{cc}, 0V \le R_{out} \le V_{cc}$
				Valta	
Output Voltage Swing	±5	±9		Volts	All transmitter outputs loaded with 3KΩ to Ground
Output Resistance	300			Ohms	
Output Short Circuit Current	300	±18		mA	$V_{cc} = 0V; V_{out} = \pm 2V$ Infinite duration
RS232 INPUT					
Voltage Range	-30		+30	Volts	
Voltage Threshold	-30		+30	VOIIS	
Low	0.8	1.2		Volts	V., = 5V. T. = +25°C
High		1.7	2.4	Volts	$V_{cc} = 5V, T_A = +25^{\circ}C$ $V_{cc} = 5V, T_A = +25^{\circ}C$
Hysteresis	0.2	0.5	1.0	Volts	$V_{cc}^{cc} = 5V, T_{A}^{A} = +25^{\circ}C$
Resistance	3	5	7	KΩ	
DYNAMIC CHARACTERIST	CS				
Propagation Delay, RS232 to	TTL	1.5		μS	
Instantaneous Slew Rate			30	V/µS	$C_{1} = 10 pF, R_{1} = 3 - 7K\Omega;$
					T _A =+25°C
Transition Region Slew Rate		10		V/µs	$C_{L} = 2500 \text{pF}, R_{L} = 3 \text{K}\Omega;$
					measured from +3V to -3V
Output Enable Time **		400			or -3V to +3V
Output Disable Time **		400 250		ns ns	SP310A and SP312A only SP310A and SP312A only
POWER REQUIREMENTS		200		- 115	or o
		10	15	mA	No load $T = 125^{\circ} C \cdot V = 5V$
V _{cc} Power Supply Current		10 25	15	mA mA	No load, $T_A = +25^{\circ}C$; $V_{CC} = 5V$ All transmitters $R_1 = 3K\Omega$;
		20			$T_{\rm A} = +25^{\circ} C$
V+ Power Supply Current ***		5	10	mA	No load, $V_{+} = 12V$
Shutdown Supply Current **		1	10	μA	$V_{cc} = 5V, T_{A} = +25^{\circ}C$
			-	,	UL A
SP310A and SP312A only;	* SP23	1A only		· ·	
er er er and er er art offiy,		L	Lange - the state of the second	· · · · · · · · · · · · · · · · · · ·	



PERFORMANCE CURVES



PINOUT...





FEATURES...

The Sipex SP231A, SP232A and SP233A are enhanced versions of the Sipex SP231, SP232 and SP233 RS232 line drivers/receivers. They are pinfor-pin replacements for these earlier versions, will operate in their sockets with capacitors ranging from 0.1 to 100μ F, either polarized or non–polarized, and feature several improvements in both performance and ease of use. Performance enhancements include $10V/\mu$ s slew rate, 120K bits per second guaranteed transmission rate, and increased drive current for longer and more flexible cable configurations. Ease of useenhancements include smaller, 0.1μ F charge pump capacitors, enhanced ESD protection, low power dissipation and overall ruggedized construction for commercial environments.

The SP232A, SP233A, SP310A and SP312A include charge pump voltage converters which allow them to operate from a single +5V supply. These converters convert the +5V input power to the $\pm 10V$ needed to generate the RS232 output levels. Both meet all EIA RS232D and CCITT V.28 specifications. The SP231A has provisions for external V+ supplies. With this power supplied externally, the current drain due to charge pump operation is considerably reduced, typically to 400µA.

The **SP310A** provides identical features as the **SP232A**. The **SP310A** has a single control line which simultaneously shuts down the internal DC/DC converter and puts all transmitter and receiver outputs into a high impedance state. The **SP312A** is identical to the **SP310A** with separate tri-state and shutdown control lines.

The **SP231A** is available in 14-pin plastic DIP, CERDIP and 16-pin SOIC packages for operation over commercial, industrial and military temperature ranges. The **SP232A** is available in 16-pin plastic DIP, SOIC and CERDIP pack-




Figure 1. Charge Pump Voltage Doubler

ages, operating over the commercial, industrial and military temperature ranges. The **SP233A** is available in a 20-pin plastic DIP and 20-pin SOIC package for operation over the commercial and industrial temperature ranges. The **SP310A** and **SP312A** are available in 18-pin plastic, CERDIP and SOIC packages for operation over the commercial and industrial temperature ranges. Please consult the factory for DIP and surface-mount packaged parts supplied on tape-on-reel, as well as parts screened to MIL-M-38510.

THEORY OF OPERATION

The **SP231A**, **SP232A**, **SP233A**, **SP310A** and **SP312A** devices are made up of three basic circuit blocks — 1) a driver/transmitter, 2) a receiver and 3) a charge pump. Each block is described below.

Driver/Transmitter

The drivers are inverting transmitters, which accept TTL or CMOS inputs and output the RS232 signals with an inverted sense relative to the input logic levels. Typically the RS232 output voltage swing is $\pm 9V$. Even under worst case loading conditions of 3kohms and 2500pF, the output is guaranteed to be $\pm 5V$, which is consistent with the RS232 standard specifications. The transmitter outputs are protected against infinite short-circuits to ground without degradation in reliability.

The instantaneous slew rate of the transmitter output is internally limited to a maximum of $30V/\mu s$ in order to meet the standards [EIA 232-D 2.1.7, Paragraph (5)]. However, the transition region slew rate of these enhanced products is typically $10V/\mu s$. The smooth transition of the loaded output from V_{OL} to V_{OH} clearly meets the monotonicity requirements of the standard [EIA 232-D 2.1.7, Paragraphs (1) & (2)].




Figure 2. Charge Pump Voltage Inverter



Receivers

The receivers convert RS232 input signals to inverted TTL signals. Since the input is usually from a transmission line, where long cable lengths and system interference can degrade the signal, the inputs have a typical hysteresis margin of 500mV. This ensures that the receiver is virtually immune to noisy transmission lines.

The input thresholds are 0.8V minimum and 2.4V maximum, again well within the $\pm 3V$ RS232 requirments. The receiver inputs are also protected against voltages up to $\pm 30V$. Should an input be left unconnected, a 5kohm pulldown resistor to ground will commit the output of the receiver to a high state.

In actual system applications, it is quite possible for signals to be applied to the receiver inputs before power is applied to the receiver circuitry. This occurs for example when a PC user attempts to print only to realize the printer wasn't turned on. In this case an RS232 signal from the PC will appear on the receiver input at the printer. When the printer power is turned on, the receiver will operate normally. All of these enhanced devices are fully protected.

Charge Pump

The charge pump section of the these devices allows the circuit to operate from a single $+5V \pm 10\%$ power supply by generating the required operating voltages internal to the devices. The charge pump consists of two sections — 1) a voltage doubler and 2) a voltage inverter.

As shown in *Figure 1*, an internal oscillator triggers the charge accumulation and voltage inversion. The voltage doubler momentarily stores a charge on capacitor C_1 equal to V_{cc} , referenced to ground. During the next transition of the oscillator this charge is boot-strapped to transfer charge to capacitor C_3 . The voltage across C_3 is now from V_{cc} to V⁺.

In the inverter section (*Figure 2*), the voltage across C_3 is transferred to C_2 forcing a range of 0V to V⁺ across C_2 . Boot-strapping of C_2 will then transfer charge to C_4 to genrate V⁻.

One of the significant enhancements over previous products of this type is that the values of the capacitors are no longer critical and have been decreased in size considerably to 0.1μ F. Because the charge pump runs at a much higher frequency, the 0.1μ F capacitors are sufficient to transfer and sustain charges to the two transmitters.

APPLICATION HINTS Protection From Shorts to ±15V

The driver outputs are protected against shorts to ground, other driver outputs, and V^+ or V^- . If the possibility exists that the outputs could be inadvertently connected to voltages higher than ±15V, then it is recommended that external protection be provided. For protection against voltages exceeding ±15V, two back-to-back zener diodes connected from each output to ground will clamp the outputs to an acceptable voltage level.




Figure 3. Typical Circuits using the SP231A and 232A.






Figure 4. Typical Circuits using the SP233ACP and SP233ACT

Shutdown (SD) and Enable (EN) — SP310A/SP312A Only

Both the **SP310A** and **SP312A** have a shut-down/ standby mode to conserve power in battery-powered systems. To activate the shutdown mode, which stops the operation of the charge pump, a logic "0" is applied to the appropriate control line. For the **SP310A**, this control line is ON/OFF (pin 18). Activating the shutdown mode also puts the **SP310A** transmitter and receiver outputs in a high impedance condition (tri-stated). The shutdown mode is controlled on the **SP312A** by a logic "0" on the SHUTDOWN control line (pin 18); this also puts the transmitter outputs in a tri–state mode. The receiver outputs can be tri–stated separately during normal operation or shutdown by a logic "1" on the ENABLE line (pin 1).

Wake–Up Feature (SP312A Only)

The **SP312A** has a wake–up feature that keeps all the receivers in an enabled state when the device is in the shutdown mode. *Table 1* defines the truth table for the wake–up function.

With only the receivers activated, the **SP312A** typically draws less than 5μ A supply current (10μ A maximum). In the case of a modem interfaced to a computer in power down mode, the Ring Indicator (RI) signal from the modem would be used to "wake up" the computer, allowing it to accept data transmission.

After the ring indicator signal has propagated through the **SP312A** receiver, it can be used to

trigger the power management circuitry of the computer to power up the microprocessor, and bring the SD pin of the **SP312A** to a logic high, taking it out of the shutdown mode. The receiver propagation delay is typically 1 μ s. The enable time for V⁺ and V⁻ is typically 2ms. After V⁺ and V⁻ have settled to their final values, a signal can be sent back to the modem on the data terminal ready (DTR) pin signifing that the computer is ready to accept and transmit data.

Pin Strapping — SP233ACT Only

The **SP233A** packaged in the 20-pin SOIC package (**SP233ACT**) has a slightly different pinout than the **SP233A** in other package configurations. To operate properly, the following pairs of pins must be externally wired together:

> the two V– pins (pins 10 and 17) the two C₂+ pins (pins 12 and 15) the two C₂– pins (pins 11 and 16)

All other connections, features, functions and performance are identical to the **SP233A** as specified elsewhere in this data sheet.

SD	EN	Power Up/Down	Receiver Outputs
1	0	Down	Enable
1	1	Down	Tri-state
0	0	Up	Enable
0	1	Up	Tri-state

Table 1. Wake-up Function Truth Table.






Figure 5. Typical Circuits using the SP310A and SP312A

ħ

ORDERING INFORMATION					
Model	Temperature Range	Packag			
SP231ACP		14-pin Plastic D			
SP231ACT	0°C to +70°C				
SP231ACX	0°C to +70°C				
SP231AEP	-40°C to +85°C	14-pin Plastic Dl			
SP231AET	-40°C to +85°C				
SP232ACN		16–pin N–SOI			
SP232ACP	0°C to +70°C	16-pin Plastic DI			
SP232ACT	0°C to +70°C				
SP232ACX	0°C to +70°C	Dia			
SP232AEP	-40°C to +85°C	16-pin Plastic D			
SP232AET					
SP233ACP	0°C to +70°C	20pin Plastic D			
SP233ACT	0°C to +70°C				
SP233AEP	40°C to +85°C	20-pin Plastic D			
SP233AET	-40°C to +85°C				
SP310ACT	0°C to +70°C				
SP310ACX	0°C to +70°C	Dic			
SP310AEP	40°C to +85°C	18-pin Plastic DI			
SP310AET					
SP312ACP		18-pin Plastic D			
SP312ACT	0°C to +70°C				
SP312ACX	0°C to +70°C	Die			
P312AEP	–40°C to +85°C	18-pin Plastic D			
SP312AET	-40°C to +85°C				

CT and ET packages available Tape-on-Reel. Please consult the factory for pricing and availability for this option, and for parts screened to MIL-STD-883.



THIS PAGE LEFT INTENTIONALLY BLANK




SP241C




Enhanced +5V Powered Multi–Channel RS232 Drivers/Receivers

- Operate From Single +5V Power Supply
- Meets all RS232D and V.28 Specifications
- 3 Drivers and 5 Receivers
- High Data Rate: 120 Kbits/sec @ 2,500 pF Load
- Small Charge Pump Capacitors; 0.1µF
- ±30V Receiver Input Levels
- 3-State TTL/CMOS Receiver Outputs with Wake-up Feature
- Power Management Circuit to Optimize Power Consumption/Performance
- Low Power CMOS: 4 mA Operation
- Low Power Shutdown Current: <1µA



DESCRIPTION...

The Sipex SP241C is an enhanced version of Sipex SP241 line drivers/receivers which operate at +5V. The SP241C is pin-compatible with the older SP241 except that operation has been optimized by incorporating only three (3) drivers. Performance enhancements include 120 Kbits/ sec guaranteed transmission rate, $10V/\mu$ S slew rate, and long cable drive capability. The SP241C includes charge pump voltage converters which allow it to operate from a single +5V power supply, with charge pump and decoupling capacitors of 0.1μ F minimum.





ABSOLUTE MAXIMUM RATINGS

This is a stress rating only and functional operation of the device at these or any other above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

V	
V _{cc} V+	(Vcc-0.3V) to +13.2V
V	
Input Voltages	
T _{IN}	
R ^{IN}	+30V
Output Voltages	
Τ	(V+. +0.3V) to (V0.3V)
Т _{оит} R _{оит}	-0.3V to (Vcc +0.3V)
Short Circuit Duration	
	Continuous
Power Dissipation	
Power Dissipation CERDIP	675mW
(derate 0.5m/M/°C above 170°C)	
Plastic Dip	375mW
(derate 7mW/°C above +70°C)	
Small Outline	375mW
(derate 7mW/°C above +70°C)	

SPECIFICATIONS

 V_{cc} = 5V ± 10%, 0.1µF charge pump capacitors; $T_{\rm MIN}$ to $T_{\rm MAX}$ unless otherwise noted.

PARAMETERS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TTL INPUT					
Logic Threshold				· · · ·	
Low			0.8	Volts	T _{IN} ; EN, SD
High	2.0			Volts	T _{IN} ; EN, SD
Logic Pullup Current	•	15	200	μΑ	$T_{IN} = 0V$
Data Rate			120	Kbits/sec	C_{L}^{III} = 2500pF, R_{L} = 3K Ω ,
TTL OUTPUT				and the second	
TTL CMOS Output Voltage					
Low			0.4	Volts	$I_{OUT} = 3.2 \text{mA}; V_{CC} = +5 \text{V}$
High	3.5			Volts	$I_{OUT} = -1.0 \text{mA}$
Leakage Current		0.05	±10	μΑ	ĔŇĖV _{CC} , 0V≤R _{OUT} ≤V _{CC} ;
					T _A =+25°C
RS232 OUTPUT					
Output Voltage Swing	±5	±7		Volts	All transmitter outputs loaded with 3KΩ to Ground
Output Resistance	300			Ohms	$V_{CC} = 0V; V_{OUT} = \pm 2V$
Output Short Circuit Current		±25		mA	Infinite duration
RS232 INPUT					
Voltage Range	-30		+30	Volts	
Voltage Threshold					
Low	0.8	1.2		Volts	$V_{CC} = 5V, T_A = +25^{\circ}C$ $V_{CC} = 5V, T_A = +25^{\circ}C$
High		1.7	2.4	Volts	$V_{CC}^{00} = 5V, T_{A}^{0} = +25^{\circ}C$
Hysteresis	0.2	0.5	1.0	Volts	Vcc = 5V
Resistance	3	5	7	KΩ	T _A = +25°C
DYNAMIC CHARACTERISTICS	5				
Propagation Delay		1.5		μs	RS232 to TTL
Instantaneous Slew Rate			30	V/µs	$C_{L} = 10 pF, R_{L} = 3-7 K\Omega;$
				· · · ·	$T_A = +25^{\circ}C$
Transition Region Slew Rate		10		V/µs	$C_L = 2500 pF, R_L = 3K\Omega;$
					measured from +3V to -3V or -3V to
					+3V
Output Enable Time		400 [.]		ns	
Output Disable Time		250		ns	




SPECIFICATIONS

V.	=5V + 10%, 0.10	E charge pumr	capacitors.	T to T	, unless otherwise noted.
• C	$-0.1 \pm 10.00, 0.1 \mu$	i onargo panip	oupuonoro, i	MIN MAY	annood ounor motou.

PARAMETERS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
POWER REQUIREMENTS					
Vcc Power Supply Current		4	10	mA	No load, $T_A = +25^{\circ}C$; $V_{CC} = +5V$
		20		mA	All transmitters R _L =3KΩ;
Shutdown Supply Current		. 1	10	μA	T _A =+25°C T _A = +25°C
ENVIRONMENTAL AND ME	CHANICA	\L			
Operating Temperature Range					
Commercial;C	0		+70	°C	
Industrial; –_E	-40		+85	°C	
Storage Temperature Range	-55		+125	°C	
Package					
–T	2	8-pin SOI	c		
–A	2	8pin SSC)P		

SP241C PINOUT



EIA RS232 STANDARDS

The Electronic Industry Association (EIA) developed several standards of data transmission which are revised and updated in order to meet the requirements of the industry. In data processing, there are two basic means of communicating between systems and components. The RS232 standard defines a single-ended communication method, while the RS422 standard defines a differential method. The RS232 standard was first introduced in 1962, and since that time has become an industry standard. RS232 is a relatively slow data exchange protocol, with a maximum baud rate of only 20kbaud, which can be transmitted over a maximum copper wire cable length of 50 feet. The **SP241C** has been designed to meet both the EIA protocol standards and the needs of the industry.

THEORY OF OPERATION

The **SP241C** is made up of three basic circuit blocks — 1) adriver/transmitter, 2) a receiver and 3) a charge pump. All three circuit blocks have been designed with enhanced performance of earlier designs.

Driver/Transmitter

The drivers are inverting transmitters, which accept TTL or CMOS inputs and output the RS232 signals with an inverted sense relative to the input logic levels. Typically the RS232 output voltage swing is \pm 9V. Even under worst case loading conditions of 3kohms and 2500pF, the output is guaranteed to be \pm 5V, which is consistent with the RS232 standard specificaitons. The transmitter outputs are protected against infinite short-circuits to ground without degradation in reliability.

The drivers of the **SP241C** can be tri-stated by using the SHUTDOWN function. In the "power-off" state, the output impedance will remain greater than 300 ohms, again satisfying the RS232 specifications.



Should the input of the driver be left open, an internal 400kohm pull-up resistor to Vcc forces the input high, thus committing the output to a low state.

The slew rate of the transmitter output is internally limited to a maximum of 30V/ μ s in order to meet the standards [EIA 232-D 2.1.7, Paragraph (5)]. The smooth transition of the loaded output from V_{oL} to V_{OH} clearly meets the monotonicity requirements of the standard [EIA 232-D 2.1.7, Paragraphs (1) & (2)].

Enhanced Driver Performance

Enhancements to the standard requirements of the RS232 drivers include high data rate, and high current drive. Because the drivers can typically achieve a 10V/ μ S slew rate, the data rate is guaranteed to 120 Kbits/ sec even under full load conditions of 3K Ω and 2500pF. For applications that exceed the EIA RS232 standards for loading, the SP241C can maintain ±5V swings at loads as low as 750 Ω , see *Figure 1*.

Receivers

The receivers convert RS232 input signals to inverted TTL signals. Since the input is usually from a transmission line, where long cable lengths and system interference can degrade the signal, the inputs have a typical hysteresis margin of 500mV. This ensures that the receiver is virtually immune to noisy transmission lines.




Figure 1. Enhanced Driver Performance

The input thresholds are 0.8V minimum and 2.4V maximum, again well within the $\pm 3V$ RS232 requirements. The receiver inputs are also protected against voltages up to $\pm 30V$. Should an input be left unconnected, a 5kohm pulldown resistor to ground will commit the output of the receiver to a high state.

In actual system applications, it is quite possible for signals to be applied to the receiver inputs before power is applied to the receiver circuitry. This occurs for example when a PC user attempts to print only to realize the printer wasn't turned on. In this case an RS232 signal from the PC will appear on the receiver input at the printer. When the printer power is turned on, the receiver will operate normally. The **SP241C** is fully protected. Again to facilitate use in "real-world" applications, the receiver outputs can be tri-stated by bringing the ENABLE (EN) pin low, with the drivers remaining full active.

Enhanced Receiver Performance

The receivers also have been designed to surpass the EIA RS232 standard data requirements. Although the standard RS232 data rate is 20Kbaud, the **SP241C** can accept data up to a guaranteed rate of 120 Kbits/ sec.

The receivers have been designed to operate with very low power. This allows all the receivers to remain active while the part is in shutdown mode, and still keep Icc<10 μ A. This feature is called "wake-up" and is explained in detail under Key Features on page 4.

Charge Pump

The charge pump section of the **SP241C** allows the circuit to operate from a single +5V $\pm 10\%$ power supply by generating the required operating voltages internal to the devices. The charge pump consists of two sections — 1) a voltage doubler and 2) a voltage inverter.

As shown in *Figure 2*, an internal oscillator triggers the charge accumulation and voltage inversion. The voltage doubler momentarily stores a charge on capacitor C_1 equal to V_{cc} , referenced to ground. During the next transition of the oscillator this charge is bootstrapped to transfer charge to capacitor C_3 . The voltage across C_3 is now from Vcc to V+.

In the inverter section *Figure 3*, the voltage across C_3 is transferred to C_2 forcing a range of 0V to V⁺ across






Figure 2. Charge Pump Voltage Doubler

 $C_2.$ Boot-strapping of C_2 will then transfer charge to C_4 to generate $V^{\scriptscriptstyle -}.$

The values of the capacitors are somewhat noncritical and can be varied, however the performance will be affected. As C_3 and C_4 are reduced, higher levels of ripple will appear. Lower values of C_1 and C_2 will increase the output impedance of V⁺ and V⁻, which will degrade V_{OH} and V_{OL} .

Enhanced Charge Pump Performance

The charge pump of the **SP241C** is an improved version of the original design. Although the basic operation is similar the capacitor requirements have been reduced to 0.1μ F for both the charging and storage capacitors, and the current drive has been greatly increased; Icc however is still a guaranteed 10mA.

The **SP241C** is final tested at all appropriate temperatures using four 0.1 μ F ceramic capacitors. This guaranteed performance with the small capacitors minimizes board space while maximizing performance. Even with the small caps the drivers can typically drive loads as low as 750 Ω . Figure 1, shows V_{OH} and V_{OL} vs load current.

KEY FEATURES Shutdown (SD)

The **SP241C** features a control input which will disable the part and reduce Vcc current typically to less





Figure 3. Charge Pump Voltage inverter



For complete shutdown to occur and the 10μ A current drain to be realized, the following conditions must be met:

- +5.00V must be applied to the SD pin;
- ENABLE must either 0V, +5.0V or not connected;
- the receiver inputs must be either 0V or +5V
- the transmitter inputs must be either +5.0V or not connected; and
- Vcc must be +5V

For proper operation, the SD input pin must not be left floating.

New Feature: Wake-up

The **SP241C** has a wake-up feature that keeps all receivers in an ENABLED state when the device is in the shutdown (power down) mode; *Table 1* defines the truth table for the wake-up function. With only the receivers activated, the device typically draws less than 5μ A, (10μ A max) supply current. In the case of a modem interfaced to a computer in power down mode, the RI (ring indicator) signal from the modem would be used to "wake-up" the computer allowing it to accept the data transmission.

After the ring indicator signal has propagated through the **SP241C** receiver, it can be used to trigger the power management ciruitry of the computer to power up the the microprocessor and bring the SD pin low, taking it out of shutdown mode. The receiver propagation time for the **SP241C** is typically 1µs. The enable time for V⁺ and V⁻ is typically 2ms. At this point a signal can be sent to the modem on the DTR (data terminal ready) pin signifying that the computer is ready to accept and transmit data.

SD	EN	Power Up/Down	Receiver Outputs
0	0	Up	Enable
0	1	Up	Tri-state
1	0	Down	Enable
_ 1	1	Down	Tri-state

Table 1. Wake–Up Function Truth Table



New Feature: Power Management

The **SP241C** has internal circuitry that constantly monitors driver loading and Icc. Under no load conditions the power management circuitry slows the charge pump oscillator, minimizing the Icc current drain to typically 4mA (10mA maximum). While under full load conditions, the charge pump operates at the full speed oscillator frequency, and I_{cc} increases to around 20mA.

ENABLE Input (EN)

The **SP241C** features an ENABLE input (EN), which allows the receiver outputs to be either tri-stated or <u>enabled</u>. The enable input is active low; 0V applied to \overline{EN} will enable the receiver outputs. This can be especially useful when the receiver is tied directly to a microprocessor data bus. The \overline{EN} function remains fully active during shutdown (see *Table 1*).

APPLICATION HINTS Over-Voltage Protection

The driver outputs are protected against shorts to ground, other driver outputs, and V^+ or V^- . If the possibility exists that the outputs could be

inadvertently connected to voltages greater than $\pm 15V$, then it is recommended that external protection be provided. Back to back Zener diodes or transient voltage surpressors can be used to clamp the driver outputs to safe levels. Receiver inputs are protected to $\pm 30V$ signal levels, and should not require external voltage clamps, unless transient situations may produce signals greater than $\pm 30V$.

Enhanced Drive Capability for Mouse Applications

The **SP241C** has been designed with improved drive capability for non-standard applications. Although the EIA RS232D standards specify the maximum loading to be $3K\Omega$ and 2500pF, the **SP241C** can typically drive loads as low as 750Ω and still maintain $\pm 5V$ outputs. This feature is especially useful when the serial port is intended to be used for a "self-powered" mouse. In this case the voltage necessary to operate the circuits in the mouse can be derived from the RS232 driver output as long as the loading is \geq 750Ω . For applications which even exceed this requirement, drivers can be paralleled, increasing the drive capability to 500Ω , again keeping the $\pm 5V V_{OH}$ and V_{OL} levels (*Figure 1*).




Figure 4. Wake-Up Timing



ORDERING INFORMATION

Model	Package
0°C to +70°C:	
SP241CCT	
SP241CCA	
-40°C to +85°C SP241CET	
SP241CEA	
CT, CA, ET and EA packages available Tape-on-Reel; please consult the facto	



THIS PAGE LEFT INTENTIONALLY BLANK




SP301/302




RS232/RS422 Line Drivers/Receivers

- RS232 and RS422 on One Chip
- Multiple Drivers and Receivers
- Software-selectable Modes
- Loopback for Self-Testing
- Short-circuit Protected
- 24-pin Single-width DIP or SOIC Package



DESCRIPTION...

The **SP301** and **SP302** are proprietary single-chip devices that contain both RS232 and RS422 protocol line drivers and receivers. Their configuration may be changed at any time by logic levels on two control lines. In any configuration, both the **SP301** and **SP302** fully meet the requirements of the EIA RS232D and RS422 data communication standards. A loopback test mode is provided. The **SP301** and **SP302** are available in 24-pin single width plastic, and 28-pin SOIC packages for commercial and industrial temperature range operation.





SPECIFICATIONS


 $(T_{\text{MIN}} \leq T_{\text{A}} \leq T_{\text{MAX}}$ and nominal supply voltages unless otherwise noted)


PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
RS232 DRIVER					
TTL Input Level					
V _{IL}	0		0.8	V	
V'⊢ High Level Output	2.0			V	
High Level Output	+5.0			V	$R_L = 3k\Omega, V_{IN} = 0.8V$
Low Level Output			-5.0	V	$R_L^L = 3k\Omega, V_{iN} = 2.0V$
Short Circuit Current		4.5	±30	mA	$V_{OUT} = 0V$
Loopback Output Voltage Slew rate		-1.5	30	V V/µs	$R_{L} = 3k\Omega$, $V_{EE} = -12.0V$; Note 1
Transition Time		3	- 30	v/μs μs	$C_L = 50pF$, $R_L = 3k\Omega$; $T_A = 25^{\circ}C$ V_{OVT} from +3V to -3V or
Transition Time		Ŭ		μο	-3V to +3V
Transmission Rate		-	200	kbps	
RS232 RECEIVER					
Input Voltage Range	-15		+15	V	Note 6
Input High Threshold	+1.75		+2.5	V	Positive-going
Input Low Threshold	+0.75		+1.35	V	Negative-going
Input Impedance	3		7	kΩ	$V_{SS} \le V_{IN} \le V_{DD}$
TTL Output Level			0.4	v	V_{-1} 4 75 V_{-1} - 1 6m A
V _{OL}	2.4		0.4	vv	$V_{CC} = +4.75V, I_{OUT} = +1.6mA$ $V_{CC} = +4.75V, I_{OUT} = -0.5mA$
V _{OH} Receiving Rate	2.7		200	kbps	• _{CC} = ++./ 5 •, i _{OUT} = 0.5/11/
RS422 DRIVER					
TTL Input Level					
V	0		0.8	V	
V _{IH}	2.0			V	
High Level Output	2.75		6.0	V	I _{он} = -20mA
Low Level Output			1.0	V	I _{oL} = +20mA
Differential Output	±2			· V	$R_{L} = 100\Omega$
			±6	V	$R_{L} = \infty$
Short Circuit Current			±100	mA	Note 2
Output Current Transition Time			±500 400	μΑ	-0.25V < V _o < 6V; power off R ₁ = 100Ω, C ₁ = 15pF; Note 3
Transmission Rate			1.000	ns Kbps	$H_{L} = 10022, O_{L} = 15pr, Note 3$
RS422 RECEIVER			1,000		
Common Mode Range			±7	v	Note 4
Differential Input			±15	v	Note 4 and 6
Differential Input Threshold	-0.2		+0.2	v	$T_{A} = 25^{\circ}C$
Input Voltage Hysteresis	30			mV	$V_{cm} = 0V; T_{a} = 25^{\circ}C$
Input Resistance	3			kΩ	-7V < V _™ < +7V
TTL Output Level					
Vol			0.4	V	$V_{cc} = +4.75V, I_{out} = +1.6mA$
	2.4		1 000	V	$V_{cc} = +4.75V, I_{our} = -0.5mA$
Receiving Rate			1,000	Kbps	<u> </u>
Short Circuit Output Current POWER REQUIREMENTS			±120	mA	V _{our} = 0V
		-	15	m^	Note 5
$V_{DD} = +12V, \pm 10\%$ $V_{CC} = +5V; \pm 10\%$		7 5	15 7	mA mA	Note 5
$V_{cc} = +3V, \pm 10\%$ $V_{FF} = -12V, \pm 10\%$		11	20	mA	Note 5
ENVIRONMENTAL					
Operating Temperature					
-CS, -CT	0	•	+70	°C	
-MR	-55		+125	°C	
Storage Temperature	-65		+150	°C	





- Notes:
- 1. In Loop-back mode
- 2. Only one output drive pin per package will be shorted at any time
- З. From 10% to 90% of steady-state
- This is an absolute maximum rating; normal operating levels are $V_{\mu} < 5V$ 4. 5.
 - Outputs unloaded; Inputs tied to GND; T, = +25°C; V, = 0V; LB=0
- Typical SP302 current drains under full load are: Hypera of 602 content data dide function and data are set of the set of th
- In Loopback mode, the external voltage input to the receiver must not exceed $\pm 10V$, otherwise 6. the loopback test may be adversely affected.

TYPICAL PERFORMANCE CURVES











V _D	_D (+12V) 1		24 V _{CC} (+5V)		V _{DD} (+12V) 1		24 V _{CC} (+5V)
	RIA ₂ 2		23 N.C.		RIA ₂ 2		23 ROA2
	RIA ₁ 3		22 ROA		RIA ₁ 3		22 ROA1
	TOA ₂ 4	<i>(</i> 0	21 N.C.		TOA ₂	(0)	21 TIA2
	TOA ₁ 5	SPS	20 TIA		TOA1 5	SP3	20 TIA1
S	SELECT A 6	1010	19 LB		SELECT A 6	302	19 LB
:	SELECT B 7	CS)	18 N.C.		SELECT B 7	CS	18 N.C.
	TOB ₁ 8	SP301CS/MF	17 TIB		TOB ₁ 8	SP302CS/MF	17 TIB1
	TOB ₂ 9		16 N.C.		TOB ₂ 9	~	16 TIB ₂
	RIB ₁ 10		15 ROB		RIB1 10		15 ROB
	RIB ₂ 11		14 N.C.		RIB ₂ 11		14 ROB ₂
	GND 12		13 V _{EE} (-12V)		GND 12		13 V _{EE} (-12V)
V _{DI}	_D (+12V) 1		28 V _{CC} (+5V)		V _{DD} (+12V) 1		28 V _{CC} (+5V)
V _{DI}							28 V _{CC} (+5V) 27 ROA2
V _{DI}	RIA ₂ 2	,	27 N.C.		V _{DD} (+12V) 1 RIA ₂ 2 RIA ₁ 3		28 V _{CC} (+5V) 27 ROA ₂ 26 ROA ₁
V _{DI}	RIA ₂ 2 RIA ₁ 3	,	27 N.C.		RIA ₂ 2		27 ROA ₂ 26 ROA ₁ 25 N.C.
V _{DI}	RIA ₂ 2	,	27 N.C.		RIA ₂ 2 RIA ₁ 3		27 ROA ₂ 26 ROA ₁ 25 N.C.
V _{DI}	RIA ₂ 2 RIA ₁ 3 N.C. 4	(0	27 N.C. 26 ROA 25 N.C.		RIA ₂ 2 RIA ₁ 3 N.C. 4		27 ROA ₂ 26 ROA ₁ 25 N.C. 24 TIA ₂ 23 TIA ₁
	$\begin{array}{c} \text{RIA}_2 \boxed{2} \\ \text{RIA}_1 \boxed{3} \\ \text{N.C.} \boxed{4} \\ \text{TOA}_2 \boxed{5} \end{array}$	SP3	27 N.C. 26 ROA 25 N.C. 24 N.C. 23 TIA 22 LB		RIA ₂ 2 RIA ₁ 3 N.C. 4 TOA ₂ 5	SP3	27 ROA ₂ 26 ROA ₁ 25 N.C. 24 TIA ₂ 23 TIA ₁ 22 LB
S	RIA ₂ 2 RIA ₁ 3 N.C. 4 TOA ₂ 5 TOA ₁ 6 SELECT A 7 SELECT B 8	SP3010	27 N.C. 26 ROA 25 N.C. 24 N.C. 23 TIA 22 LB 21 N.C.		RIA2 2 RIA1 3 N.C. 4 TOA2 5 TOA1 6 SELECT A 7 SELECT B 8	SP302C	27 ROA ₂ 26 ROA ₁ 25 N.C. 24 TIA ₂ 23 TIA ₁ 22 LB 21 N.C.
S	RIA ₂ 2 RIA ₁ 3 N.C. 4 TOA ₂ 5 TOA ₁ 6 SELECT A 7	SP301CT	27 N.C. 26 ROA 25 N.C. 23 TIA 22 LB 21 N.C. 20 TIB		RIA2 2 RIA1 3 N.C. 4 TOA2 5 TOA1 6 SELECT A 7	SP302CT	27 ROA ₂ 26 ROA ₁ 25 N.C. 24 TIA ₂ 23 TIA ₁ 22 LB
S	$\begin{array}{c c} RIA_2 & 2 \\ RIA_1 & 3 \\ N.C. & 4 \\ TOA_2 & 5 \\ TOA_1 & 6 \\ \text{SELECT A 7} \\ \text{SELECT B 8} \\ TOB_1 & 9 \\ TOB_2 & 10 \\ \end{array}$	SP301CT	27 N.C. 26 ROA 26 N.C. 24 N.C. 23 TIA 21 N.C. 21 N.C. 20 TIB 19 N.C.		RIA ₂ 2 RIA ₁ 3 N.C. 4 TOA ₂ 5 TOA ₁ 6 SELECT A 7 SELECT B 8 TOB ₁ 9 TOB ₂ 10	SP302CT	27 ROA ₂ 26 ROA1 25 ROA 24 TIA2 23 TIA1 22 LB 21 N.C. 20 TIB1 19 TIB2
S	$\begin{array}{c} \text{RiA}_2 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	SP301CT	27 N.C. 26 ROA 25 N.C. 23 TIA 23 TIA 21 N.C. 20 TIB 19 N.C. 19 N.C.		RIA ₂ (2 RIA ₁ (3) N.C. (4) TOA ₁ (6) SELECT A (7) SELECT B (8) TOB ₁ (9) TOB ₂ (10) N.C. (1)	SP302CT	27 ROA ₂ 26 ROA ₁ 28 N.C. 28 TIA ₂ 23 TIA ₁ 22 LB 21 N.C. 20 TIB ₁ 19 TIB ₂ 18 N.C.
S	$\begin{array}{c} \text{RIA}_2 & 2 \\ \text{RIA}_1 & 3 \\ \text{N.C.} & 4 \\ \text{TOA}_2 & 5 \\ \text{TOA}_1 & 6 \\ \text{SELECT A} & 7 \\ \text{SELECT B} & 8 \\ \text{TOB}_1 & 9 \\ \text{TOB}_2 & 10 \\ \text{N.C.} & 11 \\ \text{RIB}_1 & 12 \\ \end{array}$	SP301CT	27 N.C. 26 ROA 25 N.C. 23 TIA 23 TIA 21 N.C. 20 TIB 19 N.C. 18 N.C. 17 ROB		RIA ₂ 2 RIA ₁ 3 N.C. 4 TOA ₂ 5 TOA ₁ 6 SELECT A 7 SELECT B 8 TOB ₁ 9 TOB ₂ 10 N.C. 11 RIB ₁ 12	SP302CT	27 ROA ₂ 26 ROA ₁ 28 N.C. 29 TIA ₂ 29 TIA ₁ 20 TIA ₁ 20 TIB ₁ 19 TIB ₂ 18 N.C. 17 ROB ₁
S	$\begin{array}{c} \text{RiA}_2 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	SP301CT	27 N.C. 26 ROA 25 N.C. 23 TIA 23 TIA 21 N.C. 20 TIB 19 N.C. 19 N.C.		RIA ₂ (2 RIA ₁ (3) N.C. (4) TOA ₁ (6) SELECT A (7) SELECT B (8) TOB ₁ (9) TOB ₂ (10) N.C. (1)	SP302CT	27 ROA ₂ 26 ROA ₁ 28 N.C. 28 TIA ₂ 23 TIA ₁ 22 LB 21 N.C. 20 TIB ₁ 19 TIB ₂ 18 N.C.

FEATURES...

PIN ASSIGNMENTS

The **SP301** and **SP302** are proprietary singlechip devices that contain both RS232 and RS422 protocol line drivers and receivers. They differ only in the total number of line drivers and receivers of each protocol that may be active at any given time. Their configuration may be changed at any time by logic levels on two control lines. In any configuration, both the **SP301** and **SP302** fully meet the requirements of the EIA RS232D and RS422 data communication standards.

The RS232 line driver circuits convert TTL logic level inputs into inverted RS232 output signals. The RS422 line drivers convert TTL logic levels into RS422 differential output signals. The RS422 line driver outputs feature high source and sink current capability. All line drivers are internally protected against short circuits on their outputs.

The RS232 receivers convert the EIA RS232 input signals to inverted TTL output logic lev-

els. The RS422 receivers convert the EIA RS422 differential input signals into non-inverted TTL output logic levels. Receiver input filtering provides excellent high frequency noise immunity. Input pulses with widths less than 1µs are completely ignored. The RS232 receivers have the additional feature of voltage hysteresis, which helps eliminate spurious output transitions that might result from low amplitude noise voltages during slower-speed signal transitions.

A loopback test mode is provided that puts the driver outputs to a high impedance tri-state level, and routes the driver outputs to their associated receiver inputs. In this configuration, the signal path is non-inverting from the TTL driver input to the receiver TTL output. This operating mode allows the controlling system to perform diagnostic self-test of the RS232/RS422 driver/receiver circuitry at speeds up to 3,000 bits per second.

The **SP301** and **SP302** are available in 24-pin single–width (0.300") plastic DIP and 28-pin






Figure 1. Isolating SP301/302 From Ground; a) Single SP301/302; b) Multiple SP301/302

SOIC packages for operation over the commercial temperature range.

USING THE SP301/302 POWER SUPPLIES

The **SP301/SP302** require $\pm 12V$ and $\pm 5V$ for full RS232 and RS422 operation. The $\pm 12V$ supplies set up the RS232 $\pm 9V$ voltage swings, and the $\pm 5V$ is used for the interal logic that formats the communications mode and controls the loopback function. The supply voltages can be decreased to as low as $\pm 7V$ for V_{DD} and V_{EE}, and 4.0V for V_{CC}. Under these supply conditions, derated performance can be expected.

POWER SUPPLY SEQUENCING

There are two requirements for power supply sequencing for the **SP301/302**. The first is that V_{DD} is always greater than V_{CC} . The second is that when the part is powered up, V_{DD} must be applied 20ms before V_{CC} .

GENERAL USAGE RS232 Operation

The **SP301** and **SP302** are fully compliant RS232 devices. Their outputs are fully protected against shorts to $\pm 20V$ with no external circuitry. If the

potential exists for momentary shorts to voltages greater than $\pm 20V$, it is recommended that a 220Ω resistor be wired in series with each driver output. This will limit any damage from the higher short-circuit current from these higher voltage potentials. Voltage clamps such as backto- back Zener diodes can be used to clamp the driver outputs to "safe" levels. Short circuit current to ground is internally limited, and can therefore be sustained infinitely. Under normal operating conditions, the drivers can typically source 7mA at $\pm 5V$ output, which exceeds the minimum RS232 standards requirement.

If an **SP301/302** transmitter output occupies a data transmission line with other RS232 devices which are not powered by the same power supplies, it is possible that a device that is not powered will have a low impedance path to ground at its driver output. The RS232 standards require that with no power applied to the device, the impedance from a transmitter output to ground must be greater than 300Ω . This can be easily achieved as shown in *Figure 1a*, where an external transistor is used as a switch to isolate an **SP301/302** from ground in the power




Figure 2. Typical Circuit



off condition. With V_{DD} turned on, the transistor switch is on, connecting ground (GND) for the device to the circuit ground. In a power off condition, this transistor is switched off, thus isolating the unit from circuit ground, and thereby leaving the driver in a high impedance state. Multiple **SP301/302s** can be connected as shown in *Figure 1b*.

RS422 OPERATION

The **SP301** and **SP302** are fully compliant RS422 devices when operating in the RS422 mode. Baud rate and drive capability have been balanced to provide as much versatility as possible. The **SP301** and **SP302** are both guaranteed for a 1Mbps data rate, supplying $\pm 2V$ minimum into a 100 Ω load. Short circuit protection for the RS422 operating mode is the same as in the RS232 mode. The driver outputs can be shorted to ground for an infinite duration, with a maximum current of ± 100 mA.

The RS422 receivers accept differential signals at a 1Mbps rate, and translate them to a noninverted TTL output. The receivers are specified with a $\pm 15V$ differential input voltage, which means that to operate normally, the difference between the voltages at the inputs cannot exceed ± 15 V. The common mode voltage is specified as ± 7 V. This identifies the midpoint of the range about which the differential input must lie so that the receiver can detect a change of state. Within this ± 7 V range, the receivers will recognize a change in state with a ± 200 mV differential threshold voltage. Since the RS232 and RS422 inputs are shared, all receiver inputs are protected to ± 30 V to guard against inadvertently applying an RS232 signal to an input that is configured for RS422.


Figure 2 shows a typical circuit for the **SP301**/ **302**. In this case the **SP302** is shown configured for one (1) duplex RS422 and two (2) duplex RS232 communication paths.

CONFIGURING THE SP301/302

The Figures on pages 7 and 8 show the various combinations of simultaneous RS232 and RS422 operation that can be achieved with the **SP301**. Similarly, the figures on pages 9 and 10 show the various combinations for the **SP302**. Each of these configurations are software selectable by logic level on the SELECT A and SELECT B control lines. Configuration can be changed "on-the-fly".




SP301 CONTROL LOGIC CONFIGURATION





SP302 CONTROL LOGIC CONFIGURATION






SP301 CONFIGURATIONS


Two-Channel Full Duplex RS232

Two independent channels of RS232 line driver and two channels of RS232 receiver.

One-Channel Full Duplex RS232 & One-Channel Full Duplex RS422

A single RS232 line driver and receiver, and a single RS422 line driver and receiver.








SP301 CONFIGURATIONS


One-Channel Full Duplex RS232 & One-Channel Full Duplex RS422 Opposite Drivers

A single RS232 line driver and receiver, and a single RS422 line driver and receiver. At first glance, this is the same configuration as that in the figure immediately to the left. Note however that functions are activated on the opposite channels as that of those in *Figure 1b*.

Two-Channel Full Duplex RS422

Two RS422 line drivers and two RS422 receivers.








SP302 CONFIGURATIONS


Four-Channel Duplex RS232

Four independent channels of RS232 line driver and four channels of RS232 receiver.

Two-Channel Duplex RS232 & One-Channel Duplex RS422

Two RS232 line drivers and receivers, and a single RS422 line driver and receiver.








SP302 CONFIGURATIONS


Two-Channel Duplex RS232 & One-Channel Duplex RS422 Opposite Drivers

Two RS232 line drivers and receivers, and a single RS422 line driver and receiver. At first glance, this is the same configuration as that immediately to the left. Note however that functions are activated on the opposite channels.

Two-Channel Duplex RS422

Two RS422 line drivers and two RS422 receivers.








LOOPBACK

Both the **SP301** and **SP302** have a function called loopback, which is essentially a chip self-test. However, by connecting system test loops with the inputs and outputs of the **SP301/302**, a system-level diagnostic can be run on power-up or on command. The test loops can be enabled and disabled allowing both system test and operation with the same components. A maximum data rate for loopback of 3Kbps is recommended.Loopbackisapin-programmable function, activated by a logic low on the LB pin (19). As

SP301 CONFIGURATIONS IN LOOPBACK MODE






shown in these figures, the loopback function internally connects the driver outputs to the corresponding receiver inputs, and switches the output pin to a resistive divider of $10K\Omega$ nominal impedance from V_{EE} to ground. Receiver outputs are left active for signal verification. During loopback, the receiver inputs are tied to

ground via a $5k\Omega$ pulldown resistor. To minimize loopback errors, the receiver inputs must be limited to $\pm 10V$ swings.

SP301 CONFIGURATIONS IN LOOPBACK MODE







62

SP302 CONFIGURATIONS IN LOOPBACK MODE

Four-Channel Duplex RS232




Two-Channel Duplex RS232 & One-Channel Duplex RS422



Signal Processing excellence

SP302 CONFIGURATIONS IN LOOPBACK MODE





ORDERING INFORMATION

		ex Channels	Max # of Duplex Channels					
Package	Temperature	RS422	RS232	Model				
	0°C to +70°C			SP301CS				
	0°C to +70°C			SP301CT				
24-pin single-width plastic DIF	40°C to +85°C			SP301ES				
	40°C to +85°C			SP301ET				
24-pin single-width plastic DIF	0°C to +70°C			SP302CS				
	0°C to +70°C			SP302CT				
24-pin single-width plastic DIF	40°C to +85°C			SP302ES				
	-40°C to +85°C	2		SP302ET				



Ã.

THIS PAGE LEFT INTENTIONALLY BLANK



SP303




RS232/AppleTalk[™] Serial Transceiver

- Single chip serial transceiver supports AppleTalk[™] or RS232 interface
- Programmable Selection of Interface
- 4 RS232 Drivers and 4 RS232 Receivers
- Provides Macintosh[™] type interface
- ±30V Receiver Input Levels
- Surface Mount Packaging

DESCRIPTION...

The **SP303** is a single chip device that offers both RS232 and Apple–Talk interfaces. When configured for RS232 mode the **SP303** has 4 drivers and 4 receivers. When the part is programmed for Apple–Talk mode, the **SP303** supports Macintosh–type ports. All drivers and receivers can operate at data rates up to 1 Mbps. The differential driver used for transmitting data signals is equipped with a tri-state function. The **SP303** is available in a 28–pin SOIC package for operation over the commercial temperature range.





SPECIFICATIONS

 $(T_{MIN} \leq T_A \leq T_{MAX}$ and nominal supply voltages unless otherwise noted)

PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
RS232 DRIVER					Note 1
TTL Input Level					
V _{IL}	- 0 - 1		0.8	V	
V _{IH}	2.0			V	
High Level Output	+5.0			V	$R_{L} = 3K\Omega, V_{IN} = 0.8V$
Low Level Output			-5.0	· V	$R_1 = 3K\Omega, V_{1N} = 2.0V$
Short Circuit Current			±30	mA	$V_{OUT} = 0V$
Slew Rate	na Tao ing pangana		30	V/µs	$C_L = 50 pF, R_L = 3k\Omega; T_A = 25^{\circ}C$
Transition Time		3		μs	Note 2
Transmission Rate	1.1	19 - A. 1	200	Kbps	
RS232 RECEIVER					Note 1
Input Voltage Range	-15	The second	+15	V	
Input High Threshold	+1.75		+2.5	V	Positive-going
Input Low Threshold	+0.75		+1.35	V	Negative-going
Input Impedance	3		7	KΩ	$C_L < 2,500 pF; V_{SS} \le V_{IN} \le V_{DD}$
TTL Output Level				N/	
V _{OL}	-		0.4	V	$V_{CC} = +4.75V, I_{OUT} = +1.6mA$
	2.4		200	Kbps	V_{CC}^{CC} =+4.75V, I_{OUT}^{CC} =-0.5mA
Receiving Rate			200	Kuha	Nista O
DIFFERENTIAL DRIVER					Note 3
TTL Input Level					
U VIL	0		0.8	V	
V ^{IL} High Lovel Output	2.0			· V	l 9m A
High Level Output Low Level Output	+3.6	+6 -6		V V	l _{OH} = 8mA l _{OI} = −8mA
Differential Output	-3.6 ±3.6	-0		v v	$R_0 = -600$ $R_1 = 450\Omega$
	⊔ ⊥3.0 V _{EE} +0.7V		(V _{DD} -0.7V		$R_L = 43032$
Short Circuit Current	EE+0.7V	/ 1	(♥ _{DD} =0.7♥ I 40	/ mA	
Output Current		· · ·	±500	μA	-0.25V < V _O < 6V; Power off
Leakage Current		0.05	±10	μΑ	TxEN=V 0 <txdo<6v. 4<="" note="" td=""></txdo<6v.>
Transition Time		720		ns	TxEN=V _{cc} , Ŏ≤TxDO≤6V, Note 4 R _L =450Ω, C _L =50pF; Note 5
Transmission Rate		, =0	1000	Kbps	···[······, ··[···p· , ····· ·
DIFFERENTIAL RECEIVER				•	Note 3
Common Mode Range			±7	v	Note 6
Differential Input			±15	v v	Note 6
Differential Input Threshold	-0.2		+0.2	v	T _A =25°C
Input Voltage Hysteresis	30			mV	V _{CM} =0V;T _A =25°C
Input Resistance	3			KΩ	$-7V < V_{CM} < +7V$
TTL Output Level	-				
V _{OL}			0.4	· V	V _{cc} =+4.75V, I _{out} =+1.6mA
V _{OH}	2.4			V	V _{cc} =+4.75V, I _{OUT} =-0.5mA
Receiving Rate			1000	Kbps	
Short Circuit Output Current			±120	mA	V _{OUT} =0V
SINGLE-ENDED RECEIVER					Note 3
Input Threshold	-200	1. A. A.	+200	mV	T₄=25°C
Input Voltage Hysteresis	30			mV	V _{CM} =0V; T _A =25°C
Input Impedance	3		7	KΩ	
TTL Output Level					
V _{OL}			0.4	V	V _{CC=} +4.75; I _{OUT} =+1.6mA
V _{OH}	2.4			V N	V _{CC} =+4.75; I _{OUT=} -0.5mA
Transmission Rate	4		1000	Kbps	
POWER REQUIREMENTS					
$V_{DD} = +12V, \pm 10\%$		7	- 15	mA	All Transmitter outputs $R_1 = \infty$
$V_{CC} = +5V, \pm 10\%$		5	7	mA	T _A =25°C
$V_{FF}^{CC} = -12V, \pm 10\%$		11	20	mA	
			-		



SPECIFICATIONS


 $(T_{MIN} \leq T_A \leq T_{MAX}$ and nominal supply voltages unless otherwise noted)

PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
ENVIRONMENTAL AND M	ECHANIC	L			
Operating Temperature	0		+70	°C	
Storage Temperature	-65		+150	°C	
Package	2	8–pin SO			
				•	

Note:

- RS232 Mode, SELA = SELB = GND.
- 2. V_{out} from +3V to -3V or -3V to +3V.
- 3. Macintosh[™] AppleTalk[™] Mode, SELA = SELB = +5V.
- Leakage current specification applies to both TxDO- and TxDO+; T_A=+25°C only.
- 5. From 10% to 90% of steady state.
- 6. This is an absolute maximum rating. Normal operating levels are $V_{IN} \le 5V$.

PINOUT



PIN ASSIGNMENTS – RS232 MODE

Pin 1 — V_{DD} — +12V Power Supply.

Pin 2 — R_{IN}A2 — DSR; RS232 input.

Pin 3 — $R_{IN}A1$ — RXD; RS232 input.

Pin 4 — N.C. — No Connection.

Pin 5 — $T_{OUT}A2$ — RTS; RS232 output.

Pin 6 — $T_{OUT}A1$ — TXD; RS232 output.

Pin 7 — SEL A — Select A; used with Select B (pin 8) to select operating mode. Logic "0" on both SEL A and SEL B selects RS232 mode; logic "1" on both SEL A and SEL B selects AppleTalkTM mode.

Pin 8 — SEL B — Select B; used with Select A (pin 7) to select operating mode. Logic "0" on both SEL A and SEL B selects RS232 mode; logic "1" on both SEL A and SEL B selects AppleTalkTM mode.

Pin 9— T_{OUT}B1— DTR; RS232 output.

Pin 10 — $T_{OUT}B2$ — Rl; RS232 output.

Pin 11 — N.C. — No Connection.

Pin 12-R_{IN}B1-CTS; RS232 input.

Pin 13 — N.C. — No Connection.

Pin 14 — GND — Signal ground. Connected to logic and chasis ground.

Pin 15 — V_{EE} — –12V Power Supply.

Pin 16 — N.C. — No Connection.

Pin 17 — $R_{OUT}B1$ — CTS; TTL Output to UART.

Pin 18 — N.C. — No Connection.

Pin 19 — T_{OUT}B2 — RI; TTL input from UART.

Pin 20 — $T_{IN}B1$ — DTR; TTL input from UART.

Pin 21 — N.C. — No Connection.

Pin 22 — TxEN — Transmit Enable; Only functional in Mac Mode.

Pin 23 — $T_{IN}A1$ — TXD; TTL input from UART.

Pin 24 — N.C. — No Connection.

Pin 25 — N.C. — No Connection.



Pin 26 — $R_{OUT}A1$ — RXD; TTL output to UART.

Pin 27 — N.C. — No Connection.

Pin 28 — V_{CC} — +5V Power Supply.

PIN ASSIGNMENTS — MACINTOSH™ APPLETALK™ MODE

Pin 1 — V_{DD} — +12V Power Supply.

Pin 2 — $R_{IN}A2$ — Receive data; received at UART's RxD (non-inverted); $V_{IH} = 0.2V$; $V_{IL} = -0.2V$; $R_{IN} = 3KW$ minimum.

Pin 3 — $R_{IN}A1$ — Receive data; received at UART's RxD (inverted); $V_{IH} = 0.2V$; $V_{II} = -0.2V$; $R_{IN} = 3K\Omega$ minimum.

Pin 4 — N.C. — No Connection.

Pin 5 — $T_{OUT}A2$ — Transmit data; driven from UART's TxD (non-inverted); tri-stated when UART's RTS is not asserted; $V_{OH} = 3.6V$ min; $V_{OL} = -3.6V$ min; $R_L = 450\Omega$.

Pin 6 — $T_{OUT}A1$ — Transmit data; driven from UART's TxD (inverted); tri–stated when RTS is not asserted; $V_{OH} = 3.6V$ min; $V_{OL} = -3.6V$ min; $R_L = 450\Omega$

Pin 7 — SEL A — Select A; used with Select B (pin 8) to select operating mode. Logic "0" on both SEL A and SEL B selects RS232 mode; logic "1" on both SEL A and SEL B selects AppleTalkTM mode.

Pin 8 — SEL B — Select B; used with Select A (pin 7) to select operating mode. Logic "0" on both SEL A and SEL B selects RS232 mode; logic "1" on both SEL A and SEL B selects AppleTalkTM mode.

Pin 9— $T_{OUT}B1$ — Handshake output; driven from UART's DTR (inverted); $V_{OH} = 3.6V$ min; $V_{OL} = -3.6V$ min; $R_L = 450\Omega$

Pin 10— $T_{OUT}B2$ —Handshake output; driven from UART's DTR (non-inverted); $V_{OH} = 3.6V$ min; $V_{OL} = -3.6V$ min; $R_L = 450\Omega$

Pin 11 — N.C. — No Connection.

Pin 12— $R_{IN}B1$ — Handshake input or external clock; received non-inverted at UART's CTS and TRxC; $V_{IH} = 0.2V$; $V_{IL} = -0.2V$; $R_{IN} = 3K\Omega$ minimum.

Pin 13 — N.C. — No Connection.

Pin 14 — GND — Signal ground. Connected to

logic and chasis ground.

Pin 15 — V_{EE} — -12V Power Supply.

Pin 16 — N.C. — No Connection.

Pin 17 — $R_{OUT}B1$ — Receive handshake output; connects to UART's CTS and TRxC.

Pin 18 — N.C. — No Connection.

Pin 19 — $T_{OUT}B2$ — Not used in AppleTalkTM mode.

Pin 20 — $T_{IN}B1$ — Transmit handshake input; connects to UART's DTR output.

Pin 21 — N.C. — No Connection.

Pin 22 — $Tx\overline{EN}$ — Transmit data driver enable; connects to UART's RTS; transmit data driver is enabled when this pin is low.

Pin 23 — $T_{IN}A1$ — Transmit data input; connects to UART's TxD output.

Pin 24 — N.C. — No Connection.

Pin 25 — N.C. — No Connection.

Pin 26 — $R_{OUT}A1$ — Receive data output: connects to UART's RxD input.

Pin 27 — N.C. — No Connection.

Pin 28 — V_{CC} — +5V Power Supply.

FEATURES...

The **SP303** is a single chip device that offers both RS232 and Apple–Talk interfaces. When configured for RS232 mode the **SP303** provides 4 drivers and 4 receivers. When the part is programmed for Apple–Talk mode, the SP303 supports Macintosh–type ports. The mode can be changed at any time by bringing both the SEL A and the SEL B pins high for Mac mode, or low for RS232 mode.

The RS232 line driver circuits convert TTLlogic level inputs into inverted RS232 output signals. The RS232 receivers convert the EIA RS232 input signals to inverted TTL output logic levels. The receivers have voltage hysteresis, which helps eliminate spurious output transitions that might result from low-amplitude noise voltages during slower-speed signal transitions.

When the **SP303** is programmed for Mac mode, the transmit data and receive data signals are






Figure 1. RS232 Operating Mode

differential, while the handshake out and handshake in signals are single–ended. The **SP303** does not have the extra GPI (general purpose input). All drivers and receivers can operate at data rates up to 1 Mbps. The differential driver used for transmitting data signals is equipped with a tri-state function. When the TxEN pin is brought low the differential driver is enabled; when it is high, the driver outputs are tri-stated. The tri-state function does not affect any other driver in either mode of operation.

One **SP303** can significantly reduce the board space necessary for a similar discrete solution offering both RS232 and Apple–Talk interfaces. Due to the space savings, the **SP303** can provide multi-mode interfacing to equipment such as printers or modems without sacrificing additional board space, or cost. This allows the OEM

to offer more flexible interface capabilities without additional material costs.

The **SP303** is available in a 28–pin SOIC package for operation over the commercial temperature range.

APPLICATION EXAMPLE RS232 MODE SERIAL INTERFACE

Figure 3 shows the **SP303CT** used in a dual serial port application which allows both RS232 and MacintoshTM AppleTalkTM Mode interfaces. With SEL A and SEL B low, the port can be configured for RS232. In this mode, the SP303CT is set up for 4 drivers and 4 receivers. The transmitter enable pin (pin22) has no effect in this mode.

The RFI filters shown are optional depending upon the FCC requirements of the system. The **SP303CT** has internal slew rate limiting, which keeps the RS232 slew rate <30V/µS. Since the




Figure 2. MacintoshTM AppleTalkTM Operating Mode




SP303CT is usually connected to the outside world, it is suggested that the user place transient voltage suppression devices on each of the I/O lines to ensure up to ± 25 KV ESD protection.


While the part is programmed for RS232 mode, the drivers and receivers can operate up to 200Kbps. The RS232 receiver inputs are capable of receiving signals up to ±30V. The MacintoshTM AppleTalkTM mode inputs and outputs are protected to guard against the situation where an RS232 cable is connected to the port while it is configured for MacintoshTM AppleTalkTM mode.

APPLICATION EXAMPLE MACINTOSH™ APPLETALK™ SERIAL INTERFACE

The schematic below (*Figure 4*) shows the **SP303CT** programmed for MacintoshTM AppleTalkTM operating mode. In this mode the **SP303CT** offers one differential driver used for transmitting data, one differential receiver used for receiving data, one single–ended, non–inverting receiver used to receive a handshake signal, and one single–ended inverting driver used to transmit a handshake signal.

The differential driver used for transmitting dat<u>a can</u> be put into tri-state mode by bringing the TxEN line high; a low on this pin will enable







the driver output. This function only applies to the transmit data driver in ApppleTalkTM mode. Both differential drivers have output signals on each pin that typically swing $\pm 6V$. The peak to peak differential voltage swing is typically $\pm 12V$.

The second driver is used for transmitting the handshake output signal and can be used as either a differential driver or single ended. This particular application required a single–ended inverting signal for the handshake output signal.

Some Macintosh equipment requires an extra single–ended inverting receiver which is called a general purpose input. The GPI receiver is normally connected to pin 7 on the external 8 pin connector. This receiver is not available on the SP303CT.

Since the SP303CT is usually connected to the outside world, it is suggested that the user place transient voltage suppression devices on each of the 1/0 lines to ensure up to ± 25 KV ESD protection.

POWER SUPPLY SEQUENCING

There are two requirements for power supply sequencing for the **SP303**. The first is that V_{DD} is always greater than V_{CC} . The second is that when the part is powered up, V_{DD} must be applied 20ms before V_{CC} .




Figure 4. MacintoshTM AppleTalkTM Interface.



ORDERING INFORMATION

Model	Temperature Range	Package
SP303CT	0°C to +70°C	
SP303CT/T	R 0°C to +70°C 28-p	in SOIC/Tape-on-reel




SP304



- RS232 and RS422 on One Chip
- Multiple Drivers and Receivers
- Software-selectable Modes
- Loopback for Self-Testing


CESSING EXCELLENCE

- Short-circuit Protected
- Single-width 24-pin DIP and 28-pin SOIC Packages



DESCRIPTION...

The **SP304** is an enhanced-performance version of the **Sipex SP302** RS232 and RS422 protocol line drivers and receivers. It is pin-for-pin compatible with the **SP302**, and in any configuration, fully meets the requirements of the EIA RS232D and RS422 data communication standards. A loopback test mode is provided. The **SP304** is available in 24-pin single width plastic DIP, and 28-pin SOIC packages for commercial and industrial temperature range operation.





SPECIFICATIONS

(T_{MIN} \le T_{\rm A} \le T_{\rm MAX} and nominal supply voltages unless otherwise noted)


PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
RS232 DRIVER					
TTL Input Level					
	0		0.8	v	
V	2.0			v	
High Level Output	+5.0			v	$R_{1} = 3k\Omega, V_{1} = 0.8V$
Low Level Output			-5.0	• V	R = 3kΩ, V = 2.0V
Short Circuit Current			±30	mA	V _{our} = 0V
Loopback Output Voltage		-1.5		V	$R_{L} = 3k\Omega, V_{ee} = -12.0V;$ Note 1
Slew rate	· · · ·		30	V/µs	$C_{L} = 50 pF, R_{L} = 3k\Omega; T_{A} =$
					25°C
Transition Time		3		μs	V _∞ , from +3V to -3V or -3V to +3V
Transmission Rate			200	kbps	+3V
RS232 RECEIVER					
Input Voltage Range	-15		+15	v	Note 6
Input High Threshold	+1.75		+2.5	.v	Positive-going
Input Low Threshold	+0.75		+1.35	v	Negative-going
Input Impedance	3		7	kΩ	
TTL Output Level					
V _{oL}			0.4	. V	$V_{cc} = +4.75V, I_{our} = +1.6mA$
V _{oH}	2.4			. V	$V_{cc}^{"} = +4.75V, I_{out}^{"} = -0.5mA$
Receiving Rate			200	kbps	
RS422 DRIVER					
TTL Input Level					
	0 2.0		0.8	v v	and the second
V _⊪ High Level Output	2.0	1	6.0	v	I _⊶ = -20mA
Low Level Output	2.15		1.0	v. V	$l_{01} = +20 \text{mA}$
Differential Output	±2		1.0	v	$R = 100\Omega$
		а. С	±6	v v	$R = \infty$
Short Circuit Current			±100	mÅ	Note 2
Output Current			±500	μΑ	-0.25V < V _° < 6V; power off
Transition Time			400	ns	$R_{L} = 100\Omega, C_{L} = 15pF; Note 3$
Transmission Rate			1,000	Kbps	
RS422 RECEIVER					
Common Mode Range			±7	V	Note 4
Differential Input			±15	V	Note 4
Differential Input Threshold	-0.2		+0.2	V	$T_{A} = 25^{\circ}C$
Input Voltage Hysteresis	30			mV	$V_{cM} = 0V; T_{A} = 25^{\circ}C$
Input Resistance	3			kΩ	-7V < V _{cm} < +7V
TTL Output Level V_{α}			0.4	v	$V_{co} = +4.75V, I_{out} = +1.6mA$
V _{OH}	2.4		J 7.7	v v	$V_{cc} = +4.75V, I_{our} = +0.5mA$
Receiving Rate			1,000	Kbps	uu
Short Circuit Output Current			±120	mA	$V_{out} = 0V$
POWER REQUIREMENTS					
$V_{pp} = +12V, \pm 10\%$		7	15	mA	Note 5
$V_{\infty}^{"} = +5V, \pm 10\%$		5	7.0	mA	Note 5
$V_{EE} = -12V, \pm 10\%$		11	20	mA	Note 5
ENVIRONMENTAL	· ·				
Operating Temperature					
-CS	0		+70	°C	
-MR	-55		+125	⊃° ⊃°	
Storage Temperature	-65		+150	<u>ۍ</u>	





Notes:


- In Loopback mode 1.
- Only one output drive pin per package will be shorted at any time 2.
- З. From 10% to 90% of steady-state 4.
 - This is an absolute maximum rating; normal operating levels are $V_{\rm m} < 5V$
- 5. Outputs unloaded; Inputs tied to GND; T_x = +25°C; V_y = 0V; LB=0 Typical SP304 current drains under full load are: Typical S-S04 Content drains onder hain toda are. 18mA (+12V), 10mA (-12V) and 7mA (+5V) in RS232 mode only; 5mA (+12V), 7mA (-12V) and 56mA (+5V) in RS422 mode only; 12mA (+12V), 14mA (-12V) and 31mA (+5V) in RS232 and RS422 modes; RS232 loads 3KΩ, 2500pF, 20kHz; RS422 outputs across 100Ω, 500kHz.

TYPICAL PERFORMANCE CURVES












PIN ASSIGNMENTS



FEATURES...

The **SP304** is a proprietary single-chip device that contain both RS232 and RS422 protocol line drivers and receivers. It is pin-for-pin compatible with the **Sipex SP302**. Like the **SP302**, its configuration may be changed at any time by logic levels on two control lines. In any configuration, the **SP304** fully meets the requirements of both the EIA RS232D and RS422 data communication standards. The **SP304** enhancements include improved isolation from external signals and a true high-impedance driver output in the loopback test mode, and no power-up sequence requirements.

The RS232 line driver circuits convert TTL logic level inputs into inverted RS232 output signals. The RS422 line drivers convert TTL logic levels into RS422 differential output signals. The RS422 line driver outputs feature high source and sink current capability. All line drivers are internally protected against short circuits on their outputs.

The RS232 receivers convert the EIA RS232 input signals to inverted TTL output logic levels. The RS422 receivers convert the EIA RS422 differential input signals into non-inverted TTL output logic levels. Receiver input filtering provides excellent high frequency noise immunity. Input pulses with widths less than 1 μ s are completely ignored. The RS232 receivers have the additional feature of voltage hysteresis, which helps eliminate spurious output transitions that

might result from low amplitude noise voltages during slower-speed signal transitions.

A loopback test mode is provided that puts the driver outputs to a high impedance tri-state level, and routes the driver outputs to their associated receiver inputs. In this configuration, the signal path is non-inverting from the TTL driver input to the receiver TTL output. This operating mode allows the controlling system to perform diagnostic self-test of the RS232/RS422 driver/receiver circuitry at speeds up to 3,000 bits per second. In the loopback mode, a $\pm 13.2V$ input range may be applied to the receiver inputs with no interference to the loopback test. In addition, the driver outputs are in a true high-impedance state during loopback.

The **SP304** is available in 24-pin singlewidth (0.300") plastic DIP and 28-pin SOIC packages, for operation over the commercial and industrial temperature ranges.

USING THE SP304 POWER SUPPLIES

The **SP304** requires $\pm 12V$ and $\pm 5V$ for full RS232 and RS422 operation. The $\pm 12V$ supplies set up the RS232 $\pm 9V$ voltage swings, and the $\pm 5V$ is used for the internal logic that formats the communications mode and controls the loopback function. The supply voltages can be decreased to as low as $\pm 7V$ for V_{DD} and V_{EE} , and






Figure 1. Isolating the SP304 from Ground.

4.0V for V_{CC} . Under these supply conditions, derated performance can be expected.

POWER SUPPLY SEQUENCING

There are no special power-up sequencing requirements for the **SP304**.

GENERAL USAGE RS232 Operation

The SP304 is a fully compliant RS232 device. Its outputs are fully protected against shorts to $\pm 20V$ with no external circuitry. If the potential exists for momentary shorts to voltages greater than $\pm 20V$, it is recommended that a 220Ω resistor be wired in series with each driver output. This will limit any damage from the higher short-circuit current from these higher voltage potentials. Voltage clamps such as backto- back Zener diodes can be used to clamp the driver outputs to "safe" levels. Short circuit current to ground is internally limited, and can therefore be sustained infinitely. Under normal operating conditions, the drivers can typically source 7mA at \pm 5V output, which exceeds the minimum RS232 standards requirement.

If an SP304 transmitter output occupies a data

transmission line with other RS232 devices which are not powered by the same power supplies, it is possible that a device that is not powered will have a low impedance path to ground at its driver output. The RS232 standards require that with no power applied to the device, the impedance from a transmitter output to ground must be greater than 300Ω . This can be easily achieved as shown in Figure 1a, where an external transistor is used as a switch to isolate an SP304 from ground in the power off condition. With V_{DD} turned on, the transistor switch is on, connecting ground (GND) for the device to the circuit ground. In a power off condition, this transistor is switched off, thus isolating the unit from circuit ground, and thereby leaving the driver in a high impedance state. Multiple SP304s can be connected as shown in Figure 1b.

RS422 OPERATION

The **SP304** is fully compliant RS422 devices when operating in the RS422 mode. Baud rate and drive capability have been balanced to provide as much versatility as possible. The **SP304** are both guaranteed for a 1Mbps data rate,




Figure 2. Typical Circuit



supplying $\pm 2V$ minimum into a 100 Ω load. Short circuit protection for the RS422 operating mode is the same as in the RS232 mode. The driver outputs can be shorted to ground for an infinite duration, with a maximum current of ± 100 mA.

The RS422 receivers accept differential signals at a 1Mbps rate, and translate them to a noninverted TTL output. The receivers are specified with a $\pm 15V$ differential input voltage, which means that to operate normally, the difference betweeen the voltages at the inputs cannot exceed $\pm 15V$. The common mode voltage is specified as $\pm 7V$. This identifies the midpoint of the range about which the differential input must lie so that the receiver can detect a change of state. Within this $\pm 7V$ range, the receivers will recognize a change in state with a ±200mV differential threshold voltage. Since the RS232 and RS422 inputs are shared, all receiver inputs are protected to $\pm 30V$ to guard against inadvertently applying an RS232 signal to an input that is configured for RS422.


Figure 2 shows a typical circuit for the **SP304**. In this case the **SP304** is shown configured for one (1) duplex RS422 and two (2) duplex RS232 communication paths.

CONFIGURING THE SP304

The Figures on pages 7 and 8 show the various combinations of simultaneous RS232 and RS422 operation that can be achieved with the **SP304**. Each of these configurations are software selectable by logic level on the SELECT A and SELECT B control lines. Configuration can be changed "on-the-fly".



SP304 CONTROL LOGIC CONFIGURATION






SP304 CONFIGURATIONS


Four-Channel Duplex RS232

Four independent channels of RS232 line driver and four channels of RS232 receiver.

Two-Channel Duplex RS232 & One-Channel Duplex RS422

Two RS232 line drivers and receivers, and a single RS422 line driver and receiver.








SP304 CONFIGURATIONS


Two-Channel Duplex RS232 & One-Channel Duplex RS422 Opposite Drivers

Two RS232 line drivers and receivers, and a single RS422 line driver and receiver. At first glance, this is the same configuration as that immediately to the left. Note however that functions are activated on the opposite channels.

Two-Channel Duplex RS422

Two RS422 line drivers and two RS422 receivers.








LOOPBACK

The **SP304** has a function called loopback, which is essentially a chip self-test. However, by connecting system test loops with the inputs and outputs of the **SP304**, a system-level diagnostic can be run on power-up or on command. The test loops can be enabled and disabled allowing both system test and operation with the same components. A maximum data rate for loopback of 3Kbps is recommended. Loopback is a pin-programmable function, activated by a logic low on the LB pin (19). As shown in these figures, the loopback function internally con-

SP304 CONFIGURATIONS IN LOOPBACK MODE






nects the driver outputs to the corresponding receiver inputs, and switches the output pin to a high impedance from V_{EE} to ground. Receiver outputs are left active for signal verification.

During loopback, the receiver inputs are tied to ground via a $5k\Omega$ pulldown resistor. The receiver inputs can accept the full $\pm 15V$ swings with no interference to the loopback function.

SP304 CONFIGURATIONS IN LOOPBACK MODE





ORDERING INFORMATION

	Max # of Dup	lex Channels	· · · ·	
Model	RS232	RS422	Temperature	Package
SP304CS			0°C to +70°C	Package
SP304CT			0°C to +70°C	
SP304ES				
SP304ET			40°C to +85°C	




SP306



- Single chip serial transceiver supports RS422 or RS423 interfaces
- Programmable Selection of Interface
- Two Full–Duplex Channels of Either Interface
- Software–Selectable Mode
- Loopback for Self–Testing
- Short–Circuit Protected


SIGNAL PROCESSING EXCELLENCE

Surface Mount Packaging



DESCRIPTION...

The **SP306** is a single chip device that offers both RS422 and RS423–type serial interfaces. The device can be programmed to provide two full–duplex channels of either RS422 or RS423 via two mode control pins. The **SP306** also features a loopback function that can be activated in any operating mode. The **SP306** is available in a 28–pin SOIC package for operation over the commercial temperature range.





SPECIFICATIONS


PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
RS423 DRIVER					
TTL Input Level					
	0		0.8	v	
VIL	0		0.0		
	2.0			V	
High Level Output	+3.0		+6.0	V V	$R_{L} = 450\Omega, V_{IN} = 0.8V; Note$
			(V _{DD} - 0.7)	V) V	$R_{L} = \infty$
Low Level Output	-3.0		-6.0		$R_{L} = 450\Omega, V_{IN} = 2.0V; Note$
			(V _{EE} +0.7\	/) . · V	R ₁ = ∞
Short Circuit Current			1 ±40	∫ mA	V _{OUT} = 0V; Note 2
Transition Time		720		ns	$R_1 = 450\Omega, C_1 = 50pF;$ Note
Transmission Rate			100	Kbps	
			100	inopo	
RS423 RECEIVER					
Input Threshold	-200	1. A.	+200	mV	Common-mode = ±7V; Note
Input Impedance	4			ΚΩ	$R_{IN} = \pm 10V$
TTL Output Level					
V _{OL}			0.4	v	V _{CC} =+4.75V, I _{OUT} =+1.6mA
VOL	2.4		0.4	i v	$V_{CC} = +4.75V, I_{OUT} = -0.5mA$
V _{OH} Resolving Rate	2.4		100	-	V _{CC} =+4.75V, I _{OUT} =-0.511A
Receiving Rate			100	Kbps	
RS422 DRIVER				· · ·	Note 3
TTL Input Level					
V	0		0.8	v	
VL	2.0		0.0	i v	
VIII High Loval Output				v v	1 00mA
High Level Output	+2.75		+6	-	$I_{OH} = -20 \text{mA}$
Low Level Output			+1.0	V	$I_{OL} = 20 \text{mA}$
Differential Output	±2.0			V	Ř _L = 100Ω
			±6.0	V	RL = ∞
Short Circuit Current			±100	mA	
Output Current			±500	μA	–0.25V < V _o < 6V; Power off
Transition Time			400	ns	$R_L=450\Omega$, $C_L=15pF$; Note 3
					$H_{L} = 43032, O_{L} = 15 \mu F, 14018 3$
Transmission Rate			500	Kbps	
RS422 RECEIVER					1
Common Mode Range			±7	. V	Note 4
Differential Input			±15	l v	Note 4
Differential Input Threshold	-0.2		+0.2	v v	
			TU.2	-	T _A =25°C
Input Voltage Hysteresis	30			mV	V _{CM} =0V;T _A =25°C
Input Resistance	3			KΩ	–7V <v<sub>CM<+7V</v<sub>
TTL Output Level					
V _{OL}			0.4	V	V _{CC} =+4.75V, I _{OUT} =+1.6mA
V _{OH}	2.4			v	V_{CC}^{CC} =+4.75V, I_{OUT}^{CUT} =-0.5mA
Receiving Rate			500	Kbps	
Short Circuit Output Current			±120	mA	V _{OUT} =0V
				10/3	OUT-ST
POWER REQUIREIMENTS				· · .	
V _{DD} = +12V		7	15	mA	All Transmitter outputs R _L =~
$V_{CC} = +5V$		5	7	mA	T _A =25°C
$V_{\text{EE}}^{00} = -12V$		11	20	mA	
	CHANICA				· · · · · · · · · · · · · · · · · · ·
Operating Temperature					
		1.1			
-C	0		+70	O°C	
-M	55		+125	°C	
Storage Temperature	-65		+150	°C	
Package					
-C	2	8–pin SO	hc.	1	
_0 _F			ic Flatpack	,	
	∠o-p	in Geram	ю гацраск	l.	
			1		
			1		



Note:

- 1. The common mode voltage is defined as the algebraic mean of the two voltages appearing at the receiver input terminals with respect to the receiver circuit ground.
- 2. Only one output drive pin per package will be shorted at any time.
- From 10% to 90% of steady state. З.
- 4. This is an absolute maximum rating. Normal operating levels are $V_{IN} \le 5V$.
- 5.
- Outputs unloaded. Inputs tied to GND; $T_{A}=+25^{\circ}$ C; $V_{IL}=0V$; LB = 0. V_{oL}/V_{OH} will typically be ±3V over -55°C to +125°C with 450 Ω loads. 6.

PINOUT



PIN ASSIGNMENTS

Pin 1 — V_{DD} — +12V Power Supply.

 $Pin 2 - R_{IN}A2 - RS422 input.$

Pin 3 — R_{IN}A1 — RS422/RS423 input.

Pin 4 — N.C. — No Connection.

Pin 5 — T_{OUT}A2 — RS422 output.

Pin 6 — T_{OUT}A1 — RS422/RS423 output.

Pin 7 — SEL A — Select A; used with Select B (pin 8) to select operating mode; please refer to SP306 Control Logic Configuration section for truth table.

Pin 8 — SEL B — Select B; used with Select A (pin 7) to select operating mode; please refer to SP306 Control Logic Configuration section for truth table.

Pin 9— $T_{OUT}B1$ — RS422/RS423 output.

Pin 10 — $T_{OUT}B2$ — RS422 output.

Pin 11 — N.C. — No Connection.

Pin 12-R_{IN}B1-RS422/RS423 input.

Pin 13 — R_{IN}B2— RS422 input

Pin 14 - GND - Signal ground. Connected to logic and chasis ground.

Pin 15 — V_{EE} — -12V Power Supply.

Pin 16 — N.C. — No Connection.

Pin 17 — R_{OUT}B — TTL output.

Pin 18 - N.C. - No Connection.

Pin 19 — N.C. — No Connection.

Pin 20 — $T_{IN}B$ — TTL input.

Pin 21 — N.C. — No Connection.

Pin 22—LOOPBACK—Active low; logic "1" selects operating mode controlled by SELECT A and SELECT B; logic "0" selects loopback configuration for whatever operating mode is selected by states of SELECT A and SELECT B.

Pin 23 — $T_{IN}A$ — TTL input.

Pin 24 — N.C. — No Connection.

Pin 25 — N.C. — No Connection.

Pin 26 — R_{OUT}A — TTL output.

Pin 27 - N.C. - No Connection.

Pin 28 — V_{CC} — +5V Power Supply.

FEATURES...

The SP306 is a single chip device that offers both RS422 and RS423 serial interfaces. The device can be programmed via two control mode pins (7 and 8). In either operating mode, the SP306 provides two full-duplex channels. A loopback function is also provided for chip selftest, which connects driver outputs to receiver inputs with no external circuitry.

The RS422 drivers convert TTL logic levels into RS422 differential output signals. The RS422 line driver outputs feature high source



and sink current capability. The RS423 line drivers convert TTL logic levels into inverted RS423 output signals. All line drivers are internally protected against short circuits on their outputs.

The RS422 receivers convert the RS422 differential input signals into non-inverted TTL logic levels. Receiver input thresholds are ± 200 mV. The RS422 receivers can receive input data up to 1Mbps. The RS423 receivers convert the RS423 input signals into inverted TTL output logic levels. The RS423 receivers have an input threshold of ± 200 mV, and can receive data up to 100Kbps.

A loopback test mode is provided that puts the driver outputs into a high impedance tri-state level, and routes the driver outputs to their associated receiver inputs. In this configuration, the signal path is non-inverting from the TTL driver inputs to the receiver TTL outputs. This operating mode allows the controlling system to perform diagnostic self-test of the RS422/423 transceiver circuitry at speeds up to 3Kbps.

APPLICATION INFORMATION Control Logic Configuration

Software control of the **SP306** is via two select pins (7 and 8) and a loopback control pin (22). SELECT A and SELECT B allow the user to program the **SP306** for four different interface modes. Loopback mode can be selected in any of these interface modes. The figures that follow outline the various operating modes that are supported by the **SP306**.




Figure 1. Control Input Configuration — SELECT A = 0, SELECT B = 0






Figure 2. Control Input Configuration — SELECT A = 0, SELECT B = 1




Figure 3. Control Input Configuration — SELECT A = 1, SELECT B = 0






Figure 4. Control Input Configuration — SELECT A = 1, SELECT B = 1

ORDERING INFORMATION

Model	Temperature Range	Package
Two full-duplex channels RS422/423		
SP306CT	0°C to +70°C	
SP306MF	55°C to +125°C	




SP341



+3.3V Powered Multi-Channel EIA/TIA 562 Drivers/Receivers


FEATURES

- Operate From Single +3.3V Power Supply
- Meet all EIA/TIA 562 Specifications
- 3 Drivers and 5 Receivers
- ±30V Receiver Input Levels
- 3-State TTL/CMOS Receiver Outputs with Wake-up Feature
- Power Management Circuit to Optimize Power Consumption/Performance
- Low Power CMOS: 4 mA Operation
- Low Power Shutdown Current: <1µA</p>
- Output Over–Voltage Protection: ±15V



DESCRIPTION

The Sipex **SP341** is an enhanced version of Sipex SP241 line drivers/receivers which operates at +3.3V. The **SP341** is pin compatible with **SP241** except one driver has been removed to provide two pins necessary for +3.3V operation. The **SP341** meets EIA/TIA 562 specifications, which guarantees inter–operability with RS232 interfaces. The **SP341** includes a **Sipex** patent–pending voltage–tripler charge pump, which allows the **SP341** to operate from a single +3.3V power supply. A 1µF capacitor should be connected between the "2 V_{cc}" pin and ground. The other charge pump and decoupling capacitors should be at least 1µF. The charge pump capacitors can be either polarized or non–polarized.





ABSOLUTE MAXIMUM RATINGS

* This is a stress rating only and functional operation of the device at these or any other above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

V.,	
V+	(Vcc-0.3V) to +13.2V
V	
Input Voltages	
Т	
R	±30Ý
IN .	

Output Voltages	
T _{out} R _{out} Short Circuit Duration Τ _{out}	
Short Circuit Duration T _{out}	Continuous
CERDIP	675mW
(derate 9.5mW/°C above +70°C)	
Plastic Dip (derate 7mW/°C above +70°C)	
Small Outline	375mW
(derate 7mW/°C above +70°C)	


SPECIFICATIONS

 V_{cc} = +3.3V ± 10%, 1µF charge pump capacitors; $T_{\rm MIN}$ to $T_{\rm MAX}$ unless otherwise noted.

PARAMETERS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TTL INPUT					· · · · · · · · · · · · · · · · · · ·
Logic Threshold		- N.			
Low			0.8	Volts	<u>T</u> _{IN}
High Logic Pullup Current	2.0	15	200	Volts	
Data Rate		15	200 20	μA Kbits/sec	$T_{IN} = 0V$ $C_L = 2500 pF, R_L = 3K\Omega$
Data Hate			120	Kbits/sec	$C_1 = 1000 \text{pF}, R_1 = 3 \text{K}\Omega$
TTL OUTPUT					
TTL CMOS Output Voltage					<u>с</u> .
Low			0.4	Volts	$I_{out} = 3.2$ mA; $V_{cc} = +3.3$ V $I_{out} = -40$ µA; $V_{cc} = +3.3$ V EN= V_{cc} , 0 V \leq R _{out} \leq V _{cc} ;
High	2.8	0.05	140	Volts	$I_{out} = -40\mu A; V_{cc} = +3.3V$
Leakage Current		0.05	±10	μΑ	EIN=V _{cc} , UV≤R _{out} ≤V _{cc} ; T _₄ =+25°C
RS232 OUTPUT					A
Output Voltage Swing	±3.7	±4.2		Volts	All transmitter outputs loaded with $3K\Omega$ to Ground
Output Resistance	300			Ohms	$V_{cc} = 0V; V_{OUT} = \pm 2V$ Infinite duration
Output Short Circuit Current		±10		mA	Infinite duration
RS232 INPUT					
Voltage Range Voltage Threshold	-30	1997 - 1997 -	+30	Volts	
Low	0.7	1.2		Volts	$V_{cc} = 3.3V, T_A = +25^{\circ}C$ $V_{cc} = 3.3V, T_A = +25^{\circ}C$ $V_{cc} = 3.3V$
High		1.7	2.4	Volts	$V_{cc} = 3.3V, T_{A} = +25^{\circ}C$
Hysteresis Resistance	0.2 3	0.5	1.0 7	Volts KΩ	Vcc = 3.3V T ₄ = +25°C
DYNAMIC CHARACTERISTI	-	5	/	N32	1 _A = +25°C
Propagation Delay	63	1.5		μs	BS232 to TTL
Instantaneous Slew Rate		1.5	30	μs V/μs	C,=10pF, R,=3-7KΩ;
Transition Region Slew Rate		4		V/µs	T _A =+25°C C _L = 2500pF, R _L =3KΩ;
				•7,200	measured from +2V to -2V or -2V to +2V
Output Enable Time		400		ns	
Output Disable Time		250		ns	
POWER REQUIREMENTS					
Vcc Power Supply Current		4	10	mA	No load, $T_A = +25^{\circ}C$
		13		mA	All transmitters R _L =3KΩ; T₄=+25°C
Shutdown Supply Current		1	10	μΑ	$T_A^A = +25^{\circ}C$



SP341 PINOUT



SHUTDOWN FEATURE (SD)


Since power consumption is critical, especially in +3.3V battery operation, the **SP341** has a built-in intelligent power management circuit which constantly optimizes its power-consumption/performance. To further save power, the **SP341** can be shut-down by applying $V_{\rm CC}$ to the SD pin to stop the charge pump and reduce $I_{\rm CC}$ to around 1µA. In shutdown mode, all receivers are in a high impedance three-state mode.

WAKE-UP FEATURE

The **SP341** has a wake-up feature that keeps all the receivers in an enabled state when the device is in the shutdown mode, unless explicitly disabled by the \overline{EN} pin. With only the receivers activated, the **SP341** typically draws less than 1µA supply current (10µA maximum). In the case of a modem interfaced to a computer in power down mode, the Ring Indicator (RI) signal from the modem would be used to "wake up" the computer, allowing it to accept data transmission.

After the ring indicator signal had propagated through the **SP341** receiver, it can be used to trigger the power management circuitry of the computer to power up the microprocessor and bring the SD pin of the **SP341** to a logic low, taking it out of the shutdown mode. The receiver propagation delay is typically 1 μ s. The enable time for V⁺ and V⁻ is typically 2ms. After V⁺ and V⁻ have settled to their final values, a signal can be sent back to the modem on the data terminal ready (DTR)

SP341 TYPICAL CIRCUIT



pin signifying that the computer is ready to accept and transmit data.

SD	ĒN	Power Up/Down	Receiver Outputs
0	0	Up	Enable
0	1	Up	Tri-state
1	0	Down	Enable
1	1	Down	Tri-state

Table 1. Wake–Up Function Truth Table



ORDERING INFORMATION

Model SP341CT.

SP341ET

Temperature Range

Package

CT and ET packages available Tape-on-Reel; please consult the factory




SP481/485




Low–Power RS485/RS422 Interface Transceiver

- Low Power: I_{cc} = 300µA Typical
- Single +5V Supply
- Power Up/Down Glitch-Free Driver Outputs - Permit Live Insertion or Removal of Transceiver
- Driver Maintains High Impedance in Three-State or With the Power Off
- Combined Impedance of a Driver Output and Receiver Allows Up to 32 Transceivers on the Bus
- SP481 Provides SHUTDOWN mode
- Pin Compatible with the MAX481, MAX485 and LTC485



DESCRIPTION...

The Sipex **SP481/485** are low power half–duplex transceivers designed for RS485 and RS422 applications with extended common mode range (+12V to -7V). The driver and receiver feature three-state outputs, with the driver outputs maintaining high impedance over the entire common mode range. The **SP481** features a SHUTDOWN mode for <1 μ A standby power consumption. The **SP481/485** are fully specified over the commercial and industrial temperature ranges.





ABSOLUTE MAXIMUM RATINGS

Supply Voltage (V _{cc})	+12 V
Control Input Voltages Driver Input Voltage	0.5V to V _{cc} +0.5V
Driver Input Voltage	0.5V to V _{cc} +0.5V
Driver Input Voltage	±14V
Receiver Input Voltages	±14V
Receiver Output Voltage	0.5V to V _{cc} +0.5V

* This is a stress rating only and functional operation of the device at these or any other above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

SPECIFICATIONS

 $V_{CC} = 5V \pm 5\%$, $T_{MIN} \le T_A \le T_{MAX}$ unless otherwise noted.

	MIN.	TYP.	MAX.	UNITS	CONDITIONS
DIFFERENTIAL DRIVER					
Output Voltage			5	Volts	Unloaded; $R_1 = \infty$
	2			Volts	with load; $R = 50\Omega$; (RS422)
	1.5		5	Volts	with load; $R = 27\Omega$; (RS485); <i>Fig.</i> 1
Magnitude Change of Output			0.2	Volts	$R = 27\Omega$ of $R = 50\Omega$; Fig. 1
					Voltage for Complementary
					Output States
Common Mode Output			3	Volts	$R = 27\Omega$ or $R = 50\Omega$; Fig. 1
Magnitude Change of Driver			0.2	Volts	$R = 27\Omega$ or $R = 50\Omega$; Fig. 1
Common Mode Output					Voltage for Complementary
In most I Back Matter an) / - lk-	Output States
Input High Voltage	2.0			Volts	DE, DI, RE
Input Low Voltage	1.1		0.8	Volts	DE, DI, RE
Input Current Input Current (A, B)			±2	μΑ	DE, DI, RE
Input Current (A, B)			+1.0	mA	DE = 0, V _{CC} = 0V or 5.25V V _{IN} = 12V
			-0.8	mA	$V_{IN} = 12V$ $V_{IN} = -7V$
Driver Short-Circuit Current			-0.0	ШA	$V_{IN} = -7V$ -7V $\leq V_O \leq +10V$
V _{OUT} = HIGH	35		250	mA	-7 V S VO S +10 V
$V_{OUT} = LOW$	35		250	mA	
Driver Data Rate	0,0		5	Mbps	
Driver Input to Output	20	30	60	ns	$B_{\text{DEFF}} = 54\Omega, C_{14} = C_{16} = 100 \text{pf};$
Driver Input to Output	20	30	60	ns	$R_{DIFF} = 54\Omega$, $C_{L1} = C_{L2} = 100 pf$; Figures 3 and 5
Driver Output to Output		5	10	ns	0
Driver Rise or Fall Time	3	15	40	ns	
Driver Enable to Output High		40	70	ns	C ₁ = 100pF; <i>Fig. 4 & 7</i> ; S ₂ closed
Driver Enable to Output Low		40	-70	ns ns	C ₁ = 100pF; <i>Fig. 4 & 7</i> ; S ₁ closed
Driver Disable Time from Low		40	70	ns	C _L = 15pF; <i>Fig. 4 & 7</i> ; S ₁ closed
Driver Disable Time from Hig	h	40	70	ns	C _L = 15pF; <i>Fig. 4 & 7</i> ; S ₂ closed
RECEIVER					
Diff. Input Threshold Voltage	-0.2		+0.2	Volts	-7V ≤ V _{CM} ≤ +12V
Input Hysteresis		70		mV	$V_{\rm OM} = 0V$
Output High Voltage	3.5			Volts	$I_0 = -4mA, V_{1D} = +200mV$
Output Low Voltage			0.4	Volts	$I_{O} = +4mA, V_{ID} = -200mV$
Three-State (High Impedance	e)		±1.	μA	$I_{O}^{CM} = -4mA, V_{ID} = +200mV$ $I_{O} = +4mA, V_{ID} = -200mV$ $V_{CC} = Max. 0.4V \le V_{O} \le 2.4V$
Output Current					
Input Resistance	12			kΩ	$-7V \le V_{CM} \le +12V$ $0V \le V_O \le V_{CC}$
Short-circuit Current	7		85	mA	$0V \le V_0 \le V_{CC}$
Receiver Data Rate			5	Mbps	
Receiver Input to Output	60	90	200	ns	$R_{DIFF} = 54\Omega, C_{L1} = C_{L2} = 100 pf$
Receiver Input to Output	60	90	200	ns	Figures 3 & 8
Diff. Rcvr Skew It _{PLH} - t _{PHL} I		13		ns	



SPECIFICATIONS (continued)

 $V_{cc} = 5V \pm 5\%$, 0°C<T _A<70°C unless otherwise noted.

PARAMETERS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
RECEIVER					
Receiver Enable to Output Low		20	50	ns	C _{pt} = 15pF; <i>Fig. 2 & 9</i> ; S ₁ closed
Receiver Enable to Output Hi	Receiver Enable to Output High		50	ns	C _{BI} = 15pF; <i>Fig. 2 & 9</i> ; S ₂ closed
Receiver Disable from Low		20	50	ns	C _{BI} = 15pF; <i>Fig. 2 & 9</i> ; S ₁ closed
Receiver Disable from High		20	50	ns	C _{RL} = 15pF; <i>Fig. 2 & 9</i> ; S ₂ closed
POWER REQUIREMENTS					
Supply Voltage	+4.5		+5.5	Volts	V _{cc}
Supply Current					I _{cc}
SP485					
No load		500	900	μΑ	$\overline{\text{RE}}$, DI = 0V or V _{CC} ; DE = 5V
		300	500	μΑ	$\overline{\text{RE}}$, DI = 0V or $V_{CC}^{\circ\circ}$; DE = 0V
SP481					
No load		500	900	μΑ	$\overline{\text{RE}}$, DI = 0V or 5V; DE = 5V
		300	500	μÂ	RE=0V, DI = 0V or 5V;
					DE = 0V
Shutdown Mode		0.1	10	μΑ	$DE = 0V, \overline{RE} = V_{CC}$
ENVIRONMENTAL AND ME	CHANICA	L			
Operating Temperature					
Commercial (-C_)	0		+70	°C	
Industrial (-E_)	40		+85	°C	
Storage Temperature	-65		+150	°C	
Package					
–CŠ, –ES	8-pin plastic DIP				
–CN, –EN	8-pin narrow body SOIC				




Figure 1. Driver DC Test Load Circuit




Figure 3. Driver/Receiver Timing Test Circuit






Figure 2. Receiver Timing Test Load Circuit







PIN FUNCTION... PIN # NAME DESCRIPTION

1 RO Receiver Output. If the receiver output is enabled (\overline{RE} low), then if A>B by 200mV, RO will be high. If A<B by 200mV, then RO will be low.

> RE Receiver Output Enable. A low enables the receiver output, RO. A high input forces the receiver output into a high impedance state. DE

Driver Outputs Enable. A high on DE enables the driver output. A and B, and the chip will function as a line driver. A low input will force the driver outputs into a high impedance state and the chip will function as a line receiver.

DI Driver Input. If the driver outputs are enabled (DE high), then a low on DI forces the outputs A low and B high. A high on DI with the driver outputs enabled will force A high and B low.

5 GND Ground Connection.

6 Driver Output/Receiver Input. Α

7 В Driver Output/Receiver Input. 8 V_{cc}

Positive Supply; 4

$$.75V < V_{cc} < 5.25V$$

FEATURES...

The Sipex SP481 and SP485 are half-duplex transceivers designed for RS485 and RS422 applications. BiCMOS design offers significant power savings over their bipolar counterparts without sacrificing ruggedness against overload of ESD damage or other performance parameters.

The SP481 and SP485 are pin-for-pin replacements for each other and the MAX481 and MAX485 products. The SP485 has an operating current of only 300µA, making it ideal as a replacement for older bipolar products. The SP481 features a shutdown mode that reduces standby operating current to less than 1µA maximum.

The driver and receiver feature three-state outputs, with the driver outputs maintaining high impedance over the entire common mode range. Excessive power dissipation caused by bus contention or faults is prevented by a current limiting circuit at the driver outputs. The receiver has a fail safe feature which guarantees a high output state when the inputs are left open.

The SP481 and SP485 are fully specified over the commercial temperature range.

SHUTDOWN MODE ...

The SHUTDOWN mode is accessed simply by disabling both the DE and \overline{RE} control lines simultaneously. In the SHUTDOWN mode, standby power dissipation is reduced to $<1\mu$ A.




Figure 5. SP485/481 Pinout



4

2

3

INPUTS				OUTPUTS	
RE	DE	DI	LINE CONDITION	В	A
X	1	1	No Fault	0	1
X	1	0	No Fault	1	0
X	0	X	X	Z	Z
X	1	X	Fault	Z	Z

INPUTS			OUTPUTS	
RE	DE	A · B	R	
0	0	+0.2V	1	
0	0	-0.2V	0	
0	0	Inputs Open	1	
1	0	X	Z	

Table 1. Transmit Function Truth Table






Figure 6. Driver Propagation Delays




Figure 7. Driver Enable and Disable Times








Figure 8. Receiver Propagation Delays







ORDERING INFORMATION

Model	Temperature Range	Package
SP481CN	0°C to +70°C	
SP481CS	0°C to +70°C	
SP485CN	0°C to +70°C	
SP485CS		
SP481EN	-40°C to +85°C	
SP481ES		
SP485EN	-40°C to +85°C	
SP485ES	-40°C to +85°C	



THIS PAGE LEFT INTENTIONALLY BLANK




SP486 and SP487




Quad RS485/422 Line Drivers

- RS485 or RS422 Applications
- Quad Differential Line Drivers
- Tri-state Output Control
- 40ns Typical Driver Propagation Delays
- 5ns Skew
- –7V to +12V Common Mode Output Range
- 100µA Supply Current
- Single +5V Supply Operation
- Pin Compatible with SN75172, SN75174, LTC486 and LTC487



DESCRIPTION...

The **SP486** and **SP487** are low-power quad differential line drivers meeting RS485 and RS422 standards. The **SP486** features a common driver enable control; the **SP487** provides independent driver enable controls for each pair of drivers. Both feature tri-state outputs and wide common-mode input range. Both are available in 16-pin plastic DIP and SOIC packages.





ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

V _{cc}	+12V
Input Voltages	
Logic	0.5V to (V _{cc} +0.5V)
Drivers	0.5V to (V _{cc} +0.5V)
Driver Output Voltage	±14V
Input Currents	
Logic	±25mA
Driver	±25mA
Storage Temperature	65°C to +150°C
Power Dissipation	
Plastic DIP	375mW
(derate 7mW/°C above +70°C)	
Small Outline	
(derate 7mW/°C above +70°C)	
Lead Temperature (soldering, 10 sec) .	300°C


SPECIFICATIONS

 $V_{_{CC}}$ = 5V±5%; typicals at 25°C; $T_{_{MIN}} \leq T_{_{A}} \leq T_{_{MAX}}$ unless otherwise noted.

PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
DC CHARACTERISTICS			\sim	$\overline{\langle }$	
Digital Inputs				\sim \sim \sim	DI, EN, EN, EN,/EN,, EN,/EN,
Voltage				$\langle \rangle \rangle$	
V _μ			Q:8	🔨 💛 Volts	
V _{IH_}	2.0			Volts	
Input Current			12/	μΑ	
DRIVER OUTPUTS				\rangle	
Differential Voltage		\sim \sim	5	Volts	$I_0 = 0$; unloaded
	2		\searrow	Volts	$\ddot{\mathbf{R}}_{L} = 50 \text{ ohms (RS422)}$
	1.5	2	5 0.2	Volts	R _L = 27 ohms (RS485); <i>Fig. 1</i>
Change in Output Magnitude			0.2	Volts	for complementary output state
Common Mode Output Voltag		2.3	✓ ₃	Volts	$R_L = 27$ ohms or 50 ohms; <i>Fig. 1</i> $R_L = 27$ ohms or 50 ohms; <i>Fig. 1</i>
Change in Common Mode Ou	itnut Mag		0.2	Volts	for complementary output state
	nput may		0.2	Volto	$R_{i} = 27$ ohms or 50 ohms; <i>Fig. 1</i>
Driver Data Rate		\sim /	5	Mbps	
Short-circuit Current	\sim		_		
	1 ~		250	mA	–7V ≤V _o ≤ +12V
		>	250	mA	–7V ≤V _o ≤ +12V V _o = –7V to +12V
High Impedance Output Curre	ent / /	±2	±200	μΑ	$V_0 = -7\overline{V}$ to $+12V$
POWER REQUIREMENTS	\sim /				
Supply Voltage	4.75	5.00	5.25	Volts	
Supply Ourrent	~	100	200	μA	No load, output enabled
$- \langle \langle \rangle \rangle$	7	100	200	μΑ	No load, output disabled
ENVIRONMENTAL AND ME	CHANIC/	ÀL.			
Operating Temperature				_	
$ /-2 \rangle \rangle \rangle$	0		+70	S°C ∣	
/ <u>∕</u> ⊢E)_) ∨	-40		+85	So S	· · · ·
Storage Temperature	-65		+150	°C	
Package	10	l pin Plastic			
		6-pin SO			
	•		i		
	1				



PINOUT - SP486



SP486 PINOUT

Pin 1 — DI_1 — Driver 1 Input — If Driver 1 output is enabled, logic 0 on DI_1 forces driver output DO_1A low and DO_1B high. A logic 1 on DI_1 with Driver 1 output enabled forces driver DO_1A high and DO_2B low.

 $Pin 2 - DO_1A - Driver 1$ output A.

Pin 3 — DO_1B — Driver 1 output B.

Pin 4 — EN — Driver Output Enable. Please refer to SP486 *Truth Table (1)*.

Pin 5 — DO2B — Driver 2 output B.

Pin 6 — DO_2A — Driver 2 output A.

Pin 7 — DI₂ — Driver 2 Input — If Driver 2 output is enabled, logic 0 on DI₂ forces driver output DO₂Alow and DO₂B high. A logic 1 on DI₂ with Driver 2 output enabled forces driver DO₂A high and DO₂B low.





Figure 1. Driver DC Test Load





Pin 8 - GND Digital Ground.

Pin 9 - DI₃ - Driver 3 (nput - If Driver 3 output is enabled, logic 0 on DI₃ forces driver output DO₃A low and DO₃B high. A logic 1 on DI₃ with Driver 3 output enabled forces driver DO₃A high and DO₃B low.

 $Pin_{10} - DO_{3}A - Driver 3 output A.$


 $Pin 11 - DO_{3}B - Driver 3 output B.$

Pin 12—EN — Driver Output Disable. Please refer to SP486 Truth Table (1).

 $\mathbf{Pin} 13 - \mathbf{DO}_{\mathbf{B}} - \mathbf{Driver} 4$ output B.


Pin 14 — DO_AA — Driver 4 output A.

Pin 15 — DI_4 — Driver 4 Input — If Driver 4 output is enabled, logic 0 on DI_4 forces driver output DO_4A low and DO_4B high. A logic 1 on DI_4 with Driver 3 output enabled forces driver DO_4A high and DO_4B low.





PINOUT - SP487



INPUT OUTPUTS **ENABLES** DI EN EN OUTA OUTB н н Х н L L н Х н н Х L H P L Х L H Hi-IZ-Х L н Hi–Z

Table 1. SP486 Truth Table

Pin 12 EN_4 Driver 3 and 4 Output Enable. Please refer to SR487 (*ruth Table* (2).

Pin 13 DO B Driver 4 output B.

 $Pin_{14} - DO_{4}A - Driver 4 \text{ output } A.$

Pin 15 — DI₄ — Driver 4 Input — If Driver 4 output is enabled, logic 0 on DI₄ forces driver output DO₄A low and DO₄B high. A logic 1 on DI₄ with Driver 3 output enabled forces driver DO₄A high and DO₄B low?

Pin 16 — Supply Voltage V_{cc} — 4.75V $\leq V_{cc} \leq$ 5.25V.

FEATURES...

The **SP486** and **SP487** are low-power quad differential line drivers meeting RS485 and RS422 standards. The **SP486** features active high and active low common driver enable controls; the **SP487** provides independent, active high driver enable controls for each pair of drivers. The driver outputs are short-circuit limited to 200mA. Data rates up to 5Mbps are supported. Both are available in 16-pin plastic DIP and SOIC packages.

INPUT	ENABLES	OUTPUTS			
DI	EN1/EN2 or EN3/EN4	OUTA	OUTB		
н	Н	н	L		
L	н	L	н		
X	L	Hi–Z	Hi–Z		

Table 2. SP487 Truth Table

Hi–Z Hi–Z

Pin 16 — Supply Voltage V_{cc} — 4.75V $\leq V_{cc} \leq$ 5.25V.

SP487 PINOUT

Pin 1 — DI_1 — Driver 1 Input — If Driver 1 output is enabled, logic 0 on DI_1 forces driver output DO_1A low and DO_1B high. A logic 1 on DI_1 with Driver 1 output enabled forces driver DO_1A high and DO_1B low.

 $Pin 2 - DO_1A - Driver 1$ output A.

 $Pin 3 - DO_{1}B - Driver 1$ output B.

Pin 4 — EN_1/EN_2 — Driver 1 and 2 Output Enable. Please refer to SP487 Truth Table (2).

Pin 6 — DO_2A — Driver 2 output A.


Pin 7 — DI, — Driver 2 Input — If Driver 2 output is enabled, logic 0 on DI, forces driver output DO₂A low and DO₂B high. A logic 1 on DI with Driver 2 output enabled forces driver DO₂A high and DO₂B low.

Pin 8 - GND - Digital Ground.

Rin 9 DI_3 Driver 3 Input — If Driver 3 output is enabled, logic 0 on DI₃ forces driver output DO₃A low and DO₃B high. A logic 1 on DI₃ with Driver 3 output enabled forces driver DO₃A high and DO₃B low.

Pin 10 — DO_3A — Driver 3 output A.






AC PARAMETERS

PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
PROPAGATION DELAY	~				
Driver Input to Output	and the second	$ \rightarrow \rangle$			$R_{DIFF} = 54$ ohms, $C_{L1} = C_{L2} =$
A	and the second				100pF; <i>Figure 2</i>
Low to High (t _{PLH})	20	V 40⁄	60	ns	
High to Low (t _{aut})	20	40	60	ns	
Driver Output to Output (tske)/ _	∕ 5	15	ns	
Driver Rise Time (t _R)	\checkmark	>			10% to 90%
SP486		20		ns	
SP487	N/	20		ns	
Driver Fall Time (t_F)					90% to 10%
SP486/	\sim	20		ns	
SP487		20		ns	
DRIVER ENABLE	Y				
To Output High		35	70	ns	$C_{L} = 100 \text{pF};$ Figures 3 and 5
					(S ₂ closed)
To Qutput Low		44	75	ns	$C_{L} = 100 \text{pF}$; Figures 3 and 5
					(S ₁ closed)
🗶 DRIVER DÍSABLE	· ·				
From Output Low		55	92	ns	$C_{L} = 15 pF;$ Figures 3 and 5
					(S, closed)
From Output High		45	75	ns .	$C_{L} = 15 pF;$ Figures 3 and 5
					(S ₂ closed)

 $V_{cc} = 5V\pm5\%$; typicals at 25°C; 0°C $\leq T_A \leq +70$ °C unless otherwise noted.










SP488 and SP489


Quad RS485/422 Line Receivers

- RS485 or RS422 Applications
- Quad Differential Line Receivers
- Tri-state Output Control
- 120ns Typical Receiver Propagation Delays
- –7V to +12V Common Mode Input Range
- 1mA Supply Current
- Single +5V Supply Operation
- Pin Compatible with SN75173, SN75175, LTC488 and LTC489



DESCRIPTION...

The **SP488** and **SP489** are low-power quad differential-line receivers meeting RS485 and RS422 standards. The **SP488** features a common receiver enable control; the **SP489** provides independent receiver enable controls for each pair of receivers. Both feature tri-state outputs and wide common-mode input range. The receivers have a fail-safe feature which forces a logic "1" output when receiver inputs are left floating. Both are available in 16-pin plastic DIP and SOIC packages.





ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

V _{cc}	
Input Voltages	
Logic	0.5V to (V ₂₀ +0.5V)
Receiver	
Receiver Output Voltage	
Input Currents	
Logic	±25mA
Storage Temperature	65°C to +150°C
Power Dissipation	
Plastic DIP	
(derate 7mW/°C above +70°C)	
Small Outline	
(derate 7mW/°C above +70°C)	
Lead Temperature (soldering, 10 sec)	

SPECIFICATIONS

 V_{cc} = 5V±5%; typicals at 25°C; $T_{_{MIN}} \leq T_{_{A}} \leq T_{_{MAX}}$ unless otherwise noted.

PARAMETER	MIN.	TYP.	MAX.	, tîny	CONDITIONS	
DC CHARACTERISTICS						
Digital Inputs Voltage				\sim	EN, EN, EN_1/EN_2 , EN_3/EN_4	
V			0.8	Volts		
V _{IH} Input Current	2.0		+2	Volts μA	I _{IN1}	
				J	INI	
RECEIVER INPUTS			\frown			
Input Resistance Differential Input Threshold	12		+0.2	Kohm Volts	–7V ≤ V _{CM} ≤ 12V –7V ≤ V _{CM} ≤ 12V	
Input Current (A, B)					$-7V \le V_{CM}^{CM} \le 12V$ $V_{CC} = 0V \text{ or } 5.25V; I_{IN2}$	
			+1.0	mA mA	$V_{IN}^{0} = +12V$ $V_{IN} = -7V$	
Receiver Data Rate		\sim /	5	Mbps	in .	
RECEIVER OUTPUTS Output Voltage	\land	\sim				
	3.5	\geq		v	I _o =4mA; V _{ID} = +0.2V	
Vo∟ High Impedance Output Curro	ent		0.4 ±1	V μA	$I_{o} = -4mA; V_{ID} = +0.2V$ $I_{o} = +4mA; V_{ID} = -0.2V$ $V_{cc} = maximum; 0.4V \le V_{o} \le 2.4V$	
POWER REQUIREMENTS						
Supply Voltage	4.75	5.00	5.25	Volts		
Supply Current	7	1		mA	No load	
ENVIRONMENTAL AND ME	CHANIC/	ÀL .				
Operating Temperature						
	0 40		+70 +85	⊃° ⊃°		
Storage Temperature	-40		+150	°C ℃		
Package						
Š Š		pin Plastic				
	1	6–pin SO				






Figure 1. Timing Test Circuit

SP488 PINOUT


Pin $1 - RI_B - Receiver 1$ input B.


Pin 2 — RI_A Receiver 1 input A.

Pin 3 — RO_1 — Receiver 1 Output — If Receiver 1 output is enabled, if $RI_1A > RI_1B$ by 200mV, Receiver output is high. If Receiver 1 output is enabled, and if $RI_1A < RI_1B$ by 200mV, Receiver 1 output is low.

Pin 4 — EN — Receiver Output Enable. Please refer to SP488 *Truth Table (1)*.


Pin 5 — RO_2 — Receiver 2 Output — If Receiver 2 output is enabled, if $RI_2A > RI_2B$ by 200mV, Receiver 2 output is high. If Receiver 2 output is enabled, and if $RI_2A < RI_2B$ by 200mV, Receiver 2 output is fow.





Pin 11 — RO₃ — Receiver 3 Output — If Receiver 3 output is enabled, if $RI_3A > RI_3B$ by 200mV, Receiver 3 output is high. If Receiver 3 output is enabled, and if $RI_3A < RI_3B$ by 200mV, Receiver 3 output is low.

Pin 12—EN—Receiver Output Enable. Please refer to SP488 Truth Table (1).





Pin 13 — RO_4 — Receiver 4 Output — If Receiver 4 output is enabled, if $RI_4A > RI_4B$ by 200mV, Receiver 4 output is high. If Receiver 4 output is enabled, and if $RI_4A < RI_4B$ by 200mV, Receiver 4 output is low.

Pin 14 — RI_4A — Receiver 4 input A.

Pin 15 — RI_4B — Receiver 4 input B.

Pin 16—Supply Voltage V_{cc} — 4.75V V $_{cc}$ 5.25V.

SP489 PINOUT

Pin $1 - RI_1B$ - Receiver 1 input B.

Pin 2 — RI_1A — Receiver 1 input A.

Pin 3 — RO₁ — Receiver 1 Output — If Receiver 1 output is enabled, if $RI_{1A} > RI_1B$ by 200mV, Receiver output is high. If Receiver 1 output is enabled, and if $RI_1A < RI_1B$ by 200mV, Receiver 1 output is low.

Pin 4 — EN1/EN2 — Receiver 1 and 2 Output Enable. Please refer to SP489 *Truth Table* (2).

Pin 5 — RO₂ — Receiver 2 Output — If Receiver 2 output is enabled, if $RI_2A > RI_2B$ by 200mV, Receiver 2 output is high. If Receiver 2 output is enabled, and if $RI_2A < RI_2B$ by 200mV, Receiver 2 output is low.

Pin 6 — RI_A — Receiver 2 input A.

Pin 7 — RI,B — Receiver /2 input B.

Pin 8 — GND — Digital Ground.

DIFFERENTIAL	ENA	BLES	OUTPUT
АВ		EN	RO
V _{ID} 0.2V	Ŧ×	X	H H
-0.2V < V ₁₀ < +0.2V	H X	X L	? ?
V _{ID} 0.2V	H X	X L	L
x	L	н	HiZ

Table 1. SP488 Truth Table

Pin 9 — RI_3B — Receiver 3 input B.

Pin 10 — RI₃A — Receiver 3 input A

Pin 11 — RO₃ — Receiver 3 Output — If Receiver 3 output is enabled, if $RI_3A > RI_3B$ by 200mV, Receiver 3 output is high. If Receiver 3 output is enabled, and if $RI_3A < RI_3B$ by 200mV, Receiver 3 output is low.

Pin 12 — EN3/EN4 — Receiver 3 and 4 Output Enable. Please refer to SP489 Truth Table (2).

Pin 13 — RO_4 — Receiver 4 Output — If Receiver 4 output is enabled, if $RI_4A > RI_4B$ by 200mV, Receiver 4 output is high. If Receiver 4 output is enabled, and if $RI_4A < RI_4B$ by 200mV, Receiver 4 output is low.

Pin 14 - RI₄A - Receiver 4 input A.

Pin $15 - RI_4B$ - Receiver 4 input B.

Pin 16—Supply Voltage V_{cc} —4.75V V $_{cc}$ 5.25V.

FEATURES...

The **SP488** and **SP489** are low–power quad differential line receivers meeting RS485 and RS422 standards. The **SP488** features active high and active low common receiver enable controls; the SP489 provides independent, active high receiver enable controls for each pair of receivers. Both feature tri–state outputs and a -7V to +12V common–mode input range permitting a $\pm7V$ ground difference between devices on the communications bus. The **SP488/489** are equiped with a fail–safe feature which forces a logic high at the receiver output when the input is left floating. Data rates up to 5Mbps are supported. Both are available in 16–pin plastic DIP and SOIC packages.

DIFFERENTIAL A – B	ENABLES EN1/EN2 or EN3/EN4	OUTPUT RO
V _{ID} 0.2V	н	Н
–0.2V < V _{ID} < +0.2V	н	?
V _{ID} 0.2V	н	L
X	L	Hi–Z

Table 2. SP489 Truth Table



AC PARAMETERS

 V_{cc} = 5V±5%; typicals at 25°C; 0°C \leq $T_{_{A}}$ \leq +70°C unless otherwise noted.

PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
PROPAGATION DELAY					
Receiver Input to Output	•				C, = 15pF; <i>Figure 1, 3</i>
Low to High (tPLH)		120		ns	
High to Low (tPH,)		120		ns	
Differential Receiver Skew (ts	кр)	13		ns	
Receiver Rise Time (t _R)					/10% to 99%
SP488		20		ns	$ \setminus \vee / \vee $
SP489		20		ns	
Receiver Fall Time (tF)					90% to 10%
SP488		20		ps	
SP489	•	20		(ns ,	
RECEIVER ENABLE					$\nabla 7 \sim 1$
To Output High		20		, ns	$C_{i} \neq 15 pF$; Figures 2 and 4
5					(S2 closed)
To Output Low		20		AS NS	CL = 15pF; Figures 2 and 4
·					(\$1 closed)
RECEIVER DISABLE				>	<u>``</u>
From Output Low		20	$ \langle \langle \rangle \rangle$	-ns	CL = 15 pF; Figures 2 and 4
					(S1 closed)
From Output High		20	$ \langle \rangle$	ns	CL = 15pF; Figures 2 and 4
. 3			\sim	$ \setminus \setminus \mathbb{Y}$	(S2 closed)
				∇ ∇	, , , , , , , , , , , , , , , , , , ,




Figure 3. Receiver Propagation Delays




Figure 4. Receiver Enable/Disable Timing



	ORDERING INF	ORMATION	\searrow
Quad RS485 Recei			
Model	Enable/Disable		Package
SP488CS	Common; active Low and Active High	0°C to +70°C	
SP488CT	Common; active Low and Active High	0°C to +70°C	
SP488ES	Common; active Low and Active High	40°C to +85°C	16-pin Plastic DIP
SP488ET	Common; active Low and Active High	40°C to +85°C	
SP489CS	One per driver pair; active High	0°C to +70°C	
SP489CT	One per driver pair; active High	0°C to +70°C	
SP489ES	One per driver pair; active High	40°C to +85°C	16-pin Plastic DIP
SP489ET	One per driver pair; active High	40°6-to-+85°C	16-pin SOIC





flexiPORT™ Multi–Mode Serial Transceiver

- Supports Industry Standard Software--Selectable Protocols:
 - RS232 (V.28)


SIGNAL PROCESSING EXCELLENCE

- RS422A (V.11, X.27)
- RS423A (V.10, X.26)
- RS449
- RS485
- V.35
- MIL-STD-188C
- MIL-STD-188-114A, Unbalanced
- MIL-STD-188-114A, Balanced, Type II
- EIA-562
- EIA-530
- Six Outputs/Seven Inputs Provide Complete Communication Interface

DESCRIPTION...

Siper Siper

The **SP501** provides programmable support for a variety of serial digital interface standards in two, 80–pin QFP packages. It features a host of operating modes including local and remote loopback modes, supports DTE and DCE transmit clock, multi–drop operation, maskable interrupt control line and status change detection. A **Sipex**–patented charge pump (5,306,954) internal to the **SP501** allows for +5V–only operation. The **SP501** can be used as a stand–alone multi–protocol interface, or with the **METACOMP** flexiPORTTM cabling system, which allows software determination of the protocol required for the equipment to which it is connected.



SP501 Block Diagram



ABSOLUTE MAXIMUM RATINGS

V_{cc} ______65V Receiver Inputs ±25V TTL Inputs V_{cc} +0.3V; -0.3V

SPECIFICATIONS

(Typical @ 25°C and nominal supply voltages unless otherwise noted)

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
LOGIC INPUTS/OUTPUTS					
DCD, RxC, RI, RxD, DSR, C	ΓS, TxC, I	NT			
V _{OL}		0.4		Volts	I _{OUT} = 3.2mA
V _{oH}		3.5		Volts	$I_{OUT}^{001} = -1.00 \text{mA}$
$D_7 D_0$:				
V _{OL}		0.4		Volts	$I_{OUT} = 6.0 \text{mA}$
V _{OH}		3.5 10.0		Volts μA	$I_{OUT} = -4.00 \text{mA}$
loz		1.0		μΑ μΑ	V _{̃H} or V _{IL} V _{cc} or GND
				pm (
RS-485					
TTL Input Levels					
V _{IL}	0		0.8	Volts	
VIH	2.0			Volts	
Output(s)					
High Level Output			+6.0	Volts	
Low Level Output Differential Output	±1.5		-6.0 ±5.0	Volts Volts	P = 540 C = 50pE
Open Circuit Voltage,Vo	1.5		±5.0 ±6.0	Volts	$R_L = 54\Omega, C_L = 50pF$
Output Current	28		10.0	mA	$R_1 = 54\Omega$
Short Circuit Current			±250	^m A	Terminated in -7V to +12V
Transition Time			120	ns	Rise/Fall time; 10-90%
Transmission Rate			2.5	Mbps	
V.35					·····
TTL Input Levels					
V _{IL}	0		0.8	Volts	
V _{IH}	2.0			Volts	
Ouipui(s)					
Differential Output Transition Time		2.0	40	Volts	$R_L = 100\Omega$; Note 4 Rise/Fall time; 10–90%
Transmission Rate			40 2.5	ns Mbps	Rise/Fail time, 10-90%
MIL-STD-188C	·		2.5	ivibpa	
TTL Input Levels					
	0		0.8	Volts	
V _{IH}	2.0		0.0	Volts	
Output(s)					
High Level Output	+5.0		+7.0	Volts	$R_{L} = 6k\Omega, V_{IN} = 0.8V$ $R_{L} = 6k\Omega, V_{IN} = 2.0V$
Low Level Output	-7.0		-5.0	Volts	$R_{L}^{2} = 6k\Omega, V_{IN}^{''} = 2.0V$
Short Circuit Current			±250	mA	
Output Impedance			100	Ω	l _{o∪τ} ≥ 10mA Rise/Fall time; 10–90%
Transition Time Transmission Rate			0.75 200	μs kbps	rise/raii time; 10-90%
mansmission hate			200	kbps	· · ·
* · · · · · ·				l., .	L



SPECIFICATIONS (continued)

(Typical @ 25°C and nominal supply voltages unless otherwise noted)

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
DRIVER OUTPUTS		_			
RS-422					· · · · · · · · · · · · · · · · · · ·
TTL Input Levels				Valta	
	0		0.8	Volts Volts	
Output(s)	2.0			VOILS	
Differential Output	±2.0		±5.0	Volts	R _L = 100Ω, ≥ 50% V _O
Open Circuit Voltage, Vo			±6.0	Volts	
Balance			±0.4	Volts	$V_{\tau} - V_{\tau}$
Offset			+3.0	Volts	
Short Circuit Current			±150	mA	
Power Off Current			±100	μΑ	
Transition Time			60	ns	Rise/Fall time; 10–90%
Transmission Rate			2.5	Mbps	
RS-423	· · · · · · · · · · · · · · · · · · ·				
TTL Input Levels					
V _{IL}	0		0.8	Volts	
V _{IH}	2.0			Volts	
Output(s) High Level Output	+3.6		+9.0	Volts	B = 4500 (2 drivors)
Low Level Output	-9.0		-3.6	Volts	$R_L = 450\Omega$ (3 drivers) $R_L = 450\Omega$ (3 drivers)
Open Circuit Voltage,Vo	±4.0		±9.0	Volts	$n_{\rm L} = 40022 (0.010000)$
Short Circuit Current			±150	mA	
Power Off Current			±100	μA	
Transition Time			40	ns	Rise/fall time, 1090%
Transmission Rate			100	kbps	
RS-232E TTL Input Levels					
V _{IL}	0		0.8	Volts	
	2.0		0.0	Volts	
Output(s)					
High Level Output	+5.0		+15.0	Volts	$\begin{array}{l} R_{L}=3\mathrm{k}\Omega,\ V_{IN}=0.8V\\ R_{L}=3\mathrm{k}\Omega,\ V_{IN}=2.0V \end{array}$
Low Level Output	-15.0		-5.0	Volts	$R_L = 3k\Omega, V_{IN} = 2.0V$
Open Circuit Voltage,Vo	-15.0		+15.0	Volts	
Short Circuit Current Power Off Impedance	300		±100	mA	$\lambda = 0 \lambda + \lambda = \pm 0 \lambda$
Slew Rate	300		30	Ω V/μs	$V_{CC} = 0V, V_0 = \pm 2V$ B = 3kQ C = 15pE
Transition Time			2	μs	$V_{CC} = 0V; V_O = \pm 2V$ $R_L = 3k\Omega, C_L = 15pF$ Rise/Fall time; 10–90%
Transmission Rate			120	kbps	,
EIA-562					
TTL Input Levels					
V _{IL} VH	0 2.0		0.8	Volts Volts	
Output(s)	2.0			VOILS	
High Level Output	+3.7		+13.2	Volts	Stnd unit load*, V _{IN} = 0.8V
Low Level Output	-13.2		-3.7	Volts	Stnd unit load*, V _{IN} = 2.0V
Open Circuit Voltage,Vo	-13.2		+13.2	Volts	114
Short Circuit Current			±60	mA	
Power Off Impedance	300			Ω	$V_{cc} = 0V; V_{o} = \pm 2V$
Slew Rate	4.0		30	V/µs	
Transition Time Transmission Rate	0.22		3.1 64.0	μs kbps	From -3.3V to +3.3V; stnd unit load
			04.0	roh2	
*Standard unit loads: B - 2k		500 pEt 0	to 20kbros	$P = 2k_0 = 1$	000 pEt > 20kbps
*Standard unit loads: $R_L = 3k\Omega$, $C_L = 2,500 \text{ pF}$; 0 to 20kbps; $R_L = 3k\Omega$, $C_L = 1,000 \text{ pF}$; > 20kbps					



SPECIFICATIONS (continued)

(Typical @ 25°C and nominal supply voltages unless otherwise noted)

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
RECEIVER INPUTS					
RS-485					
TTL Output Levels					
V _{OL}	0		0.4	Volts	
V _{OH}	2.4			Volts	
Input					
High Threshold	+0.2		+12.0	Volts	(a) - (b)
Low Threshold	-7.0		-0.2	Volts	(a) - (b)
Common Mode Range	-7.0		+12.0	Volts	
High Input Current					Refer to graph
Low Input Current					Refer to graph
Receiver Sensitivity			0.2	Volts	Note 3
Input Impedance	1			Unit load	Refer to graph
V.35					
TTL Output Levels					
Vol	0		0.4	Volts	
V _{OH}	2.4			Volts	
Input					
High Threshold	+0.2		+12.0	Volts	(a) - (b)
Low Threshold	-7.0		-0.2	Volts	(a) - (b)
Common Mode Range	-7.0		+12.0	Volts	
High Input Current					Refer to graph
Low Input Current					Refer to graph
Receiver Sensitivity			0.2	Volts	Note 3
Input Impedance	1			Unit load	Note 4
MIL-STD-188C					
TTL Output Levels				1	
VOL	0		0.4	Volts	
V _{OH}	2.4			Volts	
Input					
High Input Current			+0.1	mA	At minimum 6kΩ input resistance
Low Input Current			-0.1	mA	At minimum $6k\Omega$ input resistance
Input Impedance	6			kΩ	
RS-422					
TTL Output Levels					
V _{OL}	0		0.4	Volts	
V _{OH}	2.4			Volts	
Input					
High Threshold	+0.2		+6.0	Volts	(a) - (b)
Low Threshold	-6.0		-0.2	Volts	(a) - (b)
Common Mode Range	-7.0		+7.0	Volts	Defende ave-b
High Input Current					Refer to graph
Low Input Current				Valla	Refer to graph
Receiver Sensitivity	4		±0.2	Volts kΩ	
Input Impedance	4			K52	
RS-423					
TTL Output Levels	1 .	1			
V _{OL}	0		0.4	Volts	
V _{он}	2.4			Volts	
mput					(-) (h)
High Threshold	+0.2		+6.0	Volts	(a) - (b)
Low Threshold	-6.0	1	-0.2	Volts	(a) - (b)
Common Mode Range	-7.0		+7.0	Volts	Defer to graph
High Input Current	1				Refer to graph
	1	1	1		




SPECIFICATIONS (continued)

(Typical @ 25°C and nominal supply voltages unless otherwise noted)


PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
RECEIVER INPUTS					
RS-423					
Low Input Current					Refer to graph
Receiver Sensitivity			±0.2	Volts	0
Input Impedance	4			kΩ	
RS-232E					
TTL Output Levels					
V _{oL}	0		0.4	Volts	
V _{OH}	2.4		l l	Volts	
Input					
High Threshold	+3.0		+15.0	Volts	
Low Threshold	-15.0		-3.0	Volts	
Receiver Open Circuit Bia			+2.0	Volts	
Input Impedance	3		7	kΩ	
EIA-562					
TTL Output Levels					
V _{oL}	0		0.4	Volts	
V _{OH}	2.4			Volts	
Input					
High Threshold	+3.0		+15.0	Volts	
Low Threshold	-15.0		-3.0	Volts	
Input Impedance	3		7	kΩ	Over -15V to +15V range
POWER REQUIREMENTS					
V _{cc}	4.5	5.0	5.5	Volts	
I _{cc}			30	mA	No load; all driver and TTL output
ENVIRONMENTAL AND ME	CHANIC	ÁL.			
Operating Temperature Range	0	1	70	°C	Commercial
	-40		+85	°C	Industrial
Storage Temperature	-65		+150	°C	
Package					
SP501A and SP501D		80-pin QF	P		

Notes:

- 1.
- Both V_{DD} and V_{SS} are generated internally by the on-chip charge pump and are not controlled by the user. V_{SS} will be programmed to -5.0V in the RS423 mode, and -10.0V in all other operating modes. Over -7.0V to +12.0V common mode range 2.
- З.
- The termination network shown in the *Typical Operating Circuit* must be implemented when the **SP501** is to be used with V.35. With the termination network in place, V_{oL} and V_{oH} levels will be 0.55V ±20% 4. with a 100Ω load.







PIN DESCRIPTIONS

Please refer to other sections of this data sheet and to the separate **SP501** Technical Reference document to see how each of the paired signals described below are interconnected for each protocol. Only pins connected to external signals are described. Pins that provide interconnections between the **SP501A** and **SP501D** are not described, but should be connected per the *Typical Operating Circuit* diagram.

CLOCK AND DATA GROUP

TxD (Pin 6, SP501D) — TTL Input — Transmit Data; source for SD(a) and SD(b) outputs.

SD(a) (**Pin 61, SP501A**) — Analog Out — Send Data; inverted; sourced from TxD.

SD(b) (**Pin 59, SP501A**) — Analog Out — Send Data; non-inverted; sourced from TxD.

TxC (Pin 16, SP501D) — TTL — Transmit Clock; bi-directional; sourced to or from TT(a) and TT(b), bidirectional, or ST(a) and ST(b) [outputs only].

TT(a) (**Pin 63, SP501A**) — Analog In or Out — Terminal Timing, inverted; sourced to or from TxC output or input, respectively.

TT(b) (**Pin 65, SP501A**) — Analog In or Out — Terminal Timing, non-inverted; sourced to or from TxC output or input, respectively.

ST(a)/FPCLK (Pin 42, SP501A)—Analog Out— Send Timing, inverted; sourced from TxC; FPCLK Output supplies flexiPORTTM output configuration signal.

ST(b)/FPDIN (Pin 44, SP501A) — Analog In or Out—Send Timing Output, non-inverted; sourced from TxC; FPDIN inputs data from flexiPORTTM adapter.

RxD (**Pin 9, SP501D**) — TTL Output — Receive Data; sourced from RD(a) and RD(b) inputs.

RD(a) (**Pin 70, SP501A**) — Analog In — Receive Data, inverted; source for RxD.

RD(b) (**Pin 71, SP501A**) — Analog In — Receive Data, non-inverted; source for RxD.

RxC (**Pin 10, SP501D**) — TTL Output — Receive Clock; sourced from RT(a) and RT(b) inputs.

RT(a) (Pin 37, SP501A) — Analog In — Receive



Timing, inverted; source for RxC.

RT(b) (**Pin 38, SP501A**) — Analog In — Receive Timing, non-inverted; source for RxC.

CONTROL LINE GROUP

RS, TR, RL, LL(a) and (b) are sourced from a TTL input pin or an internal register.

RTS (**Pin 8, SP501D**) — TTL Input — Request To Send; source for RS(a) and RS(b) outputs.

RS(a) (**Pin 54, SP501A**) — Analog Out — Request to Send, inverted; sourced from RTS.

RS(b) (**Pin 52, SP501A**) — Analog Out — Request to Send, non-inverted; sourced from RTS.

DTR (**Pin 7, SP501D**) — TTL Input — Data Terminal Ready; source for TR(a) and TR(b) outputs.

TR(a)(**Pin58, SP501A**)—Analog Out — Terminal Ready, inverted; sourced from DTR.

TR(b)(**Pin 56, SP501A**)—AnalogOut — Terminal Ready, non-inverted; sourced from DTR.

RL (**Pin 5, SP501D**) — TTL Input — Remote Loop-back; source for RL(a) and RL(b) outputs.

RL(a) (Pin 47, SP501A) — Analog Out — Remote Loopback, inverted; sourced from RL.

RL(b) (Pin 45, SP501A) — Analog Out — Remote Loopback, non-inverted; sourced from RL.

LL(Pin4,SP501D)—TTLInput—LocalLoopback; source for LL(a) and LL(b) outputs.

LL(a) (Pin 51, SP501A) — Analog Out — Local Loopback, inverted; sourced from LL.

LL(b) (Pin 49, SP501A) — Analog Out — Local Loop-back, non-inverted; sourced from LL.

CTS (Pin 11, SP501D) — TTL Output — Clear To Send; sourced from CS(a) and CS(b) inputs.

CS(a) (Pin 66, SP501A) — Analog In — Clear to Send, inverted; source for CTS.

CS(b) (Pin 67, SP501A) — Analog In — Clear to Send, non-inverted; source for CTS.

DSR (Pin 12, SP501D) — TTL Output — Data Set Ready; sourced from DM(a), DM(b) inputs.

DM(a) (Pin 68, SP501A) — Analog In — Data Mode, inverted; source for DSR.

DM(b) (Pin 69, SP501A) — Analog In — Data Mode, non-inverted; source for DSR.

DCD (Pin 13, SP501D) — TTL Output — Data Carrier Detect; sourced from RR(a) and RR(b) inputs.

RR(a) (**Pin 35, SP501A**) — Analog In — Receiver Ready, inverted; source for DCD.

RR(b) (**Pin 36, SP501A**) — Analog In — Receiver Ready, non-inverted; source for DCD.

RI (**Pin 14, SP501D**) — TTL Output — Ring In; sourced from IC(a) and IC(b) inputs.

IC(a) (Pin 39, SP501A) — Analog In — Incoming Call, inverted; source for RI.

IC(b) (Pin 40, SP501A) — Analog In — Incoming Call, non-inverted; source for RI.

MICROCESSOR INTERFACE

D₇-D₀ (Pins 17, 18, 24, 26, 27, 29, 30, 31; SP501D) — TTL — Data lines for RD/WT registers; Bidirectional.

A₀-A₃(Pins 71, 72, 73, 74; SP501D) — TTL Input — Address lines for RD/WT registers.

RD (**Pin 77, SP501D**) — TTL Input — Read strobe, low true, with CS, reads data from registers.

WT (Pin 75, SP501D) — TTL Input — Write strobe, low true, with CS, writes data to registers.

CS (Pin 76, SP501D) — TTL Input — Chip Select enables registers for RD or WT operation. Low true.

RESET (Pin 2, SP501D) — TTL Input — Resets SP501 to known configuration, with all outputs disabled and resets control line status change inter-



rupt. Low true.

INT (Pin 15, SP501D) — TTL Output — Interrupt request indicating control line status change. Low true.

PCLK (Pin 3, SP501D) — TTL Input — 1 MHz to 5 MHz clock input to drive internal logic.

WIRED (Pin 78, SP501D) — TTL Input — Selects internal registers or external control of Line Driver and Receiver operating modes.

POWER SUPPLIES

 V_{CC} (Pin 70, SP501D; Pins 25, 33, 41, 48, 55, 62, 73, 74, SP501A) — + 5V — Operating voltage for all modes; all V_{CC} pins can be tied together on pc board; V_{CC} must be bypassed with a 22µF capacitor to ground.

DIGITAL GROUND (Pin 25, SP501D; Pins 29, 34,43,46,53,57,60,64,72,75,SP501A)—Voltage common for all circuitry.

 V_{DD} (Pin 27, SP501A) — +10V Charge Storage Capacitor — External charge storage capacitor to V_{cc} . DO NOT APPLY VOLTAGE TO THIS PIN.

 V_{ss} (Pin 32, SP501A) — -10V Charge Storage Capacitor — External charge storage capacitor to ground. DO NOT APPLY VOLTAGE TO THIS PIN.

 C_1^+ and C_1^- (Pins 26 and 30, SP501A) — Pins for floating capacitor for charge pump power supplies. Capacitor values of 22µF will provide proper operation.

 C_2^+ and C_2^- (**Pins 28 and 31, SP501A**) — Pins for floating capacitor for charge pump power supplies. Capacitor values of 22µF will provide proper operation.

FEATURES...

The **SP501** is a highly integrated monolithic line transceiver and controller that provides programmable support for a variety of serial digital interface standards. The **SP501** can be integrated into systems as a stand-alone multi-protocol¹ interface, or can be used with the **METACOMP** flexiPORT^{TM†} cable

system as a complete multi-protocol interface system. When used with the METACOMP flexi-PortTM cabling system, the SP501 can determine the type of interface to which it is connected, and can be programmatically configured to transmit and receive in the appropriate protocol. The ability to both support multiple interface protocols and to determine the protocol required by the equipment that is connected to it, eliminates the manual setting of jumpers and switches, and the potential damage that results from errors in improperly configuring the communications port. Because the SP501 integrates all the necessary circuitry to support multiple protocols, with no external jumpers or switches, all of the protocols can often be implemented in less space than a single RS232 interface.

Each of the line driver elements can output signals which conform with three different electrical voltage level specifications: RS-232, RS-422/RS-485, and RS-423. Using these three modes, the SP501 supports each of the protocols listed in the Features list on the first page of this data sheet, as well as others which are equivalent. Different standards require various combinations of these outputs. For example, V.35 requires V.11 voltages on the transmit and receive clock and data lines, but all control lines are RS-232. Similarly, the RS-449 specification requires RS-422 voltages on clock and data, and most control lines, but RL and LL control lines are RS-423. The EIA-530 specification has the same RS-422 and RS-423 signal requirements as RS-449, but uses a DB-25 connector instead of the DB-37 required by RS-449. Thus selecting RS-449 protocol means selecting certain drivers as RS-422 outputs and others as RS-423. Programming the SP501 to one of the interface standards (i.e. EIA 562, RS449, etc) will automatically select the correct underlying standards as required for each pin.

The protocol and operating mode programming of the **SP501** is done via a set of internal registers. The registers are equipped with data readback to allow the user to query the **SP501** and determine the current operating mode. Operating modes include normal communications using the selected protocol, local and remote loopback for local- or remote-initiated diagnostics and flexiPORTTM cable/connector interrogation. Additional features include the generation of an interrupt on mask–programmable status line state changes, selectable internal or external control of line drivers/receivers, and selectable inversion of the sense






Figure 1. Charge Pump — Phase 1

of any individual output or input signal. The **SP501** also contains circuitry to detect unused or floating inputs as false.

The **SP501** is implemented as a two-chip, custom ASIC, incorporating mixed analog and digital processes. The two-chip set incorporates **SIPEX** line driver and receiver technology and **METACOMP** flexiPORTTM technology. The **SP501** provides a complete, totally integrated multi-protocol interface solution. The **SP501** is packaged in two 80-pin QFP packages. It requires a single +5V power supply; all internal positive and negative operating voltages are generated by a proprietary[†] internal charge pump circuit. Units are available for operation over the commercial (0°C to +70°C) and industrial (-40°C to +85°C) temperature ranges. Please consult the factory for product screened to MIL-STD-883C.

** flexiPORTTM is a proprietary, patent-pending technology of METACOMP Inc, 10989 Via Frontera, San Diego, CA 92127. The SP501 is ajoint development effort between METACOMP and SIPEX CORPORATION. For the flexiPORTTM circuitry to determine the interface protocol, the remote equipment must be interconnected to the host serial port supported by the SP501 with a flexiPORTTM "smart" adapter. The term flexiPort is a trademark of METACOMP, Inc.

[†] Patented (5,306,954)

¹ Strictly speaking, level 1 standards are not "protocols"; correctly used, the term refers to open systems interconnect (OSI) level 2 and higher standards. However, it has become common practice within the industry to apply the term "protocol" within the context of discussions regarding level 1 standards. When used in this data sheet, the terms "protocol" or "industry standard interface" are used interchangeably and should be taken to mean the OSI level 1, physical level, interface standards (e.g. EIA--530, V.35, etc.).

CHARGE-PUMP


The charge pump is a **Sipex**-patented design (5,306,954) and uses a unique approach compared to older less-efficient designs. The charge pump still requires four external capacitors, but uses a four-phase voltage shifting technique to attain symmetrical 10V power supplies. Figure 3a shows the waveform found on the positive side of capcitor C₂, and Figure 3b shows the negative side of capcitor C₂. There is a free-running oscillator that controls the four phases of the voltage shifting. A description of each phase follows.


Phase 1

 $-V_{ss}$ charge storage -During this phase of the clock cycle, the positive side of capacitors C_1 and C_2 are initially charged to +5V. C_1^+ is then switched to ground and charge in C_1^- is transferred to C_2^- . Since C_2^+ is connected to +5V, the voltage potential across capacitor C_2 is now 10V.

Phase 2

- V_{ss} transfer - Phase two of the clock connects the negative terminal of C_2 to the V_{ss} storage capacitor and the positive terminal of C_2 to ground, and transfers the generated -10V to










Figure 3. Charge Pump Waveforms

 C_3 . Simultaneously, the positive side of capacitor C_1 is switched to +5V and the negative side is connected to ground.

Phase 3

— V_{DD} charge storage — The third phase of the clock is identical to the first phase — the charge transferred in C₁ produces -5V in the negative terminal of C₁, which is applied to the negative side of capacitor C₂. Since C₂⁺ is at +5V, the voltage potential across C₂ is 10V.

Phase 4

- V_{DD} transfer - The fourth phase of the clock connects the negative terminal of C₂ to ground and transfers the generated 10V across C₂ to C₄, the V_{DD} storage capacitor. Again, simultaneously with this, the positive side of capacitor C₁ is switched to +5V and the negative side is connected to ground, and the cycle begins again.


Since both V⁺ and V⁻ are separately generated


from V_{CC} in a no-load condition, V⁺ and V⁻ will be symmetrical. Older charge pump approaches that generate V⁻ from V⁺ will show a decrease in the magnitude of V⁻ compared to V⁺ due to the inherent inefficiencies in the design.

The clock rate for the charge pump typically operates at 15kHz. The external capacitors must be 22μ F with a 16V breakdown voltage rating. Two external Schottky diodes are required for high rate of rise power supplies, as shown in the Typical Operating Circuit elsewhere in this data sheet.

USING THE SP501... PROGRAMMING

Programming of the **SP501** is done via a group of 8-bit read/write registers, which allow for data readback and verification of current register status. The various control registers are addressed as shown in *Table 1, SP501 Register Address Map.*










Figure 5. Charge Pump — Phase 4

Output Mode Register (R₀)

The **Output Mode Register** (\mathbf{R}_0) is used to select the protocol to be used on all transmitted data as shown in *Table 2, Output Mode Register*. With this register addressed, data is written into the register to set the drivers to the selected protocol.

 D_7 of the **Output Mode Register** selects CON-TINUOUS or MULTIDROP mode within the selected protocol. If CONTINUOUS is set $(D_7=1)$, the output drivers are always enabled. If MULTIDROP is set $(D_7=0)$, the output drivers are enabled or tri-stated under the control of the DTR TTL input control line. The source of the DTR control line is determined by the Control Line Configuration Register (R_5), and is either the TTL input pin DTR, or Register 6. General output enable is controlled by the Interface Configuration Register (R_5).

The current state of the Output Mode Register can be read back at any time by the microprocessor. Bits $D_6 - D_4$ will be read back as undefined (as either 1's or 0's), and bits D_7 and $D_3 - D_0$ will reflect the current programmed state. It is important that when the operating mode is changed, or the outputs are enabled (via R_2), the start of data transmission must be delayed by one second to allow the internal charge pump to stabilize so

	REGISTER ADDRESS MAP								
ADDRESS	MODE	REGISTER							
0	RD/WT	Register 0 - Output Mode Register							
1	RD/WT	Input Mode Register							
2	RD/WT	Configuration Register							
3	RD	Receive Control Line Status Register							
4 .	RD	Status Change Interrupt Cause Register							
4	WT	Reset Interrupt Cause Register - Set Interrupt Mask							
5	RD/WT	Control Line Configuration Register							
6	RD/WT	DTR Control Register							
7	RD/WT	RTS Control Register							
8	RD/WT	RL Control Register							
9	RD/WT	LL Control Register							
A	WT	flexiPort Control Register							
A	RD	flexiPort Status Register							
В		Not Used							
С	RD	flexiPort Data Register							
D	RD/WT	Output Sense Register							
E	RD/WT	Input Sense Register							
F		Not Used							

Table 1. SP501 Register Address Map



	R	- OUTPUT N	IODE REGISTER (RD/WT)
D ₇	D_7 D_6 D_5 D_4		PROTOCOL
If =0, Multi-drop	N/A	0000	All outpus tri-stated
If = 1, Continuous		-	
		0001	MIL-STD-118C
		0010	RS-232
		0011	EIA562
		0100	RS-422
		0101	RS-485
		0110	MIL-STD-188-114A (Balanced)
		0111	Not Used
		1000	RS-423
		1001	MIL-STD-188-114A (Unbalanced)
		1010	Not Used
	· · · · · · · · · · · · · · · · · · ·	1011	Not Used
		1100	RS-449
		1101	EIA530
		1110	V.35
		1111	Not Used

Table 2. R_o Output Mode Register

that the full output voltage is available. Following a reset, all output drivers remain disabled until after R_0 has been programmed.

Input Mode Register (R₁)

The **Input Mode Register** (\mathbf{R}_1) is used to select the protocol to be used on all received data as shown in *Table 3, Input Mode Register*. With this register addressed, 4-bit data is written into the register to set the receivers to the appropriate single-ended or differential configuration and threshold levels required by the selected protocol. In a manner similar to the **Output Mode Register**, the **SP501** takes care of programming the data, clock and control lines to the levels necessary for proper operation as the selected protocol interface.

Line receivers have three different configurations. Configuration 0 is suitable for receiving RS-232 signals. It is single-ended, with a comparator threshold between 1.0Vand 1.5V, so that a floating input signal always registers as false. Configuration 1 receivers are differential inputs, with a sufficent sensitivity, and narrow enough hysteresis window to detect V.35 signals. These also provide detection of floating signals as false. Configuration 2 is single-ended, with a comparator threshold near 0V for detecting lower-level incoming signals such as RS-423. Configuration 2 inputs are also biased so that they detect floating inputs as false. Like the **Output Mode Register** (\mathbf{R}_0), RS-449, EIA 530 and V.35 modes indicate certain arrangements of line receivers set to configuration 0, 1, or 2.

Some users of RS-423 will use Configuration 2 referenced to local signal common.Others will choose to use the Configuration 1 differential input receivers and connect the (b) input lead to signal common at the driving point. This is done by programming the drivers to RS-423, and the receivers to RS-422.

The **Input Mode Register** may be read back at any time to determine it's current state. Bits $D_7 - D_4$ are undefined, and bits $D_3 - D_0$ will reflect the current programmed states.

Interface Configuration Register (R₂)

The Interface Configuration Register (\mathbf{R}_2) is a register that enables the driver outputs, and controls the normal, local and remote loop-back modes, and the direction and interconnection of the TxC, TT(a), TT(b), ST(a) and ST(b) pins. Please refer to the separate **SP501** Technical Reference document for a diagram of the actual



	R, — INPUT MODE REGISTER (RD/WT)								
$D_7 D_6 D_5 D_4$	$D_3 - D_0$	PROTOCOL							
N/A	0000	Disables receivers; all receiver outputs are undefined							
	0001	MIL-STD-118C							
	0010	RS-232							
	0011	EIA-562							
	0100	RS-422							
	0101	RS-485							
	0110	MIL-STD-188-114A (Balanced)							
	0111	Not Used							
	1000	RS-423							
	1001	MIL-STD-188-114A (Unbalanced)							
	1010	Not Used							
	1011	Not Used							
	1100	RS-449							
	1101	EIA530							
	1110	V.35							
· · · · · · · · · · · · · · · · · · ·	1111	Not Used							

Table 3. R, Input Mode Register

configuration of these pins for the various operating modes that affect them.

Both D_0 and D_1 control the loopback mode of the **SP501**. When set to 0, the NORMAL mode is selected; signals flow from the TTL pins to or from the Analog pins. When D_0 is programmed with a 1, LOCAL LOOPBACK mode is selected. The signals to be transmitted are fed back internally to the receiver side of the **SP501**, and the input pins normally connected to the receivers are disabled. The output signals continue to be transmitted in order to allow them to be observed with an oscilloscope for test purposes.

If D_1 is programmed with a 1, REMOTE LOOPBACK mode is selected. The signals received from the remote end of the link are fed back to the line driver side of the **SP501**, enabling diagnostics to be run from the far end of the link. The incoming signals can still be received locally. If both local and remote loopback are selected at the same time, both sides would be independently looped back.

If D_2 is programmed to 0, TxC is sourced from the TT(a) and TT(b) pins. If programmed to a 1, TxC is the source for the TT(a) and TT(b) pins or ST(a) and ST(b) pins, as controlled by Register A, bit D_0 .

A reset clears all bits of R_2 and disables all outputs (D_3 =0). Enabling the flexiPORTTM circuitry will also disable the driver outputs by resetting bit D_3 ; after flexiPORTTM operations are complete, R_2 must be written again to enable the driver outputs by setting D_3 =1. When either the Local or Remote Loopback mode is selected, TxD is connected to RxD, TxC is connected to RxC, RTS is connected to CTS, DTR is connected to DSR, LL is connected with RI and RL is connected to DCD.

Receive Control Line Status Register (R₃) [Read Only]

The **Receive Control Line Register** (\mathbf{R}_3) (see *Table 5*) is a register that reads the current status of the incoming control lines. These control lines are also available on output pins for use by external circuitry. Reading a 1 in bits D_3-D_0 indicates a FALSE condition of the control line; a 0 indicates a TRUE condition.

Status Change Interrupt Cause and Reset Register (R_4) [Read Only]

The SP501 has a Latched Status Holding Register and



R ₂ - INTERFACE CONFIGURATION REGISTER [RD/WT]									
D ₃ D ₂ " D ₁ D ₀									
0=Outputs Off	0=TxC In	0=Normal mode	0 = Normal mode						
1=Outputs On	1=TxC Out	1=Remote Loopback	1 = Local Loopback						
** with respect to the SP50	1; with D ₂ =0, TxC is a	n input to the SP501; with D	=1, TxC is output from the						
SP501, coming from TT(a)	and TT(b) or ST(a) ar	nd ST(b), depending on the c	onfiguration chosen.						

Table 4. R₂ Interface Configuration Register

circuitry to continuously compare the latched status with the current control line status. Should one or more of the control lines change state, it will, if it is so enabled by the Interrupt Mask Register, generate an interrupt to the host microprocessor.

The Status Change Interrupt Cause and Reset Register (\mathbf{R}_{4a}) (see *Table 6*) is a register that contains the present state of the RI, DCD, DSR and CTS control lines in bits D_7 - D_4 respectively, which are the same as R_3 . Bits $D_3 - D_0$ contain bits set to 1 for each of these control lines that have changed state since their status was last latched into the Latched Status Holding Register due to a prior read operation to \mathbf{R}_{4a} . Whenever any bit in this register is set, the interrupt output line is asserted. Once a bit is set, it remains set until the $\mathbf{R}_{4_{2}}$ register status is read, so that an interrupt is generated even if the control line returns to it's original status. Each bit is set independently so that all status line changes are stored. Reading a 1 in bits D_{γ} - D_{λ} , the present state status, indicates the applicable control line has changed state since the last read; a 0 means the control line has not changed state.

Interrupt Mask Register (R_{4b}) [WT]

When R_4 is written it enables each control line whose corresponding bit is set to 1 to generate an interrupt under the conditions described above.

Interrupts will only be generated in response to changes in the status of lines which have a 1 stored in their bit position, thus control line interrupts can be selectively enabled. The current control line status is stored into the Latched Status Holding Register whenever the interrupt is reset as a result of reading register \mathbf{R}_{4a} ; thus the next interrupt will be generated by a control line change from the state at the time the **Interrupt Cause and Reset Register** was last read.

Control Line Source Register (R₅) [RD/WT]

The Control Line Source Register (\mathbf{R}_5) (see *Table 8*) is a register that independently determines the line driver source for each of the DTR, RTS, RL and LL control lines. Each can be selected to be received from either an internal register (\mathbf{R}_6 through \mathbf{R}_9 , repectively) or the TTL level input pin from external circuitry.

Writing a 0 to D_0 programs the input source of the DTR Line Driver to be the DTR TTL input (pin 7, **SP501D**). Writing a 1 to D_0 programs the DTR Line Driver source to be R_6 , the DTR Control Register.

Writing a 0 to D_1 programs the input source of the RTS Line Driver to be the RTS TTL input (pin 8, **SP501D**). Writing a 1 to D_1 programs the RTS Line Driver source to be R_7 , the **RTS Control Register**.

Writing a 0 to D_2 programs the input source of the RL Line Driver to be the RL TTL input (pin 5, **SP501D**). Writing a 1 to D_2 programs the RL

R ₃ - RECEIVE CONTROL LINE STATUS REGISTER [Read Only]							
D ₃	D ₂	D ₁	Do				
RI	DCD	DSR	CTS				

Table 5. R₃ Receive Control Line Status Register



	R _{4a} - STATUS CHANGE INTERRUPT CAUSE AND RESET REGISTER [Read Only]									
PRESENT STATE				INTERRUPT CAUSE						
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀			
RI	DCD	DSR	CTS	RI	DCD	DSR	CTS			

Table 6. R₄₀ Status Change Interrupt Cause and Reset Register

R _{4b} - INTERRUPT MASK REGISTER [WT]									
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		
N/A	N/A	N/A	N/A	RI	DCD	DSR	CTS		

Table 7. R_{4b} Interrupt Mask Register

Line Driver source to be R₈, the RL Control Register.

Writing a 0 to D_3 programs the input source of the LL Line Driver to be the LL TTL input (pin 4, **SP501D**). Writing a 1 to D_3 programs the LL Line Driver source to be R_9 , the LL Control Register.

DTR Control Register (R₆) [RD/WT]

When the DTR source is programmed as internal by \mathbf{R}_5 , writing a 0 to \mathbf{R}_6 outputs a DTR False, and writing a 1 outputs a DTR True, as reflected on the TR(a) and TR(b) pins. When \mathbf{R}_5 is programmed as EXTERNAL, this register has no effect.

This register may be read back at any time to determine it's current state. D_0 will reflect the current programmed state of the DTR control register.

RTS Control Register (R₇) [RD/WT]

When the RTS source is programmed as internal by \mathbf{R}_5 , writing a 0 to \mathbf{R}_7 outputs a RTS False, and writing a 1 outputs a RTS True as reflected on the RS(a) and RS(b) pins. When \mathbf{R}_5 is programmed as EXTERNAL, this register has no effect.

This register may be read back at any time to determine it's current state. D_0 will reflect the current programmed state of the RTS control register.

RL Control Register (R_s) [RD/WT]

When the RL source is programmed as internal by \mathbf{R}_{5} , writing a 0 to \mathbf{R}_{8} outputs a RL False, and writing a 1 outputs a RL True as reflected on the RL(a) and RL(b) pins. When \mathbf{R}_{5} is programmed as EXTERNAL, this register has no effect.

This register may be read back at any time to determine it's current state. D_0 will reflect the current programmed state of the RL control register.

LL Control Register (R_o) [RD/WT]

When the LL source is programmed as internal by \mathbf{R}_{s} , writing a 0 to \mathbf{R}_{9} outputs a LL False, and writing a 1 outputs a LL True as reflected on the LL(a) and LL(b) pins. When \mathbf{R}_{s} is programmed as EXTERNAL, this register has no effect.

This register may be read back at any time to determine it's current state. D_0 will reflect the current programmed state of the LL control register.

flexiPORT™ Control Register (R_A) [WT only]

flexiPORTTM is a **METACOMP** proprietary, patent-pending technique for determining the interface type of an attached interface adapter. Programming D_3 to a 1 enables the flexiPORTTM circuitry; a 0 disables it. Enabling the

	R ₅ - CONTROL LINE SOURCE REGISTER [RD/WT]								
D ₃	D ₂	D ₁	D _o						
LL	RL	RTS	DTR						
	0 = EXTERNAL	1 = INTERNAL	· · · · · · · · · · · · · · · · · · ·						

Table 8. R₅ Control Line Source Register



CONTROL REGISTERS [RD/WT]									
D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0									
R ₆ - DTR	N/A	DTR							
R ₇ -RTS	N/A	RTS							
R ₈ - RL	N/A	RL							
R ₉ - LL	N/A	LL							

Table 9. R₆₋₉ DTR, RTS, RL and LL Control Registers

flexiPORTTM circuitry clears the **Interface Configuration Register** (\mathbf{R}_2), bit D_3 , which disables all line drivers except FPCLK. After flexiPORTTM operations are completed, the desired line driver and receiver types must be programmed and enabled by writing to \mathbf{R}_0 , \mathbf{R}_1 and then \mathbf{R}_2 . It is important to note that for normal operations, D_3 must be set to 0. For a complete description of how the flexiPORTTM control registers and associated circuitry function, please refer to the separate **SP501** Technical Reference document.

The **flexiPORT**TM **Control Register** D_0 is used to control TxC pin usage. If $D_0 = 0$, its reset state, pins TT(a) and TT(b) are used for TxC out or in, depending on the state of \mathbf{R}_2 — D_2 , which controls the direction of TxC. With D_0 of the **flexiPORT**TM **Control Register** (\mathbf{R}_A) set to 0, pins ST(a)/FPCLK and ST(b)/FPDIN are used for flexiPORTTM operations. If $D_0 = 1$, pins ST(a) and ST(b) are sourced from the TxC input. This permits easily conforming to standard RS-232 or EIA-530 pinouts for users not using flexiPORTTM adapters.

flexiPORT™ Status Register (R_A) [RD only]

Register $\mathbf{R}_{\mathbf{A}}$ can be read at any time to determine the status of the flexiPORTTM operations (see *Table 11*). For a complete description of how the flexiPORTTM control registers and associated circuitry function, please refer to the separate **SP501** Technical Reference document. flexiPORTTM Data Register (R_c) [RD only] For a complete description of how the flexiPORTTM control registers and associated circuitry function, please refer to the separate SP501 Technical Reference document.

Output Sense Register (R_D) [RD/WT]

Register $\mathbf{R}_{\mathbf{D}}$ is used to change the sense of any output driver. This register is cleared by a RE-SET. Writing a 1 to any bit position reverses the output polarity of that signal. This and the following register are used mainly to conform to MIL-STD 188C, which has certain signals inverted in polarity from the RS-232 standards. This register may be read back at any time to determine it's current state. Bits D_7 and D_6 will be read back as undefined, and bits D_5 through D_0 will reflect the current programmed states.

Input Sense Register (R_F) [RD/WT]

Register $\mathbf{R}_{\mathbf{E}}$ is used to change the sense of any input receiver. This register is cleared by a RE-SET. Writing a 1 to any bit position reverses the input polarity of that signal. This register may be read back at any time to determine it's current state. Bits D_7 and D_6 will be read back as undefined, and bits D_5 through D_0 will reflect the current programmed states.

R _A — FLEXIPORT™ CONTROL REGISTER [WT only]									
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D _o		
N/A	N/A	N/A	N/A	flexiPort	Vcc	CLOCK	CLOCK		
		•		ENABLE	OUT	OUT	PIN		

Table 10. R_A flexi-Port[™] Control Register



D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
RDY	N/A	N/A	N/A	flexiPort	Vcc	CLOCK	CLOC
				ENABLE	OUT	Ουτ	PIN
	∫ flexiPORT™						
		R _c —	FLEXIPORT	' DATA REGISTER [R	D only]		
D ₇	D ₆	D ₅	D ₄	D3	D ₂	D ₁	D ₀
	-6	-5		EXIPORT DATA	-2		-0
		R _D		ENSE REGISTER [RD			
D ₇ N/A	D ₆ N/A	D₅ TxC	— OUTPUT SE D₄ TxD	ENSE REGISTER [RD D ₃ LL	/ ///T] D ₂ RL	D ₁ RTS	D₀ DTF
N/A		D₅ TxC	D ₄	D ₃	D ₂	D ₁ RTS	
N/A	N/A	D₅ TxC	D ₄	D ₃	D ₂	D ₁ RTS	
N/A	N/A	D₅ TxC	D ₄	D ₃	D ₂	D ₁ RTS	
N/A	N/A	D₅ TxC	D ₄	D ₃	D ₂	D ₁ RTS	
N/A	N/A	D₅ TxC	D ₄	D ₃	D ₂	D ₁ RTS	
N/A	N/A	D₅ TxC	D ₄ TxD	D ₃	D ₂ RL	D ₁ RTS	
N/A	N/A	D ₅ TxC Register	D ₄ TxD	LL LL	D ₂ RL	D ₁ RTS	

RESET

The RESET control line clears all registers to the following state:

- Register $R_0, D_7, D_3 D_0 = 0$
- Register \mathbf{R}_{1} , $\mathbf{D}_{3} \mathbf{D}_{0} = \mathbf{0}$
- Register R_2 , $D_3 D_0 = 0$
- Register R_3^2 , $D_3^2 D_0^2$ = Present Status
- Register \mathbf{R}_{4a}^{T} , \mathbf{D}_{7}^{T} \mathbf{D}_{4}^{T} = Present Status \mathbf{D}_{3}^{T} — \mathbf{D}_{0}^{T} = 0
- Register $R_{4b}, D_3 D_0 = 0$
- Register $R_5, D_3 D_0 = 0$
- Register R_6 , $D_0 = 0$
- Register R_7 , $D_0 = 0$
- Register R_8 , $D_0 = 0$
- Register R_0 , $D_0 = 0$
- Register $R_A, D_3 D_0 = 0$
- Register R_{C} , $D_7 D_0 = 0$
- Register $\mathbf{R}_{\mathbf{D}}, \mathbf{D}_{5} \mathbf{D}_{0} = 0$
- Register R_F , $D_5 D_0 = 0$


HARD-WIRED OPERATING MODE

In those applications not controlled by a microprocessor, the **SP501** has an operating mode whereby all controls can be provided via jumpers tied to logic "1" or "0". With pin 78 (**SP501D**) (WIRED) tied low, the entire control register interface is replaced with direct access to the Line Driver and Receiver mode control bits. When controlled in this manner, each pin provides the functions as described below.


Input pins D₃-D₀ (27, 29-31; **SP501D**) supply the Output Driver control bits normally provided by the Output Mode Register $(R_0) D_2 - D_0$. Input pins D_7 - D_4 (17, 18, 24 and 26; **SP501D**) supply the Input Receiver control bits normally provided by the Input Register (R_1) , D_3 - D_0 . The address bus inputs A_0 - A_3 (pins 71–75, **ŠPŠ01D**) provide the Interface Configuration Register (R_2) lines. A_0 (pin 71, **SP501D**) provides the LOCAL LOOPBACK function normally provided by R₂, D₀. A₁(pin 72, **SP501D**) provides the REMOTE LOOPBACK function normally provided by R_2 , D_1 . A_2 (pin 73, **SP501D**) provides the TxC clock direction function normally provided by R_2 , D_2 . The output driver tri-state function normally provided by R_2 , D_3 is provided by A₃ (pin 74, **SP501D**).



HARD-WIRED CONTROL







OPERATING MODE BLOCK DIAGRAMS

The following pages describe the individual driver and receiver configurations for each operating mode of the **SP501**. User–specific programming, such as TxC direction or DTR signal source, are not shown specifically, but are indicated by control register bit and corresponding controlled switch positions.


The operating protocols that share comon configurations are grouped together. There are four groups of protocols:

Group 1 — RS232/RS423/EIA562/MIL-188C/MIL-114AUB Group 2 — RS449/EIA530 Group 3 — RS422/RS485/MIL-114A-B-2 Group 4 — V.35

Separate drawings are shown for the CLOCK AND DATA LINES and the CONTROL LINES for each Group. In addition to the protocol groupings, the local and remote loopback operating modes are shown, as is the flexi–PortTM operating mode.



CLOCK AND DATA LINE CONFIGURATION — GROUP 1 RS-232, RS-423, EIA-562, MIL-STD- 188C AND MIL-STD-188-114A UNBALANCED PROTOCOLS




NG EXCELLENCE

138


	PROTOCOL:						
RS-232E (V28)	RS-423 EIA-562		MIL-188C	MIL-114AUB			
82 1XXX 0010	88 1XXX 1000	83 1XXX 0010	81 1XXX 0001	89 1XXX 1001			
02 XXXX 0010	08 XXXX 1000	03 XXXX 0010	01 XXXX 0001	09 XXXX 1001			
R\$-232	RS-423	R9-232	RS-232	RS-423			
RS-232	RS-423	RS-232	RS-232	RS-423			
RS-232	RS-423	RS-232	RS-232	RS-423			
RS-232	RS-423	RS-232	RS-232	RS-423			



CONTROL LINE CONFIGURATION — GROUP 1 RS-232, RS-423, EIA-562, MIL-STD- 188C AND MIL-STD-188-114A UNBALANCED PROTOCOLS












CLOCK AND DATA LINE CONFIGURATION — GROUP 2 RS-449 AND EIA-530 PROTOCOLS




Sipex Signal Processing excellence







SIDEX




CLOCK AND DATA LINE CONFIGURATION — GROUP 3 RS-422, RS-485 AND MIL-STD-188-114A BALANCED PROTOCOLS





CONTROL LINE CONFIGURATION — GROUP 3 RS-422, RS-485 AND MIL-STD-188-114A BALANCED PROTOCOLS






5	PROTOCOL:	
RS-422 (V.11, V.27)	RS-485	MIL-114A-B-2
RS-422	RS-422	RS-422



CLOCK AND DATA LINE CONFIGURATION — GROUP 4 V.35 PROTOCOL




Siper Signal Processing excellence

	PROTOCOL:
	V.35
	8E 1XXX 1110
	0E XXXX 1110
	RS–422 (or V.35 with external attenuator)
	RS–422 (or V.35 with external attenuator)
•	RS-422 (or V.35 with external attenuator)
	RS–422 (or V.35 with external attenuator)










	PROTOCOL:
	V.35
	nj-zjz
	RS-232
	RS-232
<u></u>	
	RS-232
	RS-232
	RS-232
	RS-232
	RS-232




LOCAL LOOPBACK MODE







REMOTE LOOPBACK MODE











ORDERING INFORMATION flexiPORT™ Multi--Mode SerialTransceiver Model Temperature Range Package SP501ACF 0°C to +70°C SP501DCF 0°C to +70°C 0°C to +70°C 80-pin QFP

Siper Signal PROCESSING EXCELLENCE

THIS PAGE LEFT INTENTIONALLY BLANK




SP502

Multi–Mode Serial Transceiver

- Single-Chip Serial Transceiver Supports Industry-Standard
- Software-Selectable Protocols:
 - RS232 (V.28)


SIGNAL PROCESSING EXCELLENCE

- RS422A (V.11, X.27)
- RS449
- --- RS485
- --- V.35
- EIA--530
- Programmable Selection of Interface
- +5V–Only Operation
- Six (6) Drivers and Seven (7) Receivers
- Surface Mount Packaging



DESCRIPTION...

The **SP502** is a highly integrated serial transceiver that allows software control of its interface modes. It offers hardware interface modes for RS232 (V.28), RS422A (V.11), RS449, RS485, V.35, and EIA530. The **SP502** is fabricated using low–power BiCMOS process technology, and incorporates a **Sipex**–patented (5,306,954) charge pump allowing +5V only operation. Each device is packaged in an 80–pin Quad FlatPack package.



SPECIFICATIONS

(Typical @ 25°C and nominal supply voltages unless otherwise noted)

PARAMETERS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
LOGIC INPUTS	1				· · · · · · · · · · · · · · · · · · ·
V _{IL}			0.8	Volts	
V _{IH}	2.0			Volts	
LOGIC OUTPUTS				1	
V _{OL}			0.4	Volts	I _{our} = 3.2mA
V _{OH}			3.5	Volts	I _{ОUT} = 3.2mA I _{OUT} = 1.0mA
RS485 DRIVER					
TTL Input Levels					
			0.8	Volts	
V _L V _H			2.0	Volts	
Outputs		·			
High Level Output			+6.0	Volts	
Low level Output			-0.3	Volts	
Differential Output	±1.5		±5.0	Volts	R ₁ =54Ω, C ₁ =50pF
Open Circuit Voltage			±6.0	Volts	
Output Current	28			mA	$R_{L}=54\Omega$
Short Circuit Current		1.1	±250	mA	Terminated in -7V to +12V
Transition Time			120	nS	Rise/fall time, 10%-90%
Transmission Rate			5	Mbps	,
RS485 RECEIVER					
TTL Output Levels					· · ·
VOL	0	1.1	0.4	Volts	
V _{OH}	2.4			Volts	
Input					
High Threshold	+0.2		+12	Volts	(a)-(b)
Low Threshold	-7.0		-0.2	Volts	(a)-(b)
Common Mode Range	-7.0		+12.0	Volts	
High Input Current	1.0			· · · · ·	Refer to graph
Low Input Current					Refer to graph
Receiver Sensitivity			0.2	Volts	Over7V to +12V common
·····,					mode range
Receiver Open Circuit Bias				(1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,	
Input Impedance			1	Unit load	Refer to graph
V.35 DRIVER					
TTL Input Levels					
VIL	0		0.8	Volts	
VIL V _{IH}	2.0		0.0	Volts	
Outputs	2.0			VOIto	
Differential Output	±0.44		±0.66	Volts	With termination network;
Billorofilial Galpar				· ono	$R_{i} = 100\Omega$
Output Impedance	50		150	Ω	with termination network
Transition Time	00		40	nS	
Transmission Rate			5	Mbps	
V.35 RECEIVER	<u> </u>				
TTL Output Levels					
	0		0.4	Volts	
V _{OL}	2.4		0.4	Volts	
	2.4	l		VUILS	
Input High Threshold	20.2		+12.0	Volts	(a)-(b)
Low Threshold	+0.2			Volts	(a)-(b)
Common Mode Range	1		-0.2	Volts	(a)-(b)
Receiver Sensitivity	-7.0		+12.0	Volts	$O_{VOT} = 7 \sqrt{t_0 + 10} \sqrt{c_0}$
neceiver Sensitivity			0.2	VOILS	Over –7V to +12V common
Input Impodance	50	1.1	150	Ω	mode range with termination notwork
Input Impedance	50		00	52	with termination network
	1	1			



SPECIFICATIONS (continued)

(Typical @ 25°C and nominal supply voltages unless otherwise noted)


PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
RS422 DRIVER					
TTL Input Levels					
V _{II}	0		0.8	Volts	
V _{IL} V _{IH}	2.0			Volts	
Outputs					
Differential Output	±2.0		±5.0	Volts	R _L =100Ω
Open Circuit Voltage,VO			±6.0	Volts	
Balance			±0.4	Volts	$ V_T - \overline{V_T} $
Offset			+3.0	Volts	
Short Circuit Current			±150	mA	
Power Off Current			±100	μA	
Transition Time			60	ns	Rise/fall time, 10%-90%
Transmission Rate			5	Mbps	
RS422 RECEIVER					
TTL Output Levels					
V _{OL}	0		0.4	Volts	
V _{OH}	2.4			Volts	
Input					
High Threshold	+0.2		+6.0	Volts	(a)-(b)
Low Threshold	-6.0		-0.2	Volts	(a)-(b)
Common Mode Range	-7.0		+7.0	Volts	
High Input Current					Refer to graph
Low Input Current					Refer to graph
Receiver Sensitivity			±0.2	Volts	
Input Impedance	4			ΚΩ	
RS232 DRIVER					
TTL Input Level					
	0		0.8	Volts	
	2.0			Volts	
Outputs					
High Level Output	+5.0		+15	Volts	RL=3KΩ, VIN=0.8V
Low Level Output	-15.0		-5	Volts	RL=3KΩ, VIN=2.0V
Open Circuit Voltage	-15		+15	Volts	
Short Circuit Current	000		±100	mA	
Power Off Impedance	300		00	Ω	
Slew Rate			30	V/µs	RL=3KΩ, CL=15pF
Transition Time			2	μs	
Transmission Rate			120	Kbps	
RS232 RECEIVER					
TTL Output Levels		· ·			
V _{OL}	0		0.4	Volts	
V _{OH}	2.4			Volts	
Input					
High Threshold		1.7	2.4	Volts	
Low Threshold	0.8	1.2		Volts	
Receiver Open Circuit Bias	0		+2.0	Volts	
Input Impedance	3	5	7	ΚΩ	
RS423 DRIVER					
TTL Input Levels					
V _{IL}	0		0.8	Volts	
V _{IH}	2.0			Volts	
Output					
High Level Output	+3.6		+6.0	Volts	RL=450Ω
Low Level Output	-6.0		3.6	Volts	RL=450Ω
	(·				· · ·



SPECIFICATIONS (continued)

(Typical @ 25°C and nominal supply voltages unless otherwise noted)

PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
RS423 DRIVER					· · · · · · · · · · · · · · · · · · ·
Open Circuit Voltage	±4.0		±9.0	Volts	
Short Circuit Current			±150	mA	
Power Off Current			±100	μΑ	
Transition Time			40	ns	Rise/fall time, 10-90%
Transmission Rate			120	Kbps	
RS423 RECEIVER					
TTL Output Levels					
V _{OL}	0		0.4	Volts	
V _{OH}	2.4			Volts	
Input					
High Threshold	+0.2		+12.0	Volts	
Low Threshold	-6.0		-0.2	Volts	
Common Mode Range	7.0		+12.0	Volts	· · · · ·
High Input Current					Refer to graph
Low Input Current					Refer to graph
Receiver Sensitivity			±0.2	Volts	
Input Impedance	4		±0.2	KΩ	
• •	4			1/22	· · · · · · · · · · · · · · · · · · ·
POWER REQUIREMENTS	4.75		5.05	N/-11-	
V _{cc}	4.75		5.25	Volts	
		20	30	mA	V_{CC} = 5V; no interface selected
ENVIRONMENTAL AND ME		L			
Operating Temperature Range	0		+70	°C	
Storage Temperature Range	65		+150	°C	
Package	8	0-pin QF	P		



-0.6mA

1 Unit Load Maximum Input Current versus Voltage



AC CHARACTERISTICS

(Typical @ 25°C and nominal supply voltages unless otherwise noted)

PARAMETERS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
SINGLE-ENDED MODE				2. AN	- 10 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4
RS232					
Driver Propagation Delay					Input = 0.8V to 2.0V; 60kH
		1.7		μs	Unloaded
t _{PHL}		1.1		μs	Unloaded
		2.1		· · ·	Loaded with $3K\Omega$ and
t _{PHL}		2.1		μs	2,500pF
•		1.7			Loaded with $3K\Omega$ and
t _{PLH}		1.7	1	μs	
Desciver Dreportion Delay					2,500pF
Receiver Propagation Delay					Input = 0V to 5.0V; 60kHz; note 1
		60			note i
t _{PHL}		69		ns	
t _{PLH}		60		ns	
RS423			1		
Driver Propagation Delay	1				Input = 0.8V to 2.0V; 60kH
t _{PHL}		2.0		μs	Loaded with 450Ω
		1.3		μs	Loaded with 450Ω
Receiver Propagation Delay				•	Input = $-0.2V$ to 2.0V;
······					60kHz; note 2
t _{PHL}		625	1	ns	- ,
t _{PLH}		88.0	1	ns	
		00.0			
			L		
RS485					
Driver Propagation Delay					Input = 0V to 3.0V; 100kH;
					note 3
t _{PHL}		76.0		ns	Loaded with 54 Ω
t _{elH}		62.0		ns	Loaded with 54 Ω
Receiver Propagation Delay					Input = A to GND;
					B=-200mV to +200mV;
	-				100kHz, note 4
t _{PHL}		150		ns	
t _{PLH}]	213		ns	· · · ·
RS422					
Driver Propagation Delay					Input = 0V to 3.0V; 100kH;
					note 3
t		78		ns	Loaded with 100Ω
t _{PHL}		65		ns	Loaded with 100Ω
t _{PLH} Receiver Propagation Delay		05		113	Input = A to GND;
Receiver Propagation Delay					B=-200mV to +200mV;
					100kHz, note 4
+		149			
t _{PHL}		213		ns	V.35
t _{PLH} Driver Propagation Delay		213		ns	
Driver Propagation Delay					Input = 0V to 3.0V; 100kH
	1				note 3
t _{PHL}		79		ns	$R = 100\Omega$ with termination
		0-			network
t _{PLH}		65		ns	$R = 100\Omega$ with termination
					network
Receiver Propagation Delay	1				Input = A to GND;
					B=200mV to +200mV;
	}				100kHz, note 4
t _{PHL}		246		ns	
t _{PLH}		143		ns	· · ·
	1		1	-	
	1				



AC CHARACTERISTICS (continued)

(Typical @ 25°C and nominal supply voltages unless otherwise noted)

PARAMETER MI	N. TYP.	MAX.	UNITS	CONDITIONS
DELAY TIME FROM ENABLE MO	DDE TO TRI-S	TATE MODE		
RS232 (SINGLE-ENDED MODE)				
t _{PZL} ; Enable to Output low	186.8		ns	3KΩ pull–up to output
teral; Enable to Output high	127.0		ns	3KΩ pull-down to output
t _{PL7} ; Disable from Output low	264.0		ns	5V to input
t _{PHZ} ; Disable from Output high	392.5		ns	GND to input
RS422 (DIFFERENTIAL MODE)				
t _{PZI} ; Enable to Output low	94.2	- A	ns	3KΩ pull-up to output
terrei; Enable to Output high	101.0		ns	3KΩ pull-down to output
t _{pt z} ; Disable from Output low	124.5		ns	5V to input
t _{PHZ} ; Disable from Output high	135.5		ns	GND to input

Notes:

- 1.
- Measured from 2.5V of $\rm R_{_{IN}}$ to 2.5V of $\rm R_{_{OUT}}$. Measured from one-half of $\rm R_{_{IN}}$ to 2.5V of $\rm R_{_{OUT}}$. Measured from 1.5V of $\rm T_{_{IN}}$ to one-half of $\rm T_{_{OUT}}$. Measured from 2.5V of $\rm R_{_{O}}$ to 0V of A and B. 2.
- З.
- 4.


POWER MATRIX

(Typical @ 25°C and nominal supply voltages unless otherwise noted)

Mode	Open Input	Input to 5V	Input to GND	AC Signal to Input	5V to Input with Load	GND to Input with Load	AC Signal with Load	Conditions
V.35 1110	20.71 mA	21.5mA	20.74mA	28.32mA	58.19mA	55.64mA	73.08mA	With external driver output termination network; input =0.8V to 2V, 60KHz; Load =3KΩ, 2500pF for RS232; load =100Ω for V.35
RS232 0010	22.53mA	22.41 mA	23.15mA	31.54mA	43.74mA	40.96mA	62.47mA	Input = 0.8V to 2V, 60KHz; Load = $3K\Omega$, 2500pF
RS422 0100	17.93mA	17.83mA	14.13mA	32.92mA	143.47mA	140.65mA	146.55mA	Input =0.8V to 2V, 2.5MHz; Load = 100Ω
RS485 0101	17.82mA	17.74mA	14.07mA	32.85mA	182.93mA	180.71 mA	183.65mA	Input = 0.8V to 2V, 2.5MHz; Load = 54Ω
RS449 1100	19.93mA	19.87mA	17.84mA	23.57mA	134.90mA	131.35mA	131.94mA	Input = 0.8V to 2V, 60KHz; Load = 450Ω for RS423; Load = 100Ω for RS422
EIA530 1101	19.85mA	19.83mA	17.82mA.	23.54mA	134.90mA	131.25mA	131.78mA	Input = 0.8V to 2V, 60KHz; Load = 450Ω for RS423; Load = 100Ω for RS422

*All Driver Input Common V_{CC}=5V





PIN ASSIGNMENT... CLOCK AND DATA GROUP

Pin 1 — RxD — Receive Data; TTL output, sourced from RD(a) and RD(b) inputs.

Pin 14 — TxD — TTL input ; transmit data source for SD(a) and SD(b) outputs.

Pin 15 — TxC — Transmit Clock; common TTL input for both ST and TT driver outputs. Pin 20 — RxC — Receive Clock; TTL output

sourced from RT(a) and RT(b) inputs.

Pin 37 - RT(a) - Receive Timing; analog input, inverted; source for RxC.

Pin 38 — RT(b) — Receive Timing; analog input, non-inverted; source for RxC.

Pin 42 — ST(a) — Send Timing; analog output, inverted; sourced from TxC.

Pin 44 — ST(b) — Send Timing; analog output, non-inverted; sourced from TxC.

Pin 59 — SD(b) — Analog Out — Send data, non-inverted; sourced from TxD.

Pin 61 — SD(a) — Analog Out — Send data, inverted; sourced from TxD.

Pin 63 — TT(a) — Analog In or Out — Terminal Timing, inverted; sourced to TxC or RxT.

Pin 65 — TT(b) — Analog In or Out — Terminal Timing, non-inverted; sourced to TxC or RxT. Pin 70 — RD(a) — Receive Data, analog input; inverted; source for RxD.

Pin 71 — RD(b) — Receive Data; analog input; non-inverted; source for RxD.

CONTROL LINE GROUP

Pin 13 — DTR — Data Terminal Ready; TTL input; source for TR(a) and TR(b) outputs.

Pin 16 — RTS — Ready To Send; TTL input; source for RS(a) and RS(b) outputs.

Pin 17 — RL — Remote Loopback; TTL input; source for RL(a) and RL(b) outputs.

Pin 19 — DCD— Data Carrier Detect; TTL output; sourced from RR(a) and RR(b) inputs.

Pin 21 — RI — Ring In; TTL output; sourced from IC(a) and IC(b) inputs.

Pin 24 — LL — Local Loopback; TTL input; source for LL(a) and LL(b) outputs.

Pin 35 - RR(a) Receiver Ready; analog input, inverted; source for DCD.

Pin 36 - RR(b) Receiver Ready; analog input, non-inverted; source for DCD.

Pin 39 — IC(a) — Incoming Call; analog input, inverted; source for RI.

Pin 40 — IC(b)— Incoming Call; analog input, non-inverted; source for RI.

Pin 45 — RL(b) — Remote Loopback; analog output, non-inverted; sourced from RL.

Pin 47 — RL(a) — Remote Loopback; analog output inverted; sourced from RL.

Pin 49— LL(b) — Local Loopback; analog output, non-inverted; sourced from LL.

Pin 51 — LL(a) — Local Loopback; analog output, inverted; sourced from LL.

Pin 52 — RS(b) — Ready To Send; analog output, non-inverted; sourced from RTS.

Pin 54 — RS(a) — Ready To Send; analog output, inverted; sourced from RTS.

Pin 56 — TR(b) — Terminal Ready; analog output, non-inverted; sourced from DTR.

Pin 58 — TR(a) — Terminal Ready; analog output, inverted; sourced from DTR.

Pin 66 — CS(a) — Clear To Send; analog input, inverted; source for CTS.

Pin 67 — CS(b)— Clear To Send; analog input, non-inverted; source for CTS.

Pin 68 — DM(a)— Data Mode; analog input, inverted; source for DSR.

Pin 69 — DM(b)— Data Mode; analog input, non-inverted; source for DSR



Pin 78 — DSR— Data Set Ready; TTL output; sourced from DM(a), DM(b) inputs. Pin 80 — CTS— Clear To Send; TTL output; sourced from CS(a) and CS(b) inputs.

CONTROL REGISTERS

Pins 2–5 — RDEC0 – RDEC3 — Receiver decode register; configures receiver modes; TTL inputs.

Pin 6 — ST/TT — Enables ST or TT drivers; TTL input.

Pins 12–9 — TDEC0 – TDEC3 — Transmitter decode register; configures transmitter modes; TTL inputs.

POWER SUPPLIES

Pins 8, 25, 33, 41, 48, 55, 62, 73, 74 - V_{CC} - +5V input.

Pins 7, 29, 34, 43, 46, 50, 53, 57, 60, 64, 72, 75 — GND — Ground.

Pin 27 — VDD +10V Charge Pump Capacitor — Connects from VDD to VCC. Suggested capacitor size is 22μ F, 16V.

Pin 32 — VSS – 10V Charge Pump Capacitor — Connects from ground to VSS. Suggested capacitor size is 22μ F, 16V.

Pins 26 and 30 — C1+ and C1⁻ — Charge Pump Capacitor — Connects from C1+ to C1⁻. Suggested capacitor size is 22μ F, 16V.

Pins 28 and 31 — C2+ and C2⁻ — Charge Pump Capacitor — Connects from C2+ to C2⁻. Suggested capacitor size is 22μ F, 16V.

NOTE: NC pins should be left floating; internal signals may be present.

FEATURES...

The **SP502** is a highly integrated serial transceiver that allows software control of its interface modes. The **SP502** offers hardware interface modes for RS232 (V.28), RS422A (V.11), RS449, RS485, V.35, and EIA530. The interface mode selection is done via an 8-bit switch; four (4) bits control the drivers and four (4) bits control the receivers. The **SP502** is fabricated using low-power BiCMOS process technology, and incorporates a **Sipex**-patented (5,306,954) charge pump allowing +5V only operation. Each device is packaged in an 80-pin Quad FlatPack package.

The **SP502** is ideally suited for wide area network connectivity based on the interface modes offered and the driver and receiver configurations. The **SP502** has five (5) independent drivers and six (6) independent receivers and one half-duplex transceiver channel, which allows a maximum of six (6) drivers and seven (7) receivers. The driver and receiver configuration for the **SP502** is ideal for DTE applications. The **SP502** is made up of four separate circuit blocks — the charge pump, drivers, receivers, and decoder. Each of these circuit blocks is described in detail below.

THEORY OF OPERATION Charge–Pump

The charge pump is a **Sipex**-patented design (5,306,954) and uses a unique approach compared to older less-efficient designs. The charge pump still requires four external capacitors, but uses a four-phase voltage shifting technique to attain symmetrical 10V power supplies. Figure 3a shows the waveform found on the positive side of capacitor C_2 , and Figure 3b shows the negative side of capacitor C_2 . There is a free-running oscillator that controls the four phases of the voltage shifting. A description of each phase follows.

Phase 1

— VSS charge storage — During this phase of the clock cycle, the positive side of capacitors C_1 and C_2 are initially charged to +5V. C_1^+ is then switched to ground and charge in C_1^- is transferred to C_2^- . Since C_2^+ is connected to +5V, the voltage potential across capacitor C_2 is now 10V.

Phase 2

- VSS transfer - Phase two of the clock connects the negative terminal of C_2 to the VSS storage capacitor and the positive terminal of C_2 to ground, and transfers the generated -10V to C_3 . Simultaneously, the positive side of capaci-






Figure 1. Charge Pump Phase 1.

tor C₁ is switched to +5V and the negative side is connected to ground.

Phase 3

- V_{DD} charge storage - The third phase of the clock is identical to the first phase - the transferred in C₁ produces -5V in the negative terminal of C₁, which is applied to the negative side of capacitor C₂. Since C₂⁺ is at +5V, the voltage potential across C₂ is 10V.

Phase 4

 $-V_{DD}$ transfer --- The fourth phase of the clock connects the negative terminal of C₂ to ground and transfers the generated 10V across C₂ to C₄, the V_{DD} storage capacitor. Again, simultaneously with this, the positive side of capacitor C₁ is switched to +5V and the negative side is connected to ground, and the cycle begins again.

Since both V+ and V⁻ are separately generated from V_{CC} in a no-load condition, V+ and V⁻ will be symmetrical. Older charge pump ap-




Figure 2. Charge Pump Phase 2.

proaches that generate V^- from V+ will show a decrease in the magnitude of V⁻ compared to V+ due to the inherent inefficiencies in the design.

The clock rate for the charge pump typically operates at 15KHz. The external capacitors must be 22μ F with a 16V breakdown rating. Two external Schottky diodes connected as in *Figure* 6 are required for high rate of rise power supplies.

External Power Supplies

For applications that do not require +5V only, external supplies can be applied at the V+ and V⁻ pins. The value of the external supply voltages must be no greater than $\pm 10V$. The current drain for the $\pm 10V$ supplies is used for RS232, and RS423 drivers. For the RS232 driver the current requirement will be 3.5mA per driver, and for the RS423 driver the worst case current drain will be 11mA per driver. It is critical that




Figure 3. Charge Pump Waveforms






Figure 4. Charge Pump Phase 3.

the external power supplies provide a power supply sequence of :+10V, then +5V, followed by -10V.

Drivers

The **SP502** has six (6) drivers which can be programmed in six different modes of operation. One of the drivers for the **SP502** is internally connected to an internal receiver input to make up a half-duplex configuration. As shown in the Mode Diagrams the driver input of the half-duplex channel is shared with an adjacent driver such that when one is active the other is disabled.

Control for the mode selection is done via a four-bit control word. The **SP502** does not have a latch; the control word must be externally latched either high or low to write the appropriate code into the **SP502**. The drivers are pre-




Figure 5. Charge Pump Phase 4.

arranged such that for each mode of operation the relative position and functionality of the drivers are set up to accomodate the selected interface mode. As the mode of the drivers is changed, the electrical characteristics will change to support the requirements of clock, data, and control line signal levels. Table 1 shows a summary of the electrical characteristics of the drivers in the different interface modes. Unused driver inputs can be left floating; however, to ensure a desired state with no input signal, pullup resistors to +5V or pull-down resistors to ground are suggested. Since the driver inputs are both TTL or CMOS compatible, any value resistor less than 100K Ω will suffice.

There are three basic types of driver circuits — RS232, RS423, and RS485. The RS232 drivers output a minimum of $\pm 5V$ level single–ended signals (with 3K Ω and 2500pF loading), and

Pin Label	Mode:	RS232	V.35	RS422	RS485	RS449	EIA530
TDEC3-TDEC0	0000	0010	1110	0100	0101	1100	1101
SD(a)	tri-state	RS232	V.35	RS422-	RS485-	RS422-	RS422-
SD(b)	tri-state	tri-state	V.35+	RS422+	RS485+	RS422+	RS422+
TR(a)	tri-state	RS232	R\$232	RS422-	RS485-	RS422-	RS422-
TR(b)	tri-state	tri-state	tri-state	RS422+	RS485+	R\$422+	RS422+
RS(a)	tri-state	RS232	RS232	RS422-	RS485-	RS422	RS422
RS(b)	tri-state	tri-state	tri-state	RS422+	RS485+	RS422+	RS422+
RL(a)	tri-state	RS232	RS232	RS422-	RS485	RS423	R\$423
RL(b)	tri-state	tri-state	tri-state	RS422+	RS485+	tri-state	tri-state
LL(a)	tri-state	RS232	R\$232	RS422-	RS485-	RS423	R\$423
LL(b)	tri-state	tri-state	tri-state	RS422+	RS485+	tri-state	tri-state
S⊺(a)*	tri-state	RS232	V.35-	RS422-	RS485-	RS422-	RS422-
ST(b)*	tri-state	tri-state	V.35+	RS422+	RS485+	R\$422+	RS422+
TT(a)*	tri-state	RS232	V.35-	RS422-	RS485-	R\$422-	RS422-
TT(b)*	tri-state	15KΩ to GND	V.35+	RS422+	RS485+	R\$422+	RS422+

*The ST and TT driver outputs cannot be enabled simultaneously.

Table 1. SP502 Drivers






Figure 6. Typical Operating Circuit



can operate up to 120Kbps. The RS232 drivers are used in RS232 mode for all signals, and also in V.35 mode where they are used as the control line signals.

The RS423 drivers output a minimum of $\pm 3.6V$ level single-ended signals (with 450 Ω loading) and can operate up to 120Kbps. Open circuit V_{OL} and V_{OH} measurements may exceed the $\pm 6V$ limitation of RS423. The RS423 drivers are used in RS449 and EIA530 modes as RL and LL outputs.

The third type of driver supports RS485, which is a differential signal that can maintain $\pm 1.5V$ differential output levels with a worst case load of 54 Ω . The signal levels and drive capability of the RS485 drivers allow them to also support RS422 requirements of $\pm 2V$ differential output levels with 100 Ω loads. The RS422 drivers are used in RS449 and EIA530 modes as clock, data and some control line signals.

The RS485-type drivers are also used in the V.35 mode. V.35 levels require $\pm 0.55V$ signals with a load of 100 Ω . In order to meet the voltage requirements of V.35, external series resistors with source impedance termination resistors must be implemented to voltage divide the driver outputs from 0 to +5V to 0 to +0.55V. *Figure 6* shows the values of the resistor network and how to connect them. The termination network also achieves the 50 Ω to 150 Ω source imped-

ance for V.35. For applications that require V.11 signals for clock and data instead of V.35 levels, omit the external termination networks. All of the differntial drivers, RS485, RS422, and V.35 can operate up to 5Mbps.

Receivers

The **SP502** is equipped with seven (7) receivers which can be programmed in six (6) different modes of operation. One of the seven (7) receivers (RxT) is part of a half-duplex channel, which means its inputs are shared with a driver output, as shown in the Mode Diagrams. The RxT receiver has its inputs internally connected to the TT(a) and TT(b) pins. The select pin labeled ST/TT enables either the TT-driver or the ST-driver, but it does not disable the receiver. The RxT receiver is always connected to the TT(a) and TT(b) pins. Any signal that is received or transmitted on TT(a) and TT(b) will trigger a TTL-output at the RxT pin.

Control for the mode selection is done via a 4bit control word that is independant from the driver control word. The coding for the drivers and receivers is identical. Therefore, if the modes for the drivers and receivers are supposed to be identical in the application, the control lines can be tied together.

Like the drivers, the receivers are pre-arranged for the specific requirements of the interface. As the operating mode of the receivers is changed,

Pin Label	Mode:	RS232	V.35	RS422	RS485	RS449	EIA530
RDEC ₃ -RDEC ₀	0000	0010	1110	0100	0101	1100	1101
RD(a)	Undefined	RS232	V.35-	RS422-	RS485	RS422	RS422-
RD(b)	Undefined	15KΩ to GND	V.35+	RS422+	RS485+	RS422+	RS422+
R⊺(a)	Undefined	RS232	V.35–	RS422	RS485	R\$422-	RS422-
RT(b)	Undefined	15KΩ to GND	V.35+	RS422+	RS485+	RS422+	RS422+
CS(a)	Undefined	RS232	RS232	RS422-	RS485-	RS422-	RS422-
CS(b)	Undefined	15KΩ to GND	15KΩ to GND	RS422+	RS485+	RS422+	RS422+
DM(a)	Undefined	R\$232	R\$232	RS422	RS485-	RS422	RS422
DM(b)	Undefined	15KΩ to GND	15KΩ to GND	RS422+	RS485+	RS422+	RS422+
RR(a)	Undefined	RS232	RS232	RS422-	RS485	RS422-	RS422-
RR(b)	Undefined	15KΩ to GND	15KΩ to GND	RS422+	RS485+	RS422+	RS422+
IC(a)	Undefined	RS232	RS232	RS422	RS485	RS423	RS423
IC(b)	Undefined	15KΩ to GND	15KΩ to GND	RS422+	RS485+	15KΩ to GND	15KΩ to GND
TT(a)*	Undefined	RS232	V.35–	RS422	RS485	RS422-	RS422-
TT(b)*	Undefined	15KΩ to GND	V.35+	RS422+	RS485+	RS422+	RS422+

*TT(a) and TT(b) can be programmed as driver outputs or receiver inputs.

Table 2. SP502 Receivers



the electrical characteristics will change to support the requirements of clock, data, and control line receivers. *Table 2* shows a summary of the electrical characteristics of the receivers in the different interface modes. Unused receiver inputs can be left floating without causing oscillation. To ensure a desired state of the receiver output, a pull-up resistor of $100K\Omega$ to +5Vshould be connected to the inverting input for a logic low, or the non-inverting input for a logic high. For single-ended receivers, a pull-down resistor to ground of $5K\Omega$ is internally connected, which will ensure a logic high output.

There are three basic types of receivers — RS232, RS423, and RS485. The RS232 receiver is a single–ended input with a threshold of 0.8V to 2.4V. The RS232 receiver has an operating voltage range of $\pm 15V$ and can receive signals up to 120Kbps. RS232 receivers are used in RS232 mode for all signal types, and in V.35 mode for control line signals.

The RS423 receivers are also single–ended but have an input threshold as low as ± 200 mV. The input imedance is guaranteed to be greater than 4K Ω , with an operating voltage range of ± 7 V. The RS423 receivers can operate up to 120Kbps. RS423 receivers are used for the IC signal in RS449 and EIA530 modes, as shown in *Table 2*.


The third type of receiver supports RS485, which is a differential interface mode. The RS485 receiver has an input impedance of $15K\Omega$ and a differential threshold of ± 200 mV. Since the characteristics of an RS422

receiver are actually subsets of RS485, the receivers for RS422 requirements are identical to the RS485 receivers. RS422 receivers are used in RS449 and EIA530 for receiving clcok, data, and some control line signals. The RS485 receivers are also used for the V.35 mode. In order to meet the V.35 input impedance of 100Ω , the external termination network of *Figure 6* must be applied. The threshold of the V.35 receiver is ± 200 mV. The V.35 receivers can operate up to 5Mbps. All of the differential receivers can receive data up to 5Mbps.

Decoder

The SP502 has the ability to change the interface mode of the drivers or receivers via an 8-bit switch. The decoder for the drivers and receivers is not latched; it is merely a combinational logic switch. The codes shown in Tables 1 and 2 are the only specified, valid modes for the SP502. Undefined codes may represent other interface modes not specified or random outputs, (consult the factory for more information). The drivers are controlled with the data bits labeled $TDEC_3$ -TDEC₀. The drivers can be put into tri-state mode by writing 0000 to the driver decode switch. The receivers are controlled with data bits $RDEC_3$ -RDEC₀; the code 0000 written to the receivers will place the outputs in an undetermined state. The receivers do not have tri-state capability, the outputs will either be high or low depending upon the state of the receiver input.








Figure 8. Mode Diagram - V.35






Figure 9. Mode Diagram — RS422






Figure 10. Mode Diagram — RS449






Figure 11. Mode Diagram - RS485






Figure 12. Mode Diagarm — EIA530



APPLICATION EXAMPLE

The example application that follows is a fully configured serial I/O channel in a DTE configuration. The example is comprised of the following functional elements:

- Processor
- SCC
- SP502
- Mode Select Register (R0[WR])
- RL & LL Control Bit Register (R1[WR])
- RI Status Bit Register (R1[RD])
- Address Decode Logic
- Baud Rate Clock Source
- I/O Connector Interface

Each of the elements of the application example are described below. Please refer to *Figure13*.

Processor

The example schematic shows a generic 8-bit processor connected to a generic SCC. The processor is also connected to three registers. The registers are described in further detail below.

Address Decode Logic

The address decode logic is connected to the Processor control and address busses and provides the logic necessary to decode the I/O read and write operations for the SCC, Mode Select Register, RL and LL Control Bit Register and the RI Status Bit Régister.

SCC

The SCC provides the I/O functions for a single serial channel. The SCC is connected to the Processor I/O bus and is programmed by the user software. The SCC's TTL-level serial I/O pins are connected to the corresponding TTL-level serial I/O pins on the **SP502**.

SP502

The **SP502** provides buffering and translation from TTL levels to the selected physical level interface standard, such as RS-232, V.35, etc. The physical level interface pins are connected to a standard 25 pin D-sub miniature connector wired in a DTE configuration with the pin assignments corresponding to the EIA–530 specification. This choice was purely arbitrary. However, it provides all the necessary signals to support standards other than EIA–530, such as V.35, RS–232, RS–449, etc. with an appropriate cable adapter.

The **SP502** driver and receiver modes are independently configured by programming the **SP502**'s RDEC and TDEC input pins. In the example, the pins are driven by the Mode Select Register with a programmed value stored by the user's software.

Since the **SP502** is shown in a DTE configuration, the example assumes that any synchronous interface clocking will be provided by the attached DCE device. Consequently, the ST/TT pin is tied to +5V, thus causing the **SP502** to receive the transmit clock on the TT(a) and TT(b) input pins and output the transmit clock to the SCC on the RxT output pin. The receive clock is input to the **SP502** on the RT(a) and RT(b) pins and output to the SCC on the RxC pin.

Mode Select Register

The mode select register is an 8-bit latch attached to the Processor data bus. The Processor, under user-software control, can program the Mode Select Register with the appropriate values to select the **SP502**'s driver and receiver modes.

The table shown on the schematic below the register lists the values for programming the register to drive the RDEC and TDEC pins on the **SP502** for the desired physical level interface. The receivers and drivers can be programmed independently, but in this example the Mode Select Register must be programmed with both the RDEC and TDEC values at the same time. This is because the RDEC and TDEC pins are driven from the same 8-bit latch.


Note that selecting modes for TDEC that are shown in the table as undefined will result in the drivers operating in an undefined mode and should not be used. Likewise, selecting modes for RDEC that are shown in the table as undefined will result in indeterminate logic levels present on the TTL outputs of the **SP502**. Undefined RDEC or TDEC values should never be programmed.

Several other approaches for driving the RDEC and TDEC signals are possible. One approach would use two independent 4-bit latches, one each to drive the RDEC and TDEC pins as separate groups. Another approach would use one 4-bit latch,





Figure 13. DTE Serial Communications Channel



179

each output of the latch would drive a corresponding pair of RDEC/TDEC signals. For instance, $RDEC_0$ and $TDEC_0$ could be tied together and be driven by the low order bit of the 4-bit latch.

RL & LL Control Bit Registers

A 2-bit latch is used to allow the Processor to program the states of the RL and LL interface signals. This latch is necessary since most SCCs do not support RL and LL control signals.

RI Status Bit Register

A 1-bit read register is implemented using a tri-state buffer. This will allow the Processor to read the state of the RI (Ring Indicator) interface signal. This is necessary since most SCCs do not support the RI interface signal.

The example interface shows the **SP502A**'s IC(a) input tied to the EIA530 signal TM (Test Mode). EIA530 does not specify an RI signal. If EIA530 operation is required, the RI Status Bit Register could be used to monitor the condition of the TM signal or it could be ignored. For other interface standards, the connector pin 25 on the schematic could be tied to the RI signal through a cable adapter arrangement. For instance, if RS232 operation is used, pin 25 of the connector could be tied to pin 22 of the RS232 adapter (circuit CE) and the RI Status Bit Register then used to monitor the RS232 signal for ring indicator.

Baud Rate Clock Source

Most SCCs require an external clock source for operation in asynchronous and self-clocking applications.

VO Connector Interface

The I/O connector is wired to the **SP502A** such that the interface represents a DTE device. As shown, the connector is wired in an EIA–530 configuration with EIA530 signal mnemonics. A 25–pin connector wired to the EIA–530 specification provides pins for all interface signals supported by the **SP502**. If the **SP502** is programmed for other physical interfaces, such as

V.35, then an adapter cable will provide the necessary conversion from the EIA530 pin–outs to those required by the V.35 standard together with its ISO 2593 connector.

Notes Regarding V.35 Operation

The user will have to provide additional resistor networks if correct V.35 signal levels and termination impedances are required. This is necessary because the **SP502** does not provide V.35 signal terminations when programmed for V.35 operation. Two approaches are possible. First, if the **SP502** is permanently programmed to operate as V.35 only, with no other interface standard required, then the appropriate resistors can be mounted on the PCB near the **SP502**. Second, if the **SP502** will be programmed for a variety of standards, then a better approach might be to provide the resistors as part of the cable adapter assembly used to convert from the standard EIA530 connector pin–outs shown in the example to the V.35/ ISO–2593 connector and pin–outs.



SP502/SP503 EVALUATION BOARD

The **SP502/SP503 Evaluation Board** (EB) Is designed to offer as much flexibility to the user as possible. Each board comes equipped with an 80–pin QFP Zero–Insertion socket to allow for testing of multiple devices. The control lines and inputs and outputs of the device can be controlled either manually or via a data bus under software control. There is a 50–pin connector to allow for easy connection to an existing system via a ribbon cable. There are also open areas on the PC board to add additional circuitry to support application–specific requirements.

Manual Control

The SP502/SP503EB will support both the SP502 or SP503 multi-mode serial transceivers. When used for the SP502, disregard all notation on the board that is in [brackets]. The SP502 has a halfduplex connection between the RxT receiver and the TT driver. Due to this internal connection, the RxT receiver inputs can be accessed via the TT(a) and TT(b) pins. If the user needs separate receiver input test pins, jumpers JP1 and JP2 can be inserted to allow for separate receiver inputs located at SCT(a) and SCT(b). The corresponding TTL output for this receiver is labeled as SCT. This test point is tied to pin 79 of the SP502 or SP503. Pin 7 of the evaluation board is connected to the DIP switch, and is labeled as (SCTEN). When used with the SP502, this pin should be switched to a low state. When the evaluation board is used with the SP503, pin 7 is a tri-state control pin for the SCT receiver.

The transceiver I/O lines are brought out to test pins arranged in the same configuration as shown elsewhere in this data sheet. A top layer silk– screen shows the drivers and receivers to allow direct correlation to the data sheet. The transmitter and receiver decode bits are tied together and are brought out to a DIP switch for manual control of both the driver and receiver interface modes. Since the coding for the drivers and receivers is identical, the bits have been tied together. The DIP switch has 7 positions, four of which are reserved for the TDEC/RDEC control and the other three are used as tri–state control pins. The labels that are in [brackets] apply only to the **SP503**, If a logic one is asserted the corresponding red LED will be lit; If a zero is asserted the corresponding red LED will not be lit.

Software Control


A 50-pin connector brings all the analog and digital I/O lines, V_{CC} , and GND to the edge of the card. This can be wired to the user's existing design via a ribbon cable, The pinout for the connector is described in the following section. When the evaluation board is operated under software control, the DIP switch should be set up so that all bits are low (all LEDs off). This will tie pulldown resistors from the inputs to ground and let the external system control the state of the control inputs.


Power and Ground Requirements

The evaluation board layout has been optimized for performance by using basic analog circuit techniques, The four charge-pump capacitors must be $22\mu F(16V)$ and be placed as close to the unit as possible; tantalum capacitors are suggested. The decoupling capacitor must be a minimum of 1μ F; depending upon the operating environment, 10µF should be enough for worst case situations. The ground plane for the part must be solid, extending completely under the package, The power supplies for the device should be as accurate as possible; for rated performance $\pm 5\%$ is necessary. The power supply current will vary depending upon the selected mode, the amount of loading and the data rate. As a maximum, the user should reserve 200mA for I_{CC} . The worst-case operating mode is RS485 under full load of six (6) drivers supplying 1.6V to 54 Ω loads. The power and ground inputs can be supplied through either the banana jacks on the evaluation board (Red = V_{CC} = +5V±5%; Black = GND) or through the connector.

For reference, the 80–pin QFP Socket is a TESCO part number FPQ–80–65–09A. The 50–pin connector is an AMP part number 749075–5.












Figure 17a. Evaluation Board — Top Layers






Figure 17b. Evaluation Board — Bottom Layers






Figure 18. External Transient Suppressors





EDGE CONNECTOR

DUT PIN DESCRIPTIONS

- 01 TxD (pin 14) –TTL Input Transmit data; source for SD(a) and SD(b) outputs.
- 02 DTR (pin 13) TTL Input Data terminal ready: source for TR(a) and TR(b) outputs.
- 03 ST/TT (pin 6) –TTL Input ST/TT select pin; enables ST drivers and disables TT drivers when high. Disables ST drivers and enables TT drivers when low.
- 04 TDEC₃/RDEC₃ (pin 5) TTL Input Transmitter/Receiver decode register.
- 05 TDEC₂/RDEC₂ (pin 4) TTL Input Transmitter/Receiver decode register.
- 06 $TDEC_1/RDEC_1$ (pin 3) TTL Input Transmitter/Receiver decode register.
- 07 $TDEC_0/RDEC_0$ (pin 2) TTL Input Transmitter/Receiver decode register.
- 08 RxD (pin 1) TTL Output Receive data; sourced from RD(a) and RD)b) inputs.
- 09 CTS (pin 80) TTL Output Clear to send; sourced from CS(a) and CS(b) inputs.
- 10 RxT (pin 79) TTL Output RxT; sourced from TT(a), TT(b) inputs.
- 11 DSR (pin 78) TTL Output Data set ready; sourced from DM(a) and DM(b) inputs.
- 12 RD(b) (pin 71) Analog In Receive data, non–inverted; source for RxD.

EDGE CONNECTOR

DUT PIN DESCRIPTIONS

- 13 RD(a) (pin 70) Analog In Receive data, inverted: source for RxD.
- 14 DM(b) (pin 69) Analog In Data mode, non-inverted; source for DSR.
- 15 DM(a) (pin 68) Analog In Data mode, inverted; source for DSR.
- 16 CS(b) (pin 67) Analog In Clear to send; non-inverted; source for CTS.
- 17 CS(a) (pin 66) Analog In Clear to send, inverted; source for CTS.
- 18 TT(b) (pin 65) Analog In or Out Terminal timing, non-inverted: sourced to RxT or from TxC input.
- 19 TT(a) (pin 63) Analog In or Out Terminal timing; inverted: sourced to RxT or from TxC input.
- 20 TR(a) (pin 58) Analog Out Terminal ready, inverted; sourced from DTR.
- 21 TR(b) (pin 56) Analog Out Terminal ready; non–inverted; sourced from DTR.
- 22 SD(a) (pin 61) Analog Out Send data, inverted; sourced from TxD.
- 23 SD(b) (pin 59) Analog Out Send data; non-inverted; sourced from TxD.
- 24 RS(a) (pin 54) Analog Out–Ready to send; inverted; sourced from RTS.
- 25 RS(b) (pin 52) Analog Out Ready to send, non-inverted; sourced from RTS.





EDGE CONNECTOR DES

DUT PIN DESCRIPTIONS

- 26 ST (pin 22) TTL Input Send Timing; source for ST(a) and ST(b) outputs. SP503 only.
- 27 [STEN] (pin 23) TTL Input Driver enable control pin; active low; SP503 only.
- 28 [SCT(a)] (pin 76) Analog Input -Inverting; input for SCT receiver; SP503 only.
- 29 [SCT(b)] (pin 77) Analog Input Non–inverting; input for SCT receiver. SP503 only.
- 30 $V_{CC} +5V$ for all circuitry.
- 31 GND signal and power ground.
- 32 LL(a) (pin 51) Analog Out Local loopback, inverted; sourced from LL.
- 33 LL(b) (pin 49) Analog Out Local loopback, non–inverted sourced from LL.
- 34 RL(a) (pin 47) Analog Out Remote loopback; inverted; sourced from RL.
- 35 RL(b) (pin 45) Analog Out Remote loopback; non–inverted; sourced from RL.
- 36 ST(b) (pin 44) Analog Out Send timing, non-inverted; sourced from TxC.
- 37 ST(a) (pin 42) Analog Output –Send timing, inverted; sourced from TxC.
- 38 IC(b) (pin 40) Analog In Incoming call; non–inverted; source for Rl.

EDGE CONNECTOR

DUT PIN DESCRIPTIONS

- 39 IC(a) (pin 39) Analog In Incoming call; inverted; source for Rl.
- 40 RT(b) (pin 38) Analog In Receive timing, non–inverted; source for RxC.
- 41 RT(a) (pin 37) Analog In Receive timing; inverted; source from RxC.
- 42 RR(b) (pin 36) Analog In Receiver ready; non–inverted; source for DCD.
- 43 RR(a) (pin 35) Analog In Receiver ready; inverted; source for DCD.
- 44 LL (pin 24) TTL Input Local loopback; source for LL(a) and LL(b) outputs.
- 45 Rl (pin 21) Output Ring indicator; sourced from IC(a) and IC(b) inputs.
- 46 RxC (pin 20) TTL Output Receive clock; sourced from RT(a) and RT(b) inputs.
- 47 DCD (pin 19) TTL Output Data carrier detect; sourced from RR(a) and RR(b) inputs.
- 48 RL (pin 17) Analog Out Remote loopback; source for RL(a) and RL(b) outputs.
- 49 RTS (pin 16) TTL Input Ready to send; source for RS(a) and RS(b) outputs.
- 50 TxC (pin 15) TTL Input Transmit clock; common TTL input for both ST and TT driver outputs.



	ORDERING INFORMATION	·
Model	Temperature Range	Package Types
SP502CF	0°C to +70°C	



SP503

Multi–Mode Serial Transceiver


- Single-Chip Serial Transceiver Supports Industry-Standard
- Software-Selectable Protocols:
 - --- RS232 (V.28)


PROCESSING EXCELLENCE

- ---- RS422A (V.11, X.27)
- --- RS449
- RS485
- V.35
- EIA-530
- Programmable Selection of Interface
- +5V-Only Operation
- Seven (7) Drivers and Seven (7) Receivers
- Surface Mount Packaging


DESCRIPTION...

The SP503 is a highly integrated serial transceiver that allows software control of its interface modes. It offers hardware interface modes for RS232 (V.28), RS422A (V.11), RS449, RS485, V.35, and EIA530. The SP503 is fabricated using low-power BiCMOS process technology, and incorporates a Sipex-patented (5,306,954) charge pump allowing +5V only operation. Each device is packaged in an 80-pin Quad FlatPack package.









SPECIFICATIONS

Typical at 25°C and nominal supply voltages unless otherwise noted.

	MIN.	TYP.	MAX.	UNITS	CONDITIONS
LOGIC INPUTS					
V _{IL} V _{IH}	2.0		0.8	Volts Volts	
			0.4 3.5	Volts Volts	I _{оυт} = 3.2mA I _{оυт} = 1.0mA
V _{OH} RS485 DRIVER			5.5	VOIIS	
TTL Input Levels				Ē	
			0.8	Volts	
			2.0	Volts	
Outputs					
High Level Output			+6.0	Volts	
Low level Output	14.5		-0.3	Volts	B 540 C 500E
Differential Output Open Circuit Voltage	±1.5		±5.0 ±6.0	Volts Volts	$R_L = 54\Omega, C_L = 50pF$
Output Current	28		±0.0	·mA	R ₁ =54Ω
Short Circuit Current			±250	mA	Terminated in -7V to +12V
Transition Time			120	nS	Rise/fall time, 10%–90%
Transmission Rate			5	Mbps	
RS485 RECEIVER					
TTL Output Levels			0.4	Valta	
VOL	0		0.4	Volts Volts	
V _{OH} Input	<u> </u>			VOILS	
High Threshold	+0.2		+12	Volts	(a)-(b)
Low Threshold	-7.0	×	-0.2	Volts	(a)-(b)
Common Mode Range	-7.0		+12.0	Volts	
High Input Current					Refer to graph Refer to graph
Receiver Sensitivity		÷ .	0.2	Volts	Over7V to +12V common
Receiver considerity			0.2	10110	mode range
Receiver Open Circuit Bias					
Input Impedance			1	Unit load	Refer to graph
V.35 DRIVER				1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -	
TTL Input Levels			0.0	Valla	
V _{IL} V _{IH}	0		0.8	Volts Volts	
Outputs	2.0			VOIIS	
Differential Output	±0.44		±0.66	Volts	With termination network; $R_1 = 100\Omega$
Output Impedance	50		150	Ω	with termination network
Transition Time			40	nS	
Transmission Rate			5	Mbps	
V.35 RECEIVER					
TTL Output Levels				Malka	
V _{OL}	0		0.4	Volts Volts	
V _{OH} Input	2.4			VOIIS	
High Threshold	+0.2		+12.0	Volts	(a)-(b)
Low Threshold	-7.0		-0.2	Volts	(a)-(b)
Common Mode Range	-7.0		+12.0	Volts	0
Receiver Sensitivity			0.2	Volts	Over –7V to +12V common
Input Impedance	50		150	Ω	mode range With termination network



SPECIFICATIONS (Continued)

Typical at 25°C and nominal supply voltages unless otherwise noted.


	MIN.	TYP.	MAX.	UNITS	CONDITIONS
RS422 DRIVER					······································
TTL Input Levels				· · · · · ·	
V _{IL}	0		0.8	Voits	
	2.0			Volts	
Outputs)		
Differential Output	±2.0		±5.0	Volts	R _I =100Ω
Open Circuit Voltage,Vo			±6.0	Volts	
Balance			±0.4	Volts	$ V_{T} = \overline{V_{T}} $
Offset			+3.0	Volts	
Short Circuit Current			±150	mA	
Power Off Current			±100	μA	
Transition Time			60	ns	Rise/fall time, 10%-90%
Transmission Rate			5	Mbps	
RS422 RECEIVER		L			
TTL Output Levels					
V _{OL}	0		0.4	Volts	
V _{OH}	2.4			Volts	
Input					
High Threshold	+0.2		+6.0	Volts	(a)-(b)
Low Threshold	-6.0		-0.2	Volts	(a)-(b)
Common Mode Range	-7.0		+7.0	Volts	
High Input Current					Refer to graph
Low Input Current					Refer to graph
Receiver Sensitivity			±0.2	Volts	U .
Input Impedance	4		1 1	KΩ	
RS232 DRIVER					······································
TTL Input Level					
V., .	0		0.8	Volts	
	2.0			Volts	
Outputs		1			
High Level Output	+5.0		+15	Volts	$R_1 = 3K\Omega, V_{1N} = 0.8V$
Low Level Output	-15.0		-5	Volts	R _L =3KΩ, V _{IN} =0.8V R _L =3KΩ, V _{IN} =2.0V
Open Circuit Voltage	-15		+15	Volts	
Short Circuit Current			±100	mA	
Power Off Impedance	300			Ω	
Slew Rate			30	V/µs	$R_1 = 3K\Omega, C_1 = 15pF$
Transition Time			2	μs	L . L .
Transmission Rate			120	Kbps	
RS232 RECEIVER					
TTL Output Levels					
V _{OI}	0		0.4	Volts	
V _{OH}	2.4			Volts	
Input					
High Threshold		1.7	2.4	Volts	
Low Threshold	0.8	1.2	1	Volts	
Receiver Open Circuit Bias	0		+2.0	Volts	
Input Impedance	3	5	7	ΚΩ	
RS423 DRIVER					· · · · · · · · · · · · · · · · · · ·
TTL Input Levels			{ }		
V.,	0		0.8	Volts	
	2.0			Volts	
Output					
High Level Output	+3.6	l	+6.0	Volts	R ₁ =450Ω
Low Level Output	-6.0		3.6	Volts	R ₁ =450Ω
Open Circuit Voltage	±4.0		±9.0	Volts	-
Short Circuit Current			±150	mA	
Power Off Current					




SPECIFICATIONS (Continued)

Typical at 25°C and nominal supply voltages unless otherwise noted.

	MIN.	TYP.	MAX.	UNITS	CONDITIONS
RS423 DRIVER					
Transition Time			40	ns	Rise/fall time, 10-90%
Transmission Rate			120	Kbps	
RS423 RECEIVER					
TTL Output Levels					
V _{oL}	0		0.4	Volts	
V _{OH}	2.4			Volts	
Input					
High Threshold	+0.2		+12.0	Volts	
Low Threshold	-6.0		-0.2	Volts	
Common Mode Range	7.0		+12.0	Volts	
High Input Current					Refer to graph
Low Input Current					Refer to graph
Receiver Sensitivity			±0.2	Volts	
Input Impedance	4			KΩ	
POWER REQUIREMENTS					
V _{cc}	4.75		5.25	Volts	
		20	30	mA	V _{CC} =5V; no interface selected
ENVIRONMENTAL AND ME	CHANICA	L			
Operating Temperature Range	0		+70	°C	
Storage Temperature Range	65		+150	°C	
Package	8	0pin QF	P		
-					







AC CHARACTERISTICS

(Typical @ 25°C and nominal supply voltages unless otherwise noted)

PARAMETERS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
SINGLE-ENDED MODE					
RS232	†				
Driver Propagation Delay					Input = 0.8V to 2.0V; 60kH
t _{PHL}		1.7		μs	Unloaded
t _{PLH}		1.1		μs	Unloaded
t _{PHL}		2.1	[]	μs	Loaded with $3K\Omega$ and
					2,500pF
t _{PLH}	1	1.7	1 1	μs	Loaded with $3K\Omega$ and
					2,500pF
Receiver Propagation Delay					Input = 0V to 5.0V; 60kHz;
. .		00			note 1
t _{PHL}		69		ns	
t _{PLH}		60		ns	
RS423					
Driver Propagation Delay					Input = 0.8V to 2.0V; 60kH
^t PHL		2.0		μs	Loaded with 450Ω
t _{PLH} Receiver Propagation Delay		1.3	[[μs	Loaded with 450Ω Input = -0.2V to 2.0V;
Hecewer hopagation belay					60kHz; note 2
t _{PHL}	ĺ	625	1 1	ns	
^ч рні t _{рін}		88.0		ns	
DIFFERENTIAL MODE					
RS485		+		·····	
Driver Propagation Delay					Input = 0V to 3.0V; 100kHz
Diver 1 lopagation Delay					note 3
t _{PHL}		76		ns	Loaded with 54Ω
t _{PLH}		62		ns	Loaded with 54Ω
Receiver Propagation Delay			1 1		Input = A to GND;
					B=-200mV to +200mV;
			ļ ļ		100kHz, note 4
t _{PHL}		149		ns	
t _{PLH}	ļ	213		ns	
RS422		-			
Driver Propagation Delay					Input = 0V to 3.0V; 100kH:
			1 1		note 3
t _{PHL}		78		ns	Loaded with 100Ω
t _{PLH}		65		ns	Loaded with 100Ω
Receiver Propagation Delay					Input = A to GND; B=-200mV to +200mV;
	-				100kHz, note 4
t _{PHL}		149		ns	
t _{or u})	213		ns	V.35
Driver Propagation Delay					Input = 0V to 3.0V; 100kH;
/			J I		note 3
t _{PHL}		79	1	ns	$R = 100\Omega$ with termination
					network
t _{PLH}		65	1	ns	$R = 100\Omega$ with termination
Dessiver Dresservice Delay					network
Receiver Propagation Delay	1	1 .	1		Input = A to GND; B_{-} 200mV to 200mV
		1.1			B=-200mV to +200mV; 100kHz, note 4
+	ł	246		ns	
t _{PHL}		143		ns	
t _{PLH}				110	
		1			



AC CHARACTERISTICS (continued)


(Typical @ 25°C and nominal supply voltages unless otherwise noted)

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
DELAY TIME FROM ENABLE	MODE	TO TRI-S	TATE MODE		
RS232 (SINGLE-ENDED MO	DE)				
t _{PZL} ; Enable to Output low		186.8		ns	3KΩ pull–up to output
t _{P74} ; Enable to Output high		127.0		ns	3KΩ pull-down to output
t _{PLZ} ; Disable from Output low		264.0		ns	5V to input
t _{PHZ} ; Disable from Output hi	gh	392.5		ns	GND to input
RS422 (DIFFERENTIAL MOD	E)				
t _{PZL} ; Enable to Output low	1	94.2		ns	3KΩ pull–up to output
t _{PZH} ; Enable to Output high		101.0		ns	3KΩ pull-down to output
t _{pl 7} ; Disable from Output low		124.5		ns	5V to input
t _{PH7} ; Disable from Output high		135.5		ns	GND to input

Notes:

- 1.
- 2.
- Measured from 2.5V of $\rm R_{_{IN}}$ to 2.5V of $\rm R_{_{OUT}}.$ Measured from one–half of $\rm R_{_{IN}}$ to 2.5V of $\rm R_{_{OUT}}.$ Measured from 1.5V of $\rm T_{_{IN}}$ to one–half of $\rm T_{_{OUT}}.$ Measured from 2.5V of $\rm R_{_{O}}$ to 0V of A and B. З.
- 4.

PINOUT...



PIN ASSIGNMENTS... **CLOCK AND DATA GROUP**

Pin 1 — RxD — Receive Data; TTL output, sourced from RD(a) and RD(b) inputs.

Pin 14 — TxD — TTL input ; transmit data source for SD(a) and SD(b) outputs.

Pin 15-TxC-Transmit Clock; TTL input for TT driver outputs.

Pin 20 — RxC — Receive Clock; TTL output sourced from RT(a) and RT(b) inputs.

Pin 22—ST—Send Timing; TTL input; source for ST(a) and ST(b) outputs.

Pin 37 — RT(a) — Receive Timing; analog input, inverted; source for RxC.

Pin 38 - RT(b) - Receive Timing; analog input, non-inverted; source for RxC.

Pin 42 - ST(a) - Send Timing; analog output,inverted; sourced from ST.

Pin 44 - ST(b) - Send Timing; analog output,non-inverted; sourced from ST.

Pin 59 — SD(b) — Analog Out — Send data, non-inverted; sourced from TxD.

Pin 61 - SD(a) - Analog Out - Send data,inverted: sourced from TxD.

Pin 63 — TT(a) — Analog Out — Terminal Timing, inverted; sourced from TxC

Pin 65 - TT(b) - Analog Out - TerminalTiming, non-inverted; sourced from TxC.

Pin 70—RD(a) — Receive Data, analog input; inverted: source for RxD.



Pin 71 — RD(b) — Receive Data; analog input; non-inverted; source for RxD.

Pin 76 — SCT(a) — Serial Clock Transmit; analog input, inverted; source for SCT.

Pin 77 — SCT(b) — Serial Clock Transmit: analog input, non-inverted; source for SCT

Pin 79 — SCT — Serial Clock Transmit; TTL output; sources from SCT(a) and SCT(b) inputs.

CONTROL LINE GROUP

Pin 13 — DTR — Data Terminal Ready; TTL input; source for TR(a) and TR(b) outputs.

Pin 16 — RTS — Ready To Send; TTL input; source for RS(a) and RS(b) outputs.

Pin 17 — RL — Remote Loopback; TTL input; source for RL(a) and RL(b) outputs.

Pin 19 — DCD— Data Carrier Detect; TTL output; sourced from RR(a) and RR(b) inputs.

Pin 21 — RI — Ring In; TTL output; sourced from IC(a) and IC(b) inputs.

Pin 24 — LL — Local Loopback; TTL input; source for LL(a) and LL(b) outputs.

Pin 35 - RR(a) Receiver Ready; analog input, inverted; source for DCD.

Pin 36 — RR(b)— Receiver Ready; analog input, non-inverted; source for DCD.

Pin 39 — IC(a)— Incoming Call; analog input, inverted; source for RI.

Pin 40 — IC(b)— Incoming Call; analog input, non-inverted; source for RI.

Pin 45 — RL(b) — Remote Loopback; analog output, non-inverted; sourced from RL.

Pin 47 — RL(a) — Remote Loopback; analog output inverted; sourced from RL.

Pin 49— LL(b) — Local Loopback; analog output, non-inverted; sourced from LL.

Pin 51 — LL(a) — Local Loopback; analog output, inverted; sourced from LL.

Pin 52 — RS(b) — Ready To Send; analog output, non-inverted; sourced from RTS.

Pin 54 — RS(a) — Ready To Send; analog output, inverted; sourced from RTS.

Pin 56 — TR(b) — Terminal Ready; analog output, non-inverted; sourced from DTR.

Pin 58 — TR(a) — Terminal Ready; analog output, inverted; sourced from DTR.

Pin 66 - CS(a) - Clear To Send; analog input, inverted; source for CTS.

Pin 67—CS(b)—Clear To Send; analog input, non-inverted; source for CTS.

Pin 68 — DM(a)— Data Mode; analog input, inverted; source for DSR.

Pin 69 — DM(b)— Data Mode; analog input, non-inverted; source for DSR

Pin 78 — DSR— Data Set Ready; TTL output; sourced from DM(a), DM(b) inputs.

Pin 80 — CTS— Clear To Send; TTL output; sourced from CS(a) and CS(b) inputs.

CONTROL REGISTERS

Pins 2-5 — RDEC₀ – RDEC₃ — Receiver decode register; configures receiver modes; TTL inputs.

Pin 6 — TTEN — Enables TT driver, active low; TTL input.

Pin 7 — SCTEN — Enables SCT receiver; active high; TTL input.

Pins 12–9 — TDEC₀ – TDEC₃ — Transmitter decode register; configures transmitter modes; TTL inputs.

Pin 23 — STEN — Enables ST driver; active low; TTL input.

POWER SUPPLIES

Pins 8, 25, 33, 41, 48, 55, 62, 73, 74 — V_{CC} — +5V input.

Pins 29, 34, 43, 46, 50, 53, 57, 60, 64, 72, 75 — GND — Ground.

Pin 27 — V_{DD} +10V Charge Pump Capacitor — Connects from V_{DD} to V_{CC} . Suggested capaci-



tor size is 22μ F, 16V.

Pin 32 — V_{SS} –10V Charge Pump Capacitor — Connects from ground to V_{SS} . Suggested capacitor size is 22µF, 16V.

Pins 26 and 30 — C_1^+ and C_1^- — Charge Pump Capacitor — Connects from C_1^+ to C_1^- . Suggested capacitor size is 22 μ F, 16V.

Pins 28 and 31 — C_2^+ and C_2^- — Charge Pump Capacitor — Connects from C_2^+ to C_2^- . Suggested capacitor size is 22µF, 16V.

NOTE: NC pins should be left floating; internal signals may be present.

FEATURES...

The **SP503** is a highly integrated serial transceiver that allows software control of its interface modes. The **SP503** offers hardware interface modes for RS232 (V.28), RS422A (V.11), RS449, RS485, V.35, and EIA530. The interface mode selection is done via an 8-bit switch; four (4) bits control the drivers and four (4) bits control the receivers. The **SP503** is fabricated using low-power BiCMOS process technology, and incorporates a **Sipex**-patented (5,306,954) charge pump allowing +5V only operation. Each device is packaged in an 80-pin Quad FlatPack package.

The **SP503** is ideally suited for wide area network connectivity based on the interface modes offered and the driver and receiver configurations. The SP503 has seven (7) independent drivers and seven (7) independent receivers. The seventh driver of the SP503 allows the it to support applications which require two separate clock outputs making it ideal for DCE applications.

THEORY OF OPERATION

The **SP503** is made up of four separate circuit blocks — the charge pump, drivers, receivers, and decoder. Each of these circuit blocks is described in more detail below.

Charge–Pump

The charge pump is a **Sipex**-patented design (5,306,954) and uses a unique approach com-

pared to older less-efficient designs. The charge pump still requires four external capacitors, but uses a four-phase voltage shifting technique to attain symmetrical 10V power supplies. Figure la shows the waveform found on the positive side of capcitor C2, and figure lb shows the negative side of capcitor C2. There is a freerunning oscillator that controls the four phases of the voltage shifting. A description of each phase follows.

Phase 1

- V_{SS} charge storage —During this phase of the clock cycle, the positive side of capacitors C_1 and C_2 are initially charged to +5V. C_1^+ is then switched to ground and charge on C_1^- is transferred to C_2^- . Since C_2^+ is connected to +5V, the voltage potential across capacitor $C_2^$ is now 10V.

Phase 2

- V_{SS} transfer - Phase two of the clock connects the negative terminal of C_2 to the V_{SS} storage capacitor and the positive terminal of C_2 to ground, and transfers the generated -l0V to C_3 . Simultaneously, the positive side of capacitor C₁ is switched to +5V and the negative side is connected to ground.

Phase 3

 $-V_{DD}$ charge storage — The third phase of the clock is identical to the first phase — the charge transferred in C₁ produces -5V in the negative terminal of C₁, which is applied to the negative side of capacitor C₂. Since C₂⁺ is at +5V, the voltage potential across C₂ is lOV.

Phase 4

 $-V_{DD}$ transfer — The fourth phase of the clock connects the negative terminal of C₂ to ground and transfers the generated 10V across C₂ to C₄, the V_{DD} storage capacitor. Again,




Figure 1. Charge Pump Phase 1.






Figure 2. Charge Pump Phase 2.

simultaneously with this, the positive side of capacitor C_1 is switched to +5V and the negative side is connected to ground, and the cycle begins again.

Since both V+ and V⁻ are separately generated from V_{CC} in a no-load condition, V+ and V⁻ will be symmetrical. Older charge pump approaches that generate V⁻ from V+ will show a decrease in the magnitude of V⁻ compared to V+ due to the inherent inefficiencies in the design.

The clock rate for the charge pump typically operates at 15kHz. The external capacitors must be 22μ F with a 16V breakdown rating.

External Power Supplies

For applications that do not require +5V only, external supplies can be applied at the V+ and V⁻ pins. The value of the external supply voltages must be no greater than $\pm 10V$. The current drain for the $\pm 10V$ supplies is used for RS232,

and RS423 drivers. For the RS232 driver the current requirement will be 3.5mA per driver, and for the RS423 driver the worst case current drain will be 11mA per driver. It is critical that the external power supplies provide a power supply sequence of :+10V, then +5V, followed by -10V.

Drivers

The **SP503** has seven (7) independant drivers, two of which have separate active–low tri–state controls. If a half-duplex channel is required, this can be achieved with external connections.

Control for the mode selection is done via a four-bit control word. The SP503 does not have a latch; the control word must be externally latched either high or low to write the appropriate code into the SP503. The drivers are prearranged such that for each mode of operation the relative position and functionality of the drivers are set up to accomodate the selected interface mode. As the mode of the drivers is changed, the electrical characteristics will change to support the requirements of clock, data, and control line signal levels. Table 1 shows a summary of the electrical characteristics of the drivers in the different interface modes. Unused driver inputs can be left floating; however, to ensure a desired state with no input signal, pullup resistors to +5V or pull-down resistors to ground are suggested. Since the driver inputs are both TTL or CMOS compatible, any value




Figure 3. Charge Pump Waveforms






Figure 4. Charge Pump Phase 3.

resistor less than $100K\Omega$ will suffice.

There are three basic types of driver circuits — RS232, RS423, and RS485. The RS232 drivers output a minimum of $\pm 5V$ level single–ended signals (with 3K Ω and 2500pF loading), and can operate up to 120Kbps. The RS232 drivers are used in RS232 mode for all signals, and also in V.35 mode where they are used as the control line signals.

The RS423 drivers output a minimum of $\pm 3.6V$ level single–ended signals (with 450 Ω loading) and can operate up to 120Kbps. Open circuit V_{OL} and V_{OH} measurements may exceed the $\pm 6V$ limitation of RS423. The RS423 drivers are used in RS449 and EAI530 modes as RL and LL outputs.

The third type of driver supports RS485, which is a differential signal that can maintain $\pm 1.5V$ differential output levels with a worst case load




Figure 5. Charge Pump Phase 4.

of 54 Ω . The signal levels and drive capability of the RS485 drivers allow the drivers to also support RS422 requirements of $\pm 2V$ differential output levels with 100 Ω loads. The RS422 drivers are used in RS449 and EIA530 modes as clock, data and some control line signals.

The RS485-type drivers are also used in the V.35 mode. V.35 levels require $\pm 0.55V$ signals with a load of 100 Ω . In order to meet the voltage requirements of V.35, external series resistors with source impedance termination resistors must be implemented to voltage divide the driver outputs from 0 to +5V to 0 to +0.55V. *Figure 6* shows the values of the resistor network and how to connect them. The termination network also achieves the 50 Ω to 150 Ω source impedance for V.35. For applications that require V.11 signals for clock and data instead of V.35 levels, omit the external termination networks. All of the differntial drivers, RS485, RS422,

Pin Label	Mode:	RS232	V.35	RS422	RS485	RS449	EIA530
TDEC3-TDEC0	0000	0010	1110	0100	0101	1100	1101
SD(a)	tri-state	RS232	V.35-	RS422-	RS485-	RS422	RS422-
SD(b)	tri-state	tri-state	V.35+	RS422+	RS485+	RS422+	RS422+
TR(a)	tri-state	RS232	RS232	RS422	RS485	RS422-	RS422-
TR(b)	tri-state	tri-state	tri-state	RS422+	RS485+	RS422+	RS422+
RS(a)	tri-state	RS232	RS232	RS422-	RS485-	RS422	RS422
RS(b)	tri-state	tri-state	tri-state	RS422+	RS485+	RS422+	RS422+
RL(a)	tri-state	RS232	RS232	RS422-	RS485	RS423	RS423
RL(b)	tri-state	tri-state	tri-state	RS422+	RS485+	tri-state	tri-state
LL(a)	tri-state	RS232	RS232	RS422-	RS485-	R\$423	RS423
LL(b)	tri-state	tri-state	tri-state	RS422+	RS485+	tri-state	tri-state
ST(a)	tri-state	RS232	V.35–	RS422	RS485	RS422	RS422
ST(b)	tri-state	tri-state	V.35+	RS422+	RS485+	RS422+	RS422+
TT(a)	tri-state	RS232	V.35–	RS422	RS485	RS422	RS422-
TT(b)	tri-state	tri-state	V.35+	RS422+	RS485+	RS422+	RS422+

Table 1. SP503 Drivers






Figure 6. Typical Operating Circuit



and V.35 can operate up to 5Mbps.

Receivers

The **SP503** has seven (7) independant receivers which can be programmed for six (6) different interface modes. One of the seven (7) receivers (SCT) has an active-high enable control, as shown in the Mode Diagrams.

Control for the mode selection is done via a 4bit control word that is independant from the driver control word. The coding for the drivers and receivers is identical. Therefore, if the modes for the drivers and receivers are supposed to be identical in the application, the control lines can be tied together.

Like the drivers, the receivers are pre-arranged for the specific requirements of the interface. As the operating mode of the receivers is changed, the electrical characteristics will change to support the requirements of clock, data, and control line receivers. Table 2 shows a summary of the electrical characteristics of the receivers in the different interface modes. Unused receiver inputs can be left floating without causing oscillation. To ensure a desired state of the receiver output, a pull-up resistor of $100K\Omega$ to +5Vshould be connected to the inverting input for a logic low, or the non-inverting input for a logic high. For single-ended receivers, a pull-down resistor to ground of $5K\Omega$ is internally connected, which will ensure a logic high output.

There are three basic types of receivers — RS232, RS423, and RS485. The RS232 receiver is a single–ended input with a threshold of 0.8V to 2.4V. The RS232 receiver has an operating voltage range of $\pm 15V$ and can receive signals up to 120Kbps. RS232 receivers are used in RS232 mode for all signal types, and in V.35 mode for control line signals.

The RS423 receivers are also single–ended but have an input threshold as low as ± 200 mV. The input impedance is guaranteed to be greater than 4K Ω , with an operating voltage range of ± 7 V. The RS423 receivers can operate up to 120Kbps. RS423 receivers are used for the IC signal in RS449 and EIA530 modes, as shown in *Table 2*.

The third type of receiver supports RS485, which is a differential interface mode. The RS485 receiver has an input impedance of 15K Ω and a differential threshold of ±200mV. Since the characteristics of an RS422 receiver are actually subsets of RS485, the receivers for RS422 requirements are identical to the RS485 receivers. RS422 receivers are used in RS449 and EIA530 for receiving clcok, data, and some control line signals. The RS485 receivers are also used for the V.35 mode. V.35 levels require the ±0.55V signals with a load of 100 Ω . In order to meet the V.35 input impedance of 100 Ω , the external termination network of *Figure 6* must be applied. The threshold of the V.35 receiver is

Pin Label	Mode:	RS232	V.35	RS422	RS485	RS449	EIA530
RDEC ₃ -RDEC ₀	0000	0010	1110	0100	0101	1100	1101
RD(a)	Undefined	RS232	V.35	RS422-	RS485-	RS422-	RS422-
RD(b)	Undefined	15KΩ to GND	V.35+	RS422+	RS485+	RS422+	RS422+
RT(a)	Undefined	RS232	V.35-	R\$422-	RS485	RS422-	RS422-
RT(b)	Undefined	15KΩ to GND	V.35+	RS422+	RS485+	RS422+	RS422+
CS(a)	Undefined	RS232	RS232	R\$422-	RS485	RS422-	RS422-
CS(b)	Undefined	15KΩ to GND	15KΩ to GND	RS422+	RS485+	RS422+	RS422+
DM(a)	Undefined	RS232	RS232	RS422-	RS485-	RS422-	RS422
DM(b)	Undefined	15KΩ to GND	15KΩ to GND	RS422+	RS485+	RS422+	RS422+
RR(a)	Undefined	RS232	RS232	RS422-	RS485-	RS422-	RS422-
RR(b)	Undefined	15KΩ to GND	15KΩ to GND	RS422+	RS485+	RS422+	RS422+
IC(a)	Undefined	RS232	RS232	RS422-	RS485-	RS423	RS423
IC(b)	Undefined	15KΩ to GND	15KΩ to GND	RS422+	RS485+	15KΩ to GND	15KΩ to GND
SCT(a)	Undefined	RS232	V.35-	RS422-	RS485-	RS422	RS422-
SCT(b)	Undefined	15KΩ to GND	V.35+	RS422+	RS485+	RS422+	RS422+

Table 2. SP503 Receivers




 ± 200 mV. The V.35 receivers can operate up to 5Mbps. All of the differential receivers can receive data up to 5Mbps.

Decoder

The SP503 has the ability to change the interface mode of the drivers or receivers via an 8-bit switch. The decoder for the drivers and receivers is not latched; it is merely a combinational logic switch. The codes shown in Tables 1 and 2 are the only specified, valid modes for the SP503. Undefined codes may represent other interface modes not specified or random outputs, (consult the factory for more information). The drivers are controlled with the data bits labeled $TDEC_3$ -TDEC₀. The drivers can be put into tri-state mode by writing 0000 to the driver decode switch. The receivers are controlled with data bits $RDEC_3$ -RDEC₀; the code 0000 written to the receivers will place the outputs in an undetermined state. All receivers, with the exception of SCT, do not have tri-state capability; the outputs will either be high or low depending upon the state of the receiver input.







.




Figure 8. Mode Diagram - V.35






Figure 9. Mode Diagram — RS422






Figure 10. Mode Diagram — RS449






Figure 11. Mode Diagram — RS485






Figure 12. Mode Diagarm — EIA530



SP502/SP503 EVALUATION BOARD

The **SP502/SP503 Evaluation Board** (EB) Is designed to offer as much flexibility to the user as possible. Each board comes equipped with an 80-pin QFP Zero- Insertion socket to allow for testing of multiple devices. The control lines and Inputs and outputs of the device can be controlled either manually or via a data bus under software control. There is a 50-pin connector to allow for easy connection to an existing system via a ribbon cable. There are also open areas on the PC board to add additional clrcuitry to support application-specific requirements.

Manual Control

The SP502/SP503EB will support both the SP502 or SP503 multi-mode serial transceivers. When used for the SP502, disregard all notation on the board that Is In (brackets). The SP502 has a half-duplex connection between the RxT receiver and the TT driver. Due to this internal connection, the RxT receiver inputs can be accessed via the TT(a) and TT(b) pins. If the user needs separate receiver input test pins, jumpers JP1 and JP2 can be inserted to allow for separate receiver inputs located at SCT(a) and SCT(b). The corresponding TTL output for this receiver Is labeled as SCT. This test point Is tied to pin 79 of the SP502 or SP503. Pin 7 of the evaluation board is connected to the DIP switch, and is labeled as (SCTEN). When used with the SP502, this pin should be switched to a low state. When the evaluation board is used with the SP503, pin 7 Is a tri-state control pin for the SCT receiver.

The transceiver I/O lines are brought out to test pins arranged in the same configuration as shown elsewhere in this data sheet. A top layer silk-screen shows the drivers and receivers to allow direct correlation to the data sheet. The transmitter and receiver decode bits are tied together and are brought out to a DIP switch for manual control of both the driver and receiver interface modes. Since the coding for the drivers and receivers is identical, the bits have been tied together. The DIP switch has 7 positions, four of which are reserved for the TDEC/RDEC control and the other three are used as tri-state control pins. The labels that are in [brackets] apply only to the **SP503**, If a logic one Is asserted the corresponding red LED will be lit; If a zero is asserted the corresponding red LED will not be lit.

Software Control

A 50-pin connector brings all the analog and digital I/O lines, V_{cc} , and GND to the edge of the card. This can be wired to the user's existing design via a ribbon cable, The pinout for the connector is described in the following section. When the evaluation board is operated under software control, the DIP switch should be set up so that all bits are low (all LEDs off). This will tie 20K Ω pulldown resistors from the inputs to ground and let the external system control the state of the control inputs.

Power and Ground Requirements

The evaluation board layout has been optimized for performance by using basic analog circuit techniques, The four charge-pump capacitors must be $22\mu F(16V)$ and be placed as close to the unit as possible; tantalum capacitors are suggested. The decoupling capacitor must be a minimum of 1μ F; depending upon the operating environment, 10µF should be enough for worst case situations. The ground plane for the part must be solid, extending completely under the package, The power supplies for the device should be as accurate as possible; for rated performance $\pm 5\%$ is necessary. The power supply current will vary depending upon the selected mode, the amount of loading and the data rate. As a maximum, the user should reserve 200mA for I_{cc} . The worst-case operating mode is RS485 under full load of six (6) drivers supplying 1.6V to 54 Ω loads. The power and ground inputs can be supplied through either the banana jacks on the evaluation board (Red = V_{cc} $=+5V\pm5\%$; Black = GND) or through the connector.

For reference, the 80-pin QFP Socket is a TESCO part number FPQ-80-65-09A. The 50-pin connector is an AMP part number 749075-5.







Figure 13. SP502/503 Evaluation Board Schematic











Figure 14b. Evaluation Board — Bottom Layers





Sipex SIGNAL PROCESSING EXCELLENCE

212



EDGE CONNECTOR

DUT PIN DESCRIPTIONS

- 01 TxD (pin 14) –TTL Input Transmit data; source for SD(a) and SD(b) outputs.
- 02 DTR (pin 13) TTL Input Data terminal ready: source for TR(a) and TR(b) outputs.
- 03 ST/TT (pin 6) –TTL Input ST/TT select pin; enables ST drivers and disables TT drivers when high. Disables ST drivers and enables TT drivers when low.
- 04 DEC₃/RDEC₃ (pin 5) TTL Input Transmitter/Receiver decode register.
- 05 TDEC₂/RDEC₂ (pin 4) TTL Input Transmitter/Receiver decode register.
- 06 $TDEC_1/RDEC_1$ (pin 3) TTL Input Transmitter/Receiver decode register.
- 07 TDEC₀/RDEC₀ (pin 2) TTL Input Transmitter/Receiver decode register.
- 08 RxD (pin 1) TTL Output Receive data; sourced from RD(a) and RD)b) inputs.
- 09 CTS (pin 80) TTL Output Clear to send; sourced from CS(a) and CS(b) inputs.
- 10 RxT (pin 79) TTL Output RxT; sourced from TT(a), TT(b) inputs.
- 11 DSR (pin 78) TTL Output Data set ready; sourced from DM(a) and DM(b) inputs.
- 12 RD(b) (pin 71) Analog In Receive data, non–inverted; source for RxD.

EDGE CONNECTOR

DUT PIN DESCRIPTIONS

- 13 RD(a) (pin 70) Analog In Receive data, inverted: source for RxD.
- 14 DM(b) (pin 69) Analog In Data mode, non-inverted; source for DSR.
- 15 DM(a) (pin 68) Analog In Data mode, inverted; source for DSR.
- 16 CS(b) (pin 67) Analog In Clear to send; non-inverted; source for CTS.
- 17 CS(a) (pin 66) Analog In Clear to send, inverted; source for CTS.
- 18 TT(b) (pin 65) Analog In or Out Terminal timing, non-inverted: sourced to RxT or from TxC input.
- 19 TT(a) (pin 63) Analog In or Out Terminal timing; inverted: sourced to RxT or from TxC input.
- 20 TR(a) (pin 58) Analog Out Terminal ready, inverted; sourced from DTR.
- 21 TR(b) (pin 56) Analog Out Terminal ready; non–inverted; sourced from DTR.
- 22 SD(a) (pin 61) Analog Out Send data, inverted; sourced from TxD.
- 23 SD(b) (pin 59) Analog Out Send data; non-inverted; sourced from TxD.
- 24 RS(a) (pin 54) Analog Out Ready to send; inverted; sourced from RTS.
- 25 RS(b) (pin 52) Analog Out Ready to send, non-inverted; sourced from RTS.





EDGE CONNECTOR DE

DUT PIN DESCRIPTIONS

- 26 ST (pin 22) TTL Input Send Timing; source for ST(a) and ST(b) outputs. SP503 only.
- 27 STEN (pin 23) TTL Input Driver enable control pin; active low. SP503 only,
- 28 SCT(a) (pin 76) Analog Input Inverting; input for SCT receiver; SP503 only.
- 29 SCT(b) (pin 77) Analog Input Non– inverting; input for SCT receiver. SP503 only.
- 30 $V_{CC} +5V$ for all circuitry.
- 31 GND signal and power ground.
- 32 LL(a) (pin 51) Analog Out Local loopback, inverted; sourced from LL.
- 33 LL(b) (pin 49) Analog Out Local loopback, non-inverted sourced from LL.
- 34 RL(a) (pin 47) Analog Out Remote loopback; inverted; sourced from RL.
- 35 RL(b) (pin 45) Analog Out Remote loopback; non–inverted; sourced from RL.
- 36 ST(b) (pin 44) Analog Out Send timing, non-inverted; sourced from TxC.
- 37 ST(a) (pin 42) Analog Output –Send timing, inverted; sourced from TxC.
- 38 IC(b) (pin 40) Analog In Incoming call; non–inverted; source for Rl.

EDGE CONNECTOR

DUT PIN DESCRIPTIONS

- 39 IC(a) (pin 39) Analog In Incoming call; inverted; source for Rl.
- 40 RT(b) (pin 38) Analog In Receive timing, non-inverted; source for RxC.
- 41 RT(a) (pin 37) Analog In Receive timing; inverted; source from RxC.
- 42 RR(b) (pin 36) Analog In Receiver ready; non–inverted; source for DCD.
- 43 RR(a) (pin 35) Analog In Receiver ready; inverted; source for DCD.
- 44 LL (pin 24) TTL Input Local loopback; source for LL(a) and LL(b) outputs.
- 45 Rl (pin 21) Output Ring indicator; sourced from IC(a) and IC(b) inputs.
- 46 RxC (pin 20) TTL Output Receive clock; sourced from RT(a) and RT(b) inputs.
- 47 DCD (pin 19) TTL Output Data carrier detect; sourced from RR(a) and RR(b) inputs.
- 48 RL (pin 17) Analog Out Remote loopback; source for RL(a) and RL(b) outputs.
- 49 RTS (pin 16) TTL Input Ready to send; source for RS(a) and RS(b) outputs.
- 50 TxC (pin 15) TTL Input Transmit clock; common TTL input for both ST and TT driver outputs.



	ORDERING INFORMATION	
lodel	Temperature Range	Package Types
DENOC	090 to 17090	



THIS PAGE LEFT INTENTIONALLY BLANK




MAS7838

CMOS Asynchronous to Synchronous Converter

- Interfaces an asynchronous channel to a synchronous channel
- Implements CCITT recommendation V.22
- 64 kbit/s transmission rate


PROCESSING EXCELLENCE

- 25mW typical power dissipation
- Single +5V supply



DESCRIPTION...

The **MAS7838** implements a duplex synchronous to asynchronous converter in a single IC. It converts asynchronous start/stop characters to synchronous character format. The receiver channel converts incoming synchronous data to asynchronous start/stop character format with start/stop bit insertion. Both conversions conform to CCITT V.22 recommendations. The **MAS7838** operates at any frequency to its rated maximum.





CAUTION:

ESD (ElectroStatic Discharge) sensitive device. Permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. Personnel should be properly grounded prior to handling this device. The protective foam should be discharged to the destination socket before devices are removed.




SPECIFICATIONS

 $V_{op} = +5V, V_{oc} = 0V; 0^{\circ}C \text{ to } +70^{\circ}C$

PARAMETER	MIN	ТҮР	MAX	UNITS	CONDITIONS
DATA OUTPUT					
Output Voltage					
V _{OL}	4.6		0.4	Volts Volts	l _{oL} = 0.6mA I _{oM} = 0.4mA
DATA INPUT	4.0			V0103	
Input Voltage					
V _{IL}	-0.5		1.1	Volts	
V	3.5		5	Volts	
Leakage Current		-100		рА	
Capacitance		5		pF	ČI .
Pull–Up Resistor		350		kohms	R _{pull-up} ; V _{IN} =0.4V R _{pull-up} ; V _{IN} =2.5V
		850		kohms	R _{pull-up} ; V _{IN} =2.5V
LOGIC TRANSITION					
Low-to-High		20		ns	t _R ; C _L =10pF
High-to-Low		20		ns	t _F ; C _L =10pF
POWER REQUIREMENTS					
Supply Voltage	4.5	+5	5.5	Volts	V _{DD}
Supply Current		4	6	mA	DD
Power Dissipation		20	30	mW	
ENVIRONMENTAL AND ME					
Temperature Range	•		. 70	°C	
Operating Storage	0 25		+70 +85	℃ ℃	
Package		l pin Plastic		C	
T achage	10-				

PINOUT...



PIN DESCRIPTION...

Pin 1 — TSL — Timing Select — Selects between internally or externally generated timing signals to be used for internal asynchronous timing reference. A logic '0" selects sampling timing from Pin 2. A logic "1" inserts a divider between the signal on Pin 2 and the timing reference circuit. This divider automatically divides the signal on Pin 2 by 256...8,192, depending on the frequency of the signal present on Pin 2. The divider frequency is selected such that the internal timing reference is always 16x the asynchronous transmit clock bit rate.

Pin 2 — TMG — Timing Input — Squarewave timing signal input; If TSL=0, this signal must be 16x the synchronous transmit clock bit rate. IF TSL=1, this signal can be 256...8,192 times the synchronous transmit clock bit rate, with a maximum frequency of 10MHz.



Pin 3 — OSC — Oscillator Input — Output from crystal oscillator. If one is used, it is connected between pins 2 and 3. The crystal frequency is selected to be 16x the synchronous data bit rate. If the crystal frequency is less than 5MHz, 22pF capacitors to ground must be connected between pin 2 and ground, and pin 3 and ground. (See *Figure 1*)

Pin 4 — TXC — Synchronous Transmit Timing — Squarewave timing signal input for synchronous transmit timing. The transmitted data output, TDO, is synchronized to the rising edge of TXC. The duty cycle of TXC must be 50%±5%.

Pins 5 and 6 — CL1/CL2 — Character Length — The total character length including one start bit, one stop bit, and possible parity bit, is selected by logic levels on CL1 and CL2 per *Table 1*.

Pin 7 — $\overrightarrow{\text{ESR}}$ — Extended Signalling Rate — The tolerance of the synchronous bit rate can be extended. With pin 7 at a logic "1", TXC can vary from -2.5% to +1.0%. With pin 7 at a logic "0", TXC can vary from -2.5% to +2.3%.

Pin 8 — V_{ss} — Ground

Pin 9 — TDI — Transmitted Data Input — Input data to be transmitted is applied to this pin. A logic "0" is a space, start or break signal; a logic "1" is a mark or stop bit.

Pin 10 — TDO — Transmitted Data Output — The output data is synchronized to the leading edge of the synchronous timing signal TXC (pin 4). A logic "0" is a space; a logic "1" is a mark.

Pin 11 — ASY — Asynchronous Mode — A logic "0" selects the asynchronous transmission mode; a logic "1" selects the synchronous trans-

CHARACTER LENGTH TRUTH TABLE

CL2	CL1	Character Length
0	1	8 bits
0	0	9 bits
1	1	10 bits
1	0	11 bits

Table 1. Character Length Truth Table




Figure 1. Crystal Oscillator Circuit Diagram

mission mode. In the synchronous transmission mode, the converter is totally bypassed in both directions, such that TDI = TDO and RDI = RDO.

Pin 12 — HST — Higher Speed Signalling Timing — Selects between normal (CCITT V.22 or Bell 212) synchronous-to-asynchronous conversion, and an overspeed asynchronous mode. TXC and RXC must be 1-2% higher than the normal bit rate to allow some overspeed in the asynchronous data. On the receiver side, the RX buffer is deleted, and the synchronous data RDI is connected directly to the asynchronous output RDO. A logic "0" selects the higher speed synchronous timing mode; a logic "1" selects normal conversion.

Pin 13 — RDO — Received Data Output — RDO is the received data converted back to asynchronous mode. Logic "0" is a space, start or break signal; logic "1" is a mark or stop bit.




Figure 2. External Timing

Pin 14 — RDI — Received Data Input — The received data must be synchronized to the received timing RXC from the synchronous channel, pin 15. A logic "0" is a space; a logic "1" is a mark.

Pin 15 — RXC — Received Timing — Received squarewave timing from the synchronous channel. The received data RDI must be synchronized to the rising edge of RXC. (See Figure 7).

Pin 16 — V_{DD} — +5V±0.5V

FEATURES...

The **MAS7838** is a single chip implementation of a duplex synchronous to asynchronous converter. It converts asynchronous start/stop characters to synchronous character format, with stop bit deletion when required by CCITT V.22. The receiver channel converts the incoming synchronous data to asynchronous start/stop character format with stop bit insertion when required by CCITT V.22. The **MAS7838** implements the data modes for the synchronous interface as specified in V.22, chapter 1.2. Operating frequency can be configured at any speed up to a 64 kbit/s device maximum. The **MAS7838** is supplied in a 16-pin plastic DIP. It is specified over the 0°C to +70°C commercial operating temperature range.

USING THE MAS7838... Timing Selection

The **MAS7838** requires proper synchronous clock signals to function correctly. These signals may be generated by either a crystal oscillator connected to pins 2 and 3, or, if the proper signals are available in the system, can be supplied from an external source. In either case, clock signals must have a $50\%\pm5\%$ duty cycle. The clock signal, TXC, is used by the **MAS7838** for 1) shifting data out from the transmit buffer to the transmitted data output (TDO), 2) shifting data into the receive buffer from the received data input (RDI), and 3) detection of the bit rate in order to adjust the internal baud rate generator (with TSL=1 only; see below).

To use a crystal oscillator connected to pins 2 and 3, TSL (pin 1) should be at a logic "0". Select the crystal frequency to be 16x the required synchro-

nous data bit rate (TXC) so that the asynchronous data stream can be sampled at the proper speed. As shown in *Figure 1*, if the crystal frequency is less than 5MHz, 22pF capacitors should be tied between pin 2 and ground, and pin 3 and ground.

To use a synchronous clock signal generated externally, TSL (pin 1) should be at a logic "1". The squarewave input to the TMG/Timing Input (pin 2) must be at any frequency between 256x and 8,192x the required synchronous data bit rate (TXC). With TLS=1, the clock signal is passed through an internal divider that automatically determines the input frequency and programs itself to generate the appropriate internal clock signal. The squarewave input to the TMG/Timing Input can be at any frequency up to a 10MHz maximum.

Asynchronous-to-Synchronous Conversion

The asynchronous start/stop character is read in to the transmit buffer through the transmitted data input (TDI). When the character is available, the databits are transmitted as TDO with the synchronous timing signal TXC. The bit rate of TDI must be the same as the TDO <u>bit rate</u>, within the tolerance set by the state of ESR (ESR=1, -2.5% to +1.0%; ESR=0, -2.5% to +2.3%, extended). If TDI is slower than TDO, the transmitter adds extra stop bits to the synchronous data stream. An overspeed condition causes one stop bit in every eighth character maximum in the synchronous output data (TDO). When the extended data rate is used (ESR=0) every fourth stop bit may be deleted.

Break signals are detected when at least M bits of start polarity are received, where M is the character length as programmed by CL1/CL2 (pins 5 and 6). When the break is detected, the **MAS7838** sends 2M+3 bits of start polarity to TDO. If the break signal is longer than 2M+3 bits, then all bits are transferred to TDO. After a break signal, at least 2M bits of stop polarity must be transmitted before sending additional data.

Synchronous-to-Asynchronous Conversion

The synchronous data received by the received data input (RDI) is buffered to recognize the start and stop bits. If a missing stop bit is detected, it is added to the RDO, and the stop bits are shortened






Figure 3. Synchronous Modem to Asynchronous Interface

12.5% if ESR=1, or 25% if ESR=0 during each character. When the receiver receives at least 2M+3 bits of start polarity, no stops bits are added to RDO. This enables the break signal to go through the buffer unchanged.

Higher–Speed Conversion Mode

If the <u>overspeed</u> asynchronous timing mode is used (HST=0), the synchronous timing signal frequencies TXC and RXC are increased by 1-2%. In this case, there is no need to delete any stop bits in the transmitter buffer and break signals go through the buffer unchanged. On the receiver side, the synchronous data RDI is transferred directly to the asynchronous output RDO with RXC.

Typical Applications

The **MAS7838** is intended for applications where an asynchronous and synchronous data source must be connected together. A typical example is that of a data modem where the terminal interface of the modem is asynchronous, but the modem datapump operates synchronously. *Figure 3* depicts the typical interconnection for such an application. In other typical applications, a USART is used as a data source. This configuration is depicted in *Figure 4*. A third application for the **MAS7838** is that of a data multiplexer/ demultiplexer. By using the **MAS7838** to convert the asynchronous data to synchronous, a synchronous multiplexer can be used, greatly reducing the required sampling rate to only one sample per databit. (See *Figure 5*.)

A final application example for a simple synchronous-to-asynchronous converter is shown in *Figure 6*. The **MAS7838** selects the conversion speed to that of that of the synchronized data clock and performs the conversion. The **SIPEX SP208** provides the RS232 drivers and receivers for interfacing with the data bus. A generic 78L05 whose input is connected to the




Figure 4. Microprocessor/USART Interface






Figure 5. Data Multiplexer/Demultiplexer

+12V on pin 9 of the DB25 connector provides the +5V power supply required by both the **MAS7838** and the **SP208**. A crystal frequency of 4.91MHz converts to 19.2Kb/s or a submultiple of the synchronous data rate (9.6Kbps, 4.8Kbps, 2.4Kbps, etc.). Two 1N4001 diodes protect the external RTS control circuitry if the RTS is enabled by S1. When JP1 is removed, the converter is transparent in the synchronous mode, and no conversion will take place. In the configuration shown, the data word is strapped for 10 bits.




Figure 6. RS232 Sync-to-Async Converter






Figure 7. Transmit and Receive Timing

ORDERING INFORMATION

CMOS Synchronous to Asynchronous Converter

Model

Package




THIS PAGE LEFT INTENTIONALLY BLANK



SP490


RS485 Line Driver/Receiver Pair



DESCRIPTION...

SIGNAL PROCESSING EXCELLENCE

The **SP490** is a low–power differential line driver/receiver meeting RS485 and RS422 standards up to 5Mbps. The **SP490** features ±200mV input sensitivity, a wide common mode range and input hysteresis. The **SP490** is available in 8-pin plastic DIP and SOIC packages, for operation over the commercial and industrial temperature ranges.





SPECIFICATIONS

 $V_{cc} = 5V\pm5\%$; typicals at 25°C; 0°C $\leq T_{a} \leq +70$ °C unless otherwise noted.

$V_{cc} = 5V\pm5\%$; typicals at 25°C; 0°C $\leq T_A \leq$ PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
DRIVER					
Input Voltage					
V			0.8	Volts	D
V ^{'iii} Input Current	2.0			Volts	
			±2	μA	
Output Differential Voltage			5	Valta	
Dinerentiar voltage	2		5	Volts Volts	$I_o = 0$; unloaded R _L = 50 ohms (RS422)
	1.5	2	5	Volts	$R_1 = 27 \text{ ohms (RS485)}$
Change in Output Magnitude		_	0.2	Volts	/ for complementary output state
				$\langle \land \land \lor \rangle$	$R_L = 27$ ohms or 50 ohms
Common Mode Output Voltage		2.3	3 0.2	Volts	$R_{L} = 27$ ohms or 50 ohms
Change in Common Mode Out	but Magnit	ude ·	0.2	Volts	for complementary output state $BL = 27$ ohms or 50 ohms
Short-circuit Current		. /			
VOH			250	mA	-7V ≤VO ≤ +12V
VOL			250	mA	-7V ≤VO ≤ +12V
RECEIVER		\langle / \rangle			
Diff. Input Threshold Voltage	-0.2		+0.2	Volts	$-7V \le V_{CM} \le +12V$ $V_{C0} = 0V \text{ or } 5.25V; V_N = +12V$ $V_{C0} = 0V \text{ or } 5.25V; V_N = _7V$
Input Current		Conservation of the	+1.0	mA	$V_{co} = 0V \text{ or } 5.25V; V_{N} = +12V$
Input Hysteresis		70	.0.8	mA N	$V_{cc} = 0V \text{ or } 5.25V; V_{IN} = -7V$
Input Resistance	12	70		mV KΩ	$V_{CM}^{CM} = 0V$ -7V $\leq V_{CM} \leq +12V$
Output Voltage		\mathbb{N}		102	
V _{ou} A	3.5			Volts	$I_0 = -4mA; V_{10} = +0.2V$
V _{ol}		· ·	0.4	Volts	$I_{o} = -4mA; V_{ID} = +0.2V$ $I_{o} = +4mA; V_{ID} = -0.2V$
POWER REQUIREMENTS	11				
Supply Voltage	4.75	5.00	5.25	Volts	· · · · · ·
Supply Current		300	500	μΑ	No load, D = GND or V_{cc}
ENVIRONMENTAL AND ME		AL	110		
Operating Temperature					
	0 -40		+70	℃ ℃	
Storage Temperature	-65	\mathbb{N}	+150	°Č ∘	
Package					
Š /	8-	pin Plastic	DIP		
		8–pin SO	ic		
				·	
	A Statement of the	· .	[
			}		
		· .	÷.		
			j]	
· · · · · · · · · · · · · · · · · · ·			Į		
			1	· ·	
		1	<u> </u>	I	





SP491


RS485 Driver/Receiver Pair

RS485 and RS422

- +5V Only Power Supply Required
- Low Power I_{CC} = 300µA Typical
- Glitch–Free Power Up/Down
- -7V to +12V Common Mode Range
- 70mV Typical Input Hysteresis
- Short–Circuit Protected
- Pin Compatible with LTC491 and SN75180

DESCRIPTION...

The **SP491** is a low–power differential line driver/receiver meeting RS485 and RS422 standards up to 5Mbps. The **SP491** features ±200mV input sensitivity, a wide common mode range and input hysteresis. The **SP491** features tri–state control of both the driver and receiver. The **SP491** is available in a 14–pin plastic DIP and SOIC packages for operation over the commerical and industrial temperature ranges.





SPECIFICATIONS

$V_{cc} = 5V\pm5\%$; typicals at 25°C; 0°C \leq T	$\leq +70^{\circ}$ C unless otherwise noted.

$c_{cc} = 5V\pm5\%$; typicals at 25°C; 0°C $\leq T_A \leq 4$ PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
DRIVER			· · · · · · · · · · · · · · · · · · ·		
Input Voltage					D
V			0.8	Volts	
$V_{\rm H}$	2.0			Volts	
Input Current			±2	μA	
Driver Output			-	Malta Valla	
Differential Voltage	2		5	Volts Volts	I _o = 0; unloaded R _i = 50 ohms (R S42 2)
	1.5	2	5	Volts	$R_1 = 27 \text{ ohms} (RS485)$
Change in Output Magnitude	1.0	· -	0.2	Volts/	for complementary output state
			A STATEMENT		R = 27 ohms or 50 ohms
Common Mode Output Voltage		2.3	8	Voltser	R = 27 ohms of 50 ohms
Change in Common Mode			୦.୫	Volts	for complementary output state
Output Magnitude		1		Same per	B/= 27 ohms or 50 ohms
Short-circuit Current			050 /	ma ma	
V _{OH} V			250 250	mA mA	$+7V \leq V_0 \leq +12V$
High Impedance Output Curren		<u></u> +2	±200		-7V to +12V
RECEIVER		the start		A A A A A A A A A A A A A A A A A A A	
Diff. Input Threshold Voltage	-0.2	and the second second	+0.2	Volts	-7V ≤V _{CM} ≤ +12V
Input Current	No. 13	COMPONENCE	>+1.0	An N	V _a = 0V or 5.25V: V _a = +12V
	. All and a second s	And the second second	-0.8	mA MA	$V_{cc} = 0V \text{ or } 5.25V; V_{W} =7V$
Input Hysteresis	State State State State	70		Vm	-7V ≤V _{CM} ≤ +12V
Input Resistance	and 12 and			KB2	, –7V ≤V _{CM} ≤ +12V
Output Voltage	1 San	Anna .	Sales A	Volts	$1 - 4mA \cdot V - 10.2V$
V _{он} V _{ol}	3,8		0.4	Volts	$I_0 = -4mA; V_{10} = +0.2V$
High Impedance Output Ourren			± 1	μΑ	$I_o = -4mA; V_{ID} = +0.2V$ $I_o = +4mA; V_{ID} = -0.2V$ $V_{cc} = 5.25v; 0.4V \le V_o \le 2.4V$
POWER REQUIREMENTS			San and		
Supply Voltage	4.75	5.00	525	Volts	
Supply Current		300	500	μA	No load, D = GND or V_{cc}
ENVIRONMENTAL AND ME	CHANICA	AL /	1 V		
Operating Temperature	Starting Starting	A State and a state of the			
<u> </u>	parter Owner	Constant Street	+70	°C	
Storage Temperature	40	$\land \land ightarrow$	+85	သ သ	
Rackage	-65		+150		
V-S	14	pin Plastic	DIP		
₩¥	1	4-pin SO	IC		
The second se	AND COLORED COMPANY	1			
A House					
And a second sec				-	
the Concentration					
A Provent					





Quad Differential RS485/RS422 Transceivers


RS485 and RS422

SIGNAL PROCESSING EXCELLENCE

- +5V Only Power Supply Required
- Receiver Fail–Safe Mode
- Glitch–Free Power Up/Down
- Pin Compatible with DS36950/ DS36954

DESCRIPTION...

The **SP494/495** is a quad differential line driver/receiver meeting both RS485 and RS422 specifications. The **SP494/495** features three separate half-duplex transceivers for data bus connections, and a fourth transceiver, with individual driver/receiver enables. The **SP495** has a common enable line for three of the transceivers. The **SP494** and **SP495** are available in a 20-pin plastic LCC package for operation over the commercial and industrial temperature ranges.





SPECIFICATIONS

 V_{cc} = 5V±5%; typicals at 25°C; 0°C ≤ T_a ≤ +70°C unless otherwise noted.

$V_{cc} = 5V \pm 5\%$; typicals at 25°C; 0°C $\leq T_A \leq -$ PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
DRIVERS					
Input Voltage					DR, DE
Vil	~ ~		0.8	Volts	
V [™] Input Current	2.0			Volts	
			20	μA	V _{IN} = 2.4V
IL I _H			-20	μA	$V_{\mu\nu} = 0.4V$
Input Clamp Voltage			1.5	Volts	🔪 I =18mA 🛛 🔊
Output Diff. Voltage	1.5 2.0	1.9 3.5		Volts Volts	$I_{L} = 60 \text{mA}, V_{CM} = 0 \text{V}; \text{ full load} R_{L} = 100 \text{ ohms} (\text{RS422});$
	2.0	3.5			termination load
	1.5	3.2		Volts	R, = 54 ohms (R\$485);
					termination load
Change in Output Magnitude				Volts	for complementary output state $R_1 \neq 27$ ohms or 50 ohms
Common Mode Output Voltage		2.3	3 🦯	Volts	$R_1 = 54 \text{ ohms} (RS485)$
Change in Common Mode			0.2	Volts 🧹	for complementary output state
Output Magnitude		$\langle \langle / \rangle$			RL = 54 ohms or 100 ohms
Output Voltage V _{он}	27	3.2		Volts	I = ⇒55mA
	- X .	1.4	1.7	Volts	I _{он} = ⊸55mA I _{он} = 55mA
Short Circuit Output Current		_130	-250	mA	
	No. of Concession, Name	-90 130	-150 250	mA mA	V _o = 0V (RS422) V _o = +12V (RS485)
RECEIVER		1.90			v _o = +12V (H3485)
Diff. Input Threshold Voltage	$(\vee \land$				RS422/485
V _{TH}		0.03	0.2	Volts	V = V : I = -0.4mA
$ V_n \rangle \langle \langle \rangle \rangle$	-0.2	0.03		Volts	$V_0 = V_{0L}; I_0 = 0.4 \text{mA}$ $V_{CM} = 0 \text{V}$
Input Hysteresis Output Voltage		60		mV ·	$V_{CM} = 0V$
V _{OH}	2.4	3.0		Volts	$I_{ou} = -4mA; V_{in} = +0.2V$
V A V		0.35	0.5	Volts	$I_{OH} = -4mA; V_{ID} = +0.2V$ $I_{OL} = +4mA; V_{ID} = -0.2V$ $0.4V \le V_0 \le 2.4V$
High Impedance Output Curren Short Circuit Output Current	t _15	30	20 75	μΑ	$0.4V \le V_0 \le 2.4V$
	-15		J=15	mA	$V_{o} = 0V^{\circ}$
Supply Voltage	4.75	5.00	5.25	Volts	
Supply Current	$\langle \cdots \rangle$	75	90	mA	No load, outpus enabled
ENVIRONMENTAL AND ME	CHANICA	ĂL /			· · · ·
Operating Temperature				••	
	0 -40		+70 +85	⊃° ⊃°	
Storage Temperature	65		+150	Ŭ. ℃	
Package	20-	pin Plastic	LCC		
					· · · · ·
		1			
		1. A. A.			
		:			
L	L	L	·	L	1





PACKAGE DRAWINGS

Package Type


Page


Dual-in-Line, Ceramic, 0.3" Width, 8 through 22 pins	
Dual-in-Line, Ceramic, 0.3* Width, 8 through 22 pins Dual-in-Line, Ceramic, 0.6 Width, 24 pins or more	245
Dual-in-Line, Plastic, 0.3" Width, 8 through 22 pins	232
Dual-in-Line, Plastic, 0.3" Width, 24 pins or more	233
Dual-in-Line, Plastic, 0.6" Width, 22 pins or more	
Dual-in-Line, Side-Brazed Ceramic, 0.3" Width, 8 through 28 pins	246
Dual-in-Line, Side-Brazed Ceramic, 0.6" Width, 24 to 40 pins	
Leadless Chip Carrier, Ceramic	
Leadless Chip Carrier, Plastic	
Leadless Chip Carrier, Plastic, 52-pin	
Quad Flatpack, 80-pin	241
Small Outline, SOIC, 0.15" Width Small Outline, SOIC, 0.30" Width	
Small Outline, SOIC, 0.30" Width	237
Small Outline, Shrink, SSOP	

					OKINAL	PRO CESSING EXCELLENCE
		P	ACKAGE		-IN-LINE	
→ D1 = 0.005" n (0.127 m		A1 =	0.015" min. (0.381min.)			
			A = 0.210' ma (5.334 ma 2			
e = 0,100 BS						SC SC)
DIMENSIONS (Inches) Minimum/Maximum (mm)	8-PIN	14–PIN	16–PIN	18-PIN	20PIN	22–PIN
A2 B	0.115/0.195 (2.921/4.953) 0.014/0.022 (0.356/0.559)	0.115/0.195 (2.921/4.953) 0.014/0.022 (0.356/0.559)	0.115/0.195 (2.921/4.953) 0.014/0.022 (0.356/0.559)	0.115/0.195 (2.921/4.953) 0.014/0.022 (0.356/0.559)	0.115/0.195 (2.921/4.953) 0.014/0.022 (0.356/0.559)	0.115/0.195 (2.921/4.953) 0.014/0.022 (0.356/0.559)
B1 C	0.045/0.070 (1.143/1.778) 0.008/0.014	0.045/0.070 (1.143/1.778) 0.008/0.014	0.045/0.070 (1.143/1.778) 0.008/0.014	0.045/0.070 (1.143/1.778) 0.008/0.014	0.045/0.070 (1.143/1.778) 0.008/0.014	0.045/0.070 (1.143/1.778) 0.008/0.014
D	(0.203/0.356) 0.355/0.400 (9.017/10.160)	(0.203/0.356) 0.735/0.775	(0.203/0.356) 0.780/0.800 (19.812/20.320)	(0.203/0.356) 0.880/0.920 (22.352/23.368)	(0.203/0.356)	(0.203/0.356) 1.145/1.155 (29.083/29.337)
E E1	0.300/0.325 (7.620/8.255) 0.240/0.280	0.300/0.325 (7.620/8.255) 0.240/0.280	0.300/0.325 (7.620/8.255) 0.240/0.280	0.300/0.325 (7.620/8.255) 0.240/0.280	0.300/0.325 (7.620/8.255) 0.240/0.280	0.300/0.325 (7.620/8.255) 0.240/0.280
L	(6.096/7.112) 0.115/0.150 (2.921/3.810)	(6.096/7.112) 0.115/0.150 (2.921/3.810)	(6.096/7.112) 0.115/0.150 (2.921/3.810)	(6.096/7.112) 0.115/0.150 (2.921/3.810)	(6.096/7.112) 0.115/0.150 (2.921/3.810)	(6.096/7.112) 0.115/0.150 (2.921/3.810)
Ø	0°/ 15° (0°/15°)					


ING EXCELLENCE



























		PACKA		ASTIC ADLESS	CHIP	
			CA	RRIER (F	PLCC)	
 DIMENSIONS (Inches) Minimum/Maximum (mm)	20-PIN	28-PIN	44PIN	68-PIN	84-PIN	
A	0.385/0.395 (9.77/10.03)	0.485/0.495 (12.31/12.57)	0.685/0.695 (17.39/17.65)	0.985/0.995 (25.02/25.27)	1.185/1.195 (30.09/30.35)	
В	0.350/0.355 (8.89/9.017)	0.452/0.456 (11.48/11.58)	0.652/0.656 (16.56/16.61)	0.952/0.956 (24.18/24.28)	1.152/1.156 (29.26/29.36)	
c	0.350/0.355 (8.89/9.017)	0.452/0.456 (11.48/11.58	0.652/0.656 (16.56/16.61	0.952/0.956 (24.18/24.28)	1.152/1.156 (29.26/29.36)	
D	0.385/0.395 (9.77/10.03)	0.485/0.495 (12.31/12.57)	0.685/0.695 (17.39/17.65	0.985/0.995 (25.02/25.27))	1.185/1.195 (30.09/30.35)	
 E	0.170/0.180 (4.32/4.57)	0.170/0.180 (4.32/4.57)	0.170/0.180 (4.32/4.57)	0.170/0.180 (4.32/4.57)	0.170/0.180 (4.32/4.57)	
 F	0.098/- (2.48/-)	0.098/- (2.48/-)	0.098/ (2.48/)	0.098/- (2.48/-)	0.098/ (2.48/)	
G	0.200 REF (5.08 REF)	0.300 REF (7.62 REF)	0.500 REF (12.7 REF)	0.800 REF (20.32 REF)	1.000 REF (25.44 REF)	_
Н	0.290/0.330 (7.36/8.38)	0.390/0.430 (9.906/10.922)	0.590/0.630 (14.98/16.00)	0.890/0.930 (22.60/23.62)	1.090/1.130 (27.69/28.70)	
	0.065/0.070 (1.65/1.77)	0.070/0.072 (1.77/1.83	0.070/0.072 (1.77/1.83	0.070/0.072 (1.77/1.83)	0.070/0.072 (1.77/1.83	
J	0.08/- (2.03/)	0.070/0.072 (1.77/1.82)	0.070/0.072 (1.77/1.82)	0.070/0.072 (1.77/1.83)	0.070/0.072 (1.77/1.82)	
K	0.145/0.156 (3.68/3.96)	0.148/0.152 (3.75/3.86)	0.148/0.152 (3.75/3.86)	0.148/0.152 (3.75/3.86)	0.148/0.152 (3.75/3.86)	
Y	0.100 REF (2.54 REF) 0.140/0.147	0.150 REF (3.810 REF) 0.180 REF	0.250 REF (6.35 REF) 0.280 REF	0.400 REF (10.16 REF) 0.430 REF	0.500 REF (12.7 REF) 0.530 REF	
	(3.50/3.733)	(4.572 REF)	(7.11 REF)	(10.92 REF)	(13.46 REF)	
						+













	<u> </u>			 	- T	- T	· · · · · ·	r	1	1	-				-	1	-		-	-		-			-				,	-T		-	_		1		T	_			_	1	T
		+	_	 	+-												+	_	n	A						_			_				_			-							_
	_	+		 							+					-		_	P	A	Ĵ	N	A	וב		-			-/	λ.	1			5	P	L	-	1	۲	-		-	-
		-		 							+					-	_	_	_				-	⊢	_			C	A.	R	R	IĘ	-	?			_			-			+
-	-	-	_			-				-	-													-		+					+-		_			-	-			-			+
		4.		 							_	_									-			_	+	4				_	-	-				+-							+
		-	_	 <u> </u>		_	-				_							-				ļ			_							+	_									+ .	+
				 <u> </u>												₋								<u> </u>			_				+							_			_	1	+
				 -					ļ						Ļ	-	-					ļ			-					-	+	_	_			-		_			-		
	1		_	 			ļ			ļ								1					ļ		_					-	+	_				-	_						
	ļ	_	_	 	-											Ļ	+						L	Ļ						_	_	_					_	-		ļ			
		_	_	 	<u> </u>										<u> </u>	Ļ_	_	_							_	_					-	_			ļ	-	_					-	_
		_		 ļ	-					_	1				L			_				ļ			_					-		_					_			 	L	ļ	_
	_			 ļ		_			ļ							1					L			ļ	_					ļ	1	_			_		\downarrow			Ĺ			-
						_			ļ		_							_							_					_		_					_				ļ		_
		_		 L	_										ļ	1_	_												L	_	1				_		\square			L		L	_
						4-					1			Ļ							4	L .		1					L	1	1	4			1	1							_
							IME									~		D 2						יח																			\perp
					_	_ ' '	Vini	mt	/mi (m			I	um	'		2	8-	71	N				44-	- 11	N															L_	·		\downarrow
	1					-				,							4 77	10	000	•	+			10	0.00	•	+						-					-		_			L
						_			A										08) 23!				037 940															Ц			_		\perp
	1					_														-	+	· ·				<u> </u>	╉													L		_	\perp
									A1										10(54(0.0 (1	069 753	/0. /3	120	0 8\																L	
						_									•						+	<u>`</u>				<i></i>	+					_											_
-	-		_	 	-	-			A2	2									07! 90!				007 178														•			<u> </u>		-	
						-			D										45	8 33)	C		640 256				,														_		+
		+				-			D1				-		(10).4).2	04 62	/0./	41!).54	5 41)	C		600 240				,		_												-	-	+
				 					D2	2					•	0	.30	00/	4		Ì		0.5	00/	_		-																+
-			-		+				D3										ÉF		+	•	620				+						-								\vdash		+-
									03	•									REI			(15	.74	8 F	RE	F)																	1
									D4	ļ									45) 1.63	B 33)	C		495 573)																+
-		-		-	-	ſ			Е										45	B 33)	(0. 16.	640 256	/0. /16	66 6.7	0 64)																
]			E1										41	5 41)			.60 240				,													_			_
		+-		-	1	-									(11				-	+1)	<u>'</u>					40	"					_						-1		-	1-	1	+
									E2	2							.30 .62					(0.5 2.7	00/	/_ //))												-					T
									E3	}					(1				EF			0 (15	.62	R 8 F	EF	F)												-					
	1			 L					F 4						· · ·						+	<u> </u>				-	╈						-					╢			_		\perp
			_	 	-				E4	•									45 1.6	в 33)	(495 573)											-			-		
	+	+-	-	 	+				F	+-	+				-	+		-			ľ	-	F	F	T	-			-	Ŧ	Ŧ	Ŧ			1	1				-	+	+	+-
	+	+-		 	+		+			+	+				+	+-	-				-	\vdash	+	-	+	+			\vdash	+-	+	+			+	+	+				-	-	+
-		+		 -		+			-	+	+			-	+	┝	+					+	+		+	+			\vdash	+	+	+			+	+	+			-	+	-	+
-	+	+-	\neg	 -	+				-	+	+					╋	+	-					+	-	+	-			-	+	+	-			╀	+	+			\vdash	+-	+	+
L				 l				L	1					L	<u> </u>					L	L	1	1	1	1_				1	1_	1			l						L	I	1	




Sip

SIGNAL PROCESSING EXCELLENCE

DIMENSIONS (Inches) Minimum/Maximum (mm)	8-PIN	14-PIN	16 –PIN	18-PIN	20PIN
A	0.105/0.175	0.105/0.175	0.105/0.175	0.105/0.175	-/0.200
	(2.667/4.445)	(2.667/4.445)	(2.667/4.445)	(2.667/4.445)	(-/5.08)
В	0.015/0.021	0.015/0.021	0.015/0.021	0.015/0.021	0.014/0.023
	(0.381/0.533)	(0.381/0.533)	(0.381/0.533)	(0.381/0.533)	(0.36/0.58)
B1 .	0.038/0.060	0.038/0.060	0.038/0.060	0.038/0.060	0.038/0.065
	(0.965/1.524)	(0.965/1.524)	(0.965/1.524)	(0.965/1.524)	(0.97/1.65)
С	0.008/0.012	0.008/0.012	0.008/0.012	0.008/0.012	0.008/0.015
	(0.203/0.305)	(0.203/0.305)	(0.203/0.305)	(0.203/0.305)	(0.20/0.38)
D	0.380/0.550	0.690/0.770	0.770/0.830	0.880/0.930	—/1.060
	(9.652/13.970)	(17.526/19.558)	(19.558/21.082)	(22.352/23.622)	(—/26.92)
E	0.290/0.325	0.290/0.325	0.290/0.325	0.290/0.325	0.220/0.310
	(7.366/8.255)	(7.366/8.255)	(7.366/8.255)	(7.366/8.255)	(5.59/7.87)
E1	0.280/0.310	0.280/0.310	0.280/0.310	0.280/0.310	0.290/0.320
	(7.112/7.874)	(7.112/7.874)	(7.112/7.874)	(7.112/7.874)	(7.37/8.13)
e	0.100 BSC	0.100 BSC	0.100 BSC	0.100 BSC	0.100 BSC
	(2.540 BSC)	(2.540 BSC)	(2.540 BSC)	(2.540 BSC)	(2.540 BSC)
L	0.125/0.175	0.125/0.175	0.125/0.175	0.125/0.175	0.125/0.200
	(3.175/4.445)	(3.175/4.445)	(3.175/4.445)	(3.175/4.445)	(3.18/5.08)
S	0.030/0.120	0.030/0.095	0.020/0.065	0.030/0.065	-/0.080
	(0.762/3.048)	(0.762/2.413)	(0.508/1.651)	(0.762/1.651)	(-/2.03)
Ø	0°/ 15°	0°/ 15°	0°/ 15°	0°/ 15°	0°/ 15°
	(0°/15°)	(0°/15°)	(0°/15°)	(0°/15°)	(0°/15°)



DIMENSIONS (Inches) Minimum/Maximum (mm)	24-PIN	28-PIN	40PIN	44PIN	
Α	0.085/0.190 (2.159/4.826)	0.085/0.190 (2.159/4.826)	0.085/0.190 (2.159/4.826)	0.085/0.190 (2.159/4.826)	
В	0.015/0.023 (0.381/0.584)	0.015/0.023 (0.381/0.584)	0.015/0.023 (0.381/0.584)	0.015/0.023 (0.381/0.584))	
B1	0.038/0.060 (0.965/1.524)	0.038/0.060 (0.965/1.524)	0.038/0.060 (0.965/1.524)	0.038/0.060 (0.965/1.524)	
C	0.008/0.012 (0.203/0.305)	0.008/0.012 (0.203/0.305)	0.008/0.012 (0.203/0.305)	0.008/0.012 (0.203/0.305)	
D	1.180/1.220 (29.972/30.988)	1.380/1.430 (35.052/36.322)	1.980/2.030 (50.29/51.56)	2.180/2.230 (55.37/56.64)	
E	0.575/0.610 (14.605/15.494)	0.595/0.625 (15.113/15.875)	0.595/0.625 (15.113/15.875)	0.595/0.625 (15.113/15.875)	
E1	0.575/0.610 (14.605/15.494)	0.575/0.610 (14.605/15.494)	0.575/0.610 (14.605/15.494)	0.575/0.610 (14.605/15.494)	-
e	0.100 BSC (2.540 BSC)	0.100 BSC (2.540 BSC)	0.100 BSC (2.540 BSC)	0.100 BSC (2.540 BSC)	
L	0.125/0.175 (3.175/4.445)	0.125/0.175 (3.175/4.445)	0.125/0.175 (3.175/4.445)	0.125/0.175 (3.175/4.445)	
S	0.030/0.065 (0.762/1.652)	0.030/0.065 (0.762/1.652)	0.030/0.065 (0.762/1.652)	0.030/0.065 (0.762/1.652)	
Ø	0°/ 15° (0°/15°)	0°/ 15° (0°/15°)	0°/ 15° (0°/15°)	0°/ 15° (0°/15°)	



(3.175/5.080)


(3.175/5.080)

(3.175/5.080)

(3.175/5.080)

(3.175/5.080)

(3.175/5.080)



Sip

 Minimum/Maximum (mm)	24-PIN	28PIN	32-PIN	40PIN	
Α	0.085/0.200 (2.159/5.080)	0.085/0.200 (2.159/5.080)	0.085/0.200 (2.159/5.080)	0.085/0.200 (2.159/5.080)	
 В	0.015/0.022 (0.381/0.559)	0.015/0.022 (0.381/0.559)	0.015/0.022 (0.381/0.559)	0.015/0.022 (0.381/0.559)	
B1	0.045/0.065 (1.143/1.651)	0.045/0.065 (1.143/1.651)	0.045/0.065 (1.143/1.651)	0.045/0.065 (1.143/1.651)	
 С	0.009/0.015 (0.229/0.381)	0.009/0.015 (0.229/0.381)	0.009/0.015 (0.229/0.381)	0.009/0.015 (0.229/0.381)	
D	1.180/1.220 (29.97/30.98)	1.380/1.420 (35.05/36.06)	1.580/1.620 (40.13/41.14)	1.980/2.020 (50.29/51.30)	
E	0.600/0.625 (15.24/15.87)	0.600/0.625 (15.24/15.87)	0.600/0.625 (15.24/15.87)	0.600/0.625 (15.24/15.87)	
 E1	0.580/0.610 (14.732/15.494)	0.580/0.610 (14.732/15.494)	0.580/0.610 (14.732/15.494)	0.580/0.610 (14.732/15.494)	
e	0.100 BSC (2.540 BSC)	0.100 BSC (2.540 BSC)	0.100 BSC (2.540 BSC)	0.100 BSC (2.540 BSC)	
e _A	0.600 BSC (15.240 BSC)	0.600 BSC (15.240 BSC)	0.600 BSC (15.240 BSC)	0.600 BSC (15.240 BSC)	
L	0.125/0.200 (3.175/5.080)	0.125/0.200 (3.175/5.080)	0.125/0.200 (3.175/5.080)	0.125/0.200 (3.175/5.080)	

.



THIS PAGE LEFT INTENTIONALLY BLANK

Sipex Corporation

Headquarters and Main Offices:

22 Linnell Circle Billerica, MA 01821 Tel: (508) 667-8700 Fax: (508) 670-9001

491 Fairview Way Milpitas, CA 95035 Tel: (408) 945-9080 Fax: (408) 946-6191

North American Sales Offices:

22 Linnell Circle Billerica, MA 01821 Tel: (508) 667-8700 Fax: (508) 670-9001

International Sales Offices:

FRANCE Sipex S.A.R.L.

30 Rue du Morvan, SILIC 525 94633 Rungis Cedex Tel: 33-1-4687-8336 Fax: 33-1-4560-0784

GERMANY Sipex GmbH

Gautinger Strasse 10 82319 Starnberg Tel: 49-8151-89810 Fax: 49-8151-29598

United Kingdom MB Components Ltd.

2 Linden House Turk Street Alton, Hampshire England GU34 1AN Tel: 44-420-542500 Fax: 44-420-542700

JAPAN

Nippon Sipex Corporation

Haibara Building 2-3-7 Sotokanda Chiyoda-ku Tokyo 101 Tel: 81-3-3254-5822 Fax: 81-3-3254-5824

Tokyo Musen Kizai Co. Ltd.

3-7, Sotokanda 2-Chome, Chiyoda-ku Tokyo 101 Tel: 81-3-3253-0545 Fax: 81-3-3255-2738

