

# General Information 

## Selector Guide

Data Conversion

Publications Index

## 1988

# INTEGRATED CIRCUITS 

## DATA BOOK

Siliconix incorporated

Siliconix incorporated reserves the right to make changes in the circuitry or speciflcations at any time without notice and assumes no responsibility for the use of any circuits described herein and makes no representations that they are free from patent infringement.

## Warning Regarding Life Support Applications

Siliconix products are not sold for applications in any medical equipment intended for use as a component of any life support system unless a specific written agreement pertaining to such intended use is executed between the manufacturer and Siliconix. Such agreement will require the equipment manufacturer either to contract for additional reliability testing of the Siliconix parts and/or to commit to undertake such testing as a part of its manufacturing process. In addition, such manufacturer must agree to indemnify and hold Siliconix harmless from any claims arising out of the use of the Siliconix parts in life support equipment.

Stresses listed under "Absolute Maximum Ratings" may be applled (one at a time) to devices without resulting in permanent damage. This is a stress rating only and not subject to production testing. Exposure to absolute maximum rating conditions for extended periods may effect device rellability.

# SILICONIX INTEGRATED CIRCUITS 

For over 25 years, Siliconix, has been a leading supplier of small-signal FETs, power MOSFETs, and a broad selection of analog integrated circuits (ICs). With worldwide corporate and manufacturing headquarters in Santa Clara, California, Siliconix also has manufacturing facilities in Wales, Hong Kong and Taiwan.

The IC products detailed in this data book include analog switches and multiplexers, data converters, wideband/video switches and multiplexers, display drivers, power conversion ICs, and special function ICs and analog/digital gate arrays. These products are designed for applications in the industrial, computer peripherals, communications, and military markets. Siliconix serves these customers with products of unequaled performance, quality and reliability through the use of our leading design, processing, packaging and testing technologies.

The product specifications listed in this data book are arranged in a new, simplified format. The electrical tables and performance curves contain detailed information, simplifying the tasks of design and component engineers. Each of the data sheets has been controlled by the Siliconix quality assurance organization which guarantees that all limits stated are fully tested in production.

We solicit your comments and suggestions, and look forward to continually serving your future analog integrated circuit requirements.

Siliconix incorporated

## About This Edition of the Siliconix Integrated Circuit Data Book

## NEW PRODUCT DATA SHEETS APPEARING FOR THE FIRST TIME:

PART NUMBER DESCRIPTION PAGE NUMBER
ANALOG SWITCHES AND MULTIPLEXERS
DGP201A Precision Quad Analog Switch (A/S) ..... 5-102
DGP303A Precision Dual SPDT A/S ..... 5-173
DG400-405High Performance A/S5-212
DG408/409
High Performance 8-Channel/Differential 4-ChannelMultiplexers (MUX)5-229
DG411/412/413High Performance Quad A/Ss-234
DG417/418/419 High Performance Mini DIP Switches ..... 5-245
DG421/423/425 High Performance Dual A/Ss With Latches ..... 5-255
DG441/442 Improved Si-Gate Quad A/Ss (DG201A/202 Upgrade) ..... 5-265
DG444/445 Improved Si-Gate Quad A/Ss (DG211/212 Upgrade) ..... 5-274
8-Channel Switch Array ..... 5-282
DG480
8-Channel Low-Power Switch Array ..... 5-288
DG485
Precision 8-Channel MUX ..... 5-314
DGP508A
8-Channel/Differential 4-Channel Overvoltage Protected MUXs ..... 5-369
DG548/549
Serial-loading Octal High-Voltage A/S ..... 5-375
DG566Low Charge High-Speed Quad A/S5-407
DG601
8-Channel/Differential 4-Channel Fault-Protected MUXs ..... 5-414
DATA CONVERSION INTEGRATED CIRCUITS
Si2504 High Speed CMOS Successive Approximation Register ..... 6-22
Si7240 12-Bit Voltage-Output DAC ..... 6-43
Si7533 10-Bit CMOS Multiplying DAC ..... 6-51
Si7541 12-Bit CMOS Multiplying DAC (MDAC) ..... 6-58
Si7541A 12-Bit CMOS Multiplying DAC ..... 6-67
Si7542 12-Bit CMOS MDAC With 4-Bit Latches ..... 6-76
Si7543 12-Bit CMOS MDAC With Serial Input ..... 6-90
Si7545 12-Bit CMOS MDAC With Latches ..... 6-104
Si7820 8-Bit Half Flash A/D Converter ..... 6-120
Si8603 8-Bit A/D Converter With Sample/Hold ..... 6-130
Si8604 8-Bit A/D Converter With Sample/Hold ..... 6-141
WIDEBAND/VIDEO INTEGRATED CIRCUITS
DG534 4-Channel Wideband/Video MUX ..... 7-3
DG535 16-Channel Wideband/Video MUX (DIP-28) ..... 7-21
DG536 16-Channel Wideband/Video MUX (PLCC-44) ..... 7-34
DG538 8-Channel/Dual 4-Channel Wideband/Video MUX ..... 7-47
DG540 Quad Wideband/Video "T" Switch (20 Lead) ..... 7-65
DG541 Quad Wideband/Video "T" Switch (16 Lead) ..... 7-70
DG542 Dual SPDT Wideband/Video "T" Switch ..... 7-75

Siliconix incorporated

## NEW PRODUCT DATA SHEETS APPEARING FOR THE FIRST TIME (Cont'd) <br> PART NUMBER <br> DESCRIPTION <br> PAGE NUMBER <br> SPECIAL FUNCTIONS <br> D470 <br> Octal Driver/Buffer Switch Array <br> ..... 8-29 <br> Si7652 <br> Low-Noise Chopper-Stabilized Op-Amp <br> ..... 8-56 <br> DISPLAY DRIVERS <br> Si9560 <br> Electroluminescent Symmetric Row Driver <br> ..... 9-27 <br> ASIC <br> ISO5 <br> 15-Volt Analog/Digital Gate Arrays <br> 11-3 <br> POWER CONVERSION <br> Si9100/Si9101 <br> 1-Watt, High-Voltage Switchmode Regulators <br> ..... 10-16 <br> Si9102 <br> 1-Watt, High-Voltage Switchmode Regulator <br> ..... 10-26 <br> Si9110/Si9111 <br> High-Voltage Switchmode Controllers <br> ..... 10-35 <br> Si9115/Si9116 <br> Off-Line Switchmode Controllers <br> ..... 10-43 <br> DISCONTINUED/NEW UPGRADE CROSS REFERENCE: <br> PART NUMBER <br> D123 <br> DF320/320A <br> DF322A <br> DF331/332 <br> DF820 <br> DG151/153 <br> DG152/154 <br> DG161/163 <br> DG162/164 <br> DG200 <br> DG201 <br> DG300-308 <br> DG381-390 <br> DG491 <br> DG506-509 <br> DG5240,2,4 <br> DG5241,3,5 <br> G115-117 <br> G122/123 <br> PWM25 <br> PWM27 <br> PMW125 <br> Si25HC04 <br> Si8020/21 <br> AVAILABILITY/REPLACEMENT/UPGRADE <br> Note 2 <br> Note 2 <br> Note 2 <br> Note 2 <br> Note 2 <br> Note 2 <br> Note 2 <br> Note 2 <br> Note 2 DG200A <br> DG201A, DGP201A, DG441 <br> DG300A-308A <br> DG381A-390A <br> Note 1 <br> DG506A-509A <br> Note 1 <br> DG421/423/425 <br> Note 2 <br> Note 2 <br> Note 1 <br> Note 1 <br> Note 1 <br> Si2504 <br> Note 1

NOTES:

1. Obsolete product.
2. Contact factory on availability.

Siliconix incorporated

## TABLE OF CONTENTS

Section 1. General Information
Device Ordering Information ..... 1-1
Die Ordering Information ..... 1-3
BS9000 Ordering Information ..... 1-5
JAN38510 Ordering Information ..... 1-6
Standard Military Drawing (SMD) ..... 1-8
Burn-In Connections ..... 1-12
Section 2. Process Option Flows
Process Option Flow Charts ..... 2-1
Section 3. Selector Guide ..... 3-1
Section 4. Cross Reference ..... 4-1
Section 5. Analog Switches and Multiplexers
Table of Contents Introduction ..... 5-1
DG123: 5-Channel SPST PMOS Analog Switch ..... 5-8
DG125: 5-Channel SPST PMOS Analog Switch ..... 5-11
DG126/129/140: Dual DPST JFET Analog Switches ..... 5-15
DG133/134/141: Dual SPST JFET Analog Switches ..... 5-22
DG139/142/145: Dual DPDT JFET Analog Switches ..... 5-30
DG143/144/146: SPDT JFET Analog Switches ..... 5-38
DG172: Monolithic 4-Channel PMOS Analog Switch ..... 5-46
DG180/181/182: High-Speed Driver with Dual SPST JFET Switches ..... 5-51
DG183/184/185: High-Speed Driver with Dual DPST JFET Switches ..... 5-62
DG186/187/188: High-Speed Driver with SPDT JFET Switch ..... 5-74
DG189/190/191: High-Speed Driver with Dual SPDT JFET Switches ..... 5-85
DG200A: Dual Monolithic SPST CMOS Analog Switch ..... 5-96
DGP201A: Precision Monolithic Quad SPST CMOS Analog Switch ..... 5-102
DG201A/202: Quad Monolithic SPST CMOS Analog Switches ..... 5-117
DG211/212: Low Cost 4-Channel Monolithic SPST CMOS Analog Switches ..... 5-129
DG221: 4-Channel Monolithic SPST CMOS Analog Switch with Data Latches ..... 5-143
DG243: Monolithic General Purpose CMOS Analog Switch ..... 5-151
DG271: High-Speed Quad Monolithic SPST CMOS Analog Switch ..... 5-156
DG300A/301A/302A/303A: CMOS Analog Switches ..... 5-161
DPG303A: Precision Dual SPDT CMOS Analog Switch ..... 5-173
DG304A/305A/306A/307A: CMOS Analog Switches ..... 5-184
DG308A/309: Quad Monolithic SPST CMOS Analog Switches ..... 5-195
DG381A/384A/387A/390A: General Purpose CMOS Analog Switches ..... 5-201
DG400-405: Low-Power - High-Speed CMOS Analog Switches ..... 5-212
DG408/409: 8-Channel/Dual 4-Channel High Performance CMOS Analog Multiplexers ..... 5-229
DG411/412/413: Precision Monolithic Quad SPST CMOS Analog Switches ..... 5-234
DG417/418/419: Precision MiniDIP CMOS Analog Switches ..... 5-245
DG421/423/425: Low-Power - High-Speed Latchable CMOS Analog Switches ..... 5-255
Section 5. Analog Switches and Multiplexers (Cont'd)
DG441/442: Monolithic Quad Switches SPST CMOS Analog Switches ..... 5-265
DG444/445: Monolithic Quad SPST CMOS Analog Switches ..... 5-274
DG480: High-Speed CMOS Octal Analog Switch Array ..... 5-282
DG485: Low-Power - High-Speed CMOS Octal Analog Switch Array ..... 5-288
DG501: 8-Channel Multiplex Switch with Decode ..... 5-294
DG503: 8-Channel Multiplex Switch with Decode ..... 5-299
DG506A/507A: 16-Channel/Dual 8-Channel CMOS Analog Multiplexers ..... 5-303
DGP508A: Precision 8-Channel CMOS Multiplexer/Demultiplexer ..... 5-314
DG508A/509A: 8-Channel/Dual 4-Channel CMOS Analog Multiplexers ..... 5-331
DG526/527: 16-Channel and Dual 8-Channel Latchable Multiplexers ..... 5-345
DG528/529: 8-Channel and Dual 4-Channel Latchable Multiplexers ..... 5-357
DG548/549: 8-Channel and Dual 4-Channel CMOS Analog Multiplexers with Overvoltage protection ..... 5-369
DG566: Serial-Loading Octal SPST High-Voltage Analog Switch ..... 5-375
DG568/569: 8- and Dual 4-Channel High-Voltage CMOS Multiplexers with Latches ..... 5-381
DG5040-5045: Monolithic General Purpose CMOS Analog Switches ..... 5-389
DG5140/5141/5142/5143/5144/5145: Low-Power - High-Speed CMOS Analog Switches ..... 5-398
DG601: High-Speed Quad SPST CMOS Analog Switch ..... 5-407
DG908/909: 8-Channel/Dual 4-Channel Fault Protected CMOS Analog Multiplexers ..... 5-414
G118: Monolithic 6-Channel Enhancement-Type MOSFET Switch ..... 5-419
G119: Monolithic 6-Channel Enhancement-Type MOSFET Switch ..... 5-422
Si3002: Monolithic SPDT MOS Switch with Driver ..... 5-425
Section 6. Data Conversion
Table of Contents
Introduction ..... 6-1
LD110/111A: 3 1/2-Digit A/D Converter Set ..... 6-4
LD120/121A: 4 1/2-Digit A/D Converter Set ..... 6-10
LD122/121A: 4 1/2-Digit A/D Converter Set ..... 6-16
Si2504: High Speed 12-Bit SAR ..... 6-22
Si7135: Precision 4 1/2-Digit Single Chip CMOS A/D Converter ..... 6-31
Si7240: 12-Bit CMOS Voltage-Output DAC ..... 6-43
Si7533: CMOS 10-Bit Multiplying DAC ..... 6-51
Si7541: CMOS 12-Bit Multiplying DAC ..... 6-58
Si7541A: CMOS 12-Bit Multiplying DAC ..... 6-67
Si7542: Microprocessor-Compatible 12-Bit CMOS Multiplying DAC ..... 6-76
Si7543: CMOS 12-Bit Serial Input DAC ..... 6-90
Si7545: CMOS 12-Bit Buffered Multiplying DAC ..... 6-104
Si7820: CMOS Subranging 8-Bit A/D Converter ..... 6-120
Si8601/03: 8-Bit Data Acquisition Systems ..... 6-130
Si8602/04: 8-Bit Data Acquisition Systems ..... 6-141
Section 7. Wideband/Video
Table of Contents
Introduction ..... 7-1
DG534: 4-Channel/Dual 2-Channel Wideband/Video Multiplexer ..... 7-3
DG535: 16-Channel Wideband/Video Multiplexer ..... 7-21
DG536: 16-Channel Wideband/Video Multiplexer ..... 7-34

Siliconix incorporated
Section 7. Wideband/Video (Cont'd)
DG538: 8-Channel/Dual 4-Channel Wideband/Video Multiplexer ..... 7-47
DG540: Quad SPST Wideband/Video "T" Switch ..... 7-65
DG541: Quad SPST Wideband/Video "T" Switch ..... 7-70
DG542: Dual SPDT Wideband/Video " $T$ " Switch ..... 7-75
SD5000/5001/5002: DMOS FET Quad Analog Switch Arrays ..... 7-81
SD5400/5401/5402: DMOS FET Quad Analog Switch Arrays ..... 7-88
Section 8. Special Functions
Table of Contents
Introduction ..... 8-1
D125: Monolithic 6-Channel FET Switch Drivers ..... 8-3
D129: 4-Channel MOSFET Switch Driver with Decode ..... 8-6
D139: Monolithic 2-Channel FET Switch Driver ..... 8-9
D169: Dual High-Voltage Driver ..... 8-13
D469: Quad High-Current Power Driver ..... 8-23
D470: Low-Power - High-Speed Octal CMOS Driver with Serial Interface ..... 8-29
L144: Low-Power Triple Operational Amplifier ..... 8-35
L161: Micropower Quad Comparator ..... 8-41
Si7250: Bubble Memory Power Driver ..... 8-52
Si7652: Chopper Stabilized Operational Amplifier ..... 8-56
Si8901: Ring Demodulator/Balanced Mixer ..... 8-67
Section 9. Display Drivers
Table of Contents
Introduction ..... 9-1
DF412: 4-Digit LCD Decoder/Driver ..... 9-2
Si9551/9552: Electroluminescent Row Drivers ..... 9-12
Si9553/9554/9555/9556: Electroluminescent Column Drivers ..... 9-18
Si9560: Electroluminescent Symmetric Row Driver ..... 9-27
Section 10. Power Conversion
Table of Contents
Introduction ..... 10-1
Si7660: Monolithic CMOS Voltage Converter ..... 10-2
Si7661: Monolithic CMOS Voltage Converter ..... 10-9
Si9100/9101: 1-Watt, High-Voltage Switchmode Regulators ..... 10-16
Si9102: 1-Watt, High-Voltage Switchmode Regulator ..... 10-26
Si9110/9111: High-Voltage Switchmode Controllers ..... 10-35
Si9115/9116: OFF-Line Switchmode Controllers ..... 10-43
Section 11. ASIC
Introduction ..... 11-1
ISO5: HCMOS Gate Array Family ..... 11-3
Section 12. Packaging
Table of Contents
Plastic DIP (J, N Suffix), 8-16 Leads ..... 12-1
Plastic DIP (J, N Suffix), 24-48 Leads ..... 12-2
Plastic DIP (J, N Suffix), 24 Leads, 0.3" Narrow Body ..... 12-3
CerDIP (K, Q Suffix), 14-20 Leads ..... 12-4
CerDIP (K, Q Suffix), 24-40 Leads, 0.6" Wide Body ..... 12-5
Section 12. Packaging (Cont'd)
Side Braze DIP (P, D Suffix), 14-24 Leads ..... 12-6
Side Braze DIP (P, R, D Suffix) 24-48 Leads, 0.6" Wide Body ..... 12-7
SO Package (Y Suffix), 8-16 Leads ..... 12-8
SO Package (Y Suffix), 16-28 Leads, Wide Body ..... 12-9
PLCC Package (N, P Suffix), 20-84 Leads ..... 12-10
CerQuad Package (M Suffix), 28 \& 44 Leads ..... 12-11
CLCC Package (M Suffix), 44 Lead ..... 12-12
LCC Package (Z, E Suffix), 20 \& 28 Leads ..... 12-13
Flat Package (L Suffix), 14 Lead, Obsolete Version ..... 12-14
Flat Package (L Suffix), 14 \& 16 Leads ..... 12-15
MO-002AG (Formerly TO-78) ..... 12-16
MO-002AK (Formerly TO-99) ..... 12-17
MO-006AD (Formerly TO-100) ..... 12-18
Section 13. Applications
Table of Contents
AN88-2: Microprocessor Compatible Multiplexers Facilitate Video Switching Designs ..... 13-1
AN88-1: Applications For the D469 - A High Current Power Driver ..... 13-24
AN87-4: Improve System Precision with the Si7652 Chopper-Stabilized Optional Amplifier ..... 13-29
AN87-3: The Si7541A 12-Bit CMOS Multiplying DAC Theory and Applications ..... 13-41
AN87-2: Efficient ISDN Power Converters Using the Si9100 ..... 13-67
AN87-1: A 1-Watt Flyback Converter Using the Si9100 ..... 13-74
AN86-1: The DG535/536 Wideband Multiplexer Suits a Wide Variety of Applications ..... 13-85
AN84-2: Theory and Applications of the Si7660 and Si7661 Voltage Converters ..... 13-102
AN83-14: A Simple Approach to Si7135/8085 Interfacing ..... 13-114
AN83-13: Si8601 Data Acquisition System Interfaces for I/O or Memory Mapped Operation ..... 13-122
AN83-7: A High Quality Audio Crosspoint Switch ..... 13-128
AN83-6: A System Solution to HP-IL Equipment Interface ..... 13-131
AN83-4: Improved System Performance Using Microprocessor Compatible Multiplexers ..... 13-138
AN83-3: A Microprocessor Compatible Analog Switch Makes Interfacing Easy ..... 13-151
AN83-1: The DG308A Digitally Switches Analog Signals ..... 13-157
AN76-7: Function/Application of the L161 Micropower Comparator ..... 13-165
AN76-6: DG300A Series Analog Switch Applications ..... 13-173
AN75-1: CMOS Analog Switches - A Powerful Design Tool ..... 13-189
AN74-2: Analog Switches in Sample and Hold Circuits ..... 13-206
AN73-6: Function/Application of the L144 Programmable Micropower Triple Op Amp ..... 13-214
AN73-2: IC Multiplexer Increases Analog Switching Speeds ..... 13-221
TA87-1: Eliminate the Guesswork in Your Analog Switching Error Analysis ..... 13-227
TA73-1: Multiplexer Adds Efficiency to 32-Channel Telephone System ..... 13-232
Section 14. Publications Index ..... 14-1
Section 15. Worldwide Sales Offices and Distributors ..... 15-1

Siliconix incorporated

## ALPHA-NUMERIC INDEX

| D125 | 8-3 | DG300A | 5-161 |
| :---: | :---: | :---: | :---: |
| D129 | 8-6 | DG301A | . . 5-161 |
| D139 | 8-9 | DG302A | 5-161 |
| D169 | 8-13 | DG303A | . 5-161 |
| D469 | 8-23 | DG304A | . . 5-184 |
| D470 | 8-29 | DG305A | . . 5-184 |
| DF412 | 9-2 | DG306A | 5-184 |
| DG123 | 5-8 | DG307A | 5-184 |
| DG125 | 5-11 | DG308A | . . 5-195 |
| DG126 | 5-15 | DG309 | 5-195 |
| DG129 | 5-15 | DG381A | 5-201 |
| DG133 | 5-22 | DG384A | 5-201 |
| DG134 | 5-22 | DG387A | 5-201 |
| DG139 | 5-30 | DG390A | . . 5-201 |
| DG140 | 5-15 | DG400 | . . 5-212 |
| DG141 | 5-22 | DG401 | . . 5-212 |
| DG142 | 5-30 | DG402 | . . 5-212 |
| DG143 | 5-38 | DG403 | 5-212 |
| DG144 | 5-38 | DG404 | 5-212 |
| DG145 | 5-30 | DG405 | . 5-212 |
| DG146 | 5-38 | DG408 | 5-229 |
| DG172 | 5-46 | DG409 | 5-229 |
| DG180 | 5-51 | DG411 | . . 5-234 |
| DG181 | 5-51 | DG412 | . . 5-234 |
| DG182 | 5-51 | DG413 | . . 5-234 |
| DG183 | 5-62 | DG417 | . . 5-245 |
| DG184 | 5-62 | DG418 | . . 5-245 |
| DG185 | 5-62 | DG419 | . . 5-245 |
| DG186 | 5-74 | DG421 | . . 5-255 |
| DG187 | 5-74 | DG423 | . . 5-255 |
| DG188 | 5-74 | DG425 | . . 5-255 |
| DG189 | 5-85 | DG441 | . . . 5-265 |
| DG190 | 5-85 | DG442 | . . 5-265 |
| DG191 | 5-85 | DG444 | . . . 5-274 |
| DG200A | 5-96 | DG445 | . . 5-274 |
| DG201A | 5-117 | DG480 | . . 5-282 |
| DG202 | 5-117 | DG485 | . . 5-288 |
| DG211 | 5-129 | DG501 | . . . 5-294 |
| DG212 | 5-129 | DG503 | . . 5-299 |
| DG221 | 5-143 | DG526 | . . 5-345 |
| DG243 | 5-151 | DG527 | . 5-345 |
| DG271 | 5-156 | DG528 | . . 5-357 |



Siliconix
incorporated

## NUMERIC-ALPHA INDEX

| ISO5 | 11-3 | DG201A | . . 5-117 |
| :---: | :---: | :---: | :---: |
| LD110 | 6-4 | DGP201A | A . 5-102 |
| LD111A | 6-4 | DG202 | 5-117 |
| G118 | 5-419 | DG211 | 5-129 |
| G119 | 5-422 | DG212 | 5-129 |
| LD120 | 6-10 | DG221 | 5-143 |
| LD121A | 6-10, 6-16 | DG243 | 5-151 |
| LD122 | 6-16 | DG271 | 5-156 |
| DG123 | 5-8 | DG300A | 5-161 |
| D125 | 8-3 | DG301A | 5-161 |
| DG125 | 5-11 | DG302A | 5-161 |
| DG126 | 5-15 | DG303A | 5-161 |
| D129 | 8-6 | DGP303A | A . 5-173 |
| DG129 | 5-15 | DG304A | . 5-184 |
| DG133 | 5-22 | DG305A | . 5-184 |
| DG134 | 5-22 | DG306A | . 5-184 |
| D139 | 8-9 | DG307A | 5-184 |
| DG139 | 5-30 | DG308A | . 5-195 |
| DG140 | 5-15 | DG309 | 5-195 |
| DG141 | 5-22 | DG381A | 5-201 |
| DG142 | 5-30 | DG384A | 5-201 |
| DG143 | 5-38 | DG387A | 5-201 |
| DG144 | 5-38 | DG390A | 5-201 |
| L144 | 8-35 | DG400 | . 5-212 |
| DG145 | 5-30 | DG401 | 5-212 |
| DG146 | 5-38 | DG402 | 5-212 |
| L161 | 8-41 | DG403 | 5-212 |
| D169 | 8-13 | DG404 | . 5-212 |
| DG172 | 5-46 | DG405 | . 5-212 |
| DG180 | 5-51 | DG408 | . 5-229 |
| DG181 | 5-51 | DG409 | . 5-229 |
| DG182 | 5-51 | DG411 | . 5-234 |
| DG183 | 5-62 | DF412 | . 9-2 |
| DG184 | 5-62 | DG412 | . . 5-234 |
| DG185 | 5-62 | DG413 | . 5-234 |
| DG186 | 5-74 | DG417 | . 5-245 |
| DG187 | 5-74 | DG418 | . 5-245 |
| DG188 | 5-74 | DG419 | . 5-245 |
| DG189 | 5-85 | DG421 | . 5-255 |
| DG190 | 5-85 | DG423 | . 5-255 |
| DG191 | 5-85 | DG425 | . 5-255 |
| DG200A | 5-96 | DG441 | . 5-265 |


| DG442 | 5-265 | DG5045 . . 5-389 |
| :---: | :---: | :---: |
| DG444 | 5-274 | DG5140 . . 5-398 |
| DG445 | 5-274 | DG5141 . . 5-398 |
| D469 | 8-23 | DG5142 .. 5-398 |
| D470 | 8-29 | DG5143 .. 5-398 |
| DG480 | 5-282 | DG5144 . . 5-398 |
| DG485 | 5-288 | DG5145 . . 5-398 |
| DG501 | 5-294 | SD5400 . . 7-88 |
| DG503 | 5-299 | SD5401 . . 7-88 |
| DG506A | 5-303 | SD5402 . . 7-88 |
| DG507A | 5-303 | Si7135 ... 6-31 |
| DG508A | 5-331 | Si7240 ... 6-43 |
| DGP508A | 5-314 | Si7250 . . . 8-52 |
| DG526 | 5-345 | Si7533 ... 6-51 |
| DG527 | 5-345 | Si7541 ... 6-58 |
| DG528 | 5-357 | Si7541A . . 6-67 |
| DG529 | 5-357 | Si7542 ... 6-76 |
| DG534 | 7-3 | Si7543 . . . 6-90 |
| DG535 | 7-21 | Si7545 ... 6-104 |
| DG536 | 7-34 | Si7652 . . . 8-56 |
| DG538 | 7-47 | Si7660 . . . 10-2 |
| DG540 | 7-65 | Si7661 . . . 10-9 |
| DG541 | 7-70 | Si7820 ... 6-120 |
| DG542 | 7-75 | Si8601 . . . 6-130 |
| DG548 | 5-369 | Si8602 . . . 6-141 |
| DG549 | 5-369 | Si8603 ... 6-130 |
| DG566 | 5-375 | Si8604 . . . 6-141 |
| DG568 | 5-381 | Si8901 ... 8-67 |
| DG569 | 5-381 | Si9100 ... 10-16 |
| DG601 | 5-407 | Si9101 ... 10-16 |
| DG908 | 5-414 | Si9102 ... 10-26 |
| DG909 | 5-414 | Si9110 ... 10-35 |
| Si2504 | 6-22 | Si9111 ... 10-35 |
| Si3002 | 5-425 | Si9115 ... 10-43 |
| SD5000 . | 7-81 | Si9116 ... 10-43 |
| SD5001 | 7-81 | Si9551 . . . 9-12 |
| SD5002 | 7-81 | Si9552 . . . 9-12 |
| DG5040 | 5-389 | Si9553 ... 9-18 |
| DG5041 | 5-389 | Si9554 . . . 9-18 |
| DG5042 | 5-389 | Si9555 . . . 9-18 |
| DG5043 | 5-389 | Si9556 ... 9-18 |
| DG5044 | 5-389 | Si9560 ... 9-27 |



Siliconix
incorporated

## DEVICE ORDERING INFORMATION

## Integrated Circuits and Power ICs

|  | $\begin{aligned} & \text { DG } \\ & \text { DG } \\ & \text { DG } \end{aligned}$ | $\begin{array}{r} 187 \\ 303 \\ 506 \\ \hline \end{array}$ | A <br> $\mathbf{B}$ <br> $\mathbf{C}$ |
| :---: | :---: | :---: | :---: |
| Device Family |  |  |  |
| Device Number |  |  |  |
| Device Revision (when used) |  |  |  |
| Operating Temperature Range |  |  |  |
| Package |  |  |  |

Process Option

## DEVICE FAMILY

## (1, 2, or 3 Letters)

D - Drivers for FET Switches
DF - Digital Function
DG - Analog Switches and Analog Multiplexers
DGP - Precision Analog Switch
G - Multi-Channel FETs
L - Linear
LD - Linear Digital Combinations
SD - Sillconix DMOS Product
Si - Silliconlx Proprietary Integrated Circuit or Second Source Part
SJM - QPL Listed Part

## DEVICE NUMBER

(3 or 4 Digit Numbers)

## OPERATING TEMPERATURE RANGE

(1 Letter)
A -55 to $125^{\circ} \mathrm{C}$
B -25 to $85^{\circ} \mathrm{C}$
C $\quad 0$ to $70^{\circ} \mathrm{C}$
D -40 to $85^{\circ} \mathrm{C}$
$B$ and $D$ temperature range parts receive industrial processing unless a process option dash number is added to the part number.

C temperature range parts are given commercial processing.

All possible combinations of device types, temperature ranges, package types and MIL-883 process options are not necessarily available. Consult individual data book pages or sales office for complete information.

## PACKAGE

(1 Letter)
A - Metal Can
H - Elght Pin Mini Dip-Plastic
$J$ - Dual-In-Line Package-Plastic
K - Dual-In-Line Package-CERDIP
L - Flat Package
M - Ceramic J Bend Quad (CLCC)
N - PLCC
P - Dual-In-Line Package-Side Braze
R - Dual-In-Line Package-Side Braze
Y - Small Outline Package (SOIC)
$\mathbf{Z}$ - Leadless Chip Carrier (LCC)

## PROCESS OPTION

1883 - Processing to the current revision of MIL-STD-883, Level B. Compliant-Non JAN
-2 - Non Compliant-Non JAN*
-4 - 160 Hour Burn-In
/BS - BS9000 Compliant

* Many older -2 processed parts are now upgraded to /883 process flows.

Note: Please refer to the following page for data acquisition nomenclature.

## Data Acquisiton

|  | Si | 7545 | G | U | D |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Device Family |  |  |  |  |  |
| Device Number |  |  |  |  |  |
| Gain Error Designator (optional) |  |  |  |  |  |
| Temperature Range and Grade |  |  |  |  |  |
| Package |  |  |  |  |  |

## Process Option

TEMPERATURE RANGE (1 Letter)

A -40 to $85^{\circ} \mathrm{C}$
B -40 to $85^{\circ} \mathrm{C}$
C -40 to $85^{\circ} \mathrm{C}$

J 0 to $70^{\circ} \mathrm{C}$
K $\quad 0$ to $70^{\circ} \mathrm{C}$
L $\quad 0$ to $70^{\circ} \mathrm{C}$
S -55 to $125^{\circ} \mathrm{C}$
T -55 to $125^{\circ} \mathrm{C}$
U -55 to $125^{\circ} \mathrm{C}$

GRADE

Good
Better
Best

Good
Better
Best

Good
Better
Best

PACKAGE
(1 Letter)
D - Side Braze DIP
E - LCC
N - Plastic DIP
P - PLCC (Plastic Quad J-Bend)
Q - CERDIP

Siliconix
incorporated

## DIE ORDERING INFORMATION

## MONOLITHIC CHIPS



## DEVICE FAMILY

(1, 2 or 3 Letters)
D - Drivers for FET Switches
DG - Analog Switches
DGP - Precision Analog Switch
G - Multi-Channel FETs
L - Linear
Si - Siliconix Proprietary or Second Source Part

## SCREENING CRITERIA

## (1 LETTER)

A - Electrically probed @ $25^{\circ} \mathrm{C}$; visual criteria screening to MIL-STD-883, Method 2010 Condition B .
I - Electrically probed @ $25^{\circ} \mathrm{C}$; visual criteria screening to Siliconix Specification 501B.

## DEVICE NUMBER

(3 or 4 Digit Numbers)

FORM
(4 Letters)

DICE - Chips waffle packaged per Figure 1 in Die Process Information

## MULTICHIP

To order die which form multichip devices the driver chip and corresponding JFETs should be ordered using the geometry designations as shown in Table 1.

## Example: For DG190 die, order

CMJB1000
and NC1000
To determine number of JFETs required to go with each driver in a multichip device, see number in parenthesis following geometry codes as shown in Table 1.

## OPTIONS

The following options are considered "special" and a special part number will be assigned:

1. Die in wafer form
2. Gold Backing on Integrated Circuit dice
3. Class A visual
4. Customer visual criteria

Please identify as "similar to $\qquad$ with
following additional conditions $\qquad$ ".

Table 1

| Siliconix <br> Part No. | Geometry Code |  |  |
| :--- | :--- | :--- | :--- |
| DG126 | Driver | FET | Technology |
| DG129 | LODC1000 | NC2000(4) | JFET Switch |
| DG133 | LODC1000 | NC1000(4) | JFET Switch |
| DG134 | LODC1000 | NC1000(2) | JFET Switch |
| DG139 | LODF1000 | NC1000(4) | JFET Switch |
| DG140 | LODC1000 | NIP1000(4) | JFET Switch |
| DG141 | LODC1000 | NIP1000(2) | JFET Switch |
| DG142 | LODF1000 | NC2000(4) | JFET Switch |
| DG143 | LODF1000 | NC2000(2) | JFET Switch |
| DG144 | LODF1000 | NC1000(2) | JFET Switch |
| DG145 | LODF1000 | NIP1000(4) | JFET Switch |
| DG146 | CMJB1000 | NIP1000(2) | JFET Switch |
| DG180 | CMJB1000 | NC1000(2) | JFET Switch |
| DG181 | CMJB1000 | NC2000(2) | JFET Switch |
| DG182 | CMJA1000 | NIP1000(4) | JFET Switch Switch |
| DG183 | CMJA1000 | NC1000(4) | JFET Switch |
| DG184 | CMJA1000 | NC2000(4) | JFET Switch |
| DG185 | CMJC1000 | NIP1000(2) | JFET Switch |
| DG186 | CMJC1000 | NC1000(2) | JFET Switch |
| DG187 | CMJC1000 | NC2000(2) | JFET Switch |
| DG188 | CMJB1000 | NIP1000(4) | JFET Switch |
| DG189 | CMJB1000 | NC1000(4) | JFET Switch |
| DG190 | CMJB1000 | NC2000(4) | JFET Switch |
| DG191 |  |  |  |

Siliconix
incorporated

## BS9000 ORDERING INFORMATION ANALOG SWITCHES AND MULTIPLEXERS



| Available Parts |  |  |
| :--- | :--- | :--- |
| Ordering Part No. | Ordering Part No. | Ordering Part No. |
|  |  |  |
| DG181AABS S2 | DG300AAABS S2 | DG384AAKBS S2 |
| DG185APBS S2 | DG300AAKBS S2 | DG390AAKBS S2 |
| DG187APBS S2 | DG301AAABS S2 |  |
| DG189APBS S2 | DG301AAKBS S2 | DG506AAKBS S2 |
|  | DG302AAKBS S2 | DG507AAKBS S2 |
| DG190APBS S2 | DG303AAKBS S2 | DG508AAKBS S2 |
| DG191APBS S2 | DG304AAABS S2 | DG509AAKBS S2 |
| DG200AAABS S2 | DG305AAABS S2 |  |
| DG200AAKBS S2 | DG307AAKBS S2 |  |
|  |  |  |

Contact one of the Siliconix sales offices for latest information.

## JAN38510 ORDERING INFORMATION ANALOG SWITCHES AND MULTIPLEXERS

Several Siliconix Analog Switches and multiplexers are available fully certified on the QPL (Qualified Parts List) published monthly by Defense Electronics Supply Center (DESC). The QPL numbers follow this format: JM38510/XXXXX. Refer to the current Siliconix Price list for available part types and order numbers.


Available JAN Parts

| Generic Part Number | JAN Part Number | Order Part Number |
| :---: | :---: | :---: |
| DG181AP/883 | JM38510/11101BCC | SJM181BCC |
| DG181AP/883 | JM38510/11101BCA | SJM181BCA |
| DG181AA/883 | JM38510/11101BIC | SJM181BIC |
| DG181AL/883 | JM38510/11101BAC | SJM181BAC |
| DG182AP/883 | JM38510/11102BCC | SJM182BCC |
| DG182AP/883 | JM3851/11102BCA | SJM182BCA |
| DG182AA/883 | JM38510/11102BIC | SJM182BIC |
| DG182AL/883 | JM38510/11102BAC | SJM182BAC |
| DG184AP/883 | JM38510/11103BEC | SJM184BEC |
| DG184AP/883 | JM38510/11103BEA | SJM184BEA |
| DG184AL/883 | JM38510/11103BAC | SJM184BAC |
| DG185AP/883 | JM38510/11104BEC | SJM185BEC |
| DG185AP/883 | JM38510/11104BEA | SJM185BEA |
| DG185AL/883 | JM38510/11104BAC | SJM185BAC |

## Available JAN Parts (continued)

| Generic Part Number | JAN Part Number | Order Part Number |
| :---: | :---: | :---: |
| DG187AP/883 | JM38510/11105BCC | SJM187BCC |
| DG187AP/883 | JM38510/11105BCA | SJM187BCA |
| DG187AA/883 | JM38510/11105BIC | SJM187BIC |
| DG187AL/883 | JM38510/11105BAC | SJM187BAC |
| DG188AP/883 | JM38510/11106BCC | SJM188BCC |
| DG188AP/883 | JM38510/11106BCA | SJM188BCA |
| DG188AA/883 | JM38510/11106BIC | SJM188BIC |
| DG188AL/883 | JM38510/11106BAC | SJM188BAC |
| DG190AP/883 | JM38510/11107BEC | SJM190BEC |
| DG190AP/883 | JM38510/11107BEA | SJM190BEA |
| DG190AL/883 | JM38510/11107BAC | SJM190BAC |
| DG191AP/883 | JM38510/11108BEC | SJM191BEC |
| DG191AP/883 | JM38510/11108BEA | SJM191BEA |
| DG191AL/883 | JM38510/11108BAC | SJM191BAC |
| DG200AAP/883 | JM38510/12301BCC | SJM200BCC |
| DG200AAP/883 | JM38510/12301BCA | SJM200BCA |
| DG200AAA/883 | JM38510/12301BIC | SJM200BIC |
| DG201AAP/883 | JM38510/12302BEC | SJM201BEC |
| DG201AAP/883 | JM38510/12302BEA | SJM201BEA |
| DG300AAP/883 | JM38510/11601BCC | SJM300BCC |
| DG300AAP/883 | JM38510/11601BCA | SJM300BCA |
| DG300AAA/883 | JM38510/11601BIC | SJM300bIC |
| DG301AAP/883 | JM38510/11602BCC | SJM301BCC |
| DG301AAP/883 | JM38510/11602BCA | SJM301BCA |
| DG301AAA/883 | JM38510/11602BIC | SJM301BIC |
| DG302AAP/883 | JM38510/11603BCC | SJM301BCC |
| DG302AAP/883 | JM38510/11603BCA | SJM301BCA |
| DG303AAP/883 | JM38510/11604BCC | SJM303BCC |
| DG303AAP/883 | JM38510/11604BCA | SJM303BCA |
| DG304AAP/883 | JM38510/11605BCC | SJM304BCC |
| DG304AAP/883 | JM38510/11605BCA | SJM304BCA |
| DG304AAA/883 | JM38510/11605BIC | SJM304BIC |
| DG305AAP/883 | JM38510/11606BCC | SJM305BCC |
| DG305AAP/883 | JM38510/11606BCA | SJM305BCA |
| DG305AAA/883 | JM38510/11606BIC | SJM305BIC |
| DG306AAP/883 | JM38510/11607BCC | SJM306BCC |
| DG306AAP/883 | JM38510/11607BCA | SJM306BCA |
| DG307AAP/883 | JM38510/11608BCC | SJM307BCC |
| DG307AAP/883 | JM38510/11608BCA | SJM307BCA |
| DG506AAR/883 | JM38510/19001BXC | SJM506BXC |
| DG507AAR/883 | JM38510/19003BXC | SJM507BXC |
| DG508AAP/883 | JM38510/19007BEA | SJM508BEA |
| DG508AAP/883 | JM38510/19007BEC | SJM508BEC |
| DG509AAP/883 | JM38510/19008BEA | SJM509BEA |
| DG509AAP/883 | JM38510/19008BEC | SJM509BEC |

## STANDARD MILITARY DRAWING (SMD) /883 Compliant/Non JAN Class B

Siliconix offers products which meet requirements of MIL-STD-883 paragraph 1.2.1 "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices."

## SMD Compliant/Non JAN

| SMD/DESC Part \# | Generic Part \# |
| :---: | :---: |
| 7705201EA |  |
| 7705201EC | DG508AAK DESC |
| 770520FC | DG508AAK DESC |
| 7705301EA | DG508AAL DESC |
| 7705301EC | DG201AAK DESC |
| 7801401CA | DG201AAP DESC |
| 7801401CC | DG129AP DESC |
| 8100601EA | DG129AP DESC |
| 8100601IC | DG5140AK DESC |
| 8100602EA | DG5140AA DESC |
| 8100602IC | DG5141AK DESC |
| 8100603EA | DG5141AA DESC |
| 8100603IC | DG5142AK DESC |
| 8100604EA | DG5142AA DESC |
| 8100605EA | DG5143AK DESC |
| 8100605IC | DG5144AK DESC |
| 8100606EA | DG5144AA DESC |
| 8100609EA | DG5145AK DESC |
| 8100610EA | DG5140AK DESC |
| 8100610IC | DG5140AA DESC |
| 8100611EA | DG5141AK DESC |
| 8100611IC | DG5141AA DESC |
| 8100612EA | DG5142AK DESC |
| 8100613EA | DG5142AA DESC |
| 8100613IC | DG5143AK DESC |
| 8100614EA | DG5144AK DESC |
|  | DG5144AA DESC |
|  | DG5145AK DESC |

## Class B <br> /883 Compliant/Non JAN

| Industry Part \# | Siliconix Part \# |
| :--- | :--- |
| AD7506JD/883 | DG506AAR/883 |
| AD7507JD/883 | DG507AAR/883 |
| AD7541ASD/883 | SI7541ASD/883 |
| AD7541ATD/883 | SI7541ATD/883 |
| AD7545SD/883 | SI7545SD/883 |
| AD7545TD/883 | SI7545TD/883 |
|  |  |
| AD7545UD/883 | SI7545UD/883 |
| AH0126D/883 | DG126AP/883 |
| AHO129D/883 | DG129AP/883 |
| AH0133D/883 | DG133AP/883 |
| AH0134D/883 | DG134AP/883 |
| AH0139D/883 | DG139AP/883 |


| Industry Part \# | Siliconix Part \# |
| :--- | :--- |
| AH0140D/883 | DG140AP/883 |
| AH0141D/883 | DG141AP/883 |
| AH0143D/883 | DG14AAP/883 |
| AH0144D/883 | DG144AP/883 |
| AH0145D/883 | DG145AP/883 |
| AH0146D/883 | DG14AAP/883 |
| AH0151D/883 | DG141AP/883 |
| AH0152D883 | DG133AP/883 |
| AH0153D/883 | DG140AP/883 |
| AH0154D/883 | DG129AP/883 |
| AH0161D/883 | DG146AP/883 |
| AH0162D/883 | DG144AP/883 |


| Industry Part \# | Siliconix Part \# |
| :--- | :--- |
| AH0163D/883 | DG145AP/883 |
| AH0164D/883 | DG139AP/883 |
| DGM184AK/HR | DG405AK/883 |
| DGM184AK/883B | DG405AK/883 |
| DGM185AK/HR | DG405AK/883 |
| DGM185AK/883B | DG405AK/883 |
| DGM190AK/HR | DG403AK/883 |
| DGM190AK/883B | DG403AK/883 |
| DGM191AK/HR | DG403AK/883 |
| DGP201AAK/883 | DGP201AAK/883 |
| DGP201AAZ/883 | DGP201AAZ/833 |
| DGP303AAK/883 | DGP303AAK/883 |

/883 Compliant/Non JAN (Cont’d)

| Industry Part \# | Siliconix Part \# |
| :---: | :---: |
| DGP303AAZ/883 | DGP303AAZ/883 |
| DGP508AAK/883 | DGP508AAK/883 |
| DGP508AAZ/883 | DGP508AAZ/883 |
| DG123AL | DG123AL/883 |
| DG123AL-2 | DG123AL/883 |
| DG123AL/HR | DG123AL/883 |
| DG123AL/883 | DG123AL/883 |
| DG123AP-2 | DG123AP/883 |
| DG123AP/HR | DG123AP/883 |
| DG123AP/883 | DG123AP/883 |
| DG125AL | DG125AL/883 |
| DG125AL-2 | DG125AL/883 |
| DG125AL/HR | DG125AL/883 |
| DG125AL/883 | DG125AL/883 |
| DG125AP-2 | DG125AP/883 |
| DG125AP/HR | DG125AP/883 |
| DG125AP/883 | DG125AP/883 |
| DG126AK/HR | DG126AP/883 |
| DG126AL | DG126AL/883 |
| DG126AL-2 | DG126AL/883 |
| DG126AL/HR | DG126AL/883 |
| DG126AL/883 | DG126AL/883 |
| DG126AL/883B | DG126AL/883 |
| DG126AP-2 | DG126AP/883 |
| DG126AP/883 | DG126AP/883 |
| DG129AL | DG129AL/883 |
| DG129AL-2 | DG129AL/883 |
| DG129AL/HR | DG129AL/883 |
| DG129AL/883 | DG129AL/883 |
| DG129AL/883B | DG129AL/883 |
| DG129AP-2 | DG129AP/883 |
| DG129AP/883 | DG129AP/883 |
| DG133AL | DG133AL/883 |
| DG133AL-2 | DG133AL/883 |
| DG133AL/HR | DG133AL/883 |
| DG133AL/883 | DG133AL/883 |
| DG133AL/883B | DG133AL/883 |
| DG133AP-2 | DG133AP/883 |
| DG133AP/883 | DG133AP/883 |
| DG134AL | DG134AL/883 |
| DG134AL-2 | DG134AL/883 |
| DG134AL/HR | DG134AL/883 |
| DG134AL/883 | DG134AL/883 |
| DG134AL/883B | DG134AL/883 |
| DG134AP-2 | DG134AP/883 |
| DG134AP/883 | DG134AP/883 |
| DG139AL | DG139AL/883 |
| DG139AL-2 | DG139AL/883 |
| DG139AL/HR | DG139AL/883 |
| DG139AL/883 | DG139AL/883 |
| DG139AL/883B | DG139AL/883 |
| DG139AP-2 | DG139AP/883 |
| DG139AP/883 | DG139AP/883 |
| DG140AL | DG140AL/883 |
| DG140AL-2 | DG140AL/883 |
| DG140AL/HR | DG140AL/883 |
| DG140AL/883 | DG140AL/883 |
| DG140AP-2 | DG140AP/883 |
| DG140AP/HR | DG140AP/883 |
| DG140AP/883 | DG140AP/883 |


| Industry Part \# | Siliconlx Part \# |
| :---: | :---: |
| DG141AL | DG141AL/883 |
| DG141AL-2 | DG141AL/883 |
| DG141AL/HR | DG141AL/883 |
| DG141AL/883 | DG141AL/883 |
| DG141AP-2 | DG141AP/883 |
| DG141AP/883 | DG141AP/883 |
| DG142AL | DG142AL/883 |
| DG142AL-2 | DG142AL/883 |
| DG142AL/HR | DG142AL/883 |
| DG142AL/883 | DG142AL/883 |
| DG142AL/883B | DG142AL/883 |
| DG142AP-2 | DG142AP/883 |
| DG142AP/883 | DG142AP/883 |
| DG143AL | DG143AL/883 |
| DG143AL-2 | DG143AL/883 |
| DG143AL/HR | DG143AL/883 |
| DG143AL/883 | DG143AL/883 |
| DG143AL/883B | DG143AL/883 |
| DG143AP-2 | DG143AP/883 |
| DG143AP/883 | DG143AP/883 |
| DG144AL | DG144AL/883 |
| DG144AL-2 | DG144AL/883 |
| DG144AL/HR | DG144AL/883 |
| DG144AL/883 | DG144AL/883 |
| DG144AL/883B | DG144AL/883 |
| DG144AP-2 | DG144AP/883 |
| DG144AP/883 | DG144AP/883 |
| DG145AL | DG145AL/883 |
| DG145AL-2 | DG145AL/883 |
| DG145AL/883 | DG145AL/883 |
| DG145AP-2 | DG145AP/883 |
| DG145AP/883 | DG145AP/883 |
| DG146AL-2 | DG146AL/883 |
| DG146AL/883 | DG146AL/883 |
| DG146AP-2 | DG146AP/883 |
| DG146AP/883 | DG146AP/883 |
| DG151AL-2 | DG141AL/883 |
| DG151AL/883 | DG141AL/883 |
| DG151AP-2 | DG141AP/883 |
| DG151AP/883 | DG141AP/883 |
| DG152AL-2 | DG133AL/883 |
| DG152AL/883 | DG133AL/883 |
| DG152AP-2 | DG133AP/883 |
| DG152AP/883 | DG133AP/883 |
| DG153AL-2 | DG140AL/883 |
| DG153AL/883 | DG140AL/883 |
| DG153AP-2 | DG140AP/883 |
| DG153AP/883 | DG140AP/883 |
| DG154AL-2 | DG129AL/883 |
| DG154AL/883 | DG129AL/883 |
| DG154AP-2 | DG129AP/883 |
| DG154AP/883 | DG129AP/883 |
| DG161AL-2 | DG146AL/883 |
| DG161AL/883 | DG146AL/883 |
| DG161AP-2 | DG146AP/883 |
| DG161AP/883 | DG146AP/883 |
| DG162AL-2 | DG144AL/883 |
| DG162AL/883 | DG144AL/883 |
| DG162AP-2 | DG144AP/883 |
| DG162AP/883 | DG144AP/883 |


| Industry Part \# | Siliconix Part \# |
| :---: | :---: |
| DG163AL-2 | DG145AL/883 |
| DG163AL/883 | DG145AL/883 |
| DG163AP-2 | DG145AP/883 |
| DG163AP/883 | DG145AP/883 |
| DG164AL-2 | DG139AL/883 |
| DG164AL/883 | DG139AL/883 |
| DG164AP-2 | DG139AP/883 |
| DG164AP/883 | DG139AP/883 |
| DG172AL | DG172AL/883 |
| DG172AL-2 | DG172AL/883 |
| DG172AL/883 | DG172AL/883 |
| DG180AA-2 | DG180AA/883 |
| DG180AA/883 | DG180AA/883 |
| DG180AL | DG180AL/883 |
| DG180AL-2 | DG180AL/883 |
| DG180AL/883 | DG180AL/883 |
| DG180AP-2 | DG180AP/883 |
| DG180AP/883 | DG180AP/883 |
| DG181AA-2 | DG181AA/883 |
| DG181AA/883 | DG181AA/883 |
| DG181AL | DG181AL/883 |
| DG181AL-2 | DG181AL/883 |
| DG181AL/883 | DG181AL/883 |
| DG181AP-2 | DG181AP/883 |
| DG181AP/883 | DG181AP/883 |
| DG182AA-2 | DG182AA/883 |
| DG182AA/883 | DG182AA/883 |
| DG182AL | DG182AL/883 |
| DG182AL-2 | DG182AL/883 |
| DG182AL/883 | DG182AL/883 |
| DG182AP-2 | DG182AP/883 |
| DG182AP/883 | DG182AP/883 |
| DG183AL | DG183AL/883 |
| DG183AL-2 | DG183AL/883 |
| DG183AL/883 | DG183AL/883 |
| DG183AP-2 | DG183AP/883 |
| DG183AP/883 | DG183AP/883 |
| DG184AL | DG184AL/883 |
| DG184AL-2 | DG184AL/883 |
| DG184AL/883 | DG184AL/883 |
| DG184AP-2 | DG184AP/883 |
| DG184AP/883 | DG184AP/883 |
| DG185AL | DG185AL/883 |
| DG185AL-2 | DG185AL/883 |
| DG185AL/883 | DG185AL/883 |
| DG185AP-2 | DG185AP/883 |
| DG185AP/883 | DG185AP/883 |
| DG186AA-2 | DG186AA/883 |
| DG186AA/883 | DG186AA/883 |
| DG186AL | DG186AL/883 |
| DG186AL-2 | DG186AL/883 |
| DG186AL/883 | DG186AL/883 |
| DG186AP-2 | DG186AP/883 |
| DG186AP/883 | DG186AP/883 |
| DG187AA-2 | DG187AA/883 |
| DG187AA/883 | DG187AA/883 |
| DG187AL | DG187AL/883 |
| DG187AL-2 | DG187AL/883 |
| DG187AL/883 | DG187AL/883 |
| DG187AP-2 | DG187AP/883 |

## Class B <br> /883 Compliant/Non JAN (Cont’d)

| Industry Part \# | Sliliconix Part \# | Industry Part \# | Siliconix Part \# | Industry Part \# | Siliconix Part \# |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DG187AP/883 | DG187AP/883 | DG301AAK-2 | DG301AAK/883 | DG501AP-2 | DG501AP/883 |
| DG188AA-2 | DG188AA/883 | DG301AAK/883 | DG301AAK/883 | DG501AP/883 | DG501AP/883 |
| DG188AA/883 | DG188AA/883 | DG301AAZ/883 | DG301AAZ/883 | DG503AP-2 | DG503AP/883 |
| DG188AL | DG188AL/883 | DG302AAK-2 | DG302AAK/883 | DG5040AK-2 | DG5040AK/883 |
| DG188AL-2 | DG188AL/883 | DG302AAK/883 | DG302AAK/883 | DG5040AK/883 | DG5040AK/883 |
| DG188AL/883 | DG188AL/883 | DG303AAK-2 | DG303AAK/883 | DG5041AK-2 | DG5041AK/883 |
| DG188AP-2 | DG188AP/883 | DG303AAK/883 | DG303AAK/883 | DG5041AK/883 | DG5041AK/883 |
| DG188AP/883 | DG188AP/883 | DG303AAZ/883 | DG303AAZ/883 | DG5042AK-2 | DG5042AK/883 |
| DG189AL | DG189AL/883 | DG304AAA-2 | DG304AAA/883 | DG5042AK/883 | DG5042AK/883 |
| DG189AL-2 | DG189AL/883 | DG304AAA/883 | DG304AAA/883 | DG5043AK-2 | DG5043AK/883 |
| DG189AL/883 | DG189AL/883 | DG304AAK-2 | DG304AAK/883 | DG5043AK/883 | DG5043AK/883 |
| DG189AP-2 | DG189AP/883 | DG304AAK/883 | DG304AAK/883 | DG5044AK-2 | DG5044AK/883 |
| DG189AP/883 | DG189AP/883 | DG305AAA-2 | DG305AAA/883 | DG5044AK/883 | DG5044AK/883 |
| DG190AL | DG190AL/883 | DG305AAA/883 | DG305AAA/883 | DG5045AK-2 | DG5045AK/883 |
| DG190AL-2 | DG190AL/883 | DG305AAK-2 | DG305AAK/883 | DG5045AK/883 | DG5045AK/883 |
| DG190AL/883 | DG190AL/883 | DG305AAK/883 | DG305AAK/883 | DG5048AK/883 | DG5048AK/883 |
| DG190AP-2 | DG190AP/883 | DG306AAK-2 | DG306AAK/883 | DG5049AK/883 | DG5049AK/883 |
| DG190AP/883 | DG190AP/883 | DG306AAK/883 | DG306AAK/883 | DG5050AK/883 | DG5050AK/883 |
| DG191AL | DG191AL/883 | DG307AAK-2 | DG307AAK/883 | DG5051AK/883 | DG5051AK/883 |
| DG191AL-2 | DG191AL/883 | DG307AAK/883 | DG307AAK/883 | DG506AAK-2 | DG506AAK/883 |
| DG191AL/883 | DG191AL/883 | DG307AAZ/883 | DG307AAZ/883 | DG506AAK/883 | DG506AAK/883 |
| DG191AP-2 | DG191AP/883 | DG308AAK-2 | DG308AAK/883 | DG506AAR-2 | DG506AAR/883 |
| DG191AP/883 | DG191AP/883 | DG308AAK/883 | DG308AAK/883 | DG506AAR/883 | DG506AAR/883 |
| DG200AAA-2 | DG200AAA/883 | DG309AK-2 | DG309AK/883 | DG506AAZ/883 | DG506AAZ/883 |
| DG200AAA/883 | DG200AAA/883 | DG309AK/883 | DG309AK/883 | DG507AAK-2 | DG507AAK/883 |
| DG200AAK-2 | DG200AAK/883 | DG381AAA-2 | DG381AAA/883 | DG507AAK/883 | DG507AAK/883 |
| DG200AAK/883 | DG200AAK/883 | DG381AAA/883 | DG381AAA/883 | DG507AAR-2 | DG507AAR/883 |
| DG200AAP-2 | DG200AAP/883 | DG381AAK-2 | DG381AAK/883 | DG507AAR/883 | DG507AAR/883 |
| DG200AAP/883 | DG200AAP/883 | DG381AAK/883 | DG381AAK/883 | DG507AAZ/883 | DG507AAZ/883 |
| DG201AAK-2 | DG201AAK/883 | DG384AAK-2 | DG405AK/883 | DG508AAK-2 | DG508AAK/883 |
| DG201AAK/883 | DG201AAK/883 | DG384AAK/883 | DG405AK/883 | DG508AAK/883 | DG508AAK/883 |
| DG201AAZ/883 | DG201AAZ/883 | DG387AAA-2 | DG387AAA/883 | DG508AAZ/883 | DG508AAZ/883 |
| DG201AK/883 | DG201AAK/883 | DG387AAA/883 | DG387AAA/883 | DG509AAK-2 | DG509AAK/883 |
| DG202AK-2 | DG202AK/883 | DG387AAK-2 | DG387AAK/883 | DG509AAK/883 | DG509AAK/883 |
| DG202AK/883 | DG202AK/883 | DG387AAK/883 | DG387AAK/883 | DG509AAZ/883 | DG509AAZ/883 |
| DG221AK-2 | DG221AK/883 | DG390AAK-2 | DG403AK/883 | DG5140AK/883 | DG5140AK/883 |
| DG221AK/883 | DG221AK/883 | DG390AAK/883 | DG403AK/883 |  |  |
| DG243AK-2 | DG243AK/883 | DG400AK/883 | DG400AK/883 | DG5142AK/883 | DG5142AK/883 |
| DG243AK/883 | DG243AK/883 | DG401AK/883 | DG401AK/883 | DG5143AK/883 | DG5243AK/883 |
| DG271AK-2 | DG271AK/883 | DG401AZ | DG401AZ/883 | DG5144AK/883 | DG5144AK/883 |
| DG271AK/883 | DG271AK/883 | DG401AZ/883 | DG401AZ/883 | DG5145AK/883 | DG5145AK/883 |
| DG271AZ/883 | DG271AZ/883 | DG402AK/883 | DG402AK/883 | DG534AP/883 | DG534AP/883 |
| DG281AA-2 | DG181AA/883 | DG403AK/883 | DG403AK/883 | DG535AP/883 | DG535AP/883 |
| DG281AA/883 | DG181AA/883 | DG403AZ | DG403AZ/883 | DG536AM/883 | DG536AM/883 |
| DG281AP-2 | DG181AP/883 | DG403AZ/883 | DG403AZ/883 | DG538AP/883 | DG538AP/883 |
| DG281AP/883 | DG181AP/883 | DG404AK/883 | DG404AK/883 | DG540AP/883 | DG540AP/883 |
| DG284AP-2 | DG184AP/883 | DG405AK/883 | DG405AK/883 | DG541AK/883 | DG541AK/883 |
| DG284AP/883 | DG184AP/883 | DG405AZ | DG405AZ/883 | DG542AK/883 | DG542AK/883 |
| DG287AA-2 | DG187AA/883 | DG405AZ/883 | DG405AZ/883 | DG548AK/883 | DG548AK/883 |
| DG287AA/883 | DG187AA/883 | DG411AK/883 | DG411AK/883 | DG548AZ/883 | DG548AZ/883 |
| DG287AP-2 | DG187AP/883 | DG411AZ/883 | DG411AZ/883 | DG601AP/883 | DG601AP/883 |
| DG287AP/883 | DG187AP/883 | DG412AK/883 | DG412AK/883 | DG841AM/883 | DG841AM/883 |
| DG290AP-2 | DG190AP/883 | DG412AZ/883 | DG412AZ/883 | DG908AK/883 | DG908AK/883 |
| DG290AP/883 | DG190AP/883 | DG413AK/883 | DG413AK/883 | DG908AZ/883 | DG908AZ/883 |
| DG300AAA-2 | DG300AAA/883 | DG413AZ/883 | DG413AZ/883 | D123AK/HR | D123AK/883 |
| DG300AAA/883 | DG300AAA/883 | DG417AK/883 | DG417AK/883 | D123AL-2 | D123AL/883 |
| DG300AAK-2 | DG300AAK/883 | DG418AK/883 | DG418AK/883 | D123AL/883 | D123AL/88 |
| DG300AAK/883 | DG300AAK/883 | DG419AK/883 | DG419AK/883 | D123AP-2 | D123AP/883 |
| DG301AAA-2 | DG301AAA/883 | DG480AK/883 | DG480AK/883 | D123AP/883 | D123AP/883 |
| DG301AAA/883 | DG301AAA/883 | DG485AK/883 | DG485AK/883 | D125AK/HR | D125AK/883 |

Siliconix
incorporated

## Class B <br> /883 Compliant/Non JAN (Cont’d)

| Industry Part \# | Slliconlx Part \# |
| :---: | :---: |
| D125AL-2 | D125AL/883 |
| D125AL/HR | D125AL/883 |
| D125AL/883 | D125AL/883 |
| D125AP-2 | D125AP/883 |
| D125AP/883 | D125AP/883 |
| D129AL-2 | D125AL/883 |
| D129AL/HR | D129AL/883 |
| D129AL/883 | D129AL/883 |
| D129AP-2 | D129AP/883 |
| D129AP/HR | D129AP/883 |
| D129AP/883 | D129AP/883 |
| D139AA-2 | D139AA/883 |
| D139AP-2 | D139AP/883 |
| D139AP/883 | D139AP/883 |
| D169AK-2 | D169AK/883 |
| D169AK/883 | D169AK/883 |
| D169AP-2 | D169AP/883 |
| D169AP/883 | D169AP/883 |
| D469AP-2 | D469AP/883 |
| D469AP/883 | D469AP/883 |
| D470AP/883 | D470AP/883 |
| H11-200-8 | DG200AAK/883 |
| H11-201-8 | DG201AAK/883 |
| H11-300-8 | DG300AAK/883 |
| H11-301-8 | DG301AAK/883 |
| H11-302-8 | DG302AAK/883 |
| H11-303-8 | DG303AAK/883 |
| HI1-304-8 | DG304AAK/883 |
| H11-305-8 | DG305AAK/883 |
| H11-306-8 | DG306AAK/883 |
| H11-307-8 | DG307AAK/883 |
| H11-381-8 | DG381AAK/883 |
| H11-384-8 | DG405AK/883 |
| H11-387-8 | DG387AAK/883 |
| H11-390-8 | DG403AK/883 |
| HI1-5040-8 | DG5040AK/883 |


| Industry Part \# | Siliconix Part \# | Industry Part \# | Slliconix Part \# |
| :---: | :---: | :---: | :---: |
| H11-5041-8 | DG5041AK/883 | IH5144MJE/883 | DG5144AK/883 |
| H11-5042-8 | DG5042AK/883 | IH5145MJE/883 | DG5145AK/883 |
| H11-5043-8 | DG5043AK/883 | L161AL-2 | L161AL/883 |
| H11-5044-8 | DG5044AK/883 | L161AL/883 | L161AL/883 |
| H11-5045-8 | DG5045AK/883 | L161AP-2 | L161AP/883 |
| H11-506-8 | DG506AAR/883 | L161AP/883 | L161AP/883 |
| HI1-506L-8 | DG526AK/883 | AD7541ASD/883 | SI7541ASD/883 |
| H11-507-8 | DG507AAR/883 | AD7541ASE/883 | SI7541ASE/883 |
| H11-507L-8 | DG527AK/883 | AD7541ATD/883 | SI7541ATD/883 |
| H11-508-8 | DG508AAK/883 | AD7541ATE/883 | SI7541ATE/883 |
| H11-508L-8 | DG528AK/883 | AD7541SD/883 | SI7541SD/883 |
| H11-509-8 | DG509AAK/883 | AD7541SE/883 | SI7541SE/883 |
| HI1-509L-8 | DG529AK/883 | AD7541TD/883 | SI7541TD/883 |
| H12-200-8 | DG200AAA/883 | AD7541TE/883 | SI7541TE/883 |
| H12-300-8 | DG300AAA/883 | AD7542SD/883 | SI7542SD/883 |
| HI2-301-8 | DG301AAA/883 | AD7542TD/883 | SI7542TD/883 |
| H12-304-8 | DG304AAA/883 | AD7543SD/883 | SI7543SD/883 |
| HI2-305-8 | DG305AAA/883 | AD7543TD/883 | SI7543TD/883 |
| HI2-381-8 | DG381AAA/883 | AD7545UD/883 | SI7545UD/883 |
| H2-387-8 | DG387AAA/883 | AD7545UE/883 | SI7545UE/883 |
| IH5040MJE/HR | DG5040AK/883 | SI8603AK/883 | SI8603AK/883 |
| IH5040MJE/883 | DG5040AK/883 | SI8604AK/883 | SI8604AK/883 |
| IH5041MJE/HR | DG5041AK/883 | SW-01BQ883 | DG201AAK/883 |
| IH5041MJE/883 | DG5041AK/883 | SW-02BQ883 | DG202AAK/883 |
| IH5042MJE/HR | DG5042AK/883 | SW-05BK883 | DG200AAA/883 |
| IH5042MJE/883 | DG5042AK/883 | SW-05BY883 | DG200AAK/883 |
| IH5043MJE/HR | DG5043AK/883 |  |  |
| IH5043MJE/883 | DG5043AK/883 |  |  |
| IH5044MJE/HR | DG5044AK/883 |  |  |
| IH5044MJE/883 | DG5044AK/883 |  |  |
|  |  |  |  |
| IH5045MJE/RR | DG5045AK/883 <br> DG5045AK/883 |  |  |
| IH5140MJE/883 | DG5140AK/883 |  |  |
| IH5141MJE/883 | DG5141AK/883 |  |  |
| IH5142MJE/883 | DG5142AK/883 |  |  |
| IH5143MJE/883 | DG5143AK/883 |  |  |

# BURN-IN CONNECTIONS 

| Part Type | Package Type | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D125 | P/L | -30V | (14) | (14) | (14) | (14) | (14) | (14) | (14) | (14) | (14) | (14) | (14) | (14) | 10KGND |  |  |  |  |
| D129 | P/L | (7) | (7) | (7) | GND | (7) | (7) | $\begin{aligned} & 10 \mathrm{~K}- \\ & +5 \mathrm{~V} \end{aligned}$ | GND | $-30 \mathrm{~V}$ | (13) | (13) | (13) | $\begin{aligned} & 10 \mathrm{~K}- \\ & +5 \mathrm{~V} \end{aligned}$ | +5V |  |  |  |  |
| $\begin{aligned} & \text { D139 } \\ & \text { D169 } \end{aligned}$ | P/L | - | N/C | $\begin{aligned} & 10 \mathrm{~K}- \\ & \mathrm{Pin} 3 \end{aligned}$ | $\begin{aligned} & 10 \mathrm{~K}- \\ & \mathrm{Pin} 4 \end{aligned}$ | +5V | +10V | +5V | GND | -20V | GND | $\left\|\begin{array}{l} 10 \mathrm{~K}- \\ \operatorname{Pin} 12 \end{array}\right\|$ | N/C | N/C |  |  |  |  |  |
| D469 |  | GND | +10V | GND | +10V | +10V | GND | GND | $+10 \mathrm{~V}$ | GND | N/C | N/C | N/C | N/C | $+10 \mathrm{~V}$ |  |  |  |  |
| DG123 | P/L | GND | GND | GND | -20V | $\begin{aligned} & 4.7 \mathrm{~K}- \\ & +5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 4.7 \mathrm{~K}- \\ & +5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 4.7 \mathrm{~K} \\ & +5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 4.7 \mathrm{~K}- \\ & +5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 4.7 \mathrm{~K}- \\ & +5 \mathrm{~V} \end{aligned}$ | GND | +5V | GND | GND | GND |  |  |  |  |
| DG125 | P/L | GND | GND | GND | -20V | GND | GND | GND | GND | GND | +5V | +5V | GND | GND | GND |  |  |  |  |
| $\begin{aligned} & \text { DG126 } \\ & \text { DG129 } \end{aligned}$ | P/L | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | +10V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | - | +10V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | +10V | GND | GND | +10V | -20V | GND | $+10 \mathrm{~V}$ |  |  |  |  |
| $\begin{aligned} & \text { DG133 } \\ & \text { DG134 } \end{aligned}$ | P/L | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | +10V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | - | +10V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | +10V | GND | GND | +10V | -20V | GND | $+10 \mathrm{~V}$ |  |  |  |  |
| $\begin{aligned} & \text { DG139 } \\ & \text { DG140 } \end{aligned}$ | P/L | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | +10V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | - | +10V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | +10V | GND | GND | +10V | -20V | GND | $+10 \mathrm{~V}$ |  |  |  |  |
| DG141 |  | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | 10 V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | -- | 10 V | $\begin{aligned} & \text { 10K- } \\ & \text { GNN } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | 10 V | GND | GND | 10V | -20V | GND | 10 V |  |  |  |  |
| $\begin{aligned} & \text { DG142 } \\ & \text { DG143 } \end{aligned}$ | P/L | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | +10V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | -- | +10V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | +10V | GND | GND | +10V | -20V | GND | $+10 \mathrm{~V}$ |  |  |  |  |
| $\begin{aligned} & \text { DG144 } \\ & \text { DG145 } \end{aligned}$ | P/L | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | +10V | $\begin{aligned} & \text { 10K- } \\ & \text { GNN } \end{aligned}$ | -- | +10V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $+10 \mathrm{~V}$ | GND | GND | +10V | -20V | GND | +10V |  |  |  |  |
| DG146 | P/L | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $+10 \mathrm{~V}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | -- | +10V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $10 \mathrm{~K}-$ GND | +10V | GND | GND | +10V | -20V | GND | +10V |  |  |  |  |
| DG172 | P/L | $\begin{aligned} & \text { To } \\ & \text { pin } \\ & 14 \end{aligned}$ | GND | GND | -- | -20V | GND | +5V | +5V | +5V | +5V | GND | +5V | $\begin{aligned} & \text { To } \\ & \text { pin } \\ & 14 \\ & \hline \end{aligned}$ | $\left\|\begin{array}{l} 7.5 \mathrm{~K} \\ -20 \mathrm{~V} \end{array}\right\|$ |  |  |  |  |
| $\begin{aligned} & \text { DG180 } \\ & \text { DG181 } \end{aligned}$ | A | +15V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | GND | +15V | +5V | GND | -15V | GND | $\begin{aligned} & \text { 10K- } \\ & \text { GNN } \end{aligned}$ | +15V |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { DG180 } \\ & \text { DG181 } \end{aligned}$ | P/L | +15V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | - | -- | GND | +15V | +5V | GND | -15V | GND | -- | -- | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | +15V |  |  |  |  |
| DG182 | P/L | +15V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | - | - | GND | +15V | +5V | GND | -15V | GND | -- | -- | 10KGND | +15V |  |  |  |  |
| $\begin{aligned} & \text { DG182 } \\ & \text { DG186 } \end{aligned}$ | A | +15V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | GND | +15V | +5V | GND | -15V | GND | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $+15 \mathrm{~V}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { DG183 } \\ & \text { DG184 } \\ & \text { DG185 } \end{aligned}$ | L | -15V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | +15V | GND | +15V | +5V | GND | -15V | GND | +15V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | -15V |  |  |  |  |
| $\begin{aligned} & \text { DG183 } \\ & \text { DG184 } \end{aligned}$ DG185 | P | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | - | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | -15V | -15V | 10K- GND | -- | $\begin{aligned} & 10 \mathrm{~K}- \\ & \text { GND } \end{aligned}$ | +15V | GND | +15V | +5V | GND | -15V | GND | +15V |  |  |
| DG184 | P | -15V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | +15V | GND | +15V | +5V | GND | -15V | GND | +15V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | -15V |  |  |  |  |
| DG185 | P | -15V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $10 \mathrm{~K}-$ <br> GND | +15V | GND | +15V | $+5 \mathrm{~V}$ | GND | -15V | GND | +15V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ |  |  |  |  |  |
| $\begin{aligned} & \text { DG186 } \\ & \text { DG187 } \\ & \text { DG188 } \end{aligned}$ | P/L | -15V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | +15V | GND | +15V | +5V | GND | -15V | GND | $+15 \mathrm{~V}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | -15V |  |  |  |  |
| $\begin{aligned} & \text { DG187 } \\ & \text { DG188 } \end{aligned}$ | A | +15V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | GND | +15V | +5V | GND | -15V | GND | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | +15V |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { DG189 } \\ & \text { DG190 } \\ & \text { DG191 } \end{aligned}$ | L | -15V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | 10K- GND | +15V | GND | +15V | +5V | GND | -15V | GND | +15V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | -15V |  |  |  |  |
| $\begin{aligned} & \text { DG189 } \\ & \text { DG190 } \end{aligned}$ DG191 | P | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | -- | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | -15V | -15V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | - | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | +15V | GND | +15V | +5V | GND | -15V | GND | +15V |  |  |

Siliconix
incorporated
BURN-IN CONNECTIONS

| Part Type | Package Type | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DG200 | A | +15V | $+15 \mathrm{~V}$ | GND | (9) | (9) | -15V | - | (9) | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | +15V |  |  |  |  |  |  |  |  |
| DG200A | P/L | +15V | - | GND | - | (10) | (10) | $-15 \mathrm{~V}$ | - | (10) | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | - | +15V | - | +15V |  |  |  |  |
| $\begin{array}{\|l\|l} \text { DG201 } \\ \text { DG201A } \end{array}$ | P/L | +15V | (15) | (15) | -15V | GND | (15) | (15) | +15V | +15V | (15) | (15) | - | +15V | (15) | 10K- GND | $+15 \mathrm{~V}$ |  |  |
| DG202 |  | +15V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | -15V | GND | $\begin{aligned} & \text { 10K- } \\ & \text { GNN } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | +15V | $+15 \mathrm{~V}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | N/C | +15V | 10KGND | 10K- GND | $+15 \mathrm{~V}$ |  |  |
| DG211 | P | +15V | (15) | (15) | $-15 \mathrm{~V}$ | GND | (15) | (15) | $+15 \mathrm{~V}$ | $+15 \mathrm{~V}$ | (15) | (15) | +5V | +15V | (15) | 10KGND | +15V |  |  |
| DG212 |  | -15V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $-15 \mathrm{~V}$ | GND | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | -15V | -15V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | +5V | +15V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | -15V |  |  |
| DG221 |  | 15V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $-15 \mathrm{~V}$ | GND | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | 10KGND | 15V | 15V | 10K- GND | 10KGND | -15V | 15 V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GNN } \end{aligned}$ | 15 V |  |  |
| DG243 |  | (16) | -- | (16) | (16) | (16) | (16) | - | (16) | (16) | GND | 15 V | 5 V | GND | -15V | GND | 10KGND |  |  |
| DG271 |  | +15V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | -15V | GND | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | +15V | +15V | 10K- GND | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | N/C | +15V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $+15 \mathrm{~V}$ |  |  |
| DG300A | A | (9) | (9) | GND | - | GND | -15V | GND | (9) | 10KGND | +15V |  |  |  |  |  |  |  |  |
| DG300A | P/L | - | (13) | (13) | (13) | (13) | GND | GND | -15V | GND | (13) | (13) | (13) | $\left\lvert\, \begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}\right.$ | +15V |  |  |  |  |
| DG301A | A | (9) | (9) | GND | - | GND | -15V | GND | (9) | $10 \mathrm{~K}-$ GND | +15V |  |  |  |  |  |  |  |  |
| DG301A | P/L | - | (13) | (13) | (13) | (13) | GND | GND | -15V | GND | (13) | (13) | (13) | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | +15V |  |  |  |  |
| DG302A | P/L | - | (13) | (13) | (13) | (13) | GND | GND | -15V | GND | (13) | (13) | (13) | 10KGND | +15V |  |  |  |  |
| DG303A | P/L | - | (13) | (13) | (13) | (13) | GND | GND | -15V | GND | (13) | (13) | (13) | 10KGND | +15V |  |  |  |  |
| DG304A | A | (9) | (9) | GND | -- | GND | -15V | GND | (9) | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | +15V |  |  |  |  |  |  |  |  |
| DG304A | P/L | - | (13) | (13) | (13) | (13) | GND | GND | -15V | GND | (13) | (13) | (13) | 10KGND | +15V |  |  |  |  |
| DG305A | A | (9) | (9) | GND | -- | GND | -15V | GND | (9) | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | +15V |  |  |  |  |  |  |  |  |
| DG305A | P/L | -- | (13) | (13) | (13) | (13) | GND | GND | -15V | GND | (13) | (13) | (13) | 10KGND | +15V |  |  |  |  |
| DG306A | P | (9) | (9) | GND | - | GND | -15V | GND | (9) | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | +15V |  |  |  |  |  |  |  |  |
| DG306A | P/L |  | (13) | (13) | (13) | (13) | GND | GND | -15V | GND | (13) | (13) | (13) | 10KGND | +15V |  |  |  |  |
| DG307A | P | (9) | (9) | GND | - | GND | -15V | GND | (9) | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | +15V |  |  |  |  |  |  |  |  |
| DG307A | P/L |  | (13) | (13) | (13) | (13) | GND | GND | -15V | GND | (13) | (13) | (13) | 10KGND | +15V |  |  |  |  |
| DG308A | P | +15V | (15) | (15) | -15V | GND | (15) | (15) | +15V | +15V | (15) | (15) | - | +15V | (15) | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | +15V |  |  |
| DG309 |  | $-15 \mathrm{~V}$ | (15) | (15) | -15V | GND | (15) | (15) | -15V | -15V | (15) | (15) | - | (15) | (15) | 10K- GND | -15V |  |  |
| DG381A | A | +15V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | N/C | N/C | GND | +15V | +5V | GND | -15V | GND | N/C | N/C | 10KGND | +15V |  |  |  |  |
| DG381A | P | +15V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | -- | -- | GND | +15V | +5V | GND | -15V | GND | - | - | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | +15V |  |  |  |  |


| Part Type | Package Type | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DG384A | L | -15V | 10K- <br> GND | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | +15V | GND | +15V | +5V | GND | -15V | GND | +15V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $-15 \mathrm{~V}$ |  |  |  |  |
| DG384A | P | 10KGND | - | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | -15V | -15V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | - | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | +15V | GND | +15V | +5V | GND | $-15 \mathrm{~V}$ | GND | +15V |  |  |
| DG387A | P | -15V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | 10KGND | +15V | GND | +15V | +5V | GND | -15V | GND | +15V | $\begin{aligned} & \text { 10K- } \\ & \text { GN- } \end{aligned}$ | 10KGND | $-15 \mathrm{~V}$ |  |  |  |  |
| DG390A | P | 10K- |  | $\begin{aligned} & \text { 10K- } \\ & \text { GN } \end{aligned}$ | -15V | -15V | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ |  | $\begin{aligned} & \text { 10K- } \\ & \text { GNN } \end{aligned}$ | +15V | GND | +15V | +5 V | GND | $-15 \mathrm{~V}$ | GND | +15V |  |  |
| DG400 |  | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | N/C | 10KGND | $\begin{aligned} & 10 \mathrm{~K}- \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | N/C | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | GND | $+15 \mathrm{~V}$ | +5V | GND | -15V | GND | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ |  |  |
| DG401 |  | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | N/C | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GNN } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | N/C | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | GND | +15V | +5V | GND | -15V | GND | 10KGND |  |  |
| DG402 |  | $\begin{aligned} & 10 \mathrm{~K}- \\ & \text { GND } \end{aligned}$ | N/C | 10K- GND | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | N/C | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | GND | +15V | +5V | GND | $-15 \mathrm{~V}$ | GND | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ |  |  |
| DG403 |  | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | N/C | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & 10 \mathrm{~K}- \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | N/C | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | GND | +15V | +5V | GND | -15V | GND | 10K- GND |  |  |
| DG404 |  | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | N/C | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | N/C | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | GND | +15V | +5V | GND | -15V | GND | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ |  |  |
| DG405 |  | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | N/C | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | 10KGND | $\begin{aligned} & 10 \mathrm{~K}- \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | N/C | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | GND | +15V | +5V | GND | -15V | GND | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ |  |  |
| DG411 | P | +15V | (15) | (15) | -15V | GND | (15) | (15) | +15V | +15V | (15) | (15) | +5V | +15V | (15) | $10 \mathrm{~K}-$ GND | +15V |  |  |
| DG417 | K | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | N/C | GND | $+15 \mathrm{~V}$ | +5V | $+15 \mathrm{~V}$ | -15V | (3) |  |  |  |  |  |  |  |  |  |  |
| DG421 |  | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | GND | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $10 \mathrm{~K}-$ GND | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | GND | 10K- GND | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | GND | +15V | +5V | GND | -15V | GND | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ |  |  |
| DG423 |  | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | GND | $\begin{aligned} & \text { 10K- } \\ & \text { GNN } \end{aligned}$ | $\begin{aligned} & 10 \mathrm{~K}- \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & 10 \mathrm{~K}-1 \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | GND | 10K- GND | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | GND | +15V | +5V | GND | -15V | GND | $\begin{aligned} & \text { 10K- } \\ & \text { GNN } \end{aligned}$ |  |  |
| DG425 |  | 10KGND | GND | 10KGND | 10KGND | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | GND | 10KGND | 10K- GND | GND | +15V | +5V | GND | -15V | GND | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ |  |  |
| $\begin{aligned} & \text { DG501 } \\ & \text { DG503 } \\ & \text { SI3705 } \end{aligned}$ | P/L | (16) | (4) | (4) | +10V | (12) | (12) | (12) | (12) | (12) | (12) | (12) | -10V | -15V | (16) | (16) | GND |  |  |
| DG508A | P/L | GND | GND | -15V | (12) | (12) | (12) | (12) | (12) | (12) | (12) | (12) | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | +15V | GND | GND | GND |  |  |
| DG509A | P/L | GND | GND | -15V | (13) | (13) | (13) | (13) | (13) | (13) | (13) | (13) | (13) | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | +15V | GND | GND |  |  |
| DG528 | P | GND | GND | GND | -15V | (13) | (13) | (13) | (13) | (13) | (13) | (13) | (13) | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | +15V | GND | GND | GND | GND |
| DG529 | P | GND | GND | GND | $-15 \mathrm{~V}$ | (14) | (14) | (14) | (14) | (14) | (14) | (14) | (14) | (14) | $\begin{aligned} & \text { 10K- } \\ & \text { GNN } \end{aligned}$ | +15V | GND | GND | GND |
| DG568 |  | GND | GND | $\begin{aligned} & 10 \mathrm{~K}- \\ & +15 \mathrm{~V} \end{aligned}$ | -60 | (13) | (13) | (13) | (13) | (13) | (13) | (13) | (13) | $\begin{aligned} & \text { 10K- } \\ & \text { GNND } \end{aligned}$ | $\begin{aligned} & 10 \mathrm{~K}- \\ & +60, \end{aligned}$ | GND | GND | GND | GND |
| DG569 |  | GND | GND | $\begin{aligned} & 10 \mathrm{~K}- \\ & +15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 10 \mathrm{~K}- \\ & -60 \end{aligned}$ | (14) | (14) | (14) | (14) | (14) | (14) | (14) | (14) | (14) | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & 10 \mathrm{~K}- \\ & +60 \end{aligned}$ | GND | GND | GND |
| $\begin{aligned} & \text { DG5040 } \\ & \text { DG5041 } \end{aligned}$ | P | 10KGND | - | $\begin{aligned} & \text { 10K- } \\ & \text { GNO } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | N/C | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | GND | +15V | +5V | GND | -15V | GND | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ |  |  |
| $\begin{aligned} & \text { DG5042 } \\ & \text { DG5043 } \end{aligned}$ | $p$ | 10KGND | -- | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & 10 \mathrm{~K}- \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GNND } \end{aligned}$ | - | 10K- GND | 10K- <br> GND | GND | +15V | +5V | GND | -15V | GND | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ |  |  |
| DG5044 DG5045 | P | 10KGND | - | 10KGND | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | - | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | GND | +15V | +5V | GND | -15V | GND | $10 \mathrm{~K}-$ <br> GND |  |  |
| DG5140 |  | 10KGND | N/C | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | N/C | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | GND | +15V | +5V | GND | -15V | GND | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ |  |  |


| Part Type | Package Type | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DG5141 |  | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | N/C | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | N/C | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | GND | +15V | +5V | GND | -15V | GND | $10 \mathrm{~K}-$ GND |  |  |
| DG5142 |  | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | N/C | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | N/C | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | GND | +15V | +5V | GND | -15V | GND | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ |  |  |
| DG5143 |  | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | N/C | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | N/C | $10 \mathrm{~K}-$ GND | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | GND | +15V | +5V | GND | -15V | GND | $10 \mathrm{~K}-$ GND |  |  |
| DG5144 |  | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | N/C | $\begin{aligned} & 10 \mathrm{~K}- \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | N/C | 10K- GND | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | GND | +15V | +5V | GND | -15V | GND | $10 \mathrm{~K}-$ GND |  |  |
| DG5145 |  | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | N/C | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & 10 \mathrm{~K}- \\ & \text { GND } \end{aligned}$ | 10KGND | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | N/C | $\begin{aligned} & \text { 10K- } \\ & \text { GND } \end{aligned}$ | 10KGND | GND | +15V | +5V | GND | -15V | GND | 10KGND |  |  |
| DGP303 | P/L | - | (13) | (13) | (13) | (13) | GND | GND | -15V | GND | (13) | (13) | (13) | 10KGND | +15V |  |  |  |  |
| G118 | P/L | -15V | -15V | -15V | -15V | -15V | -15V | (14) | (14) | (14) | (14) | (14) | (14) | (14) | $\begin{aligned} & 10 \mathrm{~K}- \\ & +10 \mathrm{~V} \end{aligned}$ |  |  |  |  |
| G119 | P/L | (14) | (14) | -15V | -15V | -15V | (14) | (14) | (14) | (14) | (14) | (14) | (14) | (14) | $\begin{aligned} & 10 \mathrm{~K}- \\ & +10 \mathrm{~V} \end{aligned}$ |  |  |  |  |
| L144 | P/L | $\begin{aligned} & 3 M \Omega \\ & +15 \mathrm{~V} \end{aligned}$ | (13) | (11) | GND | GND | (9) | - | - | (6) | $\begin{gathered} 220- \\ -15 \mathrm{~V} \end{gathered}$ | (3) | GND | (2) | $\begin{aligned} & 220- \\ & +15 \mathrm{~V} \end{aligned}$ |  |  |  |  |
| L161 | P | -15V | +15V | -15V | $+15 \mathrm{~V}$ | -15V | +15V | -15V | +15V | -15V | -- | - | -- | -- | - | $\begin{aligned} & 3 M \Omega \\ & +15 \mathrm{~V} \end{aligned}$ | $+15 \mathrm{~V}$ |  |  |
| LD110 |  | $\begin{aligned} & 3 \mathrm{~K}- \\ & 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 3 \mathrm{~K}- \\ & 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 3 K- \\ & 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 3 \mathrm{~K}- \\ & 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 6 K- \\ & 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 18 \Omega \\ & 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 100 \Omega \\ & 5 \mathrm{~V} \end{aligned}$ | GND | $\begin{aligned} & 18 \mathrm{~K}- \\ & 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 30 \mathrm{~K}- \\ & 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 18 \Omega \\ & 5 \mathrm{~V} \end{aligned}$ | GND | $\begin{aligned} & 3 \mathrm{~K}- \\ & 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 3 \mathrm{~K}- \\ & 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 3 \mathrm{~K}- \\ & 5 \mathrm{~V} \end{aligned}$ |  |  |  |
| LD111 |  | N/C | GND | $+15 \mathrm{~V}$ | GND | $\begin{aligned} & 10 \mathrm{~K}- \\ & +15 \end{aligned}$ | -15V | GND | N/C | Pin 11 | GND | Pin 9 | N/C | $\mathrm{v}^{-1.36}$ | -15V | GND | $+15 \mathrm{~V}$ |  |  |
| LD121 |  | (18) | (18) | 5 V | GND | $\begin{aligned} & 5 \mathrm{~K}- \\ & 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 5 \mathrm{~K}- \\ & 5 \mathrm{~V} \end{aligned}$ | -- | $\begin{aligned} & 20 \mathrm{KI} \\ & 200 \mathrm{~K} \\ & -15 \mathrm{~V} \end{aligned}$ | (18) | (18) | (18) | (18) | (18) | 5 V | -15V | (18) | (18) | $\begin{aligned} & 2.5 \mathrm{~K} \\ & 5 \mathrm{~V} \end{aligned}$ |
| S13002 |  | N/C | N/C | N/C | Pin 9 | GND | -20V | GND | GND | Pin 4 | +10V |  |  |  |  |  |  |  |  |
| S17240 |  | GND | GND | GND | $\begin{aligned} & 1 \mathrm{~K}- \\ & 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \mathrm{~K}- \\ & 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \mathrm{~K}- \\ & 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \mathrm{~K}- \\ & 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \mathrm{~K}- \\ & 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \mathrm{~K}- \\ & 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \mathrm{~K}- \\ & 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \mathrm{~K}- \\ & 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \mathrm{~K}- \\ & 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \mathrm{~K}- \\ & 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \mathrm{~K}- \\ & 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \mathrm{~K}- \\ & 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \mathrm{~K}- \\ & 15 \mathrm{~V} \end{aligned}$ | 10 V | 10 V |
| S17250 |  | N/C | GND | N/C | N/C | N/C | N/C | N/C | GND | N/C | N/C | N/C | N/C | N/C | N/C | N/C | 12 V |  |  |
| SI7541 |  | GND | GND | GND | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | $\begin{aligned} & 1 \mathrm{~K}- \\ & +15 \mathrm{~V} \end{aligned}$ | +10V | +10V |
| S17541A |  | GND | GND | GND | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | $\begin{aligned} & 1 \mathrm{~K}- \\ & +15 \mathrm{~V} \end{aligned}$ | +10V | +10V |
| S17542 |  | GND | GND | GND | GND | GND | $\begin{aligned} & 1 \mathrm{~K}- \\ & 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \mathrm{~K}- \\ & 5 \mathrm{~V} \end{aligned}$ | GND | GND | $\begin{aligned} & 1 \mathrm{~K}- \\ & 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 K- \\ & 5 \mathrm{~V} \end{aligned}$ | GND | $\begin{aligned} & 1 \mathrm{~K}- \\ & 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \mathrm{~K}- \\ & 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \mathrm{~K}- \\ & 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \mathrm{~K}- \\ & 15 \mathrm{~V} \end{aligned}$ |  |  |
| SI7543 |  | GND | GND | GND | GND | GND | $\begin{aligned} & 1 \mathrm{~K}- \\ & 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \mathrm{~K}- \\ & 5 \mathrm{~V} \end{aligned}$ | GND | GND | $\begin{aligned} & 1 \mathrm{~K}- \\ & 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \mathrm{~K}- \\ & 5 \mathrm{~V} \end{aligned}$ | GND | $\begin{aligned} & 1 \mathrm{~K}- \\ & 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \mathrm{~K}- \\ & 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \mathrm{~K}- \\ & 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \mathrm{~K}- \\ & 15 \mathrm{~V} \end{aligned}$ |  |  |
| S17652 |  | $\begin{aligned} & \text { 1 } \mu \mathrm{F} \\ & \text { To } \\ & \text { Pin } \\ & 8 \end{aligned}$ | $\begin{aligned} & \text { 1 } 1 \mu \mathrm{~F} \\ & \text { To } \\ & \text { Pin } \\ & 8 \end{aligned}$ | N/C | $\begin{aligned} & \text { Pin } \\ & 10 \end{aligned}$ | $\left\lvert\, \begin{aligned} & 910 \Omega \\ & \text { To } \\ & 10 \mathrm{~K} \\ & \text { To } \\ & \text { GND } \end{aligned}\right.$ | N/C | $\begin{aligned} & 680 \Omega \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & \text { 1 } 1 \mu \mathrm{~F} \\ & \text { To } \\ & \text { Pin } \\ & 2 \end{aligned}$ | N/C | Pin 4 | +15 | N/C | N/C | N/C |  |  |  |  |
| S17660 |  | - | - | GND | - | $\begin{gathered} 1 \mathrm{~K}- \\ 5 \mathrm{~V} \end{gathered}$ | - | - | $\begin{aligned} & 1 \mathrm{~K}- \\ & 5 \mathrm{~V} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
| S17661 |  | N/C | N/C | GND | N/C | $\begin{aligned} & 1 K- \\ & -15 V \end{aligned}$ | N/C | N/C | $\begin{aligned} & 1 \mathrm{~K}- \\ & 15 \mathrm{~V} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
| SI8603 |  | +5V | CLK | $\begin{aligned} & 5.6 \mathrm{~K}- \\ & 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 5.6 \mathrm{~K}- \\ & 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 5.6 \mathrm{~K}- \\ & 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 5.6 \mathrm{~K}- \\ & 15 \mathrm{~V} \end{aligned}$ | Pins $(11)$ <br> (16) | GND | GND | +5V | $\begin{aligned} & \text { Pins } \\ & \text { (16) } \\ & \text { (17) } \end{aligned}$ | $5.6 \mathrm{~K}-$ GND | 5.6KGND | $\begin{aligned} & \text { 5.6K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & 5.6 \mathrm{~K} \\ & \text { GND } \end{aligned}$ | 22KGND (11) (7) |  |  |
| S18604 |  | +5V | CLK | $\begin{aligned} & 5.6 \mathrm{~K} \\ & 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 5.6 \mathrm{~K}- \\ & 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 5.6 \mathrm{~K}- \\ & 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 5.6 \mathrm{~K}- \\ & 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { Pins } \\ & \text { (11) } \\ & \text { (16) } \end{aligned}$ | GND | GND | $+5 \mathrm{~V}$ | $\begin{aligned} & \text { Pins } \\ & \text { (16) } \\ & \text { (17) } \end{aligned}$ | $5.6 \mathrm{~K}-$ GND | $\begin{aligned} & \text { 5.6K- } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & 5.6 \mathrm{~K} \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & 5.6 \mathrm{K-} \\ & \text { GND } \end{aligned}$ | 22KGND (11) (7) |  |  |

BURN-IN CONNECTIONS


## PROCESS OPTION FLOW CHARTS

## Military and Extended Hi-Rel

| Column I: | The first column identifies Siliconix' MIL-M- 38510 Compliant JAN, Class B, process <br> flow option. MLL-M- 38510 JAN product will be processed in accordance with the appli- <br> cable detail slash sheet requirements. |
| :--- | :--- |
| Column II: | The $/ 883$ Compliant/Non-JAN, Class B process flow meets the requirements of MIL- <br> STD-883, paragraph 1.2.1. Devices which are processed to this flow are identified <br> within the generic part number suffix as $/ 883$. |
| Column III: | The Extended Hi-Rel 1 flow offers customers, with Space type requirements, the op- <br> tion of a Space Rated flow for generation of specification control drawings. |
| Column IV: | The Extended Hi-Rel 2 flow is offered to customers that can accept product that has <br> SEM and a 240 hour static burn-in. |

Siliconix incorporated
PROCESS OPTION FLOW CHART


## Hi-Rel and Standard Flow


#### Abstract

Column I: This flow is for Military/Aerospace/Industrial customers that can use a noncompliant/ non-JAN device in their equipment, while gaining the advantage of environmental and infant mortality screening.

Column II: The standard flow outlined within this column is intended for plastic and hermetic packages with burn-in.

Column III: The standard flow outline within this column is intended for plastic and hermetic packages without burn-in.


Siliconix incorporated

PROCESS OPTION FLOW CHART


Siliconix incorporated

## Die Shipments


#### Abstract

Column l: This flow offers customers the option of assembling canned sample to verify the die are capable of meeting the military temperature range, electrical test limits. Die Attach and Bond Strength will also be performed to insure assembly operation.

Column II: Column II is the same as die/canned sample flow with burn-in added for confidence that die samples do not shift across this screen. Die Attach and Bond Strength will also be performed to insure assembly operation.

Column III: This column identifies Siliconix' die shipment option without canned samples.


Siliconix incorporated

## PROCESS OPTION FLOW CHART



* Available Option SEM

Siliconix
incorporated

## Die Process Information

Siliconix is a large-volume supplier of dice to the hybrid industry. Screening includes 100\% DC electrical probe and $100 \%$ visual inspection of each die.

## PHYSICAL DATA

Physical layout and dimensions are presented in the Die Topography section Dimensions are shown as $\frac{\text { inches }}{(m m)}$. Dice are supplied to length and width dimensions which have an accuracy of $\pm 3$ mils. Thickness will be $15 \pm 1$ mils for integrated circuit die with gold backing, and $21 \pm 1$ mils without gold backing, and 8 $\pm 2$ mils for FETs.

Bonding pad location may be identified from the die topography shown. Contact factory for ordering information. Each die or wafer is passivated with approximately $8000 \AA$ of either silicon nitride or non-crystalline glass. FET chips are supplied with gold backing; gold backing is available as an option for integrated circuits. Die metallization is deposited aluminum approximately $12000 \AA$ thick.

## DIE SCREENING CRITERIA

Electrical Probe -- All dice are 100\% probed in wafer form at $25^{\circ} \mathrm{C}$ to DC parameters as shown on the wafer test limits specification (available upon request). Hot chuck is also available at additional cost.

Visual Criteria -- Each die receives a visual inspection to MIL- STD-883. Method 2010, Condition B criteria. Siliconix QC Department samples each lot to an LTPD of $10 \%$. Alternative visual criteria, including Method 2010, Condition A, or Siliconix industrial criteria are available as options.

## PACKAGING

Die are supplied in dust-proof, anti-static waffle packs (see illustration - Figure 1)


#### Abstract

ASSEMBLY The customer's interests will best be served if static sensitivity handling procedures are used.


## PART NUMBER DESIGNATIONS

See ordering information.

## OPTIONS

(Price will be quoted upon request.)
SEM -- Scanning electron microscope examination and control in accordance with MIL-STD-883 Method 2018 can be ordered on die and wafers. SEM wafer qualification should be specified as a separate line item on a request for quote.

Wafer Qualification to Unprobed Parameters -Sample testing of purchased die to demonstrate capability to perform at data sheet temperature extremes or to switching times test limits by use of LTPD techniques can be provided at additional cost.

Visual inspection to customer generated specifications can be provided.

Gold Backing -- IC dice may be purchased with gold alloyed to the backside. This is a special order item. Gold thickness would be as follows:

| FETs (NC, NIP) | $1500 \AA$ minimum |
| :--- | :--- |
| ICs (all) | $3500 \AA$ minimum |

Hot Chuck -- Siliconix can perform wafer sort at the high-temperature limit, at additional cost.

## CHIP PACKAGING

Chips are packaged as individual die in the flat waffle carrier illustrated in Figure 1. The carrier has a cavity size adequate to allow ease of loading and unloading and it also prevents die from rotating within the cavity.


NOTE: CARRIER TOP \& BOTTOM SECURED BY CLIPS
Figure 1

## MULTI-CHIP DIE TOPOGRAPHY INFORMATION

Some of Siliconix's analog switches are of multi-chip design with inter-chip connections. For example, the

DG190 consists of a separate driver chip (CMJB) and four separate JFET transistors (NCB). Figure 2 illustrates the bonding diagram arrangement in the DIP package. The driver and the JFET switches are mounted so that the substrates are electrically isolated. The substrate of the driver is at the negative supply voltage while the substrate of the JFET switches is the gate connection. A pattern-bottom side braze package is used to connect the driver to the JFET gate.

The pin connections for the JFET switch chips can be determined from the chip section and switch chips can be determined from the chip section and switch pin-out in the data sheet.

## Die Diagrams/Dimensions

The negative image photos show the metallization pattern. Scale is normally 20x. Bonding pads are 4 mil ( 0.10 mm ) square, glass-free aluminum metallization. Pad identification numbers usually correspond to pin numbers for the dual-in-line package on data sheets.

Wafer test limits are available upon request.


Figure 2. DG190 JFET Analog Switch

# BS9000 Series Process Option Flow Chart 



INSPECTION REQUIREMENTS: All tests performed at $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ unless otherwise specifled.
100\% SCREENING TEST PROCEDURES
Production batches containing greater than $10 \%$ defective units subsequent to burn-in will not be issued for release.
For complete details of screening and inspection refer to the appropriate detail specification avallable on request from your nearest Silliconlx sales offices.

Selector Guide

ANALOG SWITCH SELECTOR CHART


ANALOG SWITCHES

| Functional Configuration | Basic Part Number | Swltch Type |  | $\left.\begin{gathered} 1 \mathrm{~s}(\mathrm{oft}) \\ \mathrm{MAX2} \\ \mathrm{nA} \end{gathered} \right\rvert\,$ | Supply Voltage |  |  | Volt. Range (2) | $\begin{array}{\|c\|} \hline \text { Swiltching } \\ \text { Time } \\ \text { (ns MAX) } \\ \hline \end{array}$ |  | max Supp. Range | Analog Voltage (V) | Logic input for ONSwitch$\qquad$ | Levels |  | Comments | Package and Temperature Range Offerings: |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | V+ | V- | (3) |  | $t$ on | ${ }^{\text {toff }}$ |  |  |  | $\mathrm{V}_{\text {inL }}$ | $\mathrm{V}_{\text {inH }}$ |  | $\begin{array}{\|c} \text { Plastio } \\ \text { DIP } \end{array}$ | $\begin{gathered} \text { Plastlo } \\ \text { so } \\ \hline \end{gathered}$ | CerDIP | Side Braze | LCO | Flat Pack | $\begin{gathered} \text { Metal } \\ \text { Can } \end{gathered}$ |
| $1 \mathrm{Ch}$. | DG417 | CMOS + 40 | 35 | 0.25 | 15 | -15 | 5 | 30 | 175 | 145 |  | 44 | $V+$ to V - | 0 | 0.8 |  | 2.4 | Minl DIP, Low Power | DJ | DY |  |  |  |  |  |
| $1 \mathrm{Ch}$. | DG418 | CMOS + 40 | 35 | 0.25 | 15 | -15 | 5 | 30 | 175 | 145 | 44 | $V+$ to $V$ - | 1 | 0.8 | 2.4 | Mini DIP, Low Power | DJ | DY |  |  |  |  |  |
| $1 \mathrm{Ch}$. | DG400 | CMOS + 40 | 25 | 0.25 | 15 | -15 | 5 | 30 | 175 | 145 | 44 | $\mathrm{V}+$ to V - | 1 | 0.8 | 2.4 | Low Power, High Perf. | DJ |  | AK |  |  |  |  |
| $1 \mathrm{ch}$. | DG5140 | CMOS + 40 | 30 | 0.50 | 15 | -15 | 5 | 30 | 200 | 125 | 44 | $\mathrm{V}+$ to V - | 1 | 0.8 | 2.4 | Use DG400 for New Designs | CJ |  | AK, CK |  |  |  |  |
| $1 \mathrm{Ch}$. | DG5040 | CMOS + 40 | 50 | 1.00 | 15 | -15 | 5 | 30 | 1000 | 500 | 44 | $\mathrm{V}+$ to V - | 1 | 0.8 | 2.4 | Use DG400 for New Designs | CJ |  | AK, CK |  |  |  |  |
| $2 \mathrm{Ch}$. | DG401 | CMOS + 40 | 25 | 0.25 | 15 | -15 | 5 | 30 | 125 | 75 | 44 | $v+$ to V - | 1 | 0.8 | 2.4 | Low Power, High Perf. | DJ |  | AK |  | AZ |  |  |
| 2 Ch. SPST | DG421 | CMOS + 40 | 35 | 0.25 | 15 | -15 | 5 | 30 | 175 | 145 | 44 | $V+$ to $V-$ | 1 | 0.8 | 2.4 | On Board Latches | DJ |  | AK |  |  |  |  |
| $2 \mathrm{Ch} . \mathrm{SPST}$ | DG5048 | CMOS + 40 | 25 | 0.50 | 15 | -15 | 5 | 30 | 125 | 75 | 44 | $V+$ to V - | 1 | 0.8 | 2.4 | Low Charge injection | DJ |  | AK |  |  |  |  |
| $2 \mathrm{Ch} . \mathrm{SPST}$ | DG5141 | CMOS + 40 | 30 | 0.50 | 15 | -15 | 5 | 30 | 200 | 125 | 44 | $V+$ to V - | 1 | 0.8 | 2.4 | Use DG401 for New Designs | CJ |  | AK, CK |  |  |  |  |
| $2 \mathrm{Ch} . \mathrm{SPST}$ | DG181 | N -JFET | 30 | 1.00 | 10 | -20 | 5 | 20 | 150 | 130 | 36 | $(\mathrm{V}+)^{\text {to }}(\mathrm{V}-)+7.5$ | 0 | 0.8 | 2.0 | Use DG401 for New Designs |  |  |  | AP, BP |  | AL | AA, BA |
| $2 \mathrm{Ch} . \mathrm{SPST}$ | DG181 | N -JFET | 30 | 1.00 | 15 | -15 | 5 | 15 | 150 | 130 |  |  | 0 | 0.8 | 2.0 | Use DG401 for New Designs |  |  |  | AP, BP |  | AL | $A A, B A$ |
| $2 \mathrm{Ch} . \mathrm{SPST}$ | DG133 | N -JFET | 30 | 1.00 | 12 | -18 |  | 20 | 600 | 1600 | 36 | $(\mathrm{V}+)-2$ to $(\mathrm{V}-\mathrm{l}+8$ | 1 | 0.8 | 2.5 | Use DG401 for New Designs |  |  |  | AP, BP |  | AL |  |
| $2 \mathrm{Ch} . \mathrm{SPST}$ | DG304A | CMOS + 40 | 50 | 1.00 | 15 | -15 |  | 30 | 250 | 150 | 44 | $\mathrm{V}+$ to V - | 1 | 3.5 | 11.0 | JAN Qualified | cJ |  | AK, BK, CK |  |  |  |  |
| $2 \mathrm{ch}$. SPST | DG381A | смOS + 40 | 50 | 1.00 | 15 | -15 |  | 30 | 300 | 250 | 44 | $V+$ to $V$ | 0 | 0.8 | 4.0 | Use DG401 for New Designs | cJ |  | AK, BK, CK |  |  |  | AA, BA, CA |
| $2 \mathrm{ch}$. SPST | DG300A | смоs + 40 | 50 | 1.00 | 15 | -15 |  | 30 | 300 | 250 | 44 | $V+$ to $V$ | 1 | 0.8 | 4.0 | JAN Qualified | cJ |  | AK, BK, CK |  |  |  | $A A, B A, C A$ |
| $2 \mathrm{Ch} . \mathrm{SPST}$ | DG5041 | смOS + 40 | 50 | 1.00 | 15 | -15 | 5 | 30 | 1000 | 500 | 44 | $V+$ to $V-$ | 1 | 0.8 | 2.4 | Use DG401 for New Designs | cJ |  | AK, CK |  |  |  | AA, BA, CA |
| $2 \mathrm{Ch} . \mathrm{SPST}$ | DG182 | N -JFET | 75 | 1.00 | 10 | -20 | 5 | 20 | 250 | 130 | 36 | $(\mathrm{V}+)$ to (V-)+5 | 0 | 0.8 | 2.0 | Use DG401 for New Designs |  |  |  | P, BP |  | AL | AA, BA |
| $2 \mathrm{Ch}$. | DG182 | N -JFET | 75 | 1.00 | 15 | -15 | 5 | 20 | 250 | 130 |  |  | 0 | 0.8 | 2.0 | Use DG401 for New Designs |  |  |  | AP, BP |  | AL | AA, BA |
| $2 \mathrm{ch}$. SPST | DG134 | N-JFET | 80 | 1.00 | 12 | -18 |  | 20 | 600 | 1600 | 36 | $(\mathrm{V}+)-2$ to $(\mathrm{V}-\mathrm{l}+5$ | 1 | 0.8 | 2.5 | Use DG401 for New Designs |  |  |  | AP, BP |  | AL |  |
| $2 \mathrm{ch} . \mathrm{SPST}$ | DG180 | N -JFET | 10 | 10.00 | 10 | -20 | 5 | 20 | 300 | 250 | 36 | $(\mathrm{V}+)^{\text {to }}(\mathrm{V}-)+7.5$ | 0 | 0.8 | 2.0 | Use DG401 for New Designs |  |  |  | AP, BP |  | AL | AA, BA |
| $2 \mathrm{Ch} . \mathrm{SPST}$ | DG180 | N -JFET | 10 | 10.00 | 15 | -15 | 5 | 15 | 300 | 250 |  |  | 0 | 0.8 | 2.0 | Use DG401 for New Designs |  |  |  | AP, BP |  | AL | AA, BA |
| $2 \mathrm{Ch}$. | DG141 | N -JFET | 10 | 10.00 | 12 | -18 |  | 20 | 1000 | 2500 | 36 | $(\mathrm{V}+)-2$ to $(\mathrm{V}-)^{+8}$ | 1 | 0.8 | 2.5 | Use DG401 for New Designs |  |  |  | AP, BP |  | AL |  |
| $2 \mathrm{Ch} . \mathrm{SPST}$ | DG200A | CMOS + 40 | 70 | 2.00 | 15 | -15 |  | 30 | 1000 | 500 | 44 | $\mathrm{V}+$ to V - | 0 | 0.8 | 2.4 | JAN Quallified | CJ |  | AK, BK, CK |  |  | AL | $A A, B A, C A$ |
| $4 \mathrm{Ch}$. | DG411 | CMOS + 40 | 35 | 0.25 | 15 | -15 | 5 | 30 | 175 | 145 | 44 | $\mathrm{V}+$ to V - | 0 | 0.8 | 2.4 | Low Power, High Perf. | DJ | DY | AK |  |  |  |  |
| $4 \mathrm{Ch} . \mathrm{SPST}$ | DG412 | смоs + 40 | 35 | 0.25 | 15 | -15 | 5 | 30 | 175 | 145 | 44 | $V+$ to V - | 1 | 0.8 | 2.4 | Low Power, High Perf. | DJ | DY | AK |  |  |  |  |
| $4 \mathrm{Ch}$. | DG413 | CMOS + 40 | 35 | 0.25 | 15 | -15 | 5 | 30 | 175 | 145 | 44 | $V+$ to $V$ - | Note (6) | 0.8 | 2.4 | Low Power, High Perf. | DJ | DY | AK |  |  |  |  |
| $4 \mathrm{Ch} . \mathrm{SPST}$ | DG441 | CMOS + 40 | 175 | 0.25 | 15 | -15 |  | 30 | 175 | 145 | 44 | $V+$ to $V-$ | 0 | 0.8 | 2.4 | DG201A Upgrade | DJ | DY | AK |  |  |  |  |
| $4 \mathrm{Ch} . \mathrm{SPST}$ | DG445 | cmos + 40 | 175 | 0.25 | 15 | -15 | 5 | 30 | 175 | 145 | 44 | $V+$ to V - | 0 | 0.8 | 2.4 | DG212 Upgrade | DJ | DY | AK |  |  |  |  |
| $4 \mathrm{Ch}$. | DGP201A | CMOS + 40 | 175 | 0.25 | 22 | -22 |  | 44 | 600 | 450 | 44 | $V+$ to $V-$ | 0 | 0.8 | 2.4 | High Precision | DJ | DY | AK |  | AZ |  |  |
| 4 Ch. SPST | DG442 | CMOS + 40 | 175 | 0.25 | 15 | -15 -15 |  | 30 30 | 175 175 | 145 | 44 | $\begin{aligned} & v+\text { to } v- \\ & v+\text { to } V- \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | 0.8 0.8 | 2.4 | DG202 Upgrade DG211 Upgrade | DJ | DY | AK |  |  |  |  |
| $4 \mathrm{Ch} . \mathrm{SPST}$ | DG444 | CMOS + 40 | 175 | 0.25 |  |  | 5 |  |  |  |  | V+ to $V$ - |  |  |  |  |  |  |  |  |  |  |  |

ded for new designs.
2. For most products, the analog voltage range is a function of supply voltages. For PMOS or CMOS switch, $\mathrm{r}_{\mathrm{DS}} \mathrm{D}(\mathrm{n})$ is also a function of supply and analog voltage. See individual data sheets for more details
3. Logic supply voltage required for TTL compatible inputs.
4. Preliminary product. Specifications subject to change. Contact the factory for availability
5. Input reference voltage of 2.5 V is required. See individual data sheets for more details.
6. See data sheets for switch states of differential and multiple switches.

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Functional Configuration} \& \multirow[b]{2}{*}{Basic Part Number} \& \multirow[b]{2}{*}{Switch Type} \& \multirow[b]{2}{*}{rDS(on) MAX \((\Omega)\) (2)} \& \multirow[b]{2}{*}{\[
\left.\left\lvert\, \begin{array}{c}
\text { s(off) } \\
\text { MAX2 } \\
\text { nA }
\end{array}\right.\right]
\]} \& \multicolumn{3}{|c|}{Supply Voltage} \& \multirow[b]{2}{*}{Volt. Range (2)} \& \multicolumn{2}{|l|}{Switching Time (ns MAX)} \& \multirow[b]{2}{*}{MAX Supp. Range} \& \multirow[b]{2}{*}{Analog Voltage
Range (V)} \& \multirow[b]{2}{*}{Input for ON Switch} \& \multicolumn{2}{|l|}{Levels} \& \multirow[b]{2}{*}{Comments} \& \multicolumn{7}{|c|}{Package and Temperature Range Offerings:} \\
\hline \& \& \& \& \& V+ \& V- \& \[
\begin{aligned}
\& V_{\mathrm{L}} \\
\& \text { (3) }
\end{aligned}
\] \& \& ton \& toff \& \& \& \& \(\mathrm{V}_{\text {inL }}\) \& VinH \& \& \[
\left.\begin{array}{|r|}
\text { Plastid } \\
\text { DIP }
\end{array} \right\rvert\,
\] \& \[
\begin{gathered}
\text { Plastio } \\
\text { SO }
\end{gathered}
\] \& CerDIP \& \begin{tabular}{l}
Side \\
Braze
\end{tabular} \& LCC \& \[
\begin{aligned}
\& \text { Flat } \\
\& \text { Pack }
\end{aligned}
\] \& Metal \\
\hline \[
\begin{array}{|lll}
4 \mathrm{Ch} . \& \text { SPST } \\
4 \mathrm{Ch} . \& \text { SPST } \\
4 \mathrm{Ch} . \& \text { SPST } \\
4 \mathrm{Ch} . \& \text { SPST } \\
4 \mathrm{Ch} . \& \text { SPST } \\
4 \mathrm{Ch} . \& \text { SPST } \\
4 \mathrm{Ch} . \& \text { SPST } \\
4 \mathrm{Ch} . \& \text { SPST } \\
4 \mathrm{Ch} . \& \text { SPST } \\
4 \mathrm{Ch} . \& \text { SPST } \\
4 \& \mathrm{Ch} . \& \text { SPST }
\end{array}
\] \& \begin{tabular}{l}
DG271 \\
DG309 \\
DG308A \\
DG221 \\
DG172 \\
DG201A \\
DG202 \\
DG540 \\
DG541 \\
DG212 \\
DG211
\end{tabular} \& \begin{tabular}{l}
CMOS +40 \\
CMOS +40 \\
CMOS + 40 \\
CMOS + 40 \\
PMOS \\
CMOS +40 \\
CMOS + 40 \\
D/CMOS \\
D/CMOS \\
CMOS + 40 \\
CMOS +40
\end{tabular} \& 50
100
100
100
150
175
175
60
60
175
175 \& \[
\begin{array}{r}
1.00 \\
1.00 \\
1.00 \\
1.00 \\
1.00 \\
1.00 \\
1.00 \\
10.00 \\
10.00 \\
5.00 \\
5.00
\end{array}
\] \& \[
\begin{aligned}
\& \hline 15 \\
\& 15 \\
\& 15 \\
\& 15 \\
\& 10 \\
\& 15 \\
\& 15 \\
\& 12 \\
\& 12 \\
\& 12 \\
\& 15 \\
\& 15
\end{aligned}
\] \& \[
\begin{aligned}
\& -15 \\
\& -15 \\
\& -15 \\
\& -15 \\
\& -20 \\
\& -15 \\
\& -15 \\
\& -3 \\
\& -3 \\
\& -3 \\
\& -15 \\
\& -15
\end{aligned}
\] \& 5
\[
5
\] \& \[
\begin{aligned}
\& 30 \\
\& 30 \\
\& 30 \\
\& 30 \\
\& 20 \\
\& 30 \\
\& 30 \\
\& 10 \\
\& 10 \\
\& 30 \\
\& 30
\end{aligned}
\] \& 75
200
200
550
300
600
600
90
90
1000
1000 \& \[
\begin{array}{r}
75 \\
150 \\
150 \\
340 \\
750 \\
450 \\
450 \\
50 \\
50 \\
500 \\
500
\end{array}
\] \& \begin{tabular}{l}
44 \\
44 \\
44 \\
44 \\
36 \\
44 \\
44 \\
18 \\
18 \\
44 \\
44
\end{tabular} \& \[
\begin{gathered}
V+\text { to } V- \\
V+\text { to } V- \\
V+\text { to } V- \\
V+\text { to } V- \\
(V+) \text { to }(V-)+10 \\
V+\text { to } V- \\
V+\text { to } V- \\
(V+)-5 \text { to } V- \\
(V+)-5 \text { to } V- \\
V+\text { to } V- \\
V+\text { to } V-
\end{gathered}
\] \& \[
\begin{aligned}
\& 0 \\
\& 0 \\
\& 1 \\
\& 0 \\
\& 0 \\
\& 0 \\
\& 1 \\
\& 0 \\
\& 0 \\
\& 1 \\
\& 0
\end{aligned}
\] \& \[
\begin{array}{|l|}
\hline 0.8 \\
3.5 \\
3.5 \\
0.8 \\
0.8 \\
0.8 \\
0.8 \\
0.8 \\
0.8 \\
0.8 \\
0.8 \\
0.8
\end{array}
\] \& \[
\begin{array}{|c|}
\hline 2.0 \\
11.0 \\
11.0 \\
2.4 \\
2.0 \\
2.4 \\
2.4 \\
2.4 \\
2.4 \\
2.4 \\
2.4
\end{array}
\] \& High Speed, Low Charge Inj. Single Supply Single Supply Latchable Inputs Chip Select Function JAN Qualified JAN Qualified Wideband Video Wideband Video Low Cost Low Cost \& \begin{tabular}{l}
CJ
CJ
cJ \\
CJ \\
CJ \\
CJ \\
CJ \\
CJ \\
DJ \\
DJ \\
CJ \\
CJ
\end{tabular} \& \begin{tabular}{l}
DY \\
DY \\
DY \\
DY \\
DY \\
DN \\
DY \\
DY \\
DY
\end{tabular} \& \begin{tabular}{l}
AK, BK, CK \(A K, B K, C K\) АК, вк, ск АК, BK, CK \\
\(\mathrm{AK}, \mathrm{BK}, \mathrm{CK}\) AK, BK, CK
\end{tabular} \& \[
\begin{array}{|c}
A P, B P \\
A P \\
A P
\end{array}
\] \&  \& AL \& \\
\hline \(5 \mathrm{Ch} . \mathrm{SPST}\) \& DG125 \& PMOS \& 100 \& 1.00 \& 10 \& -20 \& 5 \& 20 \& 300 \& 2000 \& 36 \& \((\mathrm{V}+)^{\text {to }}(\mathrm{V}-)+10\) \& 0 \& 0.5 \& 4.6 \& Low Standby Power \& \& \& \& , BP \& \& AL \& \\
\hline \(8 \mathrm{Ch}\). \& DG566 \& D/CMOS \& 100 \& 5.00 \& 60 \& -60 \& 15 \& 100 \& 2000 \& 1500 \& 124 \& (V+)-10 to (V-) \& 0 \& 4.0 \& 11.0 \& High V, Serial Load \& cJ \& \& \& AP,DF \& \& \& \\
\hline  \& \begin{tabular}{l} 
DG419 \\
DG402 \\
DG5050 \\
DG5142 \\
DG187 \\
DG187 \\
DG144 \\
\hline DG301A \\
DG387A \\
DG305A \\
DG5042 \\
\hline DG188 \\
DG188 \\
DG143 \\
\hline DG186 \\
Si3002 \\
\hline DG186 \\
DG146 \\
\hline
\end{tabular} \& CMOS + 40
CMOS + 40
CMOS + 40
CMOS + 40
\(\mathrm{N}-\mathrm{JFET}\)
\(\mathrm{N}-\mathrm{JFET}\)
\(\mathrm{N}-\mathrm{JFET}\)
CMOS + 40
CMOS + 40
CMOS + 40
CMOS + 40
\(\mathrm{N}-\mathrm{JFET}\)
\(\mathrm{N}-\mathrm{JFET}\)
\(\mathrm{N}-\mathrm{JFET}\)
\(\mathrm{N}-\mathrm{JFET}\)
PMOS
\(\mathrm{N}-\mathrm{JFET}\)
\(\mathrm{N}-\mathrm{JFET}\) \& \[
\begin{array}{r}
25 \\
25 \\
25 \\
30 \\
30 \\
30 \\
30 \\
50 \\
50 \\
50 \\
50 \\
75 \\
75 \\
80 \\
10 \\
100 \\
10 \\
10
\end{array}
\] \& 0.25
0.25
0.50
0.50
1.00
1.00
1.00
1.00
1.00
1.00
1.00
1.00
1.00
1.00
10.00
1.00
10.00
10.00 \& 15
15
15
15
10
15
12
15
15
15
15
15
10
12
15
10
10
12 \& \[
\left|\begin{array}{l}
-15 \\
-15 \\
-15 \\
-15 \\
-20 \\
-15 \\
-18 \\
-15 \\
-15 \\
-15 \\
-15 \\
-15 \\
-20 \\
-18 \\
-15 \\
-20 \\
-20 \\
-18
\end{array}\right|
\] \& \[
\begin{aligned}
\& 5 \\
\& 5 \\
\& 5 \\
\& 5 \\
\& 5 \\
\& 5
\end{aligned}
\] \& \[
\begin{aligned}
\& 30 \\
\& 30 \\
\& 30 \\
\& 30 \\
\& 20 \\
\& 15 \\
\& 20 \\
\& 20 \\
\& 30 \\
\& 30 \\
\& 30 \\
\& 30 \\
\& 20 \\
\& 20 \\
\& 20 \\
\& 15 \\
\& 20 \\
\& 20 \\
\& 20
\end{aligned}
\] \& 125
125
125
200
150
150
800
300
300
250
1000
250
250
800
300
1000
300
1000 \& 75
75
75
125
130
130
1600
250
250
150
500
130
130
1600
250
1500
250
2500 \&  \& \(V+\) to \(V-\)
\(V+\) to \(V-\)
\(V+\) to \(V-\)
\(V+\) to \(V-\)
\((V+)\) to \((V-)+7.5\)
\((V+)-2\) to \((V-)+8\)
\(V+\) to \(V-\)
\(V+\) to \(V-\)
\(V+\) to \(V-\)
\(V+\) to \(V-\)
\((V+)\) to \((V-)+5\)
\((V+)-2\) to \((V-)+5\)
\((V+)\) to \((V-)+10\)
\((V+)\) to \((V-)+7\).
\((V+)-2\) to \((V-)+8\) \& \[
\begin{aligned}
\& \text { Note 6 } \\
\& \text { Note 6 } \\
\& \text { Note } 6 \\
\& \text { Note 6 } \\
\& \text { Note } 6 \\
\& \text { Note } 6 \\
\& \text { Note } 5 \\
\& \text { Note } 6 \\
\& \text { Note } 6 \\
\& \text { Note } 6 \\
\& \text { Note } 6 \\
\& \text { Note } 6 \\
\& \text { Note } 6 \\
\& \text { Note } 5 \\
\& \text { Note } 6 \\
\& \text { Note } 6 \\
\& \text { Note } 6 \\
\& \text { Note } 5
\end{aligned}
\] \& \[
\begin{array}{|l|}
\hline 0.8 \\
0.8 \\
0.8 \\
0.8 \\
0.8 \\
0.8 \\
2.0 \\
0.8 \\
0.8 \\
3.5 \\
0.8 \\
0.8 \\
0.8 \\
0.8 \\
2.0 \\
0.8 \\
0.8 \\
0.8 \\
2.0
\end{array}
\] \& \begin{tabular}{|r|r|}
2.4 \\
2.4 \\
2.4 \\
2.4 \\
2.0 \\
2.0 \\
3.0 \\
4.0 \\
4.0 \\
11.0 \\
2.4 \\
2.0 \\
2.0 \\
3.0 \\
2.0 \\
2.0 \\
2.0 \\
3.0
\end{tabular} \& Minl DIP, Low Power Low Power, High Perf. Low Charge Injection Use DG402 for New Designs Use DG402 for New Deslgns Use DG402 for New Deslgns Use DG402 for New Designs JAN Quallifed Use DG402 for New Designs JAN Qualified Break-Before-Make Use DG402 for New Desıgns Use DG402 for New Designs Use DG402 for New Designs Use DG402 for New Designs Use DG402 for New Designs Use DG402 for New Designs Use DG402 for New Designs \& \begin{tabular}{l}
DJ \\
DJ \\
DJ \\
CJ \\
c. \\
cJ \\
CJ \\
cJ
\end{tabular} \& \& \(A K\)
\(A K\)
\(A K, C K\)

$A K, B K, C K$
$A K, B K, C K$
$A K, B K, C K$

$A K, C K$ \& \[
$$
\begin{gathered}
A P, B P \\
A P, B P \\
A P, B P \\
\\
\\
A P, B P \\
A P, B P \\
A P, B P \\
A P, B P \\
A P \\
A P, B P \\
A P, B P
\end{gathered}
$$

\] \& \&  \& \[

$$
\begin{gathered}
A A, B A \\
A A, B A \\
A A, B A, C A \\
A A, B A, C A \\
A A, B A, C A \\
A A, B A \\
A A, B A \\
A A, B A \\
A A, B A
\end{gathered}
$$
\] <br>

\hline
\end{tabular}

NOTES: 1. $X X X$ Not recommended for new designs
2. For most products, the analog voltage range is a function of supply voltages. For PMOS or CMOS switch, ${ }^{\mathrm{DS}}$ (on) is also a function of supply and analog voltage. See individual data sheets for more details.
3. Logic supoly voltage required for TTL compatible inputs.
4. Preliminary product. Specifications subject to change. Contact the factory for availability
5. Input reference voltage of 2.5 V is required. See individual data sheets for more detalls.
5. See data sheets for switch states of differential and multiple switches.

ANALOG SWITCHES

| Functional Configuration | BasicPart Number | Switch Type | rDS(on) MAX ( $\Omega$ ) (2) | ${ }^{\prime} \mathrm{S}$ (off) MAX2 nA | Supply Voltage |  |  | Volt. Range (2) | $\begin{gathered} \text { Switching } \\ \text { Time } \\ \text { (ns Max) } \end{gathered}$ |  | MAXSupp. Range | Analog Voltage (V) | Logic Input for ON Switch | Logic <br> Levels |  | Comments | Package and Temperature Range Offerings: |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | V+ | V- | (3) |  | ton | ${ }^{\text {off }}$ |  |  |  | $V_{\text {inL }}$ | $\mathrm{V}_{\mathrm{inH}}$ |  | DIP | So | CerDIP | Braze | LCO | Pack | Can |
| $2 \mathrm{ch}$. | DG423 | CMOS + 40 | 25 | 0.25 | 15 | -15 | 5 |  | 30 | 125 |  | 75 | 44 | $v+$ to $v$ - | Note 6 |  | 0.8 | 2.4 | On Board Latches | DJ | DY | AK |  |  |  |  |
| $2 \mathrm{Ch}$. | DG403 | CMOS +40 | 25 | 0.25 | 15 | -15 | 5 | 30 | 125 | 75 | 44 | $V+$ to $V-$ | Note 6 | 0.8 | 2.4 | Low Power, High Perf. | DJ | DY | AK |  | AZ |  |  |
| 2 Ch. SPDT | DG5051 | CMOS + 40 | 25 | 0.50 | 15 | -15 | 5 | 30 | 125 | 75 | 44 | $V+$ to $V-$ | Note 6 | 0.8 | 2.4 | Low Charge Injection | DJ | DY | AK |  |  |  |  |
| 2 Ch . SPDT | DGP303A | cmos +40 | 50 | 0.50 | 22 | -22 |  | 30 | 300 | 250 | 44 | $V+$ to V - | Note 6 | 0.8 | 4.0 | High Precision | DJ | DY | AK |  | $z$ |  |  |
| $2 \mathrm{Ch}$. | DG5143 | CMOS + 40 | 30 | 0.50 | 15 | -15 | 5 | 30 | 200 | 125 | 44 | $V+$ to $V-$ | Note 6 | 0.8 | 2.4 | Use DG403 for New Designs | CJ |  | AK, CK |  |  |  |  |
| $2 \mathrm{Ch}$. | DG542 | D/CMOS | 60 | 10.00 | 12 | -3 |  | 10 | 90 | 50 | 18 | $(\mathrm{V}+)^{-5}$ to $\mathrm{V}-$ | Note 6 | 0.8 | 2.4 | Wideband Video | DJ | DN |  | AP |  |  |  |
| 2 Ch . SPDT | DG190 | N -JFET | 30 | 1.00 | 15 | -15 | 5 | 15 | 150 | 130 |  |  | Note 6 | 0.8 | 2.0 | Use DG403 for New Designs |  |  |  | AP, BP |  | AL |  |
| $2 \mathrm{ch}$. SPDT | DG190 | N -JFET | 30 | 1.00 | 10 | -20 | 5 | 20 | 150 | 130 | 36 | $(\mathrm{V}+)$ to (V-)+7.5 | Note 6 | 0.8 | 2.0 | Use DG403 for New Designs |  |  |  | AP, BP |  | AL |  |
| 2 Ch . SPDT | dg307A | CMOS + 40 | 50 | 1.00 | 15 | -15 |  | 30 | 250 | 150 | 44 | $\mathrm{V}+$ to V - | Note 6 | 3.5 | 11.0 | JAN Qualified | cJ |  | AK, BK, CK |  |  |  |  |
| 2 Ch. SPDT | DG303A | СMOS + 40 | 50 | 1.00 | 15 | -15 |  | 30 | 300 | 250 | 44 | $V+$ to $V$ | Note 6 | 0.8 | 4.0 | JAN Qualified | cJ | DY | AK, BK, CK |  | AZ |  |  |
| 2 Ch . SPDTI | DG5043 | CMOS + 40 | 50 | 1.00 | 15 | -15 | 5 | 30 | 1000 | 500 | 44 | $V+$ to $V-$ | Note 6 | 0.8 | 2.4 | Use DG403 for New Designs | cJ |  | AK, CK |  |  |  |  |
| 2 Ch . SPDT ${ }^{\text {d }}$ | DG390A | CMOS +40 | 50 | 1.00 | 15 | -15 |  | 30 | 300 | 250 | 44 | $V+$ to $V-$ | Note 6 | 0.8 | 4.0 | Use DG403 for New Designs | cJ |  | AK, BK, CK |  |  |  |  |
| $2 \mathrm{Ch}$. | DG243 | CMOS + 40 | 50 | 1.00 | 15 | -15 | 5 | 30 | 1000 | 500 | 44 | $V+$ to $V-$ | Note 6 | 0.8 | 2.0 | Use DG403 for New Designs | cJ |  | AK, CK |  |  |  |  |
| $2 \mathrm{Ch}$. | DG191 | N -JFET | 75 | 1.00 | 10 | -20 | 5 | 20 | 250 | 130 | 36 | $(\mathrm{V}+)^{\text {to }}(\mathrm{V}-)+5$ | Note 6 | 0.8 | 2.0 | Use DG403 for New Designs |  |  |  | AP, BP |  | AL |  |
| $2 \mathrm{ch}$. | DG191 | N -JFET | 75 | 1.00 | 15 | -15 | 5 | 20 | 250 | 130 |  |  | Note 6 | 0.8 | 2.0 | Use DG403 for New Designs |  |  |  | AP, BP |  | AL |  |
| 2 Ch. SPDT | DG189 | N-JFET | 10 | 10.00 | 10 | -20 | 5 | 20 15 | 300 300 | 250 | 36 | $(\mathrm{V}+)^{\text {to }}(\mathrm{V}-)+7.5$ | Note 6 | 0.8 | 2.0 | Use DG403 for New Designs |  |  |  | $A P, B P$ |  | AL |  |
| $2 \mathrm{Ch}$. | DG189 | N-JFET | 10 | 10.00 | 15 | -15 |  | 15 |  | 250 |  |  | Note 6 | 0.8 |  |  |  |  |  |  |  |  |  |
| $1 \mathrm{Ch}$. | DG404 | CMOS + 40 | 25 | 0.25 | 15 | -15 | 5 | 30 | 125 | 75 | 44 | $v+$ to $v-$ | Note 6 | 0.8 |  |  | DJ |  |  |  |  |  |  |
| 1 Ch . DPST | DG5144 | CMOS + 40 | 30 | 0.50 | 15 | -15 | 5 | 30 30 | $\left\|\begin{array}{r} 200 \\ 1000 \end{array}\right\|$ | 125 500 | $44$ | $V+$ to $V-$ $V+$ to $V-$ | Note 6 Note 6 | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | $2.4$ | Use DG404 for New Designs Use DG404 for New Designs | CJ |  | $\mathrm{AK}, \mathrm{CK}$ $\mathrm{AK}, \mathrm{CK}$ |  |  |  |  |
| $1 \mathrm{Ch}$. | DG5044 | CMOS + 40 | 50 | 1.00 | 15 | -15 | 5 |  |  |  |  |  |  |  |  | Use DG404 for New Designs |  |  |  |  |  |  |  |
| $2 \mathrm{Ch}$. | DG425 | CMOS + 40 | 25 | 0.25 | 15 | -15 | 5 | 30 | 125 | 75 | 44 | $V+$ to $V-$ | Note 6 | 0.8 | 2.4 | On Board Latches | DJ |  |  |  |  |  |  |
| 2 Ch. DPST | DG405 | CMOS +40 | 25 | 0.25 | 15 | -15 |  | 30 | 125 | 75 | 44 | $V+$ to $V$ - | 1 | 0.8 | 2.4 | Low Power, High Perf. | DJ | DY | AK |  | AZ |  |  |
| 2 Ch . DPST | DG5049 | CMOS +40 | 25 | 0.50 | 15 | -15 |  | 30 | 125 | 75 | 44 | $V+$ to $V$ - | 1 | 0.8 | 2.4 | Use DG405 for New Designs | DJ | DY | AK |  |  |  |  |
| $2 \mathrm{Ch}$. DPST | DG5145 | CMOS + 40 | 30 | 0.50 | 15 | -15 |  | 30 | 200 | 125 | 44 | $V+$ to $V-$ | 1 | 0.8 | 2.4 | Use DG405 for New Designs | CJ |  | AK, CK |  |  |  |  |
| 2 Ch . DPST | DG184 | N-JFET | 30 | 1.00 | 10 | -20 | 5 | 20 | 150 | 130 | 36 | $(\mathrm{V}+)^{\text {to }}(\mathrm{V}-)+7.5$ | 1 | 0.8 | 2.0 | Use DG405 for New Designs |  |  |  | ${ }^{\text {AP, }} \mathrm{BP}$ |  | AL |  |
| $2 \mathrm{Ch}$. | DG184 | N-JFET | 30 | 1.00 | 15 | -15 | 5 | 15 | 150 | 130 |  |  |  | 0.8 | 2.0 | Use DG405 for New Designs |  |  |  | AP, BP |  | AL |  |

NOTES: 1. $X X X$ Not recommended for new designs
2. For most products, the analog voltage range is a function of supply voltages. For PMOS or CMOS switch, rDS(on) is also a function of supply and nalog voltage. See individual data sheets for more details.
3. Logic supply voltage required for TTL compatible inputs.
3. Preliminary product. Specifications subject to change. Contact the factory for avallability.
5. Input reference voltage of 2.5 V is required. See individual data sheets for more detalls.
6. See data sheets for switch states of differential and multiple switches.

ANALOG SWITCHES

| Functional Configuration | Basic Part Number | Switch Type |  | ${ }^{\prime} \mathrm{S}$ (off) MAX2 nA | Supply Voltage |  |  | Volt. Range (2) | $\begin{array}{\|c\|} \hline \text { Switching } \\ \text { Time } \\ \text { (ns Max) } \\ \hline \end{array}$ |  | max <br> Supp. Range | Analog Voltage Range (V) | Logic nput for ON Switch | Logic Levels |  | Comments | Package and Temperature Range Offerings: |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | V+ | V- | (3) |  | ton | $t_{\text {off }}$ |  |  |  | $\mathrm{V}_{\mathrm{inL}}$ | $\mathrm{V}_{\mathrm{InH}}$ |  | $\begin{aligned} & \text { lastic } \\ & \text { Dic } \end{aligned}$ | $\begin{gathered} \text { Plastlo } \\ \text { so } \end{gathered}$ | CerDIP | Braze | LCO | Pack | Can |
| $2 \mathrm{Ch} . \mathrm{DPST}$ | DG129 | $\mathrm{N}-\mathrm{JFET}$ | 30 | 1.00 | 12 | -18 |  | 20 | 600 | 1600 |  | 36 | $(\mathrm{V}+)^{2}$ to ( $\left.\mathrm{V}-\mathrm{l}\right)+8$ | 1 | 0.8 |  | 2.5 | Use DG405 for New Designs |  |  |  | AP, BP |  | AL |  |
| 2 ch. DPST | DG302A | CMOS + 40 | 50 | 1.00 | 15 | -15 |  | 30 | 300 | 250 | 44 | $\mathrm{V}+$ to V - | 1 | 0.8 | 4.0 | JAN Qualified | cJ |  | AK, BK, CK |  |  |  |  |
| $2 \mathrm{Ch} . \mathrm{DPST}$ | DG306A | СMOS + 40 | 50 | 1.00 | 15 | -15 |  | 30 | 250 | 150 | 44 | $V+$ to $V$ | 1 | 3.5 | 11.0 | JAN Qualified | CJ |  | AK, BK, CK |  |  |  |  |
| $2 \mathrm{ch} . \mathrm{DPST}$ | DG384A | CMOS + 40 | 50 | 1.00 | 15 | -15 |  | 30 | 300 | 250 | 44 | $V+$ to $V$ | 1 | 0.8 | 4.0 | Use DG405 for New Designs | cJ |  | AK, BK, СK |  |  |  |  |
| $2 \mathrm{Ch} . \mathrm{DPST}$ | DG5045 | CMOS +40 | 50 | 1.00 | 15 | -15 |  | 30 | 1000 | 500 | 44 | $V+$ to $V$ - | 1 | 0.8 | 2.4 | Use DG405 for Now Designs | cJ |  | AK, CK |  |  |  |  |
| $2 \mathrm{Ch} . \mathrm{DPST}$ | DG185 | N-JFET | 75 | 1.00 | 15 | -15 | 5 | 20 | 250 | 130 |  |  | 1 | 0.8 | 2.0 | Use DG405 for New Designs |  |  |  | AP, BP |  | AL |  |
| $2 \mathrm{Ch}$. | DG185 | N-JFET | 75 | 1.00 | 10 | -20 | 5 | 20 | 250 | 130 | 36 | $(\mathrm{V}+)^{\text {to }}(\mathrm{V}-\mathrm{l}+5$ | 1 | 0.8 | 2.0 | Use DG405 for New Designs |  |  |  | AP, BP |  | AL |  |
| $2 \mathrm{Ch} . \mathrm{DPST}$ | DG126 | N -JFET | 80 | 1.00 | 12 | -18 |  | 20 | 600 | 1600 | 36 | $(\mathrm{V}+)^{-2}$ to (V-)+5 | 1 | 0.8 | 2.5 | Use DG405 for New Designs |  |  |  | AP, BP |  | AL |  |
| $2 \mathrm{Ch}$. | DG183 | N -JFET | 10 | 10.00 | 15 | -15 | 5 | 15 | 300 | 250 |  |  | 1 | 0.8 | 2.0 | Use DG405 for New Designs |  |  |  | AP, BP |  | AL | AA, BA |
| 2 Ch. DPSt | DG140 | N -JFET | 10 | 10.00 | 12 | -18 |  | 20 | 1000 | 2500 | 36 | $(\mathrm{V}+)^{-2}$ to ( $\left.\mathrm{V}-\mathrm{s}\right)+8$ | 1 | 0.8 | 2.5 | Use DG405 for New Deslgns |  |  |  | AP, BP |  | AL |  |
| $2 \mathrm{ch}$. DPST | DG183 | N-JFET | 10 | 10.00 | 10 | -20 | 5 | 20 | 300 | 250 | 36 | $(\mathrm{V}+)^{\text {to }}(\mathrm{V}-\mathrm{l}+8$ | 1 | 0.8 | 2.0 | Use DG405 for New Designs |  |  |  | AP, BP |  | AL | AA, BA |
| $1 \mathrm{Ch}$. | DG139 | N -JFET | 30 | 1.00 | 12 | -18 |  | 20 | 800 | 1600 | 36 | ( $\mathrm{V}+\mathrm{s}-2$ to ( $\mathrm{V}-\mathrm{l}+8$ | Note 5 | 2.0 | 3.0 | Use DG403 for New Designs |  |  |  | AP, BP |  | AL |  |
| 1 ch. DPDT | DG142 | N -JFET | 80 | 1.00 | 12 | -18 |  | 20 | 800 | 1600 | 36 | $(\mathrm{V}+$ )-2 to (V-)+5 | Note 5 | 2.0 | 3.0 | Use DG403 for Now Designs |  |  |  | AP, BP |  | AL |  |
| $1 \mathrm{ch}$. DPDT | DG145 | N -JFET | 10 | 10.00 | 12 | -18 |  | 20 | 1000 | 2500 | 36 | $(\mathrm{V}+$ )-2 to (V-)+8 | Note 5 | 2.0 | 3.0 | Use DG403 for New Designs |  |  |  | AP, BP |  | AL |  |

NOTES: 1. $X X X$ Not recommended for new designs.
2. For most products, the analog voltage range is a function of supply voltages. For PMOS or CMOS switch, rDS(on) is also a function of supply and analog voltage. See Individual data sheets for more detalls.
3. Logic supply voltage required for TTL compatible inputs
4. Preliminary product. Specifications subject to change. Contact the factory for availability.
5. Input reference voltage of 2.5 V is required. See individual data sheets for more detalls.
6. See data sheets for switch states of differentlal and multiple switches

| $\begin{aligned} & \text { Basic } \\ & \text { Part } \\ & \text { Number } \end{aligned}$ | $\left\|\begin{array}{c} \# \\ \text { of } \\ \text { Inputs } \end{array}\right\|$ |  | Function | Input Logic for VOUTL | $\begin{aligned} & v_{\mathrm{inL}} \\ & (\mathrm{~V}) \end{aligned}$ |  | MAX Output Drive Current (mA) | MAX Output Swing (V) | $\begin{array}{\|c\|} \text { Break } \\ \text { down } \\ (V) \\ \hline \end{array}$ | $\begin{aligned} & t_{0 n} \\ & (\mathrm{~ns}) \end{aligned}$ | $\begin{aligned} & \mathrm{t}_{\mathrm{off}} \\ & \text { (ns) } \end{aligned}$ | Optimum Supply Voltage |  |  |  | Comments | Package and Temperature Ranges: |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  | V+ | V - | $V_{L}$ | $\mathrm{V}_{\mathrm{R}}$ |  | DIP | CerDIP | Braze | Pack | Can |
| D125 | 6 | 6 | Six Separate Drivers | 0 | 0.5 | 4.6 | -5 | -30 | 36 | 500 | 1500 | 10 | -20 | 5 |  |  | JFET Drivers |  |  | AP | AL |  |
| D129 | 7 | 4 | Four Channel Driver with Decode | 1 | 0.7 | 2.2 | -10 | 50 | 50 | 300 | 1500 | 10 | -20 | 5 | 0 | JFET Drivers |  |  |  |  |  |
| D139 | 2 | 4 | Dual Driver with Decode | Note 3 | 0 | 5 | 10 | 30 | 36 | 170 | 200 | 10 | -20 | 5 | 0 | Level Shifter, JFET Driver | CJ |  | AP AP/883 |  | AA |
| D169 | 2 | 4 | Dual Driver with Complementary Outputs | Note 3 | 0.8 | 2 | +/-40 | 33 | 36 | 170 | 200 | 15 | -15 | 5 | 0 | Smaller MOSPOWER <br> Driver, 2-1/2 Bridge <br> Level Shifter, Line Driver | CJ | AK AK/883 | $\begin{gathered} \text { AP } \\ \text { AP/883 } \end{gathered}$ |  |  |
| D469 | 8 | 4 | Quad Driver with Complementary Inputs | Note 3 | 0.8 | 3 | +/-500 | 12.6 | 14 | 100 | 100 | 12 | 0 | n/a | n/a | MOSPOWER Driver, 4 Separate Drivers, Low-V H-Bridge Driver | CJ |  | $\begin{gathered} \text { AP } \\ \text { AP/883 } \\ \text { BP } \end{gathered}$ |  |  |
| D470 | 8 | 8 | Octal Driver with Serial Input | Note 3 | 0.8 | 2.4 | +/-100 | +/- 15 | 44 | 100 | 100 | 15 | -15 | n/a | n/a | FET Driver, 8 Separato Drivers, Serial Data Input | DJ |  | AP |  |  |

FET SWITCHES

| Basic Part Number | Sources | Drains | Gates | Switch Type | $\begin{aligned} & \text { Pull-up } \\ & \text { On } \\ & \text { Gate } \end{aligned}$ | ${ }^{\text {r DS }}$ (on) ${ }^{\text {MAX }}$ |  | $B V_{\text {DSS }}$ | $\begin{gathered} I_{s}(\mathrm{Off}) \\ (\mathrm{nA}) \end{gathered}$ | $\mathrm{V}_{\mathrm{GS}}(\mathrm{th})$ |  | Capacitances (pF) |  |  | Packages and Temp. |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | Cgs ( $\mathrm{Cg}_{\mathrm{g}}$ ) MAX |  |  |  | $C_{d s}$ ( $C_{d}$ ) MAX | $c_{s b}$ <br> ( $C_{s}$ ) <br> MAX | Side Braze | Flat Pack |
|  |  |  |  |  |  | $\mathrm{Vs}=10 \mathrm{~V}$ | $\mathrm{Vs}=-10 \mathrm{~V}$ |  |  | MIN | MAX |  |  |  |  |
| G118 | 6 | 1 | 8 | SP6T | No | 100 | 450 | -30 | 0.5 | -1.5 | -4.0 | 0.9(typ) | 0.4 (typ) | 2(typ) | AP, AP-2 | AL, AL-2 |
| G119 | 6 | 2 | 3 | DP3t | Yes | 100 | 450 | -30 | 0.5 | -1.5 | -4.0 | 1.8 (typ) | 0.4 (typ) | 2(typ) | AP, AP-2 | AL, AL-2 |
| SD5000 | 4 | 4 | 4 | $4 \times$ SPST | No | 50 |  | 20 | 10.0 | 0.1 | 2.0 | (3.5) | (1.6) | (5) |  |  |
| SD5001 | 4 | 4 | 4 | $4 \times$ SPST | No | 50 |  | 10 | 10.0 | 0.1 | 2.0 | (3.5) | (1.6) | (5) |  |  |
| SD5002 | 4 | 4 | 4 | $4 \times$ SPST | No | 50 |  | 15 | 10.0 | 0.1 | 2.0 | (3.5) | (1.6) | (5) |  |  |
| SD5400 | 4 | 4 | 4 | $4 \times$ SPST | No | 50 |  | 20 | 10.0 | 0.1 | 2.0 | (3.5) | (1.6) | (5) |  |  |
| SD5401 | 4 | 4 | 4 | $4 \times$ SPST | No | 50 |  | 10 | 10.0 | 0.1 | 2.0 | (3.5) | (1.6) | (5) |  |  |
| SD5402 | 4 | 4 | 4 | $4 \times \mathrm{SPST}$ | No | 50 |  | 15 | 10.0 | 0.1 | 2.0 | (3.5) | (1.6) | (5) |  |  |

ANALOG MULTIPLEXERS


Notes: 1. $X X X$ Not recommended for new designs.
2. For most products, the analog voltage range is a function of supply voltages. For PMOS or CMOS switch, $\mathrm{r}_{\mathrm{DS}}$ (on) is also a function of supply and analog voltage. See individual data sheets for more details.

## HIGH VOLTAGE MULTIPLEXERS

| Function | Basic Part Number | Input Latches | MAX rDS(on) ( $\Omega$ ) | ${ }^{\prime} \mathrm{D}$ (OFF) (nA) | Analog <br> Voltage <br> Range <br> (V) | Transition Time ( $\mathrm{H}_{\mathrm{S}}$ ) | Logic Levels <br> (V) |  | Supply Voltages(V) |  |  | Pkg. and Temp. |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | $\mathrm{V}_{\mathrm{inL}}$ | $\mathrm{V}_{\text {inH }}$ | V+ | V- | $\mathrm{V}_{\mathrm{L}}$ | Plastic DIP | Side Braze DIP DIP |
| Elight Channel MUX + Enable | DG568 | YES | 100 | 120 | $(\mathrm{V}+)^{-10}$ to (V-) | 2.0 | 4.0 | 11.0 | 60 | -60 | 15 | cJ | AP, BP |
| Four Channel Dual MUX | DG569 | YES | 100 | 120 | $(\mathrm{V}+)-10$ to (V-) | 2.0 | 4.0 | 11.0 | 60 | -60 | 15 | CJ | AP, BP |

## DATA CONVERSION PRODUCTS: A/Ds AND D/As

| Function | Basic Number Number | $\left\|\begin{array}{c} \text { Resolu- } \\ \text { tion } \\ \text { (Bits) } \end{array}\right\|$ | INL | Gain Error | Settling/ Conversion Time ( $\mu \mathrm{S}$ ) | $\begin{aligned} & \text { Logic } \\ & \text { Levels } \\ & \text { (Vsupply }= \\ & 15 \mathrm{~V} \text { ) } \end{aligned}$ |  | $\begin{gathered} \text { Logic } \\ \text { Levels } \\ (\mathrm{VSupply}= \\ 5 \mathrm{~V}) \end{gathered}$ |  | MAX <br> Supply Volt |  | Comments | Package and Temp. Range Offerings: |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  | Herme- |  |
|  |  |  | $\pm$ | LSB |  | $V_{\text {inL }}$ | $\mathrm{V}_{\text {InH }}$ |  |  | $\mathrm{V}_{\mathrm{inL}}$ | $\mathrm{V}_{\mathrm{inH}}$ |  | V+ | V- | lastic DIP | CerDIP | Side | Quad/ | Quad |
| 8 Ch. Data Acq. Sys. | Si8601 | 8 | 0.5 | 0.25 | 25.0 | n/a | n/a | 1.5 | 3.5 | 6.5 | 0 |  | $\mu \mathrm{P}$ interface, S/H on-board | DJ |  | AK, AK/883 |  |  |
| 8 Ch . Data Acq. Sys. | S18602 | 8 | 0.5 | 0.25 | 25.0 | 1.5 | 13.5 | n/a | n/a | 15 | 0 | $\mu \mathrm{P}$ interface, S/H on-board | DJ |  | AK, AK/883 |  |  |
| A/D Converter | S18603 | 8 | 0.25 | 0.25 | 25.0 | n/a | n/a | 1.5 | 3.5 | 6.5 | 0 | $\mu \mathrm{P}$ interface, S/H on-board | DJ |  | AK, AK/883 |  | DN |
| A/D Converter | Si8604 | 8 | 0.25 | 0.25 | 25.0 | 1.5 | 13.5 | n/a | n/a | 15 | 0 | $\mu \mathrm{P}$ Interface, S/H on-board | DJ |  | AK, AK/883 |  | DN |
| Successive Approx. Reg. | Si2504 | 12 | n/a | n/a | n/a | n/a | n/a | 0.8 | 2.4 | 7.5 | 0 | 40 MHz Operation, Low Power | CJ |  | AK |  |  |
| $41 / 2$ Digit A/D Converter | Si7135 | 15 | 1 | 1 | 500000 | n/a | n/a | 0.8 | 2.8 | 6 | -9 | DVM/DMM Applications | CJ | CK |  |  | DN |
| $41 / 2$ Digit A/D Converter | LD120/121A | 15 | 1 | 1 | 200000 | 0.5 | 4 | n/a | n/a | 15 | -15 | DVM/DMM Applications | cJ |  |  |  |  |
| $41 / 2$ Digit A/D Converter | LD122/121A | 15 | 1 | 1 | 200000 | 0.5 | 4 | n/a | n/a | 15 | -15 | DVM/DMM Applications | cJ |  |  |  |  |
| $31 / 2$ Digit A/D Converter | LD110/111A | 11 | 1 | 1 | 25000 | 0.5 | 4 | n/a | n/a | 15 | -15 | DVM/DMM Applications | CJ |  |  |  |  |
| CMOS Mult. DAC | S17533 | 10 | 0.5 | 14 | 0.6 | 0.8 | 2.4 | n/a | n/a | 15 | 0 | Replaces AD7520 and AD7533 | JN, KN, LN | $A Q, B Q, C Q$ | SD, TD, UD | TE | JP, KP |
| CMOS Mult. DAC | Si7541 | 12 | 0.5 | 12.5 | 0.6 | 0.8 | 2.4 | n/a | n/a | 15 | 0 | Reduced Output Capacitance | JN, KN |  | SD,TD | TE |  |
| CMOS Mult. DAC | Si7541A | 12 | 0.5 | 1 | 0.6 | 0.8 | 2.4 | n/a | n/a | 15 | 0 | Reduced Output Capacitance | JN, KN |  | SD,TD | TE | JP, KP |
| cMOS Voltage Out DAC | S17240 | 12 | 0.5 | 1 | 0.6 | 0.8 | 2.4 | n/a | n/a | 15 | 0 | Reduced Output Capacitance | JN, KN |  | SD, TD | TE |  |
| CMOS Mult. DAC w/Latches | S17545 | 12 | 0.5 | 1 | 2 | 1.5 | 13.5 | 0.8 | 2.4 | 15 | 0 | $\mu \mathrm{P}$ Compatible | JN, KN, LN |  | SD, TD, GUD | GUE | JP,LP |
| CMOS Mult. DAC w/Latches | S17542 | 12 | 0.5 | 1 | 2 | 0.8 | 2.4 | 0.8 | 2.4 | 15 | 0 | 4 Bit Bus Input | JN, KN, GKN |  | SD, TD, GTD | GUE |  |
| CMOS Mult. DAC Serial in | S17543 | 12 | 0.5 | 1 | 2 | 0.8 | 2.4 | 0.8 | 2.4 | 15 | 0 | Serial in | JN, KN, GKN |  | SD, TD, GTD | gue |  |

Notes: 1. $X X X$ Not recommended for new designs
2. For most products, the analog voltage range is a function of supply voltages. For PMOS or CMOS switch, rDS(on) is also a function of supply and analog voltage. See individual data sheets for more details.

## LINEARS

|  |  |  |  |  |  |  |  |  | Pkg. and Temp. Ranges:* |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functional Configuration | Basic Part Number | Technology | Open Loop Gain (dB) | MIN Supply Voltage (V) | MAX Supply Voltage (V) |  |  | Comments | $\begin{gathered} \text { Plastic } \\ \text { DIP } \end{gathered}$ | Side Braze | CerDIP | Metal Can |
| Triple Op Amp | L144 | Bipolar | 80.0 | +/-1.5 | +/-18 | 5.0 | 3.3 | Programmable Supply Current | cJ | AP, BP, /883 |  |  |
| Quad Comparator | L161 | Bipolar | 80.0 | +/-1.5 | +/-18 | 3.0 | n/a | Programmable Supply Current | CJ | AP, BP, /883 |  |  |
| Chopper Stabillzed Op Amp | S17652 | cmos | 120.0 | +/-3 | +/-9 | 0.005 | 0.05 | Ulitra Precision | DJ, DH |  | DK | DA |

## HIGH-VOLTAGE DISPLAY DRIVERS

| Part Number | Description | MaximumClock Rate$T_{A}=25^{\circ} \mathrm{C}$ | Output Voltage <br> (a) <br> Rated Current | Supply Voltages | Supply Currents (Worst Case Over Temp.) | Pkg. \& Temp Ranges: * |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | ${ }_{\text {PLCC }}^{44-\mathrm{Pan}}$ | ${ }_{\text {4 }}^{\text {44-Pin }}$ |
| $\begin{aligned} & \mathrm{Si9551/} \\ & \mathrm{Si} 19552 \end{aligned}$ | 32-Channel Open Drain Output AC EL Row Drivers w/Serial Data Input | 4 MHz | $\mathrm{V}_{\text {OLQ }}=30 \mathrm{~V}(\mathrm{MAX})$ @ 80 mA OFF $10 \mu \mathrm{~A} @ \mathrm{~V}_{\mathrm{DD}}=200 \mathrm{~V}$ | $V_{L}=10.8$ to 15 V | $\mathrm{L}_{\mathrm{L}}=0.5 \mathrm{~mA}$ | CN | AM |
| $\begin{aligned} & \text { Si9553/ } \\ & \text { Si9554 } \end{aligned}$ | 32-Channel Push-pull Output AC EL Column Drivers w/Serlal Data Input | 10 MHz | $V_{\text {OLQ }}=8 \mathrm{~V}(\mathrm{MAX}) @ 15 \mathrm{~mA}$ <br> $\mathrm{V}_{\mathrm{OHQ}}=50 \mathrm{~V}(\mathrm{MIN}) @ 15 \mathrm{~mA}$ | $\begin{aligned} & V_{\mathrm{L}}=10.8 \text { to } 15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=60 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=0.5 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{DD}}=1 \mathrm{~mA} \end{aligned}$ | CN | AM |
| $\begin{aligned} & \text { Si9555/ } \\ & \text { Si9556 } \end{aligned}$ | 32-Channel Push-pull Output AC EL Column Driver w/Serlal Data Input | 10 MHz | $V_{O L Q}=8 \mathrm{~V}(\mathrm{MAX}) @ 15 \mathrm{~mA}$ <br> $\mathrm{V}_{\mathrm{OHQ}}=70 \mathrm{~V}(\mathrm{MIN}) @ 15 \mathrm{~mA}$ | $\begin{aligned} & V_{L}=10.8 \text { to } 15 \mathrm{~V} \\ & V_{D D}=80 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=0.5 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{DD}}=5 \mathrm{~mA} \end{aligned}$ | CN | AM |
| S19560 | 34-Channel Symmetric AC EL Row Driver | 4 MHz | $\begin{aligned} & \mathrm{V}_{\mathrm{OLQ}}=30 \mathrm{~V}(\mathrm{MAX}) @ 70 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{OHQ}}=195 \mathrm{~V}(\mathrm{MIN}) @ 70 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & v_{L}=10.8 \text { to } 15 \mathrm{~V} \\ & V_{D D}=225 \mathrm{~V} \end{aligned}$ | $\begin{array}{ll} \mathrm{I}^{\mathrm{L}} & =0.5 \mathrm{~mA} \\ \mathrm{IDD} & =8 \mathrm{~mA} \end{array}$ | CN | DM |

Notes: 1. Assuming 1 mA of constant-current drive
Avallable in Commercial, Industrial, and Mulitary versions

## VOLTAGE CONVERTERS

|  |  |  | MAX | MIN | Max | MIN | Max |  | Pkg. \& Temp. Ranges: |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functional Configuration | Part Number | Technology | Current <br> (mA) | Voltage <br> (V) | Voltage <br> (V) | Voltage <br> (V) | Voltage (V) | Comments | Plastic DIP | Metal Can | so |
| Voltage Doubler/Inverter | Si7660 | cmos | 0.5 | 1.5 | 10 | -10.0 | 20.0 |  | CJ | AA, AA/883 | CY |
| Voltage Doubler/Inverter | Si7661 | cmos | 2.0 | 60.0 | 20 | -20.0 | 40.0 | Increased Voltage Range | cJ | AA, AA/883 | CY |

## SWITCHMODE REGULATORS/CONTROLLERS*

|  |  |  |  |  |  |  |  | Pkg. \& Temp. Ranges: |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Basic Part Number | $\left\lvert\, \begin{gathered} M A X \\ V_{\mathbb{N}} \\ (V) \end{gathered}\right.$ | MAX VOUT (V) | $\begin{array}{\|c} \mathrm{MAX} \\ \mathrm{r} \mathrm{DS}(\mathrm{ON}) \\ (\Omega) \end{array}$ | $\left\lvert\, \begin{array}{c\|} \text { TYP } \\ \text { ROUT } \\ (\Omega) \end{array}\right.$ | $\begin{gathered} \text { TYP } \\ \text { I sounce } \\ (\mathrm{mA}) \end{gathered}$ | TYP <br> ISINK (mA) | $V_{\text {REF }}$ <br> Accuracy | Plastic DIP | Cerdip | Surface-Mount |
| Si9100 | 70 | 150 | 5 | - | - | - | $\pm 1 \%$ | DJ | AK | DN |
| S19101 | 70 | 150 | 5 | - | - | - | $\pm 10 \%$ | DJ | AK | DN |
| Sı9102 | 120 | 200 | 7 | - | - | - | $\pm 1 \%$ | DJ | AK | DN |
| S19110 | 120 | - | - | 20 | 150 | 200 | $\pm 1 \%$ | DJ | AK | DY |
| Si9111 | 120 | - | - | 20 | 150 | 200 | $\pm 10 \%$ | DJ | AK | DY |
| $\begin{aligned} & \text { Si9115/ } \\ & \text { Si9116 } \end{aligned}$ | 300 | - | - | - | 150 | 200 | $\pm 1 \%$ | DJ | AK | DY |

* Regulators (Si9100/01/02) have onboard output MOSFETs. Controllers (Si9110/11/15/16) are designed to drive external MOSFETs.

Cross Reference
.

Siliconix incorporated

## Cross Reference

Siliconix Direct Replacement

Siliconix Similar Replacement

Suggestions are based on the similarity of mechanical and electrical characteristics, as reported in the manufacturer's published data. Interchangeability is not guaranteed. Before selecting a device as a substitute, compare the specifications.

Suggestions are based on the similarity of electrical characteristics, as reported in the manufacturer's published data. Interchangeablity is not guaranteed, as these parts may have different pin configurations. Before selecting a device as a substitute, compare the specifications. For devices not shown in this guide, or for additional information, the user should contact the nearest Siliconix sales office.

| Part Number | Siliconix <br> Direct <br> Replacement | Siliconix Similar Replacement | Part Number | Slliconix <br> Direct <br> Replacement | Siliconix <br> Similar <br> Replacement |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADG200AA |  | DG200AAA | AD7521JP | SI7541AJP |  |
| ADG200AA/883 |  | DG200AAA/883 | AD7521kN | SI7541AKN |  |
| ADG200AP |  | DG200AAP | AD7521KP | SI7541AKP |  |
| ADG200AP/883 |  | DG200AAP/883 | AD7521LN | SI7541AKN |  |
| ADG200BA |  | DG200ABA | AD7521SD | SI7541ASD |  |
| ADG200BP |  | DG200ABP | AD7521TD | SI7541ATD |  |
| ADG200CJ |  | DG200ACJ | AD7521UD | SI7541ASD |  |
| ADG201ABQ |  | DG411AK | AD7533AQ | SI7533AQ |  |
| ADG201AKN |  | DG411DJ | AD7533BQ | S17533BQ |  |
| ADG201AP |  | DG411AK | AD7533CQ | S17533CQ |  |
| ADG201AP/883 |  | DG411AK/883 | AD7533JN | S17533JN |  |
| ADG201ATQ |  | DG411AK | AD7533KN | S17533KN |  |
| ADG201ATQ/883 |  | DG411AK/883 | AD7533LN | SI7533LN |  |
| ADG201BP |  | DG411AK | AD7533LP | SI7533LP |  |
| ADG201CJ |  | DG411DJ | AD7533SD | SI7533SD |  |
| ADG202ABQ |  | DG412AK | AD7533TD | SI7533TD |  |
| ADG202AKN |  | DG412DJ | AD7533UD | SI7533UD |  |
| ADG202ATQ |  | DG412AK | AD7541AAQ | SI7541AAQ |  |
| AD0145CD | DG145BP |  | AD7541ABQ | S17541ABQ |  |
| AD7240JN | S17240JN S17240KN |  | AD7541AJN | SI7541AJN |  |
| AD7240KN | SI7240KN |  | AD7541AJP | SI7541AJP |  |
| AD7240BQ | SII240AQ |  | AD7541AKN | SI7541AKN |  |
| AD7240TD | SI7240TD |  | AD7541AKP | SI7541AKP |  |
| AD7240SD | SI7240SD |  | AD7541AQ | SI7541AQ |  |
| AD7501JD |  | DG501BK | AD7541ASD <br> AD7541ASD/883 | SI7541ASD S17541ASD883 |  |
| AD7501JN |  | DG501CJ | AD7541ATD | Si7541ASD883 SI7541ATD |  |
| AD7501KD |  | DG501BK | AD7541ATD | SI7541ATD883 |  |
| AD7501KN |  | DG501CJ | AD7541BQ | SI7541BQ |  |
| AD7501SD |  | DG501AK | AD7541BQ | SI7541BQ |  |
| AD7503JD |  | DG503BK |  | SI7545BQ |  |
| AD7503JN |  | DG503CJ | AD7545CQ | SI7545CQ |  |
| AD7503KD |  | DG503BK | AD7545GCQ | SI7545GCQ |  |
| AD7503KN |  | DG503CJ | AD7545GCQ | SI7545GCQ |  |
| AD7503SD |  | DG503AK | AD7545GLN | S17545GLN |  |
| AD7506JD | DG506ABK |  | AD7545GUD | SI7545GUD |  |
| AD7506JD/883 | DG506AAR/883 |  | AD7545JN | SI7545JN |  |
| AD7506JN | DG506ACJ |  | AD7545JP | SI7545JP |  |
| AD7506KD | DG506ABR |  | AD7545KN | S17545KN |  |
| AD7506KN | DG506ACJ |  | AD7545LN | S17545LN |  |
| AD7506SD | DG506AAK |  | AD7545LP | SI7545LP |  |
| AD7506TD | DG506AAR |  | AD7545SD | SI7545SD |  |
| AD7507JD | DG507ABK |  | AD7545SD/883 | SI7545SD/883 |  |
| AD7507JD/883 | DG507AAR/883 |  | AD7545TD | SI7545TD |  |
| AD7507JN | DG507ACJ |  | AD7545TD/883 | S17545TD/883 |  |
| AD7507KD | DG507ABR |  | AD7545UD | SI7545UD |  |
| AD7507KN | DG507ACJ |  | AD7545UD/883 | SI7545UD/883 |  |
| AD7507SD | DG507AAK |  | AD7820LN | SI7820LN |  |
| AD7507TD | DG507AAR |  | AD7820KN | S17820KN |  |
| AD7508KD |  | DG508ABK | AD7820LP | SI7820LP |  |
| AD7508KN |  | DG508ACJ | AD7820KP | SI7820KP |  |
| AD7508SD |  | DG508AAK | AD7820CQ | S17820CQ |  |
| AD7509KD |  | DG509ABK | AD7820BQ | S17820BQ |  |
| AD7509KN |  | DG509ACJ | AD7820UQ | SI7820UQ |  |
| AD7509SD |  | DG509AAK | AD7820TQ | SI7820TQ |  |
| AD7521JN | SI7541AJN |  | AH0126CD | DG126BP |  |


| Part Number | Slliconix <br> Direct <br> Replacement | Siliconix <br> Similar <br> Replacement | Part Number | Sillconix <br> Direct <br> Replacement | Siliconix <br> Similar <br> Replacement |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AH0126D | DG126AP |  | CDG309AK |  | DG412AK |
| AH0126D/883 | DG126AP/883 |  | CDG309BJ |  | DG412DJ |
| AH0129CD | DG129BP |  | CDG309BK |  | DG412AK |
| AH0129D | DG129AP |  | CDG309CJ |  | DG412DJ |
| AH0129D/883 | DG129AP/883 |  | CDG309J |  | DG412AK |
| AH0133CD | DG133BP |  | CDG309N |  | DG412DJ |
| AH0133D | DG133AP |  | D123AK | D123AP |  |
| AH0133D/883 | DG133AP/883 |  | D123AK/HR | D123AK/883 |  |
| AH0134CD | DG134BP |  | D123AP | D123AP |  |
| AH0134D | DG134AP |  | D123AP-2 | D123AP/883 |  |
| AH0134D/883 | DG134AP/883 |  | D123AP/883 | D123AP/883 |  |
| AH0139CD | DG139BP |  | D123BK | D1238P |  |
| AH0139D | DG139AP |  | D123BP | D123BP |  |
| AH0139D/883 | DG139AP/883 |  | D125AK/HR | D125AP/883 |  |
| AH0140CD | DG140BP |  | D125AL | D125AL |  |
| AH0140D | DG140AP |  | D125AL-2 | D125AL/883 |  |
| AH0140D/883 | DG140AP/883 |  | D125AL/HR | D125AL/883 |  |
| AH0141CD | DG141BP |  | D125AL/883 | D125AL/883 |  |
| AH0141D | DG141AP |  | D125AP | D125AP |  |
| AH0141D/883 | DG141AP/883 |  | D125AP-2 | D125AP/883 |  |
| AH0142CD | DG142BP |  | D125AP/883 | D125AP/883 |  |
| AH0142D | DG142AP |  | D125BK | D125BP |  |
| AH0143D | DG143AP |  | D125BP | D125BP |  |
| AH0143D/883 | DG143AP/883 |  | D129AK | D129AP |  |
| AH0144CD | DG144BP |  | D129AL | D129AL |  |
| AH0144D | DG144AP |  | D129AL-2 | D129AL/883 |  |
| AH0144D/883 | DG144AP/883 |  | D129AL/HR | D129AL/883 |  |
| AH0145D | DG145AP |  | D129AL/883 | D129AL/883 |  |
| AH0145D/883 | DG145AP/883 |  | D129AP | D129AP |  |
| AH0146CD | DG146AP |  | D129AP-2 | D129AP/883 |  |
| AH0146D | DG146AP |  | D129AP/HR | D129AP/883 |  |
| AH0146D/883 | DG146AP/883 |  | D129AP/883 | D129AP/883 |  |
| AH0151CD | DG141BP |  | D129BK | D129BP |  |
| AH0151D | DG141AP |  | D129BP | D1298P |  |
| AH0151D/883 | DG141AP/883 |  | D139AA | D139AA |  |
| AH0152CD | DG133BP |  | D139AA-2 | D139AA/883 |  |
| AH0152D | DG133AP |  | D139AA/883 | D139AA/883 |  |
| AH0152D/883 | DG133AP/883 |  | D139AP | D139AP |  |
| AH0153CD | DG140BP |  | D139AP-2 | D139AP/883 |  |
| AH0153D | DG140AP |  | D139AP/883 | D139AP/883 |  |
| AH0153D/883 | DG140AP/883 |  | D139BA | D139AA |  |
| AH0154CD | DG129BP |  | D1398P | D139BP |  |
| AH0154D | DG129AP |  | D139CJ | D139CJ |  |
| AH0154D/883 | DG129AP/883 |  | D169AK | D169AK |  |
| AH0161CD | DG146AP |  | D169AK-2 | D169AK/883 |  |
| AH0161D | DG146AP |  | D169AK/883 | D169AK/883 |  |
| AH0161D/883 | DG146AP/883 |  | D169AP | D169AP |  |
| AH0162CD | DG144BP |  | D169AP-2 | D169AP/883 |  |
| AH0162D | DG144AP |  | D169AP/883 | D169AP/883 |  |
| AH0162D/883 | DG144AP/883 |  | D169CJ | D169CJ |  |
| AH0163CD | DG145BP |  | D469AP | D469AP |  |
| AH0163D | DG145AP |  | D469AP-2 | D469AP/883 |  |
| AH0163D/883 | DG145AP/883 |  | D469AP/883 | D469AP/883 |  |
| AH0164CD | DG139BP |  | D469BP | D469BP |  |
| AH0164D | DG139AP |  | D469CJ | D469CJ |  |
| AH0164D/883 | DG139AP/883 |  | D470AP | D470AP |  |
| AM25L04XC | SI25HC04CJ |  | D470AP/883 | D470AP/883 |  |
| AM2504C | SI25HC04CJ |  | D470DJ | D470DJ |  |
| AM2504XC | Si25HC04CJ |  | DG123AL | DG123AL/883 |  |
| AM3705CD | DG501BP |  | DG123AL-2 | DG123AL/883 |  |
| AM3705D | DG501AP |  | DG123AL/HR | DG123AL/883 |  |
| ANO120NA | SN0120NA |  | DG123AL/883 | DG123AL/883 |  |
| AN0130NA | SN0130NA |  | DG123AP | DG123AP |  |
| AN0140NA | SN0140NA |  | DG123AP-2 | DG123AP/883 |  |
| CDG201AK |  | DG411AK | DG123AP/HR | DG123AP/883 |  |
| CDG201BJ |  | DG411DJ | DG123AP/883 | DG123AP/883 |  |
| CDG201BK |  | DG411AK | DG123BP | DG123BP |  |
| CDG211CJ |  | DG411DJ | DG125AL | DG125AL/883 |  |
| CDG308AK |  | DG411AK | DG125AL-2 | DG125AL/883 |  |
| CDG308BJ |  | DG411DJ | DG125AL/HR | DG125AL/883 |  |
| CDG308BK |  | DG411AK | DG125AL/883 | DG125AL/883 |  |
| CDG308CJ |  | DG411DJ | DG125AP | DG125AP |  |
| CDG308J |  | DG411AK | DG125AP-2 | DG125AP/883 |  |
| CDG308N |  | DG411DJ | DG125AP/HR | DG125AP/883 |  |

Siliconix
incorporated
Cross Reference

| Part <br> Number | Slliconix Direct Replacement | SIliconix Similar Replacement | Part Number | SIliconix Direct Replacement | Siliconix Similar Replacement |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DG125AP/883 | DG125AP/883 |  | DG140AP | DG140AP |  |
| DG125BP | DG125BP |  | DG140AP-2 | DG140AP/883 |  |
| DG126AK |  | DG126AP | DG140AP/HR | DG140AP/883 |  |
| DG126AK/HR |  | DG126AP/883 | DG140AP/883 | DG140AP/883 |  |
| DG126AK/883 |  | DG126AP/883 | DG140BK |  | DG140BP |
| DG126AL | DG126AL/883 |  | DG140BP | DG140BP |  |
| DG126AL-2 | DG126AL/883 |  | DG141AK |  | DG141AP |
| DG126AL/HR | DG126AL/883 |  | DG141AK/HR |  | DG141AP/883 |
| DG126AL/883 | DG126AL/883 |  | DG141AK/883 |  | DG141/883 |
| DG126AP | DG126AP |  | DG141AL | DG141AL/883 |  |
| DG126AP-2 | DG126AP/883 |  | DG141AL-2 | DG141AL/883 |  |
| DG126AP/HR | DG126AP/883 |  | DG141AL/HR | DG141AL/883 |  |
| DG126AP/883 | DG126AP/883 |  | DG141AL./883 | DG141AL/883 |  |
| DG126BK |  | DG126BP | DG141AP | DG141AP |  |
| DG126BP | DG126BP |  | DG141AP-2 | DG141AP/883 |  |
| DG129AK |  | DG129AP | DG141AP/HR | DG141AP/883 |  |
| DG129AK/HR |  | DG129AP/883 | DG141AP/883 | DG141AP/883 |  |
| DG129AK/883 |  | DG129AP/883 | DG141BK |  | DG1418P |
| DG129AL | DG129AL/883 |  | DG141BP | DG141BP |  |
| DG129AL-2 | DG129AL/883 |  | DG142AK |  | DG142AP |
| DG129AL/HR | DG129AL/883 |  | DG142AK/HR |  | DG142AP/883 |
| DG129AL/883 | DG129AL/883 |  | DG142AK/883 |  | DG142AP/883 |
| DG129AP | DG129AP |  | DG142AL | DG142AL/883 |  |
| DG129AP-2 | DG129AP/883 |  | DG142AL-2 | DG142AL/883 |  |
| DG129AP/HR | DG129AP/883 |  | DG142AL/HR | DG142AL/883 |  |
| DG129AP/883 | DG129AP/883 |  | DG142AL/883 | DG142AL/883 |  |
| DG129BK |  | DG129BP | DG142AP | DG142AP |  |
| DG129BP | DG129BP |  | DG142AP-2 | DG142AP/883 |  |
| DG133AK |  | DG133AP | DG142AP/HR | DG142AL/883 |  |
| DG133AK/HR |  | DG133AP/883 | DG142AP/883 | DG142AP/883 |  |
| DG133AK/883 |  | DG133AP/883 | DG142BP | DG142BP |  |
| DG133AL | DG133AL/883 |  | DG143AK |  | DG143AP |
| DG133AL-2 | DG133AL/883 |  | DG143AK/HR |  | DG143AP/883 |
| DG133AL/HR | DG133AL/883 |  | DG143AK/883 |  | DG143AP/883 |
| DG133AL/883 | DG133AL/883 |  | DG143AL | DG143AL/883 |  |
| DG133AP | DG133AP |  | DG143AL-2 | DG143AL/883 |  |
| DG133AP-2 | DG133AP/883 |  | DG143AL/HR | DG143AL/883 |  |
| DG133AP/883 | DG133AP/883 |  | DG143AL/883 | DG143AL/883 |  |
| DG133BK |  | DG133BP | DG143AP | DG143AP |  |
| DG133BP | DG133BP |  | DG143AP-2 | DG143AP/883 |  |
| DG134AK |  |  | DG143AP/HR | DG143AP/883 |  |
| DG134AK-2 |  | DG134AP/883 | DG143AP/883 | DG143AP/883 |  |
| DG134AK/HR |  | DG134AP/883 | DG143BK |  | DG143AP |
| DG134AK/883 |  | DG134AP/883 | DG143BP | DG143AP |  |
| DG134AL | DG134AL/883 |  | DG144AK |  | DG144AP |
| DG134AL-2 | DG134AL/883 |  | DG144AK/HR |  | DG144AP/883 |
| DG134AL/HR | DG134AL/883 |  | DG144AK/883 |  | DG144AP/883 |
| DG134AL/883 | DG134AL/883 |  | DG144AL | DG144AL/883 |  |
| DG134AP | DG134AP |  | DG144AL-2 | DG144AL/883 |  |
| DG134AP-2 | DG134AP/883 |  | DG144AL/HR | DG144AL/883 |  |
| DG134AP/883 | DG134AP/883 |  | DG144AL/883 | DG144AL/883 |  |
| DG134BK |  | DG134BP | DG144AP | DG144AP |  |
| DG134BP | DG134BP |  | DG144AP-2 | DG144AP/883 |  |
| DG139AK |  | DG139AP | DG144AP/HR | DG144AP/883 |  |
| DG139AK/HR |  | DG139AP/883 | DG144AP/883 | DG144AP/883 |  |
| DG139AK/883 |  | DG139/883 | DG144BK |  | DG144AP |
| DG139AL | DG139AL/883 |  | DG144BP | DG144AP |  |
| DG139AL-2 | DG139AL/883 |  | DG145AK |  | DG145AP/883 |
| DG139AL/HR | DG139AL/883 |  | DG145AK-2 |  | DG145AP/883 |
| DG139AL/883 | DG139AL/883 |  | DG145AK/HR |  | DG145AP/883 |
| DG139AP | DG139AP |  | DG145AL | DG145AL/883 |  |
| DG139AP-2 | DG139AP/883 |  | DG145AL-2 | DG145AL/883 |  |
| DG139AP/HR | DG139AP/883 |  | DG145AL/HR | DG145AL/883 |  |
| DG139AP/883 | DG139AP/883 |  | DG145AL/883 | DG145AL/883 |  |
| DG139BK |  | DG139BP | DG145AP | DG145AP |  |
| DG139BP | DG139BP |  | DG145AP-2 | DG145AP/883 |  |
| DG140AK |  | DG140AP | DG145AP/HR | DG145AP/883 |  |
| DG140AK/HR |  | DG140AP/883 | DG145AP/883 | DG145AP/883 |  |
| DG140AK/883 |  | DG140/883 | DG145BK |  | DG145BP |
| DG140AL | DG140AL/883 |  | DG145BP | DG145APDG146AK |  |
| DG140AL-2 | DG140AL/883 |  | DG146AP |  |  |
| DG140AL/HR | DG140AL/883 |  | DG146AK-2 | - | DG146AP/883 |
| DG140AL/883 | DG140AL/883 |  | DG146AK/HR |  | DG146AP/883 |


| Part Number | Siliconix <br> Direct <br> Replacement | Siliconix Similar Replacement | Part <br> Number | Silliconix Direct Replacement | Siliconix Similar Replacement |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DG146AK/883 |  | DG146AP/883 | DG180AL | DG180AL/883 |  |
| DG146AL | DG146AL |  | DG180AL-2 | DG180AL/883 |  |
| DG146AL-2 | DG146AL/883 |  | DG180AL/883 | DG180AL/883 |  |
| DG146AL/HR | DG146AL/883 |  | DG180AP | DG180AP |  |
| DG146AL/883 | DG146AL/883 |  | DG180AP-2 | DG180AP/883 |  |
| DG146AP | DG146AP |  | DG180AP/883 | DG180AP/883 |  |
| DG146AP-2 | DG146AP/883 |  | DG180BA | DG180BA |  |
| DG146AP/HR | DG146AP/883 |  | DG180BP | DG180BP |  |
| DG146AP/883 | DG146AP/883 |  | DG181AA | DG181AA |  |
| DG146BK |  | DG146AP | DG181AA-2 | DG181AA/883 |  |
| DG146BP | DG146AP |  | DG181AA/883 | DG181AA/883 |  |
| DG151AL |  | DG141AL | DG181AL | DG181AL/883 |  |
| DG151AL-2 |  | DG141AL/883 | DG181AL-2 | DG181AL/883 |  |
| DG151AL/883 |  | DG141AL/883 | DG181AL/883 | DG181AL/883 |  |
| DG151AP |  | DG141AP | DG181AP | DG181AP |  |
| DG151AP-2 |  | DG141AP/883 | DG181AP-2 | DG181AP/883 |  |
| DG151AP/883 |  | DG141AP/883 | DG181AP/883 | DG181AP/883 |  |
| DG151BP |  | DG141BP | DG181BA | DG181BA |  |
| DG152AL |  | DG133AL | DG181BP | DG181BP |  |
| DG152AL-2 |  | DG133AL/883 | DG182AA | DG182AA |  |
| DG152AL/883 |  | DG133AL/883 | DG182AA-2 | DG182AA/883 |  |
| DG152AP |  | DG133AP | DG182AA/883 | DG182AA/883 |  |
| DG152AP-2 |  | DG133AP/883 | DG182AL | DG182AL/883 |  |
| DG152AP/883 |  | DG133AP/883 | DG182AL-2 | DG182AL/883 |  |
| DG152BP |  | DG133BP | DG182AL/883 | DG182AL/883 |  |
| DG153AL |  | DG140AL | DG182AP | DG182AP |  |
| DG153AL-2 |  | DG14AL/883 | DG182AP-2 | DG182AP/883 |  |
| DG153AL/883 |  | DG140AL/883 | DG182AP/883 | DG182AP/883 |  |
| DG153AP |  | DG140AP | DG182BA | DG182BA |  |
| DG153AP-2 |  | DG140AP/883 | DG182BP | DG182BP |  |
| DG153AP/883 |  | DG140AP/883 | DG183AL | DG183AL/883 |  |
| DG153BP |  | DG140BP | DG183AL-2 | DG183AL/883 |  |
| DG154AL |  | DG129AL | DG183AL/88S | DG183AL/883 |  |
| DG154AL-2 |  | DG129AL/883 | DG183AP | DG183AP |  |
| DG154AL/883 |  | DG129AL/883 | DG183AP-2 | DG183AP/883 |  |
| DG154AP |  | DG129AP | DG183AP/883 | DG183AP/883 |  |
| DG154AP-2 |  | DG129AP/883 | DG183BP | DG183BP |  |
| DG154AP/883 |  | DG129AP/883 | DG184AL | DG184AL/883 |  |
| DG154BP |  | DG129BP | DG184AL-2 | DG184AL/883 |  |
| DG161AL |  | DG146AL | DG184AL/883 | DG184AL/883 |  |
| DG161AL-2 |  | DG146AL/883 | DG184AP | DG184AP |  |
| DG161AL/883 |  | DG146AL/883 | DG184AP-2 | DG184AP/883 |  |
| DG161AP |  | DG146AP | DG184AP/883 | DG184AP/883 |  |
| DG161AP-2 |  | DG146AP/883 | DG184BP | DG184BP |  |
| DG161AP/883 |  | DG146AP/883 | DG185AL | DG185AL/883 |  |
| DG161BP |  | DG146AP | DG185AL-2 | DG185AL/883 |  |
| DG162AL |  | DG144AL | DG185AL/883 | DG185AL/883 |  |
| DG162AL-2 |  | DG144AL/883 | DG185AP | DG185AP |  |
| DG162AL/883 |  | DG144AL/883 | DG185AP-2 | DG185AP/883 |  |
| DG162AP |  | DG144AP | DG185AP/883 | DG185AP/883 |  |
| DG162AP-2 |  | DG144AP/883 | DG185BP | DG185BP |  |
| DG162AP/883 |  | DG144AP/883 | DG186AA | DG186AA |  |
| DG162BP |  | DG144AP | DG186AA-2 | DG186AA/883 |  |
| DG163AL |  | DG145AL | DG186AA/883 | DG186AA/883 |  |
| DG163AL-2 |  | DG145AL/883 | DG186AL | DG186AL/883 |  |
| DG163AL/883 |  | DG145AL/883 | DG186AL-2 | DG186AL/883 |  |
| DG163AP |  | DG145AP | DG186AL/883 | DG186AL/883 |  |
| DG163AP-2 |  | DG145AP/883 | DG186AP | DG186AP |  |
| DG163AP/883 |  | DG145AP/883 | DG186AP-2 | DG186AP/883 |  |
| DG163BP |  | DG145BP | DG186AP/883 | DG186AP/883 |  |
| DG164AL |  | DG139AL | DG186BA | DG186BA |  |
| DG164AL-2 |  | DG139AL/883 | DG186BP | DG186BP |  |
| DG164AL/883 |  | DG139AL/883 | DG187AA | DG187AA |  |
| DG164AP |  | DG139AP | DG187AA-2 | DG187AA/883 |  |
| DG164AP-2 |  | DG139AP/883 | DG187AA/883 | DG187AA/883 |  |
| DG164AP/883 |  | DG139AP/883 | DG187AL | DG187AL/883 |  |
| DG164BP |  | DG139BP | DG187AL-2 | DG187AL/883 |  |
| DG172AL | DG172AL/883 |  | DG187AL/883 | DG187AL/883 |  |
| DG172AL-2 | DG172AL/883 |  | DG187AP | DG187AP |  |
| DG172AL/883 | DG172AL/883 |  | DG187AP-2 | DG187AP/883 |  |
| DG180AA | DG180AA |  | DG187AP/883 | DG187AP/883 |  |
| DG180AA-2 | DG180AA/883 |  | DG187BA | DG187BA |  |
| DG180AA/883 | DG180AA/883 |  | DG187BK | DG187BK |  |

Siliconix incorporated

Cross Reference

| Part Number | Siliconix <br> Direct <br> Replacement | Slliconix Similar Replacement | Part Number | Slliconlx <br> Direct <br> Replacement | Siliconix Similar Replacement |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DG187BP | DG187BP |  | DG221AK | DG221AK |  |
| DG188AA | DG188AA |  | DG221AK-2 | DG221AK/883 |  |
| DG188AA-2 | DG188AA/883 |  | DG221AK/883 | DG221AK/883 |  |
| DG188AA/883 | DG188AA/883 |  | DG221BK | DG221BK |  |
| DG188AL | DG188AL/883 |  | DG221CJ | DG221CJ |  |
| DG188AL-2 | DG188AL/883 |  | DG221ck | DG221ck |  |
| DG188AL/883 | DG188AL/883 |  | DG221cY | DG221DY |  |
| DG188AP | DG188AP |  | DG221DY | DG221DY |  |
| DG188AP-2 | DG188AP/883 |  | DG243AK | DG243AK |  |
| DG188AP/883 | DG188AP/883 |  | DG243AK-2 | DG243AK/883 |  |
| DG188BA | DG188BA |  | DG243AK/883 | DG243AK/883 |  |
| DG188BP | DG188BP |  | DG243CJ | DG243DJ |  |
| DG189AL | DG189AL/883 |  | DG243CK | DG243DK |  |
| DG189AL-2 | DG189AL/883 |  | DG243DJ | DG243DJ |  |
| DG189AL/883 | DG189AL/883 |  | DG243DK | DG243DK |  |
| DG189AP | DG189AP |  | DG271AK | DG271AK |  |
| DG189AP-2 | DG189AP/883 |  | DG271AK-2 | DG271AK/883 |  |
| DG189AP/883 | DG189AP/883 |  | DG271AK/883 | DG271AK/883 |  |
| DG189BP | DG189BP |  | DG271AZ/883 | DG271AZ/883 |  |
| DG190AL | DG190AL/883 |  | DG271BK | DG271BK |  |
| DG190AL-2 | DG190AL/883 |  | DG271cJ | DG2710J |  |
| DG190AL/883 | DG190AL/883 |  | DG271ck | DG271CK |  |
| DG190AP | DG190AP |  | DG271cy | DG271DY |  |
| DG190AP-2 | DG190AP/883 |  | DG271DY | DG271DY |  |
| DG190AP/883 | DG190AP/883 |  | dg281AA |  | DG181AA |
| DG1908P | DG190BP |  | DG281AA-2 |  | DG181AA/883 |
| DG191AL | DG191AL/883 |  | DG281AA/883 |  | DG181AA/883 |
| DG191AL-2 | DG191AL/883 |  | DG281AP |  | DG181AP |
| DG191AL/883 | DG191AL/883 |  | DG281AP-2 |  | DG181AP/883 |
| DG191AP-2 | DG191AP/883 |  | DG281AP/883 |  | DG181AP/883 |
| DG191AP/883 | DG191AP/883 |  | DG281BA |  | DG181BA |
| DG191BP | DG191BP |  | DG2884AP |  | DG184AP |
| DG200AA | DG200AAA |  | DG284AP-2 |  | DG184AP/883 |
| DG200AAA | DG200AAA DG200AAA/883 |  | DG284AP/883 |  | DG184AP/883 |
| DG200AAA/883 | DG200AAAA/883 |  | DG284BP |  | DG184BP |
| Dg200AAK | DG200AAK |  | DG287AA |  | DG187AA |
| DG200AAK-2 | DG200AAK/883 |  | DG287AA-2 |  | DG187AA/883 |
| DG200AAK/883 | DG200AAK/883 |  | DG287AA/883 |  | DG187AA/883 |
| DG200AAP | DG200AAP |  | DG287AP |  | DG187AP |
| DG200AAP-2 | DG200AAP/883 |  | DG287AP-2 |  | DG187AP/883 |
| DG200AAP/883 | DG200AAP/883 |  | DG287AP/883 |  | DG187AP/883 |
| DG200ABA | DG200ABA |  | DG28287BA |  |  |
| DG200ABK | DG200ABK |  | DG2878P |  | DG187BP |
| DG200ABP | DG200ABP |  | DG290AP |  | DG190AP DG190AP/883 |
| DG200ACA DG200ACJ | DG200ACA |  | DG290AP-2 DG290AP/883 |  | DG190AP/883 DG190AP/883 |
| DG200AK | DG200AAK |  | DG290BP |  | DG190BP |
| DG200BA | Dgreoaba |  | DG300AAA | Dg300AAA |  |
| DG200BK | DG200ABK |  | DG300AAA-2 | DG300AAA/883 |  |
| DG200cJ | DGzooac |  | DG300AAA/883 | DG300AAA/883 |  |
| Dg201AAK | DG201AAK |  | DG300AAK | DG300AAK |  |
| DG201AAK-2 | DG201AAK/883 |  | DG300AAK-2 | DG300AAK/883 |  |
| DG201AAK/883 | DG201AAK/883 |  | DG300AAK/883 | DG300AAK/883 |  |
| DG201AAZ/883 | DG201AAZ/883 |  | DG300ABA | dg300ABA |  |
| DG201ABK | DG201ABK |  | DG300ACA | Dg300ACA |  |
| Dg201ACJ | DG201ACJ |  | DG300ACJ | DG300ACJ |  |
| Dg201ACY | Dg201ADY |  | DG300ACK | DG300ACK |  |
| DG201ADY | Dg201ADY |  | DG301AAA | DG301AAA |  |
| DG201AK | DG201AAK |  | DG301AAA-2 | DG301AAA/883 |  |
| DG201AK/883 | DG201AAK/883 |  | DG301AAA/883 | DG301AAA/883 |  |
| DG201BK | DG201ABK |  | DG301AAK | DG301AAK |  |
| DG201CJ | DG201ACJ |  | DG301AAK-2 | DG301AAK/883 |  |
| DG202AK | DG202AK |  | DG301AAK/883 | DG301AAK/883 |  |
| DG202AK-2 | DG202AK/883 |  | DG301AAZ/883 | DG301AAZ/883 |  |
| DG202AK/883 | DG202AK/883 |  | DG301ABA | DG301ABA |  |
| DG202bK | DG202AK |  | Dg301ACA | Dg301ACA |  |
| DG202CJ | DG202CJ |  | DG301ACJ | DG301ACJ |  |
| DG211CJ | DG211cJ |  | DG301ACK | DG301ACK |  |
| DG2110Y | DG211DY |  | DG302AAK | DG302AAK |  |
| DG211DY | DG211DY |  | DG302AAK-2 | DG302AAK/883 |  |
| DG212CJ | DG212CJ |  | DG302AAK/883 | DG302AAK/883 |  |
| DG212CY | DG212DY |  | DG302ACJ | DG302ACJ |  |
| DG212DY | DG212DY |  | DG302ACK | DG302ACK |  |

Siliconix
incorporated

| Part Number | Siliconix <br> Direct <br> Replacement | Siliconix <br> Similar Replacement | Part Number | Silliconix <br> Direct <br> Replacement | Siliconix <br> Similar <br> Replacement |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DG303AAK | DG303AAK |  | DG387AAK-2 | DG387AAK/883 |  |
| DG303AAK-2 | DG303AAK/883 |  | DG387AAK/883 | DG387AAK/883 |  |
| DG303AAK/883 | DG303AAK/883 |  | DG387ABA | DG387ABA |  |
| DG303AAZ/883 | DG303AAZ/883 |  | DG387ABK | DG387ABK |  |
| DG303ACJ | DG303ACJ |  | DG387ACA | DG387ACA |  |
| DG303ACK | DG303AAK |  | DG387ACJ | DG387ACJ |  |
| DG303ACY | DG303ADY |  | DG387ACK | DG387ACK |  |
| DG303ADY | DG303ADY |  | DG390AAK | DG390AAK |  |
| DG304AAA | DG304AAA |  | DG390AAK-2 | DG390AAK/883 |  |
| DG304AAA-2 | DG304AAA/883 |  | DG390AAK/883 | DG390AAK/883 |  |
| DG304AAA/883 | DG304AAA/883 |  | DG390ABK | DG390ABK |  |
| DG304AAK | DG304AAK |  | DG390ACJ | DG390ACJ |  |
| DG304AAK-2 | DG304AAK/883 |  | DG390ACK | DG390ACK |  |
| DG304AAK/883 | DG304AAK/883 |  | DG400AK | DG400AK |  |
| DG304ABA | DG304ABA |  | DG400AK/883 | DG400AK/883 |  |
| DG304ACA | DG304ACA |  | DG400CJ | DG400DJ |  |
| DG304ACJ | DG304ACJ |  | DG400CK | DG400AK |  |
| DG304ACK | DG304ACK |  | DG400DJ | DG400DJ |  |
| DG305AAA | DG305AAA |  | DG400DY | DG400DY |  |
| DG305AAA-2 | DG305AAA/883 |  | DG401AK | DG401AK |  |
| DG305AAA/883 | DG305AAA/883 |  | DG401AK/883 | DG401AK/883 |  |
| DG305AAK | DG305AAK |  | DG401AZ | DG401AZ |  |
| DG305AAK-2 | DG305AAK/883 |  | DG401AZ/883 | DG401AZ/883 |  |
| DG305AAK/883 | DG305AAK/883 |  | DG401CJ | DG401DJ |  |
| DG305ABA | DG305AAA |  | DG401CK | DG401AK |  |
| DG305ABK | DG305AAK |  | DG401DJ | DG401DJ |  |
| DG305ACA | DG305AAA |  | DG401DY | DG401DY |  |
| DG305ACJ | DG305AAK |  | DG402AK | DG402AK |  |
| DG305ACK | DG305AAK |  | DG402AK/883 | DG402AK/883 |  |
| DG306AAK | DG306AAK |  | DG402CJ | DG402DJ |  |
| DG306AAK-2 | DG306AAK/883 |  | DG402CK | DG402AK |  |
| DG306ABK | DG306AAK |  | DG402DJ | DG402DJ |  |
| DG306ACJ | DG306AAK |  | DG402DY | DG402DY |  |
| DG306ACK | DG306AAK |  | DG403AK | DG403AK |  |
| DG307AAK | DG307AAK |  | DG403AK/883 | DG403AK/883 |  |
| DG307AAK-2 | DG307AAK/883 |  | DG403AZ | DG403AZ/883 |  |
| DG307AAK/883 | DG307AAK/883 |  | DG403AZ/883 | DG403AZ/883 |  |
| DG307AAZ/883 | DG307AAZ/883 |  | DG403CJ | DG403DJ |  |
| DG307ABK | DG307ABK |  | DG403CK | DG403AK |  |
| DG307ACJ | DG307ACJ |  | DG403DJ | DG403DJ |  |
| DG307ACK | DG307ACK |  | DG403DY | DG403DY |  |
| DG308AAK | DG308AAK |  | DG404AK | DG404AK |  |
| DG308AAK-2 | DG308AAK/883 |  | DG404AK/883 | DG404AK/883 |  |
| DG308AAK/883 | DG308AAK/883 |  | DG404CJ | DG404DJ |  |
| DG308ACJ | DG308ACJ |  | DG404CK | DG404AK |  |
| DG308ACK | DG308ACK |  | DG404DJ | DG404DJ |  |
| DG308ADY | DG308ADY |  | DG404DY | DG404DY |  |
| DG309AK | DG309AK |  | DG405AK | DG405AK |  |
| DG309AK-2 | DG309AK/883 |  | DG405AK/883 | DG405AK/883 |  |
| DG309AK/883 | DG309AK/883 |  | DG405AZ | DG405AZ/883 |  |
| DG309CJ | DG309CJ |  | DG405AZ/883 | DG405AZ/883 |  |
| DG309CK | DG309CK |  | DG405CJ | DG405DJ |  |
| DG309DY | DG309DY |  | DG405CK | DG405AK |  |
| DG381AAA | DG381AAA |  | DG405DJ | DG405DJ |  |
| DG381AAA-2 | DG381AAA/883 |  | DG405DY | DG405DY |  |
| DG381AAA/883 | DG381AAA/883 |  | DG408AK | DG408AK |  |
| DG381AAK | DG381AAK |  | DG408AK/883 | DG408AK/883 |  |
| DG381AAK-2 | DG381AAK/883 |  | DG408CJ | DG408DJ |  |
| DG381AAK/883 | DG381AAK/883 |  | DG409AK | DG409AK |  |
| DG381ABA | DG381ABA |  | DG409AK/883 | DG409AK/883 |  |
| DG381ABK | DG381ABK |  | DG409DJ | DG409DJ |  |
| DG381ACA | DG381ACA |  | DG409DY | DG409DY |  |
| DG381ACJ | DG381ACJ |  | DG411AK | DG411AK |  |
| DG381ACK | DG381ACK |  | DG411AK/883 | DG411AK/883 |  |
| DG384AAK | DG384AAK |  | DG411DJ | DG411DJ |  |
| DG384AAK-2 | DG384AAK/883 |  | DG411DY | DG411DY |  |
| DG384AAK/883 | DG384AAK/883 |  | DG412AK | DG412AK |  |
| DG384ABK | DG384ABK |  | DG412AK/883 | DG412AK/883 |  |
| DG384ACJ | DG384ACJ |  | DG412DJ | DG412DJ |  |
| DG384ACK | DG384ACK |  | DG412DY | DG412DY |  |
| DG387AAA | DG387AAA |  | DG413AK | DG413AK |  |
| DG387AAA-2 | DG387AAA/883 |  | DG413AK/883 | DG413AK/883 |  |
| DG387AAA/883 | DG387AAA/883 |  | DG413DJ | DG413DJ |  |
| DG387AAK | DG387AAK |  | DG413DY | DG413DY |  |

Siliconix
incorporated
Cross Reference

| Part Number | Siliconix Direct Replacement | Siliconix Similar Replacement | Part <br> Number | Siliconix <br> Direct <br> Replacement | Siliconix <br> Similar <br> Replacement |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DG417AK | DG417AK |  | DG5043AK-2 | DG403AK/883 |  |
| DG417AK/883 | DG417AK/883 |  | DG5043AK/883 | DG303AK/883 |  |
| DG417DJ | DG417DJ |  | DG5043CJ | DG403DJ |  |
| DG417DY | DG417DY |  | DG5043CK | DG403AK |  |
| DG418AK | DG418AK |  | DG5044AK | DG404AK |  |
| DG418AK/883 | DG418AK/883 |  | DG5044AK-2 | DG404AK/883 |  |
| DG418DJ | DG418DJ |  | DG5044AK/883 | DG404AK/883 |  |
| DG418DY | DG418DY |  | DG5044C」 | DG404DJ |  |
| DG419AK | DG419AK |  | DG5044CK | DG404AK |  |
| DG419AK/883 | DG419AK/883 |  | DG5045AK | DG405AK |  |
| DG419DJ | DG419DJ |  | DG5045AK-2 | DG405AK/883 |  |
| DG419DY | DG419DY |  | DG5045AK/883 | DG405AK/883 |  |
| DG421AK | DG421AK |  | DG5045CJ | DG405DJ |  |
| DG421AK/883 | DG421AK/883 |  | DG5045CK | DG405AK |  |
| DG421DJ | DG421DJ |  | DG5048AK/883 | DG5048AK/883 |  |
| DG421DY | DG421DY |  | DG506AAK | DG506AAK |  |
| DG423AK | DG423AK |  | Dg506AAK-2 | DG506AAK/883 |  |
| DG423AK/883 | DG423AK/883 |  | DG506AAK/883 | DG506AAK/883 |  |
| DG423DJ | DG423DJ |  | DG506AAR | DG506AAR |  |
| DG423DY | DG423DY |  | DG506AAR-2 | DG506AAR/883 |  |
| DG425AK | DG425AK |  | DG506AAR/883 | DG506AAR/883 |  |
| DG425AK/883 | DG425AK/883 |  | DG506AAZ/883 | DG506AAZ/883 |  |
| DG425DJ | DG425DJ |  | DG506ABR | DG506ABR |  |
| DG425DY | DG425DY |  | DG506ACJ | DG506ACJ |  |
| DG441AK | DG441AK |  | DG506ACR | DG506ACR |  |
| DG441AK/883 | DG441AK/883 |  | dg507AAK | DG507AAK |  |
| $\begin{aligned} & \text { DG441DJ } \\ & \text { DG441DY } \end{aligned}$ | DG441DJ |  | DG507AAK-2 | DG507AAK/883 |  |
| DG442AK | DG442AK |  | DG507AAK/883 | DG507AAK/883 |  |
| DG442AK/883 | DG442AK/883 |  | DG507AAR | DG507AAR |  |
| DG442DJ | DG442DJ |  | DG507AAR/883 | DG507AAR/883 |  |
| DG442DY | DG442DY |  | DG507AAZ/883 | DG507AAZ/883 |  |
| DG444AK <br> DG444AK/883 | DG444AK ${ }^{\text {DG444AK/883 }}$ |  | DG507ABR | DG507ABR |  |
| DG444DJ | DG444DJ |  | DG507ACJ | DG507ACJ |  |
| DG444DY | DG444DY |  | DG507ACR | DG507ACR |  |
| DG445AK | DG445AK |  | DG508AAK | DG508AAK |  |
| DG445AK/883 | DG445AK/883 |  | DG508AAK-2 | DG508AAK/883 |  |
| DG445DJ | DG445DJ |  | DG508AAK/883 | DG508AAK/883 |  |
| DG445DY | DG445DY |  | DG508AAZ /883 | DG508AAZ/883 |  |
| DG480AK | DG480AK |  | DG508ABK | DG508ABK |  |
| DG480AK/883 | DG480AK/883 |  | DG508ACJ | DG508ACJ |  |
| DG480DJ | DG480DJ |  | DG508ACK | DG5508ACK |  |
| DG485AK DG485AK/883 | DG485AK DG485AK/883 |  | DG508ADY | DG508ADY |  |
| DG485DJ | DG485DJ |  | DG509AAK | DG509AAK |  |
| DG501AK | DG501AP |  | DG509AAK-2 | DG509AAK/883 |  |
| DG501AP | DG501AP |  | DG509AAK/883 | DG509AAK/883 |  |
| DG501AP-2 | DG501AP/883 |  | DG509AAZ/883 | DG509AAZ/883 |  |
| DG501AP/883 | DG501AP/883 |  | DG509ABK | DG509ABK |  |
| DG5018K | DG501AP |  | DG509ACJ | DG509ACJ |  |
| DG501BP | DG501AP |  | DG509ACK | DG509ACK |  |
| DG501CJ | DG501CJ |  | DG509ADY | DG509ADY |  |
| DG501DK | DG501AP |  | DG5140AK | DG400AK |  |
| DG503AK | DG503AP |  | DG5140AK/883 | DG400AK/883 |  |
| DG503AP | DG503AP |  | DG5140CJ | DG400DJ |  |
| DG503AP-2 | DG503AP/883 |  | DG5140CK | DG400AK |  |
| DG503BP | DG503AP |  | DG5141AK | DG401AK |  |
| DG503CJ | DG503CJ |  | DG5141AK/883 | DG401AK/883 |  |
| DG5040AK | DG400AK |  | DG5141CJ | DG401DJ |  |
| DG5040AK-2 | DG400AK/883 |  | DG5141CK | DG401AK |  |
| DG5040AK/883 | DG400AK/883 |  | DG5142AK | DG402AK |  |
| DG5040CJ | DG400DJ |  | DG5142AK/883 | DG402AK/883 |  |
| DG5040CK | DG400AK |  | DG5142CJ | DG402DJ |  |
| DG5041AK | DG401AK |  | DG5142CK | DG402AK |  |
| DG5041AK-2 | DG401AK/883 |  | DG5143AK/883 | DG403AK/883 |  |
| DG5041AK/883 | DG401AK/883 |  | DG5143AKE | DG403AK |  |
| DG5041CJ | DG401DJ |  | DG5143CJ | DG403DJ |  |
| DG5041CK | DG401AK |  | DG5143CK | DG403AK |  |
| DG5042AK | DG402AK |  | DG5144AK | DG404AK |  |
| DG5042AK-2 | DG402AK/883 |  | DG5144AK/883 | DG404AK/883 |  |
| DG5042AK/883 | DG402AK/883 |  | DG5144CJ | DG404DJ |  |
| DG5042CJ | DG402DJ |  | DG5144CK | DG404AK |  |
| DG5042CK | DG402AK |  | DG5145AK | DG405AK |  |
| DG5043AK | DG403AK |  | DG5145AK/883 | DG405AK/883 |  |


| Part Number | Siliconix Direct Replacement | Siliconix Similar Replacement | Part Number | Slliconix Direct Replacement | Siliconlx Similar Replacement |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DG5145CJ | DG405DJ |  | DGM182AL/883B |  | DG381AAL/883 |
| DG5145CK | DG405AK |  | DGM182BA |  | DG381ABA |
| DG5241AK |  | DG421AK | DGM182BK |  | DG381ABK |
| DG5241CJ |  | DG421DJ | DGM182CJ |  | DG381ACJ |
| DG5241CK |  | DG421AK | DGM184AK | DG405AK |  |
| DG5243AK |  | DG423AK | DGM184AK/HR | DG405AK/883 |  |
| DG5243CJ |  | DG423DJ | DGM184AK/883B | DG405AK/883 |  |
| DG5243CK |  | DG423AK | DGM184AL |  | DG184AL |
| DG5245AK |  | DG425AK | DGM184AL/HR |  | DG184AL/883 |
| DG5245CJ |  | DG425DJ | DGM184AL/883B |  | DG184AL/883 |
| DG5245CK |  | DG425AK | DGM184BK | DG405AK |  |
| DG526AR | DG526AR |  | DGM184CJ | DG405DJ |  |
| DG527AR | DG527AR |  | DGM185AK | DG405AK |  |
| DG528AR | DG528AR |  | DGM185AK/HR | DG405AK/883 |  |
| DG529AR | DG529AR |  | DGM185AK/883B | DG405AK/883 |  |
| DG534AP/883 | DG534AP/883 |  | DGM185AL |  | DG185AL |
| DG534DJ | DG534DJ |  | DGM185AL/HR |  | DG185AL/883 |
| DG535AP | DG535AP/883 |  | DGM185AL/883B |  | DG185AL/883 |
| DG535AP/883 | DG535AP/883 |  | DGM185BK | DG405AK |  |
| DG535CY | DG536DN |  | DGM185CJ | DG405DJ |  |
| DG535DJ | DG535DJ |  | DGM187AA |  | DG387AAA |
| DG536AM | DG536AM |  | DGM187AA/HR |  | DG387AAA/883 |
| DG536CY | DG536DN |  | DGM187AA/883B |  | DG387AAA/883 |
| DG536DN | DG536DN |  | DGM187AK |  | DG387AAK |
| DG536DY | DG536DY |  | DGM187AK/HR |  | DG387AAK |
| DG538AP | DG538AP |  | DGM187AK/883B |  | DG387AAK/883 |
| DG538DJ | DG538DJ |  | DGM187BA |  | DG387ABA |
| DG538DN | DG538DN |  | DGM187BK |  | DG387ABK |
| DG546AK/883 | DG546AK/883 |  | DGM187CJ |  | DG387ACJ |
| DG546AZ/883 | DG546AZ/883 |  | DGM188AA |  | DG387AAA |
| DG5548AAK | DG546DJ |  | DGM188AA/HR |  | DG387AAA/883 |
| DG548AAK/883 | DG548AAK/883 |  | DGM188AA/883B |  | DG387AAA/883 |
| DG548AAZ | DG548AAZ |  | DGM188AK |  | DG387AAK |
| DG548ABK | DG548ABK |  | DGM188AK/HR |  | DG387AAK |
| DG548ACJ | DG548ACJ |  | DGM188AL |  | DG387AAL |
| DG548ADY | DG548ADY |  | DGM188AL/HR |  | DG387AAL/883 |
| DG548DJ | DG548DJ |  | DGM188AL/883B |  | DG387AAL/883 |
| DG566AP | DG566AP |  | DGM188BA |  | DG387ABA |
| DG566AP-2 | DG566AP-2 |  | DGM188BK |  | DG387ABK |
| DG566CJ | DG566CJ |  | DGM188CJ |  | DG387ACJ |
| DG566DP | DG566DP |  | DGM190AK | DG403AK |  |
| DG568AP | DG568AP |  | DGM190AK/HR | DG403AK/883 |  |
| DG568AP-2 | DG568AP-2 |  | DGM190AK/883B | DG403AK/883 |  |
| DG568BP | DG568BP |  | DGM190AL |  | DG190AL |
| DG568CJ | DG568CJ |  | DGM190AL/HR |  | DG190AL/883 |
| DG569AP | DG569AP |  | DGM190AL/883B |  | DG190AL/883 |
| DG569AP-2 | DG569AP-2 |  | DGM190BK | DG403AK |  |
| DG569BP | DG569BP |  | DGM190CJ | DG403DJ |  |
| DG569CJ | DG569CJ |  | DGM191AK | DG403AK |  |
| DG611AP/883 | DG601AP/883 |  | DGM191AK/HR | DG403AK/883 |  |
| DG611DJ | DG601DJ |  | DGM191AK/883B | DG403AK |  |
| DG611DY | DG601DY |  | DGM191AL |  | DG191AL |
| DG841AM/883 | DG841AM/883 |  | DGM191AL/HR |  | DG191AL/883 |
| DG841DN | DG841DN |  | DGM191AL/883B |  | DG191AL/883 |
| DG908AK | DG908AK |  | DGM191BK | DG403AK |  |
| DG908AK/883 | DG908AK/883 |  | DGM191CJ | DG403DJ |  |
| DG908DJ | DG908DJ |  | DGP201AAK | DGP201AAK |  |
| DG908DY | DG908DY |  | DGP201AAK883 | DGP201AAK883 |  |
| DGM181AA |  | DG381AAA | DGP201AAZ883 | DGP201AAZ883 |  |
| DGM181AA/HR |  | DG381AAA/883 | DGP201ADJ | DGP201ADJ |  |
| DGM181AA/883B |  | DG381AAA/883 | DGP201ADY | DGP201ADY |  |
| DGM181AK |  | DG381AAK | DGP303AAK883 | DGP303AAK883 |  |
| DGM181AK/HR |  | DG381AAK | DGP303AAZ883 | DGP303AAZ883 |  |
| DGM181AK/883B |  | DG381AAK/883 | DGP303ADJ | DGP303ADJ |  |
| DGM181BA |  | DG381ABA | DGP303ADY | DGP303ADY |  |
| DGM181BK |  | DG381ABK | DGP508AAK | DGP508AAK |  |
| DGM181CJ |  | DG381ACJ | DGP508AAK883 | DGP508AAK883 |  |
| DGM182AA |  | DG381AAA | DGP508AAZ883 | DGP508AAZ883 |  |
| DGM182AA/HR |  | DG381AAA/883 | DGP508ADJ | DGP508ADJ |  |
| DGM182AA/883B |  | DG381AAA/883 | G116AP-2 |  | G116AP |
| DGM182AK |  | DG381AAK | G116BP | G116BP |  |
| DGM182AK/HR |  | DG381AAK/883 | G117AL | G117AL |  |
| DGM182AL |  | DG381AAL | G117AL-2 |  | G117AL |
| DGM182AL/HR |  | DG381AAL/883 | G118AP | G118AP |  |

Siliconix
incorporated
Cross Reference

| Part Number | Siliconix Direct Replacement | Siliconix Similar Replacement | Part Number | Siliconix Direct Replacement | Siliconix Similar Replacement |
| :---: | :---: | :---: | :---: | :---: | :---: |
| G119AL | G119AL |  | H11-506L-8 | DG526AK/883 |  |
| G119AL-2 |  | GIII9AL | H11-507-2 | DG507AAR |  |
| G119AP | G119AP |  | H11-507-8 | DG507AAR/883 |  |
| H11-200-2 | DG200AAK |  | H11-507A-2 |  | DG507AAR |
| H11-200-4 | DG200ABK |  | Hi1-507A-5 |  | DG507ACR |
| H11-200-5 | DG200ACK |  | HI1-507A-7 |  | DG507AAR/883 |
| H11-200-8 | DG200AAK/883 |  | H11-507A-8 |  | DG507AAR/883 |
| H11-201-2 | DG201AAK |  | H11-507L-2 | DG527AK |  |
| H11-201-8 | DG201AAK/883 |  | H11-507L-5 | DG527CK |  |
| H11-201HS2 |  | DG271AK | H11-507L-8 | DG527AK/883 |  |
| H11-201HS5 |  | DG271AK | H11-508-2 | DG508AAK |  |
| H11-201HS8 |  | DG271AK/883 | H11-508-5 | DG508ACK |  |
| H11-300-2 | DG300AAK |  | H11-508-8 | DG508AAK/883 |  |
| H11-300-5 | DG300ACK |  | H11-508A-2 |  | DG548AK |
| H11-300-8 | DG300AAK/883 |  | HI1-508A-5 |  | DG548CK |
| H11-301-2 | DG301AAK |  | H11-508A-7 |  | DG548AK/883 |
| H11-301-5 | DG301ACK |  | H11-508A-8 |  | DG548AK/883 |
| H11-301-8 | DG301AAK/883 |  | H11-508L-2 | DG528AK |  |
| H11-302-2 | DG302AAK |  | H11-508L-5 | DG528CK |  |
| H11-302-5 | DG302ACK |  | H11-508L-8 | DG528AK/883 |  |
| H11-302-8 | DG302AAK/883 |  | H11-509-2 | DG509AAK |  |
| H11-303-2 | DG303AAK |  | H11-509-5 | DG509ACK |  |
| H11-303-5 | DG303ACK |  | H11-509-8 | DG509AAK/883 |  |
| H11-303-8 | DG303AAK/883 |  | HI1-509L-2 | DG529AK |  |
| H11-304-2 | DG304AAK |  | H11-509L-5 | DG529CK |  |
| H11-304-5 | DG304ACK |  | H11-509L-8 | DG529AK/883 |  |
| H11-304-8 | DG304AAK/883 |  | HI1-548-1 | DG548AK |  |
| H11-305-2 | DG305AAK |  | H11-548-5 | DG548DJ |  |
| H11-305-5 | DG305ACK |  | H11-548-8 | DG548AK/883 |  |
| H11-305-8 | DG305AAK/883 |  | H11-549-1 | DG549AK |  |
| H11-306-2 | DG306AAK |  | HI1-549-5 | DG549DJ |  |
| H11-306-5 | DG306ACK |  | H11-549-8 | DG549AK/883 |  |
| H11-306-8 | DG306AAK/883 |  | HI1-7541JD-5 | SI7541AJN |  |
| $\mathrm{H} 11-307-2$ $\mathrm{HIT}-307-5$ | DG307AAK |  | HI1-7541KD-5 | SI7541AKN |  |
| $\mathrm{H} 11-307-5$ $\mathrm{HI1-307-8}$ | DG307ACK |  | HI1-7541SD-2 | SI7541ASD |  |
| H11-307-8 $\mathrm{HIT} 381-2$ | DG307AAK/883 |  | HI1-7541TD-2 | SI7541ATD |  |
| $\mathrm{HIT} 1-381-2$ $\mathrm{HI} 1-381-5$ | DG381AAK |  | HI2-200-2 | DG200AAA |  |
| $\mathrm{H} 11-381-5$ $\mathrm{H} 11-381-8$ | DG331ACK |  | H12-200-4 | DG200ABA |  |
| H11-381-8 H11-384-2 | DG331AAK/883 | DG384AAK | H12-200-5 | DG200ACA |  |
| H11-384-5 |  | DG384AAK | H12-200-8 | DG200AAA/883 |  |
| H11-384-8 |  | DG384AAK/883 | H12-300-2 | DG300AAA |  |
| H11-387-2 | DG387AAK |  | H12-300-5 | DG300ACA |  |
| H11-387-5 | DG387ACK |  | H12-300-8 | DG300AAA/883 |  |
| H11-387-8 | DG387AAK/883 |  | H12-301-2 | DG301AAA |  |
| H11-390-2 |  | DG390AAK | H12-301-5 | DG301ACA |  |
| H11-390-5 |  | DG390AAK | H12-301-8 | DG301AAA/883 |  |
| H11-390-8 |  | DG390AAK/883 | H12-304-2 | DG304AAA |  |
| H11-5040-2 | DG400AK |  | H12-304-5 | DG304ACA |  |
| H11-5040-5 | DG400AK |  | H12-304-8 | DG304AAA/883 |  |
| H11-5040-8 | DG400AK/883 |  | H12-305-2 | DG305AAA |  |
| H11-5041-2 | DG401AK |  | H12-305-5 | DG305ACA |  |
| H11-5041-5 | DG401AK |  | H12-305-8 | DG305AAA/883 |  |
| H11-5041-8 | DG401AK/883 |  | H12-381-2 | DG381AAA |  |
| H11-5042-2 | DG402AK |  | H12-381-5 | DG381ACA |  |
| H11-5042-5 | DG402AK |  | H12-381-8 | DG381AAA/883 |  |
| H11-5042-8 | DG402AK/883 |  | H12-387-2 | DG387AAA |  |
| H11-5043-2 | DG403AK |  | H2-387-5 | DG387ACA |  |
| H11-5043-5 | DG403AK |  | H12-387-8 | DG387AAA/883 |  |
| H11-5043-8 | DG403AK/883 |  | H13-200-5 | DG200ACJ |  |
| H11-5044-2 | DG404AK |  | H13-201-5 | DG201ACJ |  |
| H11-5044-5 | DG404AK |  | H13-201HS5 |  | DG271DJ |
| H11-5044-8 | DG404AK/883 |  | H13-300-5 | DG300ACJ |  |
| H11-5045-2 | DG405AK |  | H13-301-5 | DG301ACJ |  |
| H11-5045-5 | DG405AK |  | H13-302-5 | DG302ACJ |  |
| H11-5045-8 | DG405AK/883 |  | H13-303-5 | DG303ACJ |  |
| H11-506-2 | DG506AAR |  | HI3-304-5 | DG304ACJ |  |
| H11-506-7 |  | DG506AAR/883 | H13-305-5 | DG305ACJ |  |
| H11-506-8 | DG506AAR/883 |  | HI3-306-5 | DG306ACJ |  |
| H11-506A-2 |  | DG506AAR | H13-307-5 | DG307ACJ |  |
| H11-506A-5 |  | DG506ABR | H13-381-5 | DG381ACJ |  |
| H11-506A-7 |  | DG506AAR/883 | H13-384-5 |  | DG384ADJ |
| H11-506A-8 |  | DG506AAR/883 | H13-387-5 | DG387ACJ |  |
| H11-506L-2 | DG526AK |  | HI3-390-5 |  | DG390ADJ |
| HI1-506L-5 | DG526CK |  | Hi3-5040-5 | DG400DJ |  |


| Part Number | Siliconix <br> Direct <br> Replacement | Siliconix <br> Similar <br> Replacement | Part Number | Siliconix <br> Direct <br> Replacement | Siliconix <br> Similar <br> Replacement |
| :---: | :---: | :---: | :---: | :---: | :---: |
| H13-5041-5 | DG401DJ |  | IH5043MJE/883 | DG403AK/883 |  |
| H13-5042-5 | DG402DJ |  | IH5044CJE | DG404AK |  |
| H13-5043-5 | DG403DJ |  | 1 H 5044 CPE | DG404DJ |  |
| H13-5044-5 | DG404DJ |  | IH5044MJE | DG404AK |  |
| H13-5045-5 | DG405DJ |  | IH5044MJE/HR | DG404AK/883 |  |
| H13-506-5 | DG506ACJ |  | IH5044MJE/883 | DG404AK/883 |  |
| H13-506L-5 | DG526ACJ |  | \|H5045CJE | DG405AK |  |
| H13-507A-5 |  | DG507ACJ | \|H5045CPE | DG405DJ |  |
| H13-507L-5 | DG527CJ |  | IH5045MJE | DG405AK |  |
| H13-508-5 | DG508ACJ |  | IH5045MJE/HR | DG405AK/883 |  |
| H13-508A-5 |  | DG548CJ | 1H5045MJE/883 | DG405AK/883 |  |
| H13-508L-5 | DG528CJ |  | IH5108CPE | DG908DJ |  |
| H13-509-5 | DG509ACJ |  | IH5108IJE | DG908DK |  |
| H13-509L-5 | DG529CJ |  | IH5108MJE | DG908AK |  |
| H/4-506-8 |  | DG506AAZ/883 | \|H5140CJE | DG400AAK |  |
| H14-506A-8 |  | DG506AAZ/883 | IH5140CPE | DG400ADJ |  |
| H14-507A-8 |  | D0507AAZ/883 | IH5140MJE | DG400AK |  |
| H14-508A-8 |  | DG547AZ/883 | IH5140MJE/883 | DG400AK/883 |  |
| ICL7135CJI | S17135CK |  | IH5141CJE | DG401AK |  |
| ICL7135CPI | S17135CJ |  | \|H5141CPE | DG401DJ |  |
| ICL7652CPA | S17652DH |  | IH5141MJE | DG401AK |  |
| ICL7652CPD | S17652DJ |  | IH5141MJE/883 | DG401AK/883 |  |
| ICL7652CTV | S17652DA |  | IH5142CJE | DG402AK |  |
| ICL7652JD | S17652DK |  | 1H5142CPE | DG402DJ |  |
| ICL7652ITV ICL7660CBA | S17652DA |  | IH5142MJE | DG402AK |  |
| ICL7660CPA | S17660CJ |  | 1H5142MJE/883 | DG402AK/883 |  |
| ICL7660CTV | S17660CA |  | 1H5143CJE | DG403AK |  |
| ICL7660MTV | SI7660AA |  | IH5143CPE IH5143MJE | DG403DJ |  |
| ICL7660SCBA |  | SI76600 Y | \|H5143MJE/883 | DG403AK/883 |  |
| ICL7660SCPA |  | S17660CJ | IH5144CJE | DG404AK |  |
| ICL7660SCTV |  | S17660CA | \|H5144CPE | DG404DJ |  |
| ICL7660SMTV ICL7662CPA |  | SI7660AA | 1H5144MJE | DG404AK |  |
| ICL7662CTV | S17661cJ |  | IH5144MJE/883 | DG404AK/883 |  |
| H18181CJD | DG181BP |  | 1H5145CJE | DG405AK |  |
| H-181CTW | DG1818A |  | 1H5145CPE | DG405DJ |  |
| H181MTW | DG181AA |  | IH5145MJE | DG405AK |  |
| H182CJD | DG1828P |  | IR5145MJE/883 | DG405AK/883 |  |
| H1822CTW | DG182BA |  | IH208CPE | DG5509ADK |  |
| IH182MJD \|H182MTW | DG182AP |  | 1H5208MJE | DG509AAK |  |
| 1 H 184 CJE | DG182AA |  | IH6108CJE |  | DG508ACK |
| IH184MJE | DG184AP |  | 1H6108CPE |  | dg508ACJ |
| 1H185CJE | DG185BP |  | IH6108MJE |  | dg508AAK |
| IH185MJE | DG185AP |  | 1H6116CJ |  | DG506ACK |
| H187CTW | DG187BA |  | H6116CPI |  | DG506ACJ |
| IH187MJD | DG187AP |  | IH6116MJ |  | DG506AAK |
| 1H187MTW | DG187AA |  | 1H6208CJE |  | DG509ACK |
| IH188CJD | DG187BP |  | 1H6208CPE |  | DG509ACJ |
| IH188CTW | DG188BA |  | 1H6208MJE |  | DG509AAK |
| 1H188MJD | DG188AP |  | $1 \mathrm{H6216CJ}$ |  | DG507ACK |
| 1H188MTW | DG188AA |  | HH62 16CP\| |  | DG507ACJ |
| IH190CJE | DG190BP |  | 1H6216MJ |  | DG507AAK |
| IH190MJE | DG190AP |  | IH9108CPE | DG568CJ |  |
| H191CJE | DG191BP |  | IH9108IJE | DG568BP |  |
| IH5040CJE | DG400AK |  | \|H9108MJE | DG568AP |  |
| IH5040CPE | DG400DJ |  | LDIIOCJ | LD10CJ |  |
| IH5040MJE | DG400AK |  | LDIIIACJ | LD111ACJ |  |
| IH5040MJE/HR | DG400AK/883 |  | LDII4CR | LD114CR |  |
| 1H5040MJE/883 | DG400AK/883 |  | LDI20CJ | LD120CJ |  |
| IH5041CJE | DG401AK |  | LDI21ACJ | LD121ACJ |  |
| IH5041CPE | DG401DJ |  | LDI22CJ | LD122CJ |  |
| 1 H 5041 MJE | DG401AK |  | LF11201D |  | DG411AK |
| IH5041MJE/HR | DG401AK/883 |  | LF11201N |  | DG411DJ |
| 1H5041MJE/883 | DG401AK/883 |  | LF11202D |  | DG412AK |
| IH5042CJE | DG402AK |  | LF12201D |  | DG411AK |
| IH5042CPE | DG402DJ |  | LF12202D |  | DG412AK |
| H55042MJE | DG402AK |  | LF12202N |  | DG412DJ |
| 1H5042MJE/HR | DG402AK/883 |  | LF13201D |  | DG411AK |
| 1H5042MJE/883 | DG402AK/883 |  | LF13201N |  | DG411DJ |
| IH5043CJE | DG403AK |  | LF13202D |  | DG412AK |
| 1 H 5043 CPE | DG403DJ |  | LF13202N |  | DG412DJ |
| IH5043MJE | DG403AK |  | LTC1044CH |  | S17660CA |
| 1H5043MJE/HR | DG403AK/883 |  | LTC1044MH |  | SI7660AA |

Siliconix
incorporated
Cross Reference

| Part Number | Sillconix Direct Replacement | Siliconix Similar Replacement | Part Number | Siliconlx Direct Replacement | Siliconix Similar Replacement |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LTC1052CH |  | SI7652DH1 | PM7541ABX | SI7541ASD |  |
| LTC1052CJ |  | SI7652DK | PM7541AGP | SI7541AKN |  |
| LTC1052CN |  | SI7652CJ | PM7541ANP | SI7541AJN |  |
| LTC1052MH |  | SI7652AA | PM7545AR | SI7545GUD |  |
| LTC1052MJ |  | SI7652AK | PM7545BR | SI7545UD |  |
| LTC7652CH |  | S17652DH1 | PM7545GP | S17545GLN |  |
| L144AL | L144AL |  | PM7545HP | S17545LN |  |
| L.144BL | L144AL |  | PM7645AR | SI8045GUD |  |
| L161AL-2 | L161AL/883 |  | PM7645BR | SI8045UD |  |
| L161AL/883 | L161AL/883 |  | PM7645GP | SI8045GLN |  |
| L161AP | L161AP |  | PM7645HP | SI8045LN |  |
| L161AP-2 | L161AP/883 |  | SI25HC04CJ | SI2504CJ |  |
| L161AP/883 | L161AP/883 |  | SI2504CJ | SI2504CJ |  |
| L161BP | L161BP |  | SI3002 |  | SI3002AA |
| L161CJ | L161CJ |  | SI3002A | SI3002AA |  |
| MAX 331 MJE | DG411AK |  | SI3002AA | SI3002AA |  |
| MAX332MJE | DG412AK |  | SI3002AP | SI3002AP |  |
| MPC16S |  | DG506ABK | SI3002BK | SI3002BP |  |
| MPC4D |  | DG509ADK | Si3002BP | SI3002BP |  |
| MPC8D |  | DG507ABK | SI3705DK |  | DG501DK |
| MPC8S |  | DG508ADK | S 13705142 K |  | DG501DK |
| MP200DIAA |  | DG200AAA | SI3705143K |  | DG501DK |
| MP200DIAP |  | DG200AAK | Sl3705192K |  | DG501DK |
| MP200DIBA |  | DG200ABA | S13705192P |  | DG501DK |
| MP200DICJ |  | DG200ACJ | S 13705193 K |  | DG501DK |
| MP200DIPB |  | DG200ABK | Sl6009DL |  | G118AL |
| MP201DIAP |  | DG411AK | SI7240JN | SI7240JN |  |
| MP201DIBP |  | DG411AK | S17240KN | S17240KN |  |
| MP201DICJ MP302DIAP |  | DG411DJ | SI7240AQ | SI7240AQ |  |
| MP302DIAP | DG302AP |  | SI7240BQ | SI7240BQ |  |
| MP302DICJ | DG302CJ |  | SI7240TD | SI7240TD |  |
| MP303DIAP | DG303AP |  | SI7240SD | SI7240SD |  |
| MP303DIBP | DG303BP |  | SI7250CK | SI7250CK |  |
| MP303DICJ | DG303CJ |  | SI7533AQ | SI7533AQ |  |
| MP7501JD |  | DG501BK | SI7533BQ | S17533BQ |  |
| MP7501JN |  | DG501c J | SI7533CQ | S17533CQ |  |
| MP7501KD |  | DG501BK | S17533JN | S17533JN |  |
| MP7501KN |  | DG501c J | S17533JP | S17533JP |  |
| MP7501SD |  | DG501AK | S17533KN | S17533KN |  |
| MP7501TD |  | DG501AK | S17533KP | S17533KP |  |
| MP7503JD |  | DG503BK | S17533LN | SI7533LN |  |
| MP7503JN |  | DG503CJ | S17533SD | SI7533SD |  |
| MP7503KD |  | DG503BK | S17533TD | SI7533TD |  |
| MP7503KN |  | DG503CJ | SI7533UD | SI7533UD |  |
| MP7503SD |  | DG503AK | Sl7541AJN | SI7541AJN |  |
| MP7503TD |  | DG503AK | SI7541AKN | SI7541AKN |  |
| MP7506JD | DG506ABK |  | SI7541ASD | SI7541ASD |  |
| MP7506JN | DG506ACJ |  | S17541ASD883 | S17541ASD883 |  |
| MP7506KD | DG506ABR |  | S17541ASE883 | SI7541ASE883 |  |
| MP7506KN | DG506ACJ |  | SI7541ATD | SI7541ATD |  |
| MP7506SD | DG506AAK |  | S17541ATD883 | S17541ATD883 |  |
| MP7506TD | DG506AAR |  | SI7541ATE883 | S17541ATE883 |  |
| MP7507JD | DG507ABK |  | S17541JN | SI7541JN |  |
| MP7507JN | DG507ACJ |  | S17541KN | Si7541KN |  |
| MP7507KD | DG507ABR |  | SI7541SD | SI7541SD |  |
| MP7507KN | DG507ACJ |  | SI7541SD/883 | SI7541SD/883 |  |
| MP7507SD | DG507AAK |  | S17541SE/883 | SI7541SE/883 |  |
| MP7507TD | DG507AAR |  | SI7541TD | SI7541TD |  |
| MP7508KD |  | DG508ABK | SI7541TD/883 | SI7541TD/883 |  |
| MP7508KN |  | DG508ACJ | S17541TE/883 | S17541TE/883 |  |
| MP7508SD |  | DG508AAK | S17542JN | S17542JN |  |
| MP7509KD |  | DG509ABK | SI7542KN | S17542KN |  |
| MP7509KN |  | DG509ACJ | S17542SD/883 | SI7542SD/883 |  |
| MP7509SD |  | DG509AAK | S17542TD/883 | S17542TD/883 |  |
| MP7541TD | SI7541ATD |  | S17543JN | SI7543JN |  |
| MP7621JN | SI7541AJN |  | SI7543KN | S17543KN |  |
| MP7621KN | SI7541AKN |  | S17543SD/883 | S17543SD/883 |  |
| MP7621SD | SI7541ASD |  | S17543TD/883 | S17543TD/883 |  |
| MP7621TD | SI7541ATD |  | SI7545AE | SI7545AE |  |
| MP7623JN | SI7541AJN |  | S17545GLN | S17545GLN |  |
| MP7623KN | SI7541AKN |  | SI7545GUD | SI7545GUD |  |
| MP7623SD | Sl7541ASD |  | SI7545GUD/883 | S17545GUD883 |  |
| MP7623TD | SI7541ATD |  | SI7545GUE/883 | SI7545GUE883 |  |
| PM7541AAX | SI7541ATD |  | SI7545JN | S17545JN |  |


| Part Number | Siliconix <br> Direct <br> Replacement | Siliconix Similar Replacement | Part Number | Siliconix Direct Replacement | Slliconix Similar Replacement |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SI7545KN | S17545KN |  | 1109CP | DG400DJ |  |
| S17545LN | SI7545LN |  | 1109MD | DG400AK |  |
| SI7545SD | SI7545SD |  | 1110CD | DG401AK |  |
| SI7545TD | S17545TD |  | 1110MD | DG401AK |  |
| SI7545UD | SI7545UD |  | 11100P | DG401DJ |  |
| SI7545UD/883 | Sil7545UD/883 |  | 1111CD | DG402AK |  |
| SI7545UE/883 | SI7545UE/883 |  | 1111CP | DG402DJ |  |
| SI7652BA | SI7652DA |  | 1111MD | DG402AK |  |
| SI7652BK | S17652DK |  | 1112CD | DG403AK |  |
| S17652CA | S17652DA |  | 1112CP | DG403DJ |  |
| S17652CH | Si7652DH |  | 1112MD | DG403AK |  |
| SI7652CJ | S17652DJ |  | 1113CD | DG404AK |  |
| S17652DA | SI7652DA |  | 1113CP | DG404DJ |  |
| SI7652DH | S17652DH |  | 1113MD | DG404AK |  |
| S17652DJ | S17652D |  | 1114CD | DG405AK |  |
| S17652DK | S17652DK |  | 1114CP | DG405DJ |  |
| S17660AA | SI7660AA |  | 1114MD | DG405AK |  |
| S17660CA | SI7660CA |  | 1115CD | DG406AK |  |
| SI7660CJ | SI7660CJ |  | 1115CP | DG406DJ |  |
| SI7660DY | SI7660DY |  | 1115MD | DG406AK |  |
| SI7661AA | SI7661AA |  | 1116CD | DG407AK |  |
| SI7661CA | SI7661CA |  | 1116CP | DG407DJ |  |
| SI7661CJ | S17661CJ |  | 1116MD | DG407AK |  |
| SI7820LN | S17820LN |  | 38510/11101BAC | SJM181BAC |  |
| S17820KN | S17820KN |  | 38510/11101BCA | SJM181BCA |  |
| S17820LP | SI7820LP |  | 38510/11101BCC | SJM181BCC |  |
| S17820KP | S17820KP |  | 38510/11101BIC | SJM181BIC |  |
| S17820CQ | SI7820CQ |  | 38510/11102BAC | SJM182BAC |  |
| SI7820BQ | SI7820BQ |  | 38510/11102BCA | SJM182BCA |  |
| SI7820UQ | SI7820UQ |  | 38510/11102BCC | SJM182BCC |  |
| S17820TQ | S17820TQ |  | 38510/11102BIC | SJM182BIC |  |
| SI7820TD/883 | SI7820TD/883 |  | 38510/11103BAC | SJM184BAC |  |
| S18601AK/883 | SI8601AK/883 |  | 38510/11103BEA | SJM184BEA |  |
| SI8601DJ | SI8601DJ |  | 38510/11103BEC | SJM184BEC |  |
| Si8601DK | SI8601DK |  | 38510/11104BAC | SJM185BAC |  |
| SI8602AK/883 | SI8602AK/883 |  | 38510/11104BEA | SJM185BEA |  |
| SI8602DJ | SI8602DK |  | 38510/11104BEC | SJM185BEC |  |
| SI8603AK/883 | SI8603AK/883 |  | 38510/11105BAC | SJM187BAC |  |
| SI8603DJ | SI8603DJ |  | 38510/11105BCA | SJM187BCA |  |
| SI8603DK | SI8603DK |  | 38510/11105BCC | SJM187BCC |  |
| SI8604AK/883 | SI8604AK/883 |  | 38510/11105BIC | SJM187BIC |  |
| SI8604DJ | SI8604DJ |  | 38510/11106BAC | SJM188BAC |  |
| SI8604DK | SI8604DK |  | 38510/11106BCA | SJM188BCA |  |
| SW-01BQ | DG201AAK |  | 38510/11106BCC | SJM188BCC |  |
| SW-01BQ883 | DG201AAK/883 |  | 38510/11106BIC | SJM188BIC |  |
| SW-01FQ | DG201ABK |  | 38510/11107BAC | SJM190BAC |  |
| SW-02BQ | DG202AAK |  | 38510/11107BEA | SJM190BEA |  |
| SW-02BQ883 | DG202AAK/883 |  | 38510/11107BEC | SJM190BEC |  |
| SW-02FQ | DG202ABK |  | 38510/11108BAC | SJM191BAC |  |
| SW-05BK | DG200AAA |  | 38510/11108BEA | SJM191BEA |  |
| SW-05BK883 | DG200AAA/883 |  | 38510/11108BEC | SJM191BEC |  |
| SW-05BY | DG200AAK |  | 38510/11601BCA | SJM300BCA |  |
| SW-05BY883 | DG200AAK/883 |  | 38510/11601BCC | SJM300BCC |  |
| SW-05FK | DG200ABA |  | 38510/11601BIC | SJM300BIC |  |
| SW-05FY | DG200ABK |  | 38510/11602BCA | SJM301BCA |  |
| SW-05GP | DG200ACJ |  | 38510/11602BCC | SJM301BCC |  |
| SW-201BQ |  | DG411AK | 38510/11602BIC | SJM301BIC |  |
| SW-2018Q883 |  | DG411AK/883 | 38510/11603BCA | SJM302BCA |  |
| SW-201FQ |  | DG411AK | 38510/11603BCC | SJM302BCC |  |
| SW-201GP |  | DG411DJ | 38510/11604BCA | SJM303BCA |  |
| SW-202BQ |  | DG412AK | 38510/11604BCC | SJM303BCC |  |
| SW-202BQ883 |  | DG412AK/883 | 38510/11605BCA | SJM304BCA |  |
| SW-202FQ |  | DG412AK | 38510/11605BCC | SJM304BCC |  |
| SW-202GP |  | DG412DJ | 38510/11605BIC | SJM304BIC |  |
| TL520N | SI8601DJ |  | 38510/11606BCA | SJM305BCC |  |
| TSC7135CJI | S17135CK |  | 38510/11606BCC | SJM305BCA |  |
| TSC7135CPI | S17135CJ |  | 38510/11606BIC | SJM305BIC |  |
| TSC7541JN | SI7541AJN |  | 38510/11607BCA | SJM306BCA |  |
| TSC7541KN | SI7541AKN |  | 38510/11607BCC | SJM306BCC |  |
| TSC7541SD | SI7541ASD |  | 38510/11608ECA | SJM307BCA |  |
| TSC7541TD | SI7541ATD |  | 38510/116085CC | SJM307BCC |  |
| TSC7660COA | SI7660DY |  | 38510/12301ABCA | SJM200ABCA |  |
| TSC7660CPA | S17660CJ |  | 38510/12301ABCC | SJM200ABCC |  |
| 1109CD | DG400AK |  | 38510/12301f.BIC | SJM200ABIC |  |

Siliconix
incorporated

| Part Number | Slliconix Direct Replacement | Sillconlx Similar Replacement | Part Number | Siliconix <br> Direct <br> Replacement | Siliconix Similar Replacement |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 38510/12302ABEA | SJM201ABEA |  | 8100603EA | DG5142AK DESC |  |
| 38510/12302ABEC | SJM201ABEC |  | 8100603IC | DG5142AA DESC |  |
| 38510/19001BXC | SJM506BXC |  | 8100604EA | DG5143AK DESC |  |
| 38510/19003BXC | SJM507BXC |  | 8100605EA | DG5144AK DESC |  |
| 38510/19007BEC | SJM508ABEC |  | 8100605IC | DG5144AA DESC |  |
| 38510/19008BEC | SJM509ABEC |  | 8100606EA | DG5145AK DESC |  |
| 7705201EA | DG508AAK DESC |  | 8100609EA | DG5140AK DESC |  |
| 7705201EC | DG508AAK DESC |  | 8100609IC | DG5140AA DESC |  |
| 7705301EA | DG201AAK DESC |  | 8100610EA | DG5141AK DESC |  |
| 7705301EC | DG201AAK DESC |  | 81006101C | DG5141AA DESC |  |
| 7801401CA | DG129AK DESC |  | 8100611EA | DG5142AK DESC |  |
| 7801401CC | DG129AP DESC |  | 81006111C | DG5142AA DESC |  |
| 8100601EA | DG5140AK DESC |  | 8100612EA | DG5143AK DESC |  |
| 81006011C | DG5140AA DESC |  | 8100613EA | DG5144AK DESC |  |
| 8100602EA | DG5141AK DESC |  | 8100613IC | DG5144AA DESC |  |
| 81006021C | DG5141AA DESC |  | 8100614EA | DG5145AK DESC |  |

This Cross Reference material is accurate to the best knowledge and bellef of Siliconix incorporated. Since individual circuit design and layout can influence device performance, the purchaser must be responsible for the ultimate selection and determination of interchangeability.

## Analog Switches and Multiplexers

## TABLE OF CONTENTS

Introduction ..... 5-1
DG123: 5-Channel SPST PMOS Analog Switch ..... 5-8
DG125: 5-Channel SPST PMOS Analog Switch ..... 5-11
DG126/129/140: Dual DPST JFET Analog Switches ..... 5-15
DG133/134/141: Dual SPST JFET Analog Switches ..... 5-22
DG139/142/145: Dual DPDT JFET Analog Switches ..... 5-30
-- DG143/144/146: SPDT JFET Analog Switches ..... 5-38
DG172: Monolithic 4-Channel PMOS Analog Switch ..... 5-46
DG180/181/182: High-Speed Driver with Dual SPST JFET Switches ..... 5-51
DG183/184/185: High-Speed Driver with Dual DPST JFET Switches ..... 5-62
DG186/187/188: High-Speed Driver with SPDT JFET Switch ..... 5-74

- DG189/190/191: High-Speed Driver with Dual SPDT JFET Switches ..... 5-85
DG200A: Dual Monolithic SPST CMOS Analog Switch ..... 5-96
DGP201A: Precision Monolithic Quad SPST CMOS Analog Switch ..... 5-102
DG201A/202: Quad Monolithic SPST CMOS Analog Switches ..... 5-117
DG211/212: Low Cost 4-Channel Monolithic SPST CMOS Analog Switches ..... 5-129
DG221: 4-Channel Monolithic SPST CMOS Analog Switch with Data Latches ..... 5-143
DG243: Monolithic General Purpose CMOS Analog Switch ..... 5-151
DG271: High-Speed Quad Monolithic SPST CMOS Analog Switch ..... 5-156
DG300A/301A/302A/303A: CMOS Analog Switches ..... 5-161
DPG303A: Precision Dual SPDT CMOS Analog Switch ..... 5-173
DG304A/305A/306A/307A: CMOS Analog Switches ..... 5-184
DG308A/309: Quad Monolithic SPST CMOS Analog Switches ..... 5-195
DG381A/384A/387A/390A: General Purpose CMOS Analog Switches ..... 5-201
DG400-405: Low-Power - High-Speed CMOS Analog Switches ..... 5-212
DG408/409: 8-Channel/Dual 4-Channel High Performance
CMOS Analog Multiplexers ..... 5-229
DG411/412/413: Precision Monolithic Quad SPST CMOS Analog Switches ..... 5-234
DG417/418/419: Precision MiniDIP CMOS Analog Switches ..... 5-245
DG421/423/425: Low-Power - High-Speed Latchable CMOS Analog Switches ..... 5-255
DG441/442: Monolithic Quad Switches SPST CMOS Analog Switches ..... 5-265
DG444/445: Monolithic Quad SPST CMOS Analog Switches ..... 5-274
DG480: High-Speed CMOS Octal Analog Switch Array ..... 5-282
DG485: Low-Power - High-Speed CMOS Octal Analog Switch Array ..... 5-288
DG501: 8-Channel Multiplex Switch with Decode ..... 5-294
DG503: 8-Channel Multiplex Switch with Decode ..... 5-299
DG506A/507A: 16-Channel/Dual 8-Channel CMOS Analog Multiplexers ..... 5-303
DGP508A: Precision 8-Channel CMOS Multiplexer/Demultiplexer ..... 5-314
DG508A/509A: 8-Channel/Dual 4-Channel CMOS Analog Multiplexers ..... 5-331
DG526/527: 16-Channel and Dual 8-Channel Latchable Multiplexers ..... 5-345
DG528/529: 8-Channel and Dual 4-Channel Latchable Multiplexers ..... 5-357
DG548/549: 8-Channel and Dual 4-Channel CMOS Analog Multiplexers with Overvoltage protection ..... 5-369
DG566: Serial-Loading Octal SPST High-Voltage Analog Switch ..... 5-375
DG568/569: 8- and Dual 4-Channel High-Voltage CMOS Multiplexers with Latches ..... 5-381
DG5040-5045: Monolithic General Purpose CMOS Analog Switches ..... 5-389
DG5140/5141/5142/5143/5144/5145: Low-Power - High-Speed CMOS Analog Switches ..... 5-398
DG601: High-Speed Quad SPST CMOS Analog Switch ..... 5-407
DG908/909: 8-Channel/Dual 4-Channel Fault Protected CMOS Analog Multiplexers ..... 5-414
G118: Monolithic 6-Channel Enhancement-Type MOSFET Switch ..... 5-419
G119: Monolithic 6-Channel Enhancement-Type MOSFET Switch ..... 5-422
Si3002: Monolithic SPDT MOS Switch with Driver ..... 5-425


# ANALOG SWITCHES AND MULTIPLEXERS 

## INTRODUCTION

Siliconix is the world's leading supplier of high performance, precision solid-state analog switches and multiplexers. Through the implementation of state-of-the-art technologies (CMOS, DMOS, bipolar/PMOS, and JFET processes) in conjunction with advanced design techniques, the products shown in this section represent a broad selection of industrial, military, and commercial grade parts suiting a wide range of applications. Siliconix is dedicated to giving the designer the widest range of functions, performance, and packaging as standards to ensure ease of design.

The products in this section include all of the popular Siliconix "DG" series of single, dual, and quad analog switches, single-ended and differential multiplexers plus many new and preliminary devices.

Siliconix is branching out into the higher performance switch and multiplexer arena with our proprietary high voltage silicon gate DG400 family. The established DG200, DG300, and DG500 families are made on our mature metal gate process which gives adequate performance for many applications. If higher performance (i.e. lower ON resistance, leakage currents, and power dissipation with faster switching) is required in your application, then the DG400 family is recommended. Most of our DG4XX devices, including analog switches, multiplexers, latched switches, and switch arrays, incorporate ESDS protection $> \pm 4000 \mathrm{~V}$. Single supply operation, charge injection optimization, and a wide range of packaging options including gull-wing small outline, PLCC and LCC packages are additional benefits of this family.

A wide range of preliminary products are covered in this section including multiplexers (DI and silicon gate), PolyMOS ${ }^{\text {™ }}$ fast switches, and silicon gate switch arrays. In the near future, Siliconix will release two DI (dielectric isolation) multiplexers with overvoltage (DG548) and/or fault protection (DG908) and two high performance silicon gate multiplexers (DG408/409). If extremely fast switching and very low ON resistance are the most important parameters in your system, then the DG601 PolyMOS ${ }^{\text {™ }}$ quad analog switches, pin compatible with the industry standards DG201A/202, are the devices of choice.

Switch arrays (serial-in, parallel-out) are a new architecture giving designers greater levels of flexibility in routing signals. The DG480/485 are silicon gate switch array multiplexers that allow control of any of eight switches. Now, summing node applications can be accomplished using a high performance switch array architecture.

Finally, Siliconix continues to expand the increasingly popular lines of U.S. MIL-M38510 QPL and European BS9000 approved parts which have been screened for use in military applications.

The following discuss important selection criteria for analog switches and multiplexers. See the detailed selector guide to make the job of selecting the correct part for a specific application easier.

## Functional Description

One of the most common control elements in electrical circuitry is the ON-OFF switch. The switch has evolved over the years from the manually operated circuit breaker of the early experimenters to the multi-switch integrated circuits of today. However, the function of the switch has remained the same; to electrically isolate or connect two sections of a circuit. The ideal switch has the following characteristics:

1) Zero ON resistance
2) Infinite OFF resistance
3) Instantaneous ton and toff times

Although an analog switch is not perfect and can have many different parasitic elements (Figure 1), it can still be a very good approximation of the ideal switch. ON resistance ( $\mathrm{r} \mathrm{DS}(\mathrm{ON})$ ) can be as low as $10 \Omega$, OFF isolation can be as high as 90 dB (at 1 MHz ), and switching speeds can reach 60 ns for a CMOS part, while PolyMOS ${ }^{\text {m }}$ can obtain 30 ns switching speeds.


Figure 1. Comparison of the "Ideal" Switch to a Solid-state Analog Switch

## Analog Switch Types

Before discussing specific parameters of the Siliconix analog switch product line, a brief description and the prime differences between the four processes used in analog switches is provided.

## JFET

The n-channel JFETs used in analog switches such as the DG180 family are depletion mode devices. To maintain a depletion mode JFET switch in the ON state, the value $V_{G S}$ should be at or near zero. The switch is turned OFF by making $V_{G S}$ more negative than 6 volts. When the switch is $O N, V_{G S}$ is maintained at zero by a floating gate drive circuit. This makes the ON resistance extremely constant over the entire analog signal range (Figure 2).


Figure 2. JFET "ON" Resistance

Siliconix
incorporated

## PMOS

To maintain an enhancement mode PMOS switch in the ON state, the gate is held at a negative voltage that ensures that $V_{G S}$ exceeds the threshold voltage of the FET even when the analog signal is at the extremes of its range. However, since the $\mathrm{rDS}(\mathrm{ON})$ of a MOSFET is a function of $\mathrm{V}_{\mathrm{GS}}$, the ON resistance will vary with the analog signal voltage (Figure 3).

The variation in ON resistance of the PMOS analog switch is a serious limitation in some applications since it can cause distortion of the analog signal. This effect can be minimized if the load resistance is high compared to the switch resistance.

## DMOS

DMOS (double diffused MOS) switches are n-channel (NMOS) enhancement mode devices capable of subnanosecond switching speeds due to their short channel length and lateral, as opposed to vertical, current flow. Lateral construction also allows low parasitic capacitances which makes DMOS switches ideal for wideband signals (> 500 MHz ). However, they exhibit similar ON resistance variations as the PMOS switches.

## CMOS

Since CMOS analog switches are parallel combinations of $p$ - and $n$-channel MOSFETs, the effective ON resistance is a combination of the PMOS and NMOS resistance curves (Figure 4). This gives a fairly constant ON resistance over the entire analog voltage range. The CMOS switch also has the advantage of very low quiescent supply current because other than for channel leakage, no current flows in the driver except when a control input transition occurs.


Figure 3. Varlation of PMOS Switch Resistance with Signal Voltage


Figure 4. Graph of CMOS Switch Resistance vs. Analog Signal

## Metal Gate And Silicon Gate CMOS

Both metal and silicon gate technologies are incorporated into our CMOS processes, but each is used with separate product lines. The mature metal gate process, is used for our DG200, DG300, and DG500 families. Our newer silicon gate process (DG400 family) is recommended for applications needing state-of-the-art performance and versatility.

Figure 5 gives a comparison of the ON resistance curves for a JFET (DG180), a PMOS (DG172), a metal gate CMOS (DG201A) and a silicon gate CMOS (DG400) analog switches.


Figure 5. Performance of FET Switches

## Important Switch Parameters

Each switch family in the Siliconix product line has a set of distinct characteristics that make it suitable for certain types of applications. Several major specifications should be compared and prioritized before selecting an analog switch for a particular circuit.

## $r_{\text {DS(ON) }}$

This specification is simply the dc resistance of the channel when the analog switch is in the ON state. As explained earlier, the ON resistance of an analog switch depends upon the device type and the analog signal magnitude. Although the resistance may vary across the entire analog signal range, the worst case is normally specified on the data sheet.

## Switching Speed

Switching speed is the elapsed time from the application of the control signal on the input pin to the appearance (or disappearance) of the analog signal at the output. Switching speed can be affected by the load on the analog switch. Each data sheet shows a switching time test circuit with a standard load for comparison purposes.

## Switch Current

The amount of current that can be fed through the switch channel is sometimes important. For example, the DG411 can handle up to 100 mA of pulsed current or 30 mA of continuous current, while the DG180 can pass up to 200 mA of continuous current.

## Break-Before-Make vs. Make-Before-Break

For most analog switch applications, break-before-make switching is desired. This is the case because in most applications it is necessary to disconnect one signal source before connecting another to avoid source crosstalk. However, make-before-break switching is critical in some control circuits such as the feedback resistor gain selector for programmable gain op amps, to avoid opening the loop.

Siliconix
incorporated

## Electrostatic Discharge Sensitivity (ESDS)

Electrostatic discharge is the transfer of charge that occurs when an object makes contact with a device at a different potential. The government, per MIL-883C method 3015, has classified three levels of voltage protection that a device must withstand on all pins (logic input pins are the most susceptible). Class 1 devices are protected to 1999 V , Class 2 from 2000 to 3999 V , and Class 3 protection is greater than 4000 V . Our DG200, DG300, DG506-509 families of metal gate devices are designed to withstand between 600 and 1999 V. Eeginning with the DG411 series, all our new devices have Class 2 or 3 ESDS ratings and are marked accordingly.

## Charge Injection

Charge injection is the transfer of charge to a load from the gates of the FETs during switching. In a sample and hold circuit, charge injection is critical as the charge added or subtracted from the holding capacitor is seen as an error. The lower the charge injection the better. The DG400 family, especially the DG44X and DG411 series, are designed for balanced (near zero) charge injection. The DG601 and DG44X use internal compensation on the drain and/or source to minimize the charge injection seen by applications sensitive to this parameter.

## Power Supplies and Power Consumption

A bipolar supply means positive and negative voltages are used, while single supply means the negative supply is grounded. Most analog designs use bipolar supplies, but a growing number are turning to single supply operation to save board space and cost. Most of our devices work well with bipolar supplies but only a few function properly in the single supply mode. The DG400 family of analog switches and multiplexers not only functions superbly in a single supply mode, but is fully characterized and specified with $V+$ at 12 V and V - at GND. The lower the power consumed by a device within a system the better. The DG400 family generally consumes under $10 \mu \mathrm{~A}$ of supply current compared to the milliamps required by previous products.

## Interfacing

This can be one of the most important parameters of an analog switch application since so many possibilities exist. The two most important interface criteria are logic compatibility and microprocessor compatibility.

The two most common logic families are TTL and CMOS. The standard logic levels for both logics are displayed in Table 1. Remember that not all analog switches are compatible with both types of logic. Refer to the functional diagram section of each data sheet to determine the required logic levels.

Table 1


Logic Levels for TTL and CMOS Compatibility

Microprocessor compatibility is a growing concern when designing with analog switches. Standard analog switches require a constant control signal present on the input to hold the switch in the desired position (ON or OFF). This could tie up a microprocessor control system unless external latches are added to control the switch. The DG221 and DG42X series have incorporated these latches, complete with control logic, onboard to minimize parts count and ease interface to microprocessor-based control systems.

## Multiplexing

Analog multiplexers represent a higher level of integration of analog switches. They have many (4, 8, 16, or more) inputs with only 1 or 2 common outputs. Multiplexers are used where it is necessary to transfer information from many signal channels at a transmitting point to a central or common receiving point, or vice versa. This is most often used when only one transmission line is available for all data transfer between points. The transmitted signals are in either analog or digital form, with multiplexers in this section being the analog variety that pass bipolar voltages or currents which are often obtained from transducers. The analog signals may represent any physical phenomenon such as temperature, pressure, velocity, speech, etc. Examples of this can be found in data acquisition, industrial process control, aircraft systems monitoring, medical electronics, telemetry, and communications.

## Differential vs. Single-Ended Multiplexing

When is it better to select a differential multiplexer versus a single-ended configuration? Figures 6 and 7 demonstrate both options. Single-ended multiplexing, as shown in Figure 6, applies to systems that have signal sources that are close to full-scale range and are referenced to a common point (usually ground). Another case is where differential signal sources with small signal amplitude (millivolt range) are generated by transducers. Instrumentation amplifiers can be used to provide a common reference for all of the signals and reduce feedthrough errors and losses while tailoring each signal source to a desired voltage (or current) to obtain the maximum resolution available in an A/D or D/A converter or other device driven by the multiplexer.

Differential multiplexing (Figure 7) is utilized when all signal sources are uniform or close to full-scale range and can tolerate switching transients or some mismatch without a significant degradation of the signal accuracy via the multiplexer. Major considerations are switch matching ( $\mathrm{r} D S(O N$ ), I (OFF) , and capacitance), common-mode rejection, and the system's tolerance to switching transients introduced by the break-before-make switching sequence.


Figure 6. Single-Ended Multiplexing


Figure 7. Differential Multiplexing

Siliconix incorporated

## Factors Affecting System Performance

In any multiplexer application, the following factors should be considered:

1) System Attenuation -- Includes loss in the analog signal caused by the multiplexer and the transmission path. This is a frequency dependent factor.
2) Channel Isolation -- At low frequencies, this is principally a function of channel OFF leakage currents, and at high frequencies, it is a function of device and system capacitances.
3) Crosstalk -- There are several sources of crosstalk, the main ones being overlapped between switching channels due to imperfect break-before-make switching, switch leakages, OFF switch capacitances, inter-switch capacitances, stray circuit capacitances, distortion in the transmission medium, etc.
4) Noise -- There are several sources of noise, including thermal or Johnson noise generated in any resistive components, crosstalk, leakages, switching transients, as well a thermal EMFs and transmission path pickup.
5) Switching Rate -- This is important in sampling system where it determines the maximum bandwidth frequency of the multiplexer (via the sampling theorem) and defines crosstalk errors.

Siliconix incorporated

## 5-Channel SPST

PMOS Analog Switch

## FEATURES

- Low Level Logic Control
- Make-Before-Break Switching Action
- Very Low Standby Power Requirements


## BENEFITS

- Reduces External Components Required
- Reduces Switching Errors

APPLICATIONS<br>Feedback Switching for Op Amps<br>- Commutation Systems<br>- Portable and Remote Operation

## DESCRIPTION

The DG123 is a 5 -channel single-pole, single-throw analog switch designed for low level logic controlled analog switching in instrumentation, process control, and communications systems. Featuring make-before-break action, the DG123 can be used inside closed loop systems to select one of five inputs for multiplexing/demultiplexing of analog signals, or for gain bandwidth control (by switching passive elements), without opening the loop. The reference pin $\left(V_{R}\right)$ is normally connected to ground to allow a low-level input ( 0.4 V to 1.3 V ) to control

## PIN CONFIGURATION

Flat Package

Top View
Order Number: DG123AL/883


Order Numbers: DG123AP or DG123BP

the ON-OFF condition of each switch. The standby or OFF state power consumption is less than 0.5 mW . The DG123 is a bi-directional MOS switch, rated to handle $\pm 10 \mathrm{~V}$ analog signals at up to 30 mA continuous current. Each switch will block 20 V peak-to-peak signals when OFF. Package options are the 14-pin ceramic DIP and flatpack. The former is characterized for operation over the standard industrial, B suffix and military, A suffix temperature ranges, while the latter is specified for the military range only.

## FUNCTIONAL BLOCK DIAGRAM

Siliconix
incorporated

| $V+$ to $V$ - | 36 V | Current (Any Terminal) . ......................... 30 mA |
| :---: | :---: | :---: |
| $V_{D}$ to $V-$ | 36 V | Storage Temperature . . . . . . . . . . . . . . . . . . -65 to $150^{\circ} \mathrm{C}$ |
| $V_{S}$ to V- | 36 V | Operating Temperature (A Suffix) .......... 55 to $125^{\circ} \mathrm{C}$ |
| $V_{D}$ to $V_{S}$ | 25 V | (B Suffix) .......... - 25 to $85^{\circ} \mathrm{C}$ |
| $V_{S}$ to $V_{D}$ | 25 V | Power Dissipation (Package)* |
| $V_{R}$ to $V$ - | 30 V | Flat Package** ..................................... 850 mW 14-Pin DIP*** ................................ 825 mW |
| $V_{\mathbb{I N}}$ to V - | 30 V |  |
| $V_{R}$ to $V_{\text {IN }}$ | 6 V | ** Derate $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$. |
| $\mathrm{V}_{\mathbb{N}}$ to $\mathrm{V}_{\mathrm{R}}$ | 2 V | *** Derate $11 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$. |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & \mathrm{V}_{+}=10 \mathrm{~V} \\ & \mathrm{~V}-=-20 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{R}}=0 \mathrm{~V} \end{aligned}$ |  | LIMITS |  |  |  |  |  | UNIT |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-25^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | $\begin{gathered} \text { B } \\ \text { SUFFIX } \\ -25 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {ANALOG }}$ |  |  | 1,2,3 |  | -10 | 10 | -10 | 10 | V |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS }}(\mathrm{ON})$ | $\begin{aligned} & I_{S}=-1 \mathrm{~mA} \\ & \mathrm{I}_{\mathbb{N}}=1 \mathrm{~mA} \end{aligned}$ | $V_{D}=10 \mathrm{~V}$ | 1,3 2 | 70 |  | 100 |  | 125 150 | $\Omega$ |
|  |  |  | $V_{D}=0$ | 1,3 2 | 100 |  | 200 |  | 225 300 |  |
|  |  |  | $V_{D}=-10 \mathrm{~V}$ | 1,3 2 | 270 |  | 450 600 |  | 500 600 |  |
| Source OFF Leakage Current | Is(OFF) | $\begin{gathered} V_{S}=-10 \mathrm{~V}, V_{D}=10 \mathrm{~V} \\ V_{\mathbb{I N}}=0.4 \mathrm{~V} \end{gathered}$ |  | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ |  | -1 -1000 |  | -5 -100 |  | nA |
| Drain OFF <br> Leakage Current | ID(OFF) | $\begin{gathered} V_{D}=-10 \mathrm{~V}, V_{S}=10 \mathrm{~V} \\ V_{\mathbb{I N}}=0.4 \mathrm{~V} \end{gathered}$ |  | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ |  | $\left\lvert\, \begin{gathered} -1 \\ -4000 \end{gathered}\right.$ |  | $\begin{gathered} -10 \\ -300 \end{gathered}$ |  |  |
| Channel ON <br> Leakage Current | $\begin{aligned} & I_{\mathrm{D}(\mathrm{ON})}+ \\ & \mathrm{I}_{\mathrm{S}(\mathrm{ON})} \\ & \hline \end{aligned}$ | $\begin{gathered} V_{D}=V_{S}=10 \mathrm{~V} \\ \mathrm{I}_{\mathbb{N}}=1 \mathrm{~mA} \end{gathered}$ |  | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ |  |  | 4 4000 |  | $\begin{gathered} 10 \\ 300 \end{gathered}$ |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |
| Input Voltage HIGH | $\mathrm{V}_{\text {INH }}$ | $\mathrm{I}_{\mathbb{N}}=1 \mathrm{~mA}$ |  | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} 1 \\ .8 \\ 1.3 \\ \hline \end{gathered}$ |  | $\begin{gathered} 1 \\ 1.0 \\ 1.3 \\ \hline \end{gathered}$ | V |
| Input Current with Input Voltage LOW | $\mathrm{I}_{\text {INL }}$ | $\mathrm{V}_{\mathbb{I N}}=0.4 \mathrm{~V}$ |  | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ |  |  | 1 100 |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ | $\mu \mathrm{A}$ |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |
| Turn-ON Time | ${ }^{\text {ton }}$ | See Switching Time Test Circuit ( $C_{L}=35 \mathrm{pF}, R_{\mathrm{L}}=2 \mathrm{k} \Omega$ ) |  | 1 |  |  | 0.3 |  | 0.5 | $\mu \mathrm{s}$ |
| Turn-OFF Time | ${ }^{\text {t OFF }}$ |  |  | 1 |  |  | 2 |  | 2 |  |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} V+=10 \mathrm{~V} \\ \mathrm{~V}-=-20 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{R}}=0 \mathrm{~V} \end{gathered}$ |  |  | LIMITS |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-25^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{array}{\|r} \text { SUF } \\ \text { SUF } \\ \hline-55 \text { to } \end{array}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{FFIX} \\ & 125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{array}{r} \mathrm{B} \\ \mathrm{SuF} \\ -25 \text { to } \end{array}$ | FIX $85^{\circ} \mathrm{C}$ |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAx ${ }^{\text {b }}$ |  |
| DYNAMIC (Cont ${ }^{\text { }}$ d) |  |  |  |  |  |  |  |  |  |
| Source-OFF Capacitance | $\mathrm{C}_{\text {S(OFF) }}$ | $\begin{gathered} V_{S}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{f}}=0 \\ \mathrm{f}=1 \mathrm{MHz} \end{gathered}$ | 1 | 5 |  |  |  |  | pF |
| Drain-OFF Capacitance | $C_{\text {d ( OFF) }}$ | $\begin{gathered} V_{D}=0 \mathrm{~V}, I_{S}=0 \\ f=1 \mathrm{MHz} \end{gathered}$ | 1 | 18 |  |  |  |  |  |
| Off Isolation |  | $\begin{gathered} R_{L}=100 \Omega, C_{L}=3 \mathrm{pF} \\ f=5 \mathrm{MHz} \end{gathered}$ | 1 | >50 |  |  |  |  | dB |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | It | One Channel ON $\mathrm{I}_{\mathrm{IN}}=1 \mathrm{~mA}$ | 1 |  |  | 3 |  | 3 | mA |
| Negative Supply Current | I- |  | 1 |  | -6 |  | -6 |  |  |
| Reference Supply Current | $I_{R}$ |  | 1 |  | -0.5 |  | -0.5 |  |  |
| Positive Supply Current | $1+$ | All Channels OFF$V_{\mathbb{N}}=0.4 \mathrm{~V}$ | 1 |  |  | 15 |  | 25 | $\mu \mathrm{A}$ |
| Negative Supply Current | 1- |  | 1 |  | -20 |  | -40 |  |  |
| Reference Supply Current | $I_{R}$ |  | 1 |  | -10 |  | -20 |  |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for 'DESIGN AID ONLY, not guaranteed nor subject to production testing.

## SWITCHING TIME TEST CIRCUIT

Switch output waveform shown for $V_{S}=$ constant with logic input waveform as shown. Note that $V_{S}$ may be + or - as per switching time test circuit. $V_{O}$ is the steady state output with switch on. Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.


## FEATURES

- Internal Zener Diode Protection
- Low Standby Power Requirements ( $\mathrm{PSTDBY}^{\text {STA }} 0.5 \mathrm{~mW}$ )
- Low OFF Leakage
- Low Level Logic Control


## BENEFITS

- Reduces Switching Errors
- Reduces External Components


## APPLICATIONS

- Communication Systems
- Portable and Battery Operation
- Op Amp Switching
- Variable Gain Switching


## DESCRIPTION

The DG125 is a 5 -channel single-pole, single-throw analog switch designed for low level logic controlled analog switching in instrumentation, process control, and communications systems. Featuring make-before-break action, the DG125, built on Siliconix's PMOS process, can be used inside closed loop systems to select one or more of five inputs for multiplexing/demultiplexing, summing of analog signals, or for gain bandwidth control (by switching passive elements), without opening the loop.

In standby or OFF state, power consumption is less than 0.5 mW . The DG125 is a bi-directional MOS switch, rated to handle $\pm 10 \mathrm{~V}$ analog signals at up to 30 mA continuous current. Each switch will block 20 V peak-to-peak signals when OFF.

Packaging for the DG125 includes 14-pin side braze and flatpack options. Performance grades include both the military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) and industrial, B suffix ( -25 to $85^{\circ} \mathrm{C}$ ) temperature ranges. The flatpack option is only available in the military grade.

Flat Package


Top Vlew
Order Number: DG125AL/883


Order Numbers: DG125AP or DG125BP


One 5-Channel Switch per Package*
Truth Table

| LOGIC | SWITCH |
| :---: | :---: |
| 0 | ON |
| 1 | OFF |

Logic "0" ${ }^{\prime \prime} \leq 0.5 \mathrm{~V}$
Logic $1 " \geq 4.1 \mathrm{~V}$
*Switches Shown for Logic "1" Input

ABSOLUTE MAXIMUM RATINGS

| $V+$ to $V$ - | 36 V |
| :---: | :---: |
| $V_{D}$ to $V-$ | 36 V |
| $V_{S}$ to V - | 36 V |
| $V_{D}$ to $V_{S}$ | 25 V |
| $V_{S}$ to $V_{D}$ | 25 V |
| $V_{L}$ to V- | 30 V |
| $\mathrm{V}_{\text {IN }}$ to V - | 30 V |
| $\mathrm{V}_{\mathrm{L}}$ to $\mathrm{V}_{\mathrm{IN}}$ | 6 V |

Current, (Any Terminal) .......................... 30 mA
Storage Temperature . . . . . . . . . . . . . . . . . . . . 65 to $150^{\circ} \mathrm{C}$
Operating Temperature (A Suffix) .......... -55 to $125^{\circ} \mathrm{C}$
(B Suffix) ............ -25 to $85^{\circ} \mathrm{C}$
Power Dissipation (Package) *
Flat Package**
750 mW
14-Pin DIP*** .......................................... 825 mW

* All leads soldered or welded to PC board.
** Derate $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
*** Derate $11 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.


## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER . | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & \mathrm{V}_{+}=10 \mathrm{~V} \\ & \mathrm{~V}_{-}=-200 \\ & \mathrm{~V}_{\mathrm{L}}=4.5 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | $\begin{array}{r} \text { B } \\ \text { SUFFIX } \\ -25 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{array}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## SWITCH

| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {analog }}$ |  |  | 1,2,3 |  | -10 | 10 | -10 | 10 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS(ON) }}$ | $\begin{aligned} & l_{s}=-1 \mathrm{~mA} \\ & \mathrm{~V}_{\mathbb{N}}=0.5 \mathrm{~V} \end{aligned}$ | $V_{D}=10 \mathrm{~V}$ | 1,3 2 | 70 |  | 100 125 |  | 125 150 | $\Omega$ |
|  |  |  | $\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}$ | 1,3 2 | 100 |  | $\begin{aligned} & 200 \\ & 250 \end{aligned}$ |  | 225 300 |  |
|  |  |  | $\mathrm{V}_{\mathrm{D}}=-10 \mathrm{~V}$ | 1,3 2 | 270 |  | 450 600 |  | 500 600 |  |
| Source OFF <br> Leakage Current | Is(OFF) | $\begin{gathered} V_{S}=-10 \mathrm{~V}, V_{D}=10 \mathrm{~V} \\ V_{\mathbb{N}}=4.1 \mathrm{~V} \end{gathered}$ |  | 1 | -0.02 | $\left\lvert\, \begin{gathered} -1 \\ -1000 \end{gathered}\right.$ |  | $\begin{gathered} -5 \\ -100 \end{gathered}$ |  | nA |
| Drain OFF <br> Leakage Current | $I_{\text {d ( OFF }}$ | $\begin{gathered} V_{D}=-10 \mathrm{~V}, V_{S}=10 \mathrm{~V} \\ V_{I N}=4.1 \mathrm{~V} \end{gathered}$ |  | 1 | -0.7 | $\begin{gathered} -1 \\ -4000 \end{gathered}$ |  | $\begin{gathered} -10 \\ -300 \end{gathered}$ |  |  |
| Channel ON Leakage Current | $\begin{gathered} I_{\mathrm{D}(\mathrm{ON})}+ \\ \mathrm{I}_{\mathrm{S}(\mathrm{ON})} \end{gathered}$ | $\begin{gathered} V_{D}=10 \mathrm{~V}, V_{\mathbb{N}}=0.5 \mathrm{~V} \\ I_{S}=0 \end{gathered}$ |  | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | -0.003 |  | $\begin{gathered} 4 \\ 4000 \end{gathered}$ |  | $\begin{gathered} 10 \\ 300 \end{gathered}$ |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |
| Input Current with Input Voltage HIGH | $\mathrm{I}_{\text {INH }}$ | $\mathrm{V}_{\mathbb{N}}=4.1 \mathrm{~V}$ |  | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 0.006 | $\begin{gathered} -1 \\ -10 \end{gathered}$ | $\begin{gathered} 1 \\ 10 \end{gathered}$ | $\begin{aligned} & -10 \\ & -10 \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\mu \mathrm{A}$ |
| Input Current with Input Voltage LOW | IINL | $\mathrm{V}_{\mathbb{I}}=0.5 \mathrm{~V}$ |  | 1,3 2 | -0.5 | $\begin{aligned} & -0.7 \\ & -0.7 \end{aligned}$ |  | -1 -1 |  | mA |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |
| Turn-ON Time | ${ }^{\text {ton }}$ | See Switching Time Test Circuit |  | 1 | 0.1 |  | 0.3 |  | 0.5 | дs |
| Turn-OFF Time | toff |  |  | 1 | 0.65 |  | 2 |  | 2 |  |

Siliconix
incorporated

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & \mathrm{V}_{+}=10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=-20.5 \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{array}{\|l\|} \hline 1=25^{\circ} \mathrm{C} \\ 2=125,85^{\circ} \mathrm{C} \\ 3=-55,-25^{\circ} \mathrm{C} \\ \hline \end{array}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | B SUFFIX -25 to $85^{\circ} \mathrm{C}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

DYNAMIC (Cont'd)

| Source-OFF Capacitance | $C_{\text {S(OFF) }}$ | $V_{S}=0 \mathrm{~V}, I_{D}=0$ <br> $f=1 \mathrm{MHz}$ | 1 | 3 |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drain-OFF Capacitance | $C_{D \text { (OFF) }}$ | $V_{D}=0 \mathrm{~V}, I_{S}=0$ <br> $f=1 \mathrm{MHz}$ | 1 | 7 |  |  |  |  |
| Off Isolation |  | $R_{L}=100 \Omega, \mathrm{C}_{\mathrm{L}}=3 \mathrm{pF}$ <br> $\mathrm{f}=5 \mathrm{MHz}$ | 1 | $>50$ |  |  |  |  |

SUPPLY

| Positive Supply Current | $1+$ | One Channel ON$V_{\mathbb{I N}}=0.5 \mathrm{~V}$ | 1 | 1.4 |  | 3 |  | 3 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Negative Supply Current | 1- |  | 1 | -2.4 | -6 |  | -6 |  |  |
| Logic Supply Current | $I_{L}$ |  | 1 | 1.15 |  | 3 |  | 3 |  |
| Positive Supply Current | $1+$ | All Channels OFF$V_{\mathbb{N}}=4.1 \mathrm{~V}$ | 1 | 0.1 |  | 15 |  | 25 | $\mu \mathrm{A}$ |
| Negative Supply Current | I- |  | 1 | -0.02 | -20 |  | -40 |  |  |
| Logic Supply Current | $I_{L}$ |  | 1 | 0.04 |  | 20 |  | 20 |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

## SWITCHING TIME TEST CIRCUIT

Switch output waveform shown for $V_{S}=$ constant with logic input waveform as shown. Note that $V_{S}$ may be + or - as per switching time test circuit. $V_{O}$ is the steady state output with switch ON.
Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.


Not Recommended for New Designs

| V+ <br> Positive <br> Supply <br> Voltage <br> $(V)$ | Negative <br> Supply <br> Voltage <br> $(V)$ | V- <br> Vogic <br> Supply <br> Voltage <br> $(V)$ | VIN <br> Logic Input <br> Voltage <br> $V_{I N H}$ Min/ <br> $V_{I N L}$ Max <br> $(V)$ | V or <br> Analog <br> Voltage <br> Range <br> $(V)$ |
| :---: | :---: | :---: | :---: | :---: |
| 10 | -20 | 4.5 | $4.1 / 0.5$ | -10 to 10 |
| 15 | -15 | 4.5 | $4.1 / 0.5$ | -5 to 15 |
| 20 | -10 | 4.5 | $4.1 / 0.5$ | 0 to 20 |

# DG126/129/140 Dual DPST JFET Analog Switches 

## FEATURES

- < 1 mW Standby Power
- Bipolar Drivers
- Constant rDs(ON)

Over Signal Range

- OFF Isolation $>60 \mathrm{~dB}$
@ 1 MHz


## BENEFITS

- Minimizes Standby Power Requirements
- Better Radiation Tolerance
- Less Distortion
- Higher Frequency Switching


## APPLICATIONS

- Portable and Battery Powered Systems
- Switching in Satellite Applications
- Low Distortion Circuits
- High Frequency Switching Circuits


## DESCRIPTION

The DG126, DG129 and DG140 are dual double-pole single-throw analog switches for use in instrumentation, process control, and audio communication systems. This series is ideally suited for applications requiring a constant ON resistance over the entire analog range.

ON resistance for the DG126 is $<80 \Omega$, the DG129 $<30 \Omega$ and the DG140 < $10 \Omega$, and ON leakage for all three is $<2 \mathrm{nA}$. With all switches OFF, total power consumption is $<750 \mu \mathrm{~W}$. These switches have Make-Before-Break action and due to the processing are relatively Radiation tolerant. An enable pin $\left(_{R}\right)$ simplifies interfacing with microprocessor, or other logic. Package options are the 14 -pin side braze and flat pack.

Each device contains four junction-type field-effect transistors (JFETS) to achieve constant on resistance. Level-shifting drivers enable low-level inputs ( 0.8 to 2.5 V ) to control the ON-OFF state of each switch. With logic " 0 " at the driver input the switches will be OFF. With a logic " 1 " at the input the switches will be ON. In the ON state each switch will conduct current in either direction, and in the OFF state each switch will block voltages up to 20 V peak-to-peak.

Packaging for this series includes 14-pin side braze and flatpack options. Performance grades include both military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) and industrial, B suffix ( -25 to $85^{\circ} \mathrm{C}$ ) temperature ranges. The flatpack option is only available in the military grade.



Truth Table

| LOGIC | SWITCH |
| :---: | :---: |
| 0 | OFF |
| 1 | ON |
| Logic " 0 " $\leq 0.8 \mathrm{~V}$ |  |
| Logic "1" $\geq 2.5 \mathrm{~V}$ |  |

*Swltches Shown for Logic "1" Input

Two DPST Switches per Package*

## ABSOLUTE MAXIMUM RATINGS

| $V+$ to V - | 36 V |
| :---: | :---: |
| $V+$ to $V_{D}$ | 36 V |
| $V_{D}$ or $V_{S}$ | 36 V |
| $V_{D}$ to $V_{S}$ | $\pm 22 \mathrm{~V}$ |
| $V+$ to $V_{R}$ | 25 V |
| $\mathrm{V}_{\mathrm{R}}$ to V - | 25 V |
| $\mathrm{V}_{\mathbb{N}}$ to V - | 30 V |
| $V+$ to $V_{\text {IN }}$ | 25 V |
| $\mathrm{V}_{\mathrm{IN}}$ to $\mathrm{V}_{\mathrm{R}}$ | $\pm 6 \mathrm{~V}$ |


| Current (Any Terminal) | 30 mA |
| :---: | :---: |
| Storage Temperature | -65 to $150^{\circ} \mathrm{C}$ |
| Operating Temperature (A Suffix) | $\begin{aligned} & -55 \text { to } 125^{\circ} \mathrm{C} \\ & .-25 \text { to } 85^{\circ} \mathrm{C} \end{aligned}$ |
| Power Dissipation* |  |
| Flat Package** | 750 mW |
| 14-pin DIP*** | . 825 mW |
| * All leads welded or soldered to <br> ** Derate $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$ <br> *** Derate $11 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$ |  |

Storage Temperature-65 to $150^{\circ} \mathrm{C}$Power Dissipation*14-pin DIP***825 mW** Derate $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
*** Derate $11 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  | DG126 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & \mathrm{V}_{+}=12 \mathrm{~V} \\ & \mathrm{~V}_{-}=-18 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{R}}=0 \mathrm{~V} \end{aligned}$ |  | LIMITS |  |  |  |  |  | UNIT |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \\ & 2=125, \\ & 3=-55, \end{aligned}$ | $\begin{aligned} & 85^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{array}{r} A \\ \text { SuF } \\ -55 \text { to } \end{array}$ |  | $\begin{array}{r} 5 u \\ -25 \mathrm{ta} \end{array}$ | FIX <br> $85^{\circ} \mathrm{C}$ |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |  |
| Analog Signal Range | $V_{\text {analog }}$ |  |  | 1,2,3 |  | -10 | 10 | -8 | 8 | V |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS }}(\mathrm{ON})$ | $\begin{aligned} & l_{\mathrm{s}}=-10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathbb{N}}=2.5 \mathrm{~V} \end{aligned}$ | $V_{D}=10 \mathrm{~V}$ | $1,3$ | 30 |  | $\begin{gathered} 80 \\ 150 \end{gathered}$ |  | 150 | $\Omega$ |
|  |  |  | $V_{D}=8 \mathrm{~V}$ | 1,3 2 | 25 |  |  |  | $\begin{aligned} & 100 \\ & 150 \end{aligned}$ |  |
| Source OFF Leakage Current | $I_{\text {S (OFF) }}$ | $\mathrm{V}_{\mathrm{iN}}=0.8 \mathrm{~V}$ | $\begin{aligned} & V_{S}=10 \mathrm{~V} \\ & V_{D}=-10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.01 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  |  | nA |
|  |  |  | $\begin{aligned} & V_{S}=8 \mathrm{~V} \\ & V_{D}=-8 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.05 |  |  |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ |  |
| Drain OFF <br> Leakage Current | ${ }^{\text {d }}$ (OFF) |  | $\begin{aligned} & V_{D}=10 \mathrm{~V} \\ & V_{S}=-10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.005 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  |  |  |
|  |  |  | $\begin{aligned} & V_{D}=8 \mathrm{~V} \\ & V_{S}=-8 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.025 |  |  |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ |  |

Siliconix
incorporated
DG126/129/140


Siliconix
incorporated

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  | DG129 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}_{+}=12 \mathrm{~V} \\ \mathrm{~V}_{-}=-18 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{R}}=0 \mathrm{~V} \end{gathered}$ |  | LIMITS |  |  |  |  |  | UNIT |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \\ & 2=125 \\ & 3=-55 \end{aligned}$ | $\begin{aligned} & 85^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{array}{r} \text { s } \\ \text { SUF } \\ -55 \text { to } \end{array}$ | FIX <br> $125^{\circ} \mathrm{C}$ | $\begin{array}{r} \mathrm{S} \\ \text { SU } \\ -25 \text { to } \end{array}$ | FIX <br> $85^{\circ} \mathrm{C}$ |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |  |
| Analog Signal Range | $\mathrm{V}_{\text {ANALOG }}$ |  |  | 1,2,3 |  | -10 | 10 | -8 | 8 | V |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS(ON) }}$ | $\begin{aligned} & l_{\mathrm{s}}=-10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathbb{N}}=2.5 \mathrm{~V} \end{aligned}$ | $V_{D}=10 \mathrm{~V}$ | 1,3 2 | 20 |  | 30 60 |  |  | $\Omega$ |
|  |  |  | $V_{D}=8 \mathrm{~V}$ | 1,3 2 | 30 |  |  |  | 50 75 |  |
| Source OFF <br> Leakage Current | $I_{\text {S (OFF) }}$ | $\mathrm{V}_{1 \mathrm{~N}}=0.8 \mathrm{~V}$ | $\begin{aligned} & V_{S}=10 \mathrm{~V} \\ & V_{D}=-10 \mathrm{~V} \end{aligned}$ | 1 | 0.03 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  |  | nA |
|  |  |  | $\begin{aligned} & V_{S}=8 \mathrm{~V} \\ & V_{D}=-8 \mathrm{~V} \end{aligned}$ | 1 |  |  |  |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ |  |
| Drain OFF <br> Leakage Current | $I_{\text {d (OFF) }}$ |  | $\begin{aligned} & V_{D}=10 \mathrm{~V} \\ & V_{S}=-10 \mathrm{~V} \end{aligned}$ | 1 | 0.02 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  |  |  |
|  |  |  | $\begin{aligned} & V_{D}=8 \mathrm{~V} \\ & V_{S}=-8 \mathrm{~V} \end{aligned}$ | 1 | 0.1 |  |  |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ |  |
| Channel ON Leakage Current | $\begin{aligned} & \mathrm{I}_{\mathrm{D}(\mathrm{ON})}+ \\ & \mathrm{I}_{\mathrm{S}(\mathrm{ON})} \end{aligned}$ | $\mathrm{V}_{\mathbb{N}}=2.5 \mathrm{~V}$ | $V_{D}=V_{S}=-10 \mathrm{~V}$ | 1 | -0.03 | $\begin{gathered} -2 \\ -100 \end{gathered}$ |  |  |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=-8 \mathrm{~V}$ | 1 2 | -0.08 |  |  | $\begin{gathered} -5 \\ -100 \end{gathered}$ |  |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |
| Input Current with input Voltage HIGH | $\mathrm{I}_{\text {INH }}$ | $\mathrm{V}_{\mathbb{I}}=2.5 \mathrm{~V}$ |  | 1,2 3 | 15 |  | $\begin{gathered} 60 \\ 120 \end{gathered}$ |  | $\begin{aligned} & 100 \\ & 150 \end{aligned}$ | $\mu \mathrm{A}$ |
| Input Current with input Voltage LOW | $\mathrm{I}_{\text {INL }}$ | $\mathrm{V}_{\mathbb{I}}=0.8 \mathrm{~V}$ |  | 1,3 2 | 0.005 |  | 0.1 2 |  | 4 |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |
| Turn-ON Time ${ }^{\text {e }}$ | ${ }^{\text {ton }}$ | See Switching Time Test Circuit |  | 1 | 0.5 |  | 0.6 |  | 1 | $\mu \mathrm{s}$ |
| Turn-OFF Time ${ }^{\text {e }}$ | $t_{\text {OFF }}$ |  |  | 1 | 1.1 |  | 1.6 |  | 2 |  |
| Source-OFF Capacitance | $C_{\text {S(OFF) }}$ | $f=1 \mathrm{MHz}$ | $V_{S}=0, I_{D}=0$ | 1 | 2.4 |  |  |  |  | pF |
| Drain-OFF Capacitance | $C_{\text {d (OFF) }}$ |  | $V_{D}=0, I_{S}=0$ | 1 | 2.4 |  |  |  |  |  |
| Channel ON Capacitance | $C_{\text {D+S(ON) }}$ |  | $V_{D}=V_{S}=0$ | 1 | 2.8 |  |  |  |  |  |
| Off Isolation |  | $R_{L}=75 \Omega, f=1 \mathrm{MHz}$ |  | 1 | >60 |  |  |  |  | dB |

Siliconix
incorporated
DG126/129/140

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  | DG129 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{gathered} \mathrm{V}_{+}=12 \mathrm{~V} \\ \mathrm{~V}_{-}=-18 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{R}}=0 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125, \\ & 3=-55, \end{aligned}$ | $\begin{aligned} & 85^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{array}{r} \text { A } \\ \text { SUF } \\ -55 \text { to } \end{array}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{FFIX} \\ & 125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{array}{r} \mathrm{E} \\ \text { SUF } \\ -25 \text { to } \end{array}$ | FIX <br> $85^{\circ} \mathrm{C}$ |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Positlve Supply Current | $1+$ | One Channel ON$V_{\mathbb{N}}=2.5 \mathrm{~V}$ | 1 | 2.5 |  | 3 |  | 3.3 | mA |
| Negative Supply Current | I- |  | 1 | -1.6 | -1.8 |  | -2.0 |  |  |
| Reference Supply Current | $I_{R}$ |  | 1 | -1.1 | -1.4 |  | -1.5 |  |  |
| Positive Supply Current | $1+$ | All Channels OFF Both $\mathrm{V}_{\mathbb{I}}=0 \mathrm{~V}$ | 1 | 0.1 |  | 25 |  | 25 | $\mu \mathrm{A}$ |
| Negative Supply Current | I- |  | 1 | -0.5 | -25 |  | -25 |  |  |
| Reference Supply Current | $I_{R}$ |  | 1 | -0.5 | -25 |  | -25 |  |  |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  | DG140 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{gathered} \mathrm{V}_{+}=12 \mathrm{~V} \\ \mathrm{~V}_{-}=-18 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{R}}=0 \end{gathered}$ |  | LIMITS |  |  |  |  |  | UNIT |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125, \\ & 3=-55, \end{aligned}$ | $\begin{aligned} & 85^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{array}{r} \text { SUF } \\ \text { SU } \\ \hline-55 \text { to } \end{array}$ | FFIX <br> $125^{\circ} \mathrm{C}$ | $\begin{array}{r} E \\ \text { SUF } \\ -25 \text { to } \end{array}$ | FIX $85^{\circ} \mathrm{C}$ |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |  |
| Analog Signal Range | V ${ }_{\text {analog }}$ |  |  | 1,2,3 |  | -10 | 10 | -8 | 8 | V |
| Drain-Source ON Resistance | r ${ }^{\text {DS }(O N) ~}$ | $\begin{aligned} & I_{\mathrm{s}}=-10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=2.5 \mathrm{~V} \end{aligned}$ | $V_{D}=10 \mathrm{~V}$ | 1,3 2 | 6.3 |  | 10 20 |  |  | $\Omega$ |
|  |  |  | $V_{D}=8 \mathrm{~V}$ | 1,3 2 | 9.5 |  |  |  | 15 25 |  |
| Source OFF <br> Leakage Current | $\mathrm{I}_{\text {S(OFF) }}$ | $\mathrm{V}_{\mathbb{N}}=0.8 \mathrm{~V}$ | $\begin{aligned} & V_{S}=10 \mathrm{~V} \\ & V_{D}=-10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.04 |  | $\begin{gathered} 10 \\ 1000 \end{gathered}$ |  |  | $n A$ |
|  |  |  | $\begin{aligned} & V_{S}=8 V \\ & V_{D}=-8 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.06 |  |  |  | $\begin{gathered} 15 \\ 300 \end{gathered}$ |  |
| Drain OFF <br> Leakage Current | $I_{\text {d (OFF) }}$ |  | $\begin{aligned} & V_{D}=10 \mathrm{~V} \\ & V_{S}=-10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ |  |  | $\begin{gathered} 10 \\ 1000 \end{gathered}$ |  |  |  |
|  |  |  | $\begin{aligned} & V_{D}=8 \mathrm{~V} \\ & V_{S}=-8 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ |  |  |  |  | $\begin{gathered} 15 \\ 300 \end{gathered}$ |  |
| Channel ON Leakage Current | $\begin{aligned} & \mathrm{I}_{\mathrm{D}(\mathrm{ON})}+ \\ & \mathrm{I}_{\mathrm{S}(\mathrm{ON})} \end{aligned}$ | $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=-10 \mathrm{~V}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | -0.4 | $\begin{gathered} -2 \\ -100 \end{gathered}$ |  |  |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=-8 \mathrm{~V}$ | 1 | -1 |  |  | $\begin{gathered} -5 \\ -100 \end{gathered}$ |  |  |

Not Recommended for New Designs

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  | DG140 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}_{+}=12 \mathrm{~V} \\ \mathrm{~V}_{-}=-18 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{R}}=0 . \end{gathered}$ |  | LIMITS |  |  |  |  |  | UNIT |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \\ & 2=125, \\ & 3=-55, \end{aligned}$ | $\begin{aligned} & 85^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{array}{r} \text { A } \\ \text { SUF } \\ -55 \text { to } \end{array}$ | FIX <br> $125^{\circ} \mathrm{C}$ | $\begin{array}{r} \text { SUF } \\ -25 \text { to } \end{array}$ | FIX <br> $85^{\circ} \mathrm{C}$ |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |
| Input Current with input Voltage HIGH | $\mathrm{I}_{\text {INH }}$ |  | $=2.5 \mathrm{~V}$ | 1,2 3 | 13 |  | 60 120 |  | 100 150 |  |
| Input Current with Input Voltage LOW | $\mathrm{I}_{\text {INL }}$ |  | $=0.8 \mathrm{~V}$ | 1,3 2 | 0.004 |  | 0.1 2 |  | 4 4 |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |
| Turn-ON Time ${ }^{\text {e }}$ | $\mathrm{t}_{\mathrm{ON}}$ | See Switching Time Test Circuit |  | 1 | 0.6 |  | 1 |  | 1.5 | $\mu \mathrm{s}$ |
| Turn-OFF Time ${ }^{\text {e }}$ | ${ }^{\text {t OFF }}$ |  |  | 1 | 1.15 |  | 2.5 |  | 2.5 |  |
| Source-OFF Capacitance | $C_{\text {S }}^{\text {(OFF) }}$ ) | $\mathrm{f}=1 \mathrm{MHz}$ | $V_{S}=0, I_{D}=0$ | 1 | 3 |  |  |  |  | pF |
| Drain-OFF Capacitance | $C_{\text {D (OFF) }}$ |  | $V_{D}=0, I_{s}=0$ | 1 | 3 |  |  |  |  |  |
| Channel ON Capacitance | $C_{\text {D+S(ON) }}$ |  | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=0$ | 1 | 2.8 |  |  |  |  |  |
| Off Isolation |  | $\mathrm{R}_{\mathrm{L}}=75 \Omega, \mathrm{f}=1 \mathrm{MHz}$ |  | 1 | $>50$ |  |  |  |  | dB |
| SUPPLY |  |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | One Channel ON$\mathrm{V}_{\mathbb{I N}}=2.5 \mathrm{~V}$ |  | 1 | 2.4 |  | 3 |  | 3.3 | mA |
| Negative Supply Current | 1- |  |  | 1 | -1.5 | -1.8 |  | -2.0 |  |  |
| Reference Supply Current | $I_{R}$ |  |  | 1 | -1 | -1.4 |  | -1.5 |  |  |
| Positive Supply Current | $1+$ | All Channels OFF Both $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ |  | 1 | 0.1 |  | 25 |  | 25 | $\mu \mathrm{A}$ |
| Negative Supply Current | $1-$ |  |  | 1 | -0.5 | -25 |  | -25 |  |  |
| Reference Supply Current | $I_{R}$ |  |  | 1 | -0.5 | -25 |  | -25 |  |  |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. $V_{\mathbb{N}}$ must be a step function with a minimum rise and fall time of $1 \mathrm{~V} / \mathrm{\mu}$ s.

Siliconix incorporated

## SWITCHING TIME TEST CIRCUIT

Switch output waveform shown for $V_{S}=$ constant with logic input waveform as shown. Note that $V_{S}$ may be + or - as per switching time test circuit. $V_{O}$ is the steady state output with switch on. Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.


## APPLICATION HINTS

| V+ <br> Positive Supply Voltage <br> (V) | V- <br> Negative Supply Voltage <br> (V) | $V_{R}$ <br> Reference Voltage <br> (V) | VIN <br> Logic Input Voltage <br> VINH Min/ <br> $V_{\text {INL }}$ Max <br> (V) | $V_{S}$ or $V_{D}$ Analog Voltage Range (V) |
| :---: | :---: | :---: | :---: | :---: |
| 12 | -18 | 0 | 2.5/0.8 | -10 to 10 |
| 15 | -15 | 0 | 2.5/0.8 | -7 to 13 |
| 7 | -12 | 0 | 2.5/0.8 | -5 to 5 |
| 5 | -15 | 0 | 2.5/0.8 | -7 to 3 |
| 5 | -10 | 0 | 2.5/0.8 | -2 to 3 |

## FEATURES

- Low Standby Power ( $<1 \mu \mathrm{~W}$ )
- Bipolar Drivers
- Constant rds(on) Over Signal Range
- High Off Isolation ( $>60 \mathrm{~dB}$ @ 1 MHz )

BENEFITS

- Minimizes Standby Power Requirement
- Better Radiation Tolerance
- Less Signal Distortion
- Higher Frequency Switching


## APPLICATIONS

- Portable and Battery Powered Systems
- Switching in Satellite Applications
- Low Distortion Circuits
- High Frequency Switching Circuits


## DESCRIPTION

The DG133, DG134, and DG141 are dual precision single-pole, single-throw analog switches for use in process control, communication, and instrumentation applications. This series is idealiy suited for applications requiring a constant ON resistance over the entire analog range.

ON resistance of the DG134 is $<80 \Omega$, the DG133 is $<30 \Omega$, and the DG141 is $<10 \Omega$, and ON shunt leakage for all three is $<2 \mathrm{nA}$. With both drivers in the "switch OFF" state, total power consumption is $750 \mu \mathrm{~W}$. Because JFET and bipolar processing is used, all three devices are relatively radiation tolerant.

The DG133, DG134, and DG141 each contain two junction-type field-effect transistors (JFETs) de-
signed to function as two single-pole, single-throw electronic switches. Level-shifting drivers enable low-level inputs ( 0.8 to 2.5 V ) to control the ON-OFF state of each switch. With a positive logic " 0 " at the driver input the switches will be OFF. With a positive logic "1" at the input the switches will be ON. In the ON state each switch will conduct current in either direction, and in the OFF state each switch will block voltages up to 20 V peak-to-peak.

Packaging for this series include a 14-pin side braze and flatpack options. Performance grades include both a military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) and industrial, B suffix ( -25 to $85^{\circ} \mathrm{C}$ ) temperature range. The flatpack option is only available in the military grade.

## PIN CONFIGURATION

Dual-In-Line Package

Flat Package


Order Numbers:
DG133AL/883, DG134AL/883
DG141AL/883


Order Numbers:
Side Braze: DG133AP, DG133BP
DG134AP, DG134BP
DG141AP, DG141BP

* Common to Substate and Base of Package


Two SPST Switches per Package*

## ABSOLUTE MAXIMUM RATINGS

| $V+$ to $V-$ | 36 V | Current (Any Terminal) . ....................... 30 mA |
| :---: | :---: | :---: |
| $V+$ to $V_{D}$ | 36 V | Storage Temperature . . . . . . . . . . . . . . . . . -65 to $150^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{D}}$ or $\mathrm{V}_{S}$ to $\mathrm{V}-$ | 36 V | Operating Temperature (A Suffix) . . . . . . . . -55 to $125^{\circ} \mathrm{C}$ |
| $V_{D}$ to $V_{S}$ | $\pm 22 \mathrm{~V}$ | (B Suffix) . . . . . . . . -25 to $85^{\circ} \mathrm{C}$ |
| $V+$ to $V_{R}$ | 25 V | Power Dissipation* |
| $V_{R}$ to $V_{-}$ | 25 V | Flat Package** . . . . . . . . . . . . . . . . . . . . . . . . . . . 750 mW <br> 14-Pin DIP*** . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 825 mW |
| $V_{\text {IN }}$ to $V_{-}$ | 30 V | 14-Pin Dlp ............................. 825 mw |
| $V+$ to $V_{\mathbb{I N}}$ | 25 V | * All leads welded or soldered to PC board. <br> ** Derate $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$. |
| $V_{I N}$ to $V_{R}$ | $\pm 6 \mathrm{~V}$ | *** Derate $11 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$. |




| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & V_{+}=12 \mathrm{~V} \\ & V_{-}=-18 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{R}}=0 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-25^{\circ} \mathrm{C} \end{aligned}$ |  | A SUFFIX -55 to $125^{\circ} \mathrm{C}$ |  | $\begin{gathered} \text { B } \\ \text { SUFFIX } \\ -25 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SUPPLY (Cont'd) |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | All Channels OFF Both $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ | 1 | 0.1 |  | 25 |  | 25 | $\mu \mathrm{A}$ |
| Negative Supply Current | I- |  | 1 | -0.5 | -25 |  | -25 |  |  |
| Reference Supply Current | $I_{R}$ |  | 1 | -0.5 | -25 |  | -25 |  |  |



Siliconix incorporated

| ELECTRICAL CHARACTERISTICS |  |  |  | DG134 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} V_{+}=12 \mathrm{~V} \\ \mathrm{~V}_{-}=-18 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{R}}=0 \mathrm{~V} \end{gathered}$ |  | LIMITS |  |  |  |  |  | UNIT |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125, \\ & 3=-55, \end{aligned}$ | $\begin{aligned} & 85^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{array}{r} \text { suf } \\ -55 \text { to } \end{array}$ | FIX <br> $125^{\circ} \mathrm{C}$ | $\begin{array}{r} \mathrm{SUF} \\ -25 \mathrm{te} \end{array}$ | $\begin{aligned} & \text { FFIX } \\ & 085^{\circ} \mathrm{C} \end{aligned}$ |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{6}$ |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |
| Input Current with Input Voltage HIGH | $\mathrm{I}_{\text {INH }}$ |  | 2.5 V | 1,2 3 |  |  | 60 120 |  | 100 150 |  |
| Input Current with input Voltage LOW | $\mathrm{I}_{\text {INL }}$ |  | 8 V | 1,3 2 |  |  | 0.1 2 |  | 4 4 |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |
| Turn-ON Time | ${ }^{\text {ton }}$ | See Switching Time Test Circuit ${ }^{e}$ |  | 1 |  |  | 0.6 |  | 1 | $\mu \mathrm{s}$ |
| Turn-OFF Time | ${ }^{\text {t OFF }}$ |  |  | 1 |  |  | 1.6 |  | 2 |  |
| Drain-OFF Capacitance | $C_{\text {D(OFF) }}$ | $\mathrm{f}=1 \mathrm{MHz}$ | $\begin{aligned} & V_{D}=0 V \\ & I_{S}=0 \end{aligned}$ | 1 | 2.4 |  |  |  |  | pF |
| Source-OFF Capacitance | $C_{\text {S(OFF) }}$ |  | $\begin{aligned} & V_{S}=0 \mathrm{~V} \\ & I_{D}=0 \end{aligned}$ | 1 | 2.4 |  |  |  |  |  |
| Channel-ON Capacitance | $\begin{aligned} & C_{D(O N)}+ \\ & C_{S(O N)} \end{aligned}$ |  | $V_{D}=V_{S}=0$ | 1 | 2.8 |  |  |  |  |  |
| OFF Isolation | OIRR | $\mathrm{R}_{\mathrm{L}}=75 \Omega, \mathrm{f}=1 \mathrm{MHz}$ |  | 1 | >60 |  |  |  |  | dB |
| SUPPLY |  |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | One Channel ON$V_{\mathbb{N}}=2.5 \mathrm{~V}$ |  | 1 | 2.1 |  | 3 |  | 3.3 | mA |
| Negative Supply Current | $1-$ |  |  | 1 | -1.2 | -1.8 |  | -2 |  |  |
| Reference Supply Current | $\mathrm{I}_{\mathrm{R}}$ |  |  | 1 | -1 | -1.4 |  | -1.5 |  |  |
| Positive Supply Current | $1+$ | All Channels OFF Both $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ |  | 1 | 0.1 |  | 25 |  | 25 | $\mu \mathrm{A}$ |
| Negatlve Supply Current | I- |  |  | 1 | -0.5 | -25 |  | -25 |  |  |
| Reference Supply Current | $I_{R}$ |  |  | 1 | -0.5 | -25 |  | -25 |  |  |

Siliconix incorporated

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  | Test Conditions Unless Otherwise Specified:$\begin{aligned} & V_{+}=12 \mathrm{~V} \\ & \mathrm{~V}_{-}=-18 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{R}}=0 \mathrm{~V} \end{aligned}$ | DG141 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL |  | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ}, \\ & 2=125, \\ & 3=-55, \end{aligned}$ | $\begin{aligned} & \hline \mathrm{C} \\ & , 85^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & \text { FFIX } \\ & 125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{array}{r} \mathrm{suF} \\ -25 \text { to } \\ \hline \end{array}$ | FIX <br> $85^{\circ} \mathrm{C}$ |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## SWITCH

| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {ANALOG }}$ |  |  | 1,2,3 |  | $-10$ | 10 | -8 | 8 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drain-Source ON Resistance | $\mathrm{r}_{\mathrm{DS}}(\mathrm{ON})$ | $\begin{aligned} & \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=2.5 \mathrm{~V} \end{aligned}$ | $V_{D}=10 \mathrm{~V}$ | 1,3 2 | 6.3 |  | 10 20 |  |  | $\Omega$ |
|  |  |  | $V_{D}=8 \mathrm{~V}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 9.5 |  |  |  | 15 25 |  |
| Source OFF Leakage Current | IS(OFF) | $\mathrm{V}_{\mathbb{I}}=0.8 \mathrm{~V}$ | $\begin{aligned} & V_{S}=10 \mathrm{~V} \\ & V_{D}=-10 \mathrm{~V} \end{aligned}$ | 1 2 | 0.04 |  | $\begin{gathered} 10 \\ 1000 \end{gathered}$ |  |  | $n \mathrm{~A}$ |
|  |  |  | $\begin{aligned} & V_{S}=8 \mathrm{~V} \\ & V_{D}=-8 \mathrm{~V} \end{aligned}$ | 1 | 0.06 |  |  |  | $\begin{gathered} 15 \\ 300 \end{gathered}$ |  |
| Drain OFF <br> Leakage Current | $I_{\text {D (OFF }}$ | $\mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}$ | $\begin{aligned} & V_{D}=10 \mathrm{~V} \\ & V_{S}=-10 \mathrm{~V} \end{aligned}$ | 1 |  |  | $\begin{gathered} 10 \\ 1000 \end{gathered}$ |  |  |  |
|  |  |  | $\begin{aligned} & V_{D}=8 \mathrm{~V} \\ & V_{S}=-8 \mathrm{~V} \end{aligned}$ | 1 2 |  |  |  |  | $\begin{gathered} 15 \\ 300 \end{gathered}$ |  |
| Channel ON Leakage Current | $\begin{gathered} \mathrm{I}_{\mathrm{D}(\mathrm{ON})}+ \\ \mathrm{I}_{\mathrm{S}(\mathrm{ON})} \end{gathered}$ | $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}$ | $V_{D}=V_{S}=-10 \mathrm{~V}$ | 12 | -0.4 | $\begin{gathered} -2 \\ -100 \end{gathered}$ |  |  |  |  |
|  |  |  | $V_{D}=V_{S}=-8 \mathrm{~V}$ | 1 | -1.0 |  |  | -5 -100 |  |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |
| Input Current with Input Voltage HIGH | ${ }_{1}{ }_{\text {NH }}$ | $\mathrm{V}_{\mathbb{N}}=2.5 \mathrm{~V}$ |  | 1,2 3 |  |  | $\begin{gathered} 60 \\ 120 \end{gathered}$ |  | $\begin{aligned} & 100 \\ & 150 \end{aligned}$ | HA |
| Input Current with Input Voltage LOW | $\mathrm{I}_{\mathrm{INL}}$ | $\mathrm{V}_{\mathbb{N}}=0.8 \mathrm{~V}$ |  | 1,3 2 |  |  | 0.1 2 |  | 4 4 |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |
| Turn-ON Time | $\mathrm{t}_{\mathrm{ON}}$ | See Switching Time Test Circuit ${ }^{\ominus}$ |  | 1 |  |  | 1 |  | 1.5 | $\mu \mathrm{s}$ |
| Turn-OFF Time | t OFF |  |  | 1 | 1.15 |  | 2.5 |  | 2.5 |  |
| Drain-OFF Capacitance | $C_{\text {D(OFF) }}$ | $\mathrm{f}=1 \mathrm{MHz}$ | $\begin{aligned} & V_{D}=0 \mathrm{~V} \\ & I_{S}=0 \end{aligned}$ | 1 | 3 |  |  |  |  | pF |
| Source-OFF Capacitance | $\mathrm{C}_{\text {S(OFF) }}$ |  | $\begin{aligned} & V_{S}=0 \mathrm{~V} \\ & I_{D}=0 \end{aligned}$ | 1 | 3 |  |  |  |  |  |
| Channel-ON Capacitance | $\begin{aligned} & C_{D(O N)}+ \\ & C_{S(O N)} \end{aligned}$ |  | $V_{D}=V_{S}=0$ | 1 | 2.8 |  |  |  |  |  |
| OFF Isolation | OIRR | $R_{L}=75 \Omega, f=1 \mathrm{MHz}$ |  | 1 | $>50$ |  |  |  |  | dB |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  | G141 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & \mathrm{V}_{+}=12 \mathrm{~V} \\ & \mathrm{~V}_{-}=-18 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{R}}=0 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | One Channel ON$V_{\mathbb{N}}=2.5 \mathrm{~V}$ | 1 | 2.1 |  | 3 |  | 3.3 | mA |
| Negative Supply Current | $1-$ |  | 1 | -1.2 | -1.8 |  | -2 |  |  |
| Reference Supply Current | $I_{R}$ |  | 1 | -1 | -1.4 |  | -1.5 |  |  |
| Positive Supply Current | $1+$ | All Channels OFF Both $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ | 1 | 0.1 |  | 25 |  | 25 | $\mu \mathrm{A}$ |
| Negatlve Supply Current | $1-$ |  | 1 | -0.5 | -25 |  | -25 |  |  |
| Reference Supply Current | $I_{R}$ |  | 1 | -0.5 | -25 |  | -25 |  |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typlaal values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. $V \mathbb{N}$ must be a step function with a minimum rise and fall time of $1 \mathrm{~V} / \mu \mathrm{s}$.

## SWITCHING TIME TEST CIRCUIT

Switch output waveform shown for $V_{S}=$ constant with logic input waveform as shown. Note that $V_{S}$ may be + or - as per switching time test circuit. $V_{O}$ is the steady state output with switch ON. Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.


| V+ Positive Supply Voltage <br> (V) | V- <br> Negative Supply Voltage <br> (V) | $V_{R}$ <br> Reference Voltage <br> (V) | $V_{\mathrm{IN}}$ <br> Logic Input <br> Voltage <br> VINH Min/ <br> $V_{\text {INL }}$ Max <br> (V) | $V_{S}$ or $V_{D}$ Analog Voltage Range (V) |
| :---: | :---: | :---: | :---: | :---: |
| 12 | -18 | 0 | 2.5/0.8 | -10 to 10 |
| 15 | -15 | 0 | 2.5/0.8 | -5 to 13 |
| 10 | -10 | 0 | 2.5/0.8 | 0 to 8 |

## FEATURES

- ( < $1 \mu \mathrm{~W}$ ) Standby Power
- Bipolar Drivers
- Constant rDs(ON)

Over Signal Range

- High Off Isolation
( > 60 dB @ 1 MHz )


## BENEFITS

- Minimizes Standby Power Requirement
- Better Radiation Tolerance than CMOS
- Less Signal Distortion than CMOS
- Higher Frequency Switching


## APPLICATIONS

- Portable and Battery Powered Systems
- Switching in Satellite Applications
- Low Distortion Circuits
- High Frequency Switching Circuits


## DESCRIPTION

The DG139, DG142, and DG145 are precision dual double-pole double-throw analog switches designed for use in low distortion, high frequency circuits.

ON resistance of the DG139 is $<30 \Omega$, the DG142 $<80 \Omega$ and the DG145 is $<10 \Omega$ arid ON shunt leakage for all three is $<2 \mathrm{nA}$. With buth drivers in the "switch OFF" state, total power consumption is $<750 \mu \mathrm{~W}$. By using the JFET process, all three analog switches are relatively radiation tolerant.

The DG139, DG142 and DG145 each contain four junction-type field-effect transistors (JFETs) designed to function as two double-pole double-throw electronic switches. Level-shifting drivers enable low-level inputs ( 2 V to 3 V ) to control the ON-OFF state of the switches. The driver inputs are connected differentially, therefore with
input $\mathbb{N} 2$ connected to a 2.5 voltage reference, a positive logic " 0 " at the input $\operatorname{IN} 1$ will turn switches 1 and 3 OFF and switches 2 and 4 ON. A positive logic "1" at IN1 will turn switches 1 and 3 ON and switches 2 and 4 OFF. The normally grounded $V_{R}$ terminal may be used as an "inhibit" terminal, in which case all switches may be held OFF with a positive voltage applied to $\mathrm{V}_{\mathrm{R}}$. In the ON state each switch conducts equally well in either direction, and in the OFF state each switch will block voltages up to 20 V peak-to-peak.

Packaging for this series includes the $14-$ pin side braze and flatpack options. Performance grades include both a military, A suffix $\left(-55\right.$ to $\left.125^{\circ} \mathrm{C}\right)$ and industrial, B suffix ( -25 to $85^{\circ} \mathrm{C}$ ) temperature range. The flatpack option is only available in the military grade.

## PIN CONFIGURATION

Flat Package


Top View
Order Numbers:
DG139AL/883, DG142AL/883
DG145AL/883

Dual-In-Line Package


Siliconix
incorporated


Two DPDT Switches per Package*
Truth Table

| Logic | SW1 | SW2 |
| :---: | :---: | :---: |
| SW3 | SW4 |  |
| 0 | OFF | ON |
| 1 | ON | OFF |

*Switches Shown for Logic "1" Input at $\mathrm{N}_{1}$ and a 2.5 V reference at $\mathrm{I}_{2}$

## ABSOLUTE MAXIMUM RATINGS

| $V+$ to $V-, V_{D}$ or $V_{S}$ | 36 V | Current, (Any Terminal) ........................ 30 mA |
| :---: | :---: | :---: |
| $V_{D}$ or $V_{S}$ to $V_{-}$ | 36 V | Storage Temperature . . . . . . . . . . . . . . . . . . . 65 to $150^{\circ} \mathrm{C}$ |
| $V_{D}$ to $V_{S}$ | $\pm 22 \mathrm{~V}$ | Operating Temperature (A Suffix) ......... -55 to $125^{\circ} \mathrm{C}$ |
| $V+$ to $V_{R}$ | 25 V | (B Suffix) .......... - 25 to $85^{\circ} \mathrm{C}$ |
| $V+$ to $V_{\mathbb{I N} 1}$ or $V_{\mathbb{I N} 2}$ | 25 V | Power Dissipation* |
| $\mathrm{V}_{\mathrm{R}}$ to $\mathrm{V}-$ | 25 V | Flat Package** ..................................... . 750 mW |
| $\mathrm{V}_{\text {IN1 }}$ to $\mathrm{V}_{\mathrm{IN} 2}$ | $\pm 6 \mathrm{~V}$ | 14-Pin DIP $\quad$.................................. 825 mW |
| $\mathrm{V}_{\mathrm{IN} 1}$ or $\mathrm{V}_{\mathbb{N} 2}$ to $\mathrm{V}_{\mathrm{R}}$ | $\pm 6 \mathrm{~V}$ | * All leads welded or soldered to PC board. <br> ** Derate $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$. |
| $\mathrm{V}_{\mathrm{IN} 1}$ or $\mathrm{V}_{\mathrm{IN} 2}$ to V - | 30 V | *** Derate $11 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$. |


| ELECTRICAL CHARACTERISTICS |  |  |  | DG139 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} V_{+}=12 \mathrm{~V} \\ \mathrm{~V}_{-}=-18 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{R}}=0 \\ \mathrm{~V}_{\mathrm{N} 2}=2.5 \mathrm{~V} \end{gathered}$ |  | LIMITS |  |  |  |  |  | UNIT |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-25^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { B } \\ \text { SUFFIX } \\ -25 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {ANALOG }}$ |  |  | 1,2,3 |  | -10 | 10 | -8 | 8 | V |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS(ON) }}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{s}}=-10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathbb{N} 1}=3 \mathrm{~V} \\ & (\mathrm{SW} 1,3 \mathrm{ON}) \\ & \mathrm{V}_{\mathbb{N} 1}=2 \mathrm{~V} \\ & (\mathrm{SW} 2,4 \mathrm{ON}) \end{aligned}$ | $V_{D}=10 \mathrm{~V}$ | 1,3 2 | 20 |  | 30 60 |  |  | $\Omega$ |
|  |  |  | $V_{D}=8 \mathrm{~V}$ | 1,3 2 | 35 |  |  |  | 50 75 |  |
| Source OFF <br> Leakage Current | $\mathrm{I}_{\text {S(OFF) }}$ | $\begin{aligned} & \mathrm{V}_{\mathbb{N} 1}=2 \mathrm{~V} \\ & (\mathrm{SW} 1,3 \mathrm{OFF}) \\ & \mathrm{V}_{\mathbb{I N} 1}=3 \mathrm{~V} \\ & (\mathrm{SW} 2,4 \mathrm{OFF}) \end{aligned}$ | $\begin{gathered} V_{S}=10 \mathrm{~V} \\ V_{D}=-10 \mathrm{~V} \end{gathered}$ | 1 2 | 0.15 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  |  | nA |
|  |  |  | $\begin{gathered} V_{S}=8 \mathrm{~V} \\ V_{D}=-8 \mathrm{~V} \end{gathered}$ | 1 | 0.75 |  |  |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ |  |

## DG139/142/145

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  | G139 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} V_{+}=12 \mathrm{~V} \\ V_{-}=-18 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{R}}=0 \\ \mathrm{~V}_{\mathbb{N} 2}=2.5 \mathrm{~V} \end{gathered}$ |  | LIMITS |  |  |  |  |  | UNIT |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{array}{\|c} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \\ \hline \end{array}$ |  | $\begin{gathered} \text { B } \\ \text { SUFFIX } \\ -25 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH (Cont'd) |  |  |  |  |  |  |  |  |  |  |
| Drain OFF <br> Leakage Current | $\mathrm{I}_{\text {D ( OFF) }}$ | $\begin{aligned} & \mathrm{V}_{\mathbb{N} 1}=2 \mathrm{~V} \\ & (\mathrm{SW} 1,3 \mathrm{OFF}) \\ & \mathrm{V}_{\mathrm{IN} 1}=3 \mathrm{~V} \\ & (\mathrm{SW} 2,4 \mathrm{OFF}) \end{aligned}$ | $\begin{gathered} V_{D}=10 \mathrm{~V} \\ V_{S}=-10 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.03 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  |  | nA |
|  |  |  | $\begin{aligned} & V_{D}=8 V \\ & V_{S}=-8 V \end{aligned}$ | 1 | 0.15 |  |  |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ |  |
| Channel ON Leakage Current | $\begin{gathered} \mathrm{I}_{\mathrm{D}(\mathrm{ON})}+ \\ \mathrm{I}_{\mathrm{S}(\mathrm{ON})} \end{gathered}$ | $\begin{aligned} & \mathrm{V}_{\mathbb{N} 1}=3 \mathrm{~V} \\ & (\mathrm{SW} 1,3 \mathrm{ON}) \\ & \mathrm{V}_{\mathbb{N} 1}=2 \mathrm{~V} \\ & (\mathrm{SW} 2,4 \mathrm{ON}) \end{aligned}$ | $V_{D}=V_{S}=-10 \mathrm{~V}$ | 1 | -0.05 | $\begin{gathered} -2 \\ -100 \end{gathered}$ |  |  |  |  |
|  |  |  | $V_{D}=V_{S}=-8 \mathrm{~V}$ | 1 | -0.12 |  |  | -5 -100 |  |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |
| Input 1 Current Input 1 Voltage LOW | ${ }_{1 / 1 / 1 L}$ | $\mathrm{V}_{\mathbb{N} 1}=2 \mathrm{~V}$ |  | 1,3 2 | 0.001 |  | 0.1 2 |  | 4 | $\mu \mathrm{A}$ |
| Input 2 Current Input 2 Voltage LOW | $\mathrm{I}_{\text {IN2L }}$ | $\mathrm{V}_{\mathbb{N} 2}=2 \mathrm{~V}, \mathrm{~V}_{\mathbb{N} 1}=2.5 \mathrm{~V}$ |  | 1,3 | 0.001 |  | 0.1 2 |  | 4 4 |  |
| Input 1 Current Input 1 Voltage HIGH | $1_{1 N 1 H}$ | $\mathrm{V}_{\mathbb{N} 1}=3 \mathrm{~V}$ |  | 1,2 3 | 20 |  | $\begin{gathered} 60 \\ 120 \end{gathered}$ |  | $\begin{aligned} & 100 \\ & 150 \end{aligned}$ |  |
| Input 2 Current Input 2 Voltage HIGH | ${ }_{1 / \mathrm{N} 2 \mathrm{H}}$ | $\mathrm{V}_{\mathbb{N} 2}=3 \mathrm{~V}, \mathrm{~V}_{\mathbb{N} 1}=2.5 \mathrm{~V}$ |  | 1,2 3 | 20 |  | $\begin{gathered} 60 \\ 120 \end{gathered}$ |  | $\begin{aligned} & 100 \\ & 150 \end{aligned}$ |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |
| Turn-ON Time | ${ }^{\text {ton }}$ | See Switching Time Test Circuit ${ }^{\text {e }}$ |  | 1 |  |  | 0.8 |  | 1 | $\mu \mathrm{s}$ |
| Turn-OFF Time | ${ }^{\text {t OFF }}$ |  |  | 1 |  |  | 1.6 |  | 2 |  |
| Drain-OFF Capacitance | $C_{\text {d (OFF) }}$ | $f=1 \mathrm{MHz}$ | $\begin{aligned} & V_{D}=0 V \\ & I_{S}=0 \end{aligned}$ | 1 | 2.4 |  |  |  |  | pF |
| Source-OFF Capacitance | $C_{\text {S(OFF) }}$ |  | $\begin{aligned} & V_{S}=0 \mathrm{~V} \\ & I_{D}=0 \end{aligned}$ | 1 | 2.4 |  |  |  |  |  |
| Channel-ON Capacitance | $\begin{aligned} & C_{D(O N)}+ \\ & C_{S(O N)} \end{aligned}$ |  | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ | 1 | 2.8 |  |  |  |  |  |
| OFF Isolation | OIRR | $R_{L}=75 \Omega, f=1 \mathrm{MHz}$ |  | 1 | $>60$ |  |  |  |  | dB |
| SUPPLY |  |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | One Channel ON$V_{\mathbb{N} 1}=2 \mathrm{~V} \text { or } \mathrm{V}_{\mathbb{N} 1}=3 \mathrm{~V}$ |  | 1 | 2.6 |  | 4.2 |  | 4.5 | mA |
| Negative Supply Current | $1-$ |  |  | 1 | -1.3 | -2 |  | -2.2 |  |  |
| Reference Supply Current | $I_{R}$ |  |  | 1 | -1.4 | -2.2 |  | -2.4 |  |  |

Siliconix
incorporated
DG139/142/145

| ELECTRICAL CHARACTERISTICS ? |  |  |  |  |  |  |  |  | DG139 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} V_{+}=12 \mathrm{~V} \\ \mathrm{~V}_{-}=-18 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{R}}=0 \\ \mathrm{~V}_{\mathrm{N} 2}=2.5 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125, \\ & 3=-55, \end{aligned}$ | $\begin{aligned} & 85^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{array}{r} \text { suf } \\ -55 \text { to } \\ \hline \end{array}$ | A <br> $125^{\circ} \mathrm{C}$ | $\begin{array}{r} B \\ \text { SUF } \\ -25 \text { to } \\ \hline \end{array}$ | FIX <br> $85^{\circ} \mathrm{C}$ |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{6}$ | MIN ${ }^{\text {b }}$ | MAx ${ }^{\text {b }}$ |  |
| SUPPLY (Cont'd) |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | All Channels OFF$\mathrm{V}_{\mathbb{N} 1}=\mathrm{V}_{\mathrm{IN} 2}=0.8 \mathrm{~V}$ | 1 | 0.75 |  | 25 |  | 25 | $\mu \mathrm{A}$ |
| Negative Supply Current | I- |  | 1 | -1 | -25 |  | -25 |  |  |
| Reference Supply Current | $I_{R}$ |  | 1 | -0.2 | -25 |  | -25 |  |  |


| ELECTRICAL CHARACTERISTICS |  |  |  | DG142 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}_{+}=12 \mathrm{~V} \\ \mathrm{~V}_{-}=-18 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{R}}=0 \\ \mathrm{~V}_{\mathrm{IN} 2}=2.5 \mathrm{~V} \end{gathered}$ |  | LIMITS |  |  |  |  |  | UNIT |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-25^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { B } \\ \text { SUFFIX } \\ -25 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {analog }}$ |  |  | 1,2,3 |  | -10 | 10 | -8 | 8 | V |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS }}(\mathrm{ON})$ | $\begin{aligned} & l_{s}=-10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathbb{N} 1}=3 \mathrm{~V} \\ & (\mathrm{SW} 1,3 \mathrm{ON}) \\ & \mathrm{V}_{\mathbb{N} 1}=2 \mathrm{~V} \\ & (\mathrm{SW} 2,4 \mathrm{ON}) \\ & \hline \end{aligned}$ | $V_{D}=10 \mathrm{~V}$ | 1,3 2 | 30 |  | $\begin{gathered} 80 \\ 150 \end{gathered}$ |  |  | $\Omega$ |
|  |  |  | $V_{D}=8 \mathrm{~V}$ | 1,3 2 | 35 |  |  |  | $\begin{aligned} & 100 \\ & 150 \end{aligned}$ |  |
| Source OFF Leakage Current | $\mathrm{I}_{\text {S (OFF) }}$ | $\begin{aligned} & V_{\mathbb{N} 1}=2 \mathrm{~V} \\ & (\mathrm{SW} 1,3 \mathrm{OFF}) \\ & \mathrm{V}_{\mathbb{I} 1}=3 \mathrm{~V} \\ & (\mathrm{SW} 2,4 \mathrm{OFF}) \end{aligned}$ | $\begin{gathered} V_{S}=10 \mathrm{~V} \\ V_{D}=-10 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.01 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  |  | nA |
|  |  |  | $\begin{gathered} V_{S}=8 \mathrm{~V} \\ V_{D}=-8 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.05 |  |  |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ |  |
| Drain OFF <br> Leakage Current | ${ }^{1}$ D(OFF) | $\begin{aligned} & V_{\mathbb{N} 1}=2 \mathrm{~V} \\ & (\mathrm{SW} 1,3 \mathrm{OFF}) \\ & \mathrm{V}_{\mathbb{N} 1}=3 \mathrm{~V} \\ & (\mathrm{SW} 2,4 \mathrm{OFF}) \end{aligned}$ | $\begin{gathered} V_{D}=10 \mathrm{~V} \\ V_{S}=-10 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.005 |  | $\begin{gathered} 1 \\ 100 \\ \hline \end{gathered}$ |  |  |  |
|  |  |  | $\begin{gathered} V_{D}=8 V \\ V_{S}=-8 V \end{gathered}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.025 |  |  |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ |  |
| Channel ON Leakage Current | $\begin{gathered} \mathrm{I}_{\mathrm{D}(\mathrm{ON})}+ \\ \mathrm{I}_{\mathrm{S}(\mathrm{ON})} \end{gathered}$ | $\begin{aligned} & V_{\mathbb{N} 1}=3 \mathrm{~V} \\ & (S W 1,3 \mathrm{ON}) \\ & \mathrm{V}_{\mathbb{N} 1}=2 \mathrm{~V} \\ & (\mathrm{SW} 2,4 \mathrm{ON}) \end{aligned}$ | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=-10 \mathrm{~V}$ | 1 | -0.02 | $\begin{gathered} -2 \\ 100 \end{gathered}$ |  |  |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=-8 \mathrm{~V}$ | 1 | -0.05 |  |  | $\begin{gathered} -5 \\ -100 \end{gathered}$ |  |  |

Siliconix
incorporated

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}+_{+}=12 \mathrm{~V} \\ \mathrm{~V}_{-}=-18 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{R}}=0 \\ \mathrm{~V}_{1 \mathrm{~N} 2}=2.5 \mathrm{~V} \end{gathered}$ | DG142 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL |  |  |  |  |  |  |  |  |
|  |  |  | $\begin{aligned} & 1=25^{\circ}, \\ & 2=125, \\ & 3=-55, \end{aligned}$ | $85^{\circ} \mathrm{C}$ <br> $-25^{\circ} \mathrm{C}$ |  | AFIX $125^{\circ} \mathrm{C}$ |  | $\begin{aligned} & \text { B } \\ & \text { FFIX } \\ & \hline \end{aligned}$ |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | UNIT |

INPUT

| Input 1 Current Input 1 Voltage LOW | $\mathrm{I}_{\text {IN1L }}$ | $\mathrm{V}_{\mathbb{N} 1}=2 \mathrm{~V}$ |  | 1,3 2 | 0.0005 |  | 0.1 2 |  | 4 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input 2 Current Input 2 Voltage LOW | ${ }^{1}$ IN2L | $\mathrm{V}_{\mathbb{N} 2}=2 \mathrm{~V}, \mathrm{~V}_{\mathbb{N} 1}=2.5 \mathrm{~V}$ |  | 1,3 2 | 0.001 |  | 0.1 2 |  | 4 4 |  |
| Input 1 Current Input 1 Voltage HIGH | $\mathrm{I}_{\text {IN1H }}$ | $\mathrm{V}_{1 \mathrm{~N} 1}=3 \mathrm{~V}$ |  | 1,2 3 | 25 |  | $\begin{gathered} 60 \\ 120 \end{gathered}$ |  | $\begin{aligned} & 100 \\ & 150 \end{aligned}$ |  |
| Input 2 Current Input 2 Voltage HIGH | ${ }_{1}^{\text {IN2H }}$ | $\mathrm{V}_{\mathbb{N} 2}=3 \mathrm{~V}, \mathrm{~V}_{\mathbb{N} 1}=2.5 \mathrm{~V}$ |  | 1,2 3 | 25 |  | 60 120 |  | 100 150 |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |
| Turn-ON Time | ${ }^{\text {ton }}$ | See Switching Time Test Circuit ${ }^{\text {e }}$ |  | 1 | 0.5 |  | 0.8 |  | 1 | 山s |
| Turn-OFF Time | ${ }^{\text {O OFF }}$ |  |  | 1 | 1.1 |  | 1.6 |  | 2.0 |  |
| Drain-OFF Capacitance | $C_{\text {D(OFF) }}$ | $f=1 \mathrm{MHz}$ | $\begin{aligned} & V_{D}=0 \mathrm{~V} \\ & I_{S}=0 \end{aligned}$ | 1 | 2.4 |  |  |  |  | pF |
| Source-OFF Capacitance | $\mathrm{C}_{\text {S(OFF) }}$ |  | $\begin{aligned} & V_{S}=0 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{D}}=0 \end{aligned}$ | 1 | 2.4 |  |  |  |  |  |
| Channel-ON Capacitance | $\begin{aligned} & C_{D(O N)+}+ \\ & C_{S(O N)} \\ & \hline \end{aligned}$ |  | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ | 1 | 2.8 |  |  |  |  |  |
| OFF Isolation | OIRR | $\mathrm{R}_{\mathrm{L}}=75 \Omega, \mathrm{f}=1 \mathrm{MHz}$ |  | 1 | >60 |  |  |  |  | dB |
| SUPPLY |  |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | One Channel ON$V_{\mathbb{N} 1}=2 \mathrm{~V}, \mathrm{~V}_{\mathbb{I N} 1}=3 \mathrm{~V}$ |  | 1 | 2.6 |  | 4.2 |  | 4.5 | mA |
| Negative Supply Current | 1- |  |  | 1 | -1.3 | -2 |  | -2.2 |  |  |
| Reference Supply Current | $I_{R}$ |  |  | 1 | -1.4 | -2.2 |  | -2.4 |  |  |
| Positive Supply Current | $1+$ | All Channels OFF$V_{\mathbb{N} 1}=V_{\mathbb{I N} 2}=0.8 \mathrm{~V}$ |  | 1 | 0.75 |  | 25 |  | 25 | $\mu \mathrm{A}$ |
| Negative Supply Current | 1- |  |  | 1 | -1 | -25 |  | -25 |  |  |
| Reference Supply Current | $I_{R}$ |  |  | 1 | -0.2 | -25 |  | -25 |  |  |

Siliconix
incorporated

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}_{+}=12 \mathrm{~V} \\ \mathrm{~V}_{-}=-18 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{R}}=0 \\ \mathrm{~V}_{\mathrm{N} 2}=2.5 \mathrm{~V} \end{gathered}$ |  | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | $\underset{\substack{\text { SUFFIX } \\-25 \text { to } 85^{\circ} \mathrm{C}}}{\text { Sin }}$ |  |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {ANALOG }}$ |  |  | 1,2,3 |  | -10 | 10 | -8 | 8 | V |
| Drain-Source ON Resistance | ros(on) | $\begin{aligned} & \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{N} 1}=3 \mathrm{~V} \\ & (\mathrm{SW} 1,3 \mathrm{ON}) \\ & \mathrm{V}_{\mathrm{N} 1}=2 \mathrm{~V} \\ & (\mathrm{SW} 2,4 \mathrm{ON}) \end{aligned}$ | $V_{D}=10 \mathrm{~V}$ | 1,3 2 | 7 |  | 10 20 |  |  | $\Omega$ |
|  |  |  | $V_{D}=8 \mathrm{~V}$ | 1,3 2 |  |  |  |  | 15 25 |  |
| Source OFF <br> Leakage Current | Is(OFF) | $\begin{aligned} & \mathrm{V}_{\mathrm{IN} 1}=2 \mathrm{~V} \\ & (\mathrm{SW} 1,3 \mathrm{OFF}) \\ & \mathrm{V}_{\mathrm{IN} 1}=3 \mathrm{~V} \\ & (\mathrm{SW} 2,4 \mathrm{OFF}) \end{aligned}$ | $\begin{aligned} & V_{S}=10 \mathrm{~V} \\ & V_{D}=-10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.1 |  | $\begin{gathered} 10 \\ 1000 \end{gathered}$ |  |  | nA |
|  |  |  | $\begin{gathered} V_{S}=8 \mathrm{~V} \\ V_{D}=-8 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ |  |  |  |  | $\begin{gathered} 15 \\ 300 \end{gathered}$ |  |
| Drain OFF <br> Leakage Current | ${ }^{\text {I }}$ (OFF) | $\begin{aligned} & \mathrm{V}_{\text {IN1 }}=2 \mathrm{~V} \\ & (\mathrm{SW} 1,3 \mathrm{OFF}) \\ & \mathrm{V}_{\mathrm{IN} 1}=3 \mathrm{~V} \\ & (\mathrm{SW} 2,4 \mathrm{OFF}) \end{aligned}$ | $\begin{aligned} & V_{D}=10 \mathrm{~V} \\ & V_{S}=-10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.1 |  | $\begin{gathered} 10 \\ 1000 \end{gathered}$ |  |  |  |
|  |  |  | $\begin{gathered} V_{D}=8 V \\ V_{S}=-8 V \end{gathered}$ | 1 |  |  |  |  | $\begin{gathered} 15 \\ 300 \end{gathered}$ |  |
| Channel ONLeakage Current | $\begin{gathered} \mathrm{I}_{\mathrm{D}(\mathrm{ON})}+ \\ \mathrm{I}_{\mathrm{S}(\mathrm{ON})}+ \end{gathered}$ | $\begin{aligned} & V_{\mathbb{N} 1}=3 \mathrm{~V} \\ & (S W 1,3 \mathrm{ON}) \\ & \mathrm{V}_{\mathrm{IN} 1}=2 \mathrm{~V} \\ & (\mathrm{SW} 2,4 \mathrm{ON}) \end{aligned}$ | $V_{D}=V_{S}=-10 \mathrm{~V}$ | 1 | -0.04 | $\begin{gathered} -2 \\ 100 \end{gathered}$ |  |  |  |  |
|  |  |  | $V_{D}=V_{S}=-8 \mathrm{~V}$ | 1 |  |  |  | -5 -100 |  |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |
| Input 1 Current Input 1 Voltage LOW | $\mathrm{I}_{\text {IN1L }}$ | $\mathrm{V}_{\mathbb{N} 1}=2 \mathrm{~V}$ |  | 1,3 2 | 0.001 |  | 0.1 2 |  | 4 | $\mu \mathrm{A}$ |
| Input 2 Current Input 2 Voltage LOW | $\mathrm{I}_{\text {IN2L }}$ | $\mathrm{V}_{\mathrm{IN} 2}=2 \mathrm{~V}, \mathrm{~V}_{\mathbb{N} 1}=2.5 \mathrm{~V}$ |  | 1,3 2 | 0.001 |  | 0.1 2 |  | 4 |  |
| Input 1 Current Input 1 Voltage HIGH | ${ }_{1 / \mathrm{N} 1 \mathrm{H}}$ | $\mathrm{V}_{\mathbb{N} 1}=3 \mathrm{~V}$ |  | 1,2 3 | 20 |  | $\begin{gathered} 60 \\ 120 \end{gathered}$ |  | $\begin{aligned} & 100 \\ & 150 \end{aligned}$ |  |
| Input 2 Current Input 2 Voltage HIGH | $\mathrm{I}_{\text {IN2H }}$ | $\mathrm{V}_{\mathbb{N} 2}=3 \mathrm{~V}, \mathrm{~V}_{\mathbb{N} 1}=2.5 \mathrm{~V}$ |  | 1,2 3 | 20 |  | $\begin{gathered} 60 \\ 120 \end{gathered}$ |  | $\begin{aligned} & 100 \\ & 150 \end{aligned}$ |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |
| Turn-ON Time | ${ }^{\text {O }} \mathrm{N}$ | See Switching Time Test Circuit ${ }^{\text {e }}$ |  | 1 | 0.5 |  | 1 |  | 1.5 | $\mu \mathrm{s}$ |
| Turn-OFF Time | ${ }^{\text {t OfF }}$ |  |  | 1 | 1.2 |  | 2.5 |  | 2.5 |  |
| Drain-OFF Capacitance | $C_{\text {d (OFF) }}$ | $f=1 \mathrm{MHz}$ | $\begin{aligned} & V_{D}=0 V \\ & I_{S}=0 \end{aligned}$ | 1 | 3 |  |  |  |  | pF |
| Source-OFF Capacitance | $C_{\text {S(OFF) }}$ |  | $\begin{aligned} & V_{S}=0 \mathrm{~V} \\ & I_{D}=0 \end{aligned}$ | 1 | 3 |  |  |  |  |  |
| Channel-ON Capacitance | $\begin{aligned} & C_{D(O N)}+ \\ & C_{S(O N)}+ \end{aligned}$ |  | $V_{D}=V_{S}=0$ | 1 | 2.8 |  |  |  |  |  |

Siliconix
incorporated

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  | DG145 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unles's Otherwise Specified:$\begin{gathered} \mathrm{V}_{+}=12 \mathrm{~V} \\ \mathrm{~V}_{-}=-18 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{R}}=0 \\ \mathrm{~V}_{\mathrm{N} 2}=2.5 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { B B } \\ \text { SUFFIX } \\ -25 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| DYNAMIC (Cont'd) |  |  |  |  |  |  |  |  |  |
| OFF Isolation | OIRR | $R_{L}=75 \Omega, f=1 \mathrm{MHz}$ | 1 | $>50$ |  |  |  |  | dB |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | One Channel ON$V_{\mathbb{N} 1}=2 \mathrm{~V}, \mathrm{~V}_{\mathbb{N} 1}=3 \mathrm{~V}$ | 1 | 2.6 |  | 4.2 |  | 4.5 | mA |
| Negative Supply Current | 1- |  | 1 | -1.2 | -2 |  | -2.2 |  |  |
| Reference Supply Current | $I_{R}$ |  | 1 | -1.4 | -2.2 |  | -2.4 |  |  |
| Positive Supply Current | $1+$ | All Channels OFF$V_{\mathbb{N} 1}=V_{\mathbb{I N} 2}=0.8 \mathrm{~V}$ | 1 | 0.75 |  | 25 |  | 25 | $\mu \mathrm{A}$ |
| Negative Supply Current | I- |  | 1 | -1 | -25 |  | -25 |  |  |
| Reference Supply Current | $I_{R}$ |  | 1 | -0.2 | -25 |  | -25 |  |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. $V_{\mathbb{N}}$ must be a step function with a minimum rise and fall time of $1 \mathrm{~V} / \mu \mathrm{s}$.

## SWITCHING TIME TEST CIRCUIT

Switch output waveform shown for $V_{S}=$ constant with logic input waveform as shown. Note that $V_{S}$ may be + or - as per switching time test circuit. $V_{O}$ is the steady state output with switch ON.
Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.


| V+ Positive Supply Voltage <br> (V) | V- <br> Negative Supply Voltage <br> (V) | $V_{R}$ <br> Reference Voltage <br> (V) | VIN1 Input 1 Voltage $\mathrm{V}_{\text {INH }} / \mathrm{V}_{\text {INL }}$ <br> (V) | VIN2 <br> Input 2 <br> Voltage <br> (V) | $V_{S}$ or $V_{D}$ Analog Voltage Range <br> (V) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 12 | -18 | 0 | $3 / 2$ | 2.5 | -10 to 10 |
| 15 | -15 | 0 | $3 / 2$ | 2.5 | -5 to 13 |
| 5 | -15 | 0 | $3 / 2$ | 2.5 | -5 to 3 |

## FEATURES

- Low Standby Power ( $<1 \mu \mathrm{~W}$ )
- Bipolar Drivers
- Constant ros(ON)

Over Signal Range

- High Off Isolation
(> 60 dB @ 1 MHz )


## BENEFITS

- Minimizes Standby Power Requirement
- Better Radiation Tolerance
- Less Signal Distortion
- Higher Frequency Switching


## APPLICATIONS

- Portable and Battery Powered Systems
- Switching in Satellite Applications
- Low Distortion Circuits
- High Frequency Switching Circuits


## DESCRIPTION

The DG143, DG144, and DG146 are precision single-pole double-throw analog switches designed for use in low distortion, high frequency circuits.
ON resistance of the DG143 is $<80 \Omega$, the DG144 $<30 \Omega$ and the DG146 is $<10 \Omega$ and ON shunt leakage for all three is $<2 n A$. With the driver in the "switch OFF" state, total power consumption is $<750 \mu \mathrm{~W}$. By using the JFET process, all three analog switches are relatively radiation tolerant.
The DG143, DG144 and DG146 each contain two junction-type field-effect transistors (JFETs) designed to function as single-pole double-throw electronic switches. Level-shifting drivers enable low-level inputs ( 2 to 3 V ) to control the ON-OFF state of the switches. The driver inputs are connected differentially, therefore with input $\mathbb{N}_{2}$
connected to a 2.5 voltage reference, a positive logic " 0 " at the input $\mathbb{N}_{1}$ will turn switch 1 OFF and switch 2 ON . A positive logic " 1 " at $\mathbb{N}_{1}$ will turn switch 1 ON and switch 2 OFF. The normally grounded $V_{\mathrm{R}}$ terminal may be used as an "inhibit" terminal, in which case all switches may be held OFF with a positive voltage applied to $\mathrm{V}_{\mathrm{R}}$. In the ON state each switch conducts equally well in either direction, and in the OFF state each switch will block voltages up to 20 V peak-to-peak.

Packaging for this series include a 14 -pin side braze and flatpack options. Performance grades include both a military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) and industrial, B suffix ( -25 to $85^{\circ} \mathrm{C}$ ) temperature range. The flatpack option is only available in the military grade.

## PIN CONFIGURATION

## FUNCTIONAL BLOCK DIAGRAM

Flat Package


Order Numbers:
DG143AL/883, DG144AL/883 or DG146AL/883

## Dual-in-Line Package




Siliconix
incorporated
$V+$ to $V-, V_{D}$ or $V_{S}$ ..... 36 V
$V_{D}$ or $V_{S}$ to $V-$ ..... 36 V
$V_{D}$ to $V_{S}$ ..... $\pm 22 \mathrm{~V}$
$\mathrm{V}+$ to $\mathrm{V}_{\mathrm{R}}$ ..... 25 V
$\mathrm{V}+$ to $\mathrm{V}_{\mathrm{IN} 1}$ or $\mathrm{V}_{\mathrm{IN} 2}$ ..... 25 V
$\mathrm{V}_{\mathrm{R}}$ to $\mathrm{V}-$ ..... 25 V
$\mathrm{V}_{\mathrm{IN} 1}$ to $\mathrm{V}_{\mathrm{IN} 2}$ ..... $\pm 6 \mathrm{~V}$
$\mathrm{V}_{\mathrm{IN} 1}$ or $\mathrm{V}_{\mathrm{IN} 2}$ to $\mathrm{V}_{\mathrm{R}}$ ..... $\pm 6 \mathrm{~V}$
$\mathrm{V}_{\mathbb{I N} 1}$ or $\mathrm{V}_{\mathbb{I N} 2}$ to $\mathrm{V}_{-}$ ..... 30 V

Current, (Any Terminal) ............................ 30 mA
Storage Temperature . . . . . . . . . . . . . . . . . . . . - 65 to $150^{\circ} \mathrm{C}$
Operating Temperature (A Suffix) .......... -55 to $125^{\circ} \mathrm{C}$ (B Suffix) ............ -25 to $85^{\circ} \mathrm{C}$

Power Dissipation*
Flat Package**
750 mW
14-Pin DIP***
825 mW

* All leads welded or soldered to PC board.
** Derate $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
*** Derate $11 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.

| ELECTRICAL CHARACTERISTICS |  | DG143 |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} V_{+}=12 \mathrm{~V} \\ V_{-}=-18 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{R}}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{N} 2}=2.5 \mathrm{~V} \end{gathered}$ |  | LIMITS |  |  |  |  |  | UNIT |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \\ & 2=125, \\ & 3=-55, \end{aligned}$ | $\begin{aligned} & .85^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \end{aligned}$ |  | FIX <br> $125^{\circ} \mathrm{C}$ | $\begin{array}{r} B \\ \text { SUF } \\ -25 \text { to } \end{array}$ | FIX <br> $85^{\circ} \mathrm{C}$ |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {analog }}$ |  |  | 1,2,3 |  | -10 | 10 | -8 | 8 | V |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS(ON) }}$ | $\begin{aligned} & I_{S}=-10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathbb{N} 1}=3 \mathrm{~V} \\ & (\mathrm{SW} 1 \mathrm{ON}) \\ & \mathrm{V}_{\mathbb{N} 1}=2 \mathrm{~V} \\ & (\mathrm{SW} 2 \mathrm{ON}) \end{aligned}$ | $V_{D}=10 \mathrm{~V}$ | 1,3 2 | 30 |  | $\begin{gathered} 80 \\ 150 \end{gathered}$ |  |  | $\Omega$ |
|  |  |  | $V_{D}=8 \mathrm{~V}$ | 1,3 2 | 35 |  |  |  | $\begin{aligned} & 100 \\ & 150 \end{aligned}$ |  |
| Source OFF <br> Leakage Current | Is(OFF) | $\begin{aligned} & V_{\mathbb{N} 1}=2 \mathrm{~V} \\ & (S W 1 \text { OFF) } \\ & V_{\mathbb{I N} 1}=3 \mathrm{~V} \\ & (S W 2 \text { OFF) } \end{aligned}$ | $V_{S}=10 \mathrm{~V}$ $V_{D}=-10 \mathrm{~V}$ | 1 | 0.15 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  |  | nA |
|  |  |  | $\begin{aligned} & V_{S}=8 \mathrm{~V} \\ & V_{D}=-8 \mathrm{~V} \end{aligned}$ | 1 | 0.75 |  |  |  | 5 100 |  |
| Drain OFF <br> Leakage Current | $I_{\text {d ( OFF) }}$ |  | $\begin{aligned} & V_{D}=10 \mathrm{~V} \\ & V_{S}=-10 \mathrm{~V} \end{aligned}$ | 1 | 0.03 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  |  |  |
|  |  |  | $\begin{aligned} & V_{D}=8 \mathrm{~V} \\ & V_{S}=-8 \mathrm{~V} \end{aligned}$ | 1 | 0.15 |  |  |  | 5 100 |  |
| Channel ON Leakage Current | $\begin{gathered} \mathrm{I}_{\mathrm{D}(\mathrm{ON})}+ \\ \mathrm{I}_{\mathrm{S}(\mathrm{ON})} \end{gathered}$ | $\begin{aligned} & V_{\mathbb{N} 1}=3 \mathrm{~V} \\ & (\mathrm{SW} 1 \mathrm{ON}) \\ & \mathrm{V}_{\mathbb{N} 1}=2 \mathrm{~V} \\ & (\mathrm{SW} 2 \mathrm{ON}) \end{aligned}$ | $V_{D}=V_{S}=-10 \mathrm{~V}$ | 1 2 | -0.05 | $\begin{gathered} -2 \\ -100 \end{gathered}$ |  |  |  |  |
|  |  |  | $V_{D}=V_{S}=-8 \mathrm{~V}$ | 1 2 | -0.12 |  |  | $\begin{gathered} -5 \\ -100 \end{gathered}$ |  |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |
| Input 1 Current Input 1 Voltage LOW | $1_{\text {IN1L }}$ | $\mathrm{V}_{\mathbb{N T} 1}=2 \mathrm{~V}$ |  | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 0.001 |  | 0.1 2 |  | 4 | $\mu \mathrm{A}$ |
| Input 2 Current Input 2 Voltage LOW | ${ }_{1}{ }_{\text {IN2L }}$ | $\mathrm{V}_{\mathbb{N} 2}=2 \mathrm{~V}, \mathrm{~V}_{\mathbb{N} 1}=2.5 \mathrm{~V}$ |  | 1,3 2 | 0.001 |  | 0.1 2 |  | 4 |  |


| ELECTRICAL CHARACTERISTICS |  |  |  |  |  |  |  |  |  | G143 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}_{+}=12 \mathrm{~V} \\ \mathrm{~V}_{-}=-18 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{R}}=0.0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN} 2}=2.5 \mathrm{~V} \end{gathered}$ |  | LIMITS |  |  |  |  |  | UNIT |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { B } \\ \text { SUFFIX } \\ -25 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| INPUT (Cont'd) |  |  |  |  |  |  |  |  |  |  |
| Input 1 Current Input 1 Voltage HIGH | $\mathbf{I}_{\mathbf{N} 1 \mathrm{H}}$ |  | $=3 \mathrm{~V}$ | 1,2 3 | 25 35 |  | 60 120 |  | 100 150 |  |
| Input 2 Current Input 2 Voltage HIGH | $\mathrm{I}_{\text {(N2H }}$ | $\mathrm{V}_{\mathrm{IN} 2}=3$ | $\mathrm{V}_{\mathbb{N} 1}=2.5 \mathrm{~V}$ | 1,2 3 | 25 35 |  | 60 120 |  | 100 150 |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |
| Turn-ON Time | ${ }^{\text {ton }}$ | See Switching Time Test Circuit ${ }^{e}$ |  | 1 | 0.5 |  | 0.8 |  | 1 |  |
| Turn-OFF Time | $t_{\text {OFF }}$ |  |  | 1 | 1.1 |  | 1.6 |  | 2 |  |
| Drain-OFF Capacitance | $C_{\text {D (OFF) }}$ | $f=1 \mathrm{MHz}$ | $\begin{gathered} V_{D}=0 V \\ I_{S}=0 \end{gathered}$ | 1 | 2.4 |  |  |  |  | pF |
| Source-OFF Capacitance | $C_{\text {S(OFF) }}$ |  | $\begin{gathered} V_{S}=0 V \\ I_{D}=0 \end{gathered}$ | 1 | 2.4 |  |  |  |  |  |
| Channel-ON Capacitance | $\begin{aligned} & C_{D(O N)}+ \\ & C_{S(O N)}+ \end{aligned}$ |  | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ | 1 | 2.8 |  |  |  |  |  |
| OFF Isolation |  | $R_{L}=75 \Omega, f=1 \mathrm{MHz}$ |  | 1 | $>60$ |  |  |  |  | dB |
| SUPPLY |  |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | One Channel ON$\mathrm{V}_{\mathbb{N} 1}=2 \mathrm{~V} \text { or } \mathrm{V}_{\mathbb{N} 1}=3 \mathrm{~V}$ |  | 1 | 2.6 |  | 4.2 |  | 4.5 | mA |
| Negative Supply Current | 1- |  |  | 1 | -1.3 | -2 |  | -2.2 |  |  |
| Reference Supply Current | $I_{R}$ |  |  | 1 | -1.4 | -2.2 |  | -2.4 |  |  |
| Positive Supply Current | $1+$ | All Channels OFF$V_{\mathbb{N} 1}=V_{\mathbb{N} 2}=0.8 \mathrm{~V}$ |  | 1 | 0.75 |  | 25 |  | 25 | $\mu \mathrm{A}$ |
| Negatlve Supply Current | 1- |  |  | 1 | -1 | -25 |  | -25 |  |  |
| Reference Supply Current | $I_{R}$ |  |  | 1 | 0.5 | -25 |  | -25 |  |  |

Siliconix incorporated
ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$
DG144

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}_{+}=12 \mathrm{~V} \\ \mathrm{~V}_{-}=-18 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{R}}=0.0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN} 2}=2.5 \mathrm{~V} \end{gathered}$ |  | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-25^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { B } \\ \text { SUFFIX } \\ -25 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {analog }}$ |  |  | 1,2,3 |  | -10 | 10 | -8 | 8 | V |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS(ON) }}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{s}}=-10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN} 1}=3 \mathrm{~V} \\ & (\mathrm{SW} 1 \mathrm{ON}) \\ & \mathrm{V}_{\mathbb{N} 1}=2 \mathrm{~V} \\ & (\mathrm{SW} 2 \mathrm{ON}) \end{aligned}$ | $V_{D}=10 \mathrm{~V}$ | 1,3 2 | 20 |  | 30 60 |  |  | $\Omega$ |
|  |  |  | $V_{D}=8 \mathrm{~V}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 35 |  |  |  | 50 75 | nA |
| Source OFF Leakage Current | $I_{\text {S (OFF) }}$ | $\begin{aligned} & V_{\mathbb{N} 1}=2 \mathrm{~V} \\ & (\mathrm{SW} 1 \mathrm{OFF}) \\ & \mathrm{V}_{\mathbb{I N} 1}=3 \mathrm{~V} \\ & (\mathrm{SW} 2 \mathrm{OFF}) \end{aligned}$ | $V_{S}=10 \mathrm{~V}$ $V_{D}=-10 \mathrm{~V}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.15 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  |  |  |
|  |  |  | $\begin{aligned} & V_{S}=8 \mathrm{~V} \\ & V_{D}=-8 \mathrm{~V} \end{aligned}$ | 1 | 0.75 |  |  |  | 5 100 |  |
| Drain OFF <br> Leakage Current | ${ }^{\text {d ( OFF })}$ |  | $V_{D}=10 \mathrm{~V}$ $V_{S}=-10 \mathrm{~V}$ | 1 | 0.03 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  |  |  |
|  |  |  | $V_{D}=8 \mathrm{~V}$ $V_{S}=-8 \mathrm{~V}$ | 1 | 0.15 |  |  |  | 5 100 |  |
| Channel ON <br> Leakage Current | $\begin{gathered} \mathrm{I}_{\mathrm{D(ON})}+ \\ \mathrm{I}_{\text {S(ON }} \end{gathered}$ | $\begin{aligned} & V_{\mathbb{N} 1}=3 V \\ & (S W 1 O N) \\ & V_{\mathbb{N} 1}=2 V \\ & (S W 2 O N) \end{aligned}$ | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=-10 \mathrm{~V}$ | 1 | -0.05 | $\begin{gathered} -2 \\ -100 \end{gathered}$ |  |  |  |  |
|  |  |  | $V_{D}=V_{S}=-8 \mathrm{~V}$ | 1 | -0.12 |  |  | $\begin{gathered} -5 \\ -100 \end{gathered}$ |  |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |
| Input 1 Current Input 1 Voltage LOW | ${ }_{1}{ }_{\text {N1L }}$ | $\mathrm{V}_{\mathbb{N} 1}=2 \mathrm{~V}$ |  | 1,3 2 | 0.001 |  | 0.1 2 |  | 4 | $\mu \mathrm{A}$ |
| Input 2 Current Input 2 Voltage LOW | ${ }^{\text {IN2L }}$ | $\mathrm{V}_{\mathrm{IN} 2}=2 \mathrm{~V}$ | $\mathrm{V}_{1 \mathrm{~N} 1}=2.5 \mathrm{~V}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 0.001 |  | 0.1 2 |  | 4 |  |
| Input 1 Current Input 1 Voltage HIGH | $\mathrm{I}_{\text {IN1H }}$ |  | N1 $=3 \mathrm{~V}$ | $\begin{gathered} 1,2 \\ 3 \end{gathered}$ | 20 |  | $\begin{gathered} 60 \\ 120 \end{gathered}$ |  | $\begin{aligned} & 100 \\ & 150 \end{aligned}$ |  |
| Input 2 Current Input 2 Voltage HIGH | $1_{\text {IN2H }}$ | $\mathrm{V}_{1 / 2}=3 \mathrm{~V}$ | , $\mathrm{V}_{\mathbb{N} 1}=2.5 \mathrm{~V}$ | 1,2 3 | 20 |  | $\begin{gathered} 60 \\ 120 \end{gathered}$ |  | $\begin{aligned} & 100 \\ & 150 \end{aligned}$ |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |
| Turn-ON Time | ton | See Switching Time Test Circuite |  | 1 | 0.5 |  | 0.8 |  | 1 | $\mu \mathrm{s}$ |
| Turn-OFF Time | ${ }^{\text {t OFF }}$ |  |  | 1 | 1.0 |  | 1.6 |  | 2 |  |



| ELECTRICAL CHARACTERISTICS |  | Test Conditions <br> Unless Otherwise Specified $\begin{gathered} \mathrm{V}_{+}=12 \mathrm{~V} \\ \mathrm{~V}_{-}=-18 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{R}}=0.0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN} 2}=2.5 \mathrm{~V} \end{gathered}$ |  | DG146 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL |  |  | LIMITS |  |  |  |  |  | UNIT |
|  |  |  |  | $\begin{array}{\|l\|} \hline 1=25^{\circ} \mathrm{C} \\ 2=125,85^{\circ} \mathrm{C} \\ 3=-55,-25^{\circ} \mathrm{C} \\ \hline \end{array}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | $\begin{array}{r} \text { B } \\ \text { SUFFIX } \\ -25 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{array}$ |  |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {ANALOG }}$ |  |  | 1,2,3 |  | -10 | 10 | -8 | 8 | V |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS(ON) }}$ | $\begin{aligned} & \hline \mathrm{I}_{\mathrm{s}}=-10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN} 1}=3 \mathrm{~V} \\ & \left(\mathrm{SW}_{1} \mathrm{ON}\right) \\ & \mathrm{V}_{\mathrm{IN} 1}=2 \mathrm{~V} \\ & (\mathrm{SW} 2 \mathrm{ON}) \end{aligned}$ | $V_{D}=10 \mathrm{~V}$ | 1,3 2 | 7 |  | 10 20 |  |  | $\Omega$ |
|  |  |  | $V_{D}=8 \mathrm{~V}$ | 1,3 2 |  |  |  |  | 15 25 |  |


| PARAMETER | SYMBOL | Test Conditions <br> Unless Otherwise Specified: $\begin{gathered} \mathrm{V}_{+}=12 \mathrm{~V} \\ \mathrm{~V}_{-}=-18 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{R}}=0 \mathrm{~V} \\ \mathrm{~V}_{1 \mathrm{~N} 2}=2.5 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-25^{\circ} \mathrm{C} \end{aligned}$ |  | $\left.\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered} \right\rvert\,$ |  | B SUFFIX -25 to $85^{\circ} \mathrm{C}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

SWITCH (Cont'd)

| Source OFF Leakage Current | Is(OFF) | $\begin{aligned} & V_{\mathbb{N} 1}=2 \mathrm{~V} \\ & (\mathrm{SW} 1 \mathrm{OFF}) \\ & \mathrm{V}_{\mathrm{IN} 1}=3 \mathrm{~V} \\ & (\mathrm{SW} 2 \mathrm{OFF}) \end{aligned}$ | $V_{S}=10 \mathrm{~V}$ $V_{D}=-10 \mathrm{~V}$ | 1 2 | 0.1 |  | $\begin{gathered} 10 \\ 1000 \end{gathered}$ |  |  | nA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & V_{S}=8 \mathrm{~V} \\ & V_{D}=-8 \mathrm{~V} \end{aligned}$ | 1 |  |  |  |  | $\begin{gathered} 15 \\ 300 \end{gathered}$ |  |
| Drain OFF <br> Leakage Current | $I_{\text {d ( OFF })}$ |  | $\begin{aligned} & V_{D}=10 \mathrm{~V} \\ & V_{S}=-10 \mathrm{~V} \end{aligned}$ | 1 2 | 0.1 |  | $\begin{gathered} 10 \\ 1000 \end{gathered}$ |  |  |  |
|  |  |  | $\begin{aligned} & V_{D}=8 \mathrm{~V} \\ & V_{S}=-8 \mathrm{~V} \end{aligned}$ | 1 |  |  |  |  | $\begin{gathered} 15 \\ 300 \end{gathered}$ |  |
| Channel ON Leakage Current | $\begin{aligned} & \mathrm{I}_{\mathrm{D}(\mathrm{ON})}+ \\ & \mathrm{I}_{\mathrm{S}(\mathrm{ON})} \end{aligned}$ | $\begin{aligned} & V_{\mathbb{N} 1}=3 V \\ & (S W 1 O N) \\ & V_{\mathbb{N} 1}=2 V \\ & (S W 2 O N) \end{aligned}$ | $V_{D}=V_{S}=-10 \mathrm{~V}$ | 1 | -0.04 | $\begin{gathered} -2 \\ -100 \end{gathered}$ |  |  |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=-8 \mathrm{~V}$ | 1 |  |  |  | -5 -100 |  |  |

## INPUT

$\left.\begin{array}{|l|c|c|c|c|c|c|c|c|}\hline \begin{array}{l}\text { Input 1 Current Input } \\ 1 \text { Voltage LOW }\end{array} & \mathrm{I}_{\mathbb{N} 1 \mathrm{~L}} & \mathrm{~V}_{\mathbb{N} 1}=2 \mathrm{~V} & \begin{array}{c}1,3 \\ 2\end{array} & 0.001 & & \begin{array}{c}0.1 \\ 2\end{array} & & 4 \\ 4\end{array}\right]$

DYNAMIC

| Turn-ON Time | ${ }^{\text {O ON }}$ | See Switching Time Test Circuite |  | 1 | 0.5 | 1 | 1.5 | 山s |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Turn-OFF Time | $\mathrm{t}_{\text {OFF }}$ |  |  | 1 | 1.2 | 2.5 | 2.5 |  |
| Drain-OFF Capacitance | $C_{\text {D(OFF) }}$ | $f=1 \mathrm{MHz}$ | $\begin{aligned} & V_{D}=0 \mathrm{~V} \\ & I_{S}=0 \end{aligned}$ | 1 | 3 |  |  | pF |
| Source-OFF Capacitance | $\mathrm{C}_{\text {S(OFF) }}$ |  | $\begin{aligned} & V_{S}=0 \mathrm{~V} \\ & I_{D}=0 \end{aligned}$ | 1 | 3 |  |  |  |
| Channel-ON Capacitance | $\begin{aligned} & C_{D(O N)}+ \\ & C_{S(O N)} \end{aligned}$ |  | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ | 1 | 2.8 |  |  |  |
| OFF Isolation |  | $R_{L}=75 \Omega, f=1 \mathrm{MHz}$ |  | 1 | $>50$ |  |  | dB |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  | DG146 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}_{+}=12 \mathrm{~V} \\ \mathrm{~V}_{-}=-18 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{R}}=0.0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{N} 2}=2.5 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125, \\ & 3=-55, \end{aligned}$ | $85^{\circ} \mathrm{C}$ $-25^{\circ} \mathrm{C}$ |  | FIX <br> $125^{\circ} \mathrm{C}$ | $\begin{array}{r} \text { SUF } \\ -25 \text { to } \end{array}$ | FIX <br> $85^{\circ} \mathrm{C}$ |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | One Channel ON$\mathrm{V}_{\mathbb{N} 1}=2 \mathrm{~V} \text { or } \mathrm{V}_{\mathbb{I N} 1}=3 \mathrm{~V}$ | 1 | 2.6 |  | 4.2 |  | 4.5 | mA |
| Negative Supply Current | I- |  | 1 | -1.2 | -2 |  | -2.2 |  |  |
| Reference Supply Current | $I_{R}$ |  | 1 | -1.4 | -2.2 |  | -2.4 |  |  |
| Positive Supply Current | $1+$ | All Channels OFF$V_{\mathbb{N} 1}=V_{\mathbb{N} 2}=0.8 \mathrm{~V}$ | 1 | 0.75 |  | 25 |  | 25 | $\mu \mathrm{A}$ |
| Negative Supply Current | I- |  | 1 | -1 | -25 |  | -25 |  |  |
| Reference Supply Current | $I_{\text {R }}$ |  | 1 | -0.5 | -25 |  | -25 |  |  |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. $\mathrm{V}_{\mathrm{IN}}$ must be a step function with a minimum rise and fall time of $1 \mathrm{~V} / \mu \mathrm{s}$.

## SWITCHING TIME TEST CIRCUIT

Switch output waveform shown for $V_{S}=$ constant with logic input waveform as shown. Note that $V_{S}$ may be + or - as per switching time test circuit. $V_{O}$ is the steady state output with switch ON.
Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.


$\mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}$ A SUFFIX
$\mathrm{V}_{\mathrm{S}}= \pm 8 \mathrm{VB}$ SUFFIX

$$
V_{\text {OUT }}=V_{S} \frac{R_{L}}{R_{L}+r_{\text {DS(ON })}}
$$

(REPEAT TEST FOR
$S_{3}$ AND $S_{4}$ )

| V+ Positive Supply Voltage <br> (V) | V- <br> Negative Supply Voltage <br> (V) | $V_{R}$ <br> Reference Voltage <br> (V) | $V_{\text {IN1 }}$ <br> Input 1 <br> Voltage <br> $\mathrm{V}_{\text {INH }} / \mathrm{V}_{\text {INL }}$ <br> (V) | $V_{\text {IN2 }}$ <br> Input 2 Voltage <br> (V) | $V_{S}$ or $V_{D}$ Analog Voltage Range <br> (V) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 12 | -18 | 0 | 3/2 | 2.5 | -10 to 10 |
| 15 | -15 | 0 | 3/2 | 2.5 | -7 to 13 |
| 10 | -15 | 0 | $3 / 2$ | 2.5 | -7 to 8 |

Siliconix incorporated

## FEATURES

- TTL, CMOS Direct Interface
- Voltage Limiting Diodes Protect PMOS Gates
- Four Independent Switches
- Chip Select Pin (VL)
- Make-Before-Break Switching


## BENEFITS

- Easy Interface
- Reduces External Protection Components
- Easily Expandable
- Will Not Leave Op Amp Input Floating


## APPLICATIONS

- Programmable Gain Amplifiers
- Sample/Hold
- Solid-State Logic Trees


## DESCRIPTION

The DG172 is a 4-channel single-pole, single-throw analog switch designed for low level logic controlled analog switching in instrumentation, process control, and communications. Featuring Make-Before-Break action, DG172 can be used inside closed loop systems to select one of four inputs for multiplexing/demultiplexing of analog signals or for gain bandwidth control (by switching passive elements) without opening the loop. The reference pin $\left(V_{R}\right)$ is normally connected to ground to allow TTL level inputs ( 0.8 V to 2.0 V ) to control the

ON-OFF condition of each switch. The DG172 is a bi-directional MOS switch rated to handle 20 V peak-to-peak analog signals at up to 30 mA continuous current. Each switch will block 20 V peak-to-peak signals when OFF. Package options are the 14-pin ceramic and plastic DIP and flatpack. The former is characterized for operation over the standard industrial, B suffix ( -25 to $85^{\circ} \mathrm{C}$ ) and military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) temperature ranges, while the latter is specified for the military range only.

PIN CONFIGURATION

Flat Package


Order Number:
DG172AL/883

* Common to Substrate and Base of Package

Dual-In-Line Package


Side Braze: DG172AP, DG172BP
Plastic: DG172CJ

Truth Table

| LOGIC | SWITCH |
| :---: | :---: |
| 0 | ON |
| 1 | OFF |

Logic " 0 " $1 \leq 0.8 \mathrm{~V}$
Logic " $1 \geq 2.0 \mathrm{~V}$
*Switches Shown for Logic "1" Input

One 4-Channel Switch per Package*

ABSOLUTE MAXIMUM RATINGS

| $V+$ to $V$ - | 36 V | Storage Temperature (A \& B Suffix) ....... -65 to $150^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: |
| $V+$ to $V_{D}$ | 25 V | (C Suffix) ........... -65 to $125^{\circ} \mathrm{C}$ |
| $V+$ to $V_{S}$ | 25 V | Operating Temperature (A Suffix) ......... -55 to $125^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{S}$ to V - | 36 V | (B Suffix) ............ -25 to $85^{\circ} \mathrm{C}$ (C Suffix) .............. . 0 to $70^{\circ} \mathrm{C}$ |
| $V_{D}$ to V - | 36 V | Power Dissipation (Package)* |
| $V_{S}$ to $V_{D}$ | 25 V | Flat Package** ................................ . 750 mW |
| $V_{L}$ to $V^{\prime}$ | 30 V | 14-Pin Ceramic DIP*** . . . . . . . . . . . . . . . . . . . . . 825 mW |
| $V_{L}$ to $V_{\text {IN }}$ | $\pm 6 \mathrm{~V}$ | 14-Pin Plastic DIP**** ........................ . 470 mW |
| $V_{L}$ to $V_{R}$ | $\pm 6 \mathrm{~V}$ | All leads welded or soldered to PC board. <br> ** Derate $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$. |
| $\mathrm{V}_{\mathbb{I}}$ to $\mathrm{V}_{\mathrm{R}}$ | $\pm 6 \mathrm{~V}$ | *** Derate $11 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$. |
| Current (Any Terminal) | 20 mA | **** Derate $6.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$. |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} \mathrm{V}_{+} & =10 \mathrm{~V} \\ \mathrm{~V}_{-} & =-20 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{R}} & =0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{L}} & =5 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-25^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  |  |  | $\begin{gathered} \text { B } \\ \text { SUFFIX } \\ -25 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | $\begin{gathered} \text { C } \\ \text { sUFFIX } \\ 0 \text { to } 70^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAx ${ }^{\text {b }}$ |  |

## SWITCH

| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {analog }}$ |  |  | 1,2,3 |  | -10 | 10 | -10 | 10 | -10 | 10 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS (ON) }}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{S}}=-1 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=0.8 \mathrm{~V} \end{aligned}$ | $V_{D}=10 \mathrm{~V}$ | 1,3 2 | 100 |  | $\begin{aligned} & 150 \\ & 250 \end{aligned}$ |  | $\begin{aligned} & 150 \\ & 250 \end{aligned}$ |  | 200 | $\Omega$ |
|  |  |  | $V_{D}=0 \mathrm{~V}$ | 1,3 2 | 130 |  | $\begin{aligned} & 200 \\ & 350 \end{aligned}$ |  | $\begin{aligned} & 225 \\ & 300 \end{aligned}$ |  | 300 |  |
|  |  |  | $V_{D}=-10 \mathrm{~V}$ | 1,3 2 | 300 |  | 450 600 |  | 500 600 |  | 600 |  |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & \mathrm{V}+=10 \mathrm{~V} \\ & \mathrm{~V}-=-20 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{R}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{array}{\|l\|} \hline 1=25^{\circ} \mathrm{C} \\ 2=125,85^{\circ} \mathrm{C} \\ 3=-55,-25^{\circ} \mathrm{C} \\ \hline \end{array}$ |  | $\begin{array}{r} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \\ \hline \end{array}$ |  | $\begin{gathered} \text { B } \\ \text { SUFFIX } \\ -25 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | $\begin{gathered} \text { C } \\ \text { SUFFIX } \\ 0 \text { to } 70^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## SWITCH (Cont'd)

$\left.\begin{array}{|l|c|c|c|c|c|c|c|c|c|c|c|}\hline \begin{array}{l}\text { Source OFF } \\ \text { Leakage Current }\end{array} & I_{S(O F F)} & \begin{array}{c}V_{S}=-10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=10 \mathrm{~V} \\ \mathrm{~V}_{\mathbb{N}}=2 \mathrm{~V}\end{array} & \begin{array}{l}1 \\ 2\end{array} & -0.03 & -1 \\ -1000\end{array}\right)$

INPUT

| Input Current with Input Voltage HIGH | $\mathrm{l}_{1 \mathrm{NH}}$ | $\mathrm{V}_{\mathbb{N}}=5 \mathrm{~V}$ | 1,3 2 |  |  | 0.1 10 |  | 1 10 |  | 1 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Current with Input Voltage LOW | $\mathrm{l}_{\text {INL }}$ | $V_{\mathbb{N}}=0 \mathrm{~V}$ | 1,3 2 |  | $\begin{aligned} & -0.5 \\ & -0.5 \end{aligned}$ |  | -1 -1 |  | -1 |  | mA |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |  |
| Turn-ON Time | $\mathrm{t}_{\mathrm{ON}}$ | See Switching Time Test Circuit | 1 |  |  | 0.3 |  | 0.5 |  |  | $\mu \mathrm{s}$ |
| Turn-OFF Time | ${ }^{\text {t }}$ OFF |  | 1 |  |  | 0.75 |  | 1.0 |  |  |  |
| Source OFF ${ }^{\text {c }}$ Capacitance | $\mathrm{C}_{\text {S(OFF) }}$ | $\begin{gathered} V_{S}=0 V, I_{D}=0 \\ f=1 \mathrm{MHz} \end{gathered}$ | 1 | 5 |  |  |  |  |  |  | pF |
| Drain OFF ${ }^{\circ}$ Capacitance | $C_{\text {D(OFF) }}$ | $\begin{gathered} V_{D}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=0 \\ \mathrm{f}=1 \mathrm{MHz} \end{gathered}$ | 1 | 18 |  |  |  |  |  |  |  |
| Channel ON ${ }^{\text {c }}$ Capacitance | $\begin{gathered} C_{D(O N)}+ \\ C_{S(O N)} \end{gathered}$ | $\begin{gathered} V_{D}=V_{S}=0 \mathrm{~V}, V_{\mathbb{N}}=0 \mathrm{~V} \\ f=140 \mathrm{kHz} \end{gathered}$ | 1 | 28 |  |  |  |  |  |  |  |
| Off Isolation ${ }^{\text {c }}$ |  | $\begin{gathered} R_{L}=100 \Omega, C_{L}=3 \mathrm{pF} \\ f=5 \mathrm{MHz} \end{gathered}$ | 1 | $>50$ |  |  |  |  |  |  | dB |

SUPPLY

| Positive Supply Current | $1+$ | One Channel ON$V_{\mathbb{N}}=0 \mathrm{~V}$ | 1 | 1.3 |  | 3 |  | 3 |  | 3 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Negative Supply Current | $1-$ |  | 1 | -2.0 | -5.1 |  | -5.1 |  | -5.1 |  |  |
| Logic Supply Current | $I_{L}$ |  | 1 | 2.5 |  | 5.7 |  | 5.7 |  | 5.7 |  |
|  |  | $\begin{gathered} \text { One Channel ON } \\ V_{\mathbb{I N}}=0 V \\ I_{R}=0 \end{gathered}$ | 1 | 0.8 |  | 2.1 |  | 2.1 |  | 2.1 |  |
| Reference Supply Current | $I_{R}$ | One Channel ON $V_{\mathbb{N}}=0 \mathrm{~V}$ | 1 | -1.5 | -3.6 |  | -3.6 |  | -3.6 |  |  |

Siliconix incorporated

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{aligned} \mathrm{V}_{+} & =10 \mathrm{~V} \\ \mathrm{~V}_{-} & =-20 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{R}} & =0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{L}} & =5 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-25^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { BUFFIX } \\ -25 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | $\begin{gathered} \text { CUFFIX } \\ \text { S to } 70^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\circ}$ |  |

## SUPPLY

| Positive Supply Current | $1+$ | All Channels OFF$V_{\mathbb{I N}}=5 \mathrm{~V}$ | 1 | 0.1 |  | 10 |  | 10 |  | 10 | щА |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Negative Supply Current | 1- |  | 1 | -0.01 | -20 |  | -20 |  | -20 |  |  |
| Logic Supply Current | $I_{L}$ |  | 1 | 2.0 |  | 4.5 |  | 4.5 |  | 4.5 | mA |
|  |  | $\begin{gathered} \hline \text { All Channels OFF } \\ \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V} \\ I_{\mathrm{R}}=0 \\ \hline \end{gathered}$ | 1 | 0.1 |  | 10 |  | 10 |  | 10 | 山A |
| Reference Supply Current | $I_{R}$ | All Channels OFF $V_{\mathbb{N}}=5 \mathrm{~V}$ | 1 | 2.0 | -4.5 |  | -4.5 |  | -4.5 |  | mA |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet
c. Guaranteed by design, not subject to production test.
d. Typlcal values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

## DIE TOPOGRAPHY



## SWITCHING TIME TEST CIRCUIT

Switch output waveform shown for $\mathrm{V}_{\mathrm{S}}=$ constant with logic input waveform as shown. Note that $\mathrm{V}_{\mathrm{S}}$ may be + or - as per switching time test circuit. $V_{O}$ is the steady state output with switch ON. Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.


APPLICATION HINTS*

| V+ Positive Supply Voltage <br> (V) | VNegative Supply Voltage <br> (V) | $V_{\mathrm{R}}$ Reference Pin Connection | Logic Supply Voltage (V) | $V_{\text {IN }}$ <br> Logic input Voltage $V_{\text {INH }}$ Min/ $V_{\text {INL }}$ Max (V) | $V_{s}$ Analog Signal Range <br> (V) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 10** | -20 | GND | 5 | 2.0/0.8 | -10 to 10 |
| 10** | -20 | OPEN | 5 | 4.6/0.5 | -10 to 10 |
| 15 | -15 | GND | 5 | 2.0/0.8 | -5 to 15 |
| 20 | -10 | GND | 5 | 2.0/0.8 | 0 to 20 |
| 5 | -15 | GND | 5 | 2.010.8 | -5 to 5 |
| 5 | -25 | GND | 5 | 2.010.8 | -15 to 5 |

* Application Hints are for DESIGN AID ONLY, not guaranteed and not subject to production testing.
** Electrical Characteristics are based on $\mathrm{V}+=+10 \mathrm{~V}, \mathrm{~V}-=-20 \mathrm{~V}$ only.

Siliconix
incorporated

# DG180/181/182 <br> High-Speed Driver with Dual SPST JFET Switches 

## FEATURES

- Constant ON Resistance over Entire Analog Range
- Low Leakage
- Low Crosstalk


## beNEFITS

- Low Distortion
- Eliminates Large Signal Errors
- High Bandwidth Capability


## APPLICATIONS

- Audio Switching
- Video Switching
- Sample/Hold
- D/A Ladder Switches


## DESCRIPTION

The DG180-182 are precision dual single-pole, single-throw (SPST) analog switches designed to provide accurate switching of video and audio signals. This series, like the entire DG180 family, is ideally suited for applications requiring a constant ON resistance over the entire analog range.

The major design difference is the ON resistance, being 10,30 , and $75 \Omega$ for the DG180, DG181, and DG182 respectively. Reduced switching errors are achieved through law leakage current (ISIOFF) $<1 \mathrm{nA}$ for the DG181/182). Applications which benefit from flat ON resistance include audio switching, video switching, and sample and holds.

Each device comprises four N-channel JFET transistors and a bipolar driver (TTL compatible) to achieve fast and accurate switch performance. In the ON state, each switoh conducts current equally welf in either direction. It the OFF condition, the switches will block up to 20 V peak-to-peak, with feedthrough less than -60 dB at 10 MHz .

Packaging options for the DG180-182 include a 14-pin side braze and 10-pin metal can options. The flatpack version is only available for the DG181. Performance grades include both a military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) and industrial, B suffix ( -25 to $85^{\circ} \mathrm{C}$ ) temperature ranges. The flatpack option is only available in the military grade.

## PIN CONFIGURATION



## FUNCTIONAL BLOCK DIAGRAM



Two SPST Switches per Package

Truth Table*

| LOGIC | SWITCH |
| :---: | :---: |
| 0 | ON |
| 1 | OFF |

Logic " 0 " $\leq 0.8 \mathrm{~V}$
Logic "1" $\geq 2.0 \mathrm{~V}$
*Switches Shown for Logic "1" Input

## ABSOLUTE MAXIMUM RATINGS

V+ to V- ..... 36 V
$V+$ to $V_{D}$ ..... 33 V
$V_{D}$ to $V$ ..... 33 V
$V_{D}$ to $V_{S}$ ..... $\pm 22$ V
$V_{L}$ to V - ..... 36 V
$V_{L}$ to $V_{\mathbb{I N}}$ ..... 8 V
$V_{L}$ to $V_{R}$ ..... 8 V
$\mathrm{V}_{\mathrm{IN}}$ to $\mathrm{V}_{\mathrm{R}}$ ..... 8 V
$V_{R}$ to $V$ - ..... 27 V
$V_{R}$ to $V_{\mathbb{N}}$ ..... 2 V
Current (S or D) DG180 ..... 200 mA
Current (S or D) DG181, DG182 ..... 30 mA
Current (All Other Pins) ..... 30 mA
Storage Temperature ..... -65 to $150^{\circ} \mathrm{C}$
$\begin{aligned} & \text { Operating Temperature } \text { (A Suffix) } \\ & \text { (B Suffix) }\end{aligned}$ -55 to $125^{\circ} \mathrm{C}$
-25 to $85^{\circ} \mathrm{C}$
Power Dissipation*
10-Pin Metal Can** ..... 450 mW
14-Pin DIP***.... ..... 900 mW

* All leads welded or soldered to PC board.
** Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
*** Derate $11 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.


| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & \mathrm{V}_{+}=15 \mathrm{~V} \\ & \mathrm{~V}=-15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{R}}=0 \mathrm{~V} \end{aligned}$ |  | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { B } \\ \text { SUFFIX } \\ -25 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {P }}$ | MAx ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {ANALOG }}$ |  |  | 1,2,3 |  | -7.5 | 15 | $-7.5$ | 15 | V |
| Drain-Source ON Resistance | $\mathrm{r}_{\mathrm{DS}}(\mathrm{ON})$ | $I_{S}=-1$ | $\begin{aligned} & 0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}}=-7.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{N}}=0.8 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 7.5 |  | 10 20 |  | 15 25 | $\Omega$ |
| Source OFF Leakage Current | Is(ofF) | $\mathrm{V}_{\mathbb{N}}=2.0 \mathrm{~V}$ | $\begin{aligned} & V_{S}=10 \mathrm{~V}, V_{D}=-10 \mathrm{~V} \\ & V_{+}=10 \mathrm{~V}, \mathrm{~V}_{-}=-20 \mathrm{~V} \end{aligned}$ | 1 | 0.05 |  | $\begin{gathered} 10 \\ 1000 \end{gathered}$ |  | 15 300 | nA |
|  |  |  | $\begin{aligned} & V_{S}=7.5 \mathrm{~V} \\ & V_{D}=-7.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.05 |  | $\begin{gathered} 10 \\ 1000 \end{gathered}$ |  | $\begin{gathered} 15 \\ 300 \end{gathered}$ |  |
| Drain OFF <br> Leakage Current | $I_{\text {d (OFF) }}$ |  | $\mathrm{V}_{S}=-10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=10 \mathrm{~V}$ $\mathrm{~V}_{+}=10 \mathrm{~V}, \mathrm{~V}-=-20 \mathrm{~V}$ | 1 | 0.04 |  | $\begin{gathered} 10 \\ 1000 \end{gathered}$ |  | $\begin{gathered} 15 \\ 300 \end{gathered}$ |  |
|  |  |  | $\begin{aligned} & V_{S}=-7.5 \mathrm{~V} \\ & V_{D}=7.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.03 |  | $\begin{gathered} 10 \\ 1000 \end{gathered}$ |  | $\begin{gathered} 15 \\ 300 \end{gathered}$ |  |
| Channel ON <br> Leakage Current | ${ }^{1} \mathrm{D}_{(\mathrm{ON})}+$ IS(ON) |  | $\begin{aligned} & =V_{S}=-7.5 \mathrm{~V} \\ & V_{\mathbb{N}}=0.8 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | -0.1 | $\begin{gathered} -2 \\ -200 \end{gathered}$ |  | $\begin{gathered} -10 \\ -200 \end{gathered}$ |  |  |
| Saturation Drain Current | I Dss | 2 m | Pulse Duration | 1 | 300 |  |  |  |  | mA |

## INPUT

| Input Current with Input Voltage HIGH | $\mathrm{I}_{\text {INH }}$ | $\mathrm{V}_{\mathbb{N}}=5 \mathrm{~V}$ |  | 1 2 | <0.01 |  | 10 20 |  | 10 20 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Current with Input Voltage LOW | $\mathrm{I}_{\text {INL }}$ | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ |  | 1,2,3 | -30 | -250 |  | -250 |  |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |
| Turn-ON Time | ${ }^{\text {ton }}$ | See Switching Time Test Circuit |  | 1 | 240 |  | 300 |  | 350 | ns |
| Turn-OFF Time | ${ }^{\text {tofF }}$ |  |  | 1 | 140 |  | 250 |  | 300 |  |
| Source-OFF Capacitance | $C_{\text {S (OFF) }}$ | $\mathrm{f}=1 \mathrm{MHz}$ | $V_{S}=-5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=0$ | 1 | 21 |  |  |  |  | pF |
| Drain-OFF Capacitance | $C_{\text {d(OFF) }}$ |  | $V_{D}=-5 \mathrm{~V}, \mathrm{I}_{S}=0$ | 1 | 17 |  |  |  |  |  |
| Channel ON Capacitance | $\begin{gathered} C_{D(O N)}+ \\ C_{S(O N)} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ | 1 | 17 |  |  |  |  |  |
| OFF Isolation |  | $f=1 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=75 \Omega$ |  | 1 | >55 |  |  |  |  | dB |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  | G180 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & V_{+}=15 \mathrm{~V} \\ & V_{-}=-15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{R}}=0 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{array}{\|l\|} \hline 1=25^{\circ} \mathrm{C} \\ 2=125,85^{\circ} \mathrm{C} \\ 3=-55,-25^{\circ} \mathrm{C} \\ \hline \end{array}$ |  | $\begin{array}{\|c\|} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \\ \hline \end{array}$ |  |  |  |  |
| PARAMETER |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ or 5 V | 1 | 0.6 |  | 1.5 |  | 1.5 | mA |
| Negative Supply Current | $1-$ |  | 1 | -2.7 | -5 |  | -5 |  |  |
| Logic Supply Current | $I_{L}$ |  | 1 | 3 |  | 4.5 |  | 4.5 |  |
| Reference Supply Current | $\mathrm{I}_{\mathrm{R}}$ |  | 1 | -1 | -2 |  | -2 |  |  |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  | DG181 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions <br> Unless Otherwise Specified: $\begin{aligned} & \mathrm{V}_{+}^{+}=15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=-15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{R}}=0 \mathrm{~V} \end{aligned}$ |  | LIMITS |  |  |  |  |  | UNIT |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  |  |  |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {analog }}$ |  |  | 1,2,3 |  | -7.5 | 15 | -7.5 | 15 | V |
| Drain-Source ON Resistance | ros(on) | $I_{S}=-1$ | $\begin{aligned} & 0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}}=-7.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{I N}}=0.8 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 18 |  | 30 60 |  | 50 75 | $\Omega$ |
| Source OFF Leakage Current | $I_{\text {S (OFF) }}$ | $\mathrm{V}_{1 \mathrm{~N}}=2.0 \mathrm{v}$ | $\mathrm{V}_{S}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}$ $\mathrm{~V}+=10 \mathrm{~V}, \mathrm{~V}-=-20 \mathrm{~V}$ | 1 | 0.05 |  | 1 100 |  | 5 100 | nA |
|  |  |  | $\begin{aligned} & V_{S}=7.5 \mathrm{~V} \\ & V_{D}=-7.5 \mathrm{~V} \end{aligned}$ | 1 | 0.07 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | 5 100 |  |
| Drain OFF <br> Leakage Current | $I_{\text {D (OFF) }}$ |  | $V_{S}=-10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=10 \mathrm{~V}$ $\mathrm{~V}_{+}=10 \mathrm{~V}, \mathrm{~V}-=-20 \mathrm{~V}$ | 1 | 0.5 |  | 1 100 |  | 5 100 |  |
|  |  |  | $\begin{aligned} & V_{S}=-7.5 \mathrm{~V} \\ & V_{D}=7.5 \mathrm{~V} \end{aligned}$ | 1 2 | 0.6 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ |  |
| Channel ON Leakage Current | $I_{D(O N)+}$ IS(ON) |  | $\begin{aligned} & =V_{S}=-7.5 \mathrm{~V} \\ & V_{\mathbb{I N}}=0.8 \mathrm{~V} \end{aligned}$ | 1 | -0.02 | $\begin{gathered} -2 \\ -200 \end{gathered}$ |  | $\begin{gathered} -10 \\ -200 \end{gathered}$ |  |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |
| Input Current with input Voltage HIGH | $\mathrm{l}_{\text {INH }}$ |  | $\mathrm{V}_{\mathbb{I}}=5 \mathrm{~V}$ | 1 | $<0.01$ |  | $\begin{aligned} & 10 \\ & 20 \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 20 \end{aligned}$ |  |
| Input Current with Input Voltage LOW | $\mathrm{I}_{\text {INL }}$ |  | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ | 1,2,3 | -30 | -250 |  | -250 |  |  |

Siliconix incorporated

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & V_{+}^{+}=15 \mathrm{~V} \\ & V_{-}=-15 \mathrm{~V} \\ & V_{L}=5 \mathrm{~V} \\ & V_{R}=0 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{array}{\|l\|} \hline 1=25^{\circ} \mathrm{C} \\ 2=125,85^{\circ} \mathrm{C} \\ 3=-55,-25^{\circ} \mathrm{C} \\ \hline \end{array}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { B } \\ \text { SUFFIX } \\ -25 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## DYNAMIC

| Turn-ON Time | ${ }^{\text {ton }}$ | See Switching Time Test Circuit |  | 1 | 85 | 150 | 180 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Turn-OFF Time | ${ }^{\text {tofF }}$ |  |  | 1 | y5 | 130 | 150 |  |
| Source-OFF Capacitance | $\mathrm{C}_{\text {S(OFF) }}$ | $\mathrm{f}=1 \mathrm{MHz}$ | $V_{S}=-5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=0$ | 1 | 9 |  |  | pF |
| Drain-OFF Capacitance | $C_{\text {D (OFF) }}$ |  | $V_{D}=-5 \mathrm{~V}, \mathrm{I}_{S}=0$ | 1 | 6 |  |  |  |
| Channel ON Capacitance | $\begin{gathered} C_{D(O N)}+ \\ C_{S(O N)} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ | 1 | 14 |  |  |  |
| OFF Isolation |  | $f=1 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=75 \Omega$ |  | 1 | $>50$ |  |  | dB |

SUPPLY

| Positive Supply Current | $1+$ | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ or 5 V | 1 | 0.6 |  | 1.5 |  | 1.5 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Negative Supply Current | $1-$ |  | 1 | -2.7 | -5 |  | -5 |  |  |
| Logic Supply Current | $I_{L}$ |  | 1 | 3.1 |  | 4.5 |  | 4.5 |  |
| Reference Supply Current | $I_{\text {R }}$ |  | 1 | -1 | -2 |  | -2 |  |  |

ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$
DG182

| PARAMETER | SYMBOL | Test Conditions Unless Otherwlse Specified:$\begin{aligned} & V_{+}^{+}=15 \mathrm{~V} \\ & V_{-}=-15 \mathrm{~V} \\ & V_{L}=5 \mathrm{~V} \\ & V_{R}=0 \mathrm{~V} \end{aligned}$ |  | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{array}{\|l\|} \hline 1=25^{\circ} \mathrm{C} \\ 2=125,85^{\circ} \mathrm{C} \\ 3=-55,-25^{\circ} \mathrm{C} \\ \hline \end{array}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { B } \\ \text { SUFFIX } \\ -25 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {ANALOG }}$ |  |  | 1,2,3 |  | -10 | 15 | -10 | 15 | V |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS }}(\mathrm{ON})$ | $I_{S}=-10$ | $\begin{aligned} & 0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{N}}=0.8 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 35 |  | 75 150 |  | 100 150 | $\Omega$ |
| Source OFF <br> Leakage Current | Is(OFF) | $\mathrm{V}_{\mathbb{N}}=2.0 \mathrm{~V}$ | $\mathrm{V}_{S}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}$ $\mathrm{~V}+=10 \mathrm{~V}, \mathrm{~V}-=-20 \mathrm{~V}$ | 1 | 0.05 |  | 1 100 |  | 5 100 | nA |
|  |  |  | $\begin{aligned} & V_{S}=10 \mathrm{~V} \\ & V_{D}=-10 \mathrm{~V} \end{aligned}$ | 1 | 0.07 |  | 1 100 |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ |  |

Siliconix incorporated


## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

Siliconix
incorporated


TYPICAL CHARACTERSITICS

$10 \Omega$ DG180
$r_{\text {DS(on) }}$ vs. Temperature

$\mathrm{I}_{\mathbb{N}}$ vs. $\mathrm{V}_{\mathbb{N}}$ and Temperature

$10 \Omega$ DG180
Switching Time vs. $\mathrm{V}_{\mathrm{D}}$ and Temperature


Siliconix
incorporated
TYPICAL CHARACTERSITICS (Cont'd)

$30 \Omega$ DG181
Switching Time vs. $\mathrm{V}_{\mathrm{D}}$ and Temperature

$75 \Omega$ DG182
$r_{\text {DS(on) }}$ vs. Temperature


$30 \Omega$ DG181
$I_{D(O F F)}$ vs. Temperature

$75 \Omega$ DG182
Switching Time vs. $V_{D}$ and Temperature


Siliconix
incorporated
$75 \Omega$ DG182
$I_{D(O F F)}$ vs. Temperature


$V_{D}$ or $V_{S}$ - DRAIN or SOURCE VOLTAGE (V)

$\mathrm{V}_{\mathrm{D}}$ or $\mathrm{V}_{\mathrm{S}}$ - DRAIN or SOURCE VOLTAGE (V)


Typical delay, rise, fall, settling times,
and switching transients in this circuit.

[^0]



Switch output waveform shown for $V_{S}=$ constant with logic input waveform as shown. Note that $V_{S}$ may be + or - as per switching time test circuit. $\mathrm{V}_{\mathrm{O}}$ is the steady state output with switch ON.
Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.


## APPLICATION HINTS*

| Switch Family | $V_{+}$ Positive Supply Voltage <br> (V) | VNegative Supply Voltage <br> (V) | $V_{L}$ Logic Supply Voltage <br> (V) | $V_{R}$ Reference Supply Voltage <br> (V) | VIN <br> Logic Input Voltage $\mathrm{V}_{\mathrm{INH}} \mathrm{Min} /$ $V_{\text {INL }}$ Max <br> (V) | $V_{S}$ Analog Voltage Range <br> (V) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 10 \Omega \\ & \text { and } \\ & 30 \Omega \end{aligned}$ | 15** | -15 | 5 | GND | 2.0/0.8 | -7.5 to 15 |
|  | 10 | -20 | 5 | GND | 2.0/0.8 | -12.5 to 10 |
|  | 12 | -12 | 5 | GND | 2.0/0.8 | -4.5 to 12 |
| $75 \Omega$ | 15** | -15 | 5 | GND | 2.0/0.8 | -10 to15 |
|  | 10 | -20 | 5 | GND | 2.0/0.8 | -15 to 10 |
|  | 12 | -12 | 5 | GND | 2.0/0.8 | -7 to 12 |

* Application Hints are for DESIGN AID ONLY, not guaranteed and not subject to production testing.
** Electrical Parameter Chart based on $\mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{R}}=\mathrm{GND}$.

Siliconix incorporated

## FEATURES

- Constant ON Resistance over Entire Analog Range
- Low Leakage
- Low Crosstalk
- Break-Before-Make Switching


## BENEFITS

- Low Distortion
- Reduced Switching Errors
- Improved Channel Isolation
- Eliminates Inadvertent Shorting Between Channels


## APPLICATIONS

- Audio Switching
- Precision Switching
- Video Switching
- Video Routing
- Sample/Hold D/A Ladder Switches


## DESCRIPTION

The DG183-185 are precision dual double-pole, single-throw (DPST) analog switches designed to provide accurate switching of audio and vidẹ signals. This series is ideally suited for applications requiring a constant ON resistance over the entite: analog range.

The major design difference is in ON tesistance, being 10, 30, and $75 \Omega$ for the DG183, DG184 and DG185, respectively.

Reducing switchingerrors also accomplished through low leakages (IS(QRE) < 1 nA for the DG184/185). Applications. which tonefit from flat ON resistance include audio switching, video switching, and sample and holds.

Each device consists of four N-channel JFET transistors and a bipolar driver (TTL compatible) to
achieve fast and accurate switch performance. The driyer is designed to achieve Break-Before-Make switching action, eliminating inadvertent shorting and : the crosstalk between channels that may result, In the ON state each switch conducts current equally well in elther directionioln the OFF condition the simitches will black up to : 20 V peak-to-peak, with feedthrough fess thar 60 dB at 10 MHz .

Packaging options for the DG183-185 include a 16-pin side braze and flatpack. Performance grades include both the military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) and industrial, B suffix ( -25 to $85^{\circ} \mathrm{C}$ ) temperature ranges. The flatpack option is only available in the military grade.

The DG184 and DG185 are JAN qualified devices.

## PIN CONFIGURATION



Siliconix
incorporated
DG183/184/185
FUCTIONAL BLOCK DIAGRAM


Two DPST Swltches per Package*

| Truth Table |  |
| :---: | :---: |
| LOGIC | SWITCH |
| 0 1 | OFF ON |
| Logic Logic | $\begin{aligned} & \leq 0.8 \mathrm{~V} \\ & \geq 2.0 \mathrm{~V} \end{aligned}$ |

*Switches Shown for Logic "1" Input

## ABSOLUTE MAXIMUM RATINGS

V+ to V- ..... 36 V
$V+$ to $V_{D}$ ..... 33 V
$V_{D}$ to $V-$ ..... 33 V
$V_{D}$ to $V_{S}$ ..... $\pm 22 \mathrm{~V}$
$V_{L}$ to $V-$ ..... 36 V
$V_{L}$ to $V_{\mathbb{I}}$ ..... 8 V
$V_{L}$ to $V_{R}$ ..... 8 V
$V_{I_{N}}$ to $V_{R}$ ..... 8 V
$V_{R}$ to $V-$ ..... 27 V
$V_{R}$ to $V-$ ..... 27 V
$V_{R}$ to $V_{I N}$ ..... 2 V

| Current (S or D) DG183 | 200 mA |
| :---: | :---: |
| Current (S or D) DG184, DG185 | 30 mA |
| Current (All Other Pins) | 30 mA |
| Storage Temperature | -65 to $150^{\circ} \mathrm{C}$ |
| $\begin{array}{rr}\text { Operating Temperature } & \text { (A Suffix) } \\ \text { (B Suffix) }\end{array}$ | $\begin{aligned} & -55 \text { to } 125^{\circ} \mathrm{C} \\ & .-25 \text { to } 85^{\circ} \mathrm{C} \end{aligned}$ |
| Power Dissipation* |  |
| 16-Pin DIP** | 900 mW |
| Flat Pack*** | 900 mW |
| * All leads welded or soldered to | ard |
| Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$ |  |
| ** Derate $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$ |  |Current (S or D) DG184, DG18530 mA

Current (All Other Pins)-65 to $150^{\circ} \mathrm{C}$
Operating Temperature (A Suffix) 55 to $125^{\circ} \mathrm{C}$
(B Suffix)
900 mW
Flat Pack*** 00 mW** Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$*** Derate $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$


Siliconix incorporated

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  | DG183 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified$\begin{aligned} & \mathrm{V}_{+}=15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=-15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{R}}=0 \mathrm{~V} \end{aligned}$ |  | LIMITS |  |  |  |  |  | UNIT |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{array}{\|c\|} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \\ \hline \end{array}$ |  | $\begin{gathered} \text { B } \\ \text { SUFFIX } \\ -25 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {analog }}$ |  | , | 1,2,3 |  | -7.5 | 15 | -7.5 | 15 | V |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS }}(\mathrm{ON})$ | $I_{s}=-10$ | $\begin{aligned} & 0 \mathrm{~mA}, V_{D}=-7.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{I}}=2.0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 7.5 |  | 10 20 |  | 15 25 | $\Omega$ |
| Source OFF Leakage Current | Is(OFF) | $\mathrm{V}_{\mathbb{N}}=0.8 \mathrm{~V}$ | $\mathrm{V}_{S}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}$ $\mathrm{~V}+=10 \mathrm{~V}, \mathrm{~V}-=-20 \mathrm{~V}$ | 1 2 | 0.05 |  | $\begin{gathered} 10 \\ 1000 \end{gathered}$ |  | 15 300 | nA |
|  |  |  | $\begin{aligned} & V_{S}=7.5 \mathrm{~V} \\ & V_{D}=-7.5 \mathrm{~V} \end{aligned}$ | 1 2 | 0.05 |  | $\begin{gathered} 10 \\ 1000 \end{gathered}$ |  | 15 300 |  |
| Drain OFF <br> Leakage Current | $I_{\text {D ( OFF }}$ |  | $\mathrm{V}_{S}=-10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=10 \mathrm{~V}$ $\mathrm{~V}+=10 \mathrm{~V}, \mathrm{~V}-=-20 \mathrm{~V}$ | 1 | 0.04 |  | $\begin{gathered} 10 \\ 1000 \end{gathered}$ |  | $\begin{gathered} 15 \\ 300 \end{gathered}$ |  |
|  |  |  | $\begin{aligned} & V_{S}=-7.5 \mathrm{~V} \\ & V_{D}=7.5 \mathrm{~V} \end{aligned}$ | 1 | 0.03 |  | $\begin{gathered} 10 \\ 1000 \end{gathered}$ |  | $\begin{gathered} 15 \\ 300 \end{gathered}$ |  |
| Channel ON Leakage Current | $\begin{gathered} \mathrm{I}_{\mathrm{D}(\mathrm{ON})+} \\ \mathrm{I}_{\mathrm{S}(\mathrm{ON})} \end{gathered}$ |  | $\begin{aligned} & =V_{S}=-7.5 \mathrm{~V} \\ & V_{\mathbb{I N}}=2.0 \mathrm{~V} \end{aligned}$ | 1 2 | -0.1 | $\begin{gathered} -2 \\ -200 \end{gathered}$ |  | $\begin{aligned} & -10 \\ & -200 \end{aligned}$ |  |  |
| Saturation Drain Current | $I_{\text {dss }}$ | 2 ms | Pulse Duration | 1 | 300 |  |  |  |  | mA |
| INPUT |  |  |  |  |  |  |  |  |  |  |
| Input Current with Input Voltage HIGH | $\mathrm{l}_{\text {INH }}$ |  | $\mathrm{V}_{\mathbb{N}}=5 \mathrm{~V}$ | 12 | <0.01 |  | 10 20 |  | 10 20 |  |
| Input Current with Input Voltage LOW | $\mathrm{I}_{\text {INL }}$ |  | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ | 1,2,3 | -30 | -250 |  | -250 |  |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |
| Turn-ON Time | ${ }^{\text {ton }}$ | See Switching Time Test Clrcuit |  | 1 | 240 |  | 300 |  | 350 | ns |
| Turn-OFF Time | ${ }^{\text {tofF }}$ |  |  | 1 | 140 |  | 250 |  | 300 |  |
| Source-OFF Capacitance | $c_{\text {S(OFF) }}$ | $f=1 \mathrm{MHz}$ | $V_{S}=-5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=0$ | 1 | 21 |  |  |  |  | pF |
| Drain-OFF Capacitance | $C_{\text {D(OFF) }}$ |  | $V_{D}=-5 \mathrm{~V}, \mathrm{I}_{S}=0$ | 1 | 17 |  |  |  |  |  |
| Channel ON Capacitance | $\begin{gathered} C_{D(O N)}+ \\ C_{S(O N)} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=0$ | 1 | 17 |  |  |  |  |  |
| Off Isolation |  | $f=1 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=75 \Omega$ |  | 1 | >55 |  |  |  |  | dB |

Siliconix incorporated

| PARAMETER | SYMBOL | Test Conditions <br> Unless Otherwise Specified: $\begin{aligned} & \mathrm{V}_{+}=15 \mathrm{~V} \\ & \mathrm{~V}_{-}=-15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{R}}=0 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-25^{\circ} \mathrm{C} \end{aligned}$ |  | $\left\|\begin{array}{c} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{array}\right\|$ |  | B SUFFIX -25 to $85^{\circ} \mathrm{C}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | It | $\mathrm{V}_{\mathbb{N}}($ All $)=0 \mathrm{~V}$ | 1 |  |  | 3 |  | 3 | mA |
|  |  | $V_{\mathbb{N}}($ All $)=5 \mathrm{~V}$ | 1 |  |  | 0.1 |  | 0.1 |  |
| Negative Supply Current | 1- | $\mathrm{V}_{\mathbb{N}}(\mathrm{All})=0 \mathrm{~V}$ | 1 |  | $-5.5$ |  | -5.5 |  |  |
|  |  | $\mathrm{V}_{\mathbb{N}}(\mathrm{AlI})=5 \mathrm{~V}$ | 1 |  | -4 |  | -4 |  |  |
| Logic Supply Current | $I_{L}$ | $\mathrm{V}_{\mathbb{N}}(\mathrm{AlI})=0 \mathrm{~V}$ | 1 |  |  | 4.5 |  | 4.5 |  |
|  |  | $\mathrm{V}_{\mathbb{N}}(\mathrm{All})=5 \mathrm{~V}$ | 1 |  |  | 4.5 |  | 4.5 |  |
| Reference Supply Current | $I_{\text {R }}$ | $\mathrm{V}_{\mathbb{N}}(\mathrm{All})=0 \mathrm{~V}$ | 1 |  | -2 |  | -2 |  |  |
|  |  | $\mathrm{V}_{\mathbb{N}}(\mathrm{All})=5 \mathrm{~V}$ | 1 |  | -2 |  | -2 |  |  |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  | DG184 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & V_{+}=15 \mathrm{~V} \\ & V_{-}=-15 \mathrm{~V} \\ & V_{L}=5 \mathrm{~V} \\ & V_{R}=0 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125, \\ & 3=-55, \end{aligned}$ | $\begin{aligned} & 85^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{array}{r} \text { suf } \\ -55 \text { to } \end{array}$ | FIX <br> $125^{\circ} \mathrm{C}$ | $\begin{array}{r} \text { SUF } \\ -25 \text { to } \end{array}$ | FIX <br> $85^{\circ} \mathrm{C}$ |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{6}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

SWITCH

| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {ANALOG }}$ |  |  | 1,2,3 |  | -7.5 | 15 | -7.5 | 15 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS }}(\mathrm{ON})$ | $\begin{gathered} I_{S}=-10 \mathrm{~mA}, V_{D}=-7.5 \mathrm{~V} \\ V_{\mathbb{N}}=2.0 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 22 |  | 30 60 |  | 50 75 | $\Omega$ |
| Source OFF <br> Leakage Current | $I_{\text {S (OFF) }}$ | $V_{\mathbb{N}}=0.8 \mathrm{~V}$ | $\begin{aligned} & V_{S}=10 \mathrm{~V}, V_{D}=-10 \mathrm{~V} \\ & V_{+}=10 \mathrm{~V}, \mathrm{~V}-=-20 \mathrm{~V} \end{aligned}$ | 1 | 0.06 |  | 1 100 |  | 5 100 | nA |
|  |  |  | $\begin{aligned} & V_{S}=7.5 \mathrm{~V} \\ & V_{D}=-7.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.05 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ |  |
| Drain OFF <br> Leakage Current | $I_{\text {D ( OFF })}$ |  | $\begin{aligned} & V_{S}=-10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=10 \mathrm{~V} \\ & \mathrm{~V}_{+}=10 \mathrm{~V}, \mathrm{~V}-=-20 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.04 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ |  |
|  |  |  | $\begin{aligned} & V_{S}=-7.5 \mathrm{~V} \\ & V_{D}=7.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.03 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | 5 100 |  |
| Channel ON Leakage Current | ${ }^{1} \mathrm{D}_{(\mathrm{ON})}+$ <br> IS(ON) |  | $\begin{aligned} & V_{S}=-7.5 \mathrm{~V} \\ & V_{\mathbb{I N}}=2.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | -0.02 | $\begin{gathered} -2 \\ -200 \end{gathered}$ |  | -10 -200 |  |  |


| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & V_{+}^{+}=15 \mathrm{~V} \\ & V_{-}=-15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{R}}=0 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{array}{\|l\|} \hline 1=25^{\circ} \mathrm{C} \\ 2=125,85^{\circ} \mathrm{C} \\ 3=-55,-25^{\circ} \mathrm{C} \end{array}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { B } \\ \text { SUFFIX } \\ -25 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## INPUT




Siliconix incorporated

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  | DG185 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions <br> Unless Otherwise Specified: $\begin{aligned} & \mathrm{V}+=15 \mathrm{~V} \\ & \mathrm{~V}_{+}=-15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{R}}=0 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \\ & 2=125, \\ & 3=-55, \end{aligned}$ | $\begin{aligned} & \hline \mathrm{C} \\ & , 85^{\circ} \mathrm{C} \\ & ,-25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{array}{r} \text { A } \\ \text { SUF } \\ -55 \text { to } \\ \hline \end{array}$ | $\begin{aligned} & \text { A } \\ & \text { FFIX } \\ & 125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{array}{r} \text { B } \\ \text { SUF } \\ -25 \text { to } \\ \hline \end{array}$ | $\begin{aligned} & \text { B } \\ & \text { FFIX } \\ & 085^{\circ} \mathrm{C} \end{aligned}$ |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | $\mathrm{V}_{\mathbb{I}}(\mathrm{All})=0 \mathrm{~V}$ | 1 |  |  | 3 |  | 3 | mA |
|  |  | $\mathrm{V}_{\mathbb{I}}(\mathrm{All})=5 \mathrm{~V}$ | 1 |  |  | 0.1 |  | 0.1 |  |
| Negative Supply Current | I- | $\mathrm{V}_{\mathbb{N}}(\mathrm{All})=0 \mathrm{~V}$ | 1 |  | -5.5 |  | -5.5 |  |  |
|  |  | $\mathrm{V}_{\mathbb{N}}(\mathrm{All})=5 \mathrm{~V}$ | 1 |  | -4 |  | -4 |  |  |
| Logic Supply Current | $I_{L}$ | $\mathrm{V}_{\mathrm{IN}}(\mathrm{All})=0 \mathrm{~V}$ | 1 |  |  | 4.5 |  | 4.5 |  |
|  |  | $\mathrm{V}_{\mathrm{IN}}(\mathrm{All})=5 \mathrm{~V}$ | 1 |  |  | 4.5 |  | 4.5 |  |
| Reference Supply Current | $I_{R}$ | $\mathrm{V}_{\mathbb{N}}(\mathrm{All})=0 \mathrm{~V}$ | 1 |  | -2 |  | -2 |  |  |
|  |  | $\mathrm{V}_{\mathbb{I N}}(\mathrm{All})=5 \mathrm{~V}$ | 1 |  | -2 |  | -2 |  |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

## DIE TOPOGRAPHY (DRIVER)


$I_{L}, I_{-}$
$1+I_{R}$ (mA)

Supply Current vs. Temperature

$10 \Omega$ DG183
$r_{\text {DS(on) }}$ vs. Temperature

$10 \Omega$ DG183
Leakage vs. Temperature

$\mathrm{I}_{\mathbb{N}}$ vs. $\mathrm{V}_{\mathbb{N}}$ and Temperature

$10 \Omega$ DG183
Switching Time vs. $V_{D}$ and Temperature

$30 \Omega$ DG184
$r_{\text {DS(on) }}$ vs. Temperature


Siliconix incorporated

$75 \Omega$ DG185
$\mathrm{r}_{\mathrm{DS}(\text { on })} \mathrm{vs}$. Temperature

$75 \Omega$ DG185
$I_{D(O F F)}$ vs. Temperature


$75 \Omega$ DG185
Switching Time vs. $V_{D}$ and Temperature


Capacitance vs. $V_{D}$ or $V_{S} 10 \Omega$ FET

$V_{D}$ or $V_{S}$ - DRAIN or SOURCE VOLTAGE (V)

"OFF" Isolation vs. Frequency $10 \Omega$ FET


Typical delay, rise, fall, settling times, and switching transients in this circuit.
"OFF" Isolation vs. Frequency 30-75 $\Omega$ FET

$\boldsymbol{E}$
Siliconix
incorporated




## SWITCHING TIME TEST CIRCUIT

Switch output waveform shown for $V_{S}=$ constant with logic input waveform as shown. Note that $V_{S}$ may be + or - as per switching time test circuit. $\mathrm{V}_{\mathrm{O}}$ is the steady state output with switch ON.
Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.


## APPLICATION HINTS*

| Switch Family | V+ Positive Supply Voltage <br> (V) | V- <br> Negative Supply Voltage <br> (V) | $V_{L}$ <br> Logic Supply Voltage <br> (V) | $V_{R}$ <br> Reference Voltage <br> (V) | VIN <br> Logic Input Voltage VINHMin/ $V_{\text {INL }} \operatorname{Max}$ <br> (V) | $V_{S}$ <br> Analog Voltage Range <br> (V) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 10 \Omega \\ & \text { and } \\ & 30 \Omega \end{aligned}$ | 15** | -15 | 5 | GND | 2.0/0.8 | -7.5 to 15 |
|  | 10 | -20 | 5 | GND | 2.0/0.8 | -12.5 to 10 |
|  | 12 | -12 | 5 | GND | 2.0/0.8 | -4.5 to 12 |
| $75 \Omega$ | 15** | -15 | 5 | GND | 2.0/0.8 | -10 to15 |
|  | 10 | -20 | 5 | GND | 2.0/0.8 | -15 to 10 |
|  | 12 | -12 | 5 | GND | 2.0/0.8 | -7 to 12 |

* Application Hints are for DESIGN AID ONLY, not guaranteed and not subject to production testing.
** Electrical Parameter Chart based on $\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{R}}=\mathrm{GND}$.

Siliconix incorporated

## FEATURES

- Constant ON Resistance over Entire Analog Range
- Low Leakage
- Low Crosstalk


## BENEFITS

- Low Distortion
- Eliminates Large Signal Errors
- High Bandwidth Capability


## APPLICATIONS

- Audio Switching
- Video Switching
- Sample/Hold
- D/A Ladder Switches


## DESCRIPTION

The DG186-188 are precision single-pole, double-throw (SPDT) analog switches designed to provide accurate switching of video and audio: signals. This series, like the entire DG180 tamily; is ideally suited for applications requiring a constant ON resistance over the entire analog range:

The major design difference is the ON resistance, being 10, 30, and $75 \Omega$ for the DG186, DG187; and DG188 respectively; Réduced switching errors are achieved through low liakage current ( 1 S (OFF) $<1 \mathrm{nA}$ for the DG187/188).. Applications which benefit from flat ON resistance include audio switching, video switching, and sample-and-holds. Each device comprises four N -channel JFET transistors and a bipolar driver (TTL compatible) to
achieve fast and accurate switch performance. The driver is designed to achieve break-before-make switching action, eliminating the inadvertent shorting between channels and the crosstalk which would result, In the ON state, each switch conducts current equally welf - in either direction. In the OFF condition, the switches will block up to 20 V peak+to-peak, with feedthrough less than -60 dB at 10 MHz .

Packaging for the DG186-188 includes a 14-pin side braze, flatpack, and 10-pin metal can options. Performance grades include both a military, A suffix $\left(-55\right.$ to $125^{\circ} \mathrm{C}$ ) and industrial, B suffix ( -25 to $85^{\circ} \mathrm{C}$ ) temperature range. The flatpack option is only available in the military grade.



One SPDT Switch per Package
Truth Table*

| LOGIC | SW 1 | SW 2 |
| :---: | :---: | :---: |
| 0 | OFF | ON |
| 1 | ON | OFF |

Logic " 0 " ${ }^{\text {Logic " } 1 \text { " } \geq 0.8 \mathrm{~V}} 2.0 \mathrm{~V}$
*Switches Shown for Logic "1" Input

## ABSOLUTE MAXIMUM RATINGS




| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  | G186 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & V_{+}=15 \mathrm{~V} \\ & V_{-}=-15 \mathrm{~V} \\ & V_{L}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{R}}=0 \mathrm{~V} \end{aligned}$ |  | LIMITS |  |  |  |  |  | UNIT |
|  |  |  |  | $\begin{aligned} & \hline 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-25^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | B SUFFIX -25 to $85^{\circ} \mathrm{C}$ |  |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {ANALOG }}$ |  |  | 1,2,3 |  | -7.5 | 15 | -7.5 | 15 | V |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS(ON) }}$ | $\begin{aligned} & V_{\mathbb{N}}=0.8 \mathrm{~V} \\ & \text { or } 2.0 \mathrm{~V} \end{aligned}$ | $V_{D}=-7.5 \mathrm{~V}$ $\mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}$ | 1,3 2 | 7.5 |  | 10 20 |  | 15 25 | $\Omega$ |
| Source OFF Leakage Current | $I_{\text {S (OFF) }}$ |  | $\mathrm{V}_{S}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}$ $\mathrm{~V}+=10 \mathrm{~V}, \mathrm{~V}-=-20 \mathrm{~V}$ | 1 | 0.05 |  | $\begin{gathered} 10 \\ 1000 \end{gathered}$ |  | 15 300 | nA |
|  |  |  | $\begin{aligned} & V_{S}=7.5 \mathrm{~V} \\ & V_{D}=-7.5 \mathrm{~V} \end{aligned}$ | 1 | 0.05 |  | $\begin{gathered} 10 \\ 1000 \end{gathered}$ |  | $\begin{aligned} & 15 \\ & 300 \end{aligned}$ |  |
| Drain OFF <br> Leakage Current | $I_{\text {d ( OFF) }}$ |  | $V_{S}=-10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=10 \mathrm{~V}$ $\mathrm{~V}+=10 \mathrm{~V}, \mathrm{~V}-=-20 \mathrm{~V}$ | 1 | 0.04 |  | $\begin{gathered} 10 \\ 1000 \end{gathered}$ |  | $\begin{gathered} 15 \\ 300 \end{gathered}$ |  |
|  |  |  | $\begin{aligned} & V_{S}=-7.5 \mathrm{~V} \\ & V_{D}=7.5 \mathrm{~V} \end{aligned}$ | 1 | 0.03 |  | $\begin{gathered} 10 \\ 1000 \end{gathered}$ |  | $\begin{gathered} 15 \\ 300 \end{gathered}$ |  |
| Channel ON Leakage Current | ${ }^{1} \mathrm{D}_{\text {(ON })}+$ <br> IS(ON) |  | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=-7.5 \mathrm{~V}$ | 1 | -0.1 | $\begin{gathered} -2 \\ -200 \end{gathered}$ |  | $\begin{gathered} -10 \\ -200 \end{gathered}$ |  |  |
| Saturation Drain Current | I DSs | 2 ms Pulse Duration |  | 1 | 300 |  |  |  |  | mA |
| INPUT |  |  |  |  |  |  |  |  |  |  |
| Input Current with input Voltage HIGH | $\mathrm{I}_{\text {INH }}$ |  | $\mathrm{V}_{\mathbb{N}}=5 \mathrm{~V}$ | 1 | <0.01 |  | $\begin{aligned} & 10 \\ & 20 \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 20 \end{aligned}$ |  |
| Input Current with Input Voltage LOW | $\mathrm{I}_{\text {INL }}$ |  | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ | 1,2,3 | -30 | -250 |  | -250 |  |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |
| Turn-ON Time | ton | See Switching Time Test Circuit |  | 1 | 240 |  | 300 |  | 350 |  |
| Turn-OFF Time | ${ }^{\text {t OFF }}$ |  |  | 1 | 140 |  | 250 |  | 300 |  |
| Source-OFF Capacitance | $C_{\text {S(OFF) }}$ | $\mathrm{f}=1 \mathrm{MHz}$ | $\mathrm{V}_{S}=-5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=0$ | 1 | 21 |  |  |  |  | pF |
| Drain-OFF Capacitance | $C_{\text {D(OFF) }}$ |  | $V_{D}=-5 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=0$ | 1 | 17 |  |  |  |  |  |
| Channel ON Capacitance | $\begin{gathered} C_{D(O N)}+ \\ C_{S(O N)} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ | 1 | 17 |  |  |  |  |  |
| OFF Isolation |  | $f=1 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=75 \Omega$ |  | 1 | >55 |  |  |  |  | dB |


| PARAMETER | SYMBOL | Test Conditions <br> Unless Otherwise Specifled: $\begin{aligned} & \mathrm{V}_{+}=15 \mathrm{~V} \\ & \mathrm{~V}_{-}=-15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{R}}=0 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \hline 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { B } \\ \text { SUFFIX } \\ -25 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ or 5 V | 1 |  |  | 0.8 |  | 0.8 | mA |
| Negative Supply Current | 1- |  | 1 |  | -3 |  | -3 |  |  |
| Logic Supply Current | $I_{L}$ |  | 1 |  |  | 3.2 |  | 3.2 |  |
| Reference Supply Current | $I_{\text {R }}$ |  | 1 |  | -2 |  | -2 |  |  |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  | DG187 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified.$\begin{aligned} & V_{+}^{+}=15 \mathrm{~V} \\ & V_{-}=-15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{R}}=0 \mathrm{~V} \end{aligned}$ |  | LIMITS |  |  |  |  |  | UNIT |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { B } \\ \text { SUFFIX } \\ -25 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | $M 1 N^{\text {b }}$ | MAX ${ }^{6}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |  |
| Analog Signal Range | $V_{\text {analog }}$ |  |  | 1,2,3 |  | -7.5 | 15 | -7.5 | 15 | V |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS(ON) }}$ | $-\begin{gathered} v_{\mathbb{N}}=0.8 \mathrm{~V} \\ \text { or } 2.0 \mathrm{~V}^{\mathrm{V}} \end{gathered}$ | $V_{D}=-7.5 \mathrm{~V}$ $\mathrm{I}_{S}=-10 \mathrm{~mA}$ | 1,3 2 | 22 |  | 30 60 |  | 50 75 | $\Omega$ |
| Source OFF Leakage Current | Iscors |  | $V_{S}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}$ $\mathrm{~V}+=10 \mathrm{~V}, \mathrm{~V}-=-20 \mathrm{~V}$ | 1 | 0.06 |  | 1 100 |  | 5 100 | nA |
|  |  |  | $\begin{aligned} & V_{S}=7.5 \mathrm{~V} \\ & V_{D}=-7.5 \mathrm{~V} \end{aligned}$ | 1 | 0.13 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | 5 <br> 100 |  |
| Drain OFF <br> Leakage Current | $I_{\text {d ( OFF) }}$ |  | $V_{S}=-10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=10 \mathrm{~V}$ $\mathrm{~V}_{+}=10 \mathrm{~V}, \mathrm{~V}-=-20 \mathrm{~V}$ | 1 | 0.04 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | 5 100 |  |
|  |  |  | $\begin{aligned} & V_{S}=-7.5 \mathrm{~V} \\ & V_{D}=7.5 \mathrm{~V} \end{aligned}$ | 1 | 0.03 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ |  |
| Channel ON <br> Leakage Current | $\begin{gathered} \mathrm{I}_{\mathrm{D}(\mathrm{ON})+}+ \\ \mathrm{I}_{\mathrm{S}(\mathrm{ON})} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=-7.5 \mathrm{~V}$ | 1 | -0.02 | $\begin{gathered} -2 \\ -200 \end{gathered}$ |  | $\begin{gathered} -10 \\ -200 \end{gathered}$ |  |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |
| Input Current with Input Voltage HIGH | $\mathrm{I}_{\text {INH }}$ |  | $\mathrm{V}_{\mathbb{N}}=5 \mathrm{~V}$ | 1 | <0.01 |  | $\begin{aligned} & 10 \\ & 20 \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 20 \end{aligned}$ |  |
| Input Current with Input Voltage LOW | $\mathrm{I}_{\text {INL }}$ |  | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ | 1,2,3 | -30 | -250 |  | -250 |  |  |

Siliconix incorporated

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  | DG187 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & \mathrm{V}_{+}=15 \mathrm{~V} \\ & \mathrm{~V}_{-}=-15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{R}} \end{aligned}$ |  | LIMITS |  |  |  |  |  | UNIT |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125, \\ & 3=-55, \end{aligned}$ | $\begin{aligned} & 85^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \end{aligned}$ |  | FIX <br> $125^{\circ} \mathrm{C}$ | $\begin{array}{r} 5 \\ \text { SUF } \\ -25 \mathrm{te} \end{array}$ | FIX <br> $85^{\circ} \mathrm{C}$ |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{6}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |
| Turn-ON Time | $\mathrm{t}_{\mathrm{ON}}$ | See Switching Time Test Circuit |  | 1 | 85 |  | 150 |  | 180 | ns |
| Turn-OFF Time | ${ }^{\text {t OFF }}$ |  |  | 1 | 95 |  | 130 |  | 150 |  |
| Source-OFF Capacitance | $\mathrm{C}_{\text {S(OFF) }}$ | $\mathrm{f}=1 \mathrm{MHz}$ | $\mathrm{V}_{S}=-5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=0$ | 1 | 9 |  |  |  |  | pF |
| Drain-OFF Capacitance | $C_{\text {D(OFF) }}$ |  | $V_{D}=-5 \mathrm{~V}, \mathrm{l}_{\mathrm{S}}=0$ | 1 | 6 |  |  |  |  |  |
| Channel ON Capacitance | $\begin{gathered} C_{D(O N)}+ \\ C_{S(O N)} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ | 1 | 14 |  |  |  |  |  |
| OFF Isolation |  | $f=1 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=75 \Omega$ |  | 1 | $>50$ |  |  |  |  | dB |
| SUPPLY |  |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | $\mathrm{V}_{\mathbb{N}} \mathrm{All}=0 \mathrm{~V}$ or 5 V |  | 1 |  | 0.8 |  | 0.8 |  | mA |
| Negative Supply Current | I- |  |  | 1 |  | -3 |  | -3 |  |  |
| Logic Supply Current | $I_{L}$ |  |  | 1 |  | 3.2 |  | 3.2 |  |  |
| Reference Supply Current | $I_{R}$ |  |  | 1 |  | -2 |  | -2 |  |  |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  | DG188 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions <br> Unless Otherwise Specified: $\begin{aligned} & \mathrm{V}_{+}=15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=-15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{R}}=5 \mathrm{~V} \\ & \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { sUFFIX } \\ -5 \text { to }^{2} 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{array}{\|c\|} \hline \text { B } \\ \text { SUFFIX } \\ -25 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{array}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {analog }}$ |  | 1,2,3 |  | -10 | 15 | -10 | 15 | V |
| Drain-Source ON Resistance | $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ | $\begin{gathered} V_{D}=-10 \mathrm{~V}, \mathrm{~V}_{\mathbb{N}}=2.0 \text { or } 0.8 \mathrm{~V}^{\mathrm{e}} \\ I_{\mathrm{S}}=-10 \mathrm{~mA} \end{gathered}$ | 1,3 2 | 35 |  | 75 150 |  | 100 150 | $\Omega$ |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  | G188 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & V_{+}=15 \mathrm{~V} \\ & V_{-}=-15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{R}}=0 \mathrm{~V} \end{aligned}$ |  | LIMITS |  |  |  |  |  | UNIT |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125, \\ & 3=-55, \end{aligned}$ | $\begin{aligned} & \hline \mathrm{C} \\ & 85^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | $\begin{array}{r} \text { suf } \\ -55 \text { to } \\ \hline \end{array}$ | FIX $125^{\circ} \mathrm{C}$ | $\begin{array}{r} B \\ \text { SUF } \\ -25 \text { to } \end{array}$ | FIX <br> $85^{\circ} \mathrm{C}$ |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{6}$ | $\mathrm{MIN}{ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH (Cont'd) |  |  |  |  |  |  |  |  |  |  |
| Source OFF <br> Leakage Current | $I_{\text {S (OFF) }}$ | $\begin{aligned} & \mathrm{V}_{\mathbb{N}}=0.8 \mathrm{~V} \\ & \text { or } 2.0 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{S}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}$ $\mathrm{~V}+=10 \mathrm{~V}, \mathrm{~V}-=-20 \mathrm{~V}$ | 1 | 0.05 |  | 1 100 |  | 5 100 | nA |
|  |  |  | $\begin{aligned} & V_{S}=10 \mathrm{~V} \\ & V_{D}=-10 \mathrm{~V} \end{aligned}$ | 1 | 0.07 |  | 1 100 |  | 5 100 |  |
| Drain OFF <br> Leakage Current | $I_{\text {d ( OFF) }}$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=-10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=10 \mathrm{~V} \\ & \mathrm{~V}+=10 \mathrm{~V}, \mathrm{~V}-=-20 \mathrm{~V} \end{aligned}$ | 1 | 0.04 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ |  |
|  |  |  | $\begin{aligned} & V_{S}=-10 \mathrm{~V} \\ & V_{D}=10 \mathrm{~V} \end{aligned}$ | 1 | 0.05 |  | 1 100 |  | 5 100 |  |
| Channel ON Leakage Current | $I_{\mathrm{D}(\mathrm{ON})+}+$ IS(ON) |  | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=-10 \mathrm{~V}$ | 1 | -0.03 | $\begin{gathered} -2 \\ -200 \end{gathered}$ |  | $\begin{gathered} -10 \\ -200 \end{gathered}$ |  |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |
| Input Current with Input Voltage HIGH | $\mathrm{I}_{\mathrm{INH}}$ | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ |  | 1 | $<0.01$ | $\begin{aligned} & 10 \\ & 20 \end{aligned}$ |  |  | $\begin{aligned} & 10 \\ & 20 \end{aligned}$ | $\mu \mathrm{A}$ |
| Input Current with Input Voltage LOW | $\mathrm{I}_{\text {INL }}$ | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ |  | 1,2,3 | -30 | -250 |  | -250 |  |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |


| Turn-ON Time | ${ }^{\text {ton }}$ | See Switching Time Test Circuit |  | 1 | 120 |  | 250 |  | 300 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Turn-OFF Time | $t_{\text {OFF }}$ |  |  | 1 | 100 |  | 130 |  | 150 |  |
| Source-OFF Capacitance | $C_{\text {S(OFF) }}$ | $\mathrm{f}=1 \mathrm{MHz}$ | $\mathrm{V}_{\mathrm{S}}=-5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=0$ | 1 | 9 |  |  |  |  | pF |
| Drain-OFF Capacitance | $C_{\text {d(OFF) }}$ |  | $V_{D}=-5 \mathrm{~V}, \mathrm{I}_{S}=0$ | 1 | 6 |  |  |  |  |  |
| Channel ON Capacitance | $\begin{gathered} C_{D(O N)}+ \\ C_{S(O N)} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ | 1 | 14 |  |  |  |  |  |
| OFF Isolation |  | $f=1$ | $\mathrm{Hz}, \mathrm{R}_{\mathrm{L}}=75 \Omega$ | 1 | $>50$ |  |  |  |  | dB |
| SUPPLY |  |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ or 5 V |  | 1 |  |  | 0.8 |  | 0.8 | mA |
| Negative Supply Current | $1-$ |  |  | 1 |  | -3 |  | -3 |  |  |
| Logic Supply Current | $I_{L}$ |  |  | 1 |  |  | 3.2 |  | 3.2 |  |
| Reference Supply Current | $I_{R}$ |  |  | 1 |  | -2 |  | -2 |  |  |

## ELECTRICAL CHARACTERISTICS ${ }^{a}$

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebralc convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. $\mathrm{V}_{\mathbb{N}}=$ input voltage to perform proper function.

## DIE TOPOGRAPHY (DRIVER)



## TYPICAL CHARACTERSITICS



## TYPICAL CHARACTERSITICS (Cont'd)


$10 \Omega$ DG186
Leakage vs. Temperature

$30 \Omega$ DG187
Switching Time vs. $\mathrm{V}_{\mathrm{D}}$ and Temperature

$10 \Omega$ DG186
Switching Time vs. $\mathrm{V}_{\mathrm{D}}$ and Temperature

$30 \Omega$ DG187
$r_{\text {DS(on) }}$ vs. Temperature

$30 \Omega$ DG187
$I_{\text {D(OFF) }}$ Vs. Temperature


## TYPICAL CHARACTERSITICS (Cont'd)



Capacitance vs. $V_{D}$ or $V_{S}(30-75 \Omega$ FET)






Typical delay, rise, fall, settling times, and switching transients in this circuit.


If $R_{\text {gen }}, R_{L}$, or $C_{L}$ is increased, there will be proportional increases in rise and/or fall times.



Switch output waveform shown for $V_{S}=$ constant with logic input waveform as shown. Note that $V_{S}$ may be + or - as per switching time test circuit. $V_{O}$ is the steady state output with switch ON.
Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.


APPLICATION HINTS*

| Switch Family | V+ <br> Positive Supply Voltage <br> (V) | V- <br> Negative Supply Voltage <br> (V) | $V_{L}$ <br> Logic Supply Voltage <br> (V) | $V_{R}$ <br> Reference Supply Voltage <br> (V) | VIN Logic Input Voltage $\mathrm{V}_{\mathrm{INH}} \mathrm{Min} /$ $V_{\text {INL }}$ Max <br> (V) | $V_{S}$ <br> Analog Voltage Range <br> (V) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 10 \Omega \\ & \text { and } \\ & 30 \Omega \end{aligned}$ | $\begin{aligned} & 15^{\star *} \\ & 10 \\ & 12 \end{aligned}$ | $\begin{aligned} & -15 \\ & -20 \\ & -12 \end{aligned}$ | $\begin{aligned} & 5 \\ & 5 \\ & 5 \end{aligned}$ | GND <br> GND <br> GND | $\begin{aligned} & 2.0 / 0.8 \\ & 2.0 / 0.8 \\ & 2.0 / 0.8 \end{aligned}$ | $\begin{aligned} & -7.5 \text { to } 15 \\ & -12.5 \text { to } 10 \\ & -4.5 \text { to } 12 \end{aligned}$ |
| $75 \Omega$ | $\begin{aligned} & 15^{* *} \\ & 10 \\ & 12 \end{aligned}$ | $\begin{aligned} & -15 \\ & -20 \\ & -12 \end{aligned}$ | $\begin{aligned} & 5 \\ & 5 \\ & 5 \end{aligned}$ | GND <br> GND <br> GND | $\begin{aligned} & 2.0 / 0.8 \\ & 2.0 / 0.8 \\ & 2.0 / 0.8 \end{aligned}$ | $\begin{aligned} & -10 \text { to } 15 \\ & -15 \text { to } 10 \\ & -7 \text { to } 12 \end{aligned}$ |

* Application Hints are for DESIGN AID ONLY, not guaranteed and not subject to production testing.
** Electrical Parameter Chart based on $\mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{R}}=\mathrm{GND}$.


## FEATURES

- Constant ON Resistance over Entire Analog Range
- Low Leakage
- Low Crosstalk


## BENEFITS

- Low Distortion
- Eliminates Large Signal Errors
- High Bandwidth Capability


## APPLICATIONS

- Audio Switching
- Video Switching
- Sample/Hold
- D/A Ladder Switches


## DESCRIPTION

The DG189-191 are precision dual single-pole, double-throw (SPDT) analog switches designed to provide accurate switching of video and audio signals. This series, like the entire DG180 family, is ideally suited for applications requiring a constant ON resistance over the entire analog range.

The major design difference is the ON resistance, being 10,30 , and $75 \Omega$ for the DG189, DG190, and DG191 respectively. Reduced switching errors are achieved through law leakage current (IS(OFF) $<1 \mathrm{nA}$ for the DG190/191). Applications which benefit from flat ON resistance include audio switching, video switching, and sample and holds.

Each device comprises four N-channel JFET transistors and a bipolar driver (TTL compatible) to
achieve fast and accurate switch performance. The driver is designed to achieve break-before-make switching action, eliminating the inadvertent shorting between channels and the crosstalk which would result, In the ON state, each switch conducts current equally well in either direction. In the OFF condition, the switches will block up to 20 V peak-to-peak, with feedthrough less than -60 dB at 10 MHz .

Packaging options for the DG189-191 include the $16-$ pin side braze, and the $14-$ pin flatpack. The flatpack version is only available for the DG190/191. Performance grades include both the military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) and industrial, B suffix ( -25 to $85^{\circ} \mathrm{C}$ ) temperature ranges. The flatpack option is only available in the military grade.


Order Numbers:
Side Braze:
DG189AP or DG189BP
DG190AP or DG190BP
DG191AP or DG191BP

Flat Package


Top View
Order Numbers:
DG190AL/883 or DG191AL/883


Two SPDT Switches per Package*

Truth Table

|  | SW 1 | SW 3 |
| :---: | :---: | :---: |
| LOGIC | SW 2 | SW 4 |
| 0 | OFF | ON |
| 1 | ON | OFF |

> Logic " 0 " $\leq 0.8 \mathrm{~V}$
> Logic " $1 " \geq 2.0 \mathrm{~V}$
*Switches Shown for Logic "1" Input

## ABSOLUTE MAXIMUM RATINGS



$V_{D}$ to $V_{S}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 22 ~ V$




$V_{R}$ to $V$-.................................................... . . 27 V
$\mathrm{V}_{\mathrm{R}}$ to $\mathrm{V}_{\mathrm{IN}}$................................................. 2 V
Current (S or D) DG189 .......................... . . 200 mA

Current (S or D) DG190, DG191 ................ 30 mA
Current (All Other Pins) . . . . . . . . . . . . . . . . . . . . . . 30 mA
Storage Temperature . . . . . . . . . . . . . . . . . . . -65 to $150^{\circ} \mathrm{C}$
Operating Temperature (A Suffix) ........ -55 to $125^{\circ} \mathrm{C}$
(B Suffix) .......... - 25 to $85^{\circ} \mathrm{C}$
Power Dissipation*
16-Pin DIP** . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 900 mW
14-Pin Flat Pack*** . . . . . . . . . . . . . . . . . . . . . . . . . 900 mW

* All leads welded or soldered to PC board.
** Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
*** Derate $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.


## SCHEMATIC DIAGRAM (Typical Channel)



Siliconix
incorporated
DG189/190/191
ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & V_{+}=15 \mathrm{~V} \\ & V_{-}=-15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{R}}=0 \mathrm{~V} \end{aligned}$ |  | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { B } \\ \text { SUFFIX } \\ -25 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | Vanalog |  |  | 1,2,3 |  | -7.5 | 15 | -7.5 | 15 | V |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS(ON) }}$ | $\begin{gathered} V_{\mathbb{N}}=0.8 \mathrm{~V} \\ \text { or } 2.0 \mathrm{~V}^{\mathrm{e}} \end{gathered}$ | $V_{D}=-7.5 \mathrm{~V}$ $\mathrm{I}_{S}=-10 \mathrm{~mA}$ | 1,3 2 | 7.5 |  | 10 20 |  | 15 25 | $\Omega$ |
| Source OFF Leakage Current | $\mathrm{I}_{\text {S(OFF) }}$ |  | $\mathrm{V}_{S}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}$ $\mathrm{~V}+=10 \mathrm{~V}, \mathrm{~V}-=-20 \mathrm{~V}$ | 1 | 0.05 |  | $\begin{gathered} 10 \\ 1000 \end{gathered}$ |  | 15 300 |  |
|  |  |  | $\begin{aligned} & V_{S}=7.5 \mathrm{~V} \\ & V_{D}=-7.5 \mathrm{~V} \end{aligned}$ | 1 | 0.05 |  | $\begin{gathered} 10 \\ 1000 \end{gathered}$ |  | $\begin{gathered} 15 \\ 300 \end{gathered}$ |  |
| Drain OFF <br> Leakage Current | ${ }^{\text {D (OFF) }}$ |  | $\begin{aligned} & V_{S}=-10 \mathrm{~V}, V_{D}=10 \mathrm{~V} \\ & V_{+}=10 \mathrm{~V}, \mathrm{~V}-=-20 \mathrm{~V} \end{aligned}$ | 1 | 0.04 |  | $\begin{gathered} 10 \\ 1000 \end{gathered}$ |  | $\begin{gathered} 15 \\ 300 \end{gathered}$ | nA |
|  |  |  | $\begin{aligned} & V_{S}=-7.5 \mathrm{~V} \\ & V_{D}=7.5 \mathrm{~V} \end{aligned}$ | 1 | 0.03 |  | $\begin{gathered} 10 \\ 1000 \end{gathered}$ |  | $\begin{gathered} 15 \\ 300 \end{gathered}$ |  |
| Channel ON Leakage Current | $I_{\mathrm{D}(\mathrm{ON})}{ }^{+}$ $\mathrm{I}_{\mathrm{S}}(\mathrm{ON})$ |  | $V_{D}=V_{S}=-7.5 \mathrm{~V}$ | 1 | -0.1 | $\begin{gathered} -2 \\ -200 \end{gathered}$ |  | $\begin{gathered} -10 \\ -200 \end{gathered}$ |  |  |
| Saturation Drain Current | Idss | 2 ms Pulse Duration |  | 1 | 300 |  |  |  |  | mA |
| INPUT |  |  |  |  |  |  |  |  |  |  |
| Input Current with Input Voltage HIGH | $\mathrm{I}_{\text {INH }}$ |  | $\mathrm{V}_{\mathbb{N}}=5 \mathrm{~V}$ | 1 | <0.01 |  | 10 20 |  | $\begin{aligned} & 10 \\ & 20 \end{aligned}$ |  |
| Input Current with Input Voltage LOW | $\mathrm{I}_{\text {INL }}$ |  | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ | 1,2,3 | -30 | -250 |  | -250 |  |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |
| Turn-ON Time | ${ }^{\text {ton }}$ | See Switching Time Test Circuit |  | 1 | 240 |  | 300 |  | 350 |  |
| Turn-OFF Time | ${ }^{\text {t OFF }}$ |  |  | 1 | 140 |  | 250 |  | 300 |  |
| Source-OFF Capacitance | $c_{\text {S(OFF) }}$ | $\mathrm{f}=1 \mathrm{MHz}$ | $V_{S}=-5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=0$ | 1 | 21 |  |  |  |  | pF |
| Draln-OFF Capacitance | $C_{\text {D (OFF) }}$ |  | $V_{D}=-5 \mathrm{~V}, \mathrm{I}_{S}=0$ | 1 | 17 |  |  |  |  |  |
| Channel ON Capacitance | $\begin{gathered} C_{D(O N)+}+ \\ C_{S(O N)} \end{gathered}$ |  | $V_{D}=V_{S}=0 \mathrm{~V}$ | 1 | 17 |  |  |  |  |  |
| OFF Isolation |  | $f=1 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=75 \Omega$ |  | 1 | >55 |  |  |  |  | dB |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  | G189 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & \mathrm{V}_{+}=15 \mathrm{~V} \\ & \mathrm{~V}=-15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{R}}=0 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{array}{\|l\|} \hline 1=25^{\circ} \mathrm{C} \\ 2=125,85^{\circ} \mathrm{C} \\ 3=-55,-25^{\circ} \mathrm{C} \\ \hline \end{array}$ |  | $\begin{array}{\|c} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \\ \hline \end{array}$ |  | B SUFFIX -25 to $85^{\circ} \mathrm{C}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{6}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | $\mathrm{V}_{\mathbb{N}}(\mathrm{All})=0 \mathrm{~V}$ or 5 V | 1 | 0.6 |  | 1.5 |  | 1.5 |  |
| Negative Supply Current | 1- |  | 1 | -2.7 | -5 |  | -5 |  |  |
| Logic Supply Current | $I_{L}$ |  | 1 | 3.1 |  | 4.5 |  | 4.5 |  |
| Reference Supply Current | $I_{R}$ |  | 1 | -1 | -2 |  | -2 |  |  |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  | DG190 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & \mathrm{V}_{+}=15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=-15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{R}}=5 \mathrm{~V} \end{aligned}$ |  | LIMITS |  |  |  |  |  | UNIT |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { B } \\ \text { SUFFIX } \\ -25 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {ANALOG }}$ |  |  | 1,2,3 |  | -7.5 | 15 | -7.5 | 15 | V |
| Drain-Source ON Resistance | $r_{\text {DS }}(\mathrm{ON})$ | $\begin{aligned} & \mathrm{V}_{\mathbb{I}}=0.8 \mathrm{~V} \\ & \text { or } 2.0 \mathrm{~V} \end{aligned}$ | $V_{D}=-7.5 \mathrm{~V}$ $\mathrm{I}_{S}=-10 \mathrm{~mA}$ | 1,3 2 | 18 |  | 30 60 |  | 50 | $\Omega$ |
| Source OFF Leakage Current | $I_{\text {S (OFF) }}$ |  | $V_{S}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}$ $\mathrm{~V}_{+}=10 \mathrm{~V}, \mathrm{~V}-=-20 \mathrm{~V}$ | 1 | 0.06 |  | 1 100 |  | 5 100 | nA |
|  |  |  | $\begin{aligned} & V_{S}=7.5 \mathrm{~V} \\ & V_{D}=-7.5 \mathrm{~V} \end{aligned}$ | 1 | 0.1 |  | 1 100 |  | 5 100 |  |
| Drain OFF <br> Leakage Current | ID(OFF) |  | $\begin{aligned} & V_{S}=-10 \mathrm{~V}, V_{D}=10 \mathrm{~V} \\ & \mathrm{~V}_{+}=10 \mathrm{~V}, \mathrm{~V}-=-20 \mathrm{~V} \end{aligned}$ | 1 | 0.05 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ |  |
|  |  |  | $\begin{aligned} & V_{S}=-7.5 \mathrm{~V} \\ & V_{D}=7.5 \mathrm{~V} \end{aligned}$ | 1 | 0.06 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | 5 100 |  |
| Channel ON Leakage Current | $\mathrm{I}_{\mathrm{D}(\mathrm{ON})}+$ <br> IS(ON) |  | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=-7.5 \mathrm{~V}$ | 1 | -0.02 | $\begin{gathered} -2 \\ -200 \end{gathered}$ |  | $\begin{gathered} -10 \\ -200 \end{gathered}$ |  |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |
| Input Current with Input Voltage HIGH | $\mathrm{l}_{\text {INH }}$ |  | $\mathrm{V}_{\mathbb{N}}=5 \mathrm{~V}$ | 1 | <0.01 |  | $\begin{aligned} & 10 \\ & 20 \end{aligned}$ |  | 10 20 |  |
| Input Current with Input Voltage LOW | $\mathrm{I}_{\text {INL }}$ |  | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ | 1,2,3 | -30 | -250 |  | -250 |  |  |

Siliconix
incorporated
DG189/190/191
ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$
DG190

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & V_{+}=15 \mathrm{~V} \\ & V_{-}=-15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{R}}=0 \mathrm{~V} \end{aligned}$ |  | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | $\begin{gathered} \text { B } \\ \text { SUFFIX } \\ -25 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | $M 1 N^{P}$ | MAX ${ }^{\text {b }}$ |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |
| Turn-ON Time | ${ }^{\text {ton }}$ | See Switching Time Test Clrcuit |  | 1 | 85 |  | 150 |  | 180 | ns |
| Turn-OFF Time | $\mathrm{t}_{\text {OFF }}$ |  |  | 1 | 95 |  | 130 |  | 150 |  |
| Source-OFF Capacitance | $\mathrm{C}_{\text {S(OFF) }}$ | $f=1 \mathrm{MHz}$ | $V_{S}=-5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=0$ | 1 | 9 |  |  |  |  | pF |
| Drain-OFF Capacitance | $C_{\text {D (OFF) }}$ |  | $V_{D}=-5 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=0$ | 1 | 6 |  |  |  |  |  |
| Channel ON Capacitance | $\begin{gathered} C_{D(O N)}+ \\ C_{S(O N)} \end{gathered}$ |  | $V_{D}=V_{S}=0 \mathrm{~V}$ | 1 | 14 |  |  |  |  |  |
| OFF Isolation |  | $f=1 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=75 \Omega$ |  | 1 | $>50$ |  |  |  |  | dB |
| SUPPLY |  |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | $\mathrm{V}_{\mathbb{N}}(\mathrm{All})=0 \mathrm{~V}$ or 5 V |  | 1 | 0.6 |  | 1.5 |  | 1.5 | mA |
| Negative Supply Current | I- |  |  | 1 | -2.7 | -5 |  | -5 |  |  |
| Logic Supply Current | $I_{L}$ |  |  | 1 | 3.1 |  | 4.5 |  | 4.5 |  |
| Reference Supply Current | $I_{R}$ |  |  | 1 | -1 | -2 |  | -2 |  |  |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  | DG191 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & V_{+}=15 \mathrm{~V} \\ & V_{-}=-15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{R}}=0 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-25^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{array}{r} \text { B } \\ \text { SUFFIX } \\ -25 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{array}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {ANALOG }}$ |  | 1,2,3 |  | -10 | 15 | -10 | 15 | V |
| Drain-Source ON Resistance | $\left.\mathrm{r}_{\text {DS }} \mathrm{ON}\right)$ | $\begin{gathered} V_{D}=-10 \mathrm{~V}, V_{\mathbb{N}}=2.0 \text { or } 0.8 \mathrm{~V}^{\mathrm{e}} \\ I_{\mathrm{S}}=-10 \mathrm{~mA} \end{gathered}$ | 1,3 2 | 35 |  | 75 150 |  | 100 150 | $\Omega$ |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  | DG191 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & V_{+}=15 \mathrm{~V} \\ & V_{-}=-15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{R}}=0 \mathrm{~V} \end{aligned}$ |  | LIMITS |  |  |  |  |  | UNIT |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125, \\ & 3=-55, \end{aligned}$ | $\begin{aligned} & , 85^{\circ} \mathrm{C} \\ & ,-25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{array}{r} \text { SUF } \\ \text { SU } \end{array}$ | FIX $125^{\circ} \mathrm{C}$ | $\begin{array}{r} \mathrm{suf} \\ -25 \mathrm{ta} \end{array}$ | FIX $85^{\circ} \mathrm{C}$ |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH (Cont'd) |  |  |  |  |  |  |  |  |  |  |
| Source OFF <br> Leakage Current | $I_{\text {S(OFF) }}$ | $\begin{gathered} \mathrm{V}_{\mathbb{N}}=0.8 \mathrm{~V} \\ \text { or } 2.0 \mathrm{~V}^{\mathrm{e}} \end{gathered}$ | $\mathrm{V}_{S}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}$ $\mathrm{~V}+=10 \mathrm{~V}, \mathrm{~V}-=-20 \mathrm{~V}$ | 1 | 0.05 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | 5 100 | nA |
|  |  |  | $V_{S}=10 \mathrm{~V}$ $V_{D}=-10 \mathrm{~V}$ | 1 | 0.07 |  | 1 100 |  | 5 100 |  |
| Drain OFF <br> Leakage Current | $\mathrm{I}_{\text {D (OFF) }}$ |  | $\left\lvert\, \begin{aligned} & V_{S}=-10 \mathrm{~V}, V_{D}=10 \mathrm{~V} \\ & V_{+}=10 \mathrm{~V}, \mathrm{~V}-=-20 \mathrm{~V} \end{aligned}\right.$ | 1 | 0.04 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ |  |
|  |  |  | $V_{S}=-10 \mathrm{~V}$ $V_{D}=10 \mathrm{~V}$ | 1 | 0.05 |  | 1 100 |  | 5 100 |  |
| Channel ON <br> Leakage Current | ${ }^{1} \mathrm{D}(\mathrm{ON})+$ IS(ON) |  | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=-10 \mathrm{~V}$ | 1 | -0.03 | $\begin{gathered} -2 \\ -200 \end{gathered}$ |  | $\begin{aligned} & -10 \\ & -200 \end{aligned}$ |  |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |
| Input Current with Input Voltage HIGH | $\mathrm{I}_{\text {INH }}$ | $\mathrm{V}_{\mathbb{N}}=5 \mathrm{~V}$ |  | 1 | <0.01 |  | 10 20 |  | 10 20 | $\mu \mathrm{A}$ |
| Input Current with Input Voltage LOW | $\mathrm{I}_{\text {INL }}$ | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ |  | 1,2,3 | -35 | -250 |  | -250 |  |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |
| Turn-ON Time | ${ }^{\text {O }} \mathrm{ON}$ | See Switching Time Test Circult |  | 1 | 120 |  | 250 |  | 300 | ns |
| Turn-OFF Time | $t_{\text {OFF }}$ |  |  | 1 | 100 |  | 130 |  | 150 |  |
| Source-OFF Capacitance | $C_{\text {S(OFF) }}$ | $\mathrm{f}=1 \mathrm{MHz}$ | $V_{S}=-5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=0$ | 1 | 9 |  |  |  |  | pF |
| Drain-OFF Capacitance | $C_{\text {D(OFF) }}$ |  | $V_{D}=-5 \mathrm{~V}, \mathrm{I}_{S}=0$ | 1 | 6 |  |  |  |  |  |
| Channel ON Capacitance | $\begin{gathered} C_{\mathrm{D}(\mathrm{ON})+}+ \\ \mathrm{C}_{\mathrm{S}(\mathrm{ON})} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ | 1 | 14 |  |  |  |  |  |
| OFF Isolation |  | $f=1 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=75 \Omega$ |  | 1 | $>50$ |  |  |  |  | dB |
| SUPPLY |  |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | $\mathrm{V}_{\mathbb{N}}(\mathrm{All})=0 \mathrm{~V}$ or 5 V |  | 1 | 0.6 |  | 1.5 |  | 1.5 | mA |
| Negative Supply Current | I- |  |  | 1 | -2.7 | -5 |  | -5 |  |  |
| Logic Supply Current | $I_{L}$ |  |  | 1 | 3.1 |  | 4.5 |  | 4.5 |  |
| Reference Supply Current | $\mathrm{I}_{\mathrm{R}}$ |  |  | 1 | -1 | -2 |  | -2 |  |  |

Siliconix
incorporated
ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$
NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebralc convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not sublect to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. $\mathrm{V}_{\text {IN }}=$ input voltage to perform proper function.

## DIE TOPOGRAPHY (DRIVER)



## TYPICAL CHARACTERSITICS



## TYPICAL CHARACTERSITICS (Cont'd)




OFF" Isolation vs. Frequency (30-75 $\Omega$ FET)



Typical delay, rise, fall, settling times, and switching transients in this circuit.


If $R_{\text {gen }}, R_{L}$, or $C_{L}$ is increased, there will be proportional increases in rise and/or fall times.


Siliconix
incorporated

## SWITCHING TIME TEST CIRCUIT

Switch output waveform shown for $\mathrm{V}_{\mathrm{S}}=$ constant with logic input waveform as shown. Note that $\mathrm{V}_{\mathrm{S}}$ may be + or - as per switching time test circuit. $\mathrm{V}_{\mathrm{O}}$ is the steady state output with switch ON.
Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.


## APPLICATION HINTS*

| Switch Family | V+ <br> Positive Supply Voltage <br> (V) | V- <br> Negative Supply Voltage <br> (V) | $V_{L}$ Logic Supply Voltage <br> (V) | $V_{R}$ Reference Supply Voltage <br> (V) | VIN <br> Logic Input Voltage $V_{\text {INH }} \mathrm{Min} /$ $V_{\text {INL }} \operatorname{Max}$ <br> (V) | $V_{S}$ <br> Analog Voltage Range <br> (V) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 10 \Omega \\ & \text { and } \\ & 30 \Omega \end{aligned}$ | 15** | -15 | 5 | GND | 2.0/0.8 | -7.5 to 15 |
|  | 10 | -20 | 5 | GND | 2.0/0.8 | -12.5 to 10 |
|  | 12 | -12 | 5 | GND | 2.0/0.8 | -4.5 to 12 |
| $75 \Omega$ | 15** | -15 | 5 | GND | 2.0/0.8 | -10 to15 |
|  | 10 | -20 | 5 | GND | 2.0/0.8 | -15 to 10 |
|  | 12 | -12 | 5 | GND | 2.0/0.8 | -7 to 12 |

* Application Hints are for DESIGN AID ONLY, not guaranteed and not subject to production testing.
** Electrical Parameter Chart based on $\mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{R}}=\mathrm{GND}$.


## Dual Monolithic SPST CMOS Analog Switch

## FEATURES

- $\pm 15 \mathrm{~V}$ Input Signal Range
- 44 Volt Maximum Supply Ratings
- ON Resistance < $70 \Omega$
- TTL and CMOS Compatability
- Static Protected Logic Inputs


## BENEFITS

- Wide Dynamic Capabilities
- Higher Power Supply Tolerance
- Simple Interfacing
- Reduced External Component Count


## APPLICATIONS

- Servo Control Switching
- Programmable Gain Amplifiers
- Integration Reset Switching


## DESCRIPTION

The DG200A is a dual, single-pole, single-throw analog switch designed to provide general purpose switching of analog signals. This device is ideally suited for designs requiring a wide analog voltage range coupled with tow.ON resistance.

The DG200A is designed: on: Slliconix' PLUS-40 CMOS process to achieve a high voltage rating and superior switch performance. An epitaxial layer prevents latchup.

PIN CONFIGURATION

Each switch condưcts equally well in both directions when ON, and blocks up to 30 volts peak-to-peak when OFF. In the ON condition, this bi-directional switch introduces no offset voltage of its own.

Packaging for the DG200A include a 14-pin CerDIP, metal can, and plastic DIP options. Performance grades include military, A suffix $\left(-55\right.$ to $\left.125^{\circ} \mathrm{C}\right)$, industrial, B suffix ( -25 to $85^{\circ} \mathrm{C}$ ), and commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ) temperature ranges.

Dual-In-Line Package

$\mathrm{V}+$ (SUBSTRATE AND CASE)


Order Numbers:
DG200AAA, DG200AAA/883
DG200ABA, DG200ACA


Two SPST Switches per Package*
TRUTH TABLE

| LOGIC | SWITCH |
| :---: | :---: |
| 0 | ON |
| 1 | OFF |

LOGIC "0" $\leq 0.8 \mathrm{~V}$
LOGIC "1" $\geq 2.4 \mathrm{~V}$

* Switches Shown for Logic "1" Input

Siliconix
incorporated

| V+ to V- ......................................... 44 V |  |
| :---: | :---: |
| GND to V- |  |
| Digital Inputs ${ }^{1}, \mathrm{~V}_{\mathrm{S}}, \mathrm{V}_{\mathrm{D}} \ldots \ldots .$. (V-) -2 V to $(\mathrm{V}+)+2 \mathrm{~V}$ or .......................... 30 mA , whichever occurs first. |  |
| Current (Any Terminal) Continuous |  |
| Current S or D <br> (Pulsed at $1 \mathrm{~ms}, 10 \%$ Duty Cycle Max) | $10$ |
| Operating Temperature (A Suffix). (B Suffix). (C Suffix). <br> (C Suffix) | $\begin{aligned} & -55 \text { to } 125^{\circ} \mathrm{C} \\ & -25 \text { to } 85^{\circ} \mathrm{C} \\ & .0 \text { to } 70^{\circ} \mathrm{C} \end{aligned}$ |

GND to $V$ - ................................................ . 25 V
Digital Inputs ${ }^{1}, \mathrm{~V}_{\mathrm{S}}, \mathrm{V}_{\mathrm{D}} \ldots \ldots .$. (V-) -2 V to ( $\mathrm{V}+$ ) +2 V or 30 mA , whichever occurs first.

Current (Any Terminal) Continuous 30 mA

Current S or D
(Pulsed at $1 \mathrm{~ms}, 10 \%$ Duty Cycle Max) -55 to $125^{\circ} \mathrm{C}$
(B Suffix) ........... -25 to $85^{\circ} \mathrm{C}$
(C Suffix)
0 to $70^{\circ} \mathrm{C}$

Storage Temperature (A \& B Suffix) $\ldots . .$. . -65 to $150^{\circ} \mathrm{C}$
(C Suffix) $\ldots . . . .$. . 65 to $125^{\circ} \mathrm{C}$
Power Dissipation (Package)*
Metal Can**
450 mW
14-Pin Ceramic DIP*** . . . . . . . . . . . . . . . . . . . . . . 825 mW
14-Pin Plastic DIP**** ............................. . . 470 mW

* All leads soldered or welded to PC board.
** Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
*** Derate $11 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
**** Derate $6.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.


## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & V+=+15 \mathrm{~V} \\ & \mathrm{~V}=-15 \mathrm{~V} \\ & \text { GND }=\mathrm{V} \end{aligned}$ |  | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-25,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | $\begin{gathered} \text { B,C } \\ \text { SUFFIX } \end{gathered}$ |  |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {analog }}$ |  |  | 1.2.3 |  | -15 | 15 | -15 | 15 | V |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS(ON) }}$ | $V_{D}=\frac{ \pm 1}{I_{S}}$ | $\begin{aligned} & \mathrm{V}_{\mathbb{N}}=0.8 \mathrm{~V} \\ & -1 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 45 |  | $\begin{gathered} 70 \\ 100 \end{gathered}$ |  | $\begin{gathered} 80 \\ 100 \end{gathered}$ | $\Omega$ |
| Source OFF Leakage Current | $I_{\text {S (OFF) }}$ | $\mathrm{V}_{\mathbb{N}}=2.4 \mathrm{~V}$ | $V_{S}=14 \mathrm{~V}$ $V_{D}=-14 \mathrm{~V}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.01 |  | $\begin{gathered} 2 \\ 100 \end{gathered}$ |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ | nA |
|  |  |  | $V_{S}=-14 \mathrm{~V}$ $V_{D}=14 \mathrm{~V}$ | 1 | -0.02 | $\begin{gathered} -2 \\ -100 \end{gathered}$ |  | -5 -100 |  |  |
| Drain OFF <br> Leakage Current | $I_{\text {D (OFF) }}$ |  | $V_{D}=14 \mathrm{~V}$ $V_{S}=-14 \mathrm{~V}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.01 |  | $\begin{gathered} 2 \\ 100 \end{gathered}$ |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ |  |
|  |  |  | $\begin{aligned} & V_{D}=-14 \mathrm{~V} \\ & V_{S}=14 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | -0.02 | $\begin{gathered} -2 \\ -100 \end{gathered}$ |  | $\begin{gathered} -5 \\ -100 \end{gathered}$ |  |  |
| Channel ONLeakage Current | $I_{D(O N)}$ <br> $+I_{\text {S(ON })}$ | $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=14 \mathrm{~V}, \mathrm{~V}_{\mathbb{N}}=0.8 \mathrm{~V}$ |  | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.1 |  | $\begin{gathered} 2 \\ 200 \end{gathered}$ |  | $\begin{gathered} 5 \\ 200 \end{gathered}$ |  |
|  |  | $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=-14 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{~N}}=0.8 \mathrm{~V}$ |  | 1 | -0.1 | $\begin{gathered} -2 \\ -200 \end{gathered}$ |  | $\begin{gathered} -5 \\ -200 \end{gathered}$ |  |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |
| Input Current with Input Voltage HIGH | $\mathrm{I}_{\text {INH }}$ | $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ |  | 1 | 0.0009 | $\begin{gathered} -0.5 \\ -1 \end{gathered}$ |  | $\begin{gathered} -1 \\ -10 \end{gathered}$ |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{IN}}=15 \mathrm{~V}$ |  | 1 | 0.005 |  | . 1 |  | 1 10 |  |
| Input Current with Input Voltage LOW | $\mathrm{I}_{\text {INL }}$ | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ |  | 1 | -0.0015 | $\begin{gathered} -0.5 \\ -1 \end{gathered}$ |  | $\begin{gathered} -1 \\ -10 \end{gathered}$ |  |  |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & V+=+15 \mathrm{~V} \\ & \mathrm{~V}-=-15 \\ & \text { GND } \\ & =0 \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-25,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { sUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | $\begin{aligned} & \text { BUFFIX } \\ & \text { SUF } \end{aligned}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |
| Turn-ON Time | ${ }^{\text {ton }}$ | See Switching Time Test Clrcult | 1 | 440 |  | 1000 |  | 1000 | ns |
| Turn-OFF Time | ${ }^{\text {t OFF }}$ |  | 1 | 340 |  | 425 |  | 425 |  |
| Charge Injection | Q | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}, \mathrm{~V}_{\text {gen }}=0 \mathrm{~V} \\ \mathrm{R}_{\text {gen }}=0 \Omega \end{gathered}$ | 1 | -10 |  |  |  |  | pC |
| Source-OFF Capacitance | $\mathrm{C}_{\text {S(OFF) }}$ | $\begin{gathered} V_{S}=0 \mathrm{~V}, V_{\mathbb{N}}=5 \mathrm{~V} \\ f=140 \mathrm{kHz} \end{gathered}$ | 1 | 9 |  |  |  |  |  |
| Drain-OFF Capacitance | $C_{\text {d ( }}$ (FF) | $\begin{gathered} V_{D}=0 \mathrm{~V}, V_{\mathbb{N}}=5 \mathrm{~V} \\ f=140 \mathrm{kHz} \end{gathered}$ | 1 | 9 |  |  |  |  | pF |
| Channel ON Capacltance | $\begin{gathered} C_{D(O N)}+ \\ C_{S(O N)} \end{gathered}$ | $\begin{gathered} V_{D}=V_{S}=0 \mathrm{~V} \\ V_{\mathbb{N}}=0 \mathrm{~V} \end{gathered}$ | 1 | 25 |  |  |  |  |  |
| OFF Isolation ${ }^{\text {e }}$ |  | $\begin{aligned} & V_{\mathbb{N}}=5 \mathrm{~V}, \quad \mathrm{Z}_{\mathrm{L}}=75 \Omega \\ & \mathrm{~V}_{\mathrm{S}}=2 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ | 1 | 75 |  |  |  |  | dB |
| Crosstalk (Channel-to-Channel) |  |  | 1 | 90 |  |  |  |  |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | Both Channels ON or OFF$\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V} \text { and } 2.4 \mathrm{~V}$ | 1 | 0.8 |  | 2 |  | 2 | mA |
| Negative Supply Current | I- |  | 1 | -0.23 | -1 |  | -1 |  |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebralc convention whereby the most negative value is a minimum ana the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. OFF isloation $\Delta 20 \log V_{S} / V_{D}, V_{S}=$ input to $O F F$ switch, $V_{D}=$ output.
f. $I_{D(O N)}$ is leakage from driver into " $O N$ " switch.

Siliconix incorporated

## DIE TOPOGRAPHY

ICMEA
4 Capacitors
7 Resistors
25 P-channel enhancement MOSFETs


23 N -channel enhancement MOSFETs 8 Diodes

## TYPICAL CHARACTERSITICS



Input Switching Threshold vs. V+ and V-




## SWITCHING TIME TEST CIRCUIT

Switch output waveform shown for $V_{S}=$ constant with logic input waveform as shown. Note that $V_{S}$ may be + or - as per switching time test circuit. $V_{O}$ is the steady state output with switch ON. Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.


## CHARGE INJECTION TEST CIRCUIT


$\Delta V_{O}=$ MEASURED VOLTAGE ERROR DUE TO CHARGE INJECTION THE CHARGE INJECTION IN COULOMBS IS $\Delta Q=C_{L} \times \Delta V_{O}$



## SCHEMATIC DIAGRAM (Typical Channel)



## BURN-IN DIAGRAMS

Dual-In-LIne Packages
-15 V


Metal Can Package


NOTE: All Resistors are $10 \mathrm{k} \Omega$ unless otherwise specified.

## Precision Monolithic Quad SPST CMOS Analog Switch

## FEATURES

- $\pm 22$ Volt Input Range
- $10 \Omega \operatorname{Max} \Delta \mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ Any Combination Of Switches
- 0.25 nA Max At $25^{\circ} \mathrm{C}$, $\pm 15 \mathrm{~V}$
- 50 pC Max Charge Transfer Error
- Tested $\Delta$ ton and $\Delta$ toFF $\leq 50 \mathrm{~ns}$


## BENEFITS

- Fully Tested Around $\pm 10.8, \pm 16.5$ and $\pm 22 \mathrm{~V}$ Supplies
- Pin Compatible With DG201A - Simplifies Upgrades
- Simplifies Worst

Case Analysis

- TTL Compatible


## APPLICATIONS

- Precision Data Acquisition
- Automatic Test Equipment
- Radar Systems


## DESCRIPTION

The DGP201A is a precision quad single-pole single-throw analog switch designed for critical applications requiring improved performance over that obtainable with the popular DG201A. Produced on an enhanced proprietary high voltage process, the DGP201A has been fully specified with input analog signals to $\pm 22 \mathrm{~V}$ making it an ideal choice for high voltage applications or where the added margin of safety over traditional switches is of importance.

In addition to the low current leakage specifications, charge injection, $\Delta r_{\text {DS }}(O N), \Delta t_{\text {ON }}$ and $\Delta t_{\text {OFF }}$ have been tested and guaranteed at various input voltages to assure worst case error analysis. An epitaxial layer prevents latchup.

Packaging for this device includes a 16-Pin CerDIP, plastic, and small outline options. Performance grades include military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) and industrial, D suffix ( -40 to $85^{\circ} \mathrm{C}$ ) temperature ranges. Additionally, LCC packaging is available.

## PIN CONFIGURATION AND FUNCTION BLOCK DIAGRAM



Siliconix has improved its high voltage metal gate CMOS process to allow for lower variation performance. Additionally, through dramatic improvements in automated testing technology, specifications and limits that were previously untestable are now $100 \%$ tested and specified on the DGP201A data sheet.

The data sheet specification tables are in a new format as well. The format is that of a military drawing, where all specifications are $100 \%$ tested, eliminating any uncertainty about what is actually tested. Many parameters that were previously listed as "typical" or "guaranteed by design" are now $100 \%$ tested with minimum and maximum values, so that a worst case design can be realized.

For example, charge transfer error (or charge injection) was listed only as a typical value in the DG201A data sheet, and no maximum value was guaranteed. A maximum limit of 50 pico Coulombs has been established on the data sheet, and this value is $100 \%$ tested. This allows the design engineer to design precision switching circuits, such as sample-and-hold amplifiers, with fixed limits for the charge compensation circuit.

The DGP201A also specifies certain parameters that have never been seen on a DG201A standard product data sheet in $\mathrm{min} /$ max or typical form. An
important example of this is the variation of the switching time over all channels, which is specified with a maximum of 50 ns . The variation of "ON" resistance is similarly specified and $100 \%$ tested to be less than 10 ohms over six different drain voltage and source current conditions, over all four channels tested, resulting in 24 different readings. This specification is necessary for determining the worst-case distortion and signal level variation due to differences in channel resistance and ON resistance modulation effects.

Leakage currents are specified and tested to new lower limits at both room temperature and over the full temperature range. For example, the industrial range devices' leakages have been reduced from 100 nA (over temp) on the DG201A to 1 nA (over temp) on the DGP version. Additionally, the leakages are specified at the extremes of the operating ranges (e.g. $\pm 16.5 \mathrm{~V}$ instead of $\pm 15 \mathrm{~V}$ ), where the leakages tend to be the highest. This is essential for designs where worst-case leakage must be well known, such as precision instruments and sample-and-hold amplifiers.
The operating range of the DGP201A is increased beyond that of the DG201A, up to $\pm 22 \mathrm{~V}$ and down to $\pm 10.8 \mathrm{~V}$. This allows the switches to have guaranteed performance limits with power supplies as low as $\pm 12 \vee( \pm 10 \%)$.

| ABSOLUTE MAXIMUM RATINGS |
| :--- |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$



| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}_{+}=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ G N D=0 \mathrm{~V} \\ \mathrm{~V}_{\mathbb{N}}=2.4 \mathrm{~V}, 0.8 \mathrm{Ve} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

SWITCH (Cont'd)

| Drain OFF <br> Leakage Current | ${ }_{\text {d (OFF) }}$ | $\begin{aligned} & V_{+}=13.5 \mathrm{~V} \\ & \mathrm{~V}-=-13.5 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{D}}=-12.5 \mathrm{~V}$ $\mathrm{~V}_{\mathrm{S}}=+12.5 \mathrm{~V}$ | 1 | 0.01 |  | 0.25 10 |  | 0.25 1 | nA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{V}_{\mathrm{D}}=+12.5 \mathrm{~V}$ $\mathrm{~V}_{\mathrm{S}}=-12.5 \mathrm{~V}$ | 1 | -0.01 | $\begin{gathered} -0.25 \\ -10 \end{gathered}$ |  | -0.25 -1 |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{D}}=-15.5 \mathrm{~V}$ $\mathrm{~V}_{\mathrm{S}}=+15.5 \mathrm{~V}$ | 1 | 0.015 |  | 0.25 10 |  | 0.25 1 |  |
|  |  | $\mathrm{V}-=-16.5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{D}}=+15.5 \mathrm{~V}$ $\mathrm{~V}_{\mathrm{S}}=-15.5 \mathrm{~V}$ | 1 | -0.015 | $\left\lvert\, \begin{gathered} -0.25 \\ -10 \end{gathered}\right.$ |  | $\begin{gathered} -0.25 \\ -1 \end{gathered}$ |  |  |
|  |  | $V_{+}=22 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{D}}=-21 \mathrm{~V}$ $\mathrm{~V}_{\mathrm{S}}=+21 \mathrm{~V}$ | 1 2 | 0.15 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | $\begin{gathered} 1 \\ 10 \end{gathered}$ |  |
|  |  | $V_{\mathbb{N}}=3 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{D}}=+21 \mathrm{~V}$ $\mathrm{~V}_{\mathrm{S}}=-21 \mathrm{~V}$ | 1 2 | -0.15 | $\begin{gathered} -1 \\ -100 \end{gathered}$ |  | -1 -10 |  |  |
|  |  |  | $\begin{aligned} & =-5 \mathrm{~V} \\ & =+5 \mathrm{~V} \end{aligned}$ | 2 |  |  | 5 |  | 1 |  |
|  |  |  | $\begin{aligned} & =+5 \mathrm{~V} \\ & =-5 \mathrm{~V} \end{aligned}$ | 2 |  | -5 |  | -1 |  |  |

INPUT

| Input current with $\mathrm{V}_{\mathrm{IN}}$ HIGH | $\mathrm{I}_{\mathrm{H}}$ | $\begin{aligned} & \mathrm{V}_{+}=22 \mathrm{~V}, \mathrm{~V}-=-22 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{N}} \text { under test }=2.4 \mathrm{~V} \end{aligned}$ | 1 | -0.005 | $\begin{gathered} -0.5 \\ -5 \end{gathered}$ | 0.5 5 | -0.5 -5 | 0.5 5 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{V}_{+}=22 \mathrm{~V}, \mathrm{~V}-=-22 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{N}} \text { under test }=22 \mathrm{~V} \end{aligned}$ | 1 2 | -0.005 | $\begin{gathered} -0.5 \\ -5 \end{gathered}$ | 0.5 5 | $\begin{gathered} -0.5 \\ -5 \end{gathered}$ | 0.5 5 |  |
| Input current with $\mathrm{V}_{\mathbb{N}}$ LOW | IIL | $\begin{aligned} & \mathrm{V}_{+}=22 \mathrm{~V}, \mathrm{~V}-=-22 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{I N}} \text { under test }=0 \mathrm{~V} \end{aligned}$ | 1 2 | 0.005 | $\begin{gathered} -0.5 \\ -5 \end{gathered}$ | 0.5 5 | $\begin{gathered} -0.5 \\ -5 \end{gathered}$ | $\begin{gathered} 0.5 \\ 5 \end{gathered}$ |  |

DYNAMIC

| Turn-ON Time | ${ }^{\text {ton }}$ | See Switching Time Test Circuits |  | 1 ${ }_{\text {2,3 }}$ | 450 | 600 800 | 600 800 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Turn-OFF Time | ${ }^{\text {t OFF }}$ |  |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 320 | 450 600 | $\begin{aligned} & 450 \\ & 600 \end{aligned}$ |  |
| Delta $\mathrm{t}_{\text {O }}$ | $t_{0 N}$ | Worst Co channels measurem | ination among he t ON ts | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 30 | $\begin{gathered} 50 \\ 100 \end{gathered}$ | $\begin{gathered} 50 \\ 100 \end{gathered}$ |  |
| Delta $\mathrm{t}_{\text {OFF }}$ | ${ }_{t} \Delta_{\text {OFF }}$ | Worst Co channels measurem | ination among he toff ts | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 30 | $\begin{gathered} 50 \\ 100 \end{gathered}$ | $\begin{gathered} 50 \\ 100 \end{gathered}$ |  |
| Charge Injection | Q | $\begin{gathered} R_{\text {gen }}=0 \Omega \\ C_{L}=10 \mathrm{nF} \end{gathered}$ | $\mathrm{V}_{\text {gen }}=0 \mathrm{~V}$ | 1 | 25 | 50 | 50 | pC |
|  |  |  | $\mathrm{V}_{\text {gen }}= \pm 10 \mathrm{~V}$ | 1 | 33 | 100 | 100 |  |
| Source OFF Capacitance ${ }^{\text {d }}$ | $\mathrm{C}_{\text {S(OFF) }}$ | $f=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ |  | 1 | 4.5 |  |  | pF |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ \text { GND }=0 \mathrm{~V} \\ \mathrm{~V}_{\mathbb{I N}}=2.4 \mathrm{~V}, 0.8 \mathrm{Ve}^{\mathrm{e}} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125, \\ & 3=-55, \end{aligned}$ | $\begin{aligned} & \hline \mathrm{C} \\ & , 85^{\circ} \mathrm{C} \\ & ,-40^{\circ} \mathrm{C} \end{aligned}$ | $\begin{array}{r} \text { A } \\ \text { SUF } \\ -55 \text { to } \\ \hline \end{array}$ | A <br> FIX <br> $125^{\circ} \mathrm{C}$ | $\begin{array}{r} \mathrm{D} \\ \text { SUF } \\ -40 \text { to } \\ \hline \end{array}$ | FIX <br> $85^{\circ} \mathrm{C}$ |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| DYNAMIC (Cont'd) |  |  |  |  |  |  |  |  |  |
| Drain OFF Capacitance ${ }^{\text {d }}$ | $C_{\text {d(OFF) }}$ | $f=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ | 1 | 5.5 |  |  |  |  |  |
| Channel ON Capacitance ${ }^{\text {d }}$ | $\begin{array}{r} C_{D(O N)} \\ +C_{S(O N)} \end{array}$ | $f=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ | 1 | 15 |  |  |  |  | pF |
| Crosstalk <br> (Channel-to-Channel) |  | $R_{\mathrm{L}}=50 \Omega \underset{f=1 \mathrm{MHz}}{\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}}$ | 1 | 95 |  |  |  |  |  |
| OFF Isolation |  | $\underset{f=1 \mathrm{MHz}}{\mathrm{R}_{\mathrm{L}}=50 \Omega} \underset{\mathrm{C}}{\mathrm{C}_{\mathrm{L}}}=5 \mathrm{pF}$ | 1 | 80 |  |  |  |  |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | $\begin{aligned} & V_{\mathbb{N}}=0 \text { or } 5 \mathrm{~V} \\ & V_{ \pm}= \pm 16.5 \mathrm{~V} \end{aligned}$ | 1 | 0.8 |  | $\begin{aligned} & 1.5 \\ & 2.5 \end{aligned}$ |  | 1.5 <br> 2.5 | mA |
| Negative Supply Current | 1- | $\begin{aligned} & V_{\mathbb{N}}=0 \text { or } 5 \mathrm{~V} \\ & \mathrm{~V}_{ \pm}= \pm 16.5 \mathrm{~V} \end{aligned}$ | 1 | 0.26 | -1 -2 |  | -1 -2 |  |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. $\mathrm{V}_{\mathbb{N}}=$ input voltage to perform proper function.

## DIE TOPOGRAPHY



Siliconix
incorporated

Charge Injection vs.
Analog Voltage ( $\mathrm{V}_{\mathrm{S}}$ )


Charge Injection vs.
Power Supply Voltage


Charge Injection vs. Power Supply Voltage ( one supply held constant )


$r_{D S(O N)}$ vs. $V_{D}$ and


Siliconix incorporated

(VOLTS)



Siliconix
incorporated
DGP201A

## TYPICAL CHARACTERSITICS




Crosstalk \& Off Isolation vs. Frequency




* Leakage currents in this region are determined by extrapolation. Attempts to measure in production are limited by the ability to control humidity and leakages pin to pin below the dew point (where water condenses).


## TYPICAL CHARACTERSITICS






SCHEMATIC DIAGRAM (Typical Channel)


## SWITCHING TIME TEST CIRCUITS

Vo is the steady state output with the switch on. Feedthrough via switch capacitance may result in spikes at the leading and trailing edge of the output waveform.



For load conditions, See Electrical Characteristics
G. (includes fixture and stray capacitance)

$$
v_{0}=v_{S} \frac{R_{L}}{R_{L}+R_{D S(O N)}}
$$

Siliconix
incorporated



| FREQUENCY <br> TESTED | SIGNAL <br> GENERATOR | ANALYZER |
| :---: | :--- | :--- |
| 100 Hz to <br> 13 MHz | HP3330B <br> Automatic <br> Synthesizer | HP3571A <br> Tracking <br> Spectrum <br> Analyzer |



| FREQUENCY <br> TESTED | SIGNAL <br> GENERATOR | ANALYZER |
| :---: | :--- | :--- |
| 100 Hz to | HP3330B <br> 13 MHz | Automatic <br> Synthesizer | | HP3571A |
| :--- |
| Tracking |
| Spectrum |
| Analyzer |

Siliconix incorporated

## INSERTION LOSS TEST CIRCUIT



| FREQUUENCY <br> TESTED | SIGNAL <br> GENERATOR | ANALYZER |
| :---: | :--- | :--- |
| 100 Hz to <br> 13 MHz | HP3330B <br> Automatic <br> Synthesizer | HP3571A <br> Tracking <br> Spectrum <br> Analyzer |

## SOURCE/DRAIN ON CAPACITANCE





Note: All Resistors are $10 \mathrm{k} \Omega$ unless otherwise specified


Note: LCC package uses same circuit and conditions as the DIP

## PIN DESCRIPTION

| SYMBOL | DESCRIPTION |
| :--- | :--- |
| S | An Analog Channel Input or Output |
| D | An Analog Channel Output or Input |
| IN | Logic Control Input |
| V $_{+}$ | Positive Supply Voltage |
| V- | Negative Supply Voltage |
| GND | Digital Ground |
| $V_{L}$ | Logic Supply Voltage |

APPLICATION HINTS

| $V_{+}$ <br> Positive <br> Supply <br> Voltage <br> (V) | V- <br> Negative <br> Supply <br> Voltage <br> (V) | VIN <br> Logic Input <br> Voltage <br> $V_{\text {INH }}$ Min/ <br> $V_{I N L}$ Max <br> (V) | $V_{S}$ or $V_{D}$ <br> Analog <br> Voltage <br> Range <br> (V) |
| :---: | :---: | :---: | :---: |
| 5 | -5 | $1.0 / 0.2$ | -5 to 5 |
| 10 | -10 | $1.5 / 0.5$ | -10 to 10 |
| 15 | -15 | $2.4 / 0.8$ | -15 to 15 |
| 22 | -22 | $3.0 / 1.2$ | -22 to 22 |

## Sample-and-Hold Circuit:

The DGP201A helps to reduce two common sources of error. First, its low charge injection reduces DC offset errors that would appear at the holding capacitor $C_{h}$. Second; its guaranteed low leakage current reduces the voltage drop rate during the holding period. When further charge injection is required, the Schmitt trigger (54HC14) and compensation capacitor $\mathrm{C}_{\mathrm{C}}$ may be used to generate a charge of opposite polarity.

## Precision Instrumentation Amplifier With Digitally Programmable Gains:

This instrumentation-quality differential amplifier can be designed for high gains. The input stages take advantage of the low leakage characteristics of the DGP201A to provide switching of the gain setting resistors (Rgx) without causing excessive DC offsets.


Sample-and-Hold Circuit


Precision Instrumentation Amplifier with Digitally Programmable Gains

## FEATURES

- $\pm 15$ Volt Input Range
- Low OFF Leakage (IS(OFF)) < 1 nA )
- Low ON Resistance
- 44 V Maximum Supply Ratings
- TTL and CMOS Compatible
- Low Power Requirements
- Logic Inputs Accept Negative Voltages


## BENEFITS

- Wide Dynamic Range
- Low Distortion Switching
- No Pull-Up Resistors Required
- Reduced Power Supply Consumption
- Can be Driven from Comparators or Op Amps Without Limiting Resistors
- Multiple Sourced


## APPLICATIONS

- Disk Drives
- Radar Systems
- Communication Systems
- Low Transient

Sample/Holds

## DESCRIPTION

The DG201A and DG202 are quad SPST analog switches designed to provide accurate switching over a wide range of input signals. By combining a low ON resistance and a wide signal range ( $\pm 15 \mathrm{~V}$ ) with low charge-transfer makes these devices well suited for industrial and military applications,

Built on Siliconix' high voltage metal gate process to achieve optimum switch performance, each switch conducts equally well in both directions when ON. When OFF these switches will block up to $30 \forall$ peak-to-peak and have a 44 V maximum power supply rating. ON resistance is very flat over the full $\pm 15 \mathrm{~V}$ analog range rivaling JFET performance
without the inherent dynamic range limitation. Internal pull-up resistors simplify interface to CMOS or TTL drive circuits. An epitaxial layer prevents latch up.

These two devices are differentiated by the type of switch actions, as shown in the functional block diagram. Package options for this series includes both the 16 -pin plastic and CerDIP. Performance grades include the military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ), industrial, B suffix ( -25 to $85^{\circ} \mathrm{C}$ ), commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ) and extended industrial, D suffix $\left(-40\right.$ to $\left.85^{\circ} \mathrm{C}\right)$ temperature ranges. Additionally, the DG201A is available in surface mount 20-pin LCC and 16-pin SO packages.

PIN CONFIGURATION



Four SPST Switches Per Package*

| LOGIC | DG201A | DG202 |
| :---: | :---: | :---: |
| 0 | ON | OFF |
| 1 | OFF | ON |

LOGIC " 0 " $\leq 0.8 \mathrm{~V}$ LOGIC " 1 " 22.4 V
"Switches Shown for Logic "1" Input

## ABSOLUTE MAXIMUM RATINGS




Power Dissipation (Package)*
6-Pin CerDIP
16-Pin Plastic Dip*** . . . . . . . . . . . . . . . . . . . . . . . . . 470 mW
20-Pin LCC**** . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 750 mW
16-Pin SO***** . . . . . . . . . . . . . . . . . . . . . . . . . . . . 640 mW

* Device mounted with all leads soldered or welded to PC board.
** Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
Derate $6.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$
***** Derate $7.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$


## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & V_{+}=+15 \mathrm{~V} \\ & \mathrm{~V}- \pm-15 \mathrm{~V} \\ & \text { GND }=0 \mathrm{~V} \end{aligned}$ |  | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-25,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | B,C,DSUFFIX |  |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {analog }}$ |  |  | 1,2,3 |  | -15 | 15 | -15 | 15 | V |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS(ON) }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{D}}= \pm 10 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{S}}=1 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & V_{\mathbb{I N}}=0.8 \mathrm{~V}(\mathrm{DG} 201 \mathrm{~A}) \\ & \mathrm{V}_{\mathbb{I N}}=2.4 \mathrm{~V}(\mathrm{DG} 202) \end{aligned}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 115 |  | 175 250 |  | 175 250 | $\Omega$ |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwlse Specified:$\begin{aligned} & V_{+}=+15 \mathrm{~V} \\ & \mathrm{~V}-=-15 \mathrm{~V} \\ & \text { GND }=0 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-25,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | B, C, D SUFFIX |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## SWITCH (Cont'd)

| Source OFF | (off) | $\begin{gathered} \mathrm{V}_{\mathbb{I N}}=2.4 \mathrm{~V} \\ (\mathrm{DG} 201 \mathrm{~A}) \\ \mathrm{V}_{\mathbb{N}}=0.8 \mathrm{~V} \\ \text { (DG202) } \end{gathered}$ | $\begin{aligned} & V_{S}=14 \mathrm{~V} \\ & V_{D}=-14 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.01 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ | nA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & V_{S}=-14 \mathrm{~V} \\ & V_{D}=14 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | -0.02 | $\begin{gathered} -1 \\ -100 \end{gathered}$ |  | $\begin{gathered} -5 \\ -100 \end{gathered}$ |  |  |
| Drain OFF <br> Leakage Current | ${ }^{\text {I }}$ (OFF) |  | $\begin{aligned} & V_{D}=14 \mathrm{~V} \\ & V_{S}=-14 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.01 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ |  |
|  |  |  | $\begin{aligned} & V_{D}=-14 \mathrm{~V} \\ & V_{S}=14 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | -0.02 | $\begin{gathered} -1 \\ -100 \end{gathered}$ |  | $\begin{gathered} -5 \\ -100 \end{gathered}$ |  |  |
| Drain ON Leakage Current ${ }^{\dagger}$ | $\mathrm{I}_{\mathrm{D}(\mathrm{ON})}$ | $V_{S}=V_{D}=14 \mathrm{~V}$ | $\begin{aligned} & \mathrm{V}_{\mathbb{N}}=0.8 \mathrm{~V} \\ & (\mathrm{DG} 201 \mathrm{~A}) \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.1 |  | $\begin{gathered} 1 \\ 200 \end{gathered}$ |  | $\begin{gathered} 5 \\ 200 \end{gathered}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathbb{N}}=2.4 \mathrm{~V} \\ & (\mathrm{DG} 202) \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | -0.15 | $\begin{gathered} -1 \\ -200 \end{gathered}$ |  | $\begin{gathered} -5 \\ -200 \end{gathered}$ |  |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |
| Input Current with Input Voltage HIGH | $\mathrm{I}_{\text {INH }}$ | $\mathrm{V}_{\mathbb{I}}=2.4 \mathrm{~V}$ |  | 1 2 | -0.0004 | $\begin{aligned} & -1 \\ & -1 \end{aligned}$ |  | $\begin{gathered} -1 \\ -10 \end{gathered}$ |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathbb{N}}=15 \mathrm{~V}$ |  | 1 2 | 0.003 |  | $\begin{gathered} 1 \\ 10 \end{gathered}$ |  | $\begin{gathered} 1 \\ 10 \end{gathered}$ |  |
| Input Current with input Voltage LOW | $\mathrm{I}_{\text {INL }}$ | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ |  | 1 2 | -0.0004 | $\begin{gathered} -1 \\ -10 \end{gathered}$ |  | $\begin{gathered} -1 \\ -10 \end{gathered}$ |  |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |
| Turn-ON Time | ${ }^{\text {ton }}$ | See Switching Time Test Circuit |  | 1 | 480 |  | 600 |  | 600 | ns |
| Turn-OFF Time | ${ }^{\text {t OFF }}$ |  |  | 1 | 370 |  | 450 |  | 450 |  |
| Charge Injection | Q | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}, \mathrm{~V}_{\text {gen }}=0 \mathrm{~V} \\ \mathrm{R}_{\text {gen }}=0 \Omega \end{gathered}$ |  | 1 | 20 |  |  |  |  | pC |
| Source-OFF Capacitance | $C_{\text {S(OFF) }}$ | $\begin{aligned} & V_{S}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{N}}=5 \mathrm{~V} \end{aligned}$ | $\mathrm{f}=1 \mathrm{MHz}$ | 1 | 5 |  |  |  |  | pF |
| Drain-OFF Capacitance | $C_{\text {D(OFF) }}$ |  |  | 1 | 5 |  |  |  |  |  |
| Channel ON Capacitance | $\begin{gathered} C_{D(O N)}+ \\ C_{S(O N)} \end{gathered}$ | $\begin{aligned} & V_{D}=V_{S}=0 \mathrm{~V} \\ & V_{\mathbb{I N}}=0 \mathrm{~V} \end{aligned}$ |  | 1 | 16 |  |  |  |  |  |
| OFF Isolation |  | $\begin{aligned} & V_{\mathbb{I N}}=5 \mathrm{~V}, \quad Z_{L}=75 \Omega \\ & V_{S}=2 \mathrm{~V}, \mathrm{f}=100 \mathrm{kHz} \end{aligned}$ |  | 1 | 70 |  |  |  |  | dB |
| Crosstalk (Channel-to-Channel) |  |  |  | 1 | 90 |  |  |  |  |  |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & \mathrm{V}_{+}=+15 \mathrm{~V} \\ & \mathrm{~V}-=-15 \mathrm{~V} \\ & \text { GND }=0 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-25,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\left\|\begin{array}{c} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{array}\right\|$ |  | $\begin{aligned} & \text { B,C,D } \\ & \text { SUFFIX } \end{aligned}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN | MAX ${ }^{\text {b }}$ | MIN | MAX ${ }^{\text {b }}$ |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | All Channels ON or OFF | 1 | 0.9 |  | 2 |  | 2 | mA |
| Negative Supply Current | 1- |  | 1 | -0.3 | -1 |  | -1 |  |  |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing
e. Signals on $S_{x}, D_{x}$, or $\mathbb{N}_{x}$ exceeding $V+$ or $V-$ will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
f. $I_{D(O N)}$ is leakage from driver into "ON" switch.

## DIE TOPOGRAPHY



Siliconix
incorporated

DIE TOPOGRAPHY


## TYPICAL CHARACTERSITICS




Supply Current vs. Switching Frequency



Siliconix
incorporated
DG201A/202
TYPICAL CHARACTERSITICS (Cont'd)






## TYPICAL CHARACTERSITICS (Cont'd)




## SWITCHING TIME TEST CIRCUIT

Switch output waveform shown for $V_{S}=$ constant with logic input waveform as shown. Note that $V_{S}$ may be + or - as per switching time test circuit. $V_{O}$ is the steady state output with switch ON. Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.


## CHARGE INJECTION TEST CIRCUIT


$\Delta V_{0}=$ MEASURED VOLTAGE ERROR DUE TO CHARGE INJECTION.
THE CHARGE INJECTION IN COULOMBS is $\Delta Q=C_{L} \times \Delta V_{O}$




APPLICATION HINTS*

| V+ <br> Positive <br> Supply <br> Voltage <br> $(V)$ | Vegative <br> Supply <br> Voltage <br> $(V)$ | ViN <br> Logic Input <br> Voltage <br> $V_{I N H}$ Min/ <br> $V_{I N L}$ Max <br> $(V)$ | V or $V_{D}$ <br> Analog <br> Voltage <br> Range <br> $(V)$ |
| :---: | :---: | :---: | :---: |
| $15 * *$ | -15 | $2.4 / 0.8$ | -15 to 15 |
| 12 | -12 | $2.4 / 0.8$ | -12 to 12 |
| 10 | -10 | $2.4 / 0.8$ | -10 to 10 |
| $8 * * *$ | -8 |  | -8 to 8 |

* Application Hints are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
** Electrical Characteristic chart based on $\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-==15 \mathrm{~V}$.

*** Operation below 8 V is not recommended.

Siliconix
incorporated


Active Low Pass Filter with Digitally Selected Break Frequency


TYPICAL PERFORMANCE
AQUISITION TIME
APERTURE TIME
SAMPLE TO HOLD OFFSET DROOP RATE


A Precision Amplifier with Digitally Programmable Inputs and Gains

# Low Cost 4-Channel Monolithic SPST CMOS Analog Switches 

## FEATURES

- $\pm 15$ V Analog

Signal Range

- TTL Compatibility
- PLUS-40 Process
- Logic Inputs Accept Negative Voltages
- ON Resistance < $175 \Omega$


## BENEFITS

- Wide Signal Range
- Simple Logic Interface
- Reduced Power Consumption


## APPLICATIONS

- Disk Drives
- Video Terminals
- Communication Systems


## DESCRIPTION

The DG211 and DG212 are low cost quad single-pole single-throw analog switches for use in general purpose switching applications in communication, instrumentation and process control. These devices differ only in that the digital control logic is inverted, as shown in the truth table. The use of both $p$ - and $n$-channel devices minimizes ON-resistance variations over the analog signal range.

Designed with the Siliconix PLUS-40 CMOS process to combine low power dissipation with a high breakdown voltage rating of 40 V , both switches will
handle $\pm 15 \mathrm{~V}$ input signals with ease, and have a continuous current rating of 20 mA . An epitaxial layer prevents latchup.

Both devices feature true bi-directional performance (with no offset voltage) in the ON condition, and will block signals to 30 V peak-to-peak in the OFF condition.

Packaging for this series includes 16-pin plastic DIP and small outline options. Performance grades include both commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ) and industrial, D suffix ( -40 to $85^{\circ} \mathrm{C}$ ) temperature ranges.

## Dual-In-Line Package


V+ to V- ..... 40 V
$V_{\mathbb{N}}$ to GND ..... V-, V+
$V_{L}$ to GND ..... $-0.3 \mathrm{~V}, 25 \mathrm{~V}$
$V_{S}$ or $V_{D}$ to $V_{+}$ ..... $0,-40 \mathrm{~V}$
$V_{S}$ or $V_{D}$ to $V-$ ..... $0,40 \mathrm{~V}$
V+ to GND ..... 25 V
V- to GND ..... -25 V
Current, Any Terminal Except S or D ..... 30 mA
Continuous Current, S or D ..... 20 mA
Peak Current, S or D(Pulsed at $1 \mathrm{~ms}, 10 \%$ duty cycle max)70 mA
Storage Temperature -65 to $125^{\circ} \mathrm{C}$
Operating Temperature (C Suffix) ..... 0 to $70^{\circ} \mathrm{C}$(D Suffix)40 to $85^{\circ} \mathrm{C}$
Power Dissipation (Package)*
16-Pin Plastic DIP** ..... 470 mW
16-Pin Small Outline*** ..... 600 mW

* Device mounted with all leads soldered or welded toPC board.
** Derate $6.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.
*** Derate $7.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.


## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & V_{+}=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{I}}=2.4 \mathrm{~V}, 0.8 \mathrm{~V} \text { e } \end{aligned}$ |  | LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=85,70^{\circ} \mathrm{C} \\ & 3=-40,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{array}{r} \text { SU,D } \\ 0 \text { to } 70^{\circ} \mathrm{C} \\ -40 \text { to } 85^{\circ} \mathrm{C} \end{array}$ |  |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {c }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {d }}$ | $V_{\text {ANALOG }}$ |  |  | 1,2 |  | -15 | 15 | V |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS(ON) }}$ | $\begin{array}{r} \mathrm{V}_{\mathbb{I N}}=0.8 \\ \mathrm{~V}_{\mathbb{I N}}=2.4 \\ \mathrm{I}_{\mathrm{S}}=1 \mathrm{~mA}, \end{array}$ | $\begin{aligned} & \text { (DG211) } \\ & (\text { (DG212) } \\ & V_{D}= \pm 10 \mathrm{~V} \\ & \hline \end{aligned}$ | 1 | 115 |  | 175 | $\Omega$ |
| Source OFF Leakage Current | $I_{\text {S (OFF) }}$ | $\begin{gathered} V_{\mathbb{I N}}=2.4 \mathrm{~V} \\ (\mathrm{DG} 211) \\ \mathrm{V}_{\mathbb{N}}=0.8 \mathrm{~V} \\ (\mathrm{DG} 212) \end{gathered}$ | $\begin{aligned} & V_{S}=14 \mathrm{~V} \\ & V_{D}=-14 \mathrm{~V} \end{aligned}$ | 1 | 0.01 |  | 5 | nA |
|  |  |  | $\begin{aligned} & V_{S}=-14 \mathrm{~V} \\ & V_{D}=14 \mathrm{~V} \end{aligned}$ | 1 | -0.02 | -5 |  |  |
| Drain OFF <br> Leakage Current | ID(OFF) |  | $\begin{aligned} & V_{D}=14 \mathrm{~V} \\ & V_{S}=-14 \mathrm{~V} \end{aligned}$ | 1 | 0.01 |  | 5 |  |
|  |  |  | $\begin{aligned} & V_{D}=-14 \mathrm{~V} \\ & V_{S}=14 \mathrm{~V} \end{aligned}$ | 1 | -0.02 | -5 |  |  |
| Drain ON <br> Leakage Current ${ }^{\dagger}$ | ${ }^{1} \mathrm{D}(\mathrm{ON})$ | $\begin{gathered} \mathrm{V}_{\text {IN }}=0.8 \mathrm{~V} \\ (\mathrm{DG} 211) \\ \mathrm{V}_{\mathbb{N}}=2.4 \mathrm{~V} \\ \text { (DG212) } \end{gathered}$ | $\mathrm{V}_{S}=\mathrm{V}_{\mathrm{D}}=+14 \mathrm{~V}$ | 1 | 0.1 |  | 5 |  |
|  |  |  | $V_{S}=V_{D}=-14 \mathrm{~V}$ | 1 | -0.15 | -5 |  |  |
| INPUT |  |  |  |  |  |  |  |  |
| Input Current with Input Voltage HIGH | 1 INH | $\mathrm{V}_{\mathbb{N}}=2.4 \mathrm{~V}$ |  | 1 | -0.0004 | -1 |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{IN}}=15 \mathrm{~V}$ |  | 1 | 0.003 |  | 1 |  |
| Input Current with Input Voltage LOW | $\mathrm{I}_{\text {INL }}$ | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ |  | 1 | -0.0004 | -1 |  |  |

Siliconix
incorporated
DG211/212

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & \mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{I N}}=2.4 \mathrm{~V}, 0.8 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=85,70^{\circ} \mathrm{C} \\ & 3=-40,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & \text { C,D } \\ & \text { SUFFIX } \\ & 0 \text { to } 70^{\circ} \mathrm{C} \end{aligned}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {c }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |


| DYNAMIC |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Turn-ON Time | $\mathrm{t}_{\mathrm{ON}}$ | See Switching Time Test Circuit $\mathrm{V}_{\mathrm{S}}=2 \mathrm{~V}$ |  | 1 | 460 | 1000 | ns |
| Turn-OFF Time | ${ }^{\text {O OFF1 }}$ |  |  | 1 | 360 | 500 |  |
|  | ${ }^{\text {t OFF2 }}$ |  |  | 1 | 450 |  |  |
| Source-OFF Capacitance ${ }^{\text {d }}$ | $c_{\text {S(OFF) }}$ | $f=1 \mathrm{MHz}$ | $\begin{aligned} \mathrm{V}_{\mathbb{I N}} & =5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{S}} & =0 \mathrm{~V} \end{aligned}$ | 1 | 5 |  | pF |
| Drain-OFF Capacitance ${ }^{\text {d }}$ | $C_{\text {d (OFF) }}$ |  | $\begin{aligned} V_{\mathbb{I N}} & =5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{D}} & =0 \mathrm{~V} \end{aligned}$ | 1 | 5 |  |  |
| Channel ON Capacitance ${ }^{\text {d }}$ | $\begin{gathered} \mathrm{C}_{\mathrm{D}(\mathrm{ON})}+ \\ \mathrm{C}_{\mathrm{S}(\mathrm{ON})}+ \end{gathered}$ |  | $\begin{aligned} \mathrm{V}_{\mathbb{I}} & =0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}} & =0 \mathrm{~V} \end{aligned}$ | 1 | 16 |  |  |
| Off Isolation ${ }^{\text {f }}$ |  | $\begin{gathered} V_{\mathbb{I N}}=5 \mathrm{~V}, R_{L}=1 \mathrm{k} \Omega \\ C_{L}=15 \mathrm{pF}, \mathrm{~V}_{\mathrm{S}}=1 \mathrm{VRMS} \\ \mathrm{f}=100 \mathrm{kHz} \end{gathered}$ |  | 1 | 70 |  | dB |
| Crosstalk <br> (Channel-to-Channel) |  |  |  | 1 | 90 |  |  |
| SUPPLY |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | $\begin{gathered} V_{+}=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ \mathrm{~V}_{\mathbb{N}}=0 \text { or } 5.0 \mathrm{~V} \end{gathered}$ |  | 1 | 0.35 | 0.48 | mA |
| Negative Supply Current | $1-$ |  |  | 1 | 0.3 | 0.48 |  |
| Logic Supply Current | $I_{L}$ |  |  | 1 | 0.5 | 1.2 |  |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. $\mathrm{V}_{\mathbb{I}}=$ input voltage to perform proper function.
f. $O F F$ Isolation $=20 \log \frac{V_{\mathbb{N}}}{V_{\text {OUT }}}$



The electrical characteristic table guarantees the DG211 and DG212 for operation at $\pm 15 \mathrm{~V}, \pm 10 \%$; however, functional operation occurs over the designed range of $\pm 5 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$ power supplies. These characteristic graphs show the effect of device parameters over several parameter permutations including power supply variations. These graphs are for design aid only and are not subject to production testing.




VOLTAGE (V)

Siliconix incorporated

## TYPICAL CHARACTERSITICS (Cont'd)

$I_{D(O F F)}$ or $I_{\text {S(OFF) }}$ vs. Temperature*


Supply Current vs. Temperature


Switching Time vs. Posiltive And

$I_{D(O N)}$ vs. Temperature*
$I_{D}$
(nA)


Leakage Current vs. Analog Voltage



* The net leakage into the source or drain is the $n$-channel leakage minus the $p$-channel leakage. This difference can be positive, negative, or zero depending on the analog voltage and temperature, and will vary greatly from unit to unit.

Typical delay, rise, fall settling times, and switching transients in this circuit.


Turn-OFF time is primarly limited here by the RC time constant ( 50 ns ) of the load.

If $V_{G E N}, R_{L}$ or $C_{L}$ is increased, there will be a proportional increase in rise and/or fall RC times. Applying $V_{G E N}$ to $D$ rather than $S$ results in much greater spikes.


## TYPICAL CHARACTERSITICS (Cont'd)



Input Switching Threshold vs.
Logic Supply Voltage


$$
V_{D} \text { or } V_{S} \text { - DRAIN OR SOURCE VOLTAGE (V) }
$$

Input Switching Threshold vs.

$\mathrm{V}+\mathrm{V}$ - POSITIVE \& NEGATIVE SUPPLIES ( V )


Some applications of the DG211 or DG212 will find the logic control inputs $\mathrm{N}_{\times}$driven from the output of comparators or op-amps with nearly plus to minus 15 volt transitions. In these applications the user can shift the Input logic transition voltage from the normal 1.6 V of TTL to zero volts by connecting the $\mathrm{V}_{\mathrm{L}}$ pin to the GND pin. In this mode of operation the input offset voltage between $\mathrm{N}_{\times}$and $\mathrm{V}_{\mathrm{L}}$ ( $=$ GND) measure less than $\pm 500 \mathrm{mV}$.
$\mathrm{V}_{\mathrm{L}}=5 \mathrm{~V}$ presets the input threshold voltage for TTL logic compatibility. Improved noise immunity for CMOS logic compatibility results by connecting $V_{L}$ to the $V_{D D}$ terminal of the CMOS logic.

Siliconix
incorporated
DG211/212

## TYPICAL CHARACTERSITICS (Cont'd)







Channel-to-Channel Crosstalk vs. Frequency


| $\begin{array}{c}\text { FREQUENCY } \\ \text { TESTED }\end{array}$ | $\begin{array}{l}\text { SIGNAL } \\ \text { GENERATOR }\end{array}$ | ANALYZER |
| :---: | :--- | :--- |$\}$| WAVETEK |
| :--- |
| 100 to 50 MHz |
| 1 MOD to 100 MHz |
| TEKTRONIX |
| MOD 191 |$\quad$| HP3575A |
| :--- |
| GAIN-PHASE METER |
| HP8405A |
| VECTOR VOLT METER |



Figure 1. Testing Insertion Loss vs. Frequency

| FREQUENCY TESTED | SIGNAL GENERATOR | ANALYZER |
| :---: | :---: | :---: |
| 100 to 50 MHz | HP3580A <br> TRACKING OSC | HP3580A <br> SPECTRUM ANALYZER |
| 1 M to 100 MHz | TEKTRONIX MOD 191 | HP8405A <br> VECTOR VOLT METER |
| 100 k to 10 MHz | HP8568A <br> TRACKING OSC | HP8568A <br> SPECTRUM ANALYZER |



Figure 2. Testing OFF Isolation vs. Frequency

| FREQUENCY TESTED | SIGNAL GENERATOR | ANALYZER |
| :---: | :---: | :---: |
| 100 to 50 MHz | HP3580A <br> TRACKING OSC | HP3580A <br> SPECTRUM ANALYZER |
| 1 M to 100 MHz | TEKTRONIX MOD 191 | HP8405A VECTOR VOLT METER |
| 100 k to 10 MHz | HP8568A <br> TRACKING OSC | HP8568A SPECTRUM ANALYZER |


$C=.001 \mu F \| 1 \mu F$
CHIP CAPACITORS

Figure 3. Testing Crosstalk vs. Frequency

## SCHEMATIC DIAGRAM (Typical Channel)



## SWITCHING TIME TEST CIRCUIT

Switch output waveform shown for $V_{S}=$ constant with logic input waveform as shown. Note that $V_{S}$ may be + or - as per switching time test circuit. $V_{O}$ is the steady state output with switch ON. Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.



Figure 4. Four-Channel Analog Multiplexer


Figure 5. Microprocessor Controlled Analog Signal Attenuator


Figure 6. Precision-Weighted Resistor Programmable-Gain Amplifler


Figure 7. DG211 Sample-and-Hold

DG211, DG212

| V+ Positlve Supply Voltage <br> (V) | VNegative Supply Voltage <br> (V) | $V_{L}$ <br> Logle <br> Supply <br> Voltage <br> (V) | $\mathrm{V}_{\mathrm{IN}}$ <br> Logic Input Voltage <br> $\mathrm{V}_{\mathrm{INH}} \mathrm{Min} /$ <br> $\mathrm{V}_{\mathrm{INL}} \operatorname{Max}$ <br> (V) | $V_{S}$ or $V_{D}$ Analog Voltage Range (V) |
| :---: | :---: | :---: | :---: | :---: |
| 20 | -20 | 5 | 2.4/0.8 | -20 to 20 |
| 15 | -15 | 5 | 2.4/0.8 | -15 to 15 |
| 12 | -12 | 5 | 2.4/0.8 | -12 to 12 |
| 10 | -10 | 5 | 2.4/0.8 | -10 to 10 |
| 8** | - 8 | 5 | 2.4/0.8 | -8 to 8 |
| 10 | -10 | 10 | 5/2 | -10 to 10 |

* Application Hints are for DESIGN AID ONLY, not guaranteed and not subject to production testing.
** Operation below $\pm 8 \mathrm{~V}$ is not recommended.


Figure 8. The "Scope Extender" Which Displays 4-Channels Simultaneously On A Single Trace Scope

Siliconix
incorporated

# 4-Channel Monolithic SPST <br> CMOS Analog Switch with Data Latches 

## FEATURES

Accepts 230 ns Write Pulse Width

- On Chip Regulator
- Built on PLUS-40 Process
- Latches Are Transparent with $\overline{W R}$ Low

BENEFITS

- Compatible with Most $\mu \mathrm{P}$ Buses
- Allows Wide Power Supply Tolerance Without Affecting TTL Compatibility
- Reduced Power Supply Considerations
- Allows Flexibility of Design


## APPLICATIONS

- $\mu \mathrm{P}$ Based Systems
- Automatic Test Equipment
- Communication Systems
- Data Acquisition Systems


## DESCRIPTION

The DG221 is a monolithic quad single-pole, single-throw analog switch designed for precision switching applications in communication, instrumentation and process control systems. Featuring independent onboard latches and a common WR pin, each DG221 can be memory mapped, and addressed as a single data byte for simultaneous switching.
Designed on the Siliconix PLUS-40 CMOS process to combine low power dissipation and ON resistance ( $60 \Omega$ typ.) while handling continuous currents up to 20 mA . An epitaxial layer prevents latchup.

This device features true bidirectional performance in the ON condition, and will block signals to 30 V peak-to-peak in the OFF condition. ON resistance is extremely flat over the $\pm 15 \mathrm{~V}$ analog signal range.

Packaging for this device includes 16-pin ceramic, plastic, and small outline options. Performance grades include military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ), both industrial, B and D suffix ( $-25,-40$ to $85^{\circ} \mathrm{C}$ ), and commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ) temperature ranges.


## ABSOLUTE MAXIMUM RATINGS



| Operating Temperature ( | (A Suffix) | 55 to $125^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: |
|  | (B Suffix) | -25 to $85^{\circ} \mathrm{C}$ |
|  | (C Suffix) | 0 to $70^{\circ} \mathrm{C}$ |
|  | (D Suffix) | -40 to $85^{\circ} \mathrm{C}$ |

Power Dissipation (Package)*
16-Pin CerDIP**
900 mW
16-Pin Plastic DIP*** .............................. . . . 470 mW
16-Pin SO**** ......................................... . . 600 mW

* Device mounted with all leads soldered or welded to PC board.
** Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
*** Derate $6.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
**** Derate $7.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.


## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}_{+}=+15 \mathrm{~V} \\ \mathrm{~V}-=-15 \mathrm{~V} \\ \mathrm{GND}=\overline{\mathrm{WR}}=0 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-40,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | B,C,D <br> SUFFIX |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{6}$ | $\mathrm{MIN}{ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## SUPPLY

| Analog Signal Range ${ }^{\text {c }}$ | $\mathrm{V}_{\text {ANALOG }}$ |  |  | 1,2,3 |  | -15 | 15 | -15 | 15 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drain-Source e ON Resistance | $\mathrm{r}_{\text {DS (ON) }}$ | $\begin{aligned} & \mathrm{V}_{\mathbb{N}}=0.8 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{S}}=-1 \mathrm{~mA} \end{aligned}$ | $V_{D}=10 \mathrm{~V}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 60 |  | $\begin{gathered} 90 \\ 135 \end{gathered}$ |  | $\begin{gathered} 90 \\ 135 \end{gathered}$ | $\Omega$ |
|  |  |  | $V_{D}=-10 \mathrm{~V}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 70 |  | $\begin{gathered} 90 \\ 135 \end{gathered}$ |  | $\begin{gathered} 90 \\ 135 \end{gathered}$ |  |
| Source OFF Leakage Current | $I_{\text {S (OFF) }}$ | $\mathrm{V}_{\mathbb{N}}=2.4 \mathrm{~V}$ | $\begin{gathered} V_{S}=14 \mathrm{~V} \\ V_{D}=-14 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.01 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ | nA |
|  |  |  | $\begin{aligned} & V_{S}=-14 \mathrm{~V} \\ & V_{D}=14 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | -0.02 | $\begin{gathered} -1 \\ -100 \end{gathered}$ |  | $\begin{gathered} -5 \\ -100 \end{gathered}$ |  |  |
| Drain OFF <br> Leakage Current | $I_{\text {D (OFF) }}$ |  | $\begin{aligned} & V_{S}=-14 \mathrm{~V} \\ & V_{D}=14 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.01 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ |  |
|  |  |  | $\begin{gathered} V_{S}=14 \mathrm{~V} \\ V_{D}=-14 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | -0.02 | $\begin{gathered} -1 \\ -100 \end{gathered}$ |  | $\begin{gathered} -5 \\ -100 \end{gathered}$ |  |  |
| Drain ON Leakage Current | $I_{\text {D(ON })}$ | $\mathrm{V}_{\mathbb{I}}=0.8 \mathrm{~V}$ | $V_{D}=V_{S}=14 \mathrm{~V}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.1 |  | $\begin{gathered} 1 \\ 200 \end{gathered}$ |  | $\begin{gathered} 5 \\ 200 \end{gathered}$ |  |
|  |  |  | $V_{D}=V_{S}=-14 \mathrm{~V}$ | 1 | -0.15 | $\begin{gathered} -1 \\ -200 \end{gathered}$ |  | -5 -200 |  |  |

InPUT

| Input Current with Input Voltage HIGH | $\begin{aligned} & I_{I_{N H}} \\ & \overline{W R H} \end{aligned}$ | $\mathrm{V}_{\mathbb{I N}}=2.4 \mathrm{~V}$ | 1 2 | -0.0001 | $\begin{gathered} -1 \\ -10 \end{gathered}$ |  | -1 -10 |  | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\mathbb{I}}=15 \mathrm{~V}$ | 1 2 | 0.003 |  | $\begin{gathered} 1 \\ 10 \end{gathered}$ |  | $\begin{gathered} 1 \\ 10 \end{gathered}$ |  |
| Input Current with Input Voltage LOW | $I_{\text {INL }}$ <br> I $\overline{W R L}$ | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ | 1 2 | -0.0004 | $\begin{gathered} -1 \\ -10 \end{gathered}$ |  | -1 -10 |  |  |

Siliconix
incorporated

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions <br> Unless Otherwise Specifled: $\begin{gathered} \mathrm{V}_{+}=+15 \mathrm{~V} \\ \mathrm{~V}-=-15 \mathrm{~V} \\ \mathrm{GND}=\overline{\mathrm{WR}}=0 \mathrm{~V} \end{gathered}$ |  | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \hline 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-40,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | B,C,D SUFFIX |  |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |
| Turn-ON Time | ${ }^{\text {t }} \mathrm{ON}$ | See Switching Time Test Clrcult Figure 1 |  | 1 |  |  | 550 |  | 550 | ns |
| Turn-OFF Time | ${ }^{\text {t OFF }}$ |  |  | 1 |  |  | 340 |  | 340 |  |
| Turn-ON Tlme Write | $\mathrm{t}_{\mathrm{ON}}, \overline{\mathrm{WR}}$ | See Switching Time Test Circult Figure 2 |  | 1 |  |  | 550 |  | 550 |  |
| Turn-OFF Time Write | $\mathrm{t}_{\text {OFF }}, \overline{\mathrm{WR}}$ |  |  | 1 |  |  | 340 |  | 340 |  |
| Charge Injection | Q | $\begin{gathered} C_{L}=1000 \mathrm{pF}, V_{\text {gen }}=0 \mathrm{~V} \\ R_{\text {gen }}=0 \Omega \end{gathered}$ |  | 1 | 20 |  |  |  |  | pC |
| Source-OFF Capacitance | $\mathrm{C}_{\text {S(OFF) }}$ | $\mathrm{f}=1 \mathrm{MHz}$ | $\begin{aligned} & V_{S}=0 \mathrm{~V} \\ & V_{\mathbb{I N}}=5 \mathrm{~V} \end{aligned}$ | 1 | 8 |  |  |  |  | pF |
| Draln-OFF Capacitance | $C_{\text {D(OFF) }}$ |  | $\begin{aligned} & V_{D}=0 V \\ & V_{\mathbb{N}}=5 \mathrm{~V} \end{aligned}$ | 1 | 9 |  |  |  |  |  |
| Channel ON Capacitance | $\begin{gathered} C_{D(O N)}+ \\ C_{S(O N)} \end{gathered}$ |  | $\begin{gathered} V_{D}=V_{S}=0 \mathrm{~V} \\ V_{\mathbb{I N}}=0 \mathrm{~V} \end{gathered}$ | 1 | 29 |  |  |  |  |  |
| OFF Isolation |  | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ |  | 1 | 70 |  |  |  |  | dB |
| Interchannel <br> Crosstalk Isolation |  | $\begin{aligned} & V_{S}=1 \\ & C_{L}=1 \end{aligned}$ | $\begin{aligned} & p, f=100 \mathrm{kHz} \\ & \Rightarrow, R_{L}=1 \mathrm{k} \Omega \end{aligned}$ | 1 | 90 |  |  |  |  |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | All Channels ON or OFF $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ or 2.4 V |  | 1 | 0.8 |  | 1.5 |  | 1.5 | mA |
| Negative Supply Current | I- |  |  | 1 | -0.4 | -1 |  | -1 |  |  |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for 'DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. $\Delta r_{\text {DS (ON) }}$ is guaranteed to be within $\pm 5 \%$ switch-to-switch within a package (not a tested parameter).
f. Signal on $S_{x}, D_{x}, \overline{W R}, \mathbb{N}_{\times}$exceeding $V+$ or $V$ - will be clamped by internal diodes. Limit forward diode current to maximum current ratings.


FUNCTIONAL SCHEMATIC (Single Channel Shown)


Switch output waveform shown for $V_{S}=$ constant with logic input waveform as shown. Note that $V_{S}$ may be + or - as per switching time test circuit. $V_{0}$ is the steady state output with switch ON. Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.


LOGIC "O" = SWITCH ON

$V_{\text {OUT }}=V_{S} \frac{R_{L}}{R_{L}+r_{\text {DS(ON })}} \quad \begin{aligned} & (\text { REPEAT TEST FOR } \\ & \left.\left.\operatorname{IN}_{2}, N_{3} \text { AND IN }\right)_{4}\right)\end{aligned}$

Figure 1

## $\overline{\bar{W} R}$ SWITCHING TIME TEST CIRCUIT



Figure 2
$\overline{\overline{W R}}$ SETUP CONDITIONS


| PARAMETER |  | MIN LIMIT | UNIT |
| :--- | :---: | :---: | :---: |
| Write Pulse Width | $\mathrm{t}_{\mathrm{WW}}$ | 230 |  |
| Data Valid to Write | $\mathrm{t}_{\mathrm{DW}}$ | 180 |  |
| Data Valld After Write | $\mathrm{t}_{\mathrm{WD}}$ | 30 |  |

Figure 3

$\Delta V_{0}=$ measured voltage error due to charge injection. The error voltage in coulombs is $\Delta Q=C_{L} \times \Delta V_{O}$.


Siliconix
incorporated


| V+ <br> Positive Supply Voltage <br> (V) | VNegative Supply Voltage <br> (V) | GND <br> (V) | $\overline{W R}$ <br> (V) | Input <br> Logic Voltage <br> (V) | Analog Signal Range <br> (V) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | -15 | 0 | 0.8/2.4 | 0.8/2.4 | $\pm 15$ |
| 20 | -20 | 0 | 0.8/2.4 | 0.8/2.4 | $\pm 20$ |
| 10 | -10 | 0 | 0.8/2.4 | 0.8/2.4 | $\pm 10$ |
| 10 | -5 | 0 | 0.8/2.4 | 0.8/2.4 | +10/-5 |


| $I N_{1}$ | $I N_{2}$ | $I N_{3}$ | $I N_{4}$ | $\overline{W R} *$ | ON Switch |
| :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | 0 | All |
| 1 | 1 | 1 | 1 | 0 | None |
| 0 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 | 2 |
| 1 | 1 | 0 | 1 | 0 | 3 |
| 1 | 1 | 1 | 0 | 0 | 4 |


| $\overline{\mathrm{WR}}$ | $\mathrm{IN}_{1}$ | $\mathrm{IN}_{2}$ | $\mathrm{IN}_{3}$ | $\mathrm{IN}_{4}$ | Gain |
| :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 1 | 1 | 1 | 0.1 |
| 0 | 1 | 0 | 1 | 1 | 0.01 |
| 0 | 1 | 1 | 0 | 1 | 0.001 |
| 0 | 1 | 1 | 1 | 0 | 0.0001 |

* $\overline{W R}$ may be held at "0" for temporary operation similar to DG201A's. With $\overline{W R}$ at " 0 " SW1 will remain ON as long as " $\mathrm{N}_{1}$ " is held at " 0 ".


Figure 4. $\mu \mathrm{P}$ Controlled Analog Signal Attenuator

The TL081 is used as unity gain buffer while DG221 selected voltage divider provides attenuation.

# Monolithic General Purpose CMOS Analog Switch 

## FEATURES

- PLUS-40 Process
- Make-Before-Break Operation
- Full Rail-to-Rail Analog Signal Range
- True TTL Compatibility


## BENEFITS

- Reduced Power Supply Considerations
- Reduced Switching Noise
- Reduced Need for Buffers
- Pull-Up Resistors Not Required


## APPLICATIONS

- Programmable Gain Amplifiers
- Analog Multiplexing
- Servo Control Systems


## DESCRIPTION

The DG243 is a monolithic dual SPDT analog switch designed for general switching applications in communication, instrumentation, and process control systems. Featuring make-before-break action, the DG243 can be used in closed loop systems to switch gain or bandwidth networks without opening the loop.

The DG243 is designed on the Siliconix PLUS-40 CMOS process to combine low power dissipation

## PIN CONFIGURATION

with a high breakdown voltage rating of 40 V . An epitaxial layer prevents latchup.

Each switch conducts equally well in both directions when ON, and blocks up to 30 Volts peak-to-peak when OFF. ON resistance is fairly flat over the full $\pm 15 \mathrm{~V}$ analog signal range.

Packaging for this device includes a 16-pin CerDIP and plastic options. Performance grades include military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) and commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ) temperature ranges.

## FUNCTIONAL BLOCK DIAGRAM

Dual-In-Line Package


Order Numbers:
CerDIP: DG243AK, DG243AK/883
Plastic: DG243CK, DG243CJ


Two SPST Switches per Package*
Truth Table

| LOGIC | SW1 <br> SW2 | SW3 <br> SW4 |
| :---: | :---: | :---: |
|  | OFF | ON |
| 1 | ON | OFF |

Logic " ${ }^{\prime \prime} 0^{n} \leq 0.8 \mathrm{~V}$
Logic " $1^{n} \leq 2.0 \mathrm{~V}$

[^1]ABSOLUTE MAXIMUM RATINGS
Voltages referenced to V -
V+ ..... 44 V
$V_{L}$ (GND -0.3 V) to 44 V
GND ..... 25 V
Digital inputs ${ }^{\mathrm{a}} \mathrm{V}_{\mathrm{S}}, \mathrm{V}_{\mathrm{D}}$

$\qquad$
$\ldots . . ..)^{-2} V$ to $(V++2 V)$ or
30 mA , whichever occurs first
Current, Any Terminal Except S or D ..... 30 mA
Continuous Current, S or D 30 mA
Peak Current, S or D(Pulsed at $1 \mathrm{~ms}, 10 \%$ duty cycle max)100 mA
Storage Temperature (A Suffix) ..... -65 to $150^{\circ} \mathrm{C}$
(C Suffix) ..... -65 to $125^{\circ} \mathrm{C}$
Operating Temperature (A Suffix) -55 to $125^{\circ} \mathrm{C}$
(C Suffix) 0 to $70^{\circ} \mathrm{C}$
Power Dissipation*
16-Pin CerDIP** 900 mW
16-Pin Plastic DIP*** ..... 450 mW

* All leads soldered or welded to PC board.
** Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
*** Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions <br> Unless Otherwise Specified: $\begin{gathered} \mathrm{V}_{+}=+15 \mathrm{~V} \\ \mathrm{~V}=-15 \mathrm{~V} \\ \mathrm{GND}^{2}=0 \\ \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125, \\ & 3=-55, \end{aligned}$ | $35,70^{\circ} \mathrm{C}$ <br> $-0^{\circ} \mathrm{C}$ | $\begin{array}{r} \text { A } \\ \text { SUF } \\ -55 \text { to } \end{array}$ | FIX <br> $125^{\circ} \mathrm{C}$ | $\begin{gathered} \mathrm{SuF} \\ \text { Sto } \\ 0 \text { to } \end{gathered}$ | $\begin{aligned} & =\mathrm{FIX} \\ & 70^{\circ} \mathrm{C} \end{aligned}$ |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {analog }}$ |  | 1,2,3 |  | -15 | 15 | -15 | 15 | V |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS(ON) }}$ | $\begin{aligned} & V_{D}= \pm 10 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{S}}=10 \mathrm{~mA} \end{aligned}$ | 1,3 2 | 30 |  | 50 |  | 50 75 | $\Omega$ |
| Source OFF <br> Leakage Current | $\mathrm{I}_{\text {S(OFF) }}$ | $\begin{gathered} V_{S}=14 \mathrm{~V} \\ V_{D}=-14 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.2 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | 1 100 | nA |
|  |  | $\begin{aligned} & V_{S}=-14 \mathrm{~V} \\ & V_{D}=14 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | -0.3 | $\begin{gathered} -1 \\ -100 \end{gathered}$ |  | $\begin{gathered} -1 \\ -100 \end{gathered}$ |  |  |
| Drain OFF <br> Leakage Current | ID(OFF) | $\begin{aligned} & V_{S}=-14 \mathrm{~V} \\ & V_{D}=14 \mathrm{~V} \end{aligned}$ | 1 2 | 0.17 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | 1 100 |  |
|  |  | $\begin{aligned} & V_{S}=14 \mathrm{~V} \\ & V_{D}=-14 \mathrm{~V} \end{aligned}$ | 1 | -0.35 | $\begin{gathered} -1 \\ -100 \end{gathered}$ |  | $\begin{gathered} -1 \\ -100 \end{gathered}$ |  |  |
| Drain ON Leakage Current | ${ }^{\text {I }}$ (ON) | $\mathrm{V}_{S}=\mathrm{V}_{\mathrm{D}}=14 \mathrm{~V}$ | 1 2 | 0.05 |  | $\begin{gathered} 2 \\ 200 \end{gathered}$ |  | $\begin{gathered} 2 \\ 200 \end{gathered}$ |  |
|  |  | $V_{S}=V_{D}=-14 \mathrm{~V}$ | 1 2 | -0.04 | $\begin{gathered} -2 \\ -200 \end{gathered}$ |  | $\begin{gathered} -2 \\ -200 \end{gathered}$ |  |  |
| INPUT |  |  |  |  |  |  |  |  |  |
| Input Current with Input Voltage HIGH | $\mathrm{I}_{\text {INH }}$ | $\mathrm{V}_{\mathbb{I N}}=2.0 \mathrm{~V}$ | 1 2 | -0.01 | $\begin{aligned} & -1 \\ & -1 \end{aligned}$ | 1 1 | $\begin{aligned} & -1 \\ & -1 \end{aligned}$ | 1 1 | $\mu \mathrm{A}$ |
| Input Current with Input Voltage LOW | $\mathrm{I}_{\text {INL }}$ | $\mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}$ | 1 | -0.005 | -1 -1 | 1 | -1 -1 | 1 |  |

Siliconix incorporated

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} V_{+}=+15 \mathrm{~V} \\ \mathrm{~V}-=-15 \mathrm{~V} \\ \mathrm{GND}=0 \\ \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,0^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{aligned} & \text { C } \\ & \text { SUFFIX } \\ & 0 \text { to } 70^{\circ} \mathrm{C} \end{aligned}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{6}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |


| DYNAMIC |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Turn-ON Time | ${ }^{\text {ton }}$ | See Switching Time Test Circuit | 1 | 250 | 500 | 700 | ns |
| Turn-OFF Time | ${ }^{\text {t OFF }}$ |  | 1 | 390 | 1000 | 1200 |  |
| Charge Injection | Q | $\begin{gathered} C_{L}=1000 \mathrm{pF}, V_{\text {gen }}=0 \mathrm{~V} \\ R_{\text {gen }}=0 \Omega \end{gathered}$ | 1 | 60 |  |  | pC |
| Source-OFF Capacitance | $\mathrm{C}_{\text {S(OFF) }}$ | $\begin{gathered} V_{D}=V_{S}=0 \mathrm{~V} \\ V_{\mathbb{I N}}=0 \mathrm{~V} \\ f=1 \mathrm{MHz} \end{gathered}$ | 1 | 15 |  |  | pF |
| Drain-OFF Capacitance | $C_{\text {D (OFF) }}$ |  | 1 | 17 |  |  |  |
| Channel ON Capacitance | $\begin{gathered} C_{D(O N)}+ \\ C_{S(O N)} \end{gathered}$ |  | 1 | 45 |  |  |  |
| OFF Isolation ${ }^{\text {e }}$ |  | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{z}_{\mathrm{L}}=75 \Omega$ | 1 | 75 |  |  | dB |
| Crosstalk (Channel-to-Channel) |  | $V_{S}=2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ | 1 | 89 |  |  |  |

## SUPPLY

| Positive Supply Current | $1+$ | All Channels ON or OFF | 1 | 180 |  | 300 |  | 300 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Negative Supply Current | I- |  | 1 | -150 | -300 |  | -300 |  |  |
| Logic Supply Current | $I_{L}$ |  | 1 | 100 |  | 300 |  | 300 |  |
| Ground Supply Current | 1 GND |  | 1 | -140 | -300 |  | -300 |  |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. $\mathrm{V}_{\mathrm{IN}}=$ input voltage to perform proper function.

For Logic " 1 " $-\mathrm{V}_{\text {INH }}=2.0 \mathrm{~V}$
For Logic " 0 " $-\mathrm{V}_{\text {INL }}=0.8 \mathrm{~V}$


## SWITCHING TIME TEST CIRCUIT

Switch output waveform shown for $V_{S}=$ constant with logic input waveform as shown. Note that $V_{S}$ may be + or - as per switching time test circuit. Vo is the steady state output with switch ON. Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.


## CHARGE INJECTION TEST CIRCUIT


$\Delta V_{0}=$ measured voltage error due to charge injection. The charge injection in coulombs is $\Delta Q=C_{L} \times \Delta V_{O}$.


## APPLICATIONS

The make-before-break operation of the DG243 provides simple transient suppression in these two important applications.
Figure 1 shows a minimum amount of glitching during changes of gain states. The relatively low

impedance of the gain setting resistors $10 \mathrm{k}, 1 \mathrm{k} \Omega$, $100 \Omega$ shunt the injected charge to ground minimizing transient effects occurring at the inverting input of the op amp. Consequently, these transients are not amplified to VOUT.


Figure 1. Improving Transient Response in Programmable Gain Amplifiers. "Getting Rid of Glitches".

Figure 2 takes advantage of the make-before-break operation of the DG243 by shorting transition current to real ground instead of virtual ground. The
best results are obtained by selecting an op amp with the proper offset voltage specification.


Figure 2. Minimizing Glltches in Audio Switching

# High-Speed Quad Monolithic SPST CMOS Analog Switch 

## FEATURES

- Fast Switching
ton, toff < 60 ns
- Charge Injection < 9 pC
- ${ }^{\text {r DS }}(O N)<50 \Omega$
- TTL Compatib!e


## BENEFITS

- Faster System Operation
- Reduced Switching Glitches
- Low Impedance Operation


## APPLICATIONS

- High Speed Switching
- Sample/Hold
- Digital Filters
- Op Amp Gain Switching
- Disk Drives


## DESCRIPTION

The DG271 high speed quad single-pole single-throw analog switch is intended for applications that require low ON resistance (rDS(ON) < $50 \Omega$ ), low leakage currents (IS(ON) $<1 \mathrm{nA}$ ), and fast switching speeds ( $\mathrm{t} \mathrm{ON}<60 \mathrm{~ns}$ ).

Built on Siliconix' proprietary high voltage silicon gate process to achieve superior ON/OFF performance, each switch conducts equally well in
both directions when ON, and blocks up to 30 volts peak-to-peak when OFF. An epitaxial layer prevents latchup.

Packaging for this device includes the 20-pin LCC, 16-pin CerDIP, plastic DIP, and small outline options. Performance grades include military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ), commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ), and both industrial, B and D suffixes ( -25 , -40 to $85^{\circ} \mathrm{C}$ ) temperature ranges.

## PIN CONFIGURATION

Dual-In-Line Package



Four SPST Switches per Package*

| LOGIC | SWITCH |
| :---: | :---: |
| 0 | ON |
| 1 | OFF |

Logic " 0 " $\leq 0.8 \mathrm{~V}$
Logic "1" $\geq 2.0 \mathrm{~V}$
*Switches Shown for Logic "1" Input

## ABSOLUTE MAXIMUM RATINGS




ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & V_{+}=+15 \mathrm{~V} \\ & \mathrm{~V}-=-15 \mathrm{~V} \\ & \text { GND }=0 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-40,-25,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | B,C,D <br> SUFFIX <br> 0 to $70^{\circ} \mathrm{C}$ <br> -25 to $85^{\circ} \mathrm{C}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## SWITCH

| Analog Signal Range ${ }^{\text {c }}$ | $\mathrm{V}_{\text {ANALOG }}$ |  |  | 1,2,3 |  | -15 | 15 | -15 | 15 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Draln-Source ON Resistance | $\mathrm{r}_{\mathrm{DS}}(\mathrm{ON})$ | $\begin{gathered} I_{\mathrm{s}}=1 \mathrm{~mA}, V_{\mathbb{N}}=0.8 \mathrm{~V} \\ V_{D}= \pm 10 \mathrm{~V} \end{gathered}$ |  | $\underset{2,3}{1}$ | 32 |  | $\begin{aligned} & 50 \\ & 75 \end{aligned}$ |  | 50 75 | $\Omega$ |
| Source OFF Leakage Current | Is(off) | $\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ | $\begin{gathered} V_{S}=14 \mathrm{~V} \\ V_{D}=-14 \mathrm{~V} \end{gathered}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 0.05 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ | nA |
|  |  |  | $\begin{aligned} & V_{S}=-14 \mathrm{~V} \\ & V_{D}=14 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 0.05 | $\begin{gathered} -1 \\ -100 \end{gathered}$ |  | $\begin{gathered} -1 \\ -100 \end{gathered}$ |  |  |
| Drain OFF <br> Leakage Current | $I_{\text {D ( OFF }}$ |  | $\begin{gathered} V_{D}=14 \mathrm{~V} \\ V_{S}=-14 \mathrm{~V} \end{gathered}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 0.05 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  |
|  |  |  | $\begin{aligned} & V_{D}=-14 \mathrm{~V} \\ & V_{S}=14 \mathrm{~V} \end{aligned}$ | ${ }_{2,3}^{1}$ | 0.05 | $\begin{gathered} -1 \\ -100 \end{gathered}$ |  | $\begin{gathered} -1 \\ -100 \end{gathered}$ |  |  |
| Channel ON Leakage Current | $\begin{aligned} & \mathrm{I}_{\mathrm{D}(\mathrm{ON})}+ \\ & \mathrm{I}_{\mathrm{S}(\mathrm{ON})} \end{aligned}$ | $\mathrm{V}_{1 \mathrm{~N}}=0.8 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=14 \mathrm{~V}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 0.05 |  | $\begin{gathered} 1 \\ 200 \end{gathered}$ |  | $\begin{gathered} 1 \\ 200 \end{gathered}$ |  |
|  |  |  | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=-14 \mathrm{~V}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 0.05 | $\begin{gathered} -1 \\ -200 \end{gathered}$ |  | -1 -200 |  |  |

INPUT

| Input Current with Input Voltage HIGH | $\mathrm{I}_{\text {INH }}$ | $\mathrm{V}_{\mathbb{N}}=2.0 \mathrm{~V}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 0.010 | $\begin{gathered} -1 \\ -10 \end{gathered}$ |  | -1 -10 |  | $\mu A$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\mathbb{N}}=15 \mathrm{~V}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 0.010 |  | $\begin{gathered} 1 \\ 10 \end{gathered}$ |  | 1 10 |  |
| Input Current with Input Voltage LOW | $\mathrm{I}_{\text {INL }}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 2,3 | 0.010 | -1 -10 |  | -1 -10 |  |  |

DYNAMIC

| Turn-ON Time | ${ }^{\text {ton }}$ | See Switching Time Test Circuit | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 50 |  | 60 75 |  | 60 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Turn-OFF Time | ${ }^{\text {tofF }}$ |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 45 |  | $\begin{aligned} & 60 \\ & 75 \end{aligned}$ |  | $\begin{aligned} & 60 \\ & 75 \end{aligned}$ |  |
| Charge Injection | Q | $\begin{gathered} C_{L}=1000 \mathrm{pF}, V_{\text {gen }}=0 \mathrm{~V} \\ R_{\text {gen }}=0 \Omega \end{gathered}$ | 1 | 9 |  |  |  |  | pC |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | All Channels ON or OFF | 12,3 | 4.3 |  | $\begin{gathered} 7.5 \\ 11 \end{gathered}$ |  | $7.5$ | mA |
| Negative Supply Current | 1- |  | 12,3 | -3.4 | $\begin{gathered} -6 \\ -10 \end{gathered}$ |  | -6 -10 |  |  |

Siliconix
incorporated
DG271
ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebralc convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not sublect to production test.
d. Typlcal values are for 'DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. $\mathrm{V}_{\text {IN }}=$ input voltage to perform proper function.

For Logic "1" $-\mathrm{V}_{\text {INH }}=2.0 \mathrm{~V}$
For Logic " 0 " $-\mathrm{V}_{\mathbb{I N L}}=0.8 \mathrm{~V}$

## DIE TOPOGRAPHY



## TYPICAL CHARACTERSITICS




Siliconix incorporated



## SWITCHING TIME TEST CIRCUIT

Switch output waveform shown for $V_{S}=$ constant with logic input waveform as shown. Note that $V_{S}$ may be + or - as per switching time test circuit. $V_{0}$ is the steady state output with switch ON. Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.


## BURN-IN CIRCUIT



Note: All Resistors are $10 \mathrm{k} \Omega$ unless otherwise specifled


Note: LCC package uses same circult and conditions as the DIP

Siliconix
incorporated

# DG300A/301A/302A/303A CMOS Analog Switches 

## FEATURES

- Analog Signal Range $\pm 15 \mathrm{~V}$
- Fast Switching (<250 ns)
- Low rds(on) (<50 $\Omega$ )
- Single Supply Operation
- Latchproof CMOS


## BENEFITS

- Full Rail to Rail Analog Signal Range
- Low Signal Error
- Low Power Dissipation


## APPLICATIONS

- Low Level Switching Circuits
- Programmable Gain Amplifiers
- Portable and Battery Operated Circuits


## DESCRIPTION

The DG300A-DG303A family of monolithic CMOS switches feature three switch configuration options (SPST, SPDT, and DPST) for precisior, applications in communications, instrumentation and process control, where low leakage switching combined with low power consumption are required.

Designed on the Siliconix PLUS-40 CMOS process, these switches are latch proof, and are designed to block up to 30 Volts peak-to-peak when OFF. An epitaxial layer prevents latchup.

In the ON condition the switches conduct equally well in both directions (with no offset voltage) and minimize error conditions with their fairly flat ON resistance.

Featuring low power consumption (a few mW) these switches are ideal for battery powered applications, without sacrificing switching speed. Designed for break-before-make switching action, these devices are quasi THE and CMOS compatible. Single supply operation is allowed by connecting the $\forall$ - rail to 0 volts.

Package options for this series include 14-pin CerDIP and plastic DIP. Performance grades include the military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ), commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ), and industrial, B suffix ( -25 to $85^{\circ} \mathrm{C}$ ) temperature ranges. Additionally, the DG300A and DG301A are available in 10 -pin metal cans, while the DG301A and DG303A are available in 20 -pin LCC packages.

## FUNCTIONAL BLOCK DIAGRAM



DG300AAA, DG300AAA/883 DG300ABA, DG300ACA

Dual-In-Line Package


CerDIP: DG300AAK, DG300AAK/883 DG300ABK, DG300ACK
Plastic: DG300ACJ


Two SPST Switches per Package*

| LOGIC | SWITCH |
| :---: | :---: |
| 0 | OFF |
| 1 | ON |

Logic " 0 " $\leq 0.8 \mathrm{~V}$
Logic "1" $\geq 4.0 \mathrm{~V}$
Switches Shown for Logic "1" Input

## PIN CONFIGURATION (Cont'd) <br> FUNCTIONAL BLOCK DIAGRAM (Cont'd)

Metal Can Package
Top Vlew
$\mathrm{V}+$ (SUBSTRATE \& CASE)


Order Numbers:
DG301AAA, DG301AAA/883 DG301ABA, DG301ACA

Dual-In-Line Package


Order Numbers:
CerDIP: DG301AAK, DG301AAK/883
DG301ACK, DG301ABK
Plastic: DG301ACJ

LCC Package
Order Number:
DG301AAZ/883


One SPDT Switch per Package*

| TRUTH TABLE** |  |
| :---: | :---: | :---: |
| LOGIC SW1 SW2 <br> 0 OFF ON <br> 1 ON OFF |  |



CerDIP: DG302AAK, DG302AAK/883 DG302ABK, DG302ACK
Plastic: DG302ACJ

TRUTH TABLE**

| LOGIC | SWITCH |
| :---: | :---: |
| 0 | OFF |
| 1 | ON |



| TRUTH TABLE** |  |
| :---: | :---: |
| LOGIC | SWITCH |
| 0 | OFF |
| 1 | ON |

Two SPDT Switches per Package*

| TRUTH TABLE** |  |  |
| :---: | :---: | :---: |
| LOGIC | SW1 <br> SW2 | SW3 <br> SW4 |
| 0 | OFF | ON |
| 1 | ON | OFF |

[^2]Siliconix
incorporated

## DG300A/301A/302A/303A

ABSOLUTE MAXIMUM RATINGS

| Voltages Referenced to V- | Operating Temperature (A Suffix) . . . . . . . . -55 to $125^{\circ} \mathrm{C}$ |
| :---: | :---: |
|  | (B Suffix) . . . . . . . . . 25 to $85^{\circ} \mathrm{C}$ |
| V | (C Suffix) ............ 0 to $70^{\circ} \mathrm{C}$ |
| GND ............................................. 25 V | Power Dissipation* |
|  |  |
| Digital Inputs, $V_{S}, V_{D}$......... (V-) $-2 V$ to $(V+)+2 V$ or .......................... 30 mA , whichever occurs first. | 14-Pin CerDIP (K)** ............................ . . 825 mW 10-Pin Metal Can (A)*** |
| Current, Any Terminal Except S or D ............ . 30 mA | 14-PIn Plastic DIP (J)**** ..................... 470 mW |
| Continuous Current, S or D ............................ 30 mA (Pulsed at $1 \mathrm{~ms}, 10 \%$ duty cycle max) ........ 100 mA | * Device mounted with all leads soldered or welded to |
| Storage Temperature (A \& B Suffix) ....... . 65 to $150^{\circ} \mathrm{C}$ (C Sufflx) ............. -65 to $125^{\circ} \mathrm{C}$ | $* *$ PC board. <br> $* * *$ Derate $11 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$. <br> $* * * *$ Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$. <br> $* * *$ Derate $6.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$. |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise SpecIfed:$\begin{aligned} & V+=15 \mathrm{~V} \\ & \mathrm{~V}-=-15 \mathrm{~V} \\ & \text { GND }=0 \mathrm{~V} \end{aligned}$ |  | LIMITS |  |  |  |  |  | UNIT |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-25,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\stackrel{B, C}{\text { SUFFIX }}$ |  |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {analog }}$ |  |  | 1,2,3 |  | -15 | 15 | -15 | 15 | V |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS (ON) }}$ | $V_{\mathbb{N}}=0.8 \mathrm{~V}$ <br> or $V_{\mathbb{N}}=4.0 \mathrm{~V}$ | $V_{D}=10 \mathrm{~V}$ $\mathrm{I}_{S}=-10 \mathrm{~mA}$ | 1,3 2 | 30 |  | 50 75 |  | 50 75 | $\Omega$ |
|  |  |  | $\begin{aligned} & V_{D}=-10 \mathrm{~V} \\ & I_{S}=10 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 30 |  | 50 75 |  | 50 75 |  |
| Source OFF Leakage Current | $I_{\text {S (OFF) }}$ |  | $\begin{aligned} V_{S} & =14 \mathrm{~V} \\ V_{D} & =-14 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.1 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ | $n \mathrm{n}$ |
|  |  |  | $V_{S}=-14 \mathrm{~V}$ $V_{D}=14 \mathrm{~V}$ | 1 | -0.1 | $\begin{gathered} -1 \\ -100 \end{gathered}$ |  | -5 -100 |  |  |
| Drain OFF <br> Leakage Current | $I_{\text {d (OFF) }}$ |  | $\begin{gathered} V_{D}=14 \mathrm{~V} \\ V_{S}=-14 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.1 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ |  |
|  |  |  | $V_{D}=-14 \mathrm{~V}$ $V_{S}=14 \mathrm{~V}$ | 1 | -0.1 | $\begin{gathered} -1 \\ -100 \end{gathered}$ |  | -5 -100 |  |  |
| Drain ON <br> Leakage Current | $I_{\text {d(ON }}$ |  | $V_{D}=V_{S}=14 \mathrm{~V}$ | 1 | 0.1 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ |  |
|  |  |  | $V_{D}=V_{S}=-14 \mathrm{~V}$ | 1 2 | -0.1 | $\begin{gathered} -2 \\ -200 \end{gathered}$ |  | -5 <br> -200 |  |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |
| Input Current with Input Voltage HIGH | $\mathrm{I}_{\text {INH }}$ |  | $=5 \mathrm{~V}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | -0.001 | $\begin{aligned} & -1 \\ & -1 \end{aligned}$ |  | -1 |  | $\mu \mathrm{A}$ |
|  |  |  | $=15 \mathrm{~V}$ | $\stackrel{1}{2,3}$ | 0.001 |  | 1 |  | 1 |  |
| Input Current with Input Voltage LOW | $\mathrm{I}_{\text {INL }}$ | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ |  | 2, ${ }^{1}$ | -0.001 | $\begin{aligned} & -1 \\ & -1 \end{aligned}$ |  | -1 |  |  |

## ELECTRICAL CHARACTERISTICS ${ }^{a}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & \mathrm{V}_{+}=15 \mathrm{~V} \\ & \mathrm{~V}=-15 \mathrm{~V} \\ & \text { GND }=0 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-25,0^{\circ} \mathrm{C} \end{aligned}$ |  |  |  | $\begin{aligned} & \text { B, C } \\ & \text { SUFFIX } \end{aligned}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

DYNAMIC

| Turn-ON Time | ${ }^{\text {ton }}$ | See Switching Time Test Circuit |  | 1 | 150 | 300 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Turn-OFF Time | ${ }^{\text {t OFF }}$ |  |  | 1 | 130 | 250 |
| Break-Before-Make Interval | $\mathrm{ton}^{-1} \mathrm{taFF}$ | See Break-Before-Make Test Time Circuit DG301A/303A ONLY |  | 1 | 50 |  |
| Charge Injection | Q | $\begin{gathered} C_{L}=1 \mathrm{nF}, R_{\text {gen }}=0 \Omega \\ V_{\text {gen }}=0 \mathrm{~V} \end{gathered}$ |  | 1 | 3 |  |
| Source-OFF Capacitance | $\mathrm{C}_{\text {S(OFF) }}$ | $\begin{aligned} & \mathrm{V}_{\mathbb{N}}=0.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=4.0 \mathrm{~V} \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ | $V_{S}=0 \mathrm{~V}$ | 1 | 14 |  |
| Drain-OFF Capacitance | $C_{\text {D(OFF) }}$ |  | $V_{D}=0 \mathrm{~V}$ | 1 | 14 |  |
| Channel-ON Capacitance | $\begin{aligned} & C_{D(O N)}+ \\ & C_{S(O N)} \end{aligned}$ |  | $\mathrm{V}_{S}=\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}$ | 1 | 40 |  |
| Input Capacitance | $C_{\text {in }}$ | $f=1 \mathrm{MHz}$ | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ | 1 | 6 |  |
|  |  |  | $\mathrm{V}_{\mathrm{IN}}=15 \mathrm{~V}$ | 1 | 7 |  |
| OFF Isolation |  | $\begin{aligned} & V_{\mathbb{N}}=0 \mathrm{~V} \\ & R_{\mathrm{L}}=1 \mathrm{k} \Omega \\ & V_{\mathrm{S}}=1 \mathrm{~V}_{\mathrm{rms}} \\ & \mathrm{f}=500 \mathrm{kHz} \end{aligned}$ |  | 1 | 62 |  |
| Crosstalk <br> (Channel-to-Channel) |  |  |  | 1 | 74 |  |

SUPPLY

| Positive Supply Current | $1+$ | $\begin{aligned} & \mathrm{V}_{\mathbb{N}}=4.0 \mathrm{~V} \text { (Ane Input) } \\ & (\text { All Others }=0 \mathrm{~V}) \end{aligned}$ | 1,2 3 | 0.23 |  | 0.5 1 |  | 1.0 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Negative Supply Current | I- |  | 1,3 2 | -0.001 | $\begin{gathered} -10 \\ -100 \end{gathered}$ |  | -100 |  | $\mu \mathrm{A}$ |
| Positive Supply Current | $1+$ | $\mathrm{V}_{\mathbb{N}}=0.8 \mathrm{~V}$ (All Inputs) | 1,3 2 | 0.001 |  | $\begin{gathered} 10 \\ 100 \end{gathered}$ |  | 100 |  |
| Negative Supply Current | I- |  | 1,3 2 | -0.001 | $\begin{gathered} -10 \\ -100 \end{gathered}$ |  | -100 |  |  |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. Signals on $S_{x}, D_{x}$, or $\mathbb{I N}_{x}$ exceeding $V+$ or $V$ - will be clamped by internal.diodes. Limit diode forward current to maximum
f. OFF isolation : $20 \log \frac{V_{S}}{V_{D}} . \quad V_{S}=$ input to OFF switch, $V_{D}=$ Output.

Siliconix



## DIE TOPOGRAPHY (Cont'd)






Input Switching Threshold vs. Positive Supply Voltage



Switching Time and Break-Before-Make Time vs. Positive Supply Voltage






Siliconix
incorporated
DG300A/301A/302A/303A
TYPICAL CHARACTERSITICS (Cont'd)




SCHEMATIC DIAGRAM (Typical Channel)


break-before-Make time Test Circuit spdt (DG301A, DG303A)


## SWITCHING TIME TEST CIRCUIT



## APPLICATION HINTS

| V+ Positive Supply Voltage <br> (V) | VNegative Supply Voltage <br> (V) | GND <br> Voltage <br> (V) | $\mathrm{V}_{\mathrm{IN}}$ <br> Logic Input Voltage $\mathrm{V}_{\text {INH }} \mathrm{Min} /$ $\mathrm{V}_{\text {INL }}$ Max <br> (V) | $v_{s}$ Analog Voltage Range (V) |
| :---: | :---: | :---: | :---: | :---: |
| 15 | -15 | 0 | 4/0.8 | -15 to 15 |
| 20 | -20 | 0 | 4/0.8 | -20 to 20 |
| 15 | 0 | 0 | 4/0.8 | 0 to 15 |

The DG300A series of analog switches will switch positive analog signals while using a single positive supply. This facilitates their use in applications where only one supply is available. The trade-offs of using single supplies are: 1) Increased rDS(ON); 2) slower switching speed. Typical curves for design aid are given in the figures below. The analog voltage should not go above or below the supply voltages which in single operation are $\mathrm{V}_{+}$ and 0 V .



$R_{\text {SET }}$ programs L144 power dissipation, gain-bandwidth product.
Refer to AN73-6 and the L144 data sheet.
Voltage gain of the instrumentation amplifier is :
$A_{V}=1+\frac{2 R_{2}}{R_{1}}$ (In the circuit shown, $A_{V 1}=10.4, A_{V 2}=101$ )
Low Power Instrumentation Amplifier with Digitally Selectable Inputs and Gain

Siliconix
incorporated

## FEATURES

- $\pm 22$ Volt Input Range
- $10 \Omega$ Max $\Delta r_{\text {DS }}(O N)$ Any Combination Of Switches
- 0.5 nA Max At $25^{\circ} \mathrm{C}$, $\pm 15 \mathrm{~V}$
- Tested $\Delta$ ton and $\Delta$ toff $<50 \mathrm{~ns}$
- Pin Compatible with DG303A


## BENEFITS

- Fully Tested Around $\pm 10.8, \pm 16.5$ And $\pm 22 \vee$ Supplies
- Increased Signal Range
- Reduced Switching Errors
- Better Channel-to-Channel Matching
- Simplifies Worst Case Analysis
- Simplifies Upgrades


## APPLICATIONS

- Precision Data Acquisition
- Automatic Test Equipment
- Precision Instrumentation
- Radar Systems


## DESCRIPTION

The DGP303A is a precision dual single-pole double-throw analog switch designed for critical applications requiring improved performance over that obtainable with the popular DG303A. Produced on an enhanced proprietary high voltage process, the DGP303A has been fully specified with input analog signals to $\pm 22 \mathrm{~V}$, making it an ideal choice for high voltage applications or where the added margin of safety over traditional switches is of importance.

In addition to the low current leakage specifications,
rDS(ON), ton and tofF have been tested and guaranteed at various input voltages to assure worst-case error analysis. An epitaxial layer prevents latchup.

Packaging for this device includes the 14-pin CerDIP and plastic DIP options. Performance grades include military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) and industrial, D suffix ( -40 to $85^{\circ} \mathrm{C}$ ) temperature ranges. Customers interested in SO packaging should design-in the DG403DY.

PIN CONFIGURATION

## FUNCTION BLOCK DIAGRAM

Dual-In-Line Package



| Truth Table |  |  |
| :---: | :---: | :---: |
| LOGIC SWITCH 1,2 SWITCH 3,4 <br> 0 OFF ON <br> 1 ON OFF |  |  |


| Logic " 0 " $\leq 0.8 \mathrm{~V}$ |
| :--- |
| Logic " 1 " |

Siliconix
incorporated

## ABSOLUTE MAXIMUM RATINGS

GND25 V
Digital Inputs $V_{S}, V_{D}{ }^{1}$or 30 mA , whichever occurs firstContinuous Current (Any Terminal) . . . . . . . . . . . . . 30 mACurrent, S or D (Pulsed $1 \mathrm{~ms} 10 \%$ duty)-65 to $150^{\circ} \mathrm{C}$
(D Suffix) ..... -65 to $125^{\circ} \mathrm{C}$


## THE DGP FAMILY OF ANALOG SWITCHES AND MULTIPLEXERS

Siliconix has improved its high-voltage metal-gate CMOS process to allow for lower leakage, higher voltage and lower variation performance. Additionally, through dramatic improvements in automated testing technology, specifications and limits that were previously untestable are now 100\% tested and specified on the DGP303A data sheet.

The data sheet specification tables are in a new format as well. The format is that of a military drawing, where all specifications are $100 \%$ tested, eliminating any uncertainty about what is actually tested. Many parameters that were previously listed as "typical" or "guaranteed by design" are now $100 \%$ tested with minimum and maximum values, so that a worst case design can be realized.

The DGP303A also specified certain parameters that have never been seen on a DG303A standard product data sheet in min/max or typical form. An important example of this is the variation of the switching time over all channels, which is specified with a maximum of 50 ns . The variation of "ON" resistance is similarly specified and $100 \%$ tested to be less than $10 \Omega$ over six different drain voltage and source current conditions, over all four channels tested, resulting in 24 different readings.

This specification is necessary for determining the worst-case distortion and signal level variation due to differences in channel resistance and "ON" resistance modulation effects. Also note that $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ is measured at the lower extreme of the voltage operating level, (e.g. $\pm 13.5 \mathrm{~V}$ instead of $\pm 15 \mathrm{~V}$ ) where $\mathrm{rDS}_{\mathrm{DS}}(\mathrm{ON})$ is highest.

Leakage currents are specified and tested to new lower limits at both room temperature and over the full temperature range. For example, the industrial range devices' leakages have been reduced from 100 nA (over temp) on the DG303A to 5 nA (over temp) on the DGP version. Additionally, the leakages are specified at the extremes of the operating ranges (e.g. $\pm 16.5 \mathrm{~V}$ instead of $\pm 15 \mathrm{~V}$ ), where the leakages tend to be the highest. This is essential for designs where worst-case leakage must be well known, such as precision instruments and sample-and-hold amplifiers.

The operating range of the DGP303A, up to $\pm 22 \mathrm{~V}$ and down to $\pm 10.8 \mathrm{~V}$. This allows the switches to have guaranteed performance limits with power supplies as low as $\pm 12 \vee( \pm 10 \%), \pm 15 \vee( \pm 10 \%)$, and up to $\pm 20 \vee( \pm 10 \%)$.

Siliconix
incorporated
ELECTRICAL CHARACTERISTICS

|  |  | Test Conditions |
| :---: | :---: | :---: |
|  |  | Unless Otherwise Specified: <br>  <br>  <br>  <br>  <br> PARAMETER <br>  <br>  <br> SYMBOL <br> SYND $\mathrm{V}-=-15 \mathrm{~V}$ <br> GND $=0 \mathrm{~V}$ <br> $\mathrm{~V}_{\mathbb{N}}=2.4 \mathrm{~V}, 0.8 \mathrm{Ve}$ |


| LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{array}{r} \text { SU } \\ -55 \text { to } \end{array}$ | FIX $125^{\circ} \mathrm{C}$ | $\begin{array}{r} \text { SUP } \\ -40 \text { to } \end{array}$ | $\begin{aligned} & =F I X \\ & 85^{\circ} \mathrm{C} \end{aligned}$ |  |
| TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

SWITCH

| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {ANALOG }}$ |  |  | 1,2,3 |  | -15 | 15 | -15 | 15 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drain-Source ON Resistance | $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ | $\begin{aligned} & V_{+}=13.5 \mathrm{~V}, \mathrm{~V}-=-13.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{S}}=1 \mathrm{~mA}, V_{D}= \pm 10.0 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 30 |  | $\begin{aligned} & 50 \\ & 75 \end{aligned}$ |  | 50 75 | $\Omega$ |
|  |  | $\begin{gathered} \mathrm{V}_{+}=10.8 \mathrm{~V}, \mathrm{~V}-=10.8 \mathrm{~V} \\ \mathrm{I}_{\mathrm{S}}=1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}}= \pm 7.5 \mathrm{~V} \\ \mathrm{~V}_{\mathbb{N}}=0.4 \mathrm{~V} \\ \hline \end{gathered}$ |  | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 40 |  | $\begin{gathered} 75 \\ 100 \end{gathered}$ |  | $\begin{gathered} 75 \\ 100 \end{gathered}$ |  |
|  |  | $\begin{gathered} V_{+}=22 \mathrm{~V}, \mathrm{~V}-=-22 \mathrm{~V} \\ \mathrm{I}_{\mathrm{S}}=1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}}= \pm 15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 25 |  | 40 |  | 40 |  |
| Delta Drain-Source ON Resistance | $\stackrel{\Delta}{r_{\mathrm{DS}(\mathrm{ON})}}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{D}}=+5,0,-5 \mathrm{~V}, I_{\mathrm{S}}= \pm 1 \mathrm{~mA} \\ \mathrm{~V}_{\text {IN }}=0.8 \mathrm{~V} \\ \text { Worst Combination } \end{gathered}$ |  | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 3 |  | $\begin{aligned} & 10 \\ & 15 \end{aligned}$ |  | 10 15 |  |
| Channel ON Leakage Current | $\begin{aligned} & \mathrm{I}_{\mathrm{D}(\mathrm{ON})}{ }^{+} \\ & \mathrm{I}_{\mathrm{S}(\mathrm{ON})} \end{aligned}$ | $\left\|\begin{array}{l} V_{+}=16.5 \mathrm{~V} \\ \mathrm{~V}-=-16.5 \mathrm{~V} \end{array}\right\|$ | $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=15.5 \mathrm{~V}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.1 | $\begin{gathered} -0.5 \\ -60 \end{gathered}$ | $\begin{aligned} & 0.5 \\ & 60 \end{aligned}$ | $\begin{gathered} -0.5 \\ -6 \end{gathered}$ | 0.5 6 | nA |
|  |  |  | $\mathrm{V}_{S}=\mathrm{V}_{\mathrm{D}}=-15.5 \mathrm{~V}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.1 | $\begin{gathered} -0.5 \\ -60 \end{gathered}$ | $\begin{aligned} & 0.5 \\ & 60 \end{aligned}$ | $\begin{gathered} -0.5 \\ -6 \end{gathered}$ | 0.5 6 |  |
|  |  | $\left\lvert\, \begin{aligned} & V+=22 V \\ & V-=-22 V \end{aligned}\right.$ | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=21 \mathrm{~V}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.4 | $\begin{gathered} -2 \\ -200 \end{gathered}$ | $\stackrel{2}{200}$ | $\begin{gathered} -2 \\ -20 \end{gathered}$ | $\begin{gathered} 2 \\ 20 \end{gathered}$ |  |
|  |  |  | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=-21 \mathrm{~V}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.4 | $\begin{gathered} -2 \\ -200 \end{gathered}$ | $\stackrel{2}{200}$ | $\begin{gathered} -2 \\ -20 \end{gathered}$ | $\begin{gathered} 2 \\ 20 \end{gathered}$ |  |
| Source OFF <br> Leakage Current | $\mathrm{I}_{\text {S(OFF) }}$ | $\left\lvert\, \begin{aligned} & \mathrm{V}_{+}=13.5 \mathrm{~V} \\ & \mathrm{~V}-=-13.5 \mathrm{~V} \end{aligned}\right.$ | $\begin{aligned} & V_{D}=-12.5 \mathrm{~V} \\ & V_{S}=+12.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.1 | $\begin{gathered} -0.5 \\ -50 \end{gathered}$ | $\begin{aligned} & 0.5 \\ & 50 \end{aligned}$ | $\begin{gathered} -0.5 \\ -5 \end{gathered}$ | 0.5 5 |  |
|  |  |  | $\mathrm{V}_{\mathrm{D}}=+12.5 \mathrm{~V}$ $\mathrm{~V}_{\mathrm{S}}=-12.5 \mathrm{~V}$ | 1 | -0.1 | $\begin{gathered} -0.5 \\ -50 \end{gathered}$ | $\begin{aligned} & 0.5 \\ & 50 \end{aligned}$ | $\begin{gathered} -0.5 \\ -5 \end{gathered}$ | 0.5 5 |  |
|  |  | $\mathrm{V}+=16.5 \mathrm{~V}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{D}}=-15.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=+15.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.15 | $\begin{gathered} -0.5 \\ -50 \end{gathered}$ | $\begin{aligned} & 0.5 \\ & 50 \end{aligned}$ | $\begin{gathered} -0.5 \\ -5 \end{gathered}$ | 0.5 5 |  |
|  |  | $V-=-16.5 \mathrm{~V}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{D}}=+15.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=-15.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | -0.15 | $\begin{gathered} -0.5 \\ -50 \end{gathered}$ | $\begin{aligned} & 0.5 \\ & 50 \end{aligned}$ | $\begin{gathered} -0.5 \\ -5 \end{gathered}$ | $\begin{gathered} 0.5 \\ 5 \end{gathered}$ |  |
|  |  | = 22 V | $V_{D}=-21 \mathrm{~V}$ $\mathrm{~V}_{S}=+21 \mathrm{~V}$ | 1 | 0.2 | $\begin{gathered} -2 \\ -100 \end{gathered}$ | $\begin{gathered} 2 \\ 100 \end{gathered}$ | -2 | 2 |  |
|  |  | $\mathrm{V}-=-22 \mathrm{~V}$ | $\begin{aligned} & V_{D}=+21 \mathrm{~V} \\ & V_{S}=-21 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | -0.2 | $\begin{gathered} -2 \\ -100 \end{gathered}$ | $\begin{gathered} 2 \\ 100 \end{gathered}$ | $\begin{gathered} -2 \\ -10 \end{gathered}$ | $\begin{gathered} 2 \\ 10 \end{gathered}$ |  |
| Drain OFF <br> Leakage Current | ${ }^{\text {d (OFF) }}$ | $\left\lvert\, \begin{aligned} & \mathrm{V}+=13.5 \mathrm{~V} \\ & \mathrm{~V}-=-13.5 \mathrm{~V} \end{aligned}\right.$ | $\mathrm{V}_{\mathrm{D}}=-12.5 \mathrm{~V}$ $\mathrm{~V}_{\mathrm{S}}=+12.5 \mathrm{~V}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.1 | $\begin{gathered} -0.5 \\ -50 \end{gathered}$ | $\begin{aligned} & 0.5 \\ & 50 \end{aligned}$ | $\begin{gathered} -0.5 \\ -5 \end{gathered}$ | 0.5 5 |  |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{D}}=+12.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=-12.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | -0.1 | $\begin{gathered} -0.5 \\ -50 \end{gathered}$ | $\begin{aligned} & 0.5 \\ & 50 \end{aligned}$ | $\begin{gathered} -0.5 \\ -5 \end{gathered}$ | 0.5 5 |  |
|  |  | $\left\|\begin{array}{l} V_{+}=16.5 \mathrm{~V} \\ V_{-}=-16.5 \mathrm{~V} \end{array}\right\|$ | $\begin{aligned} & \mathrm{V}_{\mathrm{D}}=-15.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{s}}=+15.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.15 | $\begin{aligned} & -0.5 \\ & -50 \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 50 \end{aligned}$ | $\begin{gathered} -0.5 \\ -5 \end{gathered}$ | $\begin{gathered} 0.5 \\ 5 \end{gathered}$ |  |
|  |  |  | $\mathrm{V}_{\mathrm{D}}=+15.5 \mathrm{~V}$ $\mathrm{~V}_{\mathrm{S}}=-15.5 \mathrm{~V}$ | 1 | -0.15 | $\begin{gathered} -0.5 \\ -50 \end{gathered}$ | $\begin{aligned} & 0.5 \\ & 50 \end{aligned}$ | $\begin{gathered} -0.5 \\ -5 \end{gathered}$ | $\begin{gathered} 0.5 \\ 5 \end{gathered}$ |  |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions <br> Unless Otherwise Specified: $\begin{gathered} \mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ \mathrm{GND}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathbb{N}}=2.4 \mathrm{~V}, 0.8 \mathrm{~V}^{\mathrm{e}} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## SWITCH (Cont'd)

| Drain OFF <br> Leakage Current | ${ }^{\text {d ( OFF })}$ | $\begin{aligned} & V_{+}=22 V \\ & V-=-22 V \end{aligned}$ | $\mathrm{V}_{\mathrm{D}}=-21 \mathrm{~V}$ $\mathrm{~V}_{\mathrm{S}}=+21 \mathrm{~V}$ | 1 2 | 0.2 | $\begin{gathered} -2 \\ -100 \end{gathered}$ | $\begin{gathered} 2 \\ 100 \end{gathered}$ | $\begin{gathered} -2 \\ -10 \end{gathered}$ | $\begin{gathered} 2 \\ 10 \end{gathered}$ | nA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{D}}=+21 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=-21 \mathrm{~V} \end{aligned}$ | 1 | -0.2 | $\begin{gathered} -2 \\ -100 \end{gathered}$ | $\begin{gathered} 2 \\ 100 \end{gathered}$ | $\begin{gathered} -2 \\ -10 \end{gathered}$ | $\begin{gathered} 2 \\ 10 \end{gathered}$ |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |
| Input current with $\mathrm{V}_{\mathrm{IN}}$ HIGH | $\mathrm{I}_{\mathrm{H}}$ | $\begin{aligned} & \mathrm{V}_{+}=22 \mathrm{~V}, \\ & \mathrm{~V}_{\mathbb{I N}} \text { under } \end{aligned}$ | $\begin{aligned} & \mathrm{V}-=-22 \mathrm{~V} \\ & \text { test }=5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.005 | $\begin{gathered} -0.5 \\ -5 \end{gathered}$ | $\begin{gathered} 0.5 \\ 5 \end{gathered}$ | $\begin{gathered} -0.5 \\ -5 \end{gathered}$ | 0.5 5 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \mathrm{V}_{+}=22 \mathrm{~V} \\ & \mathrm{~V}_{\text {IN }} \text { under } \end{aligned}$ | $\begin{aligned} \mathrm{V}- & =-22 \mathrm{~V} \\ \text { test } & =22 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.005 | $\begin{gathered} -0.5 \\ -5 \end{gathered}$ | $\begin{gathered} 0.5 \\ 5 \end{gathered}$ | $\begin{gathered} -0.5 \\ -5 \end{gathered}$ | $\begin{gathered} 0.5 \\ 5 \end{gathered}$ |  |
| Input current with $\mathrm{V}_{\mathbb{I N}}$ LOW | ILL | $\begin{aligned} & V_{+}=22 \mathrm{~V} \\ & V_{\text {IN }} \text { under } \end{aligned}$ | $\begin{aligned} & V-=-22 \mathrm{~V} \\ & \text { test }=0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.005 | $\begin{gathered} -0.5 \\ -5 \end{gathered}$ | $\begin{gathered} 0.5 \\ 5 \end{gathered}$ | $\begin{gathered} -0.5 \\ -5 \end{gathered}$ | $\begin{gathered} 0.5 \\ 5 \end{gathered}$ |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |
| Turn-ON Time | ${ }^{\text {t }} \mathrm{ON}$ | See Switching Time Test Circuits |  | 1,3 2 | 150 |  | 300 400 |  | $\begin{aligned} & 300 \\ & 400 \end{aligned}$ | ns |
| Turn-OFF Time | ${ }^{\text {t OFF }}$ |  |  | 1,3 2 | 130 |  | 250 350 |  | 250 350 |  |
| Delta ton | $\mathrm{t}_{\mathrm{ON}}^{\Delta}$ | Worst Com channels of measurem | ination among the ton ts | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 30 |  | $\begin{gathered} 50 \\ 100 \end{gathered}$ |  | $\begin{gathered} 50 \\ 100 \end{gathered}$ |  |
| Delta toff | ${ }_{\text {t }}^{\text {OFF }}$ | Worst Com channels of measurem | ination among the toff ts | 1,3 <br> 2 | 30 |  | $\begin{gathered} 50 \\ 100 \end{gathered}$ |  | $\begin{gathered} 50 \\ 100 \\ \hline \end{gathered}$ |  |
| Charge Injection | Q | $\begin{gathered} \mathrm{R}_{\text {gen }}=0 \Omega \\ \mathrm{C}_{\mathrm{L}}=10 \mathrm{nF} \end{gathered}$ | $\mathrm{V}_{\mathrm{gen}}=0 \mathrm{~V}$ | 1 | 35 |  |  |  |  | pC |
|  |  |  | $\mathrm{V}_{\text {gen }}= \pm 10 \mathrm{~V}$ | 1 | 45 |  |  |  |  |  |
| Source OFF Capacitance ${ }^{\text {d }}$ | $\mathrm{c}_{\text {S(OFF) }}$ | $f=1 \mathrm{MHz}, \mathrm{V}_{S}=0 \mathrm{~V}$ |  | 1 | 14 |  |  |  |  | pF |
| Drain OFF Capacitance ${ }^{\text {d }}$ | $C_{\text {D(OFF) }}$ | $f=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ |  | 1 | 14 |  |  |  |  | pF |
| Channel ON Capacitance ${ }^{\text {d }}$ | $\mathrm{C}_{\mathrm{D}+\mathrm{S} \text { (ON) }}$ |  |  | 1 | 40 |  |  |  |  |  |
| Crosstalk <br> (Channel-to-Channel) |  | $R_{L}=75 \Omega \underset{f=1 \mathrm{MHz}}{\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}}$ |  | 1 | 64 |  |  |  |  | dB |
| OFF Isolation |  | $R_{L}=75 \Omega$ | $\begin{array}{r} \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} \\ 1 \mathrm{MHz} \end{array}$ | 1 | 56 |  |  |  |  |  |

Siliconix incorporated
ELECTRICAL CHARACTERISTICS ${ }^{\mathrm{a}}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}_{+}=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ \mathrm{GND}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathbb{N}}=2.4 \mathrm{~V}, 0.8 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \hline 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | $\begin{gathered} \mathrm{V}_{\text {IN }} \text { (One Input) }=4 \mathrm{~V} \\ \text { All Others }=0 \mathrm{~V} \\ \mathrm{~V}_{ \pm= \pm 16.5} \end{gathered}$ | 1 | 0.45 |  | 0.6 1 |  | 0.6 1 | mA |
|  |  | $\begin{gathered} V_{\mathbb{N}}=0.8 \mathrm{~V}, \text { All Inputs } \\ V_{ \pm}= \pm 16.5 \mathrm{~V} \end{gathered}$ | 1 2 | 0.001 |  | $\begin{gathered} 10 \\ 100 \end{gathered}$ |  | $\begin{gathered} 10 \\ 100 \end{gathered}$ | $\mu \mathrm{A}$ |
| Negative Supply Current | I- | $\begin{gathered} \mathrm{V}_{\mathbb{I}} \text { (One Input) }=4 \mathrm{~V} \\ \text { All Others }=0 \mathrm{~V} \\ \mathrm{~V} \pm \pm \pm .5 \mathrm{~V} \end{gathered}$ | 1 | -0.001 | $\begin{gathered} -10 \\ -100 \end{gathered}$ |  | $\begin{gathered} -10 \\ -100 \end{gathered}$ |  |  |
|  |  | $\begin{gathered} \mathrm{V}_{\mathbb{N}}=0.8 \mathrm{~V}, \text { All Inputs } \\ \mathrm{V}_{ \pm}= \pm 16.5 \mathrm{~V} \end{gathered}$ | 1 | -0.001 | $\begin{gathered} -10 \\ -100 \end{gathered}$ |  | -10 -100 |  |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet
c. Guaranteed by design, not subject to production test.
d. Typical values are for 'DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. $\mathrm{V}_{\text {IN }}=$ input voltage to perform proper function.

## DIE TOPOGRAPHY




Off Isolation vs. Frequency







## TYPICAL CHARACTERSITICS



SWITCHING TIME TEST CIRCUITS
$V_{O}$ is the steady state output with the switch ON. Feedthrough via switch capacitance may result in spikes at the leading and trailing edge of the output waveform.



For load conditions, See Electrical Characteristics
$G_{\text {G }}$ (includes fixture and stray capacitance)

$$
v_{0}=v_{s} \frac{R_{L}}{R_{L}+R_{D S(O N)}}
$$


$\mathrm{V}_{\mathrm{IN}}=3.0 \mathrm{~V}$

$Q=\Delta v_{0} c_{L}$


| FREQUENCY <br> TESTED | SIGNAL <br> GENERATOR | ANALYZER |
| :---: | :--- | :--- |
| 100 Hz to <br> 13 MHz | HP3330B <br> Automatic <br> Synthesizer | HP3571A <br> Tracking <br> Spectrum <br> Analyzer |

## OFF ISOLATION TEST CIRCUIT



| FREQUENCY <br> TESTED | SIGNAL <br> GENERATOR | ANALYZER |
| :---: | :--- | :--- |
| 100 Hz to <br> 13 MHz | HP3330B <br> Automatic <br> Synthesizer | HP3571A <br> Tracking <br> Spectrum <br> Analyzer |

## INSERTION LOSS TEST CIRCUIT



| FREQUENCY <br> TESTED | SIGNAL <br> GENERATOR | ANALYZER |
| :---: | :--- | :--- |
| 100 Hz to <br> 13 MHz | HP3330B <br> Automatlc <br> Synthesizer | HP3571A <br> Tracking <br> Spectrum <br> Analyzer |



| METER |
| :--- |
| BOONTON 72BD <br> Capacltance <br> Meter <br> or equlvalent |

SOURCE/DRAIN OFF CAPACITANCE




Note: All Resistors are $10 \mathrm{k} \Omega$ unless otherwise specified

## APPLICATION HINTS

The figure below shows a precision sample-andhold amplifier using the DGP303A. The errors contributed by the analog switch are mostly attributed to charge injection and leakage. Charge
injection causes a dc offset to appear on the holding capacitor.
The low leakage of the DGP303A reduces the droop rate of the sample and hold.


Precision Sample \& Hold

## FEATURES

- $\pm 15$ V Input Range
- Fast Switching (<250 ns)
- Low rDS(ON) (< $50 \Omega$ )
- Single Supply Operation
- CMOS Logic Levels


## BENEFITS

- Full Rail-to-Rail Analog Signal Range
- Low Signal Error
- Wide Dynamic Range
- Low Power Dissipation


## APPLICATIONS

- Low Level Switching Circuits
- Programmable Gain Amplifiers
- Portable Battery Operation


## DESCRIPTION

The DG304A through DG307A series of monolithic CMOS switches were designed for applications in communications, instrumentation and process control. This series is well suited for applications requiring fast switching and nearly flat ON resistance over the entire analog range,

Designed on Siliconix PLUS-40 CMOS process to achieve low power consumption (a few milliwatts) and excellent ON/OFF. switch performance; making these ideal for battery powered applications,. without sacrificing switching speed. Break-beforemake switching action is guaranteed, and an epitaxial layer prevents latchup. Single supply operation (for positive switch voltages) is afforded by connecting the V - rail to 0 V .

Each switch conducts equally well in both directions when ON, and blocks up to 30 volts peak-to-peak when OFF. These switches are CMOS input compatible.

There are four devices in this series, which are differentiated by: the type of switch action. Packaging for this series include the 14 -pin CerDIP and plastic options. The 10-pin metal can option is also available for the DG304A/DG305A. Performance grades include the military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ), commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ), and industrial, B suffix ( -25 to $85^{\circ} \mathrm{C}$ ) temperature ranges. Additionally, the DG307A is available in the LCC package.

PIN CONFIGURATION

Metal Can Package
Top Vlew
V+ (SUBSTRATE \& CASE)


Order Numbers:
DG304AAA, DG304AAA/883 DG304ABA, DG304ACA

Dual-In-Line Package


Order Numbers:
CerDIP: DG304AAK, DG304AAK/883 DG304ABK, DG304ACK
Plastic: DG304ACJ


Two SPST Switches per Package*

| LOGIC | SWITCH |
| :---: | :---: |
| 0 | OFF |
| 1 | ON |

Logic "0" $\leq 3.5 \mathrm{~V}$
Logic ${ }^{\prime \prime} 1^{n} \geq 11 \mathrm{~V}$

* Switches Shown for Logic "1" Input

Siliconix
incorporated


Order Numbers:
DG305AAA, DG305AAA/883 DG305ABA, DG305ACA

Dual-In-Line Package


Order Numbers:
CerDIP: DG305AAK, DG305AAK/883 DG305ABK, DG305ACK
Plastic: DG305ACJ


One SPDT Switch per Package*

| TRUTH TABLE** |  |
| :---: | :---: | :---: |
| LOGIC SW1 SW2 <br> 0 OFF ON <br> 1 ON OFF |  |



Order Numbers:
CerDIP: DG306AAK, DG306AAK/883 DG306ABK, DG306ACK
Plastic: DG306ACJ


Two DPST Swltches per Package*
TRUTH TABLE**

| LOGIC | SWITCH |
| :---: | :---: |
| 0 | OFF |
| 1 | ON |



Order Numbers:
CerDIP: DG307AAK, DG307AAK/883 DG307ABK, DG307ACK
Plastic: DG307ACJ


Order Number: DG307AAZ/883


* Switches Shown for Logic "1" Input
** Logic " 0 " $\leq 3.5 \mathrm{~V}$, Logic " $1 " \geq 4.0 \mathrm{~V}$


Power Dissipation*
14-Pin CerDIP (K)** . . . . . . . . . . . . . . . . . . . . . . . . . 825 mW
14-Pin Plastic DIP (J)*** ........................... . . . 470 mW
10-Pin Metal Can (A)**** . . . . . . . . . . . . . . . . . . . . 450 mW
20-Pin LCC (Z)***** .............................. 750 mW

* Device mounted with all leads soldered or welded to PC board.
** Derate $11 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
*** Derate $6.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.
**** Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
***** Derate $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.


## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless otherwise specified:$\begin{aligned} & \mathrm{V}_{+}=15 \mathrm{~V} \\ & \mathrm{~V}-\overline{\mathrm{V}}=-15 \mathrm{~V} \\ & \text { GND }=0 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-25,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | $\begin{gathered} \text { B, C } \\ \text { SUFFIX } \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## SWITCH

| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {analog }}$ | $\begin{gathered} \mathrm{I}_{\mathrm{S}}=10 \mathrm{~mA} \\ \mathrm{~V}_{\mathrm{iN}}=3.5 \text { or } 11 \mathrm{~V}^{\dagger} \end{gathered}$ |  | 1,2,3 |  | -15 | 15 | -15 | 15 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS }}(\mathrm{ON})$ | $\mathrm{V}_{\mathbb{I N}}=3.5 \mathrm{~V}$ <br> or $\mathrm{V}_{\mathbb{N}}=11 \mathrm{~V}^{f}$ | $\begin{gathered} V_{D}=10 \mathrm{~V} \\ \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \end{gathered}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 30 |  | 50 75 |  | 50 75 |  |
|  |  |  | $\begin{aligned} & V_{D}=-10 \mathrm{~V} \\ & I_{S}=10 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 30 |  | 50 75 |  | 50 75 |  |
| Source OFF <br> Leakage Current | $I_{\text {S (OFF) }}$ |  | $\begin{gathered} V_{S}=14 \mathrm{~V} \\ V_{D}=-14 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.1 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ |  |
|  |  |  | $\begin{aligned} & V_{S}=-14 \mathrm{~V} \\ & V_{D}=14 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | -0.1 | $\begin{gathered} -1 \\ -100 \end{gathered}$ |  | $\begin{gathered} -5 \\ -100 \end{gathered}$ |  |  |
| Drain OFF <br> Leakage Current | $I_{\text {d (OFF) }}$ |  | $V_{S}=-14 \mathrm{~V}$ $\mathrm{~V}_{\mathrm{D}}=14 \mathrm{~V}$ | 1 | 0.1 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | 5 100 |  |
|  |  |  | $\begin{gathered} V_{S}=14 \mathrm{~V} \\ V_{D}=-14 \mathrm{~V} \end{gathered}$ | 1 | -0.1 | $\begin{gathered} -1 \\ -100 \end{gathered}$ |  | $\begin{gathered} -5 \\ -100 \end{gathered}$ |  |  |
| Drain ON <br> Leakage Current | $I_{\text {D }}(0 N)$ |  | $V_{D}=V_{S}=14 \mathrm{~V}$ | 1 | 0.1 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | 5 100 |  |
|  |  |  | $V_{D}=V_{S}=-14 \mathrm{~V}$ | 1 | -0.1 | $\begin{gathered} -2 \\ -200 \end{gathered}$ |  | $\begin{gathered} -5 \\ -200 \end{gathered}$ |  |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |
| Input Current with Input Voltage HIGH | $\mathrm{I}_{\text {INH }}$ | $\mathrm{V}_{\mathbb{N}}=5 \mathrm{~V}$ |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | -0.001 | $\begin{aligned} & -1 \\ & -1 \end{aligned}$ |  | -1 |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{IN}}=15 \mathrm{~V}$ |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 0.001 |  | 1 |  | 1 |  |
| Input Current with Input Voltage LOW | $\mathrm{I}_{\text {INL }}$ | $\mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V}$ |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | -0.001 | $\begin{aligned} & -1 \\ & -1 \end{aligned}$ |  | -1 |  |  |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions <br> Unless otherwise specified: $\begin{aligned} & \mathrm{V}+=15 \mathrm{~V} \\ & \mathrm{~V}-=-15 \mathrm{~V} \\ & \mathrm{GND}=0 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-25,0^{\circ} \mathrm{C} \end{aligned}$ |  | A SUFFIX -55 to $125^{\circ} \mathrm{C}$ |  | $\begin{gathered} \mathrm{B}, \mathrm{C} \\ \text { SUFFIX } \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |



SUPPLY

| Positive Supply Current | $1+$ | $\mathrm{V}_{\mathbb{N}}=15 \mathrm{~V}$ (All Inputs) | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 0.001 |  | $\begin{gathered} 10 \\ 100 \end{gathered}$ |  | 100 | 上А |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Negative Supply Current | 1- |  | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | -0.001 | $\begin{gathered} -10 \\ -100 \end{gathered}$ |  | -100 |  |  |
| Positive Supply Current | $1+$ | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ (All Inputs) | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 0.001 |  | $\begin{gathered} 10 \\ 100 \end{gathered}$ |  | 100 |  |
| Negative Supply Current | 1- |  | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | -0.001 | $\begin{gathered} -10 \\ -100 \end{gathered}$ |  | -100 |  |  |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. Signals on $S_{x}, D_{x}$, or $N_{x}$ exceeding $V+$ or $V$ - will be clamped by internal diodes. Limit diode forward current to maximum current ratings.
f. $\mathrm{V}_{\mathbb{N}}=$ Input voltage to perform proper function.
g. OFF isolation $=20 \log \frac{V_{S}}{V_{D}} \cdot V_{S}=$ input to $O F F$ switch, $V_{D}=$ Output.





## TYPICAL CHARACTERSITICS




Switching Time vs. Positive Supply

$r_{D S(O N)}$ vs. $V_{D}$ and Power Supply Voltage


Input Switching Threshold vs. V+ and VSupply Voltages


Switching Time vs. Negative Supply



SCHEMATIC DIAGRAM (Typical Channel)


## CHARGE INJECTION TEST CIRCUIT



$\Delta V_{O}$ IS THE MEASURED VOLTAGE ERROR DUE TO CHARGE INJECTION THE CHARGE INJECTION IN COULOMBS IS $\Delta Q=c_{L} \times \Delta V_{O}$


## SWITCHING TIME TEST CIRCUIT



|  |  | VIN <br> V+ <br> Positive <br> Supply <br> Voltage <br> $(\mathrm{V})$ | V- <br> Negative <br> Supply <br> Voltage <br> $(\mathrm{V})$ |
| :---: | :---: | :---: | :---: | | Logic Input |
| :---: |
| Voltage |
| VINH Min/ |
| VINL Max |
| $(\mathrm{V})$ |$\quad$| Vnalog |
| :---: |
| Voltage |
| Range |
| $(\mathrm{V})$ |

The DG300A series of analog switches will switch positive analog signals while using a single positive supply. This facilitates their use in applications where only one supply is available. The trade-offs of using single supplies are: 1) Increased rDS(ON):
2) slower switching speed. Typical curves for design aid are given in the figures below. The analog voltage should not go above or below the supply voltages which in single operation are $\mathrm{V}_{+}$ and 0 volts.


V+ - POSITIVE SUPPLY VOLTAGE (V)



Low Power Non-Inverting Amplifier with
Digitally Selectable Inputs and Gain

Siliconix incorporated

## Quad Monolithic SPST CMOS Analog Switches

## FEATURES

- $\pm 15 \mathrm{~V}$ Input Range
- Low ON Resistance $<60 \Omega$, typ.
- Fast Switching
< 130 ns , typ.
- Low Power Dissipation
$<30 \mu \mathrm{~W}$, typ.
- CMOS Logic Compatible


## BENEFITS

- Rail-to-Rail Analog Signal Range
- Low Signal Errors
- Wide Dynamic Range
- Single or Dual Supply Capability
- Static Protected Logic Inputs


## APPLICATIONS

- Portable, Battery Instrumentation
- Communication Systems
- Computer Peripherals
- High Speed Multiplexing


## DESCRIPTION

The DG308A and DG309 are quad single-pole single-throw analog switches designed for high speed switching applications in communications, instrumentation, and process control. This series is well suited for applications requiring nearly a constant ON resistance over the entire analog range.
Featuring low ON resistance ( $<60 \Omega$ ) and fast switching (< 130 ns ), the DG308A is supplied in the "normally-open" configuration while DG309 is supplied "normally-closed". Input thresholds are CMOS compatible.

Designed with the Siliconix PLUS-40 CMOS process to combine low power dissipation with a high breakdown voltage rating of 44 V , each switch conducts equally well in both directions when ON, and blocks up to 30 volts peak-to-peak when OFF. An epitaxial layer prevents latch up.
Packaging includes a 16 -pin CerDIP and plastic DIP. Performance grades include military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ), commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ), and industrial, $B$ and $D$ suffixes ( $-25,-40$ to $85^{\circ} \mathrm{C}$ ) temperature ranges. Additionally, both are offered in a 16 -pin small outline package.

## PIN CONFIGURATION

## FUNCTIONAL BLOCK DIAGRAM

Dual-In-LIne Package


Order Numbers:
CerDIP:
DG308AAK, DG308AAK/883
DG308ABK, DG308ACK
DG309AK, DG309AK/883
DG309BK, DG309CK
Plastic:
DG308ADJ or DG309DJ


Order Numbers: DG308ADY DG309DY


Four SPST Switches per Package* Truth Table

| LOGIC | DG308A | DG309 |
| :---: | :---: | :---: |
| 0 | OFF | ON |
| 1 | ON | OFF |

* Switches Shown for Logic "1" Input

Voltages Referenced to V -
V+......................................................... 44 V
GND 25 V

Digital Inputs, $\mathrm{V}_{\mathrm{S}}, \mathrm{V}_{\mathrm{D}} \mathrm{F} . . .$. ( $\mathrm{V}-$ ) -2 V to $\left(\mathrm{V}_{+}\right)+2 \mathrm{~V}$ or 20 mA , whichever occurs first.

Current, Any Terminal Except S or D 30 mA

Continuous Current, S or D 20 mA

Peak Current, S or D
(Pulsed at $1 \mathrm{~ms}, 10 \%$ duty cycle max) ........... 70 mA
Storage Temperature (A \& B Suffix) ....... . -65 to $150^{\circ} \mathrm{C}$
(C \& D Suffix) ....... -65 to $125^{\circ} \mathrm{C}$
Operating Temperature (A Sufflx) -55 to $125^{\circ} \mathrm{C}$
(B Suffix) -25 to $85^{\circ} \mathrm{C}$
(C Suffix)
0 to $70^{\circ} \mathrm{C}$
(D Suffix) . . . . . . . . . . -40 to $85^{\circ} \mathrm{C}$

Power Dissipation (Package)*
16-Pin CerDIP**
900 mW
16-Pin Plastic DIP*** . . . . . . . . . . . . . . . . . . . . . . . . . 470 mW
16-Pin Plastic SO****
950 mW

* Device mounted with all leads soldered or welded to PC board.
** Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
*** Derate $6.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.
**** Derate $7.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.


## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Speclfied:$\begin{aligned} & V_{+}=+15 \mathrm{~V} \\ & \mathrm{~V}- \pm-15 \mathrm{~V} \\ & \text { GND }=0 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-40,0{ }^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{aligned} & \text { B,C,D } \\ & \text { SUFFIX } \end{aligned}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{6}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |


| SWITCH |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {analog }}$ |  |  | 1,2,3 |  | -15 | 15 | -15 | 15 | V |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS(ON) }}$ | $\begin{gathered} \mathrm{V}_{\mathbb{N}}=11 \mathrm{~V} \\ (\mathrm{DG} 308 \mathrm{~A}) \\ \mathrm{V}_{\mathbb{N}}=3.5 \mathrm{~V} \\ \text { (DG309) } \end{gathered}$ | $\begin{aligned} & V_{D}=10 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{S}}=1 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 60 |  | $\begin{aligned} & 100 \\ & 150 \end{aligned}$ |  | $\begin{aligned} & 100 \\ & 125 \end{aligned}$ | $\Omega$ |
|  |  |  | $\begin{aligned} & V_{D}=-10 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{S}}=1 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 60 |  | $\begin{aligned} & 100 \\ & 150 \end{aligned}$ |  | $\begin{aligned} & 100 \\ & 125 \end{aligned}$ |  |
| Source OFF Leakage Current | $I_{\text {S(OFF }}$ | $\begin{gathered} \mathrm{V}_{\mathbb{N}}=3.5 \mathrm{~V} \\ \text { (DG308A) } \\ \mathrm{V}_{\text {IN }}=11 \mathrm{~V} \\ \text { (DG309) } \end{gathered}$ | $\begin{gathered} V_{S}=14 \mathrm{~V} \\ V_{D}=-14 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.1 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ | nA |
|  |  |  | $\begin{aligned} & V_{S}=-14 \mathrm{~V} \\ & V_{D}=14 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | -0.1 | $\begin{gathered} -1 \\ -100 \end{gathered}$ |  | $\begin{gathered} -5 \\ -100 \end{gathered}$ |  |  |
| Drain OFF Leakage Current | $I_{\text {d ( OFF })}$ |  | $\begin{gathered} V_{D}=14 \mathrm{~V} \\ V_{S}=-14 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.1 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ |  |
|  |  |  | $\begin{aligned} & V_{D}=-14 \mathrm{~V} \\ & V_{S}=14 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | -0.1 | $\begin{gathered} -1 \\ -100 \end{gathered}$ |  | $\begin{gathered} -5 \\ -100 \end{gathered}$ |  |  |
| Drain ON <br> Leakage Current ${ }^{f}$ | $I_{\text {D(ON) }}$ | $\begin{aligned} & \mathrm{V}_{\mathbb{N}}=11 \mathrm{~V} \\ & \text { (DG308A) } \\ & \mathrm{V}_{\mathbb{I N}}=3.5 \mathrm{~V} \\ & \text { (DG309) } \end{aligned}$ | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=14 \mathrm{~V}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.1 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | $\begin{gathered} 5 \\ 200 \end{gathered}$ |  |
|  |  |  | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=-14 \mathrm{~V}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | -0.1 | $\begin{gathered} -2 \\ -100 \end{gathered}$ |  | $\begin{gathered} -5 \\ -200 \end{gathered}$ |  |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |
| Input Current with Input Voltage HIGH | $\mathrm{I}_{\text {INH }}$ | $\mathrm{V}_{\mathbb{N}}=15 \mathrm{~V}$ |  | 1,2 | 0.001 |  | 1 |  | 1 | $\mu \mathrm{A}$ |
| Input Current with Input Voltage LOW | $\mathrm{I}_{\text {INL }}$ | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ |  | 1,2 | -0.001 | -1 |  | -1 |  |  |

Siliconix
incorporated
DG308A/309
ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & V_{+}=+15 \mathrm{~V} \\ & \mathrm{~V}-\overline{=}-15 \mathrm{~V} \\ & \text { GND }=0 \mathrm{~V} \end{aligned}$ |  | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-40,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{aligned} & \text { B,C,D } \\ & \text { SUFFIX } \end{aligned}$ |  |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | $\mathrm{MIN}{ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |
| Turn-ON Time | ${ }^{\text {ton }}$ | See Switching Time Test Circuit |  | 1 | 130 |  | 200 |  | 200 | ns |
| Turn-OFF Time | $t_{\text {OFF }}$ |  |  | 1 | 90 |  | 150 |  | 150 |  |
| Charge Injection | Q | $C_{L}=0 .$ | $\begin{aligned} & 01 \mu \mathrm{~F}, \mathrm{~V}_{\text {gen }}=0 \mathrm{~V} \\ & \mathrm{R}_{\text {gen }}=0 \Omega \end{aligned}$ | 1 | -10 |  |  |  |  | pC |
| Source-OFF Capacitance | $\mathrm{C}_{\text {S(OFF) }}$ | $\mathrm{f}=140 \mathrm{kHz}$ | $\begin{gathered} V_{S}=0 \mathrm{~V} \\ V_{\mathbb{N}}=0 \mathrm{~V} \text { (DG308A) } \\ V_{\mathbb{N}}=15 \mathrm{~V}(\mathrm{DG309}) \end{gathered}$ | 1 | 11 |  |  |  |  | pF |
| Drain-OFF Capacitance | $C_{\text {d (OFF) }}$ |  | $\begin{gathered} V_{D}=0 \mathrm{~V} \\ V_{\mathbb{N}}=0 \mathrm{~V} \text { (DG308A) } \\ V_{\mathbb{N}}=15 \mathrm{~V}(\mathrm{DG309}) \end{gathered}$ | 1 | 8 |  |  |  |  |  |
| Channel ON Capacitance | $\begin{gathered} C_{D(O N)}+ \\ C_{S(O N)} \end{gathered}$ |  | $\begin{gathered} V_{D}=V_{S}=0 \mathrm{~V} \\ V_{\mathbb{I N}}=15 \mathrm{~V}(\mathrm{DG} 308 \mathrm{~A}) \\ \mathrm{V}_{\mathbb{I}}=0 \mathrm{~V}(\mathrm{DG} 309) \end{gathered}$ | 1 | 27 |  |  |  |  |  |
| OFF Isolation ${ }^{\text {e }}$ |  | $\begin{array}{r} \mathrm{z}_{\mathrm{L}}=75 \Omega, \mathrm{~V}_{S} \\ \mathrm{~V}_{\mathbb{N}}= \\ \mathrm{V}_{\mathbb{N}}= \\ \hline \end{array}$ | $\begin{aligned} & s=2 V_{p-p}, f=500 \mathrm{kHz} \\ & 0 \vee V(D G 308 A) \\ & 15 \mathrm{~V}(\mathrm{DG} 309) \end{aligned}$ | 1 | 78 |  |  |  |  | dB |
| SUPPLY |  |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | All Channels ON or OFF$\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V} \text { or } 15 \mathrm{~V}$ |  | 1 | 0.001 |  | $\begin{gathered} 10 \\ 100 \end{gathered}$ |  | 100 | $\mu \mathrm{A}$ |
| Negative Supply Current | I- |  |  | 1 | -0.001 | $\begin{gathered} -10 \\ -100 \end{gathered}$ |  | -100 |  |  |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for addlitional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for'DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. OFF Isolation $=20 \log _{10} \frac{V_{D}}{V_{S}}, V_{D}=$ Output, $V_{S}=$ Input to OFF Switch.
f. Signals on $S_{x} D_{x}$, or $\mathbb{N}_{x}$ exceeding $V+$ or $V$ - will be clamped by internal diodes. Limit forward diode current to maximum current rating.

Siliconix






Input Switching Threshold vs. V+ and VSupply Voltages


V+, V- POSITIVE \& NEGATIVE SUPPLIES (V)


SCHEMATIC DIAGRAM (Typical Channel)


## SWITCHING TIME TEST CIRCUIT

Switch output waveform shown for $V_{S}=$ constant with logic input waveform as shown. Note that $V_{S}$ may be + or - as per switching time test circuit. $\mathrm{V}_{\mathrm{O}}$ is the steady state output with switch ON. Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.


## APPLICATIONS

## Single Supply Operation

The DG308A and DG309 will switch positive analog signals while using a single positive supply. This will allow use in many applications where only one supply is available. The trade-offs or performance given up while using single supplies are: 1) Increased rDS(ON); 2) slower switching speed. typical curve for aid in designing with single supplies are supplied in the figure below. As stated in the absolute maximum ratings section of the data sheet, the analog voltage should not go above or below the supply voltages which in single operation are $V+$ and 0 volts.


FEATURES

- $\pm 15 \mathrm{~V}$ Input Range
- Low rds(on) (< $75 \Omega$ )
- Single Supply Operation
- Pin and Function Compatible with the JFET DG180 Family


## BENEFITS

- Full Rail to Rail Analog Signal Range
- Minimizes Signal Error
- Low Power Dissipation


## APPLICATIONS

- Low Level Switching Circuits
- Programmable Gain Amplifiers
- Portable Battery Operation


## DESCRIPTION

The DG38XA series of monolithic CMOS analog switches was designed for applications in instrumentation, communications, and process control. This series is suited for applications requiring fast switching and nearly flat ON resistance over the entire voltage range.

Designed on Siliconix' PLUS-40 CMOS process, the DG38XA series achieves low power consumption ( 3 mW typical) and excellent QN/OFF switch performance. This switch is ideal for battery powered applications, without sacrificing switching speed. Break-before-make switching action is guaranteed, and an epitaxial layer prevents
latchup. Single supply operation is allowed by connecting the V - rail to O volts.

Each switch conducts equally well in both directions when $O N$, and blocks up to 30 volts peak-to-peak when OFF. These switches are quasi TTL and CMOS logic compatible.

Packaging for this series includes the 14-pin CerDIP for the DG381A/DG387A, and the 16-pin CerDIP for the DG384A/DG390A. A 10-pin metal can option is available for the DG381A/DG387A. All devices are available in the plastic DIP version. Performance grades include the military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ), commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ), and industrial, B suffix ( -25 to $85^{\circ} \mathrm{C}$ ) temperature ranges.


Dual-In-Line Package


CerDIP: DG381AAK, DG381AAK/883 DG381ABK, DG381ACK
Plastic: DG381ACJ


Two SPST Switches per Package**

| LOGIC | SWITCH |
| :---: | :---: |
| 0 | ON |
| 1 | OFF |

Logic " 0 " $\leq 0.8 \mathrm{~V}$ Logic " $1^{n} \geq 4.0 \mathrm{~V}$
**Switches Shown for Logic "1" Input


Order Numbers:
CerDIP: DG384AAK, DG384AAK/883 DG384ABK, DG384ACK
Plastic: DG384ACJ


Two DPST Switches per Package
TRUTH TABLE**

| LOGIC | SWITCH |
| :---: | :---: |
| 0 | OFF |
| 1 | ON |



Order Numbers:
DG387AAA, DG387AAA/883
DG387ABA, DG387ACA
*(Substrate and Case)

Dual-In-Line Package


Order Numbers:
CerDIP: DG387AAK, DG387AAK/883 DG387ABK, DG387ACK
Plastic: DG387ACJ


TRUTH TABLE**

| LOGIC | SW1 | SW2 |
| :---: | :---: | :---: |
| 0 | OFF | ON |
| 1 | ON | OFF |

$\qquad$

## Dual-In-Line Package



Order Numbers:
CerDIP: DG390AAK, DG390AAK/883 DG390ABK, DG390ACK
Plastic: DG390ACJ


TRUTH TABLE**

| LOGIC | SW1 <br> SW2 | SW3 <br> SW4 |
| :---: | :---: | :---: |
|  | OFF | ON |
| 1 | ON | OFF |

* Swltches Shown for Logic "1" Input
** Logic " 0 " $\leq 0.8 \mathrm{~V}$, Logic " 1 " $\geq 4.0 \mathrm{~V}$

Siliconix
incorporated


Operating Temperature (A Suffix) .......... - -55 to $125^{\circ} \mathrm{C}$
(B Suffix) ............ -25 to $85^{\circ} \mathrm{C}$
(C Suffix)
.0 to $70^{\circ} \mathrm{C}$
Power Dissipation*
14-Pin Cerdip (K)** 825 mW
14-Pin Plastic DIP (J)*** . . . . . . . . . . . . . . . . . . . . . . 470 mW
10-Pin Metal Can (A)**** ......................... 450 mW

* Device mounted with all leads soldered or welded to PC board.
** Derate $11 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
*** Derate $6.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.
**** Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.


## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless otherwise specified:$\begin{aligned} & V_{+}^{+}=15 \mathrm{~V} \\ & \mathrm{~V}-=-15 \mathrm{~V} \\ & \text { GND }=0 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-25,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55^{2} \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{aligned} & \text { B, C } \\ & \text { SUFFIX } \end{aligned}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAx ${ }^{\text {b }}$ |  |

## SWITCH

| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {ANALOG }}$ | $\begin{gathered} I_{S}=10 \mathrm{~mA} \\ \mathrm{~V}_{\mathbb{N}}=0.8 \mathrm{~V} \text { to } 4.0 \mathrm{~V}^{f} \end{gathered}$ |  | 1,2,3 |  | -15 | 15 | -15 | 15 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drain-Source ON Resistance | $\left.\mathrm{r}_{\text {DS }} \mathrm{ON}\right)$ | $\mathrm{V}_{\mathbb{I N}}=0.8 \mathrm{~V}$ <br> or $V_{\mathbb{N}}=4.0 \mathrm{Vf}^{f}$ | $\begin{gathered} V_{D}=10 \mathrm{~V} \\ \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \end{gathered}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 30 |  | $\begin{aligned} & 50 \\ & 75 \end{aligned}$ |  | 50 75 |  |
|  |  |  | $\begin{aligned} & V_{D}=-10 \mathrm{~V} \\ & I_{S}=10 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 30 |  | $\begin{aligned} & 50 \\ & 75 \end{aligned}$ |  | 50 75 |  |
| Source OFF Leakage Current | Is(OFF) |  | $\begin{gathered} V_{S}=14 \mathrm{~V} \\ V_{D}=-14 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.1 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | 5 100 | $n A$ |
|  |  |  | $\begin{aligned} & V_{S}=-14 \mathrm{~V} \\ & V_{D}=14 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | -0.1 | $\begin{gathered} -1 \\ -100 \end{gathered}$ |  | -5 -100 |  |  |
| Drain OFF <br> Leakage Current | $I_{\text {d (OFF) }}$ |  | $\begin{aligned} & V_{S}=-14 \mathrm{~V} \\ & V_{D}=14 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.1 | $\begin{gathered} -1 \\ -100 \end{gathered}$ |  | $\begin{gathered} -5 \\ -100 \end{gathered}$ |  |  |
|  |  |  | $\begin{gathered} V_{S}=14 \mathrm{~V} \\ V_{D}=-14 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | -0.1 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ |  |
| Drain ON <br> Leakage Current | $I_{\text {d }}(\mathrm{ON})$ |  | $V_{D}=V_{S}=14 \mathrm{~V}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 0.1 |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ |  |
|  |  |  | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=-14 \mathrm{~V}$ | 1 | -0.1 | $\begin{gathered} -2 \\ -200 \end{gathered}$ |  | -5 -200 |  |  |

INPUT

| $\begin{array}{l}\text { Input Current with } \\ \text { Input Voltage HIGH }\end{array}$ | $\mathrm{I}_{\mathbb{N H}}$ | $\mathrm{V}_{\mathbb{N}}=5 \mathrm{~V}$ | $\begin{array}{c}1 \\ 2,3\end{array}$ | -0.001 | -1 |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |$)$

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless otherwise specified:$\begin{aligned} & \mathrm{V}+=15 \mathrm{~V} \\ & \mathrm{~V}-=-15 \mathrm{~V} \\ & \text { GND }=0 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-25,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{aligned} & \text { B, C } \\ & \text { SUFFIX } \end{aligned}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |


| DYNAMIC |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Turn-ON Time | ${ }^{\text {ton }}$ | See Switching Time Test Circult |  | 1 | 150 | 300 | ns |
| Turn-OFF Time | ${ }^{\text {tofF }}$ |  |  | 1 | 130 | 250 |  |
| Break-Before-Make Interval |  | See Break-Before-Make Test Time Clrcuit DG387A/390A ONLY |  | 1 | 50 |  |  |
| Charge Injection | Q | $\begin{gathered} C_{L}=0.01 \mu \mathrm{~F}, \mathrm{R}_{\text {gen }}=0 \Omega \\ V_{\text {gen }}=0 \mathrm{~V} \end{gathered}$ |  | 1 | 10 |  | pC |
| Source-OFF Capacitance | $\mathrm{C}_{\text {s(ofF) }}$ | $\begin{aligned} & V_{\mathbb{N}}=0.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{N}}=4.0 \mathrm{~V} \mathrm{~V}^{f} \\ & f=1 \mathrm{MHz} \end{aligned}$ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ | 1 | 14 |  | pF |
| Draln-OFF Capacitance | $C_{\text {d ( OFF) }}$ |  | $\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}$ | 1 | 14 |  |  |
| Channel-ON Capacitance | $\begin{array}{\|l} C_{D(O N)}+ \\ C_{S(O N)} \\ \hline \end{array}$ |  | $V_{S}=V_{D}=0$ | 1 | 40 |  |  |
| Input Capacitance | $C_{\text {in }}$ | $\mathrm{f}=1 \mathrm{MHz}$ | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ | 1 | 6 |  |  |
|  |  |  | $\mathrm{V}_{\mathbb{N}}=15 \mathrm{~V}$ | 1 | 7 |  |  |
| OFF Isolation ${ }^{\text {f }}$ |  | $\begin{aligned} & V_{\mathbb{N}}=0 \mathrm{~V} \\ & R_{\mathrm{L}}=1 \mathrm{k} \Omega \\ & V_{S}=1 \mathrm{~V}_{\mathrm{rms}} \\ & \mathbf{f}=500 \mathrm{kHz} \end{aligned}$ |  | 1 | 62 |  | dB |
| Crosstalk <br> (Channel-to-Channel) |  |  |  | 1 | 74 |  |  |

## SUPPLY

| Positive Supply Current | $1+$ | $\begin{aligned} & \left.\mathrm{V}_{\mathbb{I N}}=4 \mathrm{~V} \text { (All Others }=0\right) \\ & \text { (Onput) } \end{aligned}$ | 1,2 3 | 0.23 |  | 0.5 1.0 |  | 1 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Negative Supply Current | 1- |  | 1,3 2 | -0.001 | $\begin{gathered} -10 \\ -100 \end{gathered}$ |  | -100 |  | $\mu \mathrm{A}$ |
| Positive Supply Current | $1+$ | $\mathrm{V}_{\mathbb{N}}=0.8 \mathrm{~V}$ (All Inputs) | 1,3 2 | 0.001 |  | $\begin{gathered} 10 \\ 100 \end{gathered}$ |  | 100 |  |
| Negative Supply Current | $1-$ |  | 1,3 2 | -0.001 | $\begin{gathered} -10 \\ -100 \end{gathered}$ |  | -100 |  |  |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for' DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. Signals on $S_{X}, D_{x}$, or $\mathbb{N}_{x}$ exceeding $V+$ or $V$ - will be clamped by internal.diodes. Limit diode forward current to maximum current ratings.
f. OFF isolation: $20 \log \frac{V_{S}}{V_{D}} \cdot V_{S}=$ input to $O F F$ switch, $V_{D}=$ Output.
g. $\mathrm{V}_{\mathbb{N}}=$ input voltage to perform proper function.



## DIE TOPOGRAPHY (Cont'd)




Siliconix
incorporated



Input Switching Threshold vs. Positive Supply Voltage












## SWITCHING TIME TEST CIRCUIT



BREAK-BEFORE-MAKE TIME TEST CIRCUIT SPDT (DG387A, DG390A)


## APPLICATIONS

The DG38XA series of analog switches will switch positive analog signals while using a single positive supply. This allows their use in applications where only one supply is available. The trade-offs or performance given up while using single supplies are: 1) Increased rDS(ON); 2) slower switching
speed. Typical curves for aid in designing with single supplies are supplied in the figures below. The analog voltage should not go above or below the supply voltages which in single operation are $\mathrm{V}+$ and 0 volts.




## Low－Power－High－Speed CMOS Analog Switches

## FEATURES

－$\pm 15 \mathrm{~V}$ Input Range
－ON Resistance＜ $35 \Omega$
－Fast Switching Action
ton＜ 150 ns
toff $<100 \mathrm{~ns}$
－Ultra Low Power
Requirements（ $\mathrm{P}_{\mathrm{D}}<35 \mu \mathrm{~W}$ ）
－TTL，CMOS Compatible

## BENEFITS

－Wide Dynamic Range
－Low Signal Errors and Distortion
－Break－Before－Make
Switching Action
－Simple Interfacing

## APPLICATIONS

－High Performance Audio and Video Switching
－Sample and Hold Circuits
－Battery Operation

## DESCRIPTION

The DG400 family of monolithic analog switches were designed to provide precision，high performance switching of analog signals． Combining low power（ $<35 \mu \mathrm{~W}$ ）with high speed （ t ON $<150 \mathrm{~ns}$ ），the DG400 series is ideally suited for portable and battery powered industrial and military applications．

Built on the Siliconix proprietary high voltage silicon gate process to achieve high voltage rating and superior switch ON／OFF performance，break－ before－make is guaranteed for the SPDT configur－ ations．An epitaxial layer prevents latchup．

Each switch conducts equally well in both directions when ON，and blocks up to 30 volts peak－to－peak when OFF．ON resistance is very flat over the full $\pm 15 \mathrm{~V}$ analog range，rivaling JFET performance without the inherent dynamic range limitations．

The six devices in this series are differentiated by the type of switch action as shown in the functional block diagrams．Package options include the 16－pin plastic，CerDIP and LCC package．Performance grades include industrial，$D$ suffix（ -40 to $85^{\circ} \mathrm{C}$ ）， and military，A suffix（ -55 to $125^{\circ} \mathrm{C}$ ）．Additionally， the DG403 and DG405 are available in the narrow body surface mount package，SO－16．

FUNCTIONAL BLOCK DIAGRAM，PIN CONFIGURATION AND TRUTH TABLE


Plastlc：DG405DJ

DG405
Two DPST Switches per Package
Truth Table

| LOGIC | SWITCH |
| :---: | :---: |
| 0 | OFF |
| 1 | ON |

 Logic＂ 1 ＂$\geq 2.4 \mathrm{~V}$

SO Package
日日日日日日日电
161514131211109 （Same pinout as DIP） $\begin{array}{llllllll}1 & 2 & 3 & 4 & 5 & 6 & 7 & 8\end{array}$
甘日㫜时
Top View
Order Number： DG405DY

Siliconix
incorporated



Order Numbers:
CerDIP: DG401AK
DG401AK/883


Order Number: DG401AZ

DG401
Two SPST Switches per Package
Truth Table

| LOGIC | SWITCH |
| :---: | :---: |
| 0 | OFF |
| 1 | ON |

Logic " 0 " $\leq 0.8 \mathrm{~V}$
Logic " 1 " $\geq 2.4 \mathrm{~V}$


DG403
Two SPDT Switches per Package

| Truth Table |  |  |
| :---: | :---: | :---: |
| LOGIC | $\begin{aligned} & \text { SWITCH } 1 \\ & \text { SWITCH } 2 \end{aligned}$ | $\begin{aligned} & \text { SWITCH } 3 \\ & \text { SWITCH } 4 \end{aligned}$ |
| $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | OFF ON | ON OFF |
| $\begin{aligned} & \text { Logic " } 0 \text { " } \leq 0.8 \mathrm{~V} \\ & \text { Logic " } 1 \text { " } 1 \geq 2.4 \mathrm{~V} \end{aligned}$ |  |  |
|  |  |  |

SO Package日月日日月日日日


Order Number：
DG403DY


## DG404

One DPST Switch per Package
Truth Table

| LOGIC | SWITCH |
| :---: | :---: |
| 0 | OFF |
| 1 | ON |
| Logic＂ 0 ＂ | $\leq 0.8 \mathrm{~V}$ |
| Logic＂ 1 ＂$\geq 2.4 \mathrm{~V}$ |  |

## ABSOLUTE MAXIMUM RATINGS

| $\mathrm{V}+$ to V － |  |
| :---: | :---: |
| GND to V－ | 25V |
| $V_{L}$ to V－ | （GND－0．3 V）to 44 V |
| Digital Inputs ${ }^{1} \mathrm{~V}_{\mathrm{S}}, \mathrm{V}_{\mathrm{D}}$ | ．．．．．（V－）-2 V to（ $\mathrm{V}+$ plus 2 V ） or 30 mA ，whichever occurs first |
| Current（Any Terminal） | Continuous ．．．．．．．．．．．． 30 mA |
| Current，S or D（Pulsed | ms 10\％duty）．．．．．．．． 100 mA |
| Storage Temperature | （A Suffix）．．．．．．．．-65 to $150^{\circ} \mathrm{C}$ （D Suffix）．．．．．．．-65 to $125^{\circ} \mathrm{C}$ |
| Operating Temperature | （A Suffix）$\ldots \ldots . . .-55$ to $125^{\circ} \mathrm{C}$ （D Suffix）．．．．．．．-40 to $85^{\circ} \mathrm{C}$ |

Power Dissipation（Package）＊
16－Pin Plastic DIP＊＊．．．．．．．．．．．．．．．．．．．．．．．． 450 mW
16－Pin CerDIP＊＊＊．．．．．．．．．．．．．．．．．．．．．．．．．． 900 mW
20－Pin LCC＊＊＊＊．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 750 mW
16－Pin SO＊＊＊＊＊．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 600 mW
＊All leads welded or soldered to PC board．
＊＊Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$
＊＊＊Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$
＊＊＊＊Derate $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$
＊＊＊＊＊Derate $7.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$
${ }^{1}$ Signals on $S x$ ，Dx or INx exceeding $V+$ or $V$－will be clamped by internal diodes．Limit forward diode current to maximum current ratings．

Siliconix incorporated

ELECTRICAL CHARACTERISTICS

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} V_{+}=15 \mathrm{~V} \\ V_{-}=-15 \mathrm{~V} \\ V_{L}=5 \mathrm{~V} \\ G N D=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN}}=2.4 \mathrm{~V}, 0.8 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAx ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {ANALOG }}$ |  |  |  | -15 | 15 | -15 | 15 | V |
| Drain-Source ON Resistance | rosion) | $\begin{aligned} & \mathrm{V}_{+}=13.5 \mathrm{~V}, \mathrm{~V}-=-13.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}}= \pm 10 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 20 |  | 35 45 |  | 45 | $\Omega$ |
| Delta Drain-Source ON Resistance | $\Delta r_{\text {DS }}(\mathrm{ON})$ | $\begin{gathered} V_{+}=16.5 \mathrm{~V}, V-=-16.5 \mathrm{~V} \\ \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}, V_{D}=5,0,-5 \mathrm{~V} \end{gathered}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 3.0 |  | 3.0 5.0 |  | 3.0 5.0 |  |
| Switch OFF Leakage Current | Is(OFF) | $\begin{aligned} & V_{+}=16.5 \mathrm{~V}, \mathrm{~V}-=-16.5 \mathrm{~V} \\ & V_{D}=-15.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=15.5 \mathrm{~V} \\ & V_{D}=15.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=-15.5 \mathrm{~V} \end{aligned}$ | 1 | -. 01 | $\begin{array}{\|c} -0.25 \\ -20 \end{array}$ | $\begin{gathered} 0.25 \\ 20 \end{gathered}$ | $\begin{gathered} -0.50 \\ -20 \end{gathered}$ | $\begin{gathered} 0.50 \\ 20 \end{gathered}$ | nA |
|  | Id (OFF) |  | 1 | -. 01 | $\begin{gathered} -0.25 \\ -20 \end{gathered}$ | $\begin{gathered} 0.25 \\ 20 \end{gathered}$ | $\begin{gathered} -0.50 \\ -20 \end{gathered}$ | $\begin{gathered} 0.50 \\ 20 \end{gathered}$ |  |
| Channel ON Leakage Current | $\begin{gathered} \mathrm{I}_{\mathrm{P}(\mathrm{ON})}+ \\ \mathrm{I}_{\mathrm{S}(\mathrm{ON})} \end{gathered}$ | $\begin{gathered} \mathrm{V}+=16.5 \mathrm{~V}, \mathrm{~V}-=-16.5 \mathrm{~V} \\ V_{D}=\mathrm{V}_{\mathrm{S}}= \pm 15.5 \mathrm{~V} \end{gathered}$ | 1 2 | -0.04 | -0.4 -40 | 0.4 40 | $\begin{aligned} & -1.0 \\ & -40 \end{aligned}$ | 1.0 40 |  |

INPUT

| Input Current with $\mathrm{V}_{\mathrm{IN}}$ LOW | $I_{\text {IL }}$ | V IN $\begin{aligned} & \text { Under Test } \\ & \text { All Other }=2.4 \mathrm{~V}\end{aligned}$ | 1,2 | . 005 | -1.0 | 1.0 | -1.0 | 1.0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Current with $V_{\mathbb{I N}}$ HiGH | $1_{1 H}$ | $\mathrm{V}_{\mathrm{IN}}$ Under Test $=2.4 \mathrm{~V}$ <br> All Other $=0.8 \mathrm{~V}$ | 1,2 | . 005 | -1.0 | 1.0 | -1.0 | 1.0 |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |
| Turn-ON Time | ${ }^{\text {ton }}$ | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=300 \Omega, C_{\mathrm{L}}=35 \mathrm{pF} \\ \text { See Figure } 1 \mathrm{~A} \end{gathered}$ | 1 | 100 |  | 150 |  | 150 | ns |
| Turn-OFF Time | $t_{\text {OFF }}$ |  | 1 | 60 |  | 100 |  | 100 |  |
| Break-Before-Make Time Delay | ${ }^{\text {D }}$ | $\begin{aligned} & R_{\mathrm{L}}= 300 \Omega, C_{\mathrm{L}}=35 \mathrm{pF} \\ & \mathrm{DG402/DG403} \end{aligned}$ | 1 | 20 | 10.0 |  | 10.0 |  |  |
| Charge Injection | Q | $\begin{gathered} C_{\mathrm{L}}=10,000 \mathrm{pF} \\ \mathrm{~V}_{\text {gen }}=0 \mathrm{~V}, \mathrm{R}_{\text {gen }}=0 \Omega \end{gathered}$ | 1 | 60 |  | 100 |  | 100 | pC |
| Off Isolation |  | $\begin{gathered} R_{L}=100 \Omega, C_{L}=5 \mathrm{pF} \\ f=1 \mathrm{MHz} \end{gathered}$ | 1 | 72 |  |  |  |  |  |
| $\begin{aligned} & \text { Crosstalk }^{f} \\ & \text { (Channel-to-Channel) } \end{aligned}$ |  | Any Other Channel Switches $\begin{gathered} R_{L}=100 \Omega, C_{L}=5 \mathrm{pF} \\ f=1 M \mathrm{MHz} \end{gathered}$ | 1 | 90 |  |  |  |  | dB |
| Source-OFF Capacitance | $C_{\text {S(OFF) }}$ | $\begin{aligned} & V_{S}=0 \mathrm{~V} \\ & f=1 \mathrm{MHz} \end{aligned}$ | 1 | 12 |  |  |  |  | pF |
| Drain-OFF Capacitance | $C_{\text {d(OFF) }}$ |  | 1 | 12 |  |  |  |  |  |
| Drain and Source ON Capacitance | $\begin{gathered} C_{D(O N)}+ \\ C_{S(O N)} \end{gathered}$ |  | 1 | 39 |  |  |  |  |  |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}+=15 \mathrm{~V} \\ \mathrm{~V}-=-15 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V} \\ \mathrm{GND}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathbb{N}}=2.4 \mathrm{~V}, 0.8 \mathrm{~V}^{\mathrm{e}} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55^{\circ} \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | $\begin{gathered} \mathrm{V}+=16.5 \mathrm{~V}, \mathrm{~V}-=-16.5 \mathrm{~V} \\ \mathrm{~V}_{\mathbb{N}}=0.0 \text { or } 5.0 \mathrm{~V} \end{gathered}$ | 1 2,3 | 0.01 |  | 1 5 |  | 1 5 | $\mu \mathrm{A}$ |
| Negative Supply Current | 1- |  | 1 2,3 | -0.01 | $\begin{aligned} & -1 \\ & -5 \end{aligned}$ |  | -1 -5 |  |  |
| Logic Supply Current | $I_{L}$ |  | 2, ${ }_{\text {2, }}$ | 0.01 |  | 1 5 |  | 1 5 |  |
| Ground Current | $I_{\text {GND }}$ |  | 2, ${ }_{\text {2, }}$ | -0.01 | -1 -5 |  | -1 -5 |  |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. $\mathrm{V}_{\mathbb{N}}=$ input voltage to perform proper function.
f. Crosstalk performance is improved to 110 dB (typ.) with LCC package.

## DIE TOPOGRAPHY



Siliconix
incorporated



## DIE TOPOGRAPHY (Cont'd)




Siliconix
incorporated


TYPICAL CHARACTERISTICS






Leakage currents in this region are determined by extrapolation. Attempts to measure in production are limited by the ability to control humidity and leakages pin to pin below the dew point (where water condenses).

Siliconix
incorporated
DG400-405


 limited by the ability to control humidity and leakages pin to pin below the dew point (where water condenses).



Switching Time vs. ** Input Logic Voltage ( $\mathrm{V}_{\mathrm{IN}}$ )




Switching Time vs. ** Temperature




[^3]
## TYPICAL CHARACTERISTICS (Cont'd)



## SWITCHING TIME TEST CIRCUIT

Vo is the steady state output with the switch on. Feedthrough via switch capacitance may result in spikes at the leading and trailing edge of the output waveform.



Repeat test for $\mathrm{N}_{2}$ and $\mathrm{S}_{2}$
For load conditions, See Electrical Characteristics $C_{L}$ (includes fixture and stray capacitance)
$V_{O}=V_{S} \frac{R_{L}}{R_{L}+r_{\text {DS(ON) }}}$

Figure 1

## BREAK-BEFORE-MAKE TEST CIRCUIT


(includes fixture and stray capacitance)

Siliconix
incorporated


## OFF ISOLATION TEST CIRCUIT



OFF ISOLATION $=20 \log \frac{V_{D}}{V_{S}}$

## INSERTION LOSS TEST CIRCUIT



## CROSSTALK TEST CIRCUIT



| FREQUENCY <br> TESTED | SIGNAL <br> GENERATOR | ANALYZER |
| :---: | :--- | :--- |
| 100 Hz to |  |  |
| 13 MHz | HP330B <br> Automatic <br> Synthesizer | HP3571A <br> Tracking <br> Spectrum <br> Analyzer |

## SOURCE/DRAIN ON CAPACITANCE



## SOURCE/DRAIN OFF CAPACITANCE




Note: All Resistors are $10 \mathrm{k} \Omega$ unless otherwise specified


Note: SO Package is the same as the DIP


PIN DESCRIPTION

## SYMBOL DESCRIPTION

| S | An Analog Channel Input or Output |
| :--- | :--- |
| D | An Analog Channel Output or Input |
| IN | Logic Control Input |
| V+ | Positive Supply Voltage |
| V- | Negative Supply Voltage |
| GND | Digital Ground |
| V | Logic Supply Voltage |

## Stereo Source Selectors:

A single logic signal controls the status of all four switches of the device, simplifying stereo source switching. The low on-resistance ( $<35 \Omega$ ) minimizes total harmonic distortion.

## Dual Slope Integrators:

The DG403 is well suited to configure a selectable slope integrator. One control signal selects the
timing capacitor $\mathrm{C}_{1}$ or $\mathrm{C}_{2}$. Another one selects $\mathrm{E}_{\text {In }}$ or discharges the capacitor in preparation for the next integration cycle.

## Band-Pass Switched Capacitor Filter:

Single-pole double-throw switches are a common element for switched capacitor networks and filters. The fast switching times and low leakage of the DG403 allow for higher clock rates and consequently higher filter operating frequencies.



Band-Pass Switched Capacitor Filter

Siliconix
incorporated

## FEATURES

- Low rDS(ON) (100 $\Omega$ max)
- Low Charge Injection ( $\mathrm{Q}<10 \mathrm{pC}$ )
- Fast Transition Time (150 ns max)
- Low Power ( $I_{s}<35 \mu \mathrm{~A}$ )
- ESDS Protection > $\geq 4000 \mathrm{~V}$


## BENEFITS

- Reduced Switching Errors
- Reduced Glitching
- Improved Data Throughput
- Reduced Power Consumption
- Increased Ruggedness

APPLICATIONS<br>- Data Acquisition Systems<br>- Audio Signal Routing and<br>Multiplexing / Demultiplexing<br>- ATE Systems<br>- Battery Operated Systems<br>- High Rel Systems

## DESCRIPTION

The DG408 is an 8-channel single-ended analog multiplexer designed to connect 1 of 8 inputs to a common output as determined by a 3-bit binary address ( $A_{0}, A_{1}, A_{2}$ ). The DG409, is a 4-channel differential analog multiplexer designed to connect 1 of 4 differential inputs to a common dual output as determined by its 2 bit binary address ( $A_{0}, A_{1}$ ). Break-before-make switching action protects against momentary crosstalk between adjacent channels.

An ON channel conducts current equally well in both directions. In the OFF state each channel blocks voltages up to the power supply rails. An enable (EN) function allows the user to reset the multiplexer/demultiplexer to all switches OFF for stacking several devices. All control inputs, address ( $A_{x}$ ) and enable (EN) are TTL compatible over the full specified operating temperature range.

Applications for the DG408/409 include high speed data acquisition, audio signal switching and routing, ATE systems, and avionics. High performance and low power dissipation make them ideal for battery operated and remote instrumentation applications.

Designed in the 44 V silicon-gate CMOS process, the absolute maximum voltage rating is extended to 44 volts, allowing operation with $\pm 20 \mathrm{~V}$ supplies. Additionally, single supply operation is also allowed. An expitaxial layer prevents latchup.

Both DG408 and DG409 are available in dual-in-line ceramic and plastic packages, and are specified for operation over the military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) and industrial, $D$ suffix ( -40 to $85^{\circ} \mathrm{C}$ ) temperature ranges.

Dual-In-Line Package


Order Numbers:
CerDIP: DG408AK
Plastic: DG408DJ

Dual-In-Line Package


CerDIP: DG409AK Plastic: DG409DJ



DG409
Differential 4 Channel Multiplexer

ABSOLUTE MAXIMUM RATINGS

| Voltage Referenced to V - | Operating Temperature (A Suffix) ......... - 55 to $125^{\circ} \mathrm{C}$ |
| :---: | :---: |
| V+ ................................................ 44 V | (D Suffix) . . . . . . . . . 40 to $85^{\circ} \mathrm{C}$ |
| GND ............................................ 25 V | Storage Temperature (A Suffix) . . . . . . . . . . - 65 to $150^{\circ} \mathrm{C}$ |
|  | (D Suffix) . . . . . . . . . 65 to $125^{\circ} \mathrm{C}$ |
| Digital Inputs $\mathrm{g}, \mathrm{V}_{\mathrm{S}}, \mathrm{V}_{\mathrm{D}} \ldots \ldots$ ( $\left.\mathrm{V}-\mathrm{I}\right)-2 \mathrm{~V}$ to $(\mathrm{V}+$ ) +2 V or ......................... 20 mA , whichever occurs first. | Power Dissipation (Package)* |
|  | 16-Pin Ceramic DIP** . . . . . . . . . . . . . . . . . . . . . . 900 mW |
| Current (Any Terminal, Except S or D) ........... 30 mA | 16-Pin Plastic DIP*** . . . . . . . . . . . . . . . . . . . . . . 470 mW |
| Continuous Current, S or D ...................... 20 mA | * All leads soldered or weided to PC board. |
| Peak Current, S or D <br> (Pulsed at 1 ms, 10\% Duty Cycle Max) ........... 40 mA | ** Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$. <br> *** Derate $6.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$. |

ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Speclfied:$\begin{gathered} V_{+}=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ \text { GND }=0 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\stackrel{\mathrm{D}}{\text { SUFFIX }}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## SWITCH

| Analog Signal Range ${ }^{\text {c }}$ |  | $V_{\text {analog }}$ |  |  | 1,2,3 |  | -15 | 15 | -15 | 15 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drain-Source ${ }^{\text {e }}$ ON Resistance |  | $\mathrm{r}_{\mathrm{DS}}(\mathrm{ON})$ | $\begin{aligned} & \mathrm{V}_{\mathrm{D}}= \pm 10 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{S}}=-200 \mu \mathrm{~A} \\ & \text { Sequence Ea } \end{aligned}$ | $\begin{aligned} & =0.8 \mathrm{~V} \\ & =2.4 \mathrm{~V} \end{aligned}$ witch ON | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 40 |  | 100 |  | 100 | $\Omega$ |
| Greatest Change in $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ Between Channels ${ }^{f}$ |  | $r_{\mathrm{DS}(\mathrm{ON})}^{\Delta}$ | -10 V < | 10 V | 1 |  |  | 10 |  | 10 | \% |
| Source OFF Leakage Current |  | IS(OFF) | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ | $\begin{aligned} & V_{S}= \pm 10 \mathrm{~V} \\ & V_{D}=\mp 10 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  |  | 0.25 |  | 0.25 |  |
| Drain OFF <br> Leakage Current | DG408 | $I_{\text {D (OFF) }}$ |  | $\begin{aligned} & V_{D}= \pm 10 \mathrm{~V} \\ & V_{S}=\mp 10 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  |  | 0.50 |  | 0.50 | nA |
|  | DG409 |  |  | $\begin{aligned} & V_{D}= \pm 10 \mathrm{~V} \\ & V_{S}=\mp 10 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  |  | 0.25 |  | 0.25 |  |

ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER |  | SYMBOL | Test Conditions <br> Unless Otherwise Specified: $\begin{gathered} V+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ \text { GND }=0 \mathrm{~V} \end{gathered}$ |  | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{array}{\|c} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{array}$ |  | $\stackrel{D}{\text { SUFFIX }}$ |  |  |
|  |  | TEMP |  |  | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH (Cont'd) |  |  |  |  |  |  |  |  |  |  |  |
| Drain ON <br> Leakage Current | DG408 |  | $1 \mathrm{D}(\mathrm{ON})$ | $\mathrm{V}_{S}=\mathrm{V}_{\mathrm{D}}= \pm 10 \mathrm{~V}$ | Sequence Each Switch ON$\begin{aligned} & \mathrm{V}_{\mathrm{AL}}=0.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{AH}}=2.4 \mathrm{~V} \end{aligned}$ | 2, ${ }^{1}$ |  |  | 0.50 |  | 0.50 | nA |
|  | DG409 |  |  |  |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  |  | 0.25 |  | 0.25 |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |  |  |
| Logic Input Current Input Voltage HIGH |  | $I_{\text {AH }}$ | $\mathrm{V}_{\mathrm{A}}=2.4 \mathrm{~V}$ |  | 11 |  | -10 |  | $-10$ |  | $\mu \mathrm{A}$ |  |
|  |  | $\mathrm{V}_{\mathrm{A}}=15 \mathrm{~V}$ | 1 ${ }^{1}$ |  |  | 10 |  | 10 |  |  |
| Logic Input Current Input Voltage LOW |  |  | $l_{\text {AL }}$ | $\mathrm{V}_{\mathrm{EN}}=0,2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=0 \mathrm{~V}$ |  | 11 ${ }^{1}$ |  | -10 | 10 | -10 |  | 10 |
| DYNAMIIC |  |  |  |  |  |  |  |  |  |  |  |  |
| Switching Time of Multiplexer |  | ${ }^{\text {t TRANS }}$ | See Figure 1 |  | 1 |  |  | 150 |  | 150 |  |  |
| Break-Before-Make Interval |  | ${ }^{\text {t OPEN }}$ | See Figure 3 |  | 1 |  | 20 |  | 20 |  |  |  |
| Enable Turn ON Time |  | ${ }^{\text {ton(EN) }}$ | See Figure 2 |  | 1 |  |  | 150 |  | 150 |  |  |
| Enable Turn OFF Time |  | ${ }^{\text {t O OFF (EN }}$ ) |  |  | 1 |  |  | 150 |  | 150 |  |  |
| Charge Injection |  | Q |  |  | 1 | 10 |  |  |  |  | pC |  |
| OFF Isolation |  |  | $\begin{gathered} V_{E N}=0 \mathrm{~V}, R_{L}=1 \mathrm{k} \Omega \\ C_{L}=15 \mathrm{pF}, V_{S}=7 \mathrm{~V}_{\mathrm{RMS}} \\ \mathrm{f}=500 \mathrm{kHz} \end{gathered}$ |  | 1 | 90 |  |  |  |  | dB |  |
| Loglc Input Capacitance |  | $C_{\text {in }}$ | $f=1 \mathrm{MHz}$ |  | 1 | 8 |  |  |  |  |  |  |
| Source OFF Capacitance |  | $\mathrm{C}_{\text {S(OFF) }}$ | $\begin{aligned} & V_{E N}=0 \mathrm{~V} \\ & f=140 \mathrm{kHz} \end{aligned}$ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ | 1 | 5 |  |  |  |  |  |  |
| Drain OFF Capacitance | DG408 | $\mathrm{C}_{\text {D(OFF) }}$ |  | $\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}$ | 1 | 40 |  |  |  |  |  |  |
|  | DG409 |  |  |  | 1 | 20 |  |  |  |  |  |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |  |  |  |
| Positive Supply Current |  | $1+$ | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=0 \mathrm{~V}$ |  | 1 |  |  | 35 |  | 35 | HA |  |
| Negative Supply Current |  | 1- |  |  | 1 |  | -35 |  | -35 |  |  |  |

## ELECTRICAL CHARACTERISTICS ${ }^{2}$

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. Sequence each switch ON.
f. $\Delta r_{D S(O N)}=\left(\frac{r_{D S(O N)} M A X-r_{D S(O N)} M I N}{r_{D S(O N)} A V E}\right)$
g. Maximum voltages and currents can not necessarily be applied simultaneously.

## TRUTH TABLES

DG408

| $A_{2}$ | $A_{1}$ | $A_{0}$ | EN | SWITCH |
| :---: | :---: | :---: | :---: | :---: |
| $X$ | $X$ | $X$ | 0 | NONE |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 2 |
| 0 | 1 | 0 | 1 | 3 |
| 0 | 1 | 1 | 1 | 4 |
| 1 | 0 | 0 | 1 | 5 |
| 1 | 0 | 1 | 1 | 6 |
| 1 | 1 | 0 | 1 | 7 |
| 1 | 1 | 1 | 1 | 8 |

$$
\text { Logic " } 0 \text { " }=\mathrm{V}_{\mathrm{AL}}<0.8 \mathrm{~V} \text {, Logic " } 1 "=\mathrm{V}_{\mathrm{AH}}>2.4 \mathrm{~V}
$$

## SWITCHING TIME TEST CIRCUIT



Figure 1


Figure 2


Figure 3

## Precision Monolithic Quad SPST CMOS Analog Switches

## FEATURES

- $\pm 15$ Volt Input Range
- ON Resistance < $35 \Omega$
- Fast Switching Action
ton $<175 \mathrm{~ns}$
tofF < 145 ns
- Ultra Low Power Requirements
( $P_{D}<35 \mu W$ )
- TTL, CMOS Compatible
- ESDS Protection $> \pm 4000 \mathrm{~V}$


## BENEFITS

- Widest Dynamic Range
- Low Signal Errors and Distortion
- Break-Before-Make Switching Action
- Simple Interfacing


## APPLICATIONS

- High Performance Audio and Video Switching
- Precision Automatic Test Equipment
- Precision Data Acquisition
- Sample and Hold Circuits
- Communication Systems
- Battery Operated Systems


## DESCRIPTION

The DG411 series of monolithic quad analog switches was designed to provide high speed, low error switching of precision analog, audio and video signals. Combining low power ( $<35 \mu \mathrm{~W}$ ) with high speed (toN < 175 ns ), the DG411 family is ideally suited for portable and battery powered industrial and military applications.

Tio achieve high-voltage ratings and superior switching performance, the DG411 series was built on Siliconix's high voltage silicon gate process. An epitaxial layer prevents latchup.

Each switch conducts equally well in both directions when ON, and blocks up to 30 volts peak-to-peak when OFF. ON resistance is very flat over the full $\pm 15 \mathrm{~V}$ analog range, rivaling JFET performance without the inherent dynamic range limitation.

The three devices in this series are differentiated by the type of switch action as shown in the functional block diagrams. Package options include the 16 -pin CerDIP, plastic and small outline (SO) packages. Performance grades include both the industrial, $D$ suffix ( -40 to $85^{\circ} \mathrm{C}$ ), and the military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) temperature ranges.


Siliconix
incorporated

DG412
Four SPST Switches per Package
Truth Table

| LOGIC | SWITCH |
| :---: | :---: |
| 0 | OFF |
| 1 | ON |

Logic " 0 " $\leq 0.8 \mathrm{~V}$
Logic " 1 " $\geq 2.4 \mathrm{~V}$
*Switches shown for logic "1" input.


## ABSOLUTE MAXIMUM RATINGS

V+ to V-44 V

GND to $V$ - ................................................. . . 25 V
V $\quad$.................................. (GND -0.3 V ) to 44 V
Digital Inputs, $\mathrm{V}_{\mathrm{S}}, \mathrm{V}_{\mathrm{D}}{ }^{1}$ .......... (V-) -2 $V$ to ( $\mathrm{V}+$ ) +2 V or 30 mA , whichever occurs first
Continuous Current (Any Terminal) $\qquad$ 30 mA

Current, S or D (Pulsed $1 \mathrm{~ms}, 10 \%$ Duty Cycle) . 100 mA
Storage Temperature (A Suffix) ............ - 65 to $150^{\circ} \mathrm{C}$
(D Suffix) ............ -65 to $125^{\circ} \mathrm{C}$
Operating Temperature (A Suffix) . . . . . . . . . -55 to $125^{\circ} \mathrm{C}$
(D Suffix) .......... -40 to $85^{\circ} \mathrm{C}$
Power Dissipation (Package)*
16-Pin Plastic DIP** ..... 470 mW
16-Pin CerDIP*** ..... 900 mW
16-Pin SO**** ..... 600 mW

* All leads welded or soldered to PC board
** Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.*** Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.**** Derate $7.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
1 Signals on Sx, Dx, or INx exceeding V+ or V- will beclamped by internal diodes. Limit forward diodecurrent to maximum current ratings.


## ELECTRICAL CHARACTERISTICS

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}_{+}=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathbb{I N}}=2.4 \mathrm{~V}, 0.8 \mathrm{~V} \mathrm{e} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## SWITCH

| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {ANaLog }}$ |  |  |  |  | -15 | 15 | -15 | 15 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drain-Source ON Resistance | r DS (ON) | $\begin{aligned} & \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}}= \pm 8.5 \mathrm{~V} \\ & \mathrm{~V}+=13.5 \mathrm{~V}, \mathrm{~V}-=-13.5 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 25 |  | 35 45 |  | 35 45 | $\Omega$ |
| Switch OFF Leakage Current | $I_{\text {S (OFF) }}$ | $\begin{aligned} & V_{+}=16.5 \mathrm{~V} \\ & V_{-}=-16.5 \mathrm{~V} \end{aligned}$ | $V_{D}=-15.5 \mathrm{~V}$ $\mathrm{~V}_{S}=15.5 \mathrm{~V}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | -0.1 | $\begin{gathered} -0.25 \\ -20 \end{gathered}$ | $\begin{gathered} 0.25 \\ 20 \end{gathered}$ | $\begin{gathered} -0.25 \\ -20 \end{gathered}$ | $\begin{gathered} 0.25 \\ 20 \end{gathered}$ | nA |
|  | ${ }^{\text {I }}$ ( OFF ) |  | $\begin{aligned} & V_{D}=15.5 \mathrm{~V} \\ & V_{S}=-15.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | -0.1 | $\begin{gathered} -0.25 \\ -20 \end{gathered}$ | $\begin{gathered} 0.25 \\ 20 \end{gathered}$ | $\begin{gathered} -0.25 \\ -20 \end{gathered}$ | $\begin{gathered} 0.25 \\ 20 \end{gathered}$ |  |
| Channel ON Leakage Current | $\begin{aligned} & I_{\mathrm{D}(\mathrm{ON})}+ \\ & \mathrm{I}_{\mathrm{S}(\mathrm{ON})} \end{aligned}$ |  | $\mathrm{V}_{S}=\mathrm{V}_{\mathrm{D}}= \pm 15.5 \mathrm{~V}$ | 1,3 2 | -0.1 | $\begin{aligned} & -0.4 \\ & -40 \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 40 \end{aligned}$ | $\begin{aligned} & -0.4 \\ & -40 \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 40 \end{aligned}$ |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |
| Input Current with $\mathrm{V}_{\mathbb{I}}$ LOW | 111 | $\mathrm{V}_{\mathbb{N}}$ Under Test $=0.8 \mathrm{~V}$ <br> All Other $=2.4 \mathrm{~V}$ |  | 1,2,3 | . 005 | -0.5 | 0.5 | -0.5 | 0.5 | $\mu \mathrm{A}$ |
| $\begin{aligned} & \text { Input Current with } \mathrm{V}_{\mathbb{I}} \\ & \text { HIGH } \end{aligned}$ | $1_{1 H}$ | $\mathrm{V}_{\mathbb{I}}$ Under Test $=2.4 \mathrm{~V}$ <br> All Other $=0.8 \mathrm{~V}$ |  | 1,2,3 | . 005 | -0.5 | 0.5 | -0.5 | 0.5 |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |
| Turn-ON Time | ${ }^{\text {t }} \mathrm{ON}$ | $R_{L}=300 \Omega, C_{L}=35 \mathrm{pF}$ <br> See Switching Time Test Circuit $\mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}$ |  | 1,3 | 110 |  | 175 |  | 175 | ns |
| Turn-OFF Time | ${ }^{\text {t OFF }}$ |  |  | 1,3 | 100 |  | 145 |  | 145 |  |
| Break-Before-Make Time Delay | ${ }^{\text {D }}$ | DG413 Only$R_{L}=300 \Omega, C_{L}=35 \mathrm{pF}$ |  | 1 | 25 | 10 |  | 10 |  |  |
| Charge Injection | Q | $\begin{gathered} V_{\text {gen }}=0 \mathrm{~V}, R_{\text {gen }}=0 \Omega \\ C_{\mathrm{L}}=10 \mathrm{nF} \end{gathered}$ |  | 1 | 5 |  |  |  |  | pC |
| OFF Isolation ${ }^{\text {c }}$ |  | $\begin{gathered} R_{L}=50 \Omega, C_{L}=5 \mathrm{pF} \\ f=1 \mathrm{MHz} \end{gathered}$ |  | 1 | 68 |  |  |  |  | dB |
| Crosstalk ${ }^{\text {c }}$ <br> (Channel-to-Channel) |  | Any Other Channel Switches$\begin{gathered} R_{L}=50 \Omega, C_{L}=5 \mathrm{pF} \\ f=1 \mathrm{MHz} \end{gathered}$ |  | 1 | 85 |  |  |  |  |  |
| Source OFF Capacitance ${ }^{\text {c }}$ | $\mathrm{C}_{\text {S(OFF) }}$ | $f=1 \mathrm{MHz}$ |  | 1 | 9 |  |  |  |  | pF |
| Drain OFF Capacitance ${ }^{\text {c }}$ | $C_{\text {d ( }}$ (FF) |  |  | 1 | 9 |  |  |  |  |  |
| Drain and Source ON ${ }^{\text {c }}$ Capacitance | $\begin{aligned} & C_{D(O N)} \\ & +C_{S(O N)} \end{aligned}$ |  |  | 1 | 18 |  |  |  |  |  |

Siliconix
incorporated
DG411/412/413
ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & V_{+}=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ & V_{\mathrm{L}}=5 \mathrm{~V}, G N D=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=2.4 \mathrm{~V}, 0.8 \mathrm{Ve} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{array}{\|c\|} \hline \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \\ \hline \end{array}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | $\mathrm{MIN}^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | $\begin{gathered} \mathrm{V}_{+}=16.5 \mathrm{~V}, \mathrm{~V}-=-16.5 \mathrm{~V} \\ \mathrm{~V}_{\mathbb{N}}=0 \text { or } 5 \mathrm{~V} \end{gathered}$ | 1 | . 0001 |  | 1 5 |  | 1 5 | $\mu \mathrm{A}$ |
| Negative Supply Current | 1- |  | 1 | -. 0001 | -1 -5 |  | -1 -5 |  |  |
| Logic Supply Current | $I_{L}$ |  | 1 2 | -. 0001 |  | 1 5 |  | 1 5 |  |
| Ground Current | $I_{\text {GND }}$ |  | 1 | -. 0001 | -1 -5 |  | -1 -5 |  |  |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  | Test Conditions Unless Otherwise Specified$\begin{aligned} & V_{+}=12 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V} \\ & V_{\mathrm{L}}=5 \mathrm{~V}, G N D=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=2.4 \mathrm{~V}, 0.8 \mathrm{Ve} \end{aligned}$ | (UNIPOLAR SUPPLY) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL |  | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125, \\ & 3=-55, \end{aligned}$ | $\begin{aligned} & 85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | $\begin{array}{r} \text { suf } \\ -55 \text { to } \end{array}$ | A $125^{\circ} \mathrm{C}$ | $\begin{array}{r} \mathrm{Sut} \\ -40 \mathrm{t} \\ \hline \end{array}$ | FIX <br> $85^{\circ} \mathrm{C}$ |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## SWITCH

| Analog Signal Range ${ }^{c}$ | $V_{\text {ANALOG }}$ |  |  |  | 0 | 12 | 0 | 12 | V |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Draln-Source ON <br> Resistance | $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ | $\mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}}=3.8 \mathrm{~V}$ <br> $\mathrm{~V}+=10.8 \mathrm{~V}$ | 1,3 <br> 2 | 40 |  | 80 <br> 100 |  | 80 <br> 100 | $\Omega$ |

## DYNAMIC

| Turn-ON Time | ${ }^{\text {ton }}$ | $R_{L}=300 \Omega, C_{L}=35 \mathrm{pF}$ <br> See Switching Time Test Circuit $V_{S}=8 \mathrm{~V}$ | 1,3 | 175 |  | 250 |  | 250 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Turn-OFF Time | ${ }^{\text {toff }}$ |  | 1,3 | 95 |  | 125 |  | 125 |  |
| Break-Before-Make Time Delay | ${ }^{\text {D }}$ D | DG413 Only $R_{L}=300 \Omega, C_{L}=35 \mathrm{pF}$ | 1 | 25 | 10 |  | 10 |  |  |
| Charge Injection | Q | $\begin{gathered} V_{\text {gen }}=0 \mathrm{~V}, R_{\text {gen }}=0 \Omega \\ C_{L}=10 \mathrm{nF} \end{gathered}$ | 1 | 25 |  |  |  |  | pC |

SUPPLY

| Positive Supply Current | $1+$ | $\mathrm{V}_{\mathbb{I}}=0$ or 5 V | $\mathrm{V}+=13.2 \mathrm{~V}$ | 1 2 | . 0001 |  | 1 5 |  | 1 5 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Negative Supply Current | I- |  |  | 1 | -. 0001 | $\begin{aligned} & -1 \\ & -5 \end{aligned}$ |  | $\begin{aligned} & -1 \\ & -5 \end{aligned}$ |  |  |
| Logic Supply Current | $I_{L}$ |  | $\mathrm{V}_{\mathrm{L}}=5.25 \mathrm{~V}$ | 1 2 | -. 0001 |  | 1 |  | 1 5 |  |
| Ground Current | 1 GND |  |  | 1 2 | -. 0001 | $\begin{aligned} & -1 \\ & -5 \end{aligned}$ |  | -1 -5 |  |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typlcal values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. $\mathrm{V}_{\mathbb{N}}=$ input voltage to perform proper function.

## DIE TOPOGRAPHY



## TYPICAL CHARACTERISTICS





Charge Injection vs.
Analog Voltage ( $V_{S}$ )

$\mathrm{V}_{\mathrm{s}}$ - SOURCE VOLTAGE (V)

## SWITCHING TIME TEST CIRCUIT

$V_{O}$ is the steady state output with the switch ON. Feedthrough via switch capacitance may result in spikes at the leading and trailing edge of the output waveform.


NOTE: Logic input waveform is inverted for switches that have the opposite logic sense


Repeat test for all $\mathbb{N}$ and S .
For load conditions, See Electrical Characteristics
$q$ (includes fixture and stray capacitance)

$$
v_{0}=v_{S} \frac{R_{L}}{R_{L}+R_{D S(O N)}}
$$




$$
Q=\Delta v_{0} c_{L}
$$

$\mathbb{N}_{\mathrm{x}}$ dependent on switch configuration
Input polarity determined by sense of switch

## CROSSTALK TEST CIRCUIT



| FREQUENCY <br> TESTED | SIGNAL <br> GENERATOR | ANALYZER |
| :---: | :--- | :--- |
| 100 Hz to <br> 13 MHz | HP3330B <br> Automatic <br> Synthesizer | HP3571A <br> Tracking <br> Spectrum <br> Analyzer |



| FREQUENCY <br> TESTED | SIGNAL <br> GENERATOR | ANALYZER |
| :---: | :--- | :--- |
| 100 Hz to <br> 13 MHz | HP3330B <br> Automatic <br> Synthesizer | HP3571A <br> Tracking <br> Spectrum <br> Analyzer |

INSERTION LOSS TEST CIRCUIT


| FREQUENCY <br> TESTED | SIGNAL <br> GENERATOR | ANALYZER |
| :---: | :--- | :--- |
| 100 Hz to |  |  |
| 13 MHz | HP3330B <br> Automatic <br> Synthesizer | HP3571A <br> Tracking <br> Spectrum <br> Analyzer |




## SCHEMATIC DIAGRAM (Typical Channel)



## BURN-IN CIRCUITS



Note: All resistors are $10 \mathrm{k} \Omega$ unless otherwise specified.

PIN DESCRIPTION

SYMBOL DESCRIPTION
S Analog Channel Input or Output
D Analog Channel Output or Input
IN Logic Control input
V+ Positive Supply Voltage
V- Negative Supply Voltage
GND Digital Ground
VL Logic Supply Voltage

## APPLICATIONS

## Single Supply Operation:

The DG411/412/413 are characterized and tested for single supply operation at 12 volts. Although these devices can be operated with single supplies from 7.5 up to $22 \mathrm{~V}, 12$ volts was selected as the test voltage because a majority of the applications use 12 volts. To function properly 12 volts is tied to pin 13 and 0 volts is tied to pin 4 . Note: Pin 12 still requires 5 volts for proper TTL compatible switching.

## Fast Sample and Hold:

The bulk of errors in sample and hold circuits attributed to analog switches come from two parameters - leakage currents and charge injection. Both parameters cause completely different errors to take place. Leakage currents discharge the holding capacitor ( $\mathrm{CH}_{\mathrm{H}}$ ) with time causing droop, while charge injection causes a dc offset to occur. The DG411/412/413's very low leakage current ( 250 pA) and charge injection ( 5 pC ) specifications enhance sample and hold (Figure 1) accuracy.


Figure 1. Fast, Accurate Sample and Hold

## Summing Amplifier

When driving a high impedance, high capacitance load such as shown in Figure 2, where the inputs to
the summing amplifier have some noise filtering, it is necessary to have shunt switches for rapid discharge of the filter capacitor thus preventing offsets from occuring at the output.


Figure 2. Summing Amplifier

## FEATURES

- $\pm 15$ Volt Inpút Range
- ON Resistance < $35 \Omega$
- Fast Switching Action
ton < 175 ns
toff < 145 ns
- Ultra Low Power

Requirements
( $\mathrm{PD}_{\mathrm{D}} \leq 35 \mu \mathrm{~W}$ )

- TTL and CMOS Compatible
- MiniDIP and SO Packaging
- ESDS Protection > $\pm 4000 \mathrm{~V}$


## BENEFITS

- Wide Dynamic Range
- Low Signal Errors and Distortion
- Break-Before-Make

Switching Action

- Simple Interfacing
- Reduced Board Space
- Improved Reliability


## APPLICATIONS

- Precision Test

Equipment

- Precision Instrumentation
- Battery Operated

Systems

- Sample and Hold Circuits


## DESCRIPTION

The DG417, DG418 and DG419 monolithic CMOS analog switches were designed to provide high performance switching of analcg signals. Combining low power $(<35 \mu \mathrm{~W})$, low leakages, high speed, low ON resistance and small physical size, the DG417 series is ideally suited for portable and battery powered industrial and military applications requiring high performance and efficient use of board space.

To achieve high voltage ratings and superior switching performance, the DG417 series is built on Sliconix's high voltage silicon gate (HVSG) process. Break-before-make is guaranteed for the DG419, which is an SPDT configuration. An epitaxial layer
prevents latchup.
Each switch conducts equally well in both directions when ON, and blocks up to 30 volts peak-to-peak when OFF. ON resistance is very flat over the full $\pm 15 \mathrm{~V}$ analog range, rivaling JFET performance without the inherent dynamic range and supply voltage limitations.

The three devices are differentiated by their switch action as shown in the functional block diagrams. Package options include the 8 -pin plastic and ceramic DIP, and the small outline. Performance grades include both the industrial, D suffix ( -40 to $85^{\circ} \mathrm{C}$ ) and the military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) temperature ranges.

PIN CONFIGURATION AND FUNCTIONAL BLOCK DIAGRAM


CerDIP: DG417AK, DG417AK/883
Plastic: DG417DJ


* Switch Shown for Logic "1" Input


## PIN CONFIGURATION AND FUNCTIONAL BLOCK DIAGRAM (Cont'd)



CerDIP: DG418AK, DG418AK/883
Plastic: DG418DJ


CerDIP: DG419AK, DG419AK/883
Plastic: DG419DJ


## DG419

One SPDT Switch per Package

| Truth Table $^{*}$ |  |  |  |
| :---: | :---: | :---: | :---: |
| LOGIC | SWITCH 1 | SWITCH 2 |  |
| 0 | ON | OFF |  |
| 1 | OFF | ON |  |
| Logic " 0 " $>0.8 \mathrm{~V}$ |  |  |  |
| Logic " $1 " \geq 2.4 \mathrm{~V}$ |  |  |  |

* Switches Shown for Logic "1" Input


## ABSOLUTE MAXIMUM RATINGS

## Voltages Referenced to V -

V+44 V
GND ..... 25 V
$V_{L}$ (GND -0.3 V) to 44 V
Digital Inputs $\mathrm{V}_{\mathrm{S}}, \mathrm{V}_{\mathrm{D}}{ }^{1}$
$(\mathrm{V}-)-2 \mathrm{~V}$ to $(\mathrm{V}+)^{2}+2 \mathrm{~V}$ ... or 30 mA , whichever occurs first
Current, (Any Terminal) Continuous ..... 30 mA
Current (S or D) Pulsed $1 \mathrm{~ms}, 10 \%$ duty cycle ... 100 mA
Storage Temperature (A Sufflx) -65 to $150^{\circ} \mathrm{C}$(D Suffix) . ........... -65 to $125^{\circ} \mathrm{C}$
Operating Temperature (A Suffix) ..... -55 to $125^{\circ} \mathrm{C}$(D Suffix) ............ -40 to $85^{\circ} \mathrm{C}$
Power Dissipation (Package)*
8-Pin Plastic DIP** ..... 400 mW
8-Pin CerDIP*** ..... 600 mW
8-Pin SO**** ..... 400 mW

* All leads welded or soldered to PC board.
* Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$
*** Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
**** Derate $6.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.

1 Signals on $S, D$, or $\mathbb{N}$ exceeding $V+$ or $V$ - will be clamped by internal diodes. Limit forward diode current to maxi mum current ratings.

Siliconix incorporated

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & \mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=2.4 \mathrm{~V}, 0.8 \mathrm{~V} \text { e } \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{array}{r} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{array}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## SWITCH

| Analog Signal Range ${ }^{\text {c }}$ |  | $\mathrm{V}_{\text {ANALOG }}$ |  |  |  | -15 | 15 | -15 | 15 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drain-Source ON Resistance |  | $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ | $\begin{aligned} & I_{\mathrm{S}}=-10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}}= \pm 12.5 \mathrm{~V} \\ & \mathrm{~V}_{+}=13.5 \mathrm{~V}, \mathrm{~V}-=-13.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 20 |  | 35 |  | 35 45 | $\Omega$ |
| Switch OFF <br> Leakage Current |  | $I_{\text {S (OFF) }}$ | $\begin{aligned} & V_{+}=16.5 \mathrm{~V}, V_{-}=-16.5 \mathrm{~V} \\ & V_{D}=-15.5 \mathrm{~V}, V_{S}=15.5 \mathrm{~V} \\ & V_{D}=15.5 \mathrm{~V}, V_{S}=-15.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | -0.1 | $\begin{gathered} -0.25 \\ -20 \end{gathered}$ | $\begin{gathered} 0.25 \\ 20 \end{gathered}$ | $\begin{gathered} -0.25 \\ -20 \end{gathered}$ | $\begin{gathered} 0.25 \\ 20 \end{gathered}$ | nA |
|  | $\begin{aligned} & \text { DG417 } \\ & \text { DG418 } \end{aligned}$ | $I_{\text {d ( OFF) }}$ |  | $\underset{2,3}{1}$ | -0.1 | $\begin{gathered} -0.25 \\ -20 \end{gathered}$ | $\begin{gathered} 0.25 \\ 20 \end{gathered}$ | $\begin{gathered} -0.25 \\ -20 \end{gathered}$ | $\begin{gathered} 0.25 \\ 20 \end{gathered}$ |  |
|  | DG419 |  |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | -0.1 | $\begin{gathered} -0.75 \\ -60 \end{gathered}$ | $\begin{gathered} 0.75 \\ 60 \end{gathered}$ | $\begin{gathered} -0.75 \\ -60 \end{gathered}$ | $\begin{gathered} 0.75 \\ 60 \end{gathered}$ |  |
| Channel ON <br> Leakage Current | DG417 DG418 | ID(ON) | $\begin{gathered} V_{+}=16.5 \mathrm{~V}, V-=-16.5 \mathrm{~V} \\ V_{S}=V_{D}= \pm 15.5 \mathrm{~V} \end{gathered}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | -0.4 | $\begin{gathered} -0.4 \\ -40 \end{gathered}$ | 0.4 40 | $\begin{gathered} -0.4 \\ -40 \end{gathered}$ | 0.4 40 |  |
|  | DG419 |  |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | -0.4 | $\begin{gathered} -0.75 \\ -60 \end{gathered}$ | $\begin{gathered} 0.75 \\ 60 \end{gathered}$ | $\begin{gathered} -0.75 \\ -60 \end{gathered}$ | $\begin{gathered} 0.75 \\ 60 \end{gathered}$ |  |

INPUT

| Input Current with $V_{\mathbb{N}}$ <br> Low | $\mathrm{I}_{\mathbb{L}}$ | $\mathrm{V}_{\mathbb{N}}=0.8 \mathrm{~V}$ | $1,2,3$ | .005 | -0.5 | 0.5 | -0.5 | 0.5 |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Current with <br> $V_{\mathbb{N}}$ <br> High | $\mathrm{I}_{\mathbb{H}}$ | $\mathrm{V}_{\mathbb{N}}=2.4 \mathrm{~V}$ | $1,2,3$ | .005 | -0.5 | 0.5 | -0.5 | 0.5 | $\mu \mathrm{~A}$ |

## DYNAMIC

| Turn-ON Time |  | ton | DG417, DG418 ONLY $\begin{gathered} R_{L}=300 \Omega, C_{L}=35 \mathrm{pF} \\ V_{S}= \pm 10 \mathrm{~V} \end{gathered}$ <br> See Switching Time Test Circuit | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 100 |  | $\begin{aligned} & 175 \\ & 250 \end{aligned}$ |  | 175 250 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Turn-OFF Time |  | ${ }^{\text {t }}$ OFF |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 60 |  | $\begin{aligned} & 145 \\ & 210 \end{aligned}$ |  | $\begin{aligned} & 145 \\ & 210 \end{aligned}$ |  |
| Transition Tim |  | $t_{\text {trans }}$ | $\begin{gathered} \text { DG419 ONLY } \\ R_{L}=300 \Omega, C_{L}=35 \mathrm{pF} \\ \mathrm{~V}_{\mathrm{S} 1}= \pm 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{S} 2}=\frac{+10 \mathrm{~V}}{} \end{gathered}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  |  | $\begin{aligned} & 175 \\ & 250 \end{aligned}$ |  | $\begin{aligned} & 175 \\ & 250 \end{aligned}$ |  |
| Break-before-Make Time Delay |  | ${ }^{t}$ D | $\begin{gathered} \text { DG419 ONLY } \\ R_{L}=300 \Omega, C_{L}=35 \mathrm{pF} \\ \mathrm{~V}_{\mathrm{S} 1}=\mathrm{V}_{\mathrm{S} 2}= \pm 10 \mathrm{~V} \end{gathered}$ | 1 | 13 | 5 |  | 5 |  |  |
| Charge Injectio |  | Q | $\begin{gathered} C_{L}=10 n F \\ V_{\text {gen }}=0 \vee, R_{\text {gen }}=0 \Omega \end{gathered}$ | 1 | 60 |  |  |  |  | pC |
| Source OFF Capacitance ${ }^{\text {d }}$ |  | $\mathrm{c}_{\text {S(OFF) }}$ | $f=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ | 1 | 8 |  |  |  |  | pF |
| Drain OFF <br> Capacitance ${ }^{\text {d }}$ | $\begin{aligned} & \text { DG417 } \\ & \text { DG418 } \end{aligned}$ | $C_{\text {D ( OFF) }}$ |  | 1 | 8 |  |  |  |  |  |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER |  | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & \mathrm{V}_{+}=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{I N}}=2.4 \mathrm{~V}, 0.8 \mathrm{Ve} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |
|  |  | TEMP |  | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| DYNAMIC (Cont'd) |  |  |  |  |  |  |  |  |  |  |
| Channel ON Capacitance ${ }^{\text {d }}$ | $\begin{aligned} & \text { DG417 } \\ & \text { DG418 } \end{aligned}$ |  | $\begin{aligned} & C_{D(O N)}+ \\ & C_{S(O N)} \end{aligned}$ | $f=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ | 1 | 30 |  |  |  |  | pF |
|  | DG419 |  |  |  | 1 | 35 |  |  |  |  |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |  |  |
| Positive Supply Current |  | $1+$ | $\begin{gathered} V_{+}=16.5 \mathrm{~V}, \mathrm{~V}-=-16.5 \mathrm{~V} \\ \mathrm{~V}_{\mathbb{N}}=0.0 \text { or } 5.0 \mathrm{~V} \end{gathered}$ | 2, ${ }^{1}$ | . 0001 |  | 1 5 |  | 1 5 | $\mu \mathrm{A}$ |  |
| Negative Supply Current |  | I- |  | 1 ${ }_{\text {2,3 }}$ | -. 0001 | $\begin{aligned} & -1 \\ & -5 \end{aligned}$ |  | -1 -5 |  |  |  |
| Logic Supply Current |  | $I_{L}$ |  | 11 | . 0001 |  | 1 5 |  | 1 5 |  |  |
| Ground Current |  | $\mathrm{I}_{\text {GND }}$ |  | 2, ${ }_{\text {2, }}$ | -. 0001 | -1 -5 |  | -1 -5 |  |  |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. $V_{\mathbb{N}}=$ input voltage to perform proper function.

## DIE TOPOGRAPHY



Siliconix
incorporated



Vo is the steady state output with the switch ON. Feedthrough via switch capacitance may result in spikes at the leading and trailing edge of the output waveform.


NOTE: Logic input waveform is inverted for switches that have the opposite logic switches control


For load conditions, See Electical Characteristlics $G_{L}$ (Includes fixture and stray capacitance)

$$
v_{0}=v_{S} \frac{R_{L}}{R_{L}+R_{D S(O N)}}
$$

BREAK-BEFORE-MAKE TIME TEST CIRCUIT (DG419 ONLY)



For Load Conditions, See Electrical Characteristics
( $C_{L}$ includes fixture and stray capacitance)

TRANSITION TIME TEST CIRCUIT (DG419 ONLY)



For Load Conditions, See Electrical Characteristics
( $C_{L}$ includes fixture and stray capacitance)


NOTE: FOR DG419 $\mathrm{R}_{\mathrm{GEN} 1}=\mathrm{R}_{\mathrm{GEN} 2}$
$\mathrm{V}_{\text {GEN1 }}=\mathrm{V}_{\text {GEN2 }}$



Siliconix incorporated


| FREQUENCY <br> TESTED | SIGNAL <br> GENERATOR | ANALYZER |
| :---: | :--- | :--- |
| 100 Hz to <br> 13 MHz | HP3330B <br> Automatic <br> Synthesizer | HP3571A <br> Tracking <br> Spectrum <br> Analyzer |

REPEAT TEST, INTERCHANGING $S_{1}$ AND $S_{2}, V_{\mathbb{I N}}=2.4$

## OFF ISOLATION TEST CIRCUIT



| FREQUENCY <br> TESTED | SIGNAL <br> GENERATOR | ANALYZER |
| :---: | :--- | :--- |
| 100 Hz to <br> 13 MHz | HP3330B <br> Automatic <br> Synthesizer | HP3571A <br> Tracking <br> Spectrum <br> Analyzer |



| FREQUENCY <br> TESTED | SIGNAL <br> GENERATOR | ANALYZER |
| :---: | :--- | :--- |
| 100 Hz to <br> 13 MHz | HP3330B <br> Automatic <br> Synthesizer | HP3571A <br> Tracking <br> Spectrum <br> Analyzer |





The DG417 minimizes offset errors due to its low charge injection. Throughput is improved because of its low ON resistance and fast switching speed.


The DG419 accurately allows gain selection in a small package. Switching into virtual ground reduces distortion caused by rDS(ON) variation as a function of analog signal amplitude.

## PIN DESCRIPTION

| SYMBOL | DESCRIPTION |
| :--- | :--- |
| S | An Analog channel Input or Output |
| D | An Analog Channel Output or Input |
| IN | Logic Control Input |
| V $_{+}$ | Positive Supply Voltage |
| V- | Negative Supply Voltage |
| GND | Digital Ground |
| V | Logic Supply Voltage |

Siliconix
incorporated

## Low-Power - High-Speed Latchable CMOS Analog Switches

FEATURES<br>- Latched Inputs<br>- $\pm 15$ Volt Input Range<br>- ON Resistance < $35 \Omega$<br>- Fast Switching Action<br>ton < 250 ns<br>- Ultra Low Power<br>Requirements<br>( $\mathrm{P}_{\mathrm{D}}<35 \mu \mathrm{~W}$ )<br>- TTL, CMOS Compatible<br>BENEFITS<br>- Wide Dynamic Range<br>- $\mu \mathrm{P}$ Compatible<br>- Reduced Component Count<br>- Low Signal Errors and Distortion<br>- Break-Before-Make Switching Action<br>- Battery Operation

APPLICATIONS

- High Performance Data Bus Switching
- Precision Sample and Hold Circuits
- Digital Filters
- $\mu \mathrm{P}$ Controlled Analog Systems


## DESCRIPTION

The DG421 series of dual monolithic analog switches features latchable logic inputs which simplify interfacing with microprocessors. This series combines fast switching speed (ton $<250$ ns), and low ON resistance ( $\mathrm{rDS}(\mathrm{ON})<35 \Omega$ ) making it ideally suited for battery powered industrial and military applications that require $\mu \mathrm{P}$ compatible analog switches.
To achieve high-voltage ratings and superior switching performance, the DG421 series is built on Siliconix's high voltage silicon gate CMOS process. Break-before-make is guaranteed for the DG423. An epitaxial layer prevents latchup.
Each switch conducts equally well in both directions when ON and blocks up to 30 volts peak-to-peak when OFF. ON resistance is nearly flat over the full
$\pm 15 \mathrm{~V}$ analog range, rivaling JFET performance without the inherent dynamic range and supply voltage limitations.

When $\overline{W R}$ is set LOW the input data latches become transparent. When $\overline{\mathrm{WR}}$ goes HIGH the latches store the logic control data. The $\overline{\mathrm{RS}}$ pin is used to reset all the switches in the circuit to the default value (all inputs LOW) when it is set LOW.

## PIN CONFIGURATION

This family offers three devices, which are differentiated by switch action as shown in the functional block diagrams. Packaging includes the 16 -pin plastic and CerDIP DIPs. Performance grades include both the industrial, D suffix ( -40 to $85^{\circ} \mathrm{C}$ ) and the military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) temperature ranges.

## FUNCTION BLOCK DIAGRAM



CerDIP: DG421AK, DG421AK/883
Plastic: DG421DJ



CerDIP: DG423AK, DG423AK/883
Plastic: DG423DJ

Dual-In-LIne Package


CerDIP: DG425AK, DG425AK/883
Plastic: DG425DJ

DG423


Two SPDT Switches per Package

| WR | $\overline{\mathrm{RS}}$ | $\mathbb{N}_{\times}$ | SWITCH 1, 2 | SWITCH 3, 4 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | $\begin{aligned} & \text { OFF } \\ & \text { ON } \end{aligned}$ | $\begin{aligned} & \mathrm{ON} \\ & \mathrm{OFF} \end{aligned}$ |
| $\begin{aligned} & \text { Logic " } 0 \text { " } \\ & \text { Logic " } 1 " \geqq 0.8 \mathrm{~V} \\ & 2.4 \mathrm{~V} \end{aligned}$ |  |  |  |  |

DG425


Two DPST Switches per Package

| Truth Table |  |  |  |
| :---: | :---: | :---: | :---: |
| WR | $\overline{\mathrm{RS}}$ | $\mathbb{N}_{\times}$ | SWITCH |
| 0 | 1 | 0 1 | OFF |
| $\begin{aligned} & \text { Logic " } 0 " \leq 0.8 \mathrm{~V} \\ & \text { Loglc " } 1 ">2.4 \mathrm{~V} \end{aligned}$ |  |  |  |

## ABSOLUTE MAXIMUM RATINGS




Power Dlssipation (Package)*
16-Pin Plastic DIP** . . .............................. . 450 mW

* All leads welded or soldered to PC Board.
** Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
*** Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
Signals on Sx, Dx, or INx exceeding V+ or V- will be current to maximum current ratings.

Siliconix incorporated
ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{gathered} \mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN}}=2.4 \mathrm{~V}, 0.8 \mathrm{~V}^{\mathrm{e}} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {ANALOG }}$ |  |  |  | -15 | 15 | -15 | 15 | V |
| Drain-Source ON Resistance | $\left.\mathrm{r}_{\text {DS }} \mathrm{ON}\right)$ | $\begin{aligned} & I_{S}=-10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}}= \pm 8.5 \mathrm{~V} \\ & \mathrm{~V}_{+}=13.5 \mathrm{~V}, \mathrm{~V}-=-13.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 25 |  | 35 45 |  | 35 45 | $\Omega$ |
| Switch OFF Leakage Current | $I_{\text {S (OFF) }}$ | $\begin{aligned} & V_{+}=16.5 \mathrm{~V}, \mathrm{~V}-=-16.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{D}}=-15.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=15.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{D}}=15.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=-15.5 \mathrm{~V} \end{aligned}$ | 1 | -0.01 | $\left\lvert\, \begin{gathered} -0.25 \\ -20 \end{gathered}\right.$ | $\begin{gathered} 0.25 \\ 20 \end{gathered}$ | $\begin{gathered} -0.25 \\ -20 \end{gathered}$ | $\begin{gathered} 0.25 \\ 20 \end{gathered}$ | nA |
|  | ID(OFF) |  | 1 | -0.01 | $\begin{gathered} -0.25 \\ -20 \end{gathered}$ | $\begin{gathered} 0.25 \\ 20 \end{gathered}$ | $\begin{gathered} -0.25 \\ -20 \end{gathered}$ | $\begin{gathered} 0.25 \\ 20 \end{gathered}$ |  |
| Channel ON Leakage Current | ID(ON) | $\begin{gathered} V_{+}=16.5 \mathrm{~V}, \mathrm{~V}-=-16.5 \mathrm{~V} \\ V_{S}=V_{D}= \pm 15.5 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | -0.04 | $\begin{aligned} & -0.4 \\ & -40 \end{aligned}$ | 0.4 40 | $\begin{gathered} -0.4 \\ -40 \end{gathered}$ | $\begin{gathered} 0.4 \\ 40 \end{gathered}$ |  |
| INPUT |  |  |  |  |  |  |  |  |  |
| Input Current with $\mathrm{V}_{\mathbb{N}}$ Low | $I_{\text {IL }}$ | $\begin{aligned} & \mathrm{V}_{\mathbb{N}} \text { under test }=0.8 \mathrm{~V} \\ & \text { all other }=2.4 \mathrm{~V} \end{aligned}$ | 1,2 | 0.005 | -0.5 | 0.5 | -0.5 | 0.5 | $\mu \mathrm{A}$ |
| $\begin{aligned} & \text { Input Current with } \mathrm{V}_{\mathbb{I N}} \\ & \text { High } \end{aligned}$ | $\mathrm{I}_{\mathrm{H}}$ | $\begin{gathered} \mathrm{V}_{\mathbb{N}} \text { under test }=2.4 \mathrm{~V} \\ \text { all other }=0.8 \mathrm{~V} \end{gathered}$ | 1,2 | 0.005 | -0.5 | 0.5 | -0.5 | 0.5 |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |
| Turn-ON Time | ton | $R_{L}=300 \Omega, C_{L}=35 \mathrm{pF}$ <br> See Switching Time Test Circuit | 1 | 170 |  | 250 |  | 250 | ns |
| Turn-OFF Time | ${ }^{t}$ OFF |  | 1 | 140 |  | 200 |  | 200 |  |
| Latch Timing | ${ }^{t}$ ww | $\begin{gathered} R_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \\ \mathrm{~V}_{\mathrm{S}}= \pm 10 \mathrm{~V} \end{gathered}$ | 1 |  | 200 |  | 200 |  |  |
|  | ${ }^{\text {b }}$ DW |  | 1 |  | 100 |  | 100 |  |  |
|  | ${ }^{\text {w }}$ W |  | 1 |  | 30 |  | 30 |  |  |
| Break-before-Make Time Delay | $t_{D}$ | DG423 Only $R_{L}=300 \Omega, C_{L}=35 \mathrm{pF}$ | 1 | 25 | 10 |  | 10 |  |  |
| Charge Injection ${ }^{\text {c }}$ | Q | $\begin{gathered} C_{L}=10 \mathrm{nF} \\ V_{\text {gen }}=0 \mathrm{~V}, R_{\text {gen }}=0 \Omega \end{gathered}$ | 1 | 60 |  | 100 |  | 100 | pC |
| OFF Isolation Reject Ratio |  | $\begin{gathered} R_{L}=50 \Omega, C_{L}=35 \mathrm{pF} \\ f=1 \mathrm{MHz} \end{gathered}$ | 1 | 68 |  |  |  |  |  |
| Crosstalk (Channel to Channel) |  | $\begin{aligned} & \text { Between Any Two Channels } \\ & R_{L}=50 \Omega, f=1 \mathrm{MHz} \\ & C_{L}=5 \mathrm{pF} \end{aligned}$ | 1 | 85 |  |  |  |  | dB |

Siliconix
incorporated

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & \mathrm{V}_{+}=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{N}}=2.4 \mathrm{~V}, 0.8 \mathrm{~V}^{\mathrm{e}} \end{aligned}$ | Limits |  |  |  |  |  | UNIT |
|  |  |  | $\begin{array}{l\|} \hline=25^{\circ} \mathrm{C} \\ 2=125,85^{\circ} \mathrm{C} \\ 3=-55,-40^{\circ} \mathrm{C} \end{array}$ |  | $\begin{array}{\|c\|} \hline \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \\ \hline \end{array}$ |  | $\underset{\substack{\text { DUFIX } \\-40 \text { to } 85^{\circ} \mathrm{C}}}{ }$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| DYNAMIC (Cont*d) |  |  |  |  |  |  |  |  |  |
| Source OFF Capacitance | $\mathrm{c}_{\text {S(OFF) }}$ |  | 1 | 9 |  |  |  |  |  |
| Drain OFF Capacitance | $\mathrm{C}_{\text {D(OFF) }}$ | $f=1 \mathrm{MHz}$ | 1 | 9 |  |  |  |  | pF |
| Channel ON Capacitance | $\begin{aligned} & \mathrm{C}_{\mathrm{D}(\mathrm{ON})}+ \\ & \mathrm{C}_{\mathrm{S}(\mathrm{ON})} \end{aligned}$ |  | 1 | 18 |  |  |  |  |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Positlve Supply Current | $1+$ | $\begin{gathered} \mathrm{V}_{+}=16.5 \mathrm{~V}, \mathrm{~V}-=-16.5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN}}=0 \text { or } 5 \mathrm{~V} \end{gathered}$ | 1 2 | . 0001 |  | 1 5 |  | 1 5 |  |
| Negative Supply Current | $1-$ |  | 1 <br> 2 | -. 0001 | $\begin{aligned} & -1 \\ & -5 \end{aligned}$ |  | -1 -5 |  | $\mu \mathrm{A}$ |
| Logic Supply Current | IL |  | 1 2 | . 0001 |  | 1 5 |  | 1 5 |  |
| Ground Current | IGND |  | 1 2 | -. 0001 | -1 -5 |  | -1 -5 |  |  |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebralc convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. $\mathrm{V}_{\mathbb{N}}=$ input voltage to perform proper function.

DIE TOPOGRAPHY


Siliconix
incorporated



$\mathrm{V}+\mathrm{V}$ - POSITIVE \& NEGATIVE SUPPLIES (V)

Siliconix
incorporated

SWITCHING TIME TEST CIRCUIT

Vo is the steady state output with the switch ON. Feedthrough via switch capacitance may result in spikes at the leading and trailing edge of the output waveform.



For load conditions, See Electical Characteristics $\mathrm{G}_{\mathrm{L}}$ (includes fixture and stray capacitance)

$$
v_{0}=v_{S} \frac{R_{L}}{R_{L}+R_{D S(O N)}}
$$

BREAK-BEFORE-MAKE TIME TEST CIRCUIT


## CHARGE INJECTION TEST CIRCUIT


$V_{I N}=3.0 \mathrm{~V}$


$$
a=\Delta v_{0} c_{L}
$$

Siliconix
incorporated


| FREQUENCY <br> TESTED | SIGNAL <br> GENERATOR | ANALYZER |
| :---: | :--- | :--- |
| 100 Hz to <br> 13 MHz | HP3330B <br> Automatic <br> Synthesizer | HP3571A <br> Tracking <br> Spectrum <br> Analyzer |

OFF ISOLATION TEST CIRCUIT


| FREQUENCY <br> TESTED | SIGNAL <br> GENERATOR | ANALYZER |
| :---: | :--- | :--- |
| 100 Hz to <br> 13 MHz | HP3330B <br> Automatic <br> Synthesizer | HP3571A <br> Tracking <br> Spectrum <br> Analyzer |

## INSERTION LOSS TEST CIRCUIT



| FREQUENCY <br> TESTED | SIGNAL <br> GENERATOR | ANALYZER |
| :---: | :--- | :--- |
| 100 Hz to <br> 13 MHz | HP3330B <br> Automatic <br> Synthesizer | HP3571A <br> Tracking <br> Spectrum <br> Analyzer |



SOURCE/DRAIN OFF CAPACITANCE


DG421/423/425


All Resistors $=10 \mathrm{k} \Omega$

## PIN DESCRIPTION

## SYMBOL DESCRIPTION

| S | An Analog Channel Input or Output |
| :--- | :--- |
| D | An Analog Channel Output or Input |
| IN | Logic Control Input |
| V $_{+}$ | Positive Supply Voltage |
| V- $^{\text {W }}$ | Negative Supply Voltage |
| GND | Digital Ground |
| $V_{\text {L }}$ | Logic Supply Voltage |
| $\overline{\text { WR }}$ | Latch Write Control Input |
| $\overline{R S}$ | Latch Reset Control Input |

## APPLICATIONS

Figure 1 shows a circuit configured to increase the effective resolution of the 12-bit DAC to 13 bits. The circuit operates with a sign plus magnitude code. A sign bit of " 0 " connects R3 to GND, giving 12-bit resolution per quadrant.


| $\begin{aligned} & \text { SIGN } \\ & \text { BIT } \end{aligned}$ | $\begin{aligned} & \text { DIGITAL INPUT } \\ & \text { MSB } \end{aligned}$ | ANALOG OUTPUT (VOUT) |
| :---: | :---: | :---: |
| 0 | 111111111111 | $+(4095 / 4096) \mathrm{V}_{\mathbb{N}}$ |
| 0 | 000000000000 | 0 VOLTS |
| 1 | 000000000000 | 0 VOLTS |
| 1 | 111111111111 | $+(4095 / 4096) \mathrm{V}_{\mathbb{N}}$ |

Figure 1. 12-Bit Plus Sign Magnitude D/A Converter

## LATCH TRUTH TABLE

LATCH OPERATION TRUTH TABLE

| $\mathbb{N S}_{\times}$ | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{WR}}$ | LATCH/SWITCH $\times$ |
| :---: | :---: | :---: | :---: |
| $\times$ | 1 | 0 | TRANSPARENT LATCH OPERATION |
| $x$ | 1 | 5 | CONTROL DATA LATCHED-IN. SWITCHES ON OR OFF AS SELECTED BY LAST IN $X$ |
| $\times$ | 0 | $\times$ | ALL LATCHES RESET, SWITCHES ON OR OFF AS WHEN $\mathbb{N N}_{X}=0, \overline{W R}=0, \overline{R S}=1$ |
| $\times$ | 5 | $\times$ |  |

## FEATURES

- $\pm 15$ Volt Input Range
- ON Resistance < $80 \Omega$
- Fast Switching Action ton < 160 ns toff $<80 \mathrm{~ns}$
- TTL, CMOS Compatible
- DG201A/DG202 Upgrades
- ESDS Protection $> \pm 4000 \mathrm{~V}$
- Balanced Charge Injection


## BENEFITS

- Wide Dynamic Range
- Low Signal Errors and Distortion
- Simple Interfacing


## DESCRIPTION

The DG441 series of monolithic quad analog switches was designed to provide high speed, low error switching of analog, audio and video signals. combining low ON resistance (< $80 \Omega$ ) with high speed (toN < 160 ns ), makes the DG441 family ideally suited for upgrading DG201A/DG202 sockets. Charge injection has been minimized on the drain for use in sample-and-hold circuits.

To achieve high voltage ratings and superior switching performance, the DG441 series was built on Siliconix's high voltage silicon gate process. An epitaxial layer prevents latchup.

## APPLICATIONS

- Sample and Hold circuits
- Data Acquisition
- Automatic Test Equipment
- Audio and Video Switching
- Communication Systems
- Battery Operated Systems


## FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



## DG441

Four SPST Switches per Package*

* Switches Shown for Logic "1" Input

SO Package


Top View
Order Number:
DG441DY

Each switch conducts equally well in both directions when on, and blocks up to 30 volts peak-to-peak when off. ON resistance is very flat over the full $\pm 15 \mathrm{~V}$ analog range, rivaling JFET performance without the inherent dynamic range limitation.

The two devices in this series are differentiated by the type of switch action as shown in the functional block diagrams for each. The DG441/442 are availiable in 16-pin plastic and CerDIP and SO packages. Performance grades include both a military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) and industrial, D suffix ( -40 to $85^{\circ} \mathrm{C}$ ) temperature range.

## FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION (Cont'd)



## ABSOLUTE MAXIMUM RATINGS



Siliconix
incorporated
DG441/442
ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Speclfled:$\begin{gathered} V+=15 \mathrm{~V} \\ \mathrm{~V}-=-15 \mathrm{~V} \\ \mathrm{GND}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathbb{N}}=2.4,0.8 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\qquad$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| INPUT |  |  |  |  |  |  |  |  |  |
| Input Current with $V_{\mathbb{I N}}$ LOW |  | $\begin{gathered} \mathrm{V}_{\mathbb{I N}} \text { Under Test }=0.8 \mathrm{~V} \\ \text { All Other }=2.4 \mathrm{~V} \end{gathered}$ | 1,2 |  | -0.5 | 0.5 | -0.5 | 0.5 |  |
| Input Current with $\mathrm{V}_{\mathbb{I}}$ HIGH | $1_{1 H}$ | $\begin{gathered} \mathrm{V}_{\mathrm{IN}} \text { Under Test }=2.4 \mathrm{~V} \\ \text { All Other }=0.8 \mathrm{~V} \end{gathered}$ | 1,2 |  | -0.5 | 0.5 | -0.5 | 0.5 |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |
| Turn-ON Time | $\mathrm{t}_{\mathrm{ON}}$ | $R_{L}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ | 1 |  |  | 160 |  | 160 |  |
| Turn-OFF Time | ${ }^{\text {t OFF }}$ | - $\mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}$ | 1 |  |  | 80 |  | 80 |  |
| Charge Injection | Q | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=10 \mathrm{nF}, \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{gen}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{gen}}=0 \Omega \end{gathered}$ | 1 |  | -20 | 20 | -20 | 20 | pC |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | $\begin{aligned} & \mathrm{V}_{+}=16.5 \mathrm{~V}, \mathrm{~V}-=-16.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{I}}=0 \text { or } 5 \mathrm{~V} \end{aligned}$ | 1 |  |  | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ |  | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\mu \mathrm{A}$ |
| Negative Supply Current | 1- |  | 1 2 |  | -1 -5 |  | -1 -5 |  |  |
| Ground Current | $I_{\text {GND }}$ |  | 1 2 |  | -100 -100 |  | $\begin{aligned} & -100 \\ & -100 \end{aligned}$ |  |  |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  | UNIPOLAR SUPPLY |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{gathered} \mathrm{V}_{+}=12 \mathrm{~V} \\ \mathrm{~V}=0 \\ \mathrm{GND}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN}}=2.4,0.8 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{array}{\|l\|} \hline 1=25^{\circ} \mathrm{C} \\ 2=125,85^{\circ} \mathrm{C} \\ 3=-55,-40^{\circ} \mathrm{C} \\ \hline \end{array}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{array}{r} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{array}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $\mathrm{V}_{\text {ANALOG }}$ |  |  |  | 0 | 12 | 0 | 12 | V |
| Drain-Source <br> ON Resistance | $\mathrm{r}_{\text {DS(ON) }}$ | $\begin{gathered} \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}}=3 \mathrm{~V}, 8 \mathrm{~V} \\ \mathrm{~V}+=10.8 \mathrm{~V} \end{gathered}$ | 1,3 2 |  |  | 160 200 |  | 160 200 | $\Omega$ |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}_{+}=12 \mathrm{~V} \\ \mathrm{~V}=0 \\ \mathrm{GND}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN}}=2.4,0.8 \mathrm{~V} \end{gathered}$ | UNIPOLAR SUPPLY |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL |  | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |
| Turn-ON Time | ${ }^{\text {ton }}$ | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \\ \text { See Switching Time } \\ \text { Test Circuit } \\ \mathrm{V}_{\mathrm{S}}=8 \mathrm{~V} \end{gathered}$ | 1 |  |  | 400 |  | 400 |  |
| Turn-OFF Time | ${ }^{\text {t OFF }}$ |  | 1 |  |  | 200 |  | 200 |  |
| Charge Injection | Q | $\begin{gathered} C_{L}=10 \mathrm{nF} \\ V_{\text {gen }}=6.6 \mathrm{~V}, R_{\text {gen }}=0 \Omega \\ V_{+}=13.2 \mathrm{~V} \end{gathered}$ | 1 |  | -20 | 20 | -20 | 20 | pC |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | $\begin{gathered} V_{+}=13.2 \mathrm{~V} \\ \mathrm{~V}_{\mathbb{N}}=0 \text { or } 5 \mathrm{~V} \end{gathered}$ | 1 |  |  | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ |  | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\mu \mathrm{A}$ |
| Negative Supply Current | I- | $\mathrm{V}_{\mathbb{I}}=0$ or 5 V | 1 |  | -1 -100 |  | -1 -100 |  |  |
| Ground Current | $I_{\text {GND }}$ |  | 1 2 |  | -100 <br> -100 |  | $\begin{aligned} & -100 \\ & -100 \end{aligned}$ |  |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. $\mathrm{V}_{\mathbb{I N}}=$ input voltage to perform proper function.

## SWITCHING TIME TEST CIRCUIT



NOTE: Logic input waveform is inverted for switches that have the opposite logic sense


Repeat test for Ch 2, 3, 4
For load conditions, See Electrical Characteristics
$C_{L}$ (includes fixture and stray capacitance)

$$
v_{0}=v_{S} \frac{R_{L}}{R_{L}+r_{D S(O N)}}
$$


${ }^{1} N_{x}$ dependent on switch configuration Input Polarity determined by sense of switch

## BURN-IN CIRCUITS



Note: All Resistors are $10 \mathrm{k} \Omega$ unless otherwise specified

## SCHEMATIC DIAGRAM (TYPICAL CHANNEL)




| FREQUENCY <br> TESTED | SIGNAL <br> GENERATOR | ANALYZER |
| :---: | :--- | :--- |
| 100 Hz to <br> 13 MHz | HP3330B <br> Automatic <br> Synthesizer | HP3571A <br> Tracking <br> Spectrum <br> Analyzer |

## OFF ISOLATION TEST CIRCUIT



| FREQUENCY <br> TESTED | SIGNAL <br> GENERATOR | ANALYZER |
| :---: | :--- | :--- |
| 100 Hz to <br> 13 MHz | HP3330B <br> Automatic <br> Synthesizer | HP3571A <br> Tracking <br> Spectrum <br> Analyzer |

## INSERTION LOSS TEST CIRCUIT



| FREQUENCY <br> TESTED | SIGNAL <br> GENERATOR | ANALYZER |
| :---: | :--- | :--- |
| 100 Hz to | HP3330B <br> 13 MHz <br> Automatic <br> Synthesizer | HP3571A <br> Tracking <br> Spectrum <br> Analyzer |



SOURCE + DRAIN OFF CAPACITANCE


PIN DESCRIPTION

| SYMBOL | DESCRIPTION |
| :--- | :--- |
| S | Analog Channel Input or Output |
| D | Analog Channel Output or Input |
| IN | Logic Control Input |
| V $_{+}$ | Positive Supply Voltage |
| V- | Negative Supply Voltage |
| GND | Digital Ground |


| V+ <br> Positive <br> Supply <br> Voltage <br> $(\mathrm{V})$V- <br> Negative <br> Supply <br> Voltage <br> $(\mathrm{V})$VINH(Min) <br> HIGH Logic <br> Input <br> Voltage <br> $(\mathrm{V})$ | $\mathrm{V}_{\text {INL }}(M a x)$ <br> LOW Logic <br> Input <br> Voltage <br> $(\mathrm{V})$ | $\mathrm{V}_{\text {Sor }} V_{D}$ <br> Analog <br> Signal <br> Range <br> $(\mathrm{V})$ |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 22 | -22 | 2.4 | 0.8 | -22 to 22 |
| 15 | -15 | 2.4 | 0.8 | -15 to 15 |
| 10 | -10 | 2.4 | 0.8 | -10 to 10 |
| 5 | -5 | 2.0 | 0.5 | -5 to 5 |
| 12 | 0 | 2.4 | 0.8 | 0 to 12 |



Programmable Gain Amplifier


H = SAMPLE
$L=H O L D$


Power MOSFET Driver

## FEATURES

- $\pm 15$ Volt Input Range
- ON Resistance < $80 \Omega$
- Fast Switching Action
ton $<160 \mathrm{~ns}$
toff $<80 \mathrm{~ns}$
- TTL, CMOS Compatible
- DG211/DG212 Upgrades
- ESDS Protection > $\pm 4000 \mathrm{~V}$


## BENEFITS

- Wide Dynamic Range
- Low Signal Errors and Distortion
- Simple Interfacing


## APPLICATIONS

- Sample and Hold circuits
- Data Acquisition
- Automatic Test Equipment
- Audio and Video Switching
- Communication Systems
- Battery Operated Systems


## DESCRIPTION

The DG444 series of monolithic quad analog switches was designed to provide high speed, low error switching of analog signals. Combining low power (< 35 microwatts) with high speed (ton $<160 \mathrm{~ns}$ ), the DG444/445 is ideally suited for upgrading DG211/DG212 sockets. Charge injection has been minimized on the drain for use in sample-and-hold circuits.
To achieve high-voltage ratings and superior switching performance, the DG444 series was built on Siliconix's high-voltage silicon-gate process. An epitaxial layer prevents latchup.

Each switch conducts equally well in both directions when ON, and blocks up to 30 volts peak-to-peak when OFF. ON resistance is very flat over the full $\pm 15 \mathrm{~V}$ analog range, rivaling JFET performance without the inherent dynamic range limitation.

The two devices in this series are differentiated by the type of switch action as shown in the functional block diagrams for each. Packaging options include the $16-\mathrm{pin}$ plastic and small outline. The performance grade for this series is the industrial, D suffix ( -40 to $85^{\circ} \mathrm{C}$ ) temperature range.

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION

## DG444

Four SPST Switches per Package
Truth Table

| LOGIC | SWITCH |
| :---: | :---: |
| 0 | ON |
| 1 | OFF |

Logic " 0 " $\leq 0.8 \mathrm{~V}$


Top View
Order Number:
DG444DY


Siliconix
incorporated
FUNCTIONAL BLOCK DIAGRAM PIN CONFIGURATION

## DG445

Four SPST Switches per Package
Truth Table

| LOGIC | SWITCH |
| :---: | :---: |
| 0 | OFF |
| 1 | ON |
| Logic " 0 " " | $\leq 0.8 \mathrm{~V}$ |
| Logic " 1 " $\geq 2.4 \mathrm{~V}$ |  |



## ABSOLUTE MAXIMUM RATINGS

Voltages Referenced to V -
V+........................................................... . . 44 V
GND .......................................................... 25 V
$\mathrm{V}_{\mathrm{L}}$............................... (GND $-0 ., 3 \mathrm{~V}$ ) to 44 V
Digital Inputs $\mathrm{V}_{\mathrm{S}}, \mathrm{V}_{\mathrm{D}}{ }^{1} \ldots(\mathrm{~V}$ - minus 2 V$)$ to $(\mathrm{V}+$ plus 2 V$)$ ........................ or 30 mA , whichever occurs first Current (Any Terminal) continuous ................ 30 mA Current (S or D) Pulsed $1 \mathrm{~ms} .10 \%$ duty ........ 100 mA Storage Temperature ( $D$ Suffix) ............ - 65 to $125^{\circ} \mathrm{C}$

Operating Temperature (D Suffix) ............ - 40 to $85^{\circ} \mathrm{C}$
Power Dissipation (Package)*
16-Pin Plastic DIP** . . . . . . . . . . . . . . . . . . . . . . . . . 450 mW
16-PIn SO*** . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 600 mW

* All leads welded or soldered to PC Board.
** Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
*** Derate $7.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
1 Signals on $S x, D x$, or $I N x$ exceeding $V+$ or $V$ - will be clamped by internal diodes. Limit forward diode current to maximum current ratings.


## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}_{+}=15 \mathrm{~V} \\ \mathrm{~V}_{-}=-15 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V} \\ \mathrm{GND}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathbb{N}}=2.4,0.8 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=85^{\circ} \mathrm{C} \\ & 3=-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & \text { D D } \\ & \text { SUFFIX } \\ & -40 \text { to } 85^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## SWITCH

| Analog Signal Range ${ }^{c}$ | $\mathrm{~V}_{\text {ANALOG }}$ |  |  |  | -15 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | V

Siliconix
incorporated

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} V_{+}=15 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{L}}=-15 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V} \\ \mathrm{GND}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN}}=2.4,0.8 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=85^{\circ} \mathrm{C} \\ & 3=-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## INPUT

| Input Current with $V_{\mathbb{N}}$ <br> LOW | $\mathrm{I}_{\mathbb{L}}$ | $\mathrm{V}_{\mathbb{N}}$ Under Test $=0.8 \mathrm{~V}$ | 1,2 |  | -0.5 | 0.5 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| All Other $=2.4 \mathrm{~V}$ | 1,2 |  |  |  |  |  |
| Input <br> HIGH | $\mathrm{I}_{\mathbb{H}}$ | $\mathrm{V}_{\mathbb{N}}$ Under Test $=2.4 \mathrm{~V}$ | 1,2 |  | -0.5 | 0.5 |


| DYNAMIC |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Turn-ON Time | ${ }^{\text {ton }}$ | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} \\ \text { See Figure } 1 \\ \mathrm{~V}_{\mathrm{S}}= \pm 10 \mathrm{~V} \end{gathered}$ | 1 |  | 160 | ns |
| Turn-OFF Time | ${ }^{\text {toff }}$ |  | 1 |  | 80 |  |
| Charge Injection ${ }^{\text {c }}$ | Q | $\begin{gathered} C_{\mathrm{L}}=10 \mathrm{nF}, \quad \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V} \\ \mathrm{~V}_{\text {gen }}=0 \mathrm{~V}, \mathrm{R}_{\text {gen }}=0 \Omega \end{gathered}$ | 1 | -10 | 10 | pC |

SUPPLY

| Positive Supply Current | $1+$ | $\begin{aligned} & V_{+}= 16.5 \mathrm{~V}, \mathrm{~V}-=-16.5 \mathrm{~V} \\ & V_{\mathbb{N}}=0 \text { or } 5 \mathrm{~V} \end{aligned}$ | 1 2 |  | 1 5 | н A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Negative Supply Current | I- |  | 1 2 | -1 -5 |  |  |
| Logic Supply Current | $I_{L}$ |  | 1 2 |  | 1 5 |  |
| Ground Current | $I_{\text {GND }}$ |  | 1 2 | -1 -5 |  |  |

ELECTRICAL CHARACTERISTiCS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} V_{+}=12 \mathrm{~V} \\ V_{-}=0 \mathrm{~V} \\ =5 \mathrm{~V} \\ \mathrm{GND}^{2}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN}}=2.4,0.8 \mathrm{~V} \\ \hline \end{gathered}$ | LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=85^{\circ} \mathrm{C} \\ & 3=-40^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{array}{r} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{array}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {ANALOG }}$ |  |  |  | 0 | 12 | V |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS(ON) }}$ | $\begin{array}{cl} \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}, & \mathrm{~V}_{\mathrm{D}}=3 \mathrm{~V}, 8 \mathrm{~V} \\ \mathrm{~V}_{+}=10.8 \mathrm{~V}, & \mathrm{~V}_{\mathrm{L}}=5.25 \mathrm{~V} \end{array}$ | 12,3 |  |  | 160 200 | $\Omega$ |

Siliconix incorporated

ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$
(UNIPOLAR SUPPLY)

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Speclfled:$\begin{gathered} V_{+}=12 \mathrm{~V} \\ \mathrm{~V}-=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V} \\ \mathrm{GND}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathbb{N}}=2.4,0.8 \mathrm{~V} \\ \hline \end{gathered}$ | LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=85^{\circ} \mathrm{C} \\ & 3=-40^{\circ} \end{aligned}$ |  | $\begin{array}{r} \text { SUF } \\ -40 \text { tc } \end{array}$ | FIX <br> $85^{\circ} \mathrm{C}$ |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| DYNAMIC |  |  |  |  |  |  |  |
| Turn-ON Time | ${ }^{\text {t }} \mathrm{ON}$ | $\begin{gathered} R_{L}=1 \mathrm{k} \Omega, C_{L}=35 \mathrm{pF} \\ \text { See Figure } 1 \\ V_{S}=8 \mathrm{~V} \end{gathered}$ | 1 |  |  | 400 | ns |
| Turn-OFF Time | ${ }^{\text {t ofF }}$ |  | 1 |  |  | 200 |  |
| Charge Injection ${ }^{\text {c }}$ | Q | $\begin{aligned} & C_{L}=10 \mathrm{nF}, \quad V_{L}=5.25 \mathrm{~V} \\ & V_{\text {gen }}=6.6 \mathrm{~V}, \quad R_{\text {gen }}=0 \Omega \\ & V+=13.2 \mathrm{~V} \end{aligned}$ | 1 |  | -40 | 40 | pC |
| SUPPLY |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | $\begin{gathered} \mathrm{V}_{+}=13.2 \mathrm{~V} \\ \mathrm{~V}_{\mathbb{N}}=0 \text { or } 5 \mathrm{~V} \end{gathered}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  |  | 1 | цА |
| Negative Supply Current | I- | $\mathrm{V}_{\mathbb{N}}=0$ or 5 V | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  | -1 -5 |  |  |
| Logic Supply Current | $I_{L}$ | $\begin{aligned} V_{\mathrm{L}} & =5.25 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN}} & =0 \text { or } 5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  |  | 1 5 |  |
| Ground Current | $I_{\text {GND }}$ | $\mathrm{V}_{\text {IN }}=0$ or 5 V | 1 ${ }^{1}$ |  | -1 -5 |  |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. $\mathrm{V}_{\mathbb{N}}=$ input voltage to perform proper function.

## SWITCHING TIME TEST CIRCUIT

$V_{0}$ is the steady state output with the switch ON. Feedthrough via switch capacitance may result in spikes at the leading and trailing edge of the output waveform.


NOTE: Logic input waveform is inverted for switches that have the opposite logic sense


Repeat test for Ch 2, 3, 4
For load conditions, See Electrical Characteristics
$C_{L}$ (includes fixture and stray capacitance)

$$
v_{0}=v_{s} \frac{R_{L}}{R_{L}+r_{D S(O N)}}
$$

## CHARGE INJECTION TEST CIRCUIT


$\mathrm{V}_{\mathbb{N}}=3.0 \mathrm{~V}$


$$
Q=\Delta v_{0} c_{L}
$$

${ }^{1} \mathrm{~N}_{\mathrm{x}}$ dependent on switch configuration
Input Polarity determined by sense of swiltch

BURN-IN CIRCUITS


Note: All Resistors are $10 \mathrm{k} \Omega$ unless otherwise specified

SCHEMATIC DIAGRAM (TYPICAL CHANNEL)



| FREQUENCY <br> TESTED | SIGNAL <br> GENERATOR | ANALYZER |
| :---: | :--- | :--- |
| 100 Hz to <br> 13 MHz | HP3330B <br> Automatic <br> Synthesizer | HP3571A <br> Tracking <br> Spectrum <br> Analyzer |

## OFF ISOLATION TEST CIRCUIT



| FREQUENCY <br> TESTED | SIGNAL <br> GENERATOR | ANALYZER |
| :---: | :--- | :--- |
| 100 Hz to |  |  |
| 13 MHz | HP3330B <br> Automatic <br> Synthesizer | HP3571A <br> Tracking <br> Spectrum <br> Analyzer |

## INSERTION LOSS TEST CIRCUIT




SOURCE + DRAIN OFF CAPACITANCE


PIN DESCRIPTION

| SYMBOL | DESCRIPTION |
| :--- | :--- |
| S | Analog Channel Input or Output |
| D | Analog Channel Output or Input |
| IN | Logic Control Input |
| V+ | Positive Supply Voltage |
| V- | Negative Supply Voltage |
| GND | Digital Ground |
| VL | Logic Supply Voltage |



Figure 6. Precision-Weighted Resistor Programmable-Gain Amplifler


Figure 7. Precision Sample-and-Hold

## FEATURES

- $\pm 15$ Volt Input Range
- ON Resistance < $100 \Omega$
- Fast Switching < 200 ns
- Any Combination of 8 SPST to the Output
- TTL and CMOS Compatible
- ESDS Protection > $\pm 4000 \mathrm{~V}$


## BENEFITS

- Low Signal Distortion
- Devices Can Be Chained For System Expansion
- Master Reset To All OFF State
- Simple Interfacing


## APPLICATIONS

- Serial Data Acquisition and Process control
- Communication Systems
- Automotive and Avionics Systems
- ATE

DESCRIPTION

The DG480 is an analog switch array configured as an 8-channel multiplexer for use in serial input data applications. Combining low ON resistance ( $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}<100 \Omega$ ) and fast switching (toff $<200 \mathrm{~ns}$ ) the DG480 is ideally suited for data acquisition, process control, communication, and avionic applications. Any, all or none of the 8 switches may be closed at any given time.

This device loads the input data serially into the input shift register with each clock pulse. The state of the shift register can be latched via LD at any point into an address register which holds the logic function to control the array. An $\overline{\mathrm{RS}}$ pin resets all the latches to a LOW condition. A serial output terminal DOUT allows chaining of arrays for larger
matrix systems.
The DG480 is built on Siliconix high voltage silicon gate process to achieve high voltage ratings and superior switch ON/OFF performance. An epitaxial layer prevents latchup.
Each channel conducts equally well in either direction when ON and blocks up to 30 volts peak-to-peak when OFF. ON resistance is very flat over the full $\pm 15 \mathrm{~V}$ analog range, rivaling JFET performance without the inherent dynamic range limitation.

Packaging for the DG480 consists of the 18-pin CerDIP and plastic DIP packages. Temperature ranges available are military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) and industrial, D suffix ( -40 to $85^{\circ} \mathrm{C}$ ).

## PIN CONFIGURATION



Order Numbers:
CerDIP: DG480AK, DG480AK/883
Plastic: DG480DJ

Siliconix incorporated


TRUTH TABLES

| $\overline{R S}$ | CLK* $^{*}$ | $D_{I N}$ | $D_{1}$ | $D_{N}$ |
| :---: | :---: | :---: | :---: | :---: |
| 1 | $\Gamma$ | 0 | 0 | $D_{N-1}$ |
| 1 | $\Gamma$ | 1 | 1 | $D_{N-1}$ |
| 1 | $\square$ | $x$ | $D_{1}$ | $D_{N}$ <br> (NO CHANGE |
| 0 | $x$ | $x$ | 0 | 0 |


| $L D^{*}$ | $D_{N}$ | $L_{N}$ | $S W_{N}$ |
| :--- | :---: | :---: | :--- |
| $\Gamma$ | 0 | 0 | OFF |
| $\Gamma$ | 1 | 1 | ON |
| $\square$ | $D_{N}$ | $L_{N}$ | (NO CHANGE) |

*CLK and LD Inputs are Level Triggered

## ABSOLUTE MAXIMUM RATINGS

| $\mathrm{V}+$ to V - |  |
| :---: | :---: |
| GND to V-........................................... . 25 V |  |
| Digltal Inputs $\mathrm{V}_{\mathrm{S}}, \mathrm{V}_{\mathrm{D}}{ }^{1} \ldots \ldots \ldots$. ( $\left.\mathrm{V}-\right)_{-2} \mathrm{~V}$ to $(\mathrm{V}+)_{+}+2 \mathrm{~V}$ ........................ . or 30 mA , whichever occurs first |  |
| Continuous Current (Any Terminal) ............... 30 mA |  |
| Current, S or D (Pulsed $1 \mathrm{~ms}, 10 \%$ duty cycle) .. 100 mA |  |
| Storage Temperature (A Suffix) ........... -65 to $150^{\circ} \mathrm{C}$ <br> (D Suffix) ............ -65 to $125^{\circ} \mathrm{C}$ |  |
| Operating Temperature (A Suffix) <br> (D Suffix) | $\begin{aligned} & -55 \text { to } 125^{\circ} \mathrm{C} \\ & -40 \text { to } 85^{\circ} \mathrm{C} \end{aligned}$ |

Digltal Inputs $V_{S}, V_{D}{ }^{1} \ldots \ldots . .$. (V-) -2 V to $(\mathrm{V}+1+2 \mathrm{~V}$ ......................... or 30 mA , whichever occurs first Continuous Current (Any Terminal) ................ 30 mA Current, S or D (Pulsed $1 \mathrm{~ms}, 10 \%$ duty cycle) .. 100 mA Storage Temperature (A Suffix) ........... -65 to $150^{\circ} \mathrm{C}$ (D Suffix) ............ -65 to $125^{\circ} \mathrm{C}$ (D Suffix) . . . . . . . . . . -40 to $85^{\circ} \mathrm{C}$

Power Dissipation (Package) *
18-Pin CerDIP**
600 mW
18-Pin Plastic DIP*** ................................ . . 470 mW

* All leads welded or soldered to PC Board.
** Derate $9.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
*** Derate $16.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

1 Signals on Sx, Dx, or INX exceeding V+ or V-will be clamped by internal diodes. Limit forward diode current to maximum current ratings.

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ \mathrm{GND}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathbb{I N}}=2.0 \mathrm{~V}, 0.8 \mathrm{Ve} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {ANALOG }}$ |  |  |  | -15 | 15 | -15 | 15 | V |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS(ON) }}$ | $\begin{gathered} \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}}= \pm 10 \mathrm{~V} \\ \mathrm{~V}_{+}=13.5 \mathrm{~V}, \mathrm{~V}-=-13.5 \mathrm{~V} \end{gathered}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ |  |  | $\begin{gathered} 75 \\ 100 \end{gathered}$ |  | $\begin{gathered} 75 \\ 100 \end{gathered}$ | $\Omega$ |
| Delta Drain-Source ON Resistance | $\Delta r_{\text {DS }}(\mathrm{ON})$ | $\Delta r_{D S(O N)}=$ $\frac{r_{D S(O N)} M A X-r_{D S}(O N) M I N}{r_{D S(O N)} A V G}$ | 1 |  |  | 10 |  | 10 | \% |
| Switch OFF Leakage Current | $\mathrm{I}_{\text {S(OFF) }}$ | $\begin{gathered} V+=16.5 \mathrm{~V}, \mathrm{~V}-=-16.5 \mathrm{~V} \\ V_{D}=-14 \mathrm{~V}, V_{S}=14 \mathrm{~V} \\ V_{D}=14 \mathrm{~V}, V_{S}=-14 \mathrm{~V} \end{gathered}$ | 1 |  | $\begin{gathered} -1 \\ -20 \end{gathered}$ | 1 20 | $\begin{gathered} -1 \\ -20 \end{gathered}$ | 1 20 |  |
|  | ${ }^{\text {I }}$ ( OFF) |  | 1 |  | $\begin{gathered} -10 \\ -200 \end{gathered}$ | $\begin{gathered} 10 \\ 200 \end{gathered}$ | $\begin{gathered} -10 \\ -200 \end{gathered}$ | $\begin{gathered} 10 \\ 200 \end{gathered}$ | nA |
| Channel ON Leakage Current | $\begin{aligned} & \mathrm{I}_{\mathrm{D}(\mathrm{ON})}+ \\ & \mathrm{I}_{\mathrm{S}(\mathrm{ON})} \end{aligned}$ | $\begin{gathered} V_{+}=16.5 \mathrm{~V}, V-=-16.5 \mathrm{~V} \\ V_{S}=V_{D}= \pm 14 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ |  | $\begin{gathered} -20 \\ -500 \end{gathered}$ | $\begin{gathered} 20 \\ 500 \end{gathered}$ | $\begin{aligned} & -20 \\ & -500 \end{aligned}$ | $\begin{gathered} 20 \\ 500 \end{gathered}$ |  |
| INPUT |  |  |  |  |  |  |  |  |  |
| Input Current with $\mathrm{V}_{\mathbb{N}}$ Low | $1 / L$ | $\begin{aligned} & \mathrm{V}_{\text {IN }} \text { under test }=0.8 \mathrm{~V} \\ & \text { all other }=2.0 \mathrm{~V} \end{aligned}$ | 1 2 |  | -1 -5 | 1 5 | -1 <br> -5 | 1 5 |  |
| Input Current with $\mathrm{V}_{\mathbb{N}}$ High | $I_{H-}$ | $\begin{gathered} \mathrm{V}_{\mathbb{N}} \text { under test }=2.0 \mathrm{~V} \\ \text { all other }=0.8 \mathrm{~V} \end{gathered}$ | 1 |  | -1 -5 | 1 5 | -1 -5 | 1 5 |  |
| OUTPUT |  |  |  |  |  |  |  |  |  |
| Output Voltage with $\mathrm{V}_{\mathbb{I}}$ Low - SO | $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & \mathrm{V}_{\mathbb{N}} \text { under test }=0.8 \mathrm{~V} \\ & \text { all other }=2.4 \mathrm{~V} \end{aligned}$ | 1,2 |  |  | 0.4 |  | 0.4 | V |
| DYNAMIC |  | ; |  |  |  |  |  |  |  |
| Pulse Width for Logic | $t_{\text {logic }}$ | ( $D_{\mathbb{N}}, L D, C L K, \overline{R S}$ ) See Figure | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ |  | $\begin{gathered} 80 \\ 150 \end{gathered}$ |  | $\begin{gathered} 80 \\ 150 \end{gathered}$ |  | ns |
| Transition Time | ${ }^{\text {t }}$ tran | $\begin{gathered} R_{L}=1 \mathrm{M} \Omega, C_{L}=35 \mathrm{pF} \\ \mathrm{~V}_{\mathrm{S} 1}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{S} 2}=-10 \mathrm{~V} \\ 50 \% \text { of } \mathrm{V}_{\mathrm{LD}} \text { to } 90 \% \text { of } \mathrm{V}_{\mathrm{D}} \\ \text { See Figure } \end{gathered}$ | 1 |  |  | 200 |  | 200 |  |
| Data Setup Time | $t_{\text {DW }}$ |  | 1 |  | 50 |  | 50 |  |  |
| Break-Before-Make | $t_{\text {break }}$ | $\begin{gathered} R_{L}=1 \mathrm{k} \Omega, C_{L}=35 \mathrm{pF} \\ V_{S 1}=V_{S 2}=10 \mathrm{~V} \end{gathered}$ <br> $90 \%$ of $V_{D}$ to $90 \%$ of $V_{D}$ See Figure | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 20 \end{aligned}$ |  | 10 20 |  |  |
| Turn-ON Time | ton | $50 \%$ of LD, $\overline{R S}$ to $90 \%$ of $V_{D}$ $R_{L}=1 \mathrm{k} \Omega, C_{L}=35 \mathrm{pF}$ <br> See Figure 1A | 1 2 |  |  | $\begin{aligned} & 200 \\ & 250 \end{aligned}$ |  | 200 <br> 250 |  |
| Turn-OFF Time | ${ }^{\text {t }}$ OFF |  | 1 |  |  | 150 200 |  | 150 200 |  |

Siliconix
incorporated
DG480

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}_{+}=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ \text { GND }=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}, 0.8 \mathrm{Ve} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125, \\ & 3=-55, \end{aligned}$ | $\begin{aligned} & 85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \end{aligned}$ | $\begin{array}{r} A \\ \text { SUF } \\ -55 \text { to } \end{array}$ |  | $\begin{array}{r} D \\ \text { SUF } \\ -40 \text { to } \end{array}$ | FIX <br> $85^{\circ} \mathrm{C}$ |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| DYNAMIC (Cont'd) |  |  |  |  |  |  |  |  |  |
| Charge Injection | Q | $\mathrm{V}_{S}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ | 1 | 40 |  |  |  |  | pC |
| OFF Isolation |  | $\begin{gathered} R_{L}=50 \Omega, C_{L}=5 \mathrm{pF} \\ f=1 \mathrm{MHz} \end{gathered}$ | 1 | -65 |  |  |  |  | dB |
| Source-OFF Capacitance | $C_{\text {S(OFF) }}$ | $\begin{gathered} V_{\text {gen }}=0 \mathrm{~V}, R_{\text {gen }}=0 \Omega \\ f=1 \mathrm{MHz} \end{gathered}$ | 1 | 7 |  |  |  |  | pF |
| Drain-OFF Capacitance | $C_{\text {D(OFF) }}$ |  | 1 | 55 |  |  |  |  |  |
| Drain and Source ON Capacitance | $\begin{aligned} & C_{S(O N)}+ \\ & C_{D(O N)} \end{aligned}$ |  | 1 | 200 |  |  |  |  |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | $\begin{aligned} & V_{+}= 16.5 \mathrm{~V}, \mathrm{~V}-=-16.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{N}}=0 \text { or } 5 \mathrm{~V} \end{aligned}$ | 1,2,3 |  |  | 100 |  | 100 | $\mu \mathrm{A}$ |
| Negative Supply Current | I- |  | 1,2,3 |  | -1 |  | -1 |  |  |
| Ground Current | $I_{\text {GND }}$ |  | 1,2,3 |  | -100 |  | -100 |  |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. $\mathrm{V}_{\mathbb{I N}}=$ input voltage to perform proper function.

INPUT TIMING REQUIRMENTS

$\phi=$ for CLK and LD inputs of the same frequency
The recommended phase delay of LD from CLK
is $1 / 2 t_{\text {LOGIC }}$ to $t_{\text {LOGIC }}$
$\begin{array}{rr}\mathrm{t} \text { LOGIC (MIN) : } 80 \mathrm{~ns} \text { at } 25^{\circ} \mathrm{C} & \mathrm{V}+=+15 \mathrm{~V} \\ 150 \mathrm{~ns} \text { at } 125^{\circ} \mathrm{C} & \mathrm{V}-=-15 \mathrm{~V} \\ & \mathrm{GND}=0 \mathrm{~V}\end{array}$
150 ns at $125^{\circ} \mathrm{C}$
GND $=0 \mathrm{~V}$

## SHIFT REGISTER SETUP



DATA TO CLK $\left\{30 \mathrm{~ns}\right.$ at $25^{\circ} \mathrm{C}$
50 ns at $125^{\circ} \mathrm{C}$

SHIFT REGISTER HOLD


ADDRESS REGISTER SETUP


ADDRESS REGISTER ENABLE

$\mathrm{V}_{+}=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$ INPUTS ARE OVTO 3 V


$S_{1}-S_{8}$ and $D_{\text {OUT }}$ are expected output with the drain connected high. The sources require pull-downs of $1 \mathrm{k} \Omega$.

## Low-Power - High-Speed CMOS Octal Analog Switch Array

## FEATURES

- $\pm 15$ Volt Input Range
- ON Resistance < $100 \Omega$
- Serial Data Input/Output
- Low Power ( $\mathrm{PD}_{\mathrm{D}}<35 \mu \mathrm{~W}$ )
- TTL and CMOS Compatible
- Any Combination of 8 SPST to the Output
- ESDS Protection > $\pm 4000 \mathrm{~V}$


## BENEFITS

- Low Signal Distortion
- Reduced Switch Errors
- Devices Can Be Chained For System Expansion
- Reduced Power Supply
- Simple Interfacing


## APPLICATIONS

- Audio Switching and Routing
- Precision Switching
- Serial Data Acquisition and Process Control
- Battery and Remote Systems
- Automotive, Avionics and ATE Systems


## DESCRIPTION

The DG485 is an analog switch array configured as a low power 8 -channel multiplexer for use in serial input applications. Combining low ON resistance (rDS(ON) $<100 \Omega$ ) and fast switching (toff $<200 \mathrm{~ns}$ ), the DG485 is ideally suited for data acquisition, process control, communication, and avionic applications. Any, all or none of the 8 switches may be closed at any given time.

This device loads the input data serially into the input shift register with each clock pulse. The state of the shift register can be latched via LOAD at any point into an address register which holds the logic function to control the array. An $\overline{\mathrm{RS}}$ pin resets all latch inputs to a LOW condition. A serial output
terminal (DOUT) allows chaining of arrays for larger matrix systems.

Built on the Siliconix high voltage silicon gate process the DG485 has a wide 44 V range. An epitaxial layer prevents latchup.

Each channel conducts equally well in either direction when ON and blocks up to 30 volts peak-to-peak when OFF. ON resistance is very flat over the full $\pm 15 \mathrm{~V}$ analog range, rivaling JFET performance without the inherent dynamic range limitation.

Packaging for the DG485 consists of the 18 -pin CerDIP and plastic DIP. Temperature ranges available are military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) and industrial, D suffix ( -40 to $85^{\circ} \mathrm{C}$ ).

PIN CONFIGURATION

Dual-In-Line Package


Order Numbers:
CerDIP: DG485AK, DG485AK/883
Plastic: DG485DJ

Siliconix incorporated


TRUTH TABLE

| $\overline{R S}$ | CLK* $^{*}$ | $D_{\mathbb{N}}$ | $D_{1}$ | $D_{N}$ |
| :---: | :---: | :---: | :---: | :--- |
| 1 | $\Gamma$ | 0 | 0 | $D_{N-1}$ |
| 1 | $\Gamma$ | 1 | 1 | $D_{N-1}$ |
| 1 | $\square$ | $x$ | $D_{1}$ | $D_{N}$ <br> (NO CHANGE |
| 0 | $x$ | $x$ | 0 | 0 |


| $L D^{*}$ | $D_{N}$ | $L_{N}$ | SW $N$ |
| :--- | :---: | :---: | :--- |
| $\Gamma$ | 0 | 0 | OFF |
| $\Gamma$ | 1 | 1 | $O N$ |
| $\square$ | $D_{N}$ | $L_{N}$ | (NO CHANGE) |

*CLK and LD Inputs are Level Triggered

## ABSOLUTE MAXIMUM RATINGS

Voltages Referenced to V -
V+44 V

GND ..................................................... 25 V
Digital Inputs $\mathrm{V}_{\mathrm{S}}, \mathrm{V}_{\mathrm{D}}{ }^{1}$
(V-) -2 V to $(\mathrm{V}+)^{+}+2 \mathrm{~V}$ or 30 mA , whichever occurs first

## Continuous Current (Any Terminal) <br> 30 mA

Current, S or D (Pulsed $1 \mathrm{~ms}, 10 \%$ duty cycle) .. 100 mA
Storage Temperature (A Suffix) ........... -65 to $150^{\circ} \mathrm{C}$
(D Suffix) ............ -65 to $125^{\circ} \mathrm{C}$

Operating Temperature (A Suffix) .......... . 55 to $125^{\circ} \mathrm{C}$
(D Suffix) ............ -40 to $85^{\circ} \mathrm{C}$
Power Dissipation (Package)*
18-Pin CerDIP**
600 mW
18-Pin Plastic DIP*** . . . . . . . . . . . . . . . . . . . . . . . 470 mW

* All leads welded or soldered to PC Board.
** Derate $9.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
*** Derate $16.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.
1 Signals on Sx , Dx , or INx exceeding $\mathrm{V}+$ or V - will be clamped by internal diodes. Limit forward diode current to maximum current ratings.

ELECTRICAL CHARACTERISTICS

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & \mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V}, G N D=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{N}}=2.0 \mathrm{~V}, 0.8 \mathrm{~V}^{\mathrm{e}} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | A SUFFIX -55 to $125^{\circ} \mathrm{C}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {ANALOG }}$ |  |  |  | -15 | 15 | -15 | 15 | V |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS(ON) }}$ | $\begin{gathered} \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}}= \pm 10 \mathrm{~V} \\ \mathrm{~V}_{+}=13.5 \mathrm{~V}, \mathrm{~V}-=-13.5 \mathrm{~V} \end{gathered}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ |  |  | 75 100 |  | 75 100 | $\Omega$ |
| Delta Draln-Source ON Resistance | $\Delta r_{\text {ds }}(0 N)$ | $\begin{gathered} \Delta r_{D S}(O N)= \\ \frac{r_{D S(O N)} M A X-r_{D S}(O N) M I N}{r_{D S(O N) ~ A V G}} \end{gathered}$ | 1 |  |  | 10 |  | 10 | \% |
| Switch OFF Leakage Current | Is(OFF) | $\begin{aligned} & V_{+}=16.5 \mathrm{~V}, \mathrm{~V}-=-16.5 \mathrm{~V} \\ & V_{D}=-15.5 \mathrm{~V}, \mathrm{~V}_{S}=15.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{D}}=15.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=-15.5 \mathrm{~V} \end{aligned}$ | 1 |  | -1 -20 | 1 20 | -1 -20 | 1 20 | nA |
|  | Id (off) |  | 1 |  | $\begin{aligned} & -10 \\ & -200 \end{aligned}$ | $\begin{gathered} 10 \\ 200 \end{gathered}$ | $\begin{aligned} & -10 \\ & -200 \end{aligned}$ | $\begin{gathered} 10 \\ 200 \end{gathered}$ |  |
| Channel ON Leakage Current | $\begin{aligned} & \mathrm{I}_{\mathrm{D}(\mathrm{ON})}+ \\ & \mathrm{I}_{\mathrm{S}(\mathrm{ON})} \end{aligned}$ | $\begin{gathered} V_{+}=16.5 \mathrm{~V}, \mathrm{~V}-=-16.5 \mathrm{~V} \\ V_{S}=V_{D}= \pm 15.5 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ |  | $\begin{gathered} -20 \\ -500 \end{gathered}$ | $\begin{gathered} 20 \\ 500 \end{gathered}$ | $\begin{gathered} -20 \\ -500 \end{gathered}$ | $\begin{gathered} 20 \\ 500 \end{gathered}$ |  |
| INPUT |  |  |  |  |  |  |  |  |  |
| Input Current with $V_{\mathbb{I N}}$ Low | IIL | $\begin{gathered} \mathrm{V}_{\mathbb{N}} \text { under test }=0.8 \mathrm{~V} \\ \text { all other }=2.4 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ |  | $\begin{aligned} & -1 \\ & -5 \end{aligned}$ | 1 5 | $\begin{aligned} & -1 \\ & -5 \end{aligned}$ | 1 5 | $\mu \mathrm{A}$ |
| Input Current with $V_{\mathbb{I N}}$ High | ${ }_{1 H}$ | $\mathrm{V}_{\mathbb{N}} \text { under test }=2.4 \mathrm{~V}$ $\text { all other }=0.8 \mathrm{~V}$ | 1 |  | $\begin{aligned} & -1 \\ & -5 \end{aligned}$ | 1 | $\begin{aligned} & -1 \\ & -5 \end{aligned}$ | 1 5 |  |
| SERIAL DATA OUTPUT |  |  |  |  |  |  |  |  |  |
| Output Voltage with $\mathrm{V}_{\mathrm{IN}}$ Low - DOUT | $\mathrm{V}_{\text {OL }}$ | $\mathrm{I}_{0}=3.2 \mathrm{~mA}, \mathrm{~V}_{+}=4.5 \mathrm{~V}$ | 1,2 |  |  | 0.4 |  | 0.4 | V |
| $\begin{aligned} & \text { Output Voltage with } V_{I N} \\ & \text { High - DOUT } \end{aligned}$ | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{gathered} \mathrm{I}_{\mathrm{O}}=-160 \mu \mathrm{~A} \\ \mathrm{~V}+=22 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=4.75 \mathrm{~V} \end{gathered}$ | 1,2 |  | 2.7 |  | 2.7 |  |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |
| Pulse Width for Logic | ${ }^{\text {t LOGIC }}$ | $\begin{gathered} \left(D_{\mathbb{N}}, L D, \text { CLK, } \overline{\mathrm{RS}}\right) \\ \text { See Figure } \end{gathered}$ | 1 2 |  | $\begin{gathered} 80 \\ 150 \end{gathered}$ |  | $\begin{gathered} 80 \\ 150 \end{gathered}$ |  |  |
| Transistion Time | ${ }^{t}$ tran | $\begin{gathered} R_{\mathrm{L}}=1 \mathrm{M}, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \\ \mathrm{~V}_{\mathrm{S} 1}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{S} 2}=-10 \mathrm{~V} \\ 50 \% \text { of } \mathrm{V}_{\mathrm{LD}} \text { to } 90 \% \text { of } \mathrm{V}_{\mathrm{D}} \\ \text { See Figure } \end{gathered}$ | 1 |  |  | 200 |  | 200 |  |
| Data Setup Time | $t_{\text {DW }}$ |  | 1 |  | 50 |  | 50 |  |  |
| Break-Before-Make | $t_{\text {break }}$ | $\begin{gathered} R_{L}=1 \mathrm{k} \Omega, C_{L}=35 \mathrm{pF} \\ V_{S 1}=V_{S 2}=10 \mathrm{~V} \end{gathered}$ <br> $90 \%$ of $V_{L D}$ to $90 \%$ of $V_{D}$ See Figure | 1 |  | 10 20 |  | 10 20 |  |  |

Siliconix incorporated

ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{aligned} & \mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{N}}=2.0 \mathrm{~V}, 0.8 \mathrm{~V} \text { e } \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{6}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## DYNAMIC (Cont'd)

| Turn-ON Time | ton | $50 \%$ of LD, $\overline{\text { RS }}$ to $90 \%$ of $V_{D}$ $R_{L}=1 \mathrm{k} \Omega, C_{L}=35 \mathrm{pF}$ See Figure 1A | 1 2 |  | 200 250 | 200 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Turn-OFF Time | ${ }^{\text {tofF }}$ |  | 1 2 |  | $\begin{aligned} & 150 \\ & 200 \end{aligned}$ | $\begin{aligned} & 150 \\ & 200 \end{aligned}$ |  |
| Charge Injectlon | Q | $\mathrm{V}_{S}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ | 1 |  | 60 | 60 | pC |
| OFF Isolation ${ }^{\text {c }}$ |  | $\begin{gathered} R_{L}=50 \Omega, C_{L}=5 \mathrm{pF} \\ f=1 \mathrm{MHz} \end{gathered}$ | 1 | -65 |  |  | dB |
| Source-OFF Capacitance ${ }^{\text {c }}$ | $C_{\text {S(OFF) }}$ | $\begin{aligned} & V_{\text {gen }}= 0 \mathrm{~V}, R_{\text {gen }}=0 \Omega \\ & f=1 \mathrm{MHz} \end{aligned}$ | 1 | 7 |  |  | pF |
| Drain-OFF Capacitance ${ }^{\text {c }}$ | $C_{\text {d ( }}^{\text {PFF }}$ ) |  | 1 | 55 |  |  |  |
| Drain and Source ON Capacitance ${ }^{\text {C }}$ | $\begin{aligned} & C_{S(O N)}+ \\ & C_{D(O N)} \end{aligned}$ |  | 1 | 200 |  |  |  |

SUPPLY

| Positive Supply Current | $1+$ | $\begin{gathered} V_{+}=16.5 \mathrm{~V}, \mathrm{~V}-=-16.5 \mathrm{~V} \\ V_{\mathbb{I N}}=0 \text { or } 5 \mathrm{~V} \\ V_{\mathrm{L}}=5.25 \mathrm{~V} \end{gathered}$ | 1,2 |  | 1 |  | 1 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Negative Supply Current | 1- |  | 1,2 | -1 |  | -1 |  |  |
| Logic Supply Current | $I_{L}$ |  | 1,2 |  | 1 |  | 1 |  |
| Ground Current | $I_{\text {GND }}$ |  | 1,2 | -1 |  | -1 |  |  |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. $V_{\mathbb{I N}}=$ input voltage to perform proper function.

## INPUT TIMING REQUIRMENTS


$\phi=$ for CLK and LD inputs of the same frequency
The recommended phase delay of LD from CLK
is $1 / 2 t_{\text {LOGIC }}$ to $t_{\text {LOGIC }}$
$\begin{array}{rlr}\mathrm{t} \text { LOGIC(MIN) : } 80 \mathrm{~ns} \text { at } 25^{\circ} \mathrm{C} & \mathrm{V}+=+15 \mathrm{~V} \\ 150 \mathrm{~ns} \text { at } 125^{\circ} \mathrm{C} & \mathrm{V}-=-15 \mathrm{~V} \\ \mathrm{GND}=0 \mathrm{~V}\end{array}$

SHIFT REGISTER SETUP


DATA TO CLK $\uparrow 30 \mathrm{~ns}$ at $25^{\circ} \mathrm{C}$
50 ns at $125^{\circ} \mathrm{C}$

## SHIFT REGISTER HOLD



DATA FROM CLK ${ }^{4} 30$ ns at $25^{\circ} \mathrm{C}$ 50 ns at $125^{\circ} \mathrm{C}$

ADDRESS REGISTER SETUP


ADDRESS REGISTER ENABLE

$\mathrm{V}_{+}=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$
INPUTS ARE 0 V TO 3 V


$S_{1}-S_{8}$ and $D_{\text {OUT }}$ are expected output with the drain connected high. The sources require pull-downs of $1 \mathrm{k} \Omega$.

## 8-Channel Multiplex Switch with Decode

## FEATURES

- Break-Before-Make Switching
- Pull-Up Resistors on Inputs
- Bi-Directional Signal Handling


## BENEFITS

- Reduced System Cross-Talk
- Easily Interfaced to TTL


## APPLICATIONS

- Multiplexing $\pm 5 \mathrm{~V}$ Analog Signals
- Data Acquisition Systems


## DESCRIPTION

Designed for applications where single-ended, Break-Before-Make switching action is required, the DG501 is an 8-channel analog multiplexer that is capable of handling bi-directional signals up to $\pm 5 \mathrm{~V}$. In addition, an "OFF" state can be activated by using a chip enable signal. In the OFF state, this device can block up to 10 V peak-to-peak signals. An on-chip decoder accepts a 3 bit binary word
which enables the seleciton of any one of the eight analog switches to be turned on individually. Pull-up resistors are provided at each logic input to simplify TTL interface. This device is available in either a 16-pin plastic or ceramic DIP and is available in commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ), industrial, B suffix $\left(-25\right.$ to $\left.85^{\circ} \mathrm{C}\right)$ and military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) temperature ranges.

Dual-In-Line Package


Side Braze: DG501AP, DG501BP,
Plastic: DG501CJ

| LOGIC INPUTS |  |  |  | CHANNEL |
| :---: | :---: | :---: | :---: | :---: |
| A0 | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | EN | 'ON' |
| L | L | L | H | $S_{1}$ |
| H | L | L | H | $S_{2}$ |
| L | H | L | H | $S_{3}$ |
| H | H | L | H | $\mathrm{S}_{4}$ |
| L | L | H | H | $S_{5}$ |
| H | L | H | H | $S_{6}$ |
| L | H | H | H | $S_{7}$ |
| H | H | H | H | $S_{8}$ |
| X | X | X | L | OFF |

Logic Levels*
LOW: $\mathrm{V}_{\mathrm{L}}=\mathrm{V}_{\text {LOW }}<0.6 \mathrm{~V}$
HIGH: $\mathrm{V}_{\mathrm{H}}=\mathrm{V}_{\mathrm{HIGH}}>3.5 \mathrm{~V}$

* For supply voltages of 5 V and -20 V

$\mathrm{V}+$ to V - ..... 30 V
V - to $\mathrm{V}_{+}$ ..... $-0.3 \mathrm{~V}$
$\mathrm{V}+$ to $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{EN}}$ ..... 30 V
$\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{EN}}$ to $\mathrm{V}_{+}$ ..... $-0.3 \mathrm{~V}$
$V+$ to $V_{D}$ or $V_{S}$ ..... 30 V
$V_{D} V_{S}$ to $V+$ ..... $-0.3 \mathrm{~V}$
$V_{D}$ to $V_{S}$ ..... $\pm 25 \mathrm{~V}$
$V_{A}, V_{E N}$ to $V-$ ..... 30 V
$V_{D}$ or $V_{S}$ to $V-$ ..... 30 V
Current, (Any Terminal) ..... $-20 \mathrm{~mA}$

Storage Temperature (A \& B Suffix) ........ -65 to $150^{\circ} \mathrm{C}$
(C Suffix) ............. -65 to $125^{\circ} \mathrm{C}$
Operating Temperature (A Suffix) . . . . . . . . . 55 to $125^{\circ} \mathrm{C}$ (B Suffix) ............ - 25 to $85^{\circ} \mathrm{C}$ (C Suffix) ............... 0 to $70^{\circ} \mathrm{C}$

## Power Dissipation*

16-Pin Ceramic DIP** . . . . . . . . . . . . . . . . . . . . . . . . 900 mW
16-Pin Plastic DIP*** . . . . . . . . . . . . . . . . . . . . . . . . 470 mW

* Device mounted with all leads welded or soldered tó PC board.
** Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
*** Derate $6.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.


## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=-20 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{EN}}=3.5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{AL}}=0.6 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{AH}}=3.5 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-25,0^{\circ} \mathrm{C} \end{aligned}$ |  | A SUFFIX -55 to $125^{\circ} \mathrm{C}$ |  | $\begin{gathered} B, C \\ \text { SUFFIX } \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

SWITCH

| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {analog }}$ |  |  | 1,2,3 |  | -5 | 5 | -5 | 5 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drain-Source ON Resistance | $\left.\mathrm{r}_{\text {DS }} \mathrm{ON}\right)$ | $\begin{aligned} & \mathrm{I}_{\mathrm{S}}=-100 \mu \mathrm{~A} \\ & \mathrm{~V}-=-15 \mathrm{~V} \end{aligned}$ | $V_{D}=5 \mathrm{~V}$ | 1,3 2 | 75 |  | $\begin{aligned} & 200 \\ & 300 \end{aligned}$ |  | 200 300 | $\Omega$ |
|  |  |  | $\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}$ | 1,3 2 | 97 |  | $\begin{aligned} & 250 \\ & 375 \end{aligned}$ |  | 250 350 |  |
|  |  |  | $V_{D}=-5 \mathrm{~V}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 140 |  | $\begin{aligned} & 600 \\ & 900 \end{aligned}$ |  | $\begin{aligned} & 800 \\ & 900 \end{aligned}$ |  |
|  |  | $\begin{aligned} & \mathrm{I}_{\mathrm{S}}=-1 \mathrm{~mA} \\ & \mathrm{~V}-=-20 \mathrm{~V} \end{aligned}$ | $V_{D}=5 \mathrm{~V}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 65 |  | $\begin{aligned} & 150 \\ & 225 \end{aligned}$ |  | $\begin{aligned} & 150 \\ & 200 \end{aligned}$ |  |
|  |  |  | $\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 80 |  | $\begin{aligned} & 200 \\ & 300 \end{aligned}$ |  | 200 300 |  |
|  |  |  | $V_{D}=-5 \mathrm{~V}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 100 |  | $\begin{aligned} & 250 \\ & 375 \end{aligned}$ |  | $\begin{aligned} & 250 \\ & 350 \end{aligned}$ |  |
| Source OFF Leakage Current | $I_{\text {S(OFF) }}$ | $\begin{gathered} V_{S}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{EN}}=0.6 \mathrm{~V} \end{gathered}$ |  | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | -0.005 | $\begin{gathered} -1 \\ -1000 \end{gathered}$ |  | $\begin{gathered} -3 \\ -150 \end{gathered}$ |  | nA |
| Drain OFF <br> Leakage Current | ID(OFF) | $\begin{gathered} V_{D}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{EN}}=0.6 \mathrm{~V} \end{gathered}$ |  | 1 | -0.07 | $\begin{gathered} -8 \\ -4000 \end{gathered}$ |  | $\begin{gathered} -10 \\ -500 \end{gathered}$ |  |  |
| Channel ON Leakage Current | $\begin{aligned} & I_{\mathrm{D}(\mathrm{ON})}+ \\ & \mathrm{I}_{\mathrm{S}(\mathrm{ON})} \end{aligned}$ | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$ |  | 1 | 0.1 |  | $\begin{gathered} 8 \\ 4000 \end{gathered}$ |  | $\begin{gathered} 10 \\ 500 \end{gathered}$ |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |
| Logic Input Current Input Voltage LOW | $\mathrm{I}_{\text {INL }}$ | $\mathrm{V}_{\mathrm{AL}}=0$ |  | 1 | 0.8 | -1.2 |  | -1.2 |  | mA |
| Logic Input Current Input Voltage HIGH | $\mathrm{I}_{\text {INH }}$ | $\mathrm{V}_{\mathrm{AH}}=3.5 \mathrm{~V}$ |  | 1 |  |  | -150 |  | -150 | $\mu \mathrm{A}$ |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |
| Switching Time | t TRANS | See Switching Time  <br> Test Circuit  <br> $V_{S 1}= \pm 1 \mathrm{~V}$  <br> $V_{S 8}=\mp 1 \mathrm{~V}$  <br> $V_{S 2}$ thru $\mathrm{V}_{\mathrm{S} 7}=0 \mathrm{~V}$ $\mathrm{~V}-=-20 \mathrm{~V}$ <br>   |  | 1 1 |  |  | 1.5 2.5 |  | 2 3 | Hs |
| Break-Before-Make Interval | t OPEN | See Switching Time Test Circuit $\mathrm{V}_{\mathrm{S}(\mathrm{AlI})}=1 \mathrm{~V}$ |  | 1 | 0.05 |  |  |  |  |  |
| Turn-ON Time | ${ }^{\text {O }} \mathrm{ON}$ |  |  | 1 | 1.2 |  |  |  |  |  |
| Turn-OFF Time | ${ }^{\text {t OFF }}$ |  |  | 1 | 0.8 |  |  |  |  |  |

Siliconix
incorporated

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & \mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=-20 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EN}}=3.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{AL}}=0.6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{AH}}=3.5 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-25,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{aligned} & \text { B, C } \\ & \text { SUFFIX } \end{aligned}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| DYNAMIC (Cont'd) |  |  |  |  |  |  |  |  |  |
| Turn-ON Time | ${ }^{\text {ton }}$ | See Switching Time Test Circuit $V_{S(A I I)}=1 \mathrm{~V}$ $\mathrm{V}-=-15 \mathrm{~V}$ | 1 | 2 |  |  |  |  | $\mu \mathrm{s}$ |
| Turn-OFF Time | ${ }^{t}$ OFF |  | 1 | 0.8 |  |  |  |  |  |
| Source-OFF Capacitance | $C_{\text {S(OFF) }}$ | $\begin{gathered} V_{S}=V_{D}=5 \mathrm{~V} \\ V_{E N}=0.6 \mathrm{~V} \\ f=1 \mathrm{MHz} \end{gathered}$ | 1 | 10 |  |  |  |  | pF |
| Drain-OFF Capacitance | $C_{\text {d ( OFF) }}$ |  | 1 | 20 |  |  |  |  |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Drain Supply Current | 1- | $\begin{gathered} V_{E N}=0 \mathrm{~V} \\ V_{\mathrm{AL}(\mathrm{AlI})}=0 \mathrm{~V} \end{gathered}$ | 1 | -2.6 | -6 |  | -6 |  | mA |
| Source Supply Current | $1+$ |  | 1 | 5.6 |  | 8 |  | 8 |  |
| Drain Supply Current | 1- | $\begin{aligned} & V_{E N}=3.5 \mathrm{~V} \\ & V_{\mathrm{AL}(\mathrm{AlI})}=0 \mathrm{~V} \end{aligned}$ | 1 | -2.4 | -6 |  | -6 |  |  |
| Source Supply Current | $1+$ |  | 1 | 4.9 |  | 7 |  | 7 |  |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

## SWITCHING TIME TEST CIRCUIT



| V+ <br> Positive <br> Supply <br> Voltage <br> (V)V- <br> Negative <br> Supply <br> Voltage <br> (V) | VEN <br> Enable Input <br> Voltage <br> Min High/ <br> Max Low <br> (V) | VIN <br> Logic Input <br> Voltage <br> VINH Min/ <br> VINL Max <br> (V) | V or $V_{D}$ <br> Analog <br> Voltage <br> Range <br> (V) |  |
| :---: | :---: | :---: | :---: | :---: |
| $5^{\star *}$ | -20 | $3.5 / 0.6$ | $3.5 / 0.6$ | -5 to 5 |
| 5 |  |  |  |  |

* Application Hints are for DESIGN AID ONLY, and not guaranteed and not subject to production testing.
**Electrical parameters chart based on $\mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=-20 \mathrm{~V}$.


# 8-Channel Multiplex Switch with Decode 

## FEATURES

$- \pm 10 \mathrm{~V}$ Input Signal Range

- Break-Before-Make

Switching

- Bi-directional Signal

Handling

## BENEFITS

- Reduced System Crosstalk


## APPLICATIONS

- Data Acquisition
- Multiplexing Signals


## DESCRIPTION

Designed for applications where single-ended, Break-Before-Make switching action is required, the DG503 is an 8-channel PMOS analog multiplexer that is capable to handling bi-directional signals up to $\pm 10 \mathrm{~V}$. In addition, an "OFF" state can be activated by using a chip-enable signal. In the OFF state the device can block up to 20 V peak-to-peak signals. An on-chip decoder accepts a 3-bit binary
word which enables the selection of any one of eight analog switches to be turned on individually. Pull-up resistors are provided at each logic input to simplify TTL compatibility.

DG503 is available in a 16-pin plastic or ceramic DIP. Performance grades include the commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ) and the military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) temperature grades.


Order Numbers: Side Braze: DG503AP Plastic: DG503CJ

* Both V+ lines are internally connected, either one or both may be used. V+ common to substrate.

| LOGIC INPUTS |  |  |  | CHANNEL |
| :---: | :---: | :---: | :---: | :---: |
| Ao | A 1 | $\mathrm{A}_{2}$ | EN | 'ON' |
| L | L | L | H | $S_{1}$ |
| H | L | L | H | $\mathrm{S}_{2}$ |
| L | H | L | H | $S_{3}$ |
| H | H | L | H | $S_{4}$ |
| L | L | H | H | $S_{5}$ |
| H | L | H | H | $S_{6}$ |
| L | H | H | H | $\mathrm{S}_{7}$ |
| H | H | H | H | $\mathrm{S}_{8}$ |
| X | X | X | L | OFF |

Logic Levels*
LOW: $\mathrm{V}_{\mathrm{L}}=\mathrm{V}_{\text {Low }} \leq 0.6 \mathrm{~V}$
HIGH: $\mathrm{V}_{\mathrm{H}}=\mathrm{V}_{\mathrm{HIGH}} \geq 8.5 \mathrm{~V}$

[^4]

## ABSOLUTE MAXIMUM RATINGS

$V+$ to $V-$ -0.3, 33 V $\mathrm{V}+$ to $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{EN}} \ldots . . . . . . . . . . . . . . . . . . . . . . .$.


 $V_{D}$ or $V_{S}$ to $V$ - .......................................... 33 V
Current (Any Terminal) . . . . . . . . . . . . . . . . . . . . . . . - 20 mA
Storage Temperature (A Sufflx) ........... - 65 to $150^{\circ} \mathrm{C}$
(C Suffix) . . . . . . . . . . . -65 to $125^{\circ} \mathrm{C}$

Operating Temperature (A Suffix) .......... - $\mathbf{- 5 5}$ to $125^{\circ} \mathrm{C}$
(C Suffix) .0 to $70^{\circ} \mathrm{C}$

Power Dissipation*
16-Pin Side brazed DIP** . . . . . . . . . . . . . . . . . . . . . . 900 mW
16-Pin Plastic DIP*** ............................... . . 470 mW

All leads soldered or welded to PC board.

* Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
** Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
*** Derate $6.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

Siliconix
incorporated
DG503
ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}+=10 \mathrm{~V}, \mathrm{~V}-=-20 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{EN}}=8.5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{AL}}=0.6 \mathrm{~V} \\ \mathrm{~V}_{\text {AH }}=8.5 \mathrm{~V} \\ \mathrm{GND}=0 \end{gathered}$ |  | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-25,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \mathrm{A} \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { C } \\ \text { SUFFIX } \\ 0 \text { to } 70^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {ANALOG }}$ |  |  | 1,2,3 |  | -10 | 10 | -10 | 10 | V |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS(ON) }}$ | $I_{s}=-100 \mu \mathrm{~A}$ | $V_{D}=-10 \mathrm{~V}$ | 1,3 2 |  |  | $\begin{gathered} 800 \\ 1250 \end{gathered}$ |  | $\begin{gathered} 800 \\ 1000 \end{gathered}$ | $\Omega$ |
|  |  | $I_{s}=-1 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{D}}=10 \mathrm{~V}$ | 1,3 2 |  |  | 150 225 |  | 150 200 |  |
|  |  |  | $V_{D}=0 \mathrm{~V}$ | 1,3 2 |  |  | 250 375 |  | 250 350 |  |
| Source OFF Leakage Current | Is(OFF) | $\mathrm{V}_{\mathrm{EN}}=0.6 \mathrm{~V}$ | $\begin{gathered} V_{D}=10 \mathrm{~V} \\ V_{S}=-10 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ |  | $\begin{gathered} -2 \\ -2000 \end{gathered}$ | $\stackrel{2}{2000}$ | $\begin{gathered} -3 \\ -150 \end{gathered}$ | $\stackrel{3}{150}$ | nA |
| Drain OFF <br> Leakage Current | ID(OFF) |  | $\begin{aligned} & V_{D}=-10 \mathrm{~V} \\ & V_{S}=10 \mathrm{~V} \end{aligned}$ | 1 |  | $\begin{gathered} -8 \\ -4000 \end{gathered}$ | $\begin{gathered} 8 \\ 4000 \end{gathered}$ | $\begin{aligned} & -10 \\ & 500 \end{aligned}$ | $\begin{gathered} 10 \\ 500 \end{gathered}$ |  |
| Channel ON <br> Leakage Current | $\begin{gathered} \mathrm{I}_{\mathrm{D}(\mathrm{ON})}+ \\ \mathrm{I}_{\mathrm{S}(\mathrm{ON})} \end{gathered}$ | Sequence Each Switch ON$V_{D}=V_{S}=10 \mathrm{~V}$ |  | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ |  | $\begin{gathered} -8 \\ -4000 \end{gathered}$ | $\begin{gathered} 8 \\ 4000 \end{gathered}$ | $\begin{gathered} -10 \\ -500 \end{gathered}$ | $\begin{gathered} 10 \\ 500 \end{gathered}$ |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |
| Logic Input Current Input Voltage LOW | $\mathrm{I}_{\text {INL }}$ | $\mathrm{V}_{\mathrm{A}}=0 \mathrm{~V}$ |  | 1 |  | -1 |  | -1 |  | $\mu \mathrm{A}$ |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |
| Switching Time of Multiplexer | ${ }^{\text {t TRANS }}$ | See Switching Time Test Circuit $\mathrm{V}_{\mathrm{S} 1}= \pm 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{S} 8}=\mp 1 \mathrm{~V}$ <br> $\mathrm{V}_{\mathrm{S} 2}$ thru $\mathrm{V}_{\mathrm{S} 7}=0 \mathrm{~V}$ |  | 1 |  |  | 1.5 |  | 2.0 | $\mu \mathrm{s}$ |
| Break-Before-Make Interval | topen | See Switching Time Test Circuit $\mathrm{V}_{\mathrm{S}(\mathrm{AlI})}= \pm 1 \mathrm{~V}$ |  | 1 | 0.05 |  |  |  |  | $\mu \mathrm{s}$ |
| Turn-ON Time | ${ }^{\text {ton }}$ |  |  | 1 | 1.2 |  |  |  |  |  |
| Turn-OFF Time | ${ }^{\text {t OFF }}$ |  |  | 1 | 0.8 |  |  |  |  |  |
| Source-OFF Capacitance | $C_{\text {S(OFF) }}$ | $\begin{gathered} V_{S}=V_{D}=0 \mathrm{~V} \\ V_{E N}=0.5 \mathrm{~V} \\ f=1 \mathrm{MHz} \end{gathered}$ |  | 1 | 5 |  |  |  |  | pF |
| Drain-OFF Capacitance | $C_{\text {d (OFF) }}$ |  |  | 1 | 20 |  |  |  |  |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |  |
| Drain Supply Current | 1- | $V_{E N}=0 \mathrm{~V}$ |  | 1 | -2.6 | -6 |  | -6 |  | mA |
| Source Supply Current | $1+$ |  |  | 1 | 5.6 |  | 8 |  | 8 |  |

Siliconix incorporated

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{gathered} \mathrm{V}+=10 \mathrm{~V}, \mathrm{~V}-=-20 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{EN}}=8.5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{AL}}=0.6 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{AH}}=8.5 \mathrm{~V} \\ \mathrm{GND}=0 \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-25,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | $\begin{aligned} & \text { C } \\ & \text { SUFFIX } \\ & 0 \text { to } 70^{\circ} \mathrm{C} \end{aligned}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAx ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{6}$ |  |
| SUPPLY (Cont'd) |  |  |  |  |  |  |  |  |  |
| Drain Supply Current | I- | $\begin{gathered} \mathrm{V}_{\mathrm{EN}}=8.5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{AL}(\mathrm{AlI})}=0 \mathrm{~V} \end{gathered}$ | 1 | -2.4 | -6 |  | -6 |  | mA |
| Source Supply Current | $1+$ |  | 1 | 4.9 |  | 7 |  | 7 |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additlonal Information
b. The algebralc convention whereby the most negative value is a minimum and the most positive a maximum, is used in thls data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for 'DESIGN AID ONLY, not guaranteed nor subject to production testing.

## SWITCHING TIME TEST CIRCUIT



## APPLICATION HINTS*

| V+ <br> Positive <br> Supply <br> Voltage <br> (V) | V- <br> Negative <br> Supply <br> Voltage <br> $(V)$ | VEN <br> Enable Input <br> Voltage <br> Min High/ <br> Max Low <br> $(V)$ | VIN <br> Logic Input <br> Voltage <br> VINH Min/ <br> $V_{I N L}$ Max <br> $(V)$ | $V_{S}$ or $V_{D}$ <br> Analog |
| :---: | :---: | :---: | :---: | :---: |
| $10^{* *}$ | -20 | $8.5 / 0.6$ | $8.5 / 0.6$ | Vange <br> Rage |
| 5 | -20 | $3.5 / 0.6$ | $3.5 / 0.6$ | -10 to 10 |
| 10 | -15 | $8.5 / 0.6$ | $8.5 / 0.6$ | -10 to 5 |
| 5 | -15 | $3.5 / 0.6$ | $3.5 / 0.6$ | -5 to 10 |

[^5]Siliconix
incorporated

## FEATURES

- TTL \& CMOS Direct Control Over Military Temperature Range
- Low Power ( 30 mW typ.)
- Break-Before-Make Switching


## BENEFITS

- Easily Interfaced
- Reduced Power Consumption
- Reduced System

Cross-Talk

- Environmentally Rugged


## APPLICATIONS

- Communication Systems
- Multiplexing Reference Signals
- Data Acquisition Systems
- Audio Signal Routing and Multiplexing
- 44 V Power Supply Rating


## DESCRIPTION

DG506A and DG507A are 16- and dual 8-channel analog multiplexers, respectively, designed for selecting 1 of 16 (or 8 ) analog input signals and connecting it to a common output or, conversely, routing an analog signal to 1 of 16 (or 8) output loads. Break-before-make switching actiont protects against momentary shorting of the input signals.
The DG506A, an 16 -channel single-ended analog multiplexer, is designed to connect 1 of 16 iniputs to a common output as determined by a 4-bit binary address ( $A_{0}, A_{1}, A_{2}, A_{3}$ ). DG507A, a dual 8 -channel analog multiplexer, is designed to connect 1 of 8 dual inputs to a common dual output as determined by its 3 bit binary address ( $A_{0}, A_{1}$, $\left.A_{2}\right)$ logic.
A channel in the ON state conducts current equally well in both directions (bidirectional switches). In the OFF state each channel blocks voltages up to the power supply rails, normally 30 V peak-to-peak. An enable (EN) function allows the user to reset the multiplexer/demultiplexer to all switches OFF. All
control inputs, address ( $\mathrm{A}_{\mathrm{X}}$ ) and enable (EN) are TTL or CMOS compatible over the full specified operating temperature range.
Designed in the Siliconix PLUS-40 process, the absolute maximum voltage rating is extended to 44 Volts, allowing increasect operating headroom for stardard $\pm 15 \vee$ signal swings and operation with $\pm 20 \vee$ supplies. An epitaxial layer prevents latch up.
Both DG506A and DG507A are available in dual-in-line ceramic and plastic packages, and are specified for operation over the military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ), industrial, D suffix ( -40 to $85^{\circ} \mathrm{C}$ ), ranges.

For applications requiring address data latching, the DG528/DG529 is recommended. For wideband/ video routing and multiplexing applications, the DG536 is recommended.

For more information, refer to Siliconix Application Note AN75-1 and AN73-2.

## PIN CONFIGURATION


Siliconix incorporated

## FUNCTIONAL BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

Voltage Referenced to V -
V+
44 V
GND ....................................................... 25 V
Digltal Inputs, $\mathrm{V}_{\mathrm{S}}, \mathrm{V}_{\mathrm{D}}{ }^{\mathrm{h}} \ldots \ldots$. ( $\mathrm{V}-$ ) -2 V to $(\mathrm{V}+$ ) +2 V or 20 mA , whichever occurs first.

Current (Any Terminal, Except S or D) ........... 30 mA
Continuous Current, S or D ......................... 20 mA
Peak CURRENT, S or D
(Pulsed at $1 \mathrm{~ms}, 10 \%$ Duty Cycle Max)
40 mA

Storage Temperature (A \& B Suffix) ........ -65 to $150^{\circ} \mathrm{C}$
(C Suffix)
-65 to $125^{\circ} \mathrm{C}$
Operating Temperature (A Suffix) .......... - -55 to $125^{\circ} \mathrm{C}$
(D Suffix) ............ -40 to $85^{\circ} \mathrm{C}$
(C Suffix) .............. . 0 to $70^{\circ} \mathrm{C}$
Power Dissipation (Package)*
28-Pin Ceramic DIP** . . . . . . . . . . . . . . . . . . . . . . . 1200 mW
28-Pin Plastlc DIP*** ................................ 625 mW

* All leads soldered or welded to PC board.
** Derate $16 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
*** Derate $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} V_{+}=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ \mathrm{GND}=0 \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \\ & 2=125, \\ & 3=-55, \end{aligned}$ | $\begin{aligned} & 8 \\ & 85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | $\begin{array}{r} \text { S } \\ \text { SUF } \\ -55 \text { to } \\ \hline \end{array}$ | FIX $125^{\circ} \mathrm{C}$ | SUF | $\underset{\text { FFIX }}{c}$ |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | Vanalog |  | 1,2,3 |  | -15 | 15 | -15 | 15 | V |
| Drain-Source ${ }^{e}$ ON Resistance | $r_{\text {DS }}$ (ON) | $\begin{aligned} & V_{D}= \pm 10 \mathrm{~V}, V_{A L}=0.8 \mathrm{~V} \\ & I_{S}=-200 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{AH}}=2.4 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1,3 \\ & .2 \end{aligned}$ |  |  | $\begin{aligned} & 400 \\ & 500 \end{aligned}$ |  | $\begin{aligned} & 450 \\ & 550 \end{aligned}$ | $\Omega$ |
| Greatest Change in $r_{\text {DS(ON) }}$ Between Channels ${ }^{f}$ | $\stackrel{\Delta}{r_{\mathrm{DS}}(\mathrm{ON})}$ | $-10 \mathrm{~V}<\mathrm{V}_{\mathrm{S}}<10 \mathrm{~V}$ | 1 | 6 |  |  |  |  | \% |

Siliconix incorporated

ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ \mathrm{GND}=0 \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \hline 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{aligned} & \text { B, C } \\ & \text { SUFFIX } \end{aligned}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

SWITCH (Cont'd)

| Source OFF Leakage Current |  | Is(OFF) | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ | $V_{S}= \pm 10 \mathrm{~V}$ $V_{D}=\mp 10 \mathrm{~V}$ | 1 | -1 -50 | $\begin{gathered} 1 \\ 50 \end{gathered}$ | $\begin{gathered} -5 \\ -50 \end{gathered}$ | 5 50 | nA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drain OFF <br> Leakage Current | DG506A | ID(OFF) |  | $V_{D}= \pm 10 \mathrm{~V}$ $V_{S}=\mp+10 \mathrm{~V}$ | 1 | $\begin{gathered} -10 \\ -300 \end{gathered}$ | $\begin{gathered} 10 \\ 300 \end{gathered}$ | $\begin{gathered} -20 \\ -300 \end{gathered}$ | $\begin{gathered} 20 \\ 300 \end{gathered}$ |  |
|  | DG507A |  |  | $\begin{aligned} & V_{D}= \pm 10 \mathrm{~V} \\ & V_{S}=\mp 10 \mathrm{~V} \end{aligned}$ | 1 | $\begin{gathered} -5 \\ -200 \end{gathered}$ | $\begin{gathered} 5 \\ 200 \end{gathered}$ | $\begin{gathered} -10 \\ -200 \end{gathered}$ | $\begin{gathered} 10 \\ 200 \end{gathered}$ |  |
| Drain $\mathrm{ON}^{\mathrm{e}, \mathrm{g}}$ <br> Leakage Current | DG506A | ID(ON) | $\begin{gathered} \mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}= \pm 10 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{AL}}=0.8 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{AH}}=2.4 \mathrm{~V} \end{gathered}$ |  | 1 2 | $\begin{gathered} -10 \\ -300 \end{gathered}$ | $\begin{gathered} 10 \\ 300 \end{gathered}$ | $\begin{gathered} -20 \\ -300 \end{gathered}$ | $\begin{gathered} 20 \\ 300 \end{gathered}$ |  |
|  | DG507A |  |  |  | 1 2 | -5 -200 | 5 200 | -10 -200 | $\begin{aligned} & 10 \\ & 200 \end{aligned}$ |  |

INPUT

| Logic Input Current Input Voltage High | $\mathrm{I}_{\text {AH }}$ | $\mathrm{V}_{\mathrm{A}}=2.4 \mathrm{~V}$ | 1 2 | -10 -30 |  | -10 -30 |  | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\mathrm{A}}=15 \mathrm{~V}$ | 1 2 |  | $\begin{aligned} & 10 \\ & 30 \end{aligned}$ |  | 10 30 |  |
| Logic Input Current Input Voltage Low | $I_{\text {AL }}$ | $\mathrm{V}_{\mathrm{EN}}=0,2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=0 \mathrm{~V}$ | 1 2 | -10 -30 |  | -10 -30 |  |  |

DYNAMIC

| Switching Time of Multiplexer |  | $t_{\text {TRANS }}$ | See F |  | 1 | 0.6 | 1 |  | $\mu \mathrm{s}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Break-Before-Make Interval |  | ${ }^{\text {t OPEN }}$ | See F |  | 1 | 0.2 |  |  | ns |
| Enable Turn ON Time |  | $\mathrm{t}_{\mathrm{ON}(\mathrm{EN})}$ | See F |  | 1 | 1 |  |  |  |
| Enable Turn OFF Time |  | ${ }^{\text {t O }}$ OFF (ON) | See F |  | 1 | 0.4 |  |  |  |
| Charge Injection |  | Q |  |  | 1 | 20 |  |  | pC |
| OFF Isolation ${ }^{1}$ |  |  | $\begin{array}{r} \mathrm{V}_{\mathrm{EN}}=0, \\ \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ \mathrm{f}=5 \end{array}$ | $\begin{aligned} & 1 \mathrm{k} \Omega \\ & 7 \mathrm{~V}_{\mathrm{RMS}} \end{aligned}$ | 1 | 68 |  |  | dB |
| Source OFF Capacitance |  | $\mathrm{C}_{\text {S(OFF) }}$ | $\begin{gathered} V_{E N}=0 \\ f=140 \mathrm{kHz} \end{gathered}$ | $V_{S}=0$ | 1 | 6 |  |  |  |
| Drain OFF <br> Capacitance | DG506A | $\mathrm{C}_{\text {D(OFF) }}$ |  | $V_{D}=0$ | 1 | 45 |  |  | pF |
|  | DG507A |  |  |  | 1 | 23 |  |  |  |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} V_{+}=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ \text { GND }=0 \end{gathered}$ | LIMITS |  |  |  | $\begin{gathered} \text { B, C } \\ \text { SUFFIX } \end{gathered}$ |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  |  |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | $\mathrm{V}_{\mathrm{EN}}=0, \mathrm{~V}_{\mathrm{A}}=0$ | 1 | 1.3 |  | 2.4 |  | 2.4 | mA |
| Negative Supply Current | 1- |  | 1 | -0.7 | -1.5 |  | -1.5 |  |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. Sequence each switch ON.
f. $\Delta r_{D S(O N)}=\left(\frac{r_{D S(O N)} M A X-r_{D S(O N)} M I N}{r_{D S(O N)} A V E}\right)$
g. $I_{D(O N)}$ is leakage from driver into "ON" switch.
h. Signals on $S_{x}, D_{x}$ or $\mathbb{N}_{\times}$exceeding $V+$ or $V$-will be clamped by internal diodes. Limit forward diode current to maximum current ratings.

1. OFF isolation $=20 \log \frac{V_{D}}{V_{S}}, V_{S}=$ input to "OFF" switch, $V_{D}=$ output due to $V_{S}$.

## DIE TOPOGRAPHY




TYPICAL CHARACTERSITICS
Input Switching Threshold vs. V+ and V-


Charge Injection vs. Analog Voltage ( $\mathrm{V}_{\mathrm{s}}$ )


Supply Voltages



## TYPICAL CHARACTERSITICS (Cont'd)

Supply Current vs. Switching Frequency




Siliconix incorporated







Siliconix
incorporated

## TRUTH TABLES

DG506A

| $A_{3}$ | $A_{2}$ | $A_{1}$ | $A_{0}$ | $E N$ | ON <br> SWITCH |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $X$ | $X$ | $X$ | $X$ | 0 | NONE |
| 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 1 | 2 |
| 0 | 0 | 1 | 0 | 1 | 3 |
| 0 | 0 | 1 | 1 | 1 | 4 |
| 0 | 1 | 0 | 0 | 1 | 5 |
| 0 | 1 | 0 | 1 | 1 | 6 |
| 0 | 1 | 1 | 0 | 1 | 7 |
| 0 | 1 | 1 | 1 | 1 | 8 |
| 1 | 0 | 0 | 0 | 1 | 9 |
| 1 | 0 | 0 | 1 | 1 | 10 |
| 1 | 0 | 1 | 0 | 1 | 11 |
| 1 | 0 | 1 | 1 | 1 | 12 |
| 1 | 1 | 0 | 0 | 1 | 13 |
| 1 | 1 | 0 | 1 | 1 | 14 |
| 1 | 1 | 1 | 0 | 1 | 15 |
| 1 | 1 | 1 | 1 | 1 | 16 |

DG507A

| $A_{2}$ | $A_{1}$ | $A_{0}$ | EN | ON <br> SWITCH |
| :---: | :---: | :---: | :---: | :---: |
| $X$ | $X$ | $X$ | 0 | NONE |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 2 |
| 0 | 1 | 0 | 1 | 3 |
| 0 | 1 | 1 | 1 | 4 |
| 1 | 0 | 0 | 1 | 5 |
| 1 | 0 | 1 | 1 | 6 |
| 1 | 1 | 0 | 1 | 7 |
| 1 | 1 | 1 | 1 | 8 |

Logic " 0 " $=\mathrm{V}_{\mathrm{AL}}<0.8 \mathrm{~V}$, LOGIC " 1 " $=\mathrm{V}_{\mathrm{AH}}>2.4 \mathrm{~V}$
ttransition Time TEST CIRCUIT


Figure 1


Figure 2
topen time test circuit


## SCHEMATIC DIAGRAM



| V+ <br> Positive <br> Supply <br> Voltage <br> $(\mathrm{V})$ | V- <br> Negative <br> Suply <br> Voltage <br> $(\mathrm{V})$ | $V_{I N}$ <br> Logic Input <br> Voltage <br> $V_{I N H}$ Min/ <br> $V_{I N L} M a x$ <br> $(V)$ | V or $V_{D}$ <br> Analog <br> Voltage <br> Range <br> $(V)$ |
| :---: | :---: | :---: | :---: |
| $15^{* *}$ | -15 | $2.4 / 0.8$ | -15 to 15 |
| 12 | -12 | $2.4 / 0.6$ | -12 to 12 |
| 10 | -10 | $2.4 / 0.5$ | -10 to 10 |
| $8 * * *$ | -8 | $2.4 / 0.3$ | -8 to 8 |

* Application Hints are for DESIGN AID ONLY, not guaranteed and not subject to production testing.
*** Electrical Characteristics chart based on $\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}$.
*** Operation below $\pm 8 \mathrm{~V}$ is not recommended due to the shift in $\mathrm{V}_{\text {INL (MAX) }}$.


## Overvoltage Protection

A very convenient form of overvoltage protection consists of adding two small signal diodes (1N4148, 1N914 type) in series with the supply pins (see figure). This arrangement effectively blocks the flow of reverse currents. It also floats the supply pin above or below the normal $V+$ or $V$ - value. In this case the overvoltage signal actually becomes the power supply of the IC. From the point of view of the chip, nothing has changed, as long as the difference Vs $-(\mathrm{V}-)$ doesn't exceed +44 V . The addition of these diodes will reduce the analog signal range to 1 V below $\mathrm{V}+$ and 1 V above V -, but it preserves the low channel resistance and low leakage characteristics.


Overvoltage Protection Using Blocking Diodes

CHANNEL 16
CHANNEL 33


64-Channel 2-Level Multiplex System

## Precision 8-Channel CMOS Multiplexer/Demultiplexer

## FEATURES

- Fully Tested Around $\pm 10.8, \pm 16.5$ and $\pm 20 \mathrm{~V}$ Supplies
- $10 \%$ (Max.) delta rDS(ON)
- 2.0 nA (Max.) Leakage at $25^{\circ} \mathrm{C}, \pm 16.5 \mathrm{~V}$
- Low Charge Injection ( $\mathrm{Q}<15 \mathrm{pC}$ )
- Pin-Compatible with DG508A


## BENEFITS

- Simplifies Worst-Case Analysis
- Reduces Channel-to-Channel Variations
- Reduces Switching Errors
- Reduces Switching Noise
- Simplifies Upgrading


## APPLICATIONS

- Automatic Test Equipment
- Communication Systems
- Precision Data Acquisition
- Precision Instrumentation
- Upgrading Old Designs


## DESCRIPTION

The DGP508A is a precision 8 -channel CMOS analog multiplexer/demultiplexer which is specified with improved static and dynamic performance limits. The DGP508A features tighter leakage and delta rDS $_{\text {ON }}$ ) limits and wider analog signal ranges than the industry-standard DG508A, yet maintains $100 \%$ pin and functional compatibility. This allows for precision system performance upgrading without redesign or layout of circuit boards. In addition, the specification limits and associated test conditions are in a military drawing format, simplifying source-control documentation and ensuring performance based upon a worst-case analysis. Refer to the "Detailed Description" for more information on the "DGP" family.
PIN CONFIGURATION

Produced on a proprietary high-voltage CMOS process, the DGP508A has been fully specified for signals up to $\pm 20 \mathrm{~V}$, making it an ideal choice for extended range operation, or in systems with additional headroom requirements. An epitaxial layer prevents latchup.

The DGP508A is available in a 16 -pin plastic DIP for the industrial, D suffix ( -40 to $85^{\circ} \mathrm{C}$ ) temperature range and the CerDIP for military (available with 1883 processing), A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) temperature operation.

For more information on the DGP508A, please refer to Siliconix Technical Article TA87-1.


| $A_{2}$ | $A_{1}$ | $A_{0}$ | $E N$ | ON <br> SWITCH |
| :---: | :---: | :---: | :---: | :---: |
| $x$ | $X$ | $X$ | 0 | NONE |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 2 |
| 0 | 1 | 0 | 1 | 3 |
| 0 | 1 | 1 | 1 | 4 |
| 1 | 0 | 0 | 1 | 5 |
| 1 | 0 | 1 | 1 | 6 |
| 1 | 1 | 0 | 1 | 7 |
| 1 | 1 | 1 | 1 | 8 |

Logic " 0 " $=\mathrm{V}_{\mathrm{AL}}<0.8 \mathrm{~V}$
Logic "1" $=\mathrm{V}_{\mathrm{AH}}>2.4 \mathrm{~V}$

Siliconix incorporated

FUNCTIONAL BLOCK DIAGRAM


ABSOLUTE MAXIMUM RATINGS

Voltages Referenced to V -
$\qquad$
$\qquad$
Digital Inputs $\mathrm{V}_{\mathrm{S}}, \mathrm{V}_{\mathrm{D}}{ }^{1}$
(V-) -2 V to (V+) +2 V
....................... or 30 mA , whichever occurs first Current (Any Terminal) Continuous ................ . 30 mA
Current (S or D) Pulsed $1 \mathrm{~ms} 10 \%$ duty .......... . 100 mA

Storage Temperature (A Suffix) ........... . -65 to $150^{\circ} \mathrm{C}$ (D Suffix) . .......... -65 to $125^{\circ} \mathrm{C}$

Operating Temperature (A Suffix) .......... -55 to $125^{\circ} \mathrm{C}$
(D Suffix) . . .......... - -40 to $85^{\circ} \mathrm{C}$
Power Dissipation (Package)*
16-Pin Plastic DIP** . ................................ . . 450 mW
16-Pin CerDIP*** ................................... . . 900 mW
16-Pin Small Outline**** . . . . . . . . . . . . . . . . . . . . . 900 mW

* All leads welded or soldered to PC board.
** Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
*** Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
**** Derate $7.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
1 Signals on $S_{x}, D_{x}$ or $\mathbb{N}_{\times}$exceeding $V+$ or $V$ - will be clamped by internal diodes. Limit forward diode current to maximum current ratings.


## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{gathered} \mathrm{V}_{+}=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ \mathrm{GND}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{AH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{AL}}=0.8 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{EN}}=2.4 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## SWITCH

| Drain-Source ${ }^{\text {e }}$ ON Resistance | $r_{\text {DS(ON) }}$ | $\begin{aligned} & V_{+}=13.5 \mathrm{~V}, \mathrm{~V}-=-13.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{S}}=1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}}= \pm 10.0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 265 | 400 500 | 400 500 | $\Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} V_{+}=10.8 \mathrm{~V}, \mathrm{~V}-=10.8 \mathrm{~V} \\ \mathrm{I}_{\mathrm{S}}=1 \mathrm{~mA}, V_{D}= \pm 7.5 \mathrm{~V} \\ \mathrm{~V}_{\mathbb{N}}=0.4 \mathrm{~V} \\ \hline \end{gathered}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 300 | $\begin{aligned} & 450 \\ & 550 \end{aligned}$ | $\begin{aligned} & 450 \\ & 550 \end{aligned}$ |  |
|  |  | $\begin{aligned} & V_{+}=20 \mathrm{~V}, \mathrm{~V}-=-20 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{S}}=1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}}= \pm 15 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 200 | 350 450 | $\begin{aligned} & 350 \\ & 450 \end{aligned}$ |  |
| Delta Drain-Source ${ }^{\text {e }}$ ON Resistance | $\underset{\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}^{\Delta}}{\Delta}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{D}}=+5,0,-5 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}= \pm 1 \mathrm{~mA} \\ \mathrm{~V}_{\mathbb{N}}=0.8 \mathrm{~V} \\ \text { Worst Combination } \end{gathered}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 20 | 40 50 | 40 50 |  |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}+_{+}=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ \mathrm{GND}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{AH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{AL}}=0.8 \mathrm{~V} \\ V_{\mathrm{EN}}=2.4 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

SWITCH (Cont'd)


ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} V_{+}=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ \mathrm{GND}=0 \mathrm{~V} \\ V_{\mathrm{AH}}=2.4 \mathrm{~V}, V_{\mathrm{AL}}=0.8 \mathrm{~V} \\ V_{\mathrm{EN}}=2.4 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{array}{r} D \\ \text { SUF } \\ -40 \text { to } \end{array}$ | $\begin{aligned} & =\text { FIX } \\ & 085^{\circ} \mathrm{C} \end{aligned}$ |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAx ${ }^{\text {b }}$ |  |

## SWITCH (Cont'd)

| Channel ON ${ }^{\text {e }}$ Leakage Current (Continued) | $I_{D(O N)}+$ ${ }^{1} \mathrm{~S}$ (ON) | $\begin{aligned} & \mathrm{V}_{\mathrm{D}}=+5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=+5 \mathrm{~V} \end{aligned}$ |  | 2 |  | -50 | 50 | -20 | 20 | nA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & -5 V \\ & -5 V \\ & \hline \end{aligned}$ | 2 |  | -50 | 50 | -20 | 20 |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | I+ | $V_{\mathbb{N}}=2.4 \mathrm{~V}$$\mathrm{~A}=0$ or 2.4 V$\pm \pm= \pm 16.5 \mathrm{~V}$ |  | 1,2 3 | 1.3 |  | 2.4 <br> 3 |  | 2.4 <br> 3 | mA |
|  | ${ }^{1+}$ standey |  |  | 1,2 3 | 1.3 |  | 2.4 3 |  | 2.4 3 |  |
| Negative Supply Current | I- |  |  | 1,2 3 | -0.65 | $\begin{gathered} -1.5 \\ -2 \end{gathered}$ |  | $\begin{gathered} -1.5 \\ -2 \end{gathered}$ |  |  |
|  | 1-STANDBY |  |  | 1,2 3 | -0.65 | $\begin{gathered} -1.5 \\ -2 \end{gathered}$ |  | $\begin{gathered} -1.5 \\ -2 \end{gathered}$ |  |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |
| Input Current With $\mathrm{V}_{\mathbb{N}}$ High | $\mathrm{I}_{\text {AH }}$ | $\begin{aligned} & \mathrm{V}_{+}=20 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{I}} \text { under } \end{aligned}$ | $\begin{aligned} & \mathrm{V}-=-20 \mathrm{~V} \\ & \text { est }=2.4 \mathrm{~V} \end{aligned}$ | 1,2 | -0.001 | -0.5 | 0.5 | -0.5 | 0.5 | $\mu \mathrm{A}$ |
|  |  | $V_{+}=20 \mathrm{~V}$ <br> $\mathrm{V}_{\mathbb{N}}$ under | $\begin{aligned} & \mathrm{V}-=-20 \mathrm{~V} \\ & \text { est }=20 \mathrm{~V} \end{aligned}$ | 1,2 | 0.004 | -0.5 | 0.5 | -0.5 | 0.5 |  |
| Input Current With $\mathrm{V}_{\mathrm{IN}}$ Low | $\mathrm{I}_{\text {AL }}$ | $\mathrm{V}+=20 \mathrm{~V}$ <br> $\mathrm{V}_{\text {IN }}$ under | $\begin{aligned} & \mathrm{V}-=-20 \mathrm{~V} \\ & \text { est }=0 \mathrm{~V} \end{aligned}$ | 1,2 | 0.01 | -0.5 | 0.5 | -0.5 | 0.5 |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |
| Enable Turn-ON Time | ${ }^{\text {t }}$ ON(EN) | See Switching Time Test Circuits |  | 1,3 2 | 750 |  | $\begin{aligned} & 1000 \\ & 1500 \end{aligned}$ |  | $\begin{aligned} & 1000 \\ & 1500 \end{aligned}$ | ns |
| Enable Turn-OFF Time | ${ }^{\text {t OFF (EN) }}$ |  |  | 1,3 2 | 350 |  | $\begin{aligned} & 1000 \\ & 1500 \end{aligned}$ |  | $\begin{aligned} & 1000 \\ & 1500 \end{aligned}$ |  |
| Multiplexer Switching Time | ${ }^{t}$ trans |  |  | 1,3 2 | 700 |  | $\begin{aligned} & 1000 \\ & 1500 \end{aligned}$ |  | $\begin{aligned} & 1000 \\ & 1500 \end{aligned}$ |  |
| Break-Before-Make Interval | topen |  |  | 1 | 450 | 50 |  | 50 |  |  |
| Charge Injection | Q | $\begin{aligned} & R_{\text {gen }}=0 \Omega \\ & C_{L}=10 \mathrm{nF} \end{aligned}$ | $\mathrm{V}_{\text {gen }}=0 \mathrm{~V}$ | 1 | 5.5 |  | 15 |  | 15 | pC |
|  |  |  | $V_{\text {gen }}= \pm 10 \mathrm{~V}$ | 1 | 7 |  | 20 |  | 20 |  |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & \mathrm{V}_{+}= 15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ & \mathrm{GND}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{AH}}= 2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{AL}}=0.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EN}}=2.4 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{array}{r} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{array}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| DYNAMIC (Cont'd) |  |  |  |  |  |  |  |  |  |
| Source OFF Capacitance | $\mathrm{C}_{\text {S(OFF) }}$ | $f=1 \mathrm{MHz}$ | 1 | 5 |  |  |  |  | pF |
| Draln OFF Capacitance | $C_{\text {d (OFF) }}$ |  | 1 | 25 |  |  |  |  |  |
| Drain and Source ON Capacitance | $\begin{aligned} & \mathrm{C}_{\mathrm{S}(\mathrm{ON})}+ \\ & \mathrm{C}_{\mathrm{D}(\mathrm{ON})} \end{aligned}$ |  | 1 | 30 |  |  |  |  |  |
| Crosstalk |  | $f=100 \mathrm{kHz}$ | 1 | -60 |  |  |  |  | dB |
| OFF Isolation |  |  | 1 | -60 |  |  |  |  |  |
| Insertion Loss |  |  | 1 | -1.6 |  |  |  |  |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. Sequence each switch ON.

## DIE TOPOGRAPHY



DGP508A

topen TEST CIRCUIT




$$
v_{O}=v_{S} \frac{R_{L}}{R_{L}+R_{D S(O N)}}
$$



## OFF ISOLATION TEST CIRCUIT



| FREQUENCY <br> TESTED | SIGNAL <br> GENERATOR | ANALYZER |
| :---: | :--- | :--- |
| 100 Hz to | HP3330B <br> Automatic <br> Synthesizer | HP3571A <br> Tracking <br> Spectrum <br> Analyzer |

CROSSTALK TEST CIRCUIT


| FREQUENCY <br> TESTED | SIGNAL <br> GENERATOR | ANALYZER |
| :---: | :--- | :--- |
| 100 Hz to <br> 13 MHz | HP3330B <br> Automatic <br> Synthesizer | HP3571A <br> Tracking <br> Spectrum <br> Analyzer |

INSERTION LOSS TEST CIRCUIT



## SOURCE/DRAIN OFF CAPACITANCE



CHARGE TRANSFER ERROR



Siliconix
incorporated
DGP508A


Charge Injection vs.
Power Supply Voltage
$\stackrel{\stackrel{Q}{(p C)}}{( }$


Charge Injection vs. Power Supply Voltage ( one supply held constant )


$\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ vs. $\mathrm{V}_{\mathrm{D}}$ and


## TYPICAL CHARACTERISTICS (Cont'd)



Supply Current vs. Switching Frequency











POSITIVE/NEGATIVE SUPPLIES (V)


Siliconix
incorporated
DGP508A
TYPICAL CHARACTERISTICS (Cont'd)




## TYPICAL CHARACTERISTICS (Cont'd)



TEMPERATURE ( $\left.{ }^{\circ} \mathrm{C}\right)$




## DETAILED DESCRIPTION

The DGP Family Of Analog Switches And Multiplexers

Siliconix has improved its high voltage metal-gate CMOS process to allow for lower leakage, higher voltage and lower variation performance. Additionally, through dramatic improvements in automated testing technology, specifications and limits that were previously untestable are now 100\% tested and specified on the DGP508A data sheet.

The data sheet specification tables are in a new format as well. The format is that of a military drawing, where all min/max specifications are $100 \%$ tested, eliminating any uncertainty about what is
actually tested. Many parameters that were previously listed as "typical" or "guaranteed by design" are now $100 \%$ tested with minimum and maximum values, so that a worst-case design can be realized.
For example, charge transfer error (or charge injection) was listed only as a typical value in the standard DG508/509A data sheet, and no maximum value was guaranteed. A maximum limit of 20 pC has been established on the data sheet, and this value is $100 \%$ tested. This allows the design engineer to design precision switching circuits, such as sample-and-hold amplifiers, with fixed limits for the charge compensation circuit.

Siliconix

The DGP508A data sheet also specifies parameters that previously have never been specified. An example is the variation in switching time over all channels, specified to a 50 ns maximum. The variation of ON resistance is similarly specified and $100 \%$ tested to be less than $40 \Omega$ over six different drain voltage and source current conditions, over all four channels tested, resulting in 48 different readings. This specification is necessary for determining the worst-case distortion and signal level variation due to differences in channel resistance and ON resistance modulation effects. Also note that $\mathrm{r}_{\mathrm{DS}}(\mathrm{ON})$ is measured at the lower extreme of the voltage operating level, (e.g. $\pm 13.5 \mathrm{~V}$ instead of $\pm 15 \mathrm{~V}$ ) where $\mathrm{rDs}(\mathrm{ON})$ is highest.

Leakage currents are specified and tested to new
lower limits at both room temperature and over the full temperature range. For example, the industrial range devices' leakages have been reduced from 200 nA (over temp) on the DG508A to 50 nA (over temp) on the DGP version. Additionally, the leakages are specified at the extremes of the operating ranges (e.g. $\pm 16.5 \mathrm{~V}$ instead of $\pm 15 \mathrm{~V}$ ), where the leakages tend to be the highest. This is essential for designs where worst-case leakage must be well known, such as precision instruments and sample-and-hold amplifiers.

The tested supply range of the DGP508A is increased beyond that of the DG508A, up to $\pm 20 \mathrm{~V}$ and down to $\pm 10.8 \mathrm{~V}$. This allows the switches to have guaranteed performance limits with power supplies as low as $\pm 12 \mathrm{~V}$ ( $\pm 10 \%), \pm 15 \mathrm{~V}$ ( $\pm 10 \%$ ), and up to $\pm 20 \mathrm{~V}$.

APPLICATIONS

## Overvoltage Protection

A very convenient form of overvoltage protection consists of adding two small signal diodes (1N4148, 1N914 type) in series with the supply pins (see figure). This arrangement effectively blocks the flow of reverse currents. It also floats the supply pin above or below the normal $V+$ or $V$ - value. In this
case the overvoltage signal actually becomes the power supply of the IC. From the point of view of the chip, nothing has changed, as long as the difference $V_{S}-(V-)$ doesn't exceed +44 V . The addition of these diodes will reduce the analog signal range to 1 V below $\mathrm{V}+$ and 1 V above $\mathrm{V}-$, but it preserves the low channel resistance and low leakage characteristics of the device.



Siliconix incorporated

## FEATURES

- TTL \& CMOS Direct Control Over Military Temperature Range
- Low Power ( 30 mW typ.)
- Break-Before-Make Switching
- 44 V Power Supply Rating


## BENEFITS

- Easily Interfaced
- Reduced Power Consumption
- Reduced System Cross-Talk
- Environmentally Rugged

APPLICATIONS<br>- Communication Systems<br>- Multiplexing Reference Signals<br>- Data Acquisition Systems<br>- Audio Signal Routing and Multiplexing

## DESCRIPTION

DG508A and DG509A are 8- and dual 4-channel analog multiplexers, respectively, designed for selecting 1 of 8 (or 4) analog input signals and connecting it to a common output or, conversely, routing an analog signal to 1 of 8 (or 4) output loads. Break-before-make switching action protects against momentary shorting of the input signals.

The DG508A, an 8-channel single-ended analog multiplexer, is designed to connect 1 of 8 inputs to a common output as determined by a 3-bit binary address $\left(A_{0}, A_{1}, A_{2}\right)$. DG509A, dual 4-channel analog multiplexer, is designed to connect 1 of 4 dual inputs to a common dual output as determined by its 2-bit binary address $\left(A_{0}, A_{t}\right)$ logic.

A channel in the ON state conducts current equally well in both directions (bidirectional switches). In the OFF state each channel blocks voltages up to the power supply rails, normally 30 V peak-to-peak. An enable (EN) function allows the user to reset the multiplexer/demultiplexer to all switches OFF. All control inputs, address ( $A X$ ) and enable (EN) are

TTL or CMOS compatible over the full specified operating temperature range.
Designed in the Siliconix Plus 40 process, the absolute maximum voltage rating is extended to 44 Volts, allowing increased operating headroom for standard $\pm 15 \mathrm{~V}$ signal swings and operation with $\pm 20 \mathrm{~V}$ supplies. An epitaxial layer prevents latch up.
Both DG508A and DG509A : are available in dual-in-line, CerDIP, plastic DIP and small outline packages, and are specified for operation over the military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ), industrial, B and D suffix ( $-25,-40$ to $85^{\circ} \mathrm{C}$ ), and commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ), temperature ranges.

For higher precision applications, the DGP508A/ DGP509A multiplexers are recommended. For applications requiring address data latching, the DG528/DG529 is recommended. For wideband/ video routing and multiplexing applications, the DG538 is recommended.
For more information, refer to Siliconix Application Notes AN75-1 and AN73-2.

## PIN CONFIGURATION




ABSOLUTE MAXIMUM RATINGS

## Voltage Referenced to V -

V+ ..... 44 V
GND ..... 25 V
Digital Inputsh, $\mathbf{V}_{\mathbf{S}}, \mathrm{V}_{\mathrm{D}}$ $(\mathrm{v}-)-2 \mathrm{~V}$ to $(\mathrm{V}+)+2 \mathrm{~V}$ or
20 mA , whichever occurs first.
Current (Any Terminal, Except S or D) ..... 30 mA
Continuous Current, S or D ..... 20 mA
Peak Current, S or D(Pulsed at $1 \mathrm{~ms}, 10 \%$ Duty Cycle Max)40 mA

Siliconix incorporated

## ELECTRICAL CHARACTERISTICS

| PARAMETER | SYMBOL | Test Conditions Unless Otherwlse Specified:$\begin{gathered} V+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ G N D=0 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | B, C, D SUFFIX |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## SWITCH

| Analog Signal Range ${ }^{\text {c, }} \mathrm{h}$ |  | $V_{\text {ANALOG }}$ |  |  | 1,2,3 |  | -15 | 15 | -15 | 15 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drain-Source ${ }^{\text {e }}$ ON Resistance |  | $\mathrm{r}_{\text {DS(ON) }}$ | $\begin{aligned} & V_{D}= \pm 10 \mathrm{~V}, \\ & I_{S}=-200 \mu \mathrm{~A} \end{aligned}$ | $\begin{gathered} =0.8 \mathrm{~V} \\ A H=2.4 \mathrm{~V} \end{gathered}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ |  |  | $\begin{aligned} & 400 \\ & 500 \end{aligned}$ |  | $\begin{aligned} & 450 \\ & 550 \end{aligned}$ | $\Omega$ |
| Greatest Change in $\mathrm{r}_{\text {DS(ON) }}$ Between Channels ${ }^{f}$ |  | $r_{\mathrm{DS}(\mathrm{ON})}^{\Delta}$ | -10 V < | $<10 \mathrm{~V}$ | 1 | 6 |  |  |  |  | \% |
| Source OFF Leakage Current |  | Is (off) | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ | $V_{S}= \pm 10 \mathrm{~V}$ $V_{D}=\mp 10 \mathrm{~V}$ | 1 |  | $\begin{gathered} -1 \\ -50 \end{gathered}$ | $\begin{gathered} 1 \\ 50 \end{gathered}$ | $\begin{gathered} -5 \\ -50 \end{gathered}$ | 5 50 | nA |
| Draln OFF <br> Leakage Current | DG508A | ID(OFF) |  | $V_{D}= \pm 10 \mathrm{~V}$ $V_{S}=\mp 10 \mathrm{~V}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ |  | $\begin{aligned} & -10 \\ & -200 \end{aligned}$ | $\begin{gathered} 10 \\ 200 \end{gathered}$ | $\begin{aligned} & -20 \\ & -200 \end{aligned}$ | $\begin{gathered} 20 \\ 200 \end{gathered}$ |  |
|  | DG509A |  |  | $\begin{aligned} & V_{D}= \pm 10 \mathrm{~V} \\ & V_{S}=\mp 10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ |  | $\begin{gathered} -10 \\ -100 \end{gathered}$ | $\begin{gathered} 10 \\ 100 \end{gathered}$ | $\begin{gathered} -20 \\ -100 \end{gathered}$ | $\begin{gathered} 20 \\ 100 \end{gathered}$ |  |
| Drain $\mathrm{ON}^{\mathrm{eg}} \mathrm{g}$ <br> Leakage Current | DG508A | ID(ON) | $\begin{aligned} V_{S}=V_{D} & = \pm 10 \mathrm{~V} \\ V_{A L} & =0.8 \mathrm{~V} \\ V_{A H} & =2.4 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ |  | $\begin{aligned} & -10 \\ & -200 \end{aligned}$ | $\begin{gathered} 10 \\ 200 \end{gathered}$ | $\begin{array}{r} -20 \\ -200 \end{array}$ | $\begin{gathered} 20 \\ 200 \end{gathered}$ |  |
|  | DG509A |  |  |  | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ |  | $\begin{gathered} -10 \\ -100 \end{gathered}$ | $\begin{gathered} 10 \\ 100 \end{gathered}$ | $\begin{gathered} -20 \\ -100 \end{gathered}$ | $\begin{gathered} 20 \\ 100 \end{gathered}$ |  |

INPUT

| Logic Input Current ${ }^{\text {h }}$ Input Voltage High | $I_{\text {AH }}$ | $\mathrm{V}_{\mathrm{A}}=2.4 \mathrm{~V}$ | 1 2 | -0.002 | -10 -30 |  | -10 -30 |  | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\mathrm{A}}=15 \mathrm{~V}$ | 1 2 | 0.006 |  | 10 30 |  | $\begin{aligned} & 10 \\ & 30 \end{aligned}$ |  |
| Logic Input Current ${ }^{\text {h }}$ Input Voltage Low | $\mathrm{I}_{\text {AL }}$ | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ or $2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=0 \mathrm{~V}$ | 1 2 | -0.002 | -10 -30 |  | -10 -30 |  |  |

DYNAMIC

| Switching Time of Multiplexer | ${ }^{\text {t trans }}$ | See Figure 1 | 1 | 0.6 | 1 |  |  | Hs |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Break-Before-Make Interval | topen | See Flgure 3 | 1 | 0.2 |  |  |  |  |
| Enable Turn ON Time | ${ }^{\text {t ONS (EN) }}$ | See Figure 2 | 1 | 1 | 1.5 |  |  |  |
| Enable Turn OFF Time | ${ }^{\text {t OFF (EN) }}$ |  | 1 | 0.4 | 1.0 |  |  |  |
| Charge Injection | Q |  | 1 | 6 |  |  |  | pC |
| OFF Isolation |  | $\begin{gathered} V_{E N}=0 \mathrm{~V}, R_{L}=1 \mathrm{k} \Omega \\ C_{L}=15 \mathrm{pF}, \mathrm{~V}_{\mathrm{S}}=7 \mathrm{~V}_{\mathrm{RMS}} \\ \mathrm{f}=500 \mathrm{kHz} \end{gathered}$ | 1 | 68 |  |  |  | dB |
| Logic Input Capacitance | $\mathrm{c}_{\text {in }}$ | $f=1 \mathrm{MHz}$ | 1 | 8 |  |  |  | pF |

Siliconix incorporated

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER |  | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} V_{+}=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ \text { GND }=0 \mathrm{~V} \end{gathered}$ |  |  |  | LIMITS <br> A <br> SUFFIX <br> -55 to $125^{\circ} \mathrm{C}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  |  | B, SUF | $\begin{aligned} & C, D \\ & \text { FFIX } \end{aligned}$ |  |  |  |
|  |  | TEMP |  |  | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| DYNAMIC (Cont'd) |  |  |  |  |  |  |  |  |  |  |  |
| Source OFF Capacltance |  |  | $\mathrm{C}_{\text {S(OFF) }}$ | $\begin{gathered} V_{E N}=0 \mathrm{~V} \\ f=140 \mathrm{kHz} \end{gathered}$ | $\mathrm{V}_{S}=0$ | 1 | 5 |  |  |  |  | pF |
| Drain OFF Capacitance | DG508A |  | $C_{\text {d(OFF) }}$ |  | $V_{D}=0$ | 1 | 25 |  |  |  |  |  |
|  | DG509A | 1 |  |  |  | 12 |  |  |  |  |  |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |  |  |  |
| Positive Supply Current |  | $1+$ | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ or 2.4 V |  | 1 | 1.3 |  | 2.4 |  | 2.4 | mA |  |
| Negative Supply Current |  | 1- |  |  | 1 | -0.7 | -1.5 |  | -1.5 |  |  |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. Sequence each switch ON.
f. $\Delta r_{D S(O N)}=\left(\frac{r_{D S(O N)} M A X-r_{D S(O N)} M I N}{r_{D S(O N)} A V E}\right)$
g. $I_{D(O N)}$ is leakage from driver into "ON" switch.
h. Signals on $S_{x}, D_{x}$ or $\mathbb{N}_{\times}$exceeding $V+$ or $V$ - will be clamped by internal diodes. Limit forward diode current to maximum current ratings.

DIE TOPOGRAPHY


Siliconix incorporated


## TYPICAL CHARACTERSITICS



Supply Current vs. Switching Frequency



Crosstalk vs. Frequency




Is(off) vs. Temperature

[^6]Siliconix incorporated

## TYPICAL CHARACTERSITICS (Cont'd)



(V)



Input Logic Current vs. Input Logic Voltage

$C_{s(\text { OFF })}$ vs.


Charge Injection vs.

(V)


Off Isolation vs.
Temperature


(V)

Crosstalk vs.


Switching Time vs. Input Logic Voltage ( $\mathrm{V}_{\mathrm{A}}$ )


Siliconix
incorporated



DG508A

| $A_{2}$ | $A_{1}$ | $A_{0}$ | EN | ON |
| :---: | :---: | :---: | :---: | :---: |
| $X$ | $X$ | $X$ | 0 | NONE |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 2 |
| 0 | 1 | 0 | 1 | 3 |
| 0 | 1 | 1 | 1 | 4 |
| 1 | 0 | 0 | 1 | 5 |
| 1 | 0 | 1 | 1 | 6 |
| 1 | 1 | 0 | 1 | 7 |
| 1 | 1 | 1 | 1 | 8 |

DG509A

| $A_{1}$ | $A_{0}$ | $E N$ | SWITCH |
| :---: | :---: | :---: | :---: |
| $x$ | $x$ | 0 | NONE |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 2 |
| 1 | 0 | 1 | 3 |
| 1 | 1 | 1 | 4 |

Logic " 0 " $=\mathrm{V}_{\mathrm{AL}} \leq 0.8 \mathrm{~V}$, Logic " $1 "=\mathrm{V}_{\mathrm{AH}} \geq 2.4 \mathrm{~V}$

## ${ }^{\text {t}}$ transition TIME TEST CIRCUIT


ton(EN) AND toff(EN) TIME TEST CIRCUIT


Figure 2

## topen Time TEST CIRCUIT





Figure 3

## Logic Inputs

Logic input circuitry protects the input MOS gate from static transients. A series MOS device shuts off when $\mathrm{V}_{\mathbb{I}}$ exceeds the positive power supply. Negative transients are clamped to ground by a diode clamp.

The input voltage characteristics have a current spike occurring at the transition voltage when the logic goes from $\mathrm{V}_{\text {INH }}$ to $\mathrm{V}_{\text {INL }}$.
If a series resistor is used for additional static protection, it should be limited to less than $9.1 \mathrm{k} \Omega$ to insure switching with worst case current spikes.

| V+ Positive Supply Voltage <br> (V) | VNegative Supply Voltage <br> (V) | $\mathrm{V}_{\mathrm{IN}}$ <br> Logic Input Voltage $\mathrm{V}_{\mathrm{INH}} \mathrm{Min} /$ $V_{\text {INL }}$ Max <br> (V) | $V_{S}$ or $V_{D}$ Analog Voltage Range (V) |
| :---: | :---: | :---: | :---: |
| 15** | -15 | 2.4/0.8 | -15 to 15 |
| 12 | -12 | 2.4/0.8 | -12 to 12 |
| 10 | -10 | 2.4/0.6 | -10 to 10 |
| 8 | -8 | 2.4/0.4 | -8 to 8 |

* Application Hints are for DESIGN AID ONLY, not guaranteed and not subject to production testing.
** Electrical Characteristics chart based on $\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}$.
*** Operation below $\pm 8 \mathrm{~V}$ is not recommended to the shift in $V_{\text {INL }}$ (MAX) .


## Overvoltage Protection

A very convenient form of overvoltage protection consists of adding two small signal diodes (1N4148, 1N914 type) in series with the supply pins (see figure). This arrangement effectively blocks the flow of reverse currents. It also floats the supply pin above or below the normal $\mathrm{V}+$ or V - value. In this
case the overvoltage signal actually becomes the power supply of the IC. From the point of view of the chip, nothing has changed, as long as the difference $\mathrm{V}_{\mathrm{S}}-(\mathrm{V}-)$ doesn't exceed +44 V . The addition of these diodes will reduce the analog signal range to 1 V below $\mathrm{V}+$ and 1 V above V -, but it preserves the low channel resistance and low leakage characteristics.


## APPLICATIONS

## 8 Channel Sequentlal Mux/Demux



Differential 4 Channel Sequential Mux/Demux


Truth Table

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \& ENABLE \& MUX SEQUENCE RATE \& $$
\underset{A_{0}}{\text { MU }}
$$ \& \& \& $S_{1}$ \& $\mathrm{S}_{2}$ \& A S

(-D

$\mathrm{S}_{3}$ \& \[
$$
\begin{aligned}
& \text { VITC } \\
& \text { NNOT } \\
& \mathrm{S}_{4}
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& \text { H PAll } \\
& \text { ES O } \\
& S_{5}
\end{aligned}
$$
\] \& R ST

FF)
S \& ATE \& $\mathrm{S}_{8}$ <br>

\hline \multirow[t]{5}{*}{| D |
| :--- |
| G |
|  |
| 0 |
| 0 |
| 9 |
| A |} \& 0 \& 0 \& X \& $x$ \& $\times$ \& $\cdots$ \& - \& - \& - \& - \& - \& - \& - <br>

\hline \& 1 \& 0 \& 0 \& 0 \& 0 \& ON \& \& - \& - \& - \& - \& - \& - <br>
\hline \& 1 \& 1 pulse \& 1 \& 0 \& 0 \& - \& ON \& - \& - \& - \& - \& - \& - <br>
\hline \& 1 \& 2 pulses \& 0 \& 1 \& 0 \& - \& - \& ON \& - \& - \& - \& - \& - <br>
\hline \& 1 \& 3 pulses \& 1 \& 1 \& 0 \& + \& - \& - \& ON \& - \& - \& - \& - <br>
\hline \& 1 \& 4 pulses \& 0 \& 0 \& 1 \& - \& - \& - \& - \& ON \& - \& - \& - <br>
\hline \& 1 \& 5 pulses \& 1 \& 0 \& 1 \& - \& - \& - \& - \& - \& ON \& - \& - <br>
\hline \& 1 \& 6 pulses \& 0 \& 1 \& 1 \& - \& - \& - \& - \& - \& - \& ON \& - <br>
\hline \& 1 \& 7 pulses \& 1 \& 1 \& 1 \& - \& - \& - \& - \& - \& - \& - \& ON <br>
\hline \& 1 \& 8 pulses \& 0 \& 0 \& 0 \& ON \& - \& - \& - \& - \& - \& - \& - <br>
\hline
\end{tabular}

Siliconix incorporated

## FEATURES

- TTL Compatible
- 44 V Power Supply Rating
- On-board Address Latches
- rDS(ON) < $400 \Omega$
- Break-Before-Make


## BENEFITS

- Easily Interfaced
- Increased Analog Signal Range
- Microprocessor Bus Compatible
- Improved System Accuracy
- Reduced Crosstalk


## APPLICATIONS

- Data Acquisition Systems
- Automatic Test Equipment
- Avionics And Military Systems
- Communication Systems
- Microprocessor Controlled Systems
- Audio Signal Multiplexing


## DESCRIPTION

DG526 and DG527 are 16 and 8-channel analog multiplexers, respectively, with on-chip address and control latches to simplify design in microprocessor based applications. Break-BeforeMake switching action protects against momentary shorting of the input signals. Designed on the Siliconix PLUS-40 CMOS process, each bidirectional switch features low $400 \Omega$ ON resistance over the full analog range, and will block signals to 30 V peak-to-peak in the unselected channels. All logic levels are TTL-compatible. An epitaxial layer prevents latch up.
DG526 is a 16 -channel single-ended analog multiplexer designed to connect 1 of 16 inputs to a common output as determined by a 4-bit binary address $\left(A_{0}, A_{1}, A_{2}, A_{3}\right)$. DG527, an 8 -channel
dual analog multiplexer, is designed to connect 1 of 8 differential inputs to a common differential output as determined by its 3 -bit binary address ( $A_{0}, A_{1}$, $\left.A_{2}\right)$ logic.

The on-board TTL-compatible address latches simplify the digital interface design and reduce board space in bus-controlled systems such as data acquisition systems, process controls, avionics, and ATE. The DG526 is available in 28 -pin CerDIP in the military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ), industrial, B suffix ( -25 to $85^{\circ} \mathrm{C}$ ) temperature ranges, and in the plastic DIP for commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ) temperature operation.

For more information on the DG526 and DG527, please refer to Siliconix Application Note AN83-4.

## PIN CONFIGURATION




| Dual-In-Line Package Top Viow |  |  |
| :---: | :---: | :---: |
| v+ |  | ${ }^{28} \mathrm{Da}$ |
| $\mathrm{D}_{\mathrm{b}}$ 2 |  | 27 v - |
| Fs ${ }^{3}$ |  | ${ }^{26} \mathrm{~s} 8 \mathrm{a}$ |
| S 86 |  | $25 \mathrm{~s}_{7 \mathrm{a}}$ |
| $\mathrm{s}_{7 \mathrm{~b}} \mathrm{~S}^{\text {a }}$ |  | $2^{4} s_{6 a}$ |
| $s_{65}$ |  | 23 $\mathrm{s}_{5 \mathrm{a}}$ |
| $\mathrm{s}_{56} 7$ | DG527 | 22 $s_{4 a}$ |
| $S_{46} 8$ |  | $2{ }^{1} \mathrm{~s}_{3 \mathrm{a}}$ |
| $\mathrm{s}_{36} \mathrm{~g}$ |  | (20) $\mathrm{s}_{2 \mathrm{a}}$ |
| $s_{2 b}$ |  | (19) $s_{1 a}$ |
| $s_{1 b}$ 11 |  | 18 EN |
| GND 11 |  | $17 A_{0}$ |
| $\overline{W R}$ |  | $16{ }^{16}$ |
| NC 14 |  | $15{ }^{15}$ |



DG526
16 Channel Single Ended Multiplexer

DG527
Differential 8 Channel Multiplexer


## ABSOLUTE MAXIMUM RATINGS <br> ABSOLUTE MAXIMUM RATINGS

Voltage Referenced to V -
V+ ..... 44 V
GND ..... 25 V
Digital Inputs, $\mathbf{V}_{\mathbf{S}}, \mathbf{V}_{\mathrm{D}}{ }^{\mathrm{h}}$

$\qquad$
(V-) -2 $V$ to $(V+)+2 V$ or .......................... 20 mA , whichever occurs first.
Current (Any Terminal Except S or D) ..... 30 mA
Continuous Current, $S$ or $D$ ..... 20 mA
Peak Current, S or D
(Pulsed at $1 \mathrm{~ms}, 10 \%$ Duty Cycle Max) ..... 40 mA
Operating Temperature (A Suffix) ..... -55 to $125^{\circ} \mathrm{C}$
(B Suffix) ..... -25 to $85^{\circ} \mathrm{C}$
(C Suffix) ..... 0 to $70^{\circ} \mathrm{C}$
Storage Temperature (A \& B Suffix) ....... - 65 to $150^{\circ} \mathrm{C}$
(C Suffix) ..... -65 to $125^{\circ} \mathrm{C}$
Power dissipation (Package)*28-Pin CerDIP DIP**1046 mW
28-Pin Plastlc DIP** ..... 1046 mW

* All leads soldered or welded to PC board.
** Derate $6.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

Siliconix
incorporated
DG526/527

## ELECTRICAL CHARACTERISTICS ${ }^{2}$

| PARAMETER |  | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ \mathrm{GND}=0, \overline{\mathrm{WR}}=0 \\ \overline{\mathrm{RS}}=2.4 \mathrm{~V} \end{gathered}$ |  | LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,7 \\ & 3=-55, \end{aligned}$ |  |  | $\begin{aligned} & , 85^{\circ} \mathrm{C} \\ & 5,0^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | $\begin{gathered} \frac{A}{\text { SUF }} \end{gathered}$ | LL |  |
|  |  | TEMP |  |  | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ |  |  | VANALOG |  |  | 1,2,3 |  | -15 | 15 | V |
| Drain-Source ${ }^{e}$ ON Resistance |  |  | $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ | $\begin{aligned} & V_{D}= \pm 10 \\ & I_{S}=-200 \end{aligned}$ | $\begin{aligned} & =0.8 \mathrm{~V} \\ & H=2.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 250 |  | $\begin{aligned} & 400 \\ & 500 \end{aligned}$ | $\Omega$ |
| Greatest Change in $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ Between Channels ${ }^{f}$ |  | $\underset{\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}}{\Delta}$ | $-10 \mathrm{~V}<\mathrm{V}_{\mathrm{S}}<10 \mathrm{~V}$ |  | 1 | 6 |  |  | \% |
| Source OFF <br> Leakage Current |  | IS(OFF) | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ | $V_{S}= \pm 10 \mathrm{~V}$ $V_{D}=\mp 10 \mathrm{~V}$ | 1 2 | 0.02 | $\begin{gathered} -1 \\ -50 \end{gathered}$ | $\begin{gathered} 1 \\ 50 \end{gathered}$ | nA |
| Drain OFF <br> Leakage Current | DG526 | $I_{\text {D (OFF }}$ ) |  | $V_{D}= \pm 10 \mathrm{~V}$ $V_{S}=\mp+10 \mathrm{~V}$ | 1 2 | 0.2 | $\begin{gathered} -10 \\ -300 \end{gathered}$ | $\begin{gathered} 10 \\ 300 \end{gathered}$ |  |
|  | DG527 |  |  | $V_{D}= \pm 10 \mathrm{~V}$ $V_{S}=\mp+10 \mathrm{~V}$ | 1 2 | 0.2 | $\begin{aligned} & -10 \\ & -200 \end{aligned}$ | $\begin{gathered} 10 \\ 200 \end{gathered}$ |  |
| Drain ON <br> Leakage Current ${ }^{\text {e, }}$ g | DG526 | $1 \mathrm{D}(\mathrm{ON})$ | $\begin{gathered} V_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}= \pm 10 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{EN}}=2.4 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{AL}}=0.8 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{AH}}=2.4 \mathrm{~V} \end{gathered}$ |  | 1 | 0.2 | $\begin{gathered} -10 \\ -300 \end{gathered}$ | $\begin{gathered} 10 \\ 300 \end{gathered}$ |  |
|  | DG527 |  |  |  | 1 2 | 0.2 | $\begin{aligned} & -10 \\ & -200 \end{aligned}$ | $\begin{gathered} 10 \\ 200 \end{gathered}$ |  |
| INPUT |  |  |  |  |  |  |  |  |  |
| Logic Input Current Input Voltage High |  | $I_{\text {AH }}$ |  |  | 1 2 | 0.02 | $\begin{aligned} & -10 \\ & -30 \end{aligned}$ | $\begin{aligned} & 20 \\ & 30 \end{aligned}$ | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{A}}=15 \mathrm{~V}$ | 1 2 | 0.02 | $\begin{aligned} & -10 \\ & -30 \end{aligned}$ | $\begin{aligned} & 10 \\ & 30 \end{aligned}$ |  |
| Logic Input Current Input Voltage Low |  |  | $\mathrm{I}_{\text {AL }}$ | $\begin{gathered} \mathrm{V}_{\mathrm{EN}}=0 \text { or } 2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=0 \mathrm{~V} \\ \overline{\mathrm{RS}}=0 \mathrm{~V}, \overline{\mathrm{WR}}=0 \mathrm{~V} \end{gathered}$ |  | 1 2 | 0.01 | $\begin{aligned} & -10 \\ & -30 \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 30 \end{aligned}$ |
| DYNAMIC |  |  |  |  |  |  |  |  |  |
| Switching Time of Multiplexer |  | $t_{\text {trans }}$ | See Figure 3 |  | 1 | 0.65 |  | 1 | 上s |
| Break-Before-Make Interval |  | t OPEN | See Figure 5 |  | 1 | 0.2 |  |  |  |
| Enable and Write Turn ON Time |  | ${ }^{\text {t }}$ ON(EN, $\left.\overline{W R}\right)$ | See Figure 4 and 6 |  | 1 | 0.7 |  | 1.5 |  |
| Enable and Reset Turn OFF Time |  | $t \mathrm{OFF}(E N, \overline{R S})$ | See Figure 4 and 7 |  | 1 | 0.4 |  | 1 |  |
| Charge Injection |  | Q | See Figure 8 |  | 1 | 10 |  |  | pC |
| OFF Isolation |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{EN}}= \\ \mathrm{C}_{\mathrm{L}}=15 \mathrm{~F} \end{gathered}$ | $\begin{aligned} & =1 \mathrm{k} \Omega \\ & =7 \mathrm{~V}_{\mathrm{RMS}} \end{aligned}$ $\underline{\mathrm{Hz}}$ | 1 | 55 |  |  | dB |
| Logic Input Capacitance |  | $\mathrm{C}_{\text {in }}$ | $f=1 \mathrm{MHz}$ |  | 1 | 6 |  |  | pF |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ \text { GND }=0, \mathrm{WR}=0 \\ \overline{\mathrm{RS}}=2.4 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,70,85{ }^{\circ} \mathrm{C} \\ & 3=-55,-25,0{ }^{\circ} \mathrm{C} \end{aligned}$ |  | ALLSUFFIXES |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## DYNAMIC (Cont'd)

| Source OFF Capacitance |  | $\mathrm{C}_{\text {S(OFF) }}$ | $\begin{gathered} V_{\mathrm{EN}}=0 \\ f=140 \mathrm{kHz} \end{gathered}$ | $V_{S}=0$ | 1 | 10 | PF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drain OFF Capacitance | DG526 | $C_{\text {d ( OFF) }}$ |  | $V_{D}=0$ | 1 | 65 |  |
|  | DG527 |  |  |  | 1 | 35 |  |

## MINIMUM INPUT TIMING REQUIREMENTS

| $\overline{\mathrm{WR}}$ Pulse Width | ${ }^{t}$ ww | See Figure 1 | 1,2,3 | 260 | 300 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A×, EN Data Valld to WR | $t_{\text {DW }}$ | (Stabilization Time) See Figure 1 | 1,2,3 | 150 | 180 |  |
| Ax, EN Data Valid after WR | ${ }^{\text {w }}$ W | (Hold Time) See Figure 1 | 1,2,3 | 20 | 30 |  |
| $\overline{\mathrm{RS}}$ Pulse Width ${ }^{\text {' }}$ | ${ }^{\text {¢ }} \overline{\mathrm{RS}}$ | See Figure 2 $V_{S}=5 \mathrm{~V}$ | 1,2,3 | 350 | 500 |  |

## SUPPLY

| Positive Supply Current | $1+$ | $\mathrm{V}_{\mathrm{EN}}=0, \mathrm{~V}_{\mathrm{A}}=0$ | 2,3 | 2.0 |  | 3.0 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Negative Supply Current | 1- |  | 2,3 | -1.2 | -2.0 -3.2 |  |  |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for' DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. Sequence each switch ON.
f. $\Delta r_{D S(O N)}=\left(\frac{r_{D S(O N)} M A X-r_{D S(O N)} M I N}{r_{D S(O N)} A V E}\right)$
g. $I_{D(O N)}$ is leakage from driver into "ON" switch.
h. Signals on $S_{x}, D_{x}, \mathbb{N}_{x}$ exceeding $V+$ or $V$ - will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
I. Period of Reset ( $\overline{\mathrm{RS}}$ ) pulse must be at least $50 \mu \mathrm{~s}$ during or after power ON.

Siliconix incorporated


20X

| Pad <br> No. | Function | Pad <br> No. | Function |
| :---: | :--- | :---: | :--- |
| 1 | $V_{+}$(substrate) | 15 | $A_{2}$ |
| 2 | No connection | 16 | $A_{1}$ |
| 3 | $R S$ | 17 | $A_{0}$ |
| 4 | $S_{16}$ | 18 | $E N$ |
| 5 | $S_{15}$ | 19 | $S_{1}$ |
| 6 | $S_{13}$ | 20 | $S_{2}$ |
| 7 | $S_{14}$ | 21 | $S_{3}$ |
| 8 | $S_{12}$ | 22 | $S_{4}$ |
| 9 | $S_{11}$ | 23 | $S_{5}$ |
| 10 | $S_{10}$ | 24 | $S_{6}$ |
| 11 | $S_{9}$ | 25 | $S_{7}$ |
| 12 | $G N D$ | 26 | $S_{8}$ |
| 13 | $W R$ | 27 | $V-$ |
| 14 | $A_{3}$ | 28 | $D$ |

## ICMNA

10 Resistors
14 Diodes
2 Zener Diodes

177 P-channel enhancement MOSFET 201 N -channel enhancement MOSFET 2 PNP Bipolar Transistors

DG527


20X

| Pad <br> No. | Function | Pad <br> No. | Function |
| :---: | :--- | :--- | :--- |
| 1 | V+ (substrate) | 15 | $A_{2}$ |
| 2 | $D$ | 16 | $A_{1}$ |
| 3 | $R S$ | 17 | $A_{0}$ |
| 4 | $S_{8 b}$ | 18 | $E N$ |
| 5 | $S_{7 b}$ | 19 | $S_{1 a}$ |
| 6 | $S_{6 b}$ | 20 | $S_{2 a}$ |
| 7 | $S_{5 b}$ | 21 | $S_{3 a}$ |
| 8 | $S_{4 b}$ | 22 | $S_{4 a}$ |
| 9 | $S_{3 b}$ | 23 | $S_{5 a}$ |
| 10 | $S_{2 b}$ | 24 | $S_{6 a}$ |
| 11 | $S_{9}$ | 25 | $S_{7 a}$ |
| 12 | $G N D$ | 26 | $S_{8 a}$ |
| 13 | $W R$ | 27 | $V_{-}$ |
| 14 | No Connection | 28 | $D_{a}$ |

ICMNB
9 Resistors
16 Diodes
2 Zener Diodes

164 P-channel enhancement MOSFET 189 N -channel enhancement MOSFET 2 PNP Bipolar Transistors





Siliconix
incorporated
DG526/527

## TRUTH TABLES




Figure 1


Figure 2


Figure 3

## ENABLE ton/toff TIME TEST CIRCUIT




Figure 4

OPEN TIME (B.B.M.) INTERVAL TEST CIRCUIT


WRITE TURN-ON TIME ton( $\overline{\text { WR }})$ TEST CIRCUIT


DEVICE MUST BE RESET PRIOR TO APPLYING $\overline{W R}$ PULSE

Figure 6


RESET TURN-OFF TIME $t_{\text {OFF }}(\overline{\mathrm{RS}})$ TEST CIRCUIT


Figure 7


## CHARGE INJECTION TEST CIRCUIT



## DETAILED DESCRIPTION

The internal structure of the DG526 and DG527 includes a 5 V logic interface with input protection circuitry followed by a latch, level shifter, decoder and finally the switch constructed with parallel N and P-channel MOSFETs (see figure 9).

The input protection on the logic lines $A_{0}, A_{1}, A_{2}$, $A_{3}, E N$ and control lines $\overline{W R}, \overline{R S}$ shown in figure 9 minimize susceptibility to static encour.tered during handling and operational transients.

The logic interface circuit compares the TTL input signal against a TTL threshold reference voltage. The output of the comparator feeds the data input of a D type latch. The level sensitive $D$ latch continuously places the $\mathrm{D}_{\mathrm{x}}$ input signal on the $\mathrm{Q}_{\mathrm{x}}$ output when the CLK (WR) input is low, resulting in transparent operation. As soon as CLK (WR) returns high the latch holds the data last present on
the $D_{X}$ input at the $Q_{X}$ output, subject to the "Minimum Input Timing Requirements" table.

Following the latches the $Q_{x}$ signals are level shifted and decoded to provide proper drive levels for the CMOS switches. This level shifting insures full ON/OFF switch operation for any analog signal present between the $\mathrm{V}+$ and V - supply pins.
The enable (EN) pin is used to enable the address latches during the $\overline{W R}$ pulse. It can be hard wired to the logic supply if one of the channels will always be used (except during a reset) or it can be tied to address decoding circuitry for memory mapped operation. The $\overline{\mathrm{RS}}$ pin is used as a master reset. All latches are cleared regardless of the state of any other latch or control line. The $\overline{W R}$ pin is used to transfer the state of the address control lines to their latches, except during a reset or when EN is low (see Truth Tables).


Figure 9. DG526/527 Simplifed Internal Structure

## APPLICATIONS

## INTRODUCTION

The DG526 and DG527 minimize the amount of interface hardware between a microprocessor system bus and the analog system being controlled or measured. The internal TTL compatible latches give these multiplexers write-only memory, that is, they can be programmed to stay in a particular
switch state (e.g., switch 1 ON) until the microprocessor determines it is necessary to turn different switches ON or turn all switches OFF.
The input latches become transparent when $\overline{W R}$ is held low; therefore, these multiplexers operate by direct command of the coded switch state on the address inputs. In this mode the DG526 is identical

Siliconix
incorporated
APPLICATIONS (Cont'd)
to the very popular DG506 even sharing the same pin locations. The same is true of the DG527 versus the popular DG507.

## CIRCUIT OPERATION (See Figure 10)

Initially during system power-up $\overline{\mathrm{RS}}$ would be active LOW maintaining all 16 switches in the OFF state. After $\overline{\mathrm{RS}}$ returned HIGH the DG526 maintains all switches in the OFF state. As soon as the system program was ready to perform a write operation to the address assigned to the DG526, the address decoder would provide a $\overline{C S}$ active LOW signal which is gated with the WRITE (WR) control signal. At this time the data on the DATA BUS (that will determine which switch to close) is stabilizing. When the $\overline{W R}$ signal returns to the HIGH state, (positive edge) the input latches of the DG526 save the data from the DATA BUS. The coded
information in the $A_{0}, A_{1}, A_{2}, A_{3}$, and EN latches is decoded and the appropriate switch is turned ON.

The EN latch allows all switches to be turned OFF under program control. This becomes useful when two or more DG526s are cascaded to build 32 -line and larger analog signal input multiplexers.

Figure 11 illustrates one use of the DG527. Dual multiplexers are generally used with differential or instrumentation amplifiers in process control applications to eliminate errors due to common mode signals. In this circuit however, advantage is taken of the dual multiplexing capability of the switch. This is achieved by using the multiplexer to select pairs of R.C. networks to control the pulse width of the multivibrator. This can be a particularly useful feature in process control applications where there is a requirement for a variable width sample "window" for different control signals.


Figure 10


Figure 11. $\mu \mathrm{P}$-selected Pulse-Width Control

| $V_{+}$ <br> Positive <br> Suply <br> Voltage <br> (V) | V- <br> Negative <br> Suply <br> Voltage <br> (V) | GND <br>  <br> Power <br> Supply <br> GND <br> (V) | $V_{I N}$ <br> Logic Input <br> Voltage <br> $V_{I N H}$ Min/ <br> $V_{I N L}$ Max <br> (V) | V or $V_{D}$ <br> Analog <br> VItage <br> Range <br> $(V)$ |
| :---: | :---: | :---: | :---: | :---: |
| 20 | -20 | GND | $2.4 / 0.8$ | $\pm 20$ |
| 15 | -15 | GND | $2.4 / 0.8$ | $\pm 15$ |
| 8 | -8 | GND | $2.4 / 0.8$ | $\pm 8$ |

Siliconix
incorporated

# 8-Channel and Dual <br> 4-Channel Latchable Multiplexers 

## FEATURES

- TTL Compatible
- 44 V Power Supply Rating
- On-board Address Latches
- ${ }^{\text {DSS(ON) }}<400 \Omega$
- Break-Before-Make

BENEFITS

- Easily Interfaced
- Increased Analog Signal Range
- Microprocessor Bus Compatible
- Improved System Accuracy
- Reduced Crosstalk


## APPLICATIONS

- Data Acquisition Systems
- Automatic Test Equipment
- Avionics And Military Systems
- Communication Systems
- Microprocessor Controlled Systems
- Audio Signal Multiplexing


## DESCRIPTION

DG528 and DG529 are 8 and 4-channel analog multiplexers, respectively, with on-chip address and control latches to simplify design in microprocessor based applications. Break-beforemake switching action protects against momentary shorting of the input signals. Designed on the Siliconix PLUS-40 CMOS process, each bidirectional switch features low $400 \Omega$ ON resistance over the full analog range, and will block signals to 30 V peak-to-peak in the unselected channels. All logic levels are TTL compatible.

DG528 is an 8-channel single-ended analog multiplexer designed to connect 1 of 8 inputs to a common output as determined by a 3-bit binary address ( $A_{0}, A_{1}, A_{2}$ ). DG529, a 4-channel dual
analog multiplexer, is designed to connect 1 of 4 dual inputs to a common dual output as determined by its 2-bit binary address ( $A_{0}, A_{1}$ ) logic. An epitaxial layer prevents latchup.

The on-board TTL-compatible address latches simplify the digital interface design and reduce board space in bus-controlled systems such as data acquisition systems, process controls, avionics, and ATE. The DG528 is available in 18-pin
industrial, B suffix ( -25 to $85^{\circ} \mathrm{C}$ ) and commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ) temperature ranges, and in the plastic DIP for commercial temperature operation.

For more information on the DG528 and DG529, please refer to Siliconix Application Note AN83-4.

## PIN CONFIGURATION



Order Numbers:
CerDIP: DG528AK, DG528BK, DG528CK
Plastic: DG528CJ

Dual-In-Line Package


Order Numbers:
CerDIP: DG529AK, DG529BK, DG529CK
Plastic: DG529CJ

## FUNCTIONAL BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

Voltage Referenced to V -V+ ......................................................... 44 V
GND ..... 25 V
Digital Inputs, $\mathrm{V}_{\mathrm{S}}, \mathrm{V}_{\mathrm{D}}{ }^{\mathrm{h}} \ldots \ldots$ ( $\mathrm{V}-$ ) -2 V to $(\mathrm{V}+)+2 \mathrm{~V}$ or......................... 20 mA , whichever occurs first.
Current (Any Terminal Except S or D) ..... 30 mA
Continuous Current, S or D ..... 20 mA
Peak Current, S or D
(Pulsed at $1 \mathrm{~ms}, 10 \%$ Duty Cycle Max) 40 mA

| Operating Temperature (A Suffix) (B Suffix) (C Suffix) | $\begin{aligned} & -55 \text { to } 125^{\circ} \mathrm{C} \\ & -25 \text { to } 85^{\circ} \mathrm{C} \\ & .0 \text { to } 70^{\circ} \mathrm{C} \end{aligned}$ |
| :---: | :---: |
| Storage Temperature (A \& B Suffix) (C Suffix) .. | $\begin{aligned} & -65 \text { to } 150^{\circ} \mathrm{C} \\ & -65 \text { to } 125^{\circ} \mathrm{C} \end{aligned}$ |
| Power Dissipation (Package)* |  |
| 18-Pin Ceramic DIP** | 900 mW |
| 18-Pin Plastic DIP*** | 470 mW |
| * All leads soldered or welded to <br> ** Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$. <br> *** Derate $6.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$ |  |

Siliconix
incorporated
ELECTRICAL CHARACTERISTICS ${ }^{a}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{gathered} V+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ \mathrm{GND}=0, \overline{\mathrm{WR}}=0 \\ \overline{\mathrm{RS}}=2.4 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,70,85^{\circ} \mathrm{C} \\ & 3=-55,-25,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{aligned} & \mathrm{B}, \mathrm{C} \\ & \text { SUFFIX } \end{aligned}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {d }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## SWITCH

| Analog Signal Range ${ }^{\text {c }}$ |  | V ${ }_{\text {ANALOG }}$ |  |  | 1,2,3 |  | -15 | 15 | -15 | 15 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drain-Source ${ }^{e}$ ON Resistance |  | ${ }^{\text {DSS }}$ (ON) | $\begin{aligned} & V_{D}= \pm 10 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{S}}=-200 \mu \mathrm{~A}, \end{aligned}$ | $\begin{aligned} & =0.8 \mathrm{~V} \\ & H=2.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 270 |  | $\begin{aligned} & 400 \\ & 500 \end{aligned}$ |  | $\begin{aligned} & 450 \\ & 500 \end{aligned}$ | $\Omega$ |
| Greatest Change in $r_{\text {DS(ON) }}$ Between Channels ${ }^{f}$ |  | $\underset{r_{\mathrm{DS}}}{\Delta}$ | $-10 \mathrm{~V}<\mathrm{V}_{\mathrm{S}}<10 \mathrm{~V}$ |  | 1 | 6 |  |  |  |  | \% |
| Source OFF Leakage Current |  | Is(OFF) | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ | $V_{S}= \pm 10 \mathrm{~V}$ $V_{D}=\mp 10 \mathrm{~V}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | -0.005 | $\begin{gathered} -1 \\ -50 \end{gathered}$ | $\begin{gathered} 1 \\ 50 \end{gathered}$ | $\begin{gathered} -5 \\ -50 \end{gathered}$ | 5 50 | nA |
| Drain OFF <br> Leakage Current | DG528 | ID(OFF) |  | $V_{D}= \pm 10 \mathrm{~V}$ $V_{S}=\mp 10 \mathrm{~V}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | -0.015 | $\begin{gathered} -10 \\ -200 \end{gathered}$ | $\begin{gathered} 10 \\ 200 \end{gathered}$ | $\begin{gathered} -20 \\ -200 \end{gathered}$ | $\begin{gathered} 20 \\ 200 \end{gathered}$ |  |
|  | DG529 |  |  | $\begin{aligned} & V_{D}= \pm 10 \mathrm{~V} \\ & V_{S}=\mp 10 \mathrm{~V} \end{aligned}$ | 1 | -0.008 | $\begin{gathered} -10 \\ -100 \end{gathered}$ | $\begin{gathered} 10 \\ 100 \end{gathered}$ | $\begin{gathered} -20 \\ -100 \end{gathered}$ | $\begin{gathered} 20 \\ 100 \end{gathered}$ |  |
| Drain ON <br> Leakage Current | DG528 | $\mathrm{I}_{\mathrm{D}(\mathrm{ON})^{e, g}}$ | $\begin{aligned} \mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}} & = \pm 10 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{EN}} & =2.4 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{AL}} & =0.8 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{AH}} & =2.4 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | -0.03 | $\begin{gathered} -10 \\ -200 \end{gathered}$ | $\begin{gathered} 10 \\ 200 \end{gathered}$ | $\begin{aligned} & -20 \\ & -200 \end{aligned}$ | $\begin{gathered} 20 \\ 200 \end{gathered}$ |  |
|  | DG529 |  |  |  | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | -0.015 | $\begin{gathered} -10 \\ -100 \end{gathered}$ | $\begin{gathered} 10 \\ 100 \end{gathered}$ | $\begin{gathered} -20 \\ -100 \end{gathered}$ | $\begin{gathered} 20 \\ 100 \end{gathered}$ |  |

INPUT

| Logic Input Current Input Voltage High | $\mathrm{I}_{\text {AH }}$ | $\mathrm{V}_{\mathrm{A}}=2.4 \mathrm{~V}$ | 1 2 | -0.002 | $\begin{aligned} & -10 \\ & -30 \end{aligned}$ |  | -10 -30 |  | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\mathrm{A}}=15 \mathrm{~V}$ | 1 2 | 0.006 |  | 10 30 |  | 10 30 |  |
| Logic Input Current Input Voltage Low | ${ }^{\prime}{ }_{\text {AL }}$ | $\mathrm{V}_{\mathrm{EN}}=0$ or $2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=0 \mathrm{~V}$ $\overline{\mathrm{RS}}=0 \mathrm{~V}, \mathrm{WR}=0 \mathrm{~V}$ | 1 2 | -0.002 | $\begin{aligned} & -10 \\ & -30 \end{aligned}$ |  | -10 -30 |  |  |

## DYNAMIC



Siliconix incorporated

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER |  | SYMBOL | Test Conditions <br> Unless Otherwise Specified: $\begin{gathered} V_{+}=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ G N D=0, \mathrm{WR}=0 \\ \mathrm{RS}=2.4 \mathrm{~V} \end{gathered}$ |  | LIMITS |  |  |  |  |  | UNIT |
|  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,7 \\ & 3=-55,- \end{aligned}$ |  |  |  | $\begin{array}{r} \text { A } \\ \text { SUF } \\ -55 \text { to } \end{array}$ | FIX $125^{\circ} \mathrm{C}$ | $\begin{gathered} \text { B, } \\ \text { SUF } \end{gathered}$ | $\underset{=F I X}{C}$ |  |
|  |  | TEMP |  |  | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAx ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| DYNAMIC (Cont'd) |  |  |  |  |  |  |  |  |  |  |  |
| Source OFF Capacitance |  |  | $\mathrm{C}_{\text {S(OFF) }}$ | $\begin{gathered} V_{E N}=0 \\ f=140 \mathrm{kHz} \end{gathered}$ | $V_{S}=0$ | 1 | 5 |  |  |  |  | pF |
| Drain OFF Capacitance | DG528 |  | $C_{\text {D (OFF) }}$ |  | $V_{D}=0$ | 1 | 25 |  |  |  |  |  |
|  | DG529 | 1 |  |  |  | 12 |  |  |  |  |  |  |
| MINIMUM INPUT TIMING REQUIREMENTS |  |  |  |  |  |  |  |  |  |  |  |  |
| $\overline{\text { WR Pulse Width }}$ |  | $t_{\text {ww }}$ | See Figure 1 |  | 1,2,3 |  | 300 |  | 300 |  | ns |  |
| Ax, EN Data Valid to $\overline{W R}$ |  | $t_{\text {DW }}$ | (Stabilization Time) See Figure 1 |  | 1,2,3 |  | 180 |  | 180 |  |  |  |
| Ax, ENData Valid after WR |  | ${ }^{\text {W }}$ W | (Hold Time) See Figure 1 |  | 1,2,3 |  | 30 |  | 30 |  |  |  |
| $\overline{\mathrm{RS}}$ Pulse Width ${ }^{1}$ |  | ${ }^{t} \overline{\mathrm{RS}}$ | See Figure 2$V_{S}=5 \mathrm{~V}$ |  | 1,2,3 |  | 500 |  | 500 |  |  |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |  |  |  |
| Positive Supply Current |  | $1+$ | $\mathrm{V}_{\mathrm{EN}}=0, \mathrm{~V}_{\mathrm{A}}=0$ |  | 1 |  |  | 2.5 |  | 2.5 |  |  |
| Negative Supply Current |  | I- |  |  | 1 |  | -1.5 |  | -1.5 |  |  |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet
c. Guaranteed by design, not subject to production test.
d. Typlcal values are for 'DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. Sequence each switch ON.
f. $\Delta r_{D S(O N)}=\left(\frac{r_{D S(O N)} M A X-r_{D S(O N)} M I N}{r_{D S(O N)} A V E}\right)$
g. ID(ON) is leakage from driver into "ON" switch.
h. Slignals on $S_{x}, D_{x}, \mathbb{I N}_{\times}$exceeding $V+$ or $V$ - will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
I. Period of Reset ( $\overline{\mathrm{RS}}$ ) pulse must be at least $50 \mu \mathrm{~s}$ during or after power ON.

Siliconix
incorporated
DG528/529


ICMLB
9 Resistors
10 Diodes
2 Zener Dlodes 2 PNP Bipolar Transistors





| DG528 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | EN | $\overline{\text { WR }}$ | $\overline{\mathrm{RS}}$ | On Switch |
| Latching |  |  |  |  |  |  |
| X | x | X | X | 5 | 1 | Maintains previous switch condition |
| Reset |  |  |  |  |  |  |
| x | $x$ | x | x | x | 0 | NONE <br> (latches cleared) |
| Transparent Operation |  |  |  |  |  |  |
| X | X | X | 0 | 0 | 1 | NONE |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 | 2 |
| 0 | 1 | 0 | 1 | 0 | 1 | 3 |
| 0 | 1 | 1 | 1 | 0 | 1 | 4 |
| 1 | 0 | 0 | 1 | 0 | 1 | 5 |
| 1 | 0 | 1 | 1 | 0 | 1 | 6 |
| 1 | 1 | 0 | 1 | 0 | 1 | 7 |
| 1 | 1 | 1 | 1 | 0 | 1 | 8 |

DG529

| $\mathrm{A}_{1}$ | A0 | EN | WR | $\overline{\mathrm{RS}}$ | On Switch |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Latching |  |  |  |  |  |
| X | X | X | 5 | 1 | Maintains previous |
| Reset |  |  |  |  |  |
| X | x | X | X | 0 | NONE <br> (latches cleared) |
| Transparent Operation |  |  |  |  |  |
| X | X | 0 | 0 | 1 | NONE |
| 0 | 0 | 1 | 0 | 1 |  |
| 0 | 1 | 1 | 0 | 1 | 2 |
| 1 | 0 | 1 | 0 | 1 | 3 |
| 1 | 1 | 1 | 0 | 1 | 4 |

Logic " 1 ": $\mathrm{V}_{\mathrm{AH}} \geq 2.4 \mathrm{~V}$
Logle " 0 " $\mathrm{V}_{\mathrm{AL}} \leq 0.8 \mathrm{~V}$


Figure 1


Figure 2


Figure 3

## ENABLE ton/toff TIME TEST CIRCUIT



Figure 4



Figure 5

## WRITE TURN-ON TIME ION( $\overline{W R})$ TEST CIRCUIT


device must be reset prior to appling $\overline{\text { WR pulse }}$


Figure 6

RESET TURN-OFF TIME $t_{\text {OFF }}(\overline{\mathrm{RS}})$ TEST CIRCUIT


Figure 7

$\Delta V_{0}$ IS THE MEASURE VOLTAGE ERROR dUE TO CHARGE INJECTION. THE CHARGE INJECTION IN COULOMBS IS $Q=C_{L} \times \Delta v_{O}$

## DETAILED DESCRIPTION

The internal structure of the DG528 and DG529 includes a 5 V logic interface with input protection circuitry followed by a latch, level shifter, decoder and finally the switch constructed with parallel N and P-channel MOSFETs (see figure 9).

The input protection on the logic lines $A_{0}, A_{1}, A_{2}$, EN and control lines $\overline{W R}, \overline{R S}$ shown in figure 9 minimize susceptibility to static encountered during handling and operational transients.

The logic interface circuit compares the TTL input signal against a TTL threshold reference voltage. The output of the comparator feeds the data input of a D type latch. The level sensitive $D$ latch continuously places the $D_{x}$ input signal on the $Q_{x}$ output when the CLK (WR) input is low, resulting in transparent operation. As soon as CLK ( $\overline{W R}$ ) returns high the latch holds the data last present on
the $D_{X}$ input at the $Q_{X}$ output, subject to the "Minimum Input Timing Requirements" table.

Following the latches the $\mathrm{Qx}_{\mathrm{X}}$ signals are level shifted and decoded to provide proper drive levels for the CMOS switches. This level shifting insures full ON/OFF switch operation for any analog signal present between the $\mathrm{V}+$ and V - supply pins.

The enable (EN) pin is used to enable the address latches during the $\overline{W R}$ pulse. It can be hard wired to the logic supply if one of the channels will always be used (except during a reset) or it can be tied to address decoding circuitry for memory mapped operation. The $\overline{\mathrm{RS}}$ pin is used as a master reset. All latches are cleared regardless of the state of any other latch or control line. The $\overline{\mathrm{WR}}$ pin is used to transfer the state of the address control lines to their latches, except during a reset or when EN is low (see Truth Tables).


Figure 9. DG528/529 Simplified Internal Structure

Siliconix
incorporated

## BUS INTERFACING (See Figure 10)

The DG528 and DG529 minimize the amount of interface hardware between a microprocessor system bus and the analog system being controlled or measured. The internal TTL compatible latches give these multiplexers write-only memory, that is, they can be programmed to stay in a particular switch state (e.g., switch 1 ON) until the microprocessor determines it is necessary to turn different switches ON or turn all switches OFF.

The input latches become transparent when $\overline{W R}$ is held low; therefore, these multiplexers operate by direct command of the coded switch state on $A_{2}$, $A_{1}, A_{0}$. In this mode the DG528 is identical to the very popular DG508 even sharing the same pin locations. The same is true of the DG529 versus the popular DG509.

Initially during system power-up $\overline{\mathrm{RS}}$ would be active LOW maintaining all 8 switches in the OFF state. After $\overline{\mathrm{RS}}$ returned HIGH the DG528 maintains all switches in the OFF state. As soon as the system program was ready to perform a write operation to the address assigned to the DG528, the address decoder would provide a $\overline{C S}$ active LOW signal which is gated with the WRITE ( $\overline{W R}$ ) control signal. At this time the data on the DATA BUS (that will determine which switch to close) is stabilizing. When the $\overline{W R}$ signal returns to the HIGH state, (positive edge) the input latches of the DG528 save the data from the DATA BUS. The coded information in the $A_{0}, A_{1}, A_{2}$, and $E N$ latches is decoded and the appropriate switch is turned ON.

The EN latch allows all switches to be turned OFF under program control. This becomes useful when two or more DG528s are cascaded to build 16-line and larger analog signal input multiplexers.


Figure 10. Bus Interface

| V+ Positive Supply Voltage <br> (V) | VNegative Supply Voltage <br> (V) | GND Analog \& Power Supply GND <br> (V) | VIN Logic Input Voltage $\mathrm{V}_{\text {INH }} \mathrm{Min} /$ $\mathrm{V}_{\text {INL }}$ Max <br> (V) | $V_{S}$ or $V_{D}$ <br> Analog <br> Voltage <br> Range <br> (V) |
| :---: | :---: | :---: | :---: | :---: |
| 20 | -20 | GND | 2.4/0.8 | $\pm 20$ |
| 15 | -15 | GND | 2.4/0.8 | $\pm 15$ |
| 8 | -8 | GND | 2.4/0.8 | $\pm 8$ |

Siliconix
incorporated

# 8-Channel and Dual 4-Channel CMOS Analog Multiplexers with Overvoltage Protection 

## FEATURES

- Analog/Digital Overvoltage Protection
- Fail Safe With Power Loss
(No Latchup)
- Break-Before-Make Switching
- TTL and CMOS Compatible Inputs


## BENEFITS

- Improved Ruggedness
- Power Loss Protected
- Prevents Adjacent Channel Crosstalk
- Standard Logic Interface


## APPLICATIONS

- Data Acquisition Systems
- Industrial Process Control
- Avionics Test Equipment
- High Rel Control Systems


## DESCRIPTION

The DG548 and DG549 are dielectrically isolated 8and 4-channel analog multiplexers, respectively, incorporating overvoltage protection. They withstand analog input voltages greater than the supplies. This is advantageous in systems where the analog inputs originate outside the equipment. The DG548/DG549 can withstand continuous inputs up to 10 volts greater than either supply, which eliminates the possibility of damage when supplies are lost, while input signals are still present. These multiplexers can withstand brief input transient spikes of several hundred volts which otherwise
would require complex external protection networks. Necessarily, ON resistance is higher than the DG508A/DG509A but very low leakage currents combine to produce low errors.

The DG548 and DG549 are pin compatible with the industry-standard DG508A and DG509A multiplexers.

The DG548 and DG549 are offered in 16 -pin plastic and CerDIP packages for operation over the commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ) and military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) temperature ranges.

PIN CONFIGURATION


Dual-In-LIne Package



8 Channel Single Ended Multiplexer


DG549
Differential 4 Channel Multiplexer

## ABSOLUTE MAXIMUM RATINGS



Siliconix
incorporated
ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}_{+}=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ \mathrm{GND}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{AH}}=4.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{AL}}=0.8 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,70^{\circ} \mathrm{C} \\ & 3=-55,-0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{aligned} & \text { C } \\ & \text { sUFFIX } \\ & 0 \text { to } 70^{\circ} \mathrm{C} \end{aligned}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

SWITCH (Cont'd)

| Source OFF Leakage Current |  | Is(OFF) | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ | $V_{S}= \pm 10 \mathrm{~V}$ $V_{D}=\mp 10 \mathrm{~V}$ | $\underset{2,3}{1}$ | 0.03 | $\begin{aligned} & -0.5 \\ & -50 \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 50 \end{aligned}$ | $\begin{gathered} -0.5 \\ -50 \end{gathered}$ | 0.5 50 | nA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drain OFF <br> Leakage Current | DG548 | Id (OFF) |  | $\begin{aligned} & V_{D}= \pm 10 \mathrm{~V} \\ & V_{S}=\mp 10 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 1 | $\begin{gathered} -5 \\ -250 \end{gathered}$ | $\begin{gathered} 5 \\ 250 \end{gathered}$ | $\begin{gathered} -5 \\ -250 \end{gathered}$ | 5 250 |  |
|  | DG549 |  |  | $\begin{aligned} & V_{D}= \pm 10 \mathrm{~V} \\ & V_{S}=\mp 10 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 0.5 | $\begin{aligned} & -2.5 \\ & -125 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 125 \end{aligned}$ | $\begin{aligned} & -2.5 \\ & -125 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 125 \end{aligned}$ |  |
| ID(OFF) with Input Overvoltage Applled |  | IDOV | Analog Overvoltage $= \pm 33 \mathrm{~V}$ (See Figure 1) |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 4 | $\begin{gathered} -20 \\ -2000 \end{gathered}$ | $\begin{gathered} 20 \\ 2000 \end{gathered}$ | $\begin{gathered} -20 \\ -2000 \end{gathered}$ | $\begin{gathered} 20 \\ 2000 \end{gathered}$ |  |
| Differential OFF <br> Drain Leakage Current |  | Idiff | DG549 Only |  | 1,2,3 |  | -50 | 50 | -50 | 50 |  |
| Drain ON <br> Leakage Current | DG548 | $\mathrm{I}_{\mathrm{D}(\mathrm{ON})}$ | $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}= \pm 10 \mathrm{~V}$ | Sequence Each Switch ON$\begin{aligned} & \mathrm{V}_{\mathrm{AL}}=0.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{AH}}=2.4 \mathrm{~V} \end{aligned}$ | ${ }_{2,3}^{1}$ | 0.1 | $\begin{gathered} -1 \\ -250 \end{gathered}$ | $\begin{gathered} 1 \\ 250 \end{gathered}$ | $\begin{gathered} -1 \\ -250 \end{gathered}$ | $\begin{gathered} 1 \\ 250 \end{gathered}$ |  |
|  | DG549 |  |  |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 0.05 | $\begin{aligned} & -0.5 \\ & -125 \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 125 \end{aligned}$ | $\begin{aligned} & -0.5 \\ & -125 \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 125 \end{aligned}$ |  |

INPUT

| Input LOW Threshold | $\mathrm{V}_{\text {AL }}$ |  | 1,2,3 |  |  | 0.8 |  | 0.8 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input HIGH Threshold | $\mathrm{V}_{\text {AH }}$ |  | 1,2,3 |  | 2.4 |  | 2.4 |  |  |
| Logic Input Current | $\mathrm{I}_{\mathrm{A}}$ | $\mathrm{V}_{\mathrm{A}}=2.4 \mathrm{~V}$ or 0.8 V | 1,2,3 |  | -1 | 1 | -1 | 1 | $\mu \mathrm{A}$ |
| DYNAMIC |  |  |  |  |  |  |  |  |  |
| Access Time | $t_{A}$ | See Figure 2 | 1 | 0.5 |  | 1 |  | 1 | $\mu \mathrm{s}$ |
| Break-Before-Make Interval | topen | See Figure 3 | 1 | 80 | 25 |  | 25 |  | ns |
| Enable Delay Turn ON Time | ${ }^{\text {t O O }}$ (EN $)$ | See Figure 4 | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 300 |  | $\begin{gathered} 500 \\ 1000 \end{gathered}$ |  | $\begin{gathered} 500 \\ 1000 \end{gathered}$ |  |
| Enable Delay Turn OFF Time | ${ }^{\text {t OFF }}$ (EN) |  | $\underset{2,3}{1}$ | 300 |  | $\begin{gathered} 500 \\ 1000 \end{gathered}$ |  | $\begin{gathered} 500 \\ 1000 \end{gathered}$ |  |
| Settling Time | ${ }^{\text {s }}$ | 0.1 \% | 1 | 1.2 |  |  |  |  | $\mu \mathrm{s}$ |
|  |  | 0.025\% | 1 | 3.5 |  |  |  |  |  |
| OFF Isolation |  | $\begin{gathered} \mathrm{V}_{\mathrm{EN}}=7 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ C_{\mathrm{L}}=3 \mathrm{pF}, \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V} \mathrm{~V}_{\mathrm{RMS}} \\ f=500 \mathrm{kHz} \end{gathered}$ | 1 | 68 |  |  |  |  | dB |
| Logic Input Capacitance | $\mathrm{C}_{\text {in }}$ | $f=1 \mathrm{MHZ}$ | 1 | 5 |  |  |  |  | pF |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER |  | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} V+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ \mathrm{GND}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{AH}}=4.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{AL}}=0.8 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{aligned} & \text { C } \\ & \text { SUFFIX } \\ & 0 \text { to } 70^{\circ} \mathrm{C} \end{aligned}$ |  |  |
|  |  | TEMP |  | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| DYNAMIC (Cont'd) |  |  |  |  |  |  |  |  |  |  |
| Source OFF Capacitance |  |  | $\mathrm{C}_{\text {S(OFF) }}$ |  | 1 | 5 |  |  |  |  | pF |
| Drain OFF Capacitance | DG548 |  | $C_{\text {d(OFF) }}$ |  | 1 | 25 |  |  |  |  |  |
|  | DG549 |  |  | 1 | 12 |  |  |  |  |  |  |
| ON State Input Capacitance | DG548 | $\mathrm{C}_{\text {S(ON) }}$ |  | 1 | 30 |  |  |  |  |  |  |
|  | DG549 |  |  | 1 | 17 |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |
| Positive Supply Current |  | $1+$ | $\begin{aligned} & V_{E N}=H_{A I G H} \text { or LOW } \\ & V_{A}=0 \mathrm{~V} \end{aligned}$ | 1,2,3 | 0.5 |  | 2.0 |  | 2.0 |  |  |
| Negatlve Supply Current |  | 1- |  | 1,2,3 | -0.02 | -1 |  | -1 |  |  |  |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for addilional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by deslgn, not subject to production test.
d. Typlcal values are for 'DESIGN AID ONLY, not guaranteed nor subject to production testing.

## SWITCHING TIME TEST CIRCUITS



Figure 1. Analog Input Overvoltage Characteristics

Siliconix
incorporated
DG548/549


Figure 2. Access Time vs. Logic Level (High)


Figure 3. Access Time


* Similar Connection for DG549

Figure 4. Break-Before-Make Delay


Figure 5. Enable Delay

TRUTH TABLES
DG548

| $A_{2}$ | $A_{1}$ | $A_{0}$ | EN | SWN <br> SWITCH |
| :---: | :---: | :---: | :---: | :---: |
| $X$ | $X$ | $X$ | 0 | NONE |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 2 |
| 0 | 1 | 0 | 1 | 3 |
| 0 | 1 | 1 | 1 | 4 |
| 1 | 0 | 0 | 1 | 5 |
| 1 | 0 | 1 | 1 | 6 |
| 1 | 1 | 0 | 1 | 7 |
| 1 | 1 | 1 | 1 | 8 |

DG549

| $A_{1}$ | $A_{0}$ | $E N$ | ON <br> SWITCH |
| :---: | :---: | :---: | :---: |
| $X$ | $X$ | 0 | NONE |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 2 |
| 1 | 0 | 1 | 3 |
| 1 | 1 | 1 | 4 |

Logic " 0 " $=\mathrm{V}_{\mathrm{AL}} \leq 0.8$ Logic " $1 "=\mathrm{V}_{\mathrm{AH}} \geq 2.4 \mathrm{~V}$

Siliconix incorporated

# Serial-loading Octal SPST High-Voltage Analog Switch 

## FEATURES

- $\pm 50$ Volt Analog Range
- Serial Data Interface
- Low rdsion) (<40 $\Omega$
with $\pm 60 \mathrm{~V}$ Supplies)
- Bidirectional Switching


## BENEFITS

- Extended Voltage Range
- Single Wire Interface
- Reduced Switching Errors
- Blocks Bipolar Signals


## APPLICATIONS

- Ultrasound Systems
- Microprocessor-Controlled Systems
- Automatic Test Equipment
- High Voltage ( $\pm 60 \mathrm{~V}$ ) Systems

The DG566 is a high voltage D/CMOS octal (8-channel) array of analog switches with a serial data interface controlling the state of each switch independently. This allows selection of none, any or all eight channels simultaneously. In addition to its high analog voltage range of $\pm 50 \mathrm{~V}$, the DG566 features low ON-resistance ( $30 \Omega$ typical), low quiescent power consumption ( $270 \mu \mathrm{~W}$ maximum), and bidirectional switching over the full analog signal range.

The serial data interface simplifies control in remote applications. The $\overline{W R}$ pin controls latching of the analog switch control inputs. The clock input (CK) shifts the data through the register, but does not change the state of the switches until the latches are enabled via $\overline{\mathrm{WR}}$. The logic levels are set by the $V_{L}$ input, ranging from a minimum of 8 V to a rated maximum of 18 V .

Built in a proprietary high-voltage D/CMOS process, the DG566 achieves high voltage signal control while maintaining low ON-resistance, low leakage (IS(OFF) $<5 \mathrm{nA}$ at 50 V ), and fast transition times ( $<2 \mu \mathrm{~s}$ ).

The DG566 is available in the Cerquad package for surface mount applications. It is specified for operation over the industrial, D suffix ( -40 to $85^{\circ} \mathrm{C}$ ) temperature
range.



8 Latchable SPST Switches Per Package *

| DINX | $\overline{\text { WR }}$ | SWITCH |
| :---: | :---: | :---: |
| 0 | 0 | OFF |
| 1 | 0 | ON |
| $X$ | 1 | Maintains <br> Previous <br> State |

Logic " 0 " $\leq 3.5 \mathrm{~V}$
Loglc "1" $\geq 11.5 \mathrm{~V}$
$\overline{\mathrm{WR}}$ input is level sensitive (not edge-triggered)
*SWITCHES SHOWN FOR
LOGIC "1" INPUT

## ABSOLUTE MAXIMUM RATINGS

Voltages Referenced to GND
V+ ........................................................... 62 V
$\qquad$
$\mathrm{V}_{\mathrm{L}}$.......................................................... 18 V
Logic Input Voltage ................. -0.3 V to $\mathrm{V}_{\mathrm{L}}+0.3 \mathrm{~V}$
Continuous Current, S or D 90 mA

Peak Current, S or D
(Pulsed at $1 \mathrm{~ms}, 10 \%$ Duty Cycle Max) .......... 400 mA

Storage Temperature . . . . . . . . . . . . . . . . . . . . -65 to $125^{\circ} \mathrm{C}$

Operating Temperature (D Suffix) ........... - 40 to $85^{\circ} \mathrm{C}$
Power Dissipation*
28-Pin Cerquad** 450 mW

* Device mounted with all leads soldered or welded to a PC board.
** Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.

ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}+=60 \mathrm{~V} \\ \mathrm{~V}-=-60 \mathrm{~V} \\ \mathrm{~V}=15 \mathrm{~V} \\ \overline{\mathrm{WR}}=\mathrm{GND}=0 \mathrm{~V} \end{gathered}$ |  | LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=85^{\circ} \mathrm{C} \\ & 3=-40^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { D D } \\ \text { SUFFIX } \\ -40 \text { to } 85{ }^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {ANALOG }}$ |  |  | 1,2,3 |  | -50 | 50 | V |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS(ON) }}$ | $\mathrm{I}_{\mathrm{s}}=20 \mathrm{~mA}$ | $-50 \mathrm{~V}<\mathrm{V}_{\mathrm{D}}<30 \mathrm{~V}$ | 1 ${ }_{2}$ | 25 |  | 40 60 | $\Omega$ |
|  |  |  | $30 \mathrm{~V}<\mathrm{V}_{\mathrm{D}}<40 \mathrm{~V}$ | 2, ${ }^{1}$ | 30 |  | 50 80 |  |
|  |  |  | $40 \mathrm{~V}<\mathrm{V}_{\mathrm{D}}<50 \mathrm{~V}$ | 2, | 50 |  | 100 150 |  |
| ON Resistance Variation | $\Delta r_{\text {DS }}(\mathrm{ON})$ | $\begin{aligned} & \mathrm{I}_{\mathrm{D}(\mathrm{all})}=5 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{S}(\text { all })}=0 \mathrm{~V} \end{aligned}$ |  | 1 | $\pm 2$ |  | $\pm 5$ | \% |
| Source OFF <br> Leakage Current | Is(OFF) | $V_{D}=-50 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ | 12,3 | 0.5 |  | 2 50 | nA |
|  |  |  | $\mathrm{V}_{\mathrm{S}}=50 \mathrm{~V}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 1 |  | 5 100 |  |
| Drain OFF <br> Leakage Current | ID(OFF) | $V_{S}=-50 \mathrm{~V}$ | $V_{D}=0 \mathrm{~V}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 0.5 |  | 2 50 |  |
|  |  |  | $V_{D}=50 \mathrm{~V}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 1 |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ |  |
| Drain ON <br> Leakage Current | $I_{\text {D(ON }}$ | $V_{S}=V_{D}=0 \mathrm{~V}$ |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 2 |  | 10 5 k |  |
|  |  | $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=50 \mathrm{~V}$ |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 5 |  | $\begin{gathered} 20 \\ 10 \mathrm{k} \end{gathered}$ |  |
| INPUT $^{\text {f }}$ |  |  |  |  |  |  |  |  |
| Logic Input LOW Voltage | $\mathrm{V}_{\text {INL }}$ |  |  | 1 |  |  | 3.5 | V |
| Logic Input HIGH Voltage | $\mathrm{V}_{\text {INH }}$ |  |  | 1 |  | 11.5 |  |  |
| Logic Input Current Input Voltage LOW | $1_{1 / N L}$ | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ |  | 1 | 0.002 |  | 2.0 | $\mu \mathrm{A}$ |
| Logic Input Current Input Voltage HIGH | $\mathrm{I}_{\text {INH }}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{L}}$ |  | 1 | 0.002 |  | 2.0 |  |
| Turn ON Time | $\mathrm{t}_{\mathrm{ON}}$ | $\begin{aligned} \mathrm{R}_{\mathrm{L}} & =5 \mathrm{k} \Omega \\ \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \end{aligned}$ <br> See Figures 1 and 2 |  | 1 | 0.5 |  | 2 | $\mu \mathrm{s}$ |
| Turn OFF Time | ${ }^{\text {t OFF }}$ |  |  | 1 | 0.2 |  | 1.5 |  |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}+=60 \mathrm{~V} \\ \mathrm{~V}-=-60 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{L}}=15 \mathrm{~V} \\ \mathrm{WR}=\mathrm{GND}=0 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=85^{\circ} \mathrm{C} \\ & 3=-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| DYNAMIC |  |  |  |  |  |  |  |
| Setup Time to $\overline{\mathrm{WR}}$ | ${ }^{\text {t }}$ SD | See Figure 2 | 1 | 20 | 100 |  | ns |
| Hold Time from $\overline{W R}$ | ${ }^{\text {thD }}$ |  | 1 |  | 25 |  |  |
| Write Pulse Width | ${ }^{t} \overline{W R}$ |  | 1 |  | 35 |  |  |
| Clock Delay to Data Out | ${ }^{\text {D }}$ O |  | 1 | 250 |  | 30 |  |
| Data Setup Time to Clock | ${ }^{\text {tsu }}$ |  | 1 |  | 0 |  |  |
| Data Hold Time from Clock | ${ }^{\text {H }} \mathrm{H}$ |  | 1 |  | 35 |  |  |
| Source OFF Capacitance | $\mathrm{C}_{\text {S(OFF) }}$ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ | 1 | 15 |  |  |  |
| Drain OFF Capacitance | $C_{\text {D (OFF) }}$ | $\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}$ | 1 | 15 |  |  | pF |
| Channel ON Capacitance | $\begin{aligned} & C_{D(O N)} \\ + & C_{S(O N)} \end{aligned}$ | $\begin{aligned} & V_{S}= 0 V, V \overline{\mathrm{WR}}=V_{\mathrm{L}} \\ & f=140 \mathrm{kHz} \end{aligned}$ | 1 | 110 |  |  |  |
| OFF Isolation |  | $\begin{aligned} R_{L}=2 \mathrm{k} \Omega, C_{L} & =3 \mathrm{pF} \\ V_{S} & =10 \mathrm{Vp}-\mathrm{p}, \quad f \end{aligned}=10 \mathrm{kHz} .$ | 1 | 65 |  |  | dB |

## SUPPLY

| Positive Supply Current | $1+$ | $\mathrm{V}_{\mathrm{IN}(\text { all })}=0 \mathrm{~V}$ or $15 \mathrm{~V}^{\dagger}$ | 1 2,3 | 0.002 | 2 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Negative Supply Current | 1- |  | 1 2,3 | 0.002 | 2 |  |
| Logic Supply Current | $I_{L}$ |  | 1 2,3 | 0.002 | 2 |  |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. Pulsed at $1 \mathrm{~ms}, 10 \%$ duty cycle.
f. "Inputs" refer to digital inputs $D_{1}-D_{8}, \overline{W R}$ and $C K$.


## TYPICAL CHARACTERSITICS




## SWITCHING TIME TEST CIRCUITS



Figure 1. Switching Time Test Circult

## TIMING DIAGRAM



Figure 2. Timing Diagram

Siliconix incorporated

## 8- and Dual 4-Channel High-Voltage CMOS Multiplexers with Latches

## FEATURES

- $\pm 50$ V Signal Range
- On-Board Address Latches
- Low rDS(ON)
(< $40 \Omega$ with
$\pm 60 \vee$ Supplies)
- Bidirectional Switching


## BENEFITS

- Extended Voltage Range
- Microprocessor Compatible ( $15 \vee \mathrm{CMOS}$ )
- Reduced Switching Errors
- Blocks Bipolar Signals


## APPLICATIONS

- High Voltage $( \pm 60 \mathrm{~V}$ ) Systems
- Microprocessor Controlled Systems
- Automatic Test Equipment
- Communications Systems


## DESCRIPTION

The DG568 and DG569 are 8- and 4-channel multiplexers respectively, designed for high voltage ( $\pm 50 \mathrm{~V}$ ) applications in microprocessor based instrumentation and process control. Both multiplexers feature low ON resistance ( 30 ohms typ.) and true bi-directional switch action over the full analog signal range. In addition, on-board data latches and control inputs are provided to simplify interfacing with most microprocessors.

The DG568 provides 8-channel single ended multiplexing and demultiplexing, while the DG569 is designed for 4-channel differential switching applications. Address inputs with latches ( $A_{0}, A_{1}$,
and $A_{2}$ ), chip select $\overline{W R}$ and device reset $\overline{R S}$ (all channels off), are the logic controls which store, or clear, the switch address-inputs. $\overline{\mathrm{RS}}$ also simplifies switch turn-off during system powerup or reset.

Built in a proprietary high-voltage D/CMOS process, these devices achieve high voltage signal control, while maintaining low ON-resistance, low leakage, and fast transition times.

Both devices are provided in the 18-pin side braze package, and are specified over the military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) and industrial, B suffix ( -25 to $85^{\circ} \mathrm{C}$ ) temperature ranges.


Order Numbers:
Side Braze: DG568AP, DG568BP

Dual-In-Line Package


Order Numbers:
Side Braze: DG569AP, DG569BP

## FUNCTIONAL BLOCK DIAGRAM



8-Channel Single Ended Multiplexer


DG569
Differential 4-Channel Multiplexer

## ABSOLUTE MAXIMUM RATINGS

| Voltages Referenced to |  | Operatin | g Temp | erature | (A Su (B Su | $\begin{aligned} & (f f(x) \\ & \text { fff(x) } \end{aligned}$ |  | $\begin{aligned} & -55 \text { to } 12 \\ & .-25 \text { to } 8 \end{aligned}$ | $\begin{aligned} & 25^{\circ} \mathrm{C} \\ & 85^{\circ} \mathrm{C} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V+ | . | ........ 62 V |  |  |  |  |  |  |  |
| V-.. |  | ....... -62 V Storage | Temper | ature | ( A and | d B Suff | es) .. | -65 to 15 | $0^{\circ} \mathrm{C}$ |
| $V_{\text {L }} \ldots \ldots . . . . . . . . . . . .$. | .... | ........ 18 V |  |  |  |  |  |  |  |
| Digital Inputs ........ | .... -0.3 | $V$ to $V_{L}+0.3 V \quad \begin{aligned} & \text { Power Dis } \\ & 18-\text { Pin Si }\end{aligned}$ | issipatio ide braz | on (Pach | kage) * |  |  | $.900$ |  |
| Continuous Current, S or | ....... | ....... 90 mA |  |  |  |  |  |  |  |
| Peak Current, S or D <br> (Pulsed at $1 \mathrm{~ms}, 10 \%$ dut | e) | $\ldots 400 \mathrm{~mA} \quad \stackrel{*}{*} \quad \begin{gathered} \text { All I } \\ \text { Dera } \end{gathered}$ | leads ate 12 | oldered <br> $\mathrm{mW} /{ }^{\circ} \mathrm{C}$ | or weld above | ded to $75^{\circ} \mathrm{C} .$ | board |  |  |
| ELECTRICAL CHAR | RISTICS |  |  |  |  |  |  |  |  |
|  |  | Test Condltions |  |  |  | MITS |  |  |  |
|  |  | $\begin{gathered} \mathrm{V}_{+}=60 \mathrm{~V} \\ \mathrm{~V}_{-}=-60 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{L}}=\mathrm{V}_{\mathrm{RS}}=15 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 1=25^{\circ} \\ & 2=125, \\ & 3=-55, \end{aligned}$ | $\begin{aligned} & 85^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{array}{r} \text { suf } \\ -55 \text { to } \end{array}$ | A FFIX $125^{\circ} \mathrm{C}$ | $\begin{array}{r} \text { SUF } \\ -25 \text { tc } \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{B} \\ & \mathrm{FFIX} \\ & 085^{\circ} \mathrm{C} \end{aligned}$ |  |
| PARAMETER | SYMBOL | $\mathrm{V}_{\overline{\mathrm{WR}}}=\mathrm{GND}=0 \mathrm{~V}$ | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | UNIT |
| SWITCH |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {analog }}$ |  | 1,2,3 |  | -50 | 50 | -50 | 50 | V |
|  |  | $\begin{gathered} -50 \mathrm{~V}<V_{D}<30 \mathrm{~V} \\ \mathrm{I}_{\mathrm{S}}=20 \mathrm{~mA} \end{gathered}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 25 |  | 40 75 |  | 40 65 |  |
| Drain-Source ON Resistance | $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ | $\begin{gathered} 30 \mathrm{~V}<V_{D}<40 \mathrm{~V} \\ \mathrm{I}_{\mathrm{S}}=20 \mathrm{~mA} \end{gathered}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 30 |  | $\begin{gathered} 50 \\ 100 \end{gathered}$ |  | 50 80 | $\Omega$ |
|  |  | $\begin{gathered} 40 \mathrm{~V}<V_{D}<50 \mathrm{~V} \\ \mathrm{I}_{S}=20 \mathrm{~mA} \end{gathered}$ | 1, ${ }_{\text {2,3 }}$ | 50 |  | 100 250 |  | 100 150 |  |

Siliconix incorporated

DG568/569

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{gathered} \mathrm{V}+=60 \mathrm{~V} \\ \mathrm{~V}-=-60 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{L}}=\mathrm{V}_{\overline{\mathrm{RS}}}=15 \mathrm{~V} \\ \mathrm{~V}_{\overline{\mathrm{WR}}}=\mathrm{GND}=0 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{array}{\|l\|} \hline 1=25^{\circ} \mathrm{C} \\ 2=125,85^{\circ} \mathrm{C} \\ 3=-55,-25^{\circ} \mathrm{C} \\ \hline \end{array}$ |  | $\begin{gathered} \text { A } \\ \text { SUFIXX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | $\begin{array}{r} \text { B } \\ \text { SUFFIX } \\ -25 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{array}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## SWITCH

| Source OFF <br> Leakage Current | $I_{\text {S (OFF) }}$ | See Figure 1$V_{D}=-50 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 0.5 | $\stackrel{2}{500}$ | 2 50 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{V}_{\mathrm{S}}=50 \mathrm{~V}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 1 | 5 750 | 5 100 |  |
| Drain OFF <br> Leakage Current | $I_{\text {d (OFF) }}$ | See Figure 2$V_{S}=-50 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 1.5 | $\begin{array}{c\|} 10 \\ 10,000 \end{array}$ | $\begin{gathered} 10 \\ 1000 \end{gathered}$ |  |
|  |  |  | $V_{D}=50 \mathrm{~V}$ | $\stackrel{1}{2,3}$ | 5 | $\begin{array}{c\|c\|} 25 \\ 15,000 \end{array}$ | $\begin{gathered} 25 \\ 2000 \end{gathered}$ |  |
| Drain ON <br> Leakage Current | $\mathrm{I}_{\mathrm{D}(\mathrm{ON})}$ | See Figure 3 | $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 2 | $\begin{array}{\|c\|} 10 \\ 10,000 \end{array}$ | $\begin{gathered} 10 \\ 5000 \end{gathered}$ |  |
|  |  |  | $V_{D}=50 \mathrm{~V}$ | 2, ${ }_{\text {2, }}$ | 5 | $\begin{array}{\|c\|} 20 \\ 20,000 \end{array}$ | $\begin{array}{\|c\|} \hline 20 \\ 10,000 \end{array}$ |  |
| INPUT ${ }^{\text {e }}$ |  |  |  |  |  |  |  |  |
| Logic Input Current Input Voltage LOW | $\mathrm{I}_{\text {INL }}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | 1 | 0.002 | 2 | 2 | $\mu \mathrm{A}$ |
| Logic Input Current Input Voltage HIGH | $\mathrm{I}_{\text {INH }}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{L}}$ |  | 1 | 0.002 | 2 | 2 |  |

## DYNAMIC

| Turn-ON Time | ${ }^{\text {t }} \mathrm{ON}(\overline{\mathrm{WR}})$ | $\begin{gathered} R_{L}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \text { See Figure } \end{gathered}$ | 1 | 0.5 |  | 2 |  | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Turn-OFF Time | ${ }^{t} \mathrm{OFF}(\overline{\mathrm{RS}})$ | $\mathrm{R}_{\mathrm{L}}=\underset{\text { See Figure }}{2 \mathrm{k} \Omega} \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 1 | 0.2 |  | 1 |  | 1 |  |
| Break-Before-Make Interval | $t_{\text {BBM }}$ |  | 1 | 300 | 50 |  | 50 |  | ns |
| Access Time | $t_{\text {A }}$ | See Figure 4 | 1 | 100 | 20 |  | 20 |  |  |
| Write Pulse Width | ${ }^{\text {t/ }} \overline{\mathrm{WR}}$ |  | 1 | 60 | 300 |  | 300 |  |  |
| Reset Pulse Width | ${ }^{t} \overline{R S}$ | See Figure 5 | 1 | 90 | 300 |  | 300 |  |  |
| Source-OFF Capacitance | $\mathrm{C}_{\text {S(OFF) }}$ | $\mathrm{V}_{S}=0 \mathrm{~V}$ | 1 | 15 |  |  |  |  | pF |
| Drain-OFF Capacitance | $C_{\text {d ( OFF) }}$ | $\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}$ | 1 | 85 |  |  |  |  |  |
| Channel ON Capacitance | $\begin{gathered} C_{D(O N)}+ \\ C_{S(O N)} \end{gathered}$ | $\begin{aligned} & V_{S}=0 \mathrm{~V}, \mathrm{~V}_{\overline{\mathrm{WR}}}=\mathrm{V}_{\mathrm{L}} \\ & \mathrm{f}=140 \mathrm{kHz} \text { to } 1 \mathrm{MHz} \end{aligned}$ | 1 | 110 |  |  |  |  |  |
| Off Isolation |  | $\begin{gathered} V_{\overline{R S}}=0 \mathrm{~V}, R_{L}=2 \mathrm{k}, C_{L}=3 \mathrm{pF} \\ V_{S}=10 V_{p-p}, f=10 \mathrm{kHz} \end{gathered}$ | 1 | 65 |  |  |  |  | dB |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}_{+}=60 \mathrm{~V} \\ \mathrm{~V}=-60 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{L}}=\mathrm{V}_{\mathrm{RS}}=15 \mathrm{~V} \\ \mathrm{~V}_{\overline{\mathrm{WR}}}=\mathrm{GND}=0 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{array}{\|l\|} \hline 1=25^{\circ} \mathrm{C} \\ 2=125,85^{\circ} \mathrm{C} \\ 3=-55,-25^{\circ} \mathrm{C} \\ \hline \end{array}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | $\begin{gathered} \text { B } \\ \text { SUFFIX } \\ -25 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{6}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | $\mathrm{V}_{\mathbb{N}}(\mathrm{AlI})=0 \mathrm{~V}$ or $15 \mathrm{~V}^{\text {e }}$ | $\begin{gathered} 1 \\ 2,3 \\ \hline \end{gathered}$ | 0.002 |  | 2 <br> 20 |  | 2 <br> 2 | $\mu \mathrm{A}$ |
| Negative Supply Current | $1-$ |  | $\begin{gathered} 1 \\ 2,3 \\ \hline \end{gathered}$ | 0.003 |  | 2 <br> 30 |  | 2 <br> 2 |  |
| Logic Supply Current | $I_{L}$ |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 0.002 |  | 2 10 |  | 2 |  |
| Minimum Supply Voltage | $V+(\min )$ |  | 1 | 40 |  |  |  |  |  |
| Minimum Logic Supply Voltage | $\mathrm{V}_{\mathrm{L}}(\mathrm{min})$ |  | 1 | 8 |  |  |  |  |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. "Inputs" refer to digital inputs $A_{0}, A_{1}, A_{2}, \overline{R S}$ and $\overline{W R}$.

## DIE TOPOGRAPHY




TRUTH TABLES

| DG568 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :--- | :---: |
| $\mathrm{A}_{2}$ | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{0}$ | $\overline{\mathrm{WR}}$ | $\overline{\mathrm{RS}}$ | ON Switch |  |
| X | X | X | $F$ | 1 | Maintains previous <br> switch condition |  |
| X | X | X | X | 0 | NONE |  |
| 0 | 0 | 0 | 0 | 1 | 1 |  |
| 0 | 0 | 1 | 0 | 1 | 2 |  |
| 0 | 1 | 0 | 0 | 1 | 3 |  |
| 0 | 1 | 1 | 0 | 1 | 4 |  |
| 1 | 0 | 0 | 0 | 1 | 5 |  |
| 1 | 0 | 1 | 0 | 1 | 6 |  |
| 1 | 1 | 0 | 0 | 1 | 7 |  |
| 1 | 1 | 1 | 0 | 1 | 8 |  |

DG569

| $A_{1}$ | $A_{0}$ | $\overline{W R}$ | $\overline{\mathrm{RS}}$ | ON Switch |
| :---: | :---: | :---: | :---: | :--- |
| $X$ | $X$ | $F$ | 1 | Maintains previous <br> switch condition |
| $X$ | $X$ | $X$ | 0 | NONE |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 2 |
| 1 | 0 | 0 | 1 | 3 |
| 1 | 1 | 0 | 1 | 4 |

$$
\text { Logic " } 1 \text { ": } \mathrm{V}_{\mathbb{I N}}=\mathrm{V}_{\overline{\mathrm{WR}} \mathrm{H}} \geq 0.7 \mathrm{~V}_{\mathrm{L}}
$$

$$
\text { Logic " } 1 \text { ": } \mathrm{V}_{\mathbb{I N}}=\mathrm{V}_{\overline{\mathrm{WRL}}} \leq 1 \mathrm{~V}
$$




Threshold Voltage vs. Logic Supply Voltage

$V_{L}$ - LOGIC VOLTAGE (V)





Figure 1. Is(off) Test Clrcult

* Similar connections for DG569


Figure 2. $I_{D(O F F)}$ Test Circuit


Figure 3. $\mathrm{I}_{\mathrm{D}(\mathrm{ON})}$ Test Circult

## ton( $\overline{W R})$ TIME TEST CIRCUIT



Figure 4. $\overline{\text { WRITE }}$ Turn-ON Time

## toff( $\overline{\mathrm{RS}})$ TIME TEST CIRCUIT



Figure 5. $\overline{R E S E T}$ Turn-OFF TIme


Figure 6. Break-Before-Make Test Clrcuit

* Similar connections for DG569

Siliconix
incorporated

## FEATURES

- $\pm 15$ Volt Input Range
- ON Resistance < $50 \Omega$
- Break-Before-Make Switching
- TTL and CMOS

Compatible

## BENEFITS

- Improved Signal Headroom
- Reduced Switching Errors
- No Shorting of Inputs
- Simple Interfacing


## APPLICATIONS

- Audio Switching
- Sample and Hold Circuits


## DESCRIPTION

The DG5040 family of solid state analog switches are recommended for general purpose applications in instrumentation, and process control. Built on the Siliconix PLUS 40 high voltage CMOS monolithic process, these devices provide ease-of-use and performance advantages to the system designer. Key performance features of the 5040 series are $1 \mu \mathrm{~s}$ switching, low power supply requirements, and break-before-make switching which guarantees that an ON channel will be turned OFF before an OFF channel can turn ON. Each switch conducts equally in either direction, when ON , and blocks up to 30 volts peak-to-peak when OFF. OFF leakage
current is 1 nA maximum. A epitaxial layer prevents latch up.

There are six devices in this series, which are differentiated by the type of switch action as shown in the functional block diagrams. In all cases the switches are bidirectional and maintain almost constant ON resistance throughout their operating range.

Package options include the 16 -pin plastic and CerDIP. Temperature grades include commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ), and military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ). For new designs, upgrade to the DG400-405 devices.

## PIN CONFIGURATION, FUNCTIONAL BLOCK DIAGRAM AND TRUTH TABLE



*Switches Shown for Logic "1" Input.

PIN CONFIGURATION, FUNCTIONAL BLOCK DIAGRAM AND TRUTH TABLE (Cont'd)


Dual-In-Line Package




[^7]


One DPST Switch per Package
Truth Table*

| LOGIC | SWITCH |
| :---: | :---: |
| 0 | OFF |
| 1 | ON |
| Logic " 0 " " | $\leq 0.8 \mathrm{~V}$ |
| Logic " 1 " |  |




Two DPST Switches per Package

*Switches Shown for Logic "1" Input

## ABSOLUTE MAXIMUM RATINGS

## Voltages Referenced to $V$ -

V+ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44V
$V_{L} \ldots . . . . . . . . . . . . . . . . . . . .$. (GND -0.3 V) to 44 V
GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 V
Digital Inputs ${ }^{f} \mathrm{~V}_{\mathrm{S}}, \mathrm{V}_{\mathrm{D}} \ldots(\mathrm{V}-$ minus 2 V ) to ( $\mathrm{V}+$ plus 2 V ) or 30 mA , whichever occurs first
Current (any terminal except $S$ or D) . . . . . . . . . . . 30 mA
Continuous Current (S or D) ...................... 30 mA
Peak Current (S or D)
Pulsed 1 ms 10\% duty cycle $\max$. . . . . . . . . . . . . 100 mA

Storage Temperature (A Suffix) . . . . . . . . . . . -65 to $150^{\circ} \mathrm{C}$
(C Suffix) . . . . . . . . . . -65 to $125^{\circ} \mathrm{C}$

Operating Temperature (A Suffix) .......... -55 to $125^{\circ} \mathrm{C}$
(C Suffix) . . . . . . . . . . . 0 to $70^{\circ} \mathrm{C}$

Power Dissipation*
16-Pin Plastic DIP** . . . . . . . . . . . . . . . . . . . . . . . . 450 mW
$16-$ Pin Ceramic DIP*** . . . . . . . . . . . . . . . . . . . 900 mW

* All leads welded or soldered to PC board.
** Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$
*** Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$


## ELECTRICAL CHARACTERISTICS

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} V_{+}=15 \mathrm{~V} \\ V_{-}=-15 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V} \\ G N D=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}, 0.8 \mathrm{Ve} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,70^{\circ} \mathrm{C} \\ & 3=-55,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\underset{\substack{\text { SUFFIX } \\-55 \\ \text { to } 125^{\circ} \mathrm{C}}}{ }$ |  | $\begin{gathered} \text { C } \\ \text { SUFFIX } \\ 0 \text { to } 70^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAx ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {ANALOG }}$ |  | 1,2,3 |  | -15 | 15 | -15 | 15 | V |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS }}(\mathrm{ON})$ | $\mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}}= \pm 10 \mathrm{~V}$ | 1,3 2 |  |  | 50 75 |  | 50 75 | $\Omega$ |
| Swltch OFF Leakage Current | Is(OFF) | $\begin{aligned} & V_{D}=-14 \mathrm{~V}, V_{S}=14 \mathrm{~V} \\ & V_{D}=14 \mathrm{~V}, V_{S}=-14 \mathrm{~V} \end{aligned}$ | 1 |  | $\begin{gathered} -1 \\ -100 \end{gathered}$ | $\begin{gathered} 1 \\ 100 \end{gathered}$ | $\left\lvert\, \begin{gathered} -1 \\ -100 \end{gathered}\right.$ | 1 100 | nA |
|  | ID(OFF) |  | 1 |  | $\begin{gathered} -1 \\ -100 \end{gathered}$ | $\begin{gathered} 1 \\ 100 \end{gathered}$ | $\begin{gathered} -1 \\ -100 \end{gathered}$ | 1 100 |  |
| Channet ON Leakage Current | $\begin{aligned} & \mathrm{I}_{\mathrm{P}(\mathrm{ON})}{ }^{\left(\mathrm{I}_{\mathrm{S}(\mathrm{ON})}\right.}+ \end{aligned}$ | $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=14 \mathrm{~V}$ | 1. |  |  | $\begin{gathered} 2 \\ 200 \end{gathered}$ |  | $\stackrel{2}{200}$ |  |
|  |  | $V_{S}=V_{D}=-14 \mathrm{~V}$ | 1 2 |  | -2 -200 |  | -2 -200 |  |  |

INPUT

| Input Current with $\mathrm{V}_{\mathbb{I N}}$ LOW | IIL | $\mathrm{V}_{\mathbb{N}}$ under test $=0.8 \mathrm{~V}$ | 1,2 | -1.0 | 1.0 | -1.0 | 1.0 | $\mu A$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Current with $\mathrm{V}_{\mathbb{I N}}$ HiGH | $\mathrm{I}_{\mathbf{H}}$ | $\mathrm{V}_{\mathbb{I}}$ under test $=2.0 \mathrm{~V}$ | 1,2 | -1.0 | 1.0 | -1.0 | 1.0 |  |

## DYNAMIC

| Turn-ON Time | ${ }^{\text {ton }}$ | $\begin{gathered} V_{S}= \pm 10 \mathrm{~V} \\ \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \\ \text { See Figure } 1 \mathrm{~A} \end{gathered}$ | 1 |  | 1000 | 1200 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Turn-OFF Time | ${ }^{\text {t }}$ OFF |  | 1 |  | 500 | 700 |  |
| Charge Injection ${ }^{\text {c }}$ | Q | $\begin{gathered} C_{L}=10,000 \mathrm{pF} \\ V_{\text {gen }}=0 \mathrm{~V}, R_{\text {gen }}=0 \Omega \end{gathered}$ | 1 | 30 |  |  | pC |
| Off Isolation ${ }^{\text {c }}$ |  | $\begin{gathered} R_{L}=75 \Omega, C_{L}=5 \mathrm{pF} \\ f=1 \mathrm{MHz} \end{gathered}$ | 1 | 75 |  |  | dB |
| Crosstalk ${ }^{\text {c }}$ <br> (Channel-to-Channel) |  | $\begin{gathered} R_{L}=75 \Omega, V_{S}=2 \mathrm{Vp}-\mathrm{p} \\ f=1 \mathrm{MHz} \end{gathered}$ | 1 | 89 |  |  |  |
| Source-OFF Capacitance ${ }^{\text {c }}$ | $C_{\text {S(OFF) }}$ | $\begin{gathered} V_{D}=V_{S}=0 V \\ f=1 M H z \end{gathered}$ | 1 | 15 |  |  | pF |
| Drain-OFF Capacitance ${ }^{\text {c }}$ | $C_{\text {d (OFF) }}$ |  | 1 | 17 |  |  |  |
| Channel ON Capacitance ${ }^{\text {c }}$ | $\begin{gathered} C_{\mathrm{D}(\mathrm{ON})}+ \\ \mathrm{C}_{\mathrm{S}(\mathrm{ON})} \end{gathered}$ |  | 1 | 45 |  |  |  |

Siliconix
incorporated

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}_{+}=15 \mathrm{~V} \\ \mathrm{~V}_{-}=-15 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V} \\ \mathrm{GND}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathbb{I N}}=2.0 \mathrm{~V}, 0.8 \mathrm{~V}^{\mathrm{e}} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \hline 1=25^{\circ} \mathrm{C} \\ & 2=125,70^{\circ} \mathrm{C} \\ & 3=-55,0^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { C } \\ \text { SUFFIX } \\ 0 \text { to } 70^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## SUPPLY

| Positive Supply Current | $1+$ | $\mathrm{V}_{\mathrm{IN}}=0.0$ or 2.4 V | 1,2 |  | 300 |  | 300 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Negative Supply Current | 1- |  | 1,2 | -300 |  | -300 |  |  |
| Loglc Supply Current | $I_{L}$ |  | 1,2 |  | 300 |  | 300 |  |
| Ground Current | $\mathrm{I}_{\mathrm{GND}}$ |  | 1,2 | -300 |  | -300 |  |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebralc convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for 'DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. $V_{\mathbb{N}}=$ Input voltage to perform proper function.
f. Signals on $S_{x}, D_{x}$ or $N_{x}$ exceeding $V+$ or $V-$ will be clamped by internal diodes. Limit forward diode current to 30 mA .

## DIE TOPOGRAPHY



Siliconix incorporated



Siliconix incorporated

DG5040-5045



Siliconix incorporated

## DIE TOPOGRAPHY (Cont'd)



## SWITCHING TIME TEST CIRCUIT

Switch output waveform shown for $V_{S}=$ constant with logic input waveform as shown. Note that $V_{S}$ may be + or - as per switching time test circuit. $\mathrm{V}_{\mathrm{O}}$ is the steady state output with switch ON.
Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.


CHARGE INJECTION TEST CIRCUIT



## Low-Power - High-Speed CMOS Analog Switches

## FEATURES

- $\pm 15$ Volt Input Range
- ON Resistance < $50 \Omega$
- Very Fast Switching Action
(ton < 100 ns )
(toff $<75 \mathrm{~ns}$ )
- Ultra Low Power

Requirements
(Is $<1 \mu \mathrm{~A}$ )

- TTL and CMOS Compatible


## BENEFITS

- Improved Signal Headroom
- Low Signal Errors
- Break-Before-Make Switching Action
- Reduced Power Consumption
- Simple Interfacing


## APPLICATIONS

- Audio Switching
- Precision Switching
- High-Speed Switching
- Battery-Operated Systems


## DESCRIPTION

The DG5140 family of solid state analog switches is built on the Siliconix proprietary high voltage silicon gate process to achieve high voltage rating and superior switch time ON/OFF performance. Key performance features of the DG5140 series are break-before-make switching action to guarantee that an ON channel will be turned OFF before the OFF channel can turn ON, ultra-low power supply requirements, and TTL and CMOS compatibility. Each switch conducts equally well in both directions when ON and blocks up to 30 Volts peak-to-peak when OFF. With switch OFF leakage less than 100 pA and maximum power supply current of $1 \mu \mathrm{~A}$
(A Suffix), these switches are ideal for battery powered industrial and military applications. An epitaxial layer prevents latchup.

There are six devices in this series, which are differentiated by the type of switch action as shown in the functional block diagrams. In all cases the switches are bidirectional and maintain almost constant ON resistance throughout their operating range.

Package options include the 16-pin plastic and ceramic DIP. Temperature grades include commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ), and military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ).

## PIN CONFIGURATION

## FUNCTIONAL BLOCK DIAGRAM



Siliconix

Dual-In-Line Package


Order Numbers:
CerDIP: DG5141AK, DG5141AK/883,
Plastic: DG5141CJ


Two SPST Switches per Package
Truth Table *

| LOGIC | SWITCH |
| :---: | :---: |
| 0 1 | $\begin{aligned} & \text { OFF } \\ & \text { ON } \end{aligned}$ |
| Logic " 0 " | $\leq 0.8 \mathrm{~V}$ |
| Logle " 1 " | $\geq 2.4 \mathrm{~V}$ |



Order Numbers:
CerDIP: DG5143AK, DG5143AK/883, Plastic: DG5143CJ


* Switches Shown for Logic "1" Input


Top View Order Numbers:
CerDIP: DG5144AK, DG5144AK/883, DG5144CK
Plastic: DG5144CJ


One DPST Switch per Package
Truth Table *

| LOGIC | SWITCH |
| :---: | :---: |
| 0 | OFF |
| 1 | ON |
| Logic "0" |  |
| Logic " $1 " \geq 0.8 \mathrm{~V}$ |  |



CerDIP: DG5145AK, DG5145AK/883,
Plastic: DG5145CK


## ABSOLUTE MAXIMUM RATINGS

| (V+) - (V-) | $<36 \mathrm{~V}$ |
| :---: | :---: |
| $\left(V_{+}\right)-\left(V_{D}\right)$ | $<30 \mathrm{~V}$ |
| $\left.N_{D}\right)-(V-)$ | $<30 \mathrm{~V}$ |
| $\left(N_{D}\right)-\left(N_{S}\right)$ | $< \pm 22 \mathrm{~V}$ |
| $\left.N_{L}\right)-(V-)$ | . < 33 V |
| $\left.\left.N_{L}\right)-N_{\mathbb{N}}\right)$ | < 30 V |
| $V_{L}$ | . <20 V |
| $\mathrm{V}_{\text {IN }}$ | < 20 V |

Continuous Current, Any Terminal . . . . . . . . . . . . . . 30 mA

Peak Current, S or D
(Pulsed at $1 \mathrm{~ms}, 10 \%$ duty cycle max) .......... 100 mA
Storage Temperature (A Suffix) . . . . . . . . . . . -65 to $150^{\circ} \mathrm{C}$ (C Suffix) ............ -65 to $125^{\circ} \mathrm{C}$

Operating Temperature (A Suffix) .......... . 55 to $125^{\circ} \mathrm{C}$
(C Suffix) .............. 0 to $70^{\circ} \mathrm{C}$
Power Dissipation (Package)*
16-Pin Plastic DIP** ................................. . . 450 mW
16-Pin CerDIP*** .................................... . . 900 mW

* All leads welded or soldered to PC board.
** Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
*** Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.

ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} V_{+}=15 \mathrm{~V} \\ V_{-}=-15 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V} \\ \mathrm{GND}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathbb{N}}=2.4 \mathrm{~V}, 0.8 \mathrm{Ve} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,70^{\circ} \mathrm{C} \\ & 3=-55,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { C } \\ \text { SUFFIX } \\ 0 \text { to } 70^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\circ}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {P }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {ANALOG }}$ |  | 1,2,3 |  | -14 | 14 | -14 | 14 | V |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS(ON) }}$ | $\begin{gathered} V_{+}=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}}= \pm 10 \mathrm{~V} \end{gathered}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  |  | 50 75 |  | 75 100 | $\Omega$ |
| Switch OFF Leakage Current | Is(OFF) | $\begin{aligned} & V_{D}=-10 \mathrm{~V}, V_{S}=10 \mathrm{~V} \\ & V_{D}=10 \mathrm{~V}, V_{S}=-10 \mathrm{~V} \end{aligned}$ | 1 |  |  | 0.5 20 |  | 5 20 | nA |
|  | $I_{\text {D ( OFF })}$ |  | 1 |  |  | 0.5 20 |  | 5 20 |  |
| Channel ON Leakage Current | ${ }^{1} \mathrm{D}_{\mathrm{S}(\mathrm{ON})}+$ <br> IS(ON) | $V_{S}=V_{D}=-10$ to 10 V | 1 |  |  | 1 40 |  | 2 40 |  |
| INPUT |  |  |  |  |  |  |  |  |  |
| Input Current with $\mathrm{V}_{\mathbb{I}}$ LOW | $1 / 1$ | $\mathrm{V}_{\mathrm{IN}}$ under test $=0.8 \mathrm{~V}$ <br> All Other $=2.4 \mathrm{~V}$ | 1,2 |  |  | 1 |  | 1 | $\mu \mathrm{A}$ |
| Input Current with $\mathrm{V}_{\mathbb{I}}$ HiGH | $\mathrm{I}_{\mathrm{H}}$ | $\mathrm{V}_{\mathbb{N}}$ under test $=2.4 \mathrm{~V}$ All Other $=0.8 \mathrm{~V}$ | 1,2 |  |  | 1 |  | 1 |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |



## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} V_{+}=15 \mathrm{~V} \\ V_{-}=-15 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V} \\ \mathrm{MND}^{2}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathbb{N}}=2.4 \mathrm{~V}, 0.8 \mathrm{Ve} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,70^{\circ} \mathrm{C} \\ & 3=-55,0^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { C } \\ \text { sUFFIX } \\ 0 \text { to } 70^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{6}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |


| Break-Before-Make Time | ton <br> $t_{\text {OFF }}$ | See Figure 2 |  | 1 |  | 10 |  | 5 |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## SUPPLY

| Positive Supply Current | $1+$ | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V} \text { or } 5 \mathrm{~V}$ <br> Switch Duty Cycle < 10\% | 1 |  | 1 |  | 10 | $\mu A$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Negative Supply Current | $1-$ |  | 1 | -1 |  | -10 |  |  |
| Loglc Supply Current | $I_{L}$ |  | 1 |  | 1 |  | 10 |  |
| Ground Current | $I_{\text {GND }}$ |  | 1 | -1 |  | -10 |  |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. $V_{\mathbb{N}}=$ Input voltage to perform proper function.
f. Signals on $\mathrm{S}_{\mathrm{X}}, \mathrm{D}_{\mathrm{x}}$ or $\mathrm{IN}_{\times}$exceeding $\mathrm{V}+$ or V - will be clamped by internal diodes. Limit forward diode current to 30 mA .

Siliconix
incorporated
DG5140-5145


20 N-channel enhancement MOSFETS 4 Diodes
16 P-channel enhancement MOSFETS



Siliconix
incorporated



## SWITCHING TIME TEST CIRCUITS

Switch output waveform shown for $V_{S}=$ constant with logic input waveform as shown. Note that $V_{S}$ may be + or - as per switching time test circuit. $\mathrm{V}_{\mathrm{O}}$ is the steady state output with switch ON.
Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.


Figure 1.


Figure 2.

Siliconix
incorporated

# High-Speed Quad SPST CMOS Analog Switch 

## FEATURES

- Fast Switching Action
$t_{\mathrm{ON}}<20 \mathrm{~ns}$
toff < 35 ns
- Low ON Resistance (rDS(ON) < $30 \Omega$ )
- Single-Supply Operation ( 5 V to 12 V )
- Low Charge Injection ( $\mathrm{Q}<10 \mathrm{pC}$ )
- TTL Compatible
- ESDS Protection > $\pm 4000 \mathrm{~V}$


## BENEFITS

- Improved Data Throughput
- Reduced Switching Errors
- Simplified Power Supply
- Reduced Switching Transients
- Simplified Interfacing
- Improved Reliability


## APPLICATIONS

- Fast Sample/Hold
- Precision Instrumentation
- Computer Peripherals
- Low Noise

Op Amp Gain Switching

- Military Systems


## DESCRIPTION

The DG601 is a high performance quad SPST CMOS analog switch intended for applications where fast switching, low charge injection and low ON resistance are required. The DG601 features single-supply operation, and is TTL-compatible with either a single 12 V supply, a single 5 V supply, or with 5 V supplies.

Applications for the DG601 include 12 V systems requiring TTL or 5 V logic levels, such as disk drives and other computer peripherals. The fast switching time and low charge injection make the DG601 ideal
for high speed data acquisition applications such as sample and hold amplifiers, channel selection and gain ranging.

The DG601 is built on the Siliconix proprietary PolyMOS process, allowing 22 V rail-to-rail maximum operation and low parasitic capacitance to facilitate high speed switching. It is available in 16-pin plastic DIP and SO packages for industrial, D suffix ( -40 to $85^{\circ} \mathrm{C}$ ), and in the CerDIP for military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) temperature ranges.

## FUNCTIONAL BLOCK DIAGRAM, PIN CONFIGURATION \& TRUTH TABLE




## ABSOLUTE MAXIMUM RATINGS


Operating Temperature (A Suffix) ..... -55 to $125^{\circ} \mathrm{C}$
(D Suffix) -40 to $85^{\circ} \mathrm{C}$
Power Dissipation (Package)*
16-Pin Plastic DIP** ..... 470 mW
16-Pin CerDIP*** ..... 900 mW
16-Pin SO**** 900 mW

* All leads welded or soldered to PC board
** Derate $6.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$
*** Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$
**** Derate $7.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$

1. Signals on $S_{x}, D_{x}$, or $I_{x}$exceeding $\mathrm{V}+$ or V - will be clamped byinternal diodes. Limit forward diodecurrent to 30 mA .

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

## PART 1

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{gathered} V_{+}=12 \mathrm{~V} \\ \mathrm{~V}=0 \mathrm{~V} \\ \mathrm{GND}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathbb{N}}=2.0,0.8 \mathrm{~V}^{\mathrm{e}} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## SWITCH

| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {analog }}$ |  | 1,2,3 | 0 | 12 | 0 | 12 | V . |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS(ON) }}$ | $\begin{gathered} \mathrm{V}+=10.8 \\ \mathrm{I}_{\mathrm{S}}=1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}}=10 \mathrm{~V}, 2 \mathrm{~V} \end{gathered}$ | 1,3 2 |  | 30 50 |  | 30 50 | $\Omega$ |
| Delta Drain-Source ON Resistance | $\triangle r_{\text {DS }}(\mathrm{ON})$ | $\begin{gathered} V_{+}=10.8 \\ I_{S}=-10 \mathrm{~mA}, V_{D}=3 \mathrm{~V}, 9 \mathrm{~V} \end{gathered}$ | 1,3 2 |  | 3 5 |  | 3 5 |  |
| Switch OFF Leakage Current | Is(OFF) | $\begin{gathered} V_{+}=13.2 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V} \\ V_{D}=12.2 \mathrm{~V}, 1 \mathrm{~V} \\ V_{S}=1 \mathrm{~V}, 12.2 \mathrm{~V} \end{gathered}$ | 1 | $\begin{gathered} -1 \\ -100 \end{gathered}$ | $\begin{gathered} 1 \\ 100 \end{gathered}$ | $\begin{gathered} -1 \\ -100 \end{gathered}$ | 1 100 | nA |
|  | ${ }^{\text {d }}$ (OFF) |  | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{gathered} -1 \\ -100 \end{gathered}$ | $\begin{gathered} 1 \\ 100 \end{gathered}$ | $\begin{gathered} -1 \\ -100 \end{gathered}$ | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  |
| Channel ON Leakage Current | $\begin{aligned} & \mathrm{I}_{\mathrm{D}(\mathrm{ON})}+ \\ & \mathrm{I}_{\mathrm{S}(\mathrm{ON})} \end{aligned}$ | $\begin{aligned} & V_{+}=13.2 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V} \\ & V_{S}, V_{D}=1 \mathrm{~V}, 12.2 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{gathered} -1 \\ -200 \end{gathered}$ | $\begin{gathered} 1 \\ 200 \end{gathered}$ | $\begin{gathered} -1 \\ -200 \end{gathered}$ | $\begin{gathered} 1 \\ 200 \end{gathered}$ |  |
| INPUT |  |  |  |  |  |  |  |  |
| Input Current with $\mathrm{V}_{\mathbb{N}}$ LOW | I/L | $\mathrm{V}_{\mathbb{N}}$ Under Test $=0 \mathrm{~V}$ <br> All Other $=5 \mathrm{~V}$ | 1,2 | -10 |  | -10 |  | $\mu \mathrm{A}$ |
| Input Current with $\mathrm{V}_{\mathbb{I N}}$ HIGH | $\mathrm{I}_{1 \mathrm{H}}$ | $\mathrm{V}_{\mathbb{I N}}$ Under Test $=5 \mathrm{~V}$ <br> All Other $=0 \mathrm{~V}$ | 1,2 |  | 10 |  | 10 |  |
| DYNAMIC |  |  |  |  |  |  |  |  |
| Turn-ON Time | ${ }^{\text {ton }}$ | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \\ \text { See Figure } 1 \end{gathered}$ | 1 |  | 35 |  | 35 | ns |
| Turn-OFF Time | ${ }^{\text {t OFF }}$ |  | 1 |  | 20 |  | 20 |  |
| Break-Before-Make Time Delay | $t_{d}$ | $R_{L}=300 \Omega, C_{L}=35 \mathrm{pF}$ | 1 | 15 |  | 15 |  |  |


| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} V_{+}=12 \mathrm{~V} \\ \mathrm{~V}-=0 \mathrm{~V} \\ \mathrm{GND}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathbb{N}}=2.0,0.8 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{array}{\|l\|} \hline 1=25^{\circ} \mathrm{C} \\ 2=125,85^{\circ} \mathrm{C} \\ 3=-55,-40^{\circ} \mathrm{C} \end{array}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| DYNAMIC (Cont'd) |  |  |  |  |  |  |  |  |  |
| Charge Injection | Q | $\begin{gathered} C_{L}=1,000 \mathrm{pF} \\ \mathrm{~V}_{\text {gen }}=6 \mathrm{~V}, \mathrm{R}_{\text {gen }}=0 \Omega \\ \text { See Figure } 2 \end{gathered}$ | 1 |  |  | 15 |  | 15 | pC |
| Off Isolation | OIRR | $\begin{gathered} R_{L}=75 \Omega, C_{L}=5 \mathrm{pF} \\ \mathrm{f}=1 \mathrm{MHz} \end{gathered}$ | 1 |  |  |  |  |  | dB |
| Crosstalk (Channel-to-Channel) |  | Any Other Channel Switches $R_{L}=75 \Omega, C_{L}=5 \mathrm{pF}$ $f=1 \mathrm{MHz}$ | 1 |  |  |  |  |  |  |
| Source-OFF Capacitance | $\mathrm{C}_{\text {S(OFF) }}$ | $\begin{aligned} & f=1 \mathrm{MHz} \\ & V_{S}=0 \mathrm{~V} \end{aligned}$ | 1 |  |  |  |  |  | pF |
| Draln-OFF Capacltance | $C_{\text {d (OFF) }}$ |  | 1 |  |  |  |  |  |  |
| Drain and Source ON Capacitance | $\begin{gathered} \mathrm{C}_{\mathrm{S}(\mathrm{ON})}+ \\ \mathrm{C}_{\mathrm{D}(\mathrm{ON})} \end{gathered}$ |  | 1 |  |  |  |  |  |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | $\mathrm{V}_{\mathbb{N}}=0.0 \mathrm{~V}$ or 5.0 V | 1,2 3 |  |  | 6 8 |  | 6 8 |  |
| Negative Supply Current | I- |  | 1,2 3 |  | -6 |  | -6 -8 |  |  |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  | PART 2 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}_{+}=5 \mathrm{~V} \\ \mathrm{~V}=-5 \mathrm{~V} \\ \mathrm{GND}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathbb{N}}=2.0,0.8 \mathrm{Ve} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{6}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |
| Analog Slgnal Range ${ }^{\text {c }}$ | $V_{\text {ANALOG }}$ |  | 1,2,3 |  | -5 | 5 | -5 | 5 | V |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS }}(\mathrm{ON})$ | $\begin{gathered} V_{+}=4.5 \mathrm{~V}, \mathrm{~V}-=-4.5 \mathrm{~V} \\ \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}}= \pm \end{gathered}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ |  |  | 40 60 |  | 40 | $\Omega$ |
| Delta Drain-Source ON Resistance | $\triangle r_{\text {DS }}(0 N)$ | $\begin{gathered} \mathrm{V}+=4.5 \mathrm{~V}, \mathrm{~V}-=-4.5 \mathrm{~V} \\ \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}}=5,0,-5 \mathrm{~V} \end{gathered}$ | 1,3 2 |  |  | 4 |  | 4 |  |
| Switch OFF Leakage Current | $I_{\text {S(OFF) }}$ | $\begin{gathered} V_{+}=5.5 \mathrm{~V}, \mathrm{~V}-=-5.5 \mathrm{~V} \\ V_{D}= \pm 4.5 \mathrm{~V} \\ V_{S}=\mp 4.5 \mathrm{~V} \end{gathered}$ | 1 |  | $\begin{gathered} -1 \\ -100 \end{gathered}$ | $\begin{gathered} 1 \\ 100 \end{gathered}$ | $\begin{gathered} -1 \\ -100 \end{gathered}$ | $\begin{gathered} 1 \\ 100 \end{gathered}$ | nA |
|  | $I_{\text {D (OFF) }}$ |  | 1 |  | $\begin{gathered} -1 \\ -100 \end{gathered}$ | $\begin{gathered} 1 \\ 100 \end{gathered}$ | $\begin{gathered} -1 \\ -100 \end{gathered}$ | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  |
| Channel ON Leakage Current | $I_{D(O N)}+$ <br> $I_{\text {S(ON) }}$ | $\begin{gathered} V_{+}=5.5 \mathrm{~V}, \mathrm{~V}-=-5.5 \mathrm{~V} \\ V_{S}=V_{D}= \pm 4.5 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ |  | $\begin{gathered} -1 \\ -200 \end{gathered}$ | $\begin{gathered} 1 \\ 200 \end{gathered}$ | $\begin{gathered} -1 \\ -200 \end{gathered}$ | $\begin{gathered} 1 \\ 200 \end{gathered}$ |  |



Siliconix
incorporated

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  | PART 3 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}_{+}=5 \mathrm{~V} \\ \mathrm{~V}=0 \mathrm{~V} \\ \mathrm{GND}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathbb{N}}=2.0,0.8 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \\ & 2=125, \\ & 3=-55, \end{aligned}$ | $\begin{aligned} & 85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | $\begin{array}{r} \text { suf } \\ -55 \text { to } \end{array}$ | FIX <br> $125^{\circ} \mathrm{C}$ | $\begin{array}{r} 50 \\ -40 \text { to } \\ \hline \end{array}$ | FIX <br> $85^{\circ} \mathrm{C}$ |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## SWITCH

| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {analog }}$ |  |  | 1,2,3 | 0 | 5 | 0 | 5 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS }}(\mathrm{ON})$ | $\begin{gathered} \mathrm{V}+=4.5 \mathrm{~V} \\ \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}}=2,3.5 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ |  | $\begin{aligned} & 100 \\ & 125 \end{aligned}$ |  | $\begin{aligned} & 100 \\ & 125 \end{aligned}$ | $\Omega$ |
| Delta Drain-Source ON Resistance | $\Delta r_{\text {DS }}(\mathrm{ON})$ | $\begin{gathered} \mathrm{V}+=4.5 \mathrm{~V} \\ \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}}=2,3.5 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ |  | $\begin{gathered} 10 \\ 12.5 \end{gathered}$ |  | $\begin{gathered} 10 \\ 12.5 \end{gathered}$ |  |
| Switch OFF Leakage Current | Is(OFF) | $\mathrm{V}+=5.5 \mathrm{~V}$ | $\begin{aligned} & V_{D}=1 \mathrm{~V} \\ & V_{S}=4.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{gathered} -1 \\ -100 \end{gathered}$ | $\begin{gathered} 1 \\ 100 \end{gathered}$ | $\begin{gathered} -1 \\ -100 \end{gathered}$ | $\begin{gathered} 1 \\ 100 \end{gathered}$ | nA |
|  | $I_{\text {d (OFF) }}$ |  | $\begin{aligned} & V_{D}=4.5 \mathrm{~V} \\ & V_{S}=1 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{gathered} -1 \\ -100 \end{gathered}$ | $\begin{gathered} 1 \\ 100 \end{gathered}$ | $\begin{gathered} -1 \\ -100 \end{gathered}$ | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  |
| Channel ON Leakage Current | $\begin{gathered} \mathrm{I}_{\mathrm{D}(\mathrm{ON})}+ \\ \mathrm{I}_{\mathrm{S}(\mathrm{ON})} \end{gathered}$ | $\begin{gathered} V_{+}=5.5 \mathrm{~V} \\ V_{S}=V_{D}=4.5,1 \mathrm{~V} \end{gathered}$ |  | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{gathered} -1 \\ -200 \end{gathered}$ | $\begin{gathered} 1 \\ 200 \end{gathered}$ | $\begin{gathered} -1 \\ -200 \end{gathered}$ | $\begin{gathered} 1 \\ 200 \end{gathered}$ |  |

INPUT

| Input Current with $\mathrm{V}_{\mathbb{I N}}$ LOW | $I_{1 /}$ | $\begin{aligned} & \mathrm{V}_{\mathbb{I N}} \text { Under Test }=0 \mathrm{~V} \\ & \text { All Other }=5 \mathrm{~V} \end{aligned}$ | 1,2 | -10 |  | -10 |  | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Current with $\mathrm{V}_{\mathbb{I N}}$ HIGH | $1_{1 H}$ | $\begin{gathered} \mathrm{V}_{\mathbb{I N}} \text { Under Test }=5 \mathrm{~V} \\ \text { All Other }=0 \mathrm{~V} \end{gathered}$ | 1,2 |  | 10 |  | 10 |  |
| DYNAMIC |  |  |  |  |  |  |  |  |
| Turn-ON Time | ${ }^{\text {ton }}$ | $\begin{gathered} R_{L}=300 \Omega, C_{L}=35 \mathrm{pF} \\ \text { See Figure } 1 \end{gathered}$ | 1 |  | 55 |  | 55 | ns |
| Turn-OFF Time | ${ }^{\text {t OFF }}$ |  | 1 |  | 35 |  | 35 |  |
| Break-Before-Make Time Delay | $t_{d}$ | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ | 1 | 20 |  | 20 |  |  |
| Charge Injection | Q | $\begin{gathered} C_{L}=1,000 \mathrm{pF} \\ \mathrm{~V}_{\text {gen }}=2.5 \mathrm{~V}, \mathrm{R}_{\text {gen }}=0 \Omega \\ \text { See Figure 2 } \end{gathered}$ | 1 | -15 | 15 | -15 | 15 | pC |
| Off Isolation | OIRR | $\begin{gathered} R_{L}=75 \Omega, C_{L}=5 \mathrm{pF} \\ f=1 \mathrm{MHz} \end{gathered}$ | 1 |  |  |  |  | dB |
| Crosstalk (Channel-to-Channel) |  | $\begin{gathered} \text { Any Other Channel Switches } \\ R_{L}=75 \Omega, C_{L}=5 \mathrm{pF} \\ f=1 \mathrm{MHz} \\ \hline \end{gathered}$ | 1 |  |  |  |  |  |
| Source-OFF Capacitance | $C_{\text {S(OFF) }}$ | $\begin{aligned} & f=1 \mathrm{MHz} \\ & V_{S}=0 \mathrm{~V} \end{aligned}$ | 1 |  |  |  |  | pF |
| Draln-OFF Capacitance | $C_{\text {d ( OFF) }}$ |  | 1 |  |  |  |  |  |
| Drain and Source ON Capacitance | $\begin{gathered} \mathrm{C}_{\mathrm{S}(\mathrm{ON})}+ \\ \mathrm{C}_{\mathrm{D}(\mathrm{ON})} \end{gathered}$ |  | 1 |  |  |  |  |  |


| ELECTRICAL CHARA | RISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  | RT 3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Condltions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}_{+}=5 \mathrm{~V} \\ \mathrm{~V}=0 \mathrm{~V} \\ \mathrm{GND}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathbb{N}}=2.0,0.8 \mathrm{~V}^{\mathrm{e}} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Positlve Supply Current | $1+$ | $\begin{gathered} V+=5.5 \mathrm{~V} \\ \mathrm{~V}_{\mathbb{N}}=0.0 \mathrm{~V} \text { or } 5.0 \mathrm{~V} \end{gathered}$ | 1,2 3 |  |  | 3 4 |  | 3 4 | mA |
| Negative Supply Current | 1- |  | 2, ${ }_{\text {2, }}$ |  | -3 -4 |  | -3 -4 |  |  |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for 'DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. $\mathrm{V}_{\mathbb{N}}=$ input voltage to perform proper function.

## PIN DESCRIPTION

PIN

NUMBER
2, 7, 10, 15
3, 6, 11, 14
$1,8,9,16$
13
4
5

## SYMBOL

D
S
IN
V+
V-
GND

## DESCRIPTION

An Analog Channel Input or Output
An Analog Channel Input or Output
Logic Control Input
Positive Supply Voltage
Negative Supply Voltage
Digital Ground

## SWITCHING TIME TEST CIRCUITS

$V_{0}$ is the steady state output with the switch on. Feedthrough via switch capacitance may result in spikes at the leading and trailing edge of the output waveform.


NOTE: Logic Input waveform is inverted for switches that have the opposite logic
sense


Repeat test for Ch 2, 3, 4
For load conditions, See Electrical Characteristics $C_{L}$ (Includes fixture and stray capacitance)

$$
v_{0}=v_{S} \frac{R_{L}}{R_{L}+r_{D S(O N)}}
$$

Figure 1

Siliconix


Figure 2

## BURN-IN CIRCUIT



Note: All Resistors are $10 \mathrm{k} \Omega$ unless otherwise specified. SO Package is the same as the DIP.

## 8-Channel/Dual 4-Channel Fault Protected CMOS Analog Multiplexers

## FEATURES

- All Channels OFF When Power OFF, For Analog Signals Up to $\pm 25 \mathrm{~V}$
- Any Channel Turns OFF If Input Exceeds Supply Rails
- Fast Switching (300 ns max)
- Break-Before-Make Switching
- TTL And CMOS Compatible


## BENEFITS

- Increased Reliability and Ruggedness
- Power-Down and Overvoltage Protected
- Increased Throughput Rate
- Channels Remain Isolated When A Fault Condition Occurs
- Simplified Logic Interface


## APPLICATIONS

- Avionics
- Data Acquisition Systems
- Industrial Process Control Systems
- High-Rel Control Systems
- Audio Signal Routing


## DESCRIPTION

The DG908 and DG909 are 8-channel and dual 4-channel, respectively, dielectrically isolated CMOS monolithic analog multiplexers. These multiplexers are pin and function compatible with the DG508A/DG509A and similar devices, but add power-down, overvoltage and fault protection features. A series N-P-N MOSFET switch structure ensures that OFF channels will stay OFF even if the inputs exceed the supply rails by up to $\pm 35 \mathrm{~V}$. An ON channel will be limited to an output level of about 1.5 V less than the supply rails, thus affording protection to any following circuitry.

Binary 3-bit address and Enable inputs allow selection of any or none of the channels. All logic
inputs are TTL compatible for easy logic interface; the Enable input also facilitates MUX expansion and cascading.

The DG908 and DG909 are intended for applications where the multiplexer inputs must look directly to the outside world, such as data acquisition system front ends, and other analog multiplexing applications where high device ruggedness is required.

Packaging options include the 16-pin plastic DIP for operation over the industrial, D suffix ( -40 to $85^{\circ} \mathrm{C}$ ) temperature range, and the 16-pin CerDIP for military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) temperature operation.

PIN CONFIGURATION


CerDIP: DG908AK Plastic: DG908DJ


CerDIP: DG909AK
Plastic: DG909DJ

Siliconix
incorporated


8-Channel Single Ended Multiplexer


DG909
Differential 4-Channel Multiplexer

ORDERING INFORMATION

PART NUMBER
DG908AK
DG908DJ
DG909AK
DG909DJ

TEMPERATURE RANGE
-55 to $125^{\circ} \mathrm{C}$
-40 to $85^{\circ} \mathrm{C}$
-55 to $125^{\circ} \mathrm{C}$
-40 to $85^{\circ} \mathrm{C}$

PACKAGE
CerDIP
PDIP
CerDIP
PDIP

## ABSOLUTE MAXIMUM RATINGS

Voltage Referenced to V -
V+ ......................................................... . . 44 V
GND
25 V
$\mathrm{V}_{\mathrm{EN}}, \mathrm{V}_{\mathrm{A}}$ Digital Input
(V-) -4V to (V+) +4 V
$\mathrm{V}_{\mathrm{s}}$, Analog Input Overvoltage
With Power ON
$(\mathrm{V}-)-20 \mathrm{~V}$ to $(\mathrm{V}+)+20 \mathrm{~V}$
$\mathrm{V}_{\mathrm{S}}$, Analog Input Overvoltage
With Power OFF ........................... . -35 V to +35 V
Continuous Current, S or D
20 mA

Peak Current, S or D
(Pulsed at $1 \mathrm{~ms}, 10 \%$ duty cycle max) ........... 40 mA
Operating Temperature (A Suffix) .......... -55 to $125^{\circ} \mathrm{C}$
(D Suffix) ............ -40 to $85^{\circ} \mathrm{C}$
Storage Temperature (A Suffix) . . . . . . . . . . . -65 to $150^{\circ} \mathrm{C}$
(D Sufflx) ............ -65 to $125^{\circ} \mathrm{C}$
Power dissipation (package)*
16-Pin Plastic DIP** . . . . . . . . . . . . . . . . . . . . . . . . . 600 mW
16-Pin CerDIP*** .................................... . . 900 mW

* All leads soldered or welded to PC board.
** Derate $6.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$
*** Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.


## CAUTION

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the
operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER |  | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{gathered} V_{+}=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ \mathrm{GND}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{AL}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{AH}}=2.4 \mathrm{~V} \end{gathered}$ |  | LIMITS |  |  |  |  |  | UNIT |
|  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125, \\ & 3=-55, \end{aligned}$ |  |  | $85^{\circ} \mathrm{C}$ $-40^{\circ} \mathrm{C}$ | $\begin{array}{r} \text { suf } \\ -55 \text { to } \end{array}$ | FIX $125^{\circ} \mathrm{C}$ |  | FIX <br> $85^{\circ} \mathrm{C}$ |  |
|  |  | TEMP |  |  | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  | , |  |  |  |  |  |  |  |  |  |
| Analog Signal Ran |  |  | Vanalog |  |  | 1,2,3 |  | -13 | 13 | -13 | 13 | V |
| ON Resistance ${ }^{\text {e }}$ |  | $r^{\text {DS(ON }}$ ) | $\begin{gathered} V_{D}= \pm 10 \mathrm{~V}, V_{A L}=0.8 \mathrm{~V} \\ I_{D}=-100 \mu \mathrm{~A} \end{gathered}$ |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  |  | 600 900 |  | $\begin{aligned} & 600 \\ & 900 \end{aligned}$ | $\Omega$ |
| $r_{\text {DS(ON) }}$ Match Between Channels ${ }^{\dagger}$ |  | $\underset{r_{\text {DS }}(\mathrm{ON})}{\Delta}$ | $V_{S}=0 \mathrm{~V}, I_{D}=-100 \mu \mathrm{~A}$ |  | 1 | 5 |  | 10 |  | 10 | \% |
| Source OFF Leakage Current |  | Is (OFF) | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ | $V_{S}= \pm 10 \mathrm{~V}$ $V_{D}=\mp 10 \mathrm{~V}$ | $\underset{2,3}{1}$ | 0.02 | $\begin{aligned} & -0.5 \\ & -50 \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 50 \end{aligned}$ | $\begin{aligned} & -0.5 \\ & -50 \end{aligned}$ | 0.5 50 | nA |
| Drain OFF <br> Leakage Current | DG908 | ID(OFF) |  | $\begin{aligned} & V_{D}= \pm 10 \mathrm{~V} \\ & V_{S}=\mp 10 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 0.02 | $\begin{gathered} -1 \\ -100 \end{gathered}$ | $\begin{gathered} 1 \\ 100 \end{gathered}$ | $\begin{gathered} -1 \\ -100 \end{gathered}$ | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  |
|  | DG909 |  |  | $\begin{aligned} & V_{D}= \pm 10 \mathrm{~V} \\ & V_{S}=\mp 10 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 0.04 | $\begin{aligned} & -0.5 \\ & -50 \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 50 \end{aligned}$ | $\begin{aligned} & -0.5 \\ & -50 \end{aligned}$ | $\begin{gathered} 0.5 \\ 50 \end{gathered}$ |  |
| Drain ON <br> Leakage Current | DG908 | ID(ON) | Sequence Each Switch ON$\begin{gathered} \mathrm{V}_{\mathrm{AL}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{AH}}=2.4 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}= \pm 10 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 0.1 | $\begin{gathered} -2 \\ -100 \end{gathered}$ | $\begin{gathered} 2 \\ 100 \end{gathered}$ | $\begin{gathered} -2 \\ -100 \end{gathered}$ | $\begin{gathered} 2 \\ 100 \end{gathered}$ |  |
|  | DG909 |  |  |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 0.05 | $\begin{gathered} -1 \\ -50 \end{gathered}$ | $\begin{gathered} 1 \\ 50 \end{gathered}$ | $\begin{gathered} -1 \\ -50 \end{gathered}$ | 1 50 |  |

FAULT PROTECTION

| Is with Power OFF |  | $\begin{gathered} V_{+}=V-=V_{E N}=V_{D}=0 \mathrm{~V} \\ V_{A}=0 \mathrm{~V}, V_{S}= \pm 25 \mathrm{~V} \end{gathered}$ | 1 | 1 |  | 2 |  | 5 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {S (OFF) }}$ with Overvoltage |  | $\begin{aligned} & V_{S}= \pm 25 \mathrm{~V} \\ & V_{D}= \pm 10 \mathrm{~V} \end{aligned}$ | 1 | 1 |  | 2 |  | 10 |  |
| INPUT |  |  |  |  |  |  |  |  |  |
| Input LOW Threshold | $\mathrm{V}_{\text {AL }}$ |  | 1,2,3 |  |  | 0.8 |  | 0.8 | V |
| Input HIGH Threshold | $\mathrm{V}_{\text {AH }}$ |  | 1,2,3 |  | 2.4 |  | 2.4 |  |  |
| Logic Input Current | $\mathrm{I}_{\mathrm{A}}$ | $\mathrm{V}_{\mathrm{A}}=2.4 \mathrm{~V}$ or 0.8 V | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  | -1 -30 | 1 30 | -1 -30 | 1 30 | $\mu \mathrm{A}$ |


| DYNAMIIC |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Switching Time of Multiplexer | ${ }^{\text {t trans }}$ |  | 1 |  | 0.3 |  | 0.3 | Hs |
| Break-Before-Make Interval | topen |  | 1 | 40 |  | 40 |  | ns |
| Enable Turn ON Time | ton(EN) |  | 1 |  | 0.6 |  | 0.6 | $\mu \mathrm{s}$ |
| Enable Turn OFF Time | ${ }^{\text {t OfF (EN) }}$ |  | 1 |  | 0.3 |  | 0.3 |  |



NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic conventlon whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet
c. Guaranteed by design, not subject to production test.
d. Typical values are for 'DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. Sequence each switch ON.
f. $\Delta r_{D S(O N)}=\left(\frac{r_{D S(O N)} M A X-r_{D S(O N)} M I N}{r_{D S(O N)} A V E}\right)$
DG908

| $A_{2}$ | $A_{1}$ | $A_{0}$ | EN | ON |
| :---: | :---: | :---: | :---: | :---: |
| $X$ | $X$ | $X$ | 0 | NONE |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 2 |
| 0 | 1 | 0 | 1 | 3 |
| 0 | 1 | 1 | 1 | 4 |
| 1 | 0 | 0 | 1 | 5 |
| 1 | 0 | 1 | 1 | 6 |
| 1 | 1 | 0 | 1 | 7 |
| 1 | 1 | 1 | 1 | 8 |

DG909

| $A_{1}$ | $A_{0}$ | $E N$ | ON <br> SWITCH |
| :---: | :---: | :---: | :---: |
| $X$ | $X$ | 0 | NONE |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 2 |
| 1 | 0 | 1 | 3 |
| 1 | 1 | 1 | 4 |

Logic " 0 " $=\mathrm{V}_{\mathrm{AL}} \leq 0.8 \mathrm{~V}$, Logic " $1 "=\mathrm{V}_{\mathrm{AH}} \geq 2.4 \mathrm{~V}$

# Monolithic 6-Channel Enhancement-type MOSFET Switch 

## FEATURES

- Internal Zener Diode Protects the Gate
- Six Switches Per Chip


## BENEFITS

- Reduces External Component Requirements


## APPLICATIONS

- Switching Analog Signals
- Multiplexing
- Designed to Operate with D125, D129 and D139


## DESCRIPTION

The G118 contains six enhancement-mode $P$ channel MOSFETs designed to function as analog switches. In the ON state each switch will conduct current equally well in either direction, and in the OFF state each switch will block voltages up to 20 V
peak-to-peak. The switches are integrated on a common substrate (body). They have a common drain terminal (D) which will function equally well as a common source; likewise, the source terminals will function as drains.


ABSOLUTE MAXIMUM RATINGS

| $V_{S}$ to $V_{B}$ | 2 V |  |
| :---: | :---: | :---: |
| $V_{B}$ to $V_{S}$ | 30 V | Storage Temperature . . . . . . . . . . . . . . . . . . 65 to $150^{\circ} \mathrm{C}$ |
| $V_{D}$ to $V_{B}$ | 2 V | Operating Temperature (A Suffix) . . . . . . . . . -55 to $125^{\circ} \mathrm{C}$ <br> (B Suffix) ............ -25 to $85^{\circ} \mathrm{C}$ |
| $V_{B}$ to $V_{D}$ | 30 V | Power Dissipation* ${ }^{*}$ |
| $V_{D}$ to $V_{S}$ | $\pm 30 \mathrm{~V}$ | Flat Package** . . . . . . . . . . . . . . . . . . . . . . . . . . 750 mW |
| $V_{S}$ to $V_{D}$ | $\pm 30 \mathrm{~V}$ | 14-Pin DIP*** ......................................... 825 mW |
| $V_{B}$ to $V_{G}$ | . . 35 V | ** Derate $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$. |
| IS, ID | 100 mA | *** Derate $11 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$. |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & \mathrm{V}_{\mathrm{DB}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{PB}}=0 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { B } \\ \text { SUFFIX } \\ -25 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## STATIC

| Drain-Source ON Resistance | ros(on) | $\mathrm{I}_{\mathrm{s}}=-1 \mathrm{~mA}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DB}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{GD}}=-30 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ |  |  | 100 125 |  | 125 150 | $\Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & V_{D B}=-10 \mathrm{~V} \\ & V_{G D}=-20 \mathrm{~V} \end{aligned}$ | 1,3 2 |  |  | $\begin{aligned} & 200 \\ & 250 \end{aligned}$ |  | $\begin{aligned} & 250 \\ & 300 \end{aligned}$ |  |
|  |  |  | $\begin{aligned} & V_{D B}=-20 \mathrm{~V} \\ & V_{G D}=-10 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ |  |  | $\begin{aligned} & 450 \\ & 600 \end{aligned}$ |  | $\begin{aligned} & 500 \\ & 600 \end{aligned}$ |  |
| Source OFF Leakage Current | Is(off) | $\begin{gathered} \mathrm{V}_{\mathrm{SD}}=-20 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{GD}}=0 \mathrm{~V} \end{gathered}$ |  | 1 |  | $\begin{aligned} & -0.5 \\ & -500 \end{aligned}$ |  | $\begin{aligned} & -0.5 \\ & -500 \end{aligned}$ |  | nA |
| Drain OFF <br> Leakage Current | Idoff) | $V_{D S}=-i$ | $\begin{aligned} & \mathrm{V}, \mathrm{~V}_{\mathrm{GD}}=0 \mathrm{~V} \\ & =0 \mathrm{~V} \end{aligned}$ | 1 |  | -3 -3000 |  | $\begin{gathered} -10 \\ -1000 \end{gathered}$ |  |  |
| Gate-Channel Leakage Current | lass | $\mathrm{V}_{\mathrm{GB}}=-20 \mathrm{~V}$ |  | 1 |  | $\begin{aligned} & -0.5 \\ & -500 \end{aligned}$ |  | $\begin{gathered} -5 \\ -500 \end{gathered}$ |  |  |
| Gate-Source Threshold Voltage | $\mathrm{V}_{\mathrm{GS}}(\mathrm{th})$ | $\begin{gathered} I_{D}=-10 \mu A, V_{D G}=0 V \\ V_{S B}=0 V \end{gathered}$ |  | 1,2,3 |  | -4 | -1.5 | -4 | -1.5 | V |
| Drain-Source Breakdown Voltage | $V_{\text {(BR) }{ }^{\text {DSS }}}$ | $\begin{gathered} \mathrm{I}_{\mathrm{D}}=-50 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{SB}}=0 \mathrm{~V} \end{gathered}$ |  | 1,2,3 |  |  | -30 |  | -30 |  |
| Source-Drain Breakdown Voltage | $V_{\text {(BR) }}$ SDS | $\mathrm{I}_{\mathrm{S}}=-10 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{GD}}=0 \mathrm{~V}$ |  | 1,2,3 |  |  | -30 |  | -30 |  |
| Gate-Body Breakdown Voltage | $V_{(B R) G B S}$ | $I_{G}=-10 \mu \mathrm{~A}$ |  | 1,2,3 |  | -90 | -35 | -90 | -35 |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |
| Gate-Source Capacitance | $\mathrm{C}_{\mathrm{gs}}$ | $\begin{gathered} V_{G B}=0 V \\ f=1 \mathrm{MHz} \\ V_{\mathrm{DB}}=V_{S B}=0 \\ \text { Body Guarded } \end{gathered}$ | Drain Guarded | 1 | 0.9 |  |  |  |  | pF |
| Gate-Drain Capacitance | $\mathrm{C}_{\mathrm{gd}}$ |  | Source Guarded | 1 | 0.9 |  |  |  |  |  |
| Drain-Source OFF Capacitance | $\mathrm{C}_{\mathrm{ds} \text { (off) }}$ |  | Gate Guarded | 1 | 0.4 |  |  |  |  |  |

Siliconix
incorporated
G118

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{aligned} & \mathrm{V}_{\mathrm{DB}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{PB}}=0 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | B <br> SUFFIX <br> -25 to $85^{\circ} \mathrm{C}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\circ}$ |  |

DYNAMIC (Cont*d)

| Source-Body <br> Capacitance | $\mathrm{C}_{\mathrm{sb}}$ | $\mathrm{V}_{\mathrm{DB}}=0, \mathrm{~V}_{\mathrm{SB}}=-5 \mathrm{~V}$ <br> Drain and Gate Guarded | 1 | 2.0 |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drain-Body <br> Capacitance | $\mathrm{C}_{\mathrm{db}}$ | $\mathrm{V}_{\mathrm{SB}}=0, \mathrm{~V}_{\mathrm{DB}}=-5 \mathrm{~V}$ <br> Gate and Source Guarded | 1 | 12 |  |  |  | pF |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional Information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

## Monolithic 6-Channel Enhancement-type MOSFET Switch

## FEATURES

- Integrated MOSFET for Each Gate to Provide "Pull-UP" Current for Gate-Driver Circuit
- Internal Zener Diode Protects the Gate
- Six Switches Per Chip
- Low rds(on) (100 $\Omega$ )


## BENEFITS

- Reduces External Component Requirements


## APPLICATIONS

- Differential Input Analog Signal Switching
- Multiplexing
- Designed to Operate with D125, D129 and D139


## DESCRIPTION

The G119 contains six enhancement-mode P-channel MOSFETs designed to function as analog switches. In the ON state each switch will conduct current equally well in either direction, and in the OFF state each switch will block voltages up to 30 V peak-to-peak. The switches are integrated onto a silicon substrate (body) and are internally connected into two groups of three switches per group. This arrangement facilitates the switching or multiplexing of differential analog signals. Each
group has a common drain terminal ( $D_{1}$ and $D_{2}$ ) which will function equally well as a common source. Each gate terminal (G) controls a pair of switches and is provided with a normally-OFF "pull-up" MOSFET which may be turned ON to provide a current source to the gate-driving circuit. The pull-ups are turned ON or OFF by connecting the " $P$ " terminal to a negative supply or to the " $B$ " terminal respectively.


* Common to Substrate and Base of Package


Siliconix

| $V_{B}$ to $V_{S}$ | -2 to 30 V |
| :---: | :---: |
| $V_{B}$ to $V_{D}$ | -2 to 30 V |
| $V_{D}$ to $V_{S}$ | $\pm 30 \mathrm{~V}$ |
| $V_{B}$ to $V_{G}, V_{B}$ to $V_{P}$ | 35 V |
| IS ID | 100 mA |
| $\mathrm{I}_{\mathrm{G}}$ | 5 mA |

Ip
$100 \mu \mathrm{~A}$
Storage Temperature . . . . . . . . . . . . . . . . . . . . -65 to $150^{\circ} \mathrm{C}$
Operating Temperature (A Suffix) .......... - -55 to $125^{\circ} \mathrm{C}$ (B Suffix) ........... -25 to $85^{\circ} \mathrm{C}$

Power Dissipation*
750 mW

* All leads soldered or welded to PC board.

Derate $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & V_{D B}=0 \mathrm{~V} \\ & V_{P B}=0 \mathrm{~V} \end{aligned}$ |  | LIMITS |  |  |  |  |  | UNIT |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125, \\ & 3=-55, \end{aligned}$ | $\begin{aligned} & 85^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \end{aligned}$ |  | FIX <br> $125^{\circ} \mathrm{C}$ | $\begin{array}{r} E \\ \text { SUF } \\ -25 \text { to } \end{array}$ | FIX <br> $85^{\circ} \mathrm{C}$ |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| STATIC |  |  |  |  |  |  |  |  |  |  |
| Draln-Source ON Resistance | $\mathrm{r}_{\text {DS }}(\mathrm{ON})$ | $\mathrm{I}_{\mathrm{s}}=-1 \mathrm{~mA}$ | $V_{\text {DB }}=0 \mathrm{~V}$ $V_{G D}=-30 \mathrm{~V}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ |  |  | 100 125 |  | $\begin{aligned} & 125 \\ & 150 \end{aligned}$ | $\Omega$ |
|  |  |  | $\begin{aligned} & V_{D B}=-10 \mathrm{~V} \\ & V_{G D}=-20 \mathrm{~V} \end{aligned}$ | $1,3$ |  |  | 200 250 |  | 250 300 |  |
|  |  |  | $\begin{aligned} & V_{D B}=-20 \mathrm{~V} \\ & V_{G D}=-10 \mathrm{~V} \end{aligned}$ | 1,3 2 |  |  | $\begin{aligned} & 450 \\ & 600 \end{aligned}$ |  | 500 600 |  |
| Source OFF Leakage Current | $I_{\text {S }}$ (OFF) | $\begin{gathered} V_{S D}=-20 \mathrm{~V} \\ V_{G D}=0 \mathrm{~V} \end{gathered}$ |  | 1 |  | $\begin{aligned} & -0.5 \\ & -500 \end{aligned}$ |  | $\begin{gathered} -5 \\ -500 \end{gathered}$ |  | nA |
| Drain OFF <br> Leakage Current | ${ }^{\text {I }}$ ( OFF) | $\begin{gathered} V_{D S}=-20 \mathrm{~V}, \mathrm{~V}_{\mathrm{GD}}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{SB}}=0 \mathrm{~V} \end{gathered}$ |  | 1 |  | ( $\begin{gathered}-1.5 \\ -1500\end{gathered}$ |  | $\begin{gathered} -10 \\ -1000 \end{gathered}$ |  |  |
| Gate ON Currents | $\mathrm{I}_{\mathrm{G}(\mathrm{ON})}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{GB}}=-30 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{PB}}=-30 \mathrm{~V} \end{aligned}$ |  | 1 |  | -2.4 | -0.8 | -2.4 | -0.8 | mA |
| Gate-Channel Leakage Current | $\mathrm{I}_{\text {gss }}$ | $V_{G B}=-20 \mathrm{~V}$ |  | 1 |  | $\begin{aligned} & -0.5 \\ & -500 \end{aligned}$ |  | $\stackrel{-5}{-500}$ |  | nA |
| Gate-Source Threshold Voltage | $\mathrm{V}_{\mathrm{GS}(\mathrm{th})}$ | $\begin{gathered} I_{D}=-10 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{DG}}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{SB}}=0 \mathrm{~V} \end{gathered}$ |  | 1,2,3 |  | -4 | -1.5 | -4 | -1.5 | V |
| Drain-Source Breakdown Voltage | $V_{\text {(BR) }{ }^{\text {DSS }}}$ | $\begin{gathered} \mathrm{I}_{\mathrm{D}}=-50 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{SB}}=0 \mathrm{~V} \end{gathered}$ |  | 1,2,3 |  |  | -30 |  | -30 |  |
| Source-Drain Breakdown Voltage | $V_{\text {(BR) }}$ SDS | $I_{S}=-10 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{GD}}=0 \mathrm{~V}$ |  | 1,2,3 |  |  | -30 |  | -30 |  |
| Gate-Body Breakdown Voltage | $V_{\text {(bR) }}$ GBS | $I_{G}=-10 \mu \mathrm{~A}$ |  | 1,2,3 |  | -90 | -35 | -90 | -35 |  |
| Pull-Up Gate-Body Breakdown Voltage | $V_{\text {(BR) PBS }}$ | $\begin{gathered} \mathrm{I}_{\mathrm{P}}=-10 \mu \mathrm{~A} \\ \mathrm{~V}_{\mathrm{GB}}=0 \mathrm{~V} \end{gathered}$ |  | 1,2,3 |  | -90 | -35 | -90 | -35 |  |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{aligned} & V_{D B}=0 \mathrm{~V} \\ & V_{P B}=0 \mathrm{~V} \end{aligned}$ |  | LIMITS |  |  |  |  |  | UNIT |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125, \\ & 3=-55, \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & 85^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{array}{r} \text { A } \\ \text { SUF } \\ -55 \text { to } \end{array}$ | FIX $125^{\circ} \mathrm{C}$ | $\begin{array}{r} B \\ \text { SUF } \\ -25 \text { to } \\ \hline \end{array}$ | FIX $85^{\circ} \mathrm{C}$ |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{6}$ | MIN ${ }^{\text {b }}$ | MAx ${ }^{\text {b }}$ |  |
| DYNAMIC ${ }^{\text {e }}$ |  |  |  |  |  |  |  |  |  |  |
| Gate-Source Capacitance | $\mathrm{Cgs}^{\text {g }}$ | $\begin{gathered} V_{\mathrm{GB}}=0 \mathrm{~V} \\ f=1 \mathrm{MHz} \\ \mathrm{~V}_{\mathrm{DB}}=\mathrm{V}_{\mathrm{SB}}=0 \\ \text { Body Guarded } \end{gathered}$ | Drain Guarded | 1 | 1.8 |  |  |  |  | pF |
| Gate-Draln Capacitance | $\mathrm{C}_{\mathrm{gd}}$ |  | Source Guarded | 1 | 1.8 |  |  |  |  |  |
| Draln-Source <br> OFF Capacitance | $\mathrm{C}_{\text {ds (off) }}$ |  | Gate Guarded | 1 | 0.4 |  |  |  |  |  |
| Source-Body Capacitance | $\mathrm{C}_{\text {sb }}$ | $V_{D B}=0, V_{S B}=-5 \mathrm{~V}$ <br> Drain and Gate Guarded |  | 1 | 2.0 |  |  |  |  |  |
| Drain-Body Capacitance | $\mathrm{C}_{\mathrm{db}}$ | $V_{S B}=0, V_{D B}=-5 V$ <br> Gate and Source Guarded |  | 1 | 6.0 |  |  |  |  |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional Information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for 'DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. $V_{G B}=0 V, f=1 \mathrm{MHz}$.

Siliconix
incorporated

# Monolithic SPDT MOS Switch with Driver 

## FEATURES

- Internal Gate Protection Zener Diodes
- TTL and Compatible Input


## BENEFITS

- Reduces External Component Requirements
- Easily Interfaced


## APPLICATIONS

- Switching Analog Signals


## DESCRIPTION

The Si3002 contains two P-channel MOS field-effect transistors designed to function as single-pole double-throw analog switches. A level-shifting driver enables a low-level input ( 0.8 to 2 V ) to control the ON-OFF state of the switches. In the ON state, each switch will conduct current equally well in either direction. In the OFF state the switches will block voltages up to 20 V peak-to-peak. With logic
" 0 " at the driver input, a common drain (D) is connected through an ON switch to source $\left(\mathrm{S}_{1}\right)$. With logic " 1 " at the input, " $D$ " is connected to $S_{2}$. Switch action is make-before-break.
The Si 3002 is available in 10-pin metal can and 14-pin side braze DIP for operation over the military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) and the industrial, B suffix ( -25 to $85^{\circ} \mathrm{C}$ ) temperature ranges.


Order Number:SI3002AA

Dual-In-Line Package

| NC 1 | 14 |
| :---: | :---: |
| $V_{R}$ 2 | 13 |
| V- 3 | 12 |
| NC 4 | 11 |
| $S_{1} 5$ | 10 |
| NC 6 | 9 |
| NC 7 | 8 |

Order Numbers: Si3002AP, Si3002BP


One SPDT Switch per Package*

| Truth Table |  |  |
| :---: | :---: | :---: |
| LOGIC | SW1 | SW2 |
| 0 | ON | OFF |
| 1 | OFF | ON |

[^8]
## ABSOLUTE MAXIMUM RATINGS

| V+ to V- | 36 V |
| :---: | :---: |
| $V+$ to $V_{S}$ or $V_{D}$ | 25 V |
| $V+$ to $V_{R}$ or $V_{1 N}$ | 12 V |
| $V_{D}$ to V - | 36 V |
| $V_{S}$ to V - | 36 V |
| $V_{D}$ to $V_{S}$ | $\pm 25 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{IN}}$ to $\mathrm{V}_{\mathrm{R}}$ | 6 V |
| CURRENT, (Any Terminal) | 30 mA |

Storage Temperature . . . . . . . . . . . . . . . . . . . . 65 to $150^{\circ} \mathrm{C}$
Operating Temperature (A Suffix) .......... - 55 to $125^{\circ} \mathrm{C}$
(B Suffix) ............ -25 to $85^{\circ} \mathrm{C}$
Power Dissipation (Package)*
Metal Can** . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 450 mW
14-Pin DIP*** ......................................... 825 mW

* Device mounted with all leads soldered or welded to PC board.
** Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
*** Derate $11 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.

| ELECTRICAL CHARAC | RISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} \mathrm{V}_{+} & =10 \mathrm{~V} \\ \mathrm{~V}_{-} & =-20 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{R}} & =0 \mathrm{~V} \end{aligned}$ |  | LIMITS |  |  |  |  |  | UNIT |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-25^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { B } \\ \text { SUFFIX } \\ -25 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
|  |  |  |  | , |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {ANALOG }}$ |  |  | 1,2,3 |  | -10 | 10 | -10 | 10 | V |
| $\begin{aligned} & \text { Drain-Source ON } \\ & \text { Resistance } \end{aligned}$ | $\mathrm{r}_{\text {DS(ON) }}$ | $V_{D}=10 \mathrm{~V}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{S}}=-1 \mathrm{~mA} \\ & \mathrm{~V}_{\text {INL }}=0.8 \mathrm{~V} \\ & \mathrm{~V}_{\text {INH }}=2.0 \mathrm{~V} \end{aligned}$ | 1,3 2 |  |  | 100 150 |  | 100 150 | $\Omega$ |
|  |  | $V_{D}=0 \mathrm{~V}$ |  | 1,3 2 |  |  | 150 |  | 150 250 |  |
|  |  | $V_{D}=-10 \mathrm{~V}$ |  | 1,3 |  |  | 400 500 |  | 400 500 |  |
| Source OFF Leakage Current | Is (OFF) | $\begin{aligned} & V_{S}=-10 \mathrm{~V} \\ & V_{D}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & V_{\mathbb{I N L}}=0.8 \mathrm{~V} \\ & V_{\mathbb{I N H}}=2.0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  | $\begin{array}{\|c\|} \hline-1 \\ -1000 \end{array}$ |  | $\begin{gathered} -5 \\ -100 \end{gathered}$ |  | nA |
| Channel ON Leakage Current | $\begin{aligned} & \mathrm{I}_{\mathrm{D}(\mathrm{ON})}+ \\ & \mathrm{I}_{\mathrm{S}(\mathrm{ON})} \end{aligned}$ | $\begin{aligned} & V_{D}=-10 \mathrm{~V} \\ & I_{S}=0 \end{aligned}$ |  | $\underset{2,3}{1}$ |  | ( $\begin{gathered}-2 \\ -2000\end{gathered}$ |  | -10 -200 |  |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |
| Input Current (Voltage LOW) | $\mathrm{I}_{\text {INL }}$ | $\mathrm{V}_{\mathrm{IN}}=0$ | $\mathrm{W}_{1} \mathrm{ON}$ ) | 1 <br> 2 <br> 3 |  | -0.8 -0.6 -1.0 |  | -0.8 -0.8 -1.0 |  | mA |
| Input Current (Voltage HIGH) | $\mathrm{I}_{\text {INH }}$ | $\mathrm{V}_{\mathbb{N}}=$ | $\mathrm{W}_{2} \mathrm{ON}$ ) | 1,3 2 |  |  | 0.1 10 |  | 0.1 10 | $\mu \mathrm{A}$ |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |
| Turn-ON Time | ${ }^{\text {ton }}$ | See Switching Time Test Circuit |  | 1 |  |  | 1 |  | 1 |  |
| Turn-OFF Time | $t_{\text {OFF }}$ |  |  | 1 |  |  | 1.5 |  | 1.5 |  |
| Source OFF Capacitance | $c_{\text {S(OFF) }}$ | $v_{S}=0$, | $=1 \mathrm{MHz}$ | 1 | 6 |  |  |  |  | pF |

Siliconix
incorporated

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ (Cont'd) |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{gathered} \mathrm{V}_{+}=10 \mathrm{~V} \\ \mathrm{~V}_{-}=-20 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{R}}=0 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { B } \\ \text { SUFFIX } \\ -25 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
|  |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ |  | 1 |  |  | 3.0 |  | 3.5 |  |
| Negatlve Supply Current | $1-$ | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ | 1 |  | -3.0 |  | -3.0 |  |  |
| Reference Supply Current | $I_{\text {ref }}$ |  | 1 |  | -0.1 |  | -0.1 |  |  |
| Positive Supply Current | $1+$ |  | 1 |  |  | 3.0 |  | 3.5 |  |
| Negative Supply Current | $1-$ | $\mathrm{V}_{\mathbb{N}}=5 \mathrm{~V}$ | 1 |  | -3.0 |  | -3.0 |  |  |
| Reference Supply Current | $I_{\text {REF }}$ |  | 1 |  | -1.5 |  | -1.5 |  |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typlcal values are for 'DESIGN AID ONLY, not guaranteed nor subject to production testing.

## SWITCHING TIME TEST CIRCUIT

Switch output waveform shown for $V_{S}=$ constant with logic input waveform as shown. Note that $V_{S}$ may be + or - as per switching time test circuit. $V_{O}$ is the steady state output with switch on.

Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.


Data Conversion

## TABLE OF CONTENTS

Introduction ..... 6-1
LD110/111A: 3 1/2-Digit A/D Converter Set ..... 6-4
LD120/121A: 4 1/2-Digit A/D Converter Set ..... 6-10
LD122/121A: 4 1/2-Digit A/D Converter Set ..... 6-16
Si2504: 12-Bit CMOS SAR ..... 6-22
Si7135: Precision 4 1/2-Digit Single Chip CMOS A/D Converter ..... 6-31
Si7240: 12-Bit CMOS Voltage-Output DAC ..... 6-43
Si7533: CMOS 10-Bit Multiplying DAC ..... 6-51
Si7541: CMOS 12-Bit Multiplying DAC ..... 6-58
Si7541A: CMOS 12-Bit Multiplying DAC ..... 6-67
Si7542: Microprocessor-Compatible 12-Bit CMOS Multiplying DAC ..... 6-76
Si7543: CMOS 12-Bit Serial Input DAC ..... 6-90
Si7545: CMOS 12-Bit Buffered Multiplying DAC ..... 6-104
Si7820: CMOS Subranging 8-Bit A/D Converter ..... 6-120
Si8601/03: 8-Bit Data Acquisition Systems ..... 6-130
Si8602/04: 8-Bit Data Acquisition Systems ..... 6-141

Siliconix incorporated

## DATA CONVERSION

## INTRODUCTION

Siliconix manufactures a variety of data conversion devices, including 12-bit digital-to-analog converters (DACs, or D/As), 8 -bit data acquisition systems (DASs), high resolution integrating analog-to-digital converters (ADCs, or A/Ds), and a high speed 12 -bit successive approximation register (SAR). This section of the data book includes the complete spectrum of Siliconix data conversion components.

## Digital-to-Analog Converters

Siliconix offers the industry-standard Si75XX family of 10-and 12-bit CMOS multiplying DACs, including the Si7533, Si7240, Si7541, Si7541A, Si7542, Si7543 and Si7545 devices. This family is based on the Siliconix proprietary PolyMOS ${ }^{\text {™ }}$ process, utilizing highly stable thin-film resistors which are laser-trimmed for excellent accuracy. Each of these devices features improved dynamic performance over the industry-standard products in this family, having been designed for reduced glitch impulse, reduced propagation delay, and improved settling time.

## Data Acquisition Systems and Analog-to-Digital Converters

The Siliconix proprietary Si860X family are 8 -bit data acquisition systems with 25 microsecond conversion times. The Si8601 is an 8 -bit 8 -channel system intended for 5 V single-supply operation, with a 5 Volt analog range. The Si8602 is the 15 V version of the Si8601, intended for military applications and other systems that need a 10 Volt signal range. The Si8603 and Si8604 are low-cost single-channel versions of the Si8601 and Si8602 respectively. Each of these data acquisition systems and A/Ds contain on-board sample and hold functions and microprocessor interfaces to simplify design and reduce board space and component count.

The Si2504 is a high-speed, low-power successive approximation register which is used as a building block in custom and hybrid high-performance 12-bit A/D converters. It features improved clock rate (to 40 MHz , compared with the 25 MHz industry-standard), and reduced supply current ( 10 mA , compared to the industry-standard 100 mA ) to allow faster and more efficient custom A/D converter design.

## High Resolution A/D Converter Systems

Siliconix pioneered the development of monolithic A/D converters for display applications in the early 1970's with the LD110/111 quantized feedback 3 1/2-digit A/D converter chip set. Today, Siliconix offers improved resolution and accuracy in display converters up to the $41 / 2$-digit (approximately 15 bit) level, with the LD120/121A, LD122/121A chip sets and the single-chip Si7135. The Si7135 is the premium monolithic $41 / 2$-digit converter available, offering improved linearity and reduced rollover error compared to the generic 7135 converter.

## GLOSSARY OF TERMS

## Accuracy

May be specified in absolute and/or relative terms. Absolute accuracy is interpreted as a measure of the total error of the converter, and is expressed in terms of the difference between the actual analog output and the output expected for a given input digital code. Relative accuracy, on the other hand, is more an interpretation of the non-linearity of the converter and is specified in terms of the difference between the actual analog output and t'ie output expected (based on the relative, or actual full scale output of the converter) for a given input code.

Absolute accuracy measurements should be made under a set of standard conditions, with the signal sources and measuring equipment traceable to some acceptable standard. The error is specified in LSB or percent of full scale range.

## Compliance Voltage

For a current output D/A converter, this is the maximum voltage range on the output terminal over which the current output of a DAC can vary for the DAC to meet an absolute accuracy as specified (usually $\pm 1 / 2$ LSB).

## Differential Linearity (DNL)

The measured difference in output between any two adjacent digital codes should be exactly 1 LSB (or F.S. $\times 2^{-n}$ for an $n$-bit converter.) Any deviation from the ideal difference is called differential nonlinearity, and is expressed in submultiples of an LSB. Differential linearity errors greater than 1 LSB can result in non-monotonic performance in a D/A converter, and missing codes in an A/D converter.

## Feedthrough

An AC specification for a multiplying DAC which defines the frequency at which a specified peak-to-peak AC signal is seen at the DAC output with all bits in the OFF state. It is usually specified as \%, ppm, or fractions of an LSB for a given set of input conditions.

## Four Quadrant

For a multiplying D/A converter, "four quadrant" means that both the reference signal and the number
represented by the digital input signal may be of either polarity. The converter is expected to obey the rules of multiplication for algebraic sign.

## Gain

The gain of the converter is the analog scale factor that describes the nominal conversion relationship between the converter's full scale output and its ana$\log$ (or reference) input. The gain is generally adjustable by the user (externally) to full scale $X\left(1-2^{-n}\right)$ with all bits ON. For bipolar operation adjust output to F.S. $\left[1-2^{-(-n-1)}\right]$ with all bits ON.

## Least Significant Bit (LSB)

In a binary numerical system, the LSB is the bit that represents the least, or smallest, value. For example, in the natural binary number 1101 (decimal 13, or $2^{3}+2^{2}+0^{1}+2^{0}$ ), the right-most digit is the LSB. It thus represents the smallest analog change that can be resolved in an n-bit converter and is equal to the full scale output range divided by $2^{n}$ where $n=$ number of bits, $L S B=F S / 2^{n}$.

## Linearity

Linearity error of a converter, which implies the integral linearity error, is the deviation of the analog output from an ideal straight line, and is usually specified in \% or ppm of the Full Scale range or submultiples of 1 LSB. The straight line can be either a "best straight line", or "end point". The former is derived empirically by manipulating the offset and/or gain of the converter to minimize the deviations of the actual analog output from the manipulated best line. The latter assumes the idealized line passes through the "end points" of the converter after it has been calibrated (zero and full scale).

## Monotonicity

A D/A converter is said to be monotonic if the output either increases or remains constant with increasing digital input codes. The statement monotonic (over temperature) is sometimes substituted for a differential non-linearity specification as a DNL specification of 1 LSB is not a sufficient condition for monotonic behavior.

Siliconix incorporated

## Most-Significant Bit (MSB)

In a binary numerical system, the MSB is the bit that represents the largest value, or weight. For example, in the natural binary number 1101 (decimal 13, or $2^{3}$ $+2^{2}+0^{1}+2^{0}$ ), the leftmost digit (or " 1 ") is the MSB. Its analog weight, relative to full scale, is FS/2. In bipolar applications the MSB also indicates the polarity of the number represented by the rest of the bits.

## Offset (Zero Scale Error)

The measured analog output when the digital input code corresponds to an analog value of zero. Generally expressed as a percentage of Full Scale range but is also expressed in ppm, LSB's or in units of current or voltage.

## Resolution

The number of states ( $2^{n}$ ) that the Full Scale range may be divided into or resolved, where $\mathrm{n}=$ number of bits. This is usually expressed as a number of bits ( n ).

## Settling Time

The elapsed time for the analog output to reach its final value within a specified error band after the corresponding digital input code has been changed. It is usually specified as a Full Scale range change and measured from the $50 \%$ point of the digital input code change to the time the output reaches the final value within the specified error band.

## Stability

The stability of a converter is usually related to changes in its characteristics as a function of temperature and time. While such measurements are difficult and time consuming, those related to temperature are often sufficiently critical to warrant their inclusion in the characteristic data. (See also Temperature Coefficient.)

## Switching Time (Propagation Delay)

In a D/A converter the switching time is the time it takes for the logic and switches to change from one state (ON or OFF) to the other. It includes delay and rise time, but does not include settling time, and is measured from the $50 \%$ point of the logic input to the $50 \%$ point of the changing analog ouput signal.

## Temperature Coefficient

In general, temperature coefficients are expressed as fractions of an LSB $/{ }^{\circ} \mathrm{C}$ and then over the rated temperature range. The temperature coefficient (or T.C.) can then be defined as the change in the parameter divided by the corresponding temperature change, and is usually specified for gain, offset and linearity parameters.

## Zero and Gain-Adjustment Principles

For unipolar applications first adjust the D/A converter for zero output with all bits OFF. Then with all bits ON, adjust the output for full scale - 1 LSB.

For bipolar applications, in offset binary, adjust the D/A converter's "zero" for negative full scale with all bits OFF. Then with all bits ON set the gain for full scale - 2 LSB.

## 3 1/2-Digit A/D Converter Set

## FEATURES

- Buffered Reference Input
- MOSFET Input
- Auto-Zero System
- Auto-Polarity
- Over and Under Range Signals


## BENEFITS

- High Gain Stability
- Reduced Signal Loading
- Reduced Offset and Drift Over Temperature
- Reduced External Parts Count
- Easily Interfaced

APPLICATIONS<br>- High Performance Digital Voltmeters<br>- Digital Panel Meters<br>- Digital Instrumentation Readouts<br>- $\mu$ P A/D Interface Subsystem<br>- Auto-Zeroed Microvolt or Strain Gauge Systems

## DESCRIPTION

The LD110 and LD111A form a precision 3 1/2 digit A/D converter system for use in display and microprocessor based data acquisition applications. Based on Siliconix's "Quantized Feedback" technique, intrinsic features include auto-polarity, auto-zero, and ratiometric operation. Except for a stable reference, no critical components are required to achieve rated performance. The technique used offers superior linearity, normal mode rejection, and stability due to the simultaneous integration of the unknown input and the reference voltages. Unlike other conversion techniques, the integrator output voltage never represents more than 100 counts. Thus, critical, high resolution performance is not required of either the integrator or the comparator.

The monolithic LD111A high performance analog processor contains a bipolar comparator, a bipolar integrating amplifier, a bipolar reference amplifier, two MOSFET input unity gain amplifiers, several P-channel enhancement mode analog switches and the necessary level shifting drivers to allow the analog and digital processors to be directly interfaced. The high impedance input and reference buffer amplifiers eliminate source loading errors and provide the outstanding temperature coefficient inherent in this system. Break-beforemake switch action ensures that neither the analog input nor the reference voltages will be shorted to ground at any time.

The PMOS LD110 synchronous digital processor combines the counting, storage and data multiplexing functions with the random logic necessary to control the quantized charge-balancing
function of the analog processor. Seventeen static latches store the $31 / 2$ digits of BCD data as well as overrange, underrange and polarity information. Nine push-pull output buffers (capable of driving one standard TTL load each) provide the sign, digit strobe and multiplexed BCD data outputs, all of which are active high. The digit scan is an interlaced format of digits $1,3,2$, and 4.

Both devices are supplied in the 16 -pin plastic DIP, and are specified for operation over the commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ) temperature range.

## PIN CONFIGURATION

Order Number: LD111ACJ

Siliconix
incorporated
FUNCTIONAL BLOCK DIAGRAM


ABSOLUTE MAXIMUM RATINGS

|  | $\mathrm{V}_{\text {REF }}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\mathrm{V}_{1}$ |
| :---: | :---: |
| $\mathrm{V}_{1}-\mathrm{V}_{2}$ (LD111A) ................................. . 30 V | Operating Temperature ...................... 0 to $70^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {SS }}$.............................................. 6 V | Storage Temperature . . . . . . . . . . . . . . . . . . . 65 to $125^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {SS }}-\mathrm{V}_{2}$ (LD110) ................................... 20 V | Power Dissipation (Package)* . . . . . . . . . . . . . . . 750 mW |
| V On Any Pin Relative to $\mathrm{V}_{\text {SS }}$ (LD110) $\ldots . .0 .3 \mathrm{~V}$ to -20 V | * Device mounted with all leads welded or soldered to PC <br> Board. Derate $6.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwlse Specifled:$\begin{gathered} V_{1}=12 \mathrm{~V}, V_{2}=-12 \mathrm{~V} \\ V_{S S}=5 \mathrm{~V} \\ V_{\text {REF }}=8.2 \mathrm{~V} \\ R_{1}=100 \mathrm{k} \Omega \end{gathered}$ | LIMITS: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | UNIT |
|  |  |  | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SYSTEM |  |  |  |  |  |  |
| Analog Input Range | $\mathrm{V}_{\text {analog }}$ |  |  | -2 | 2 | V |
| Linearity |  |  | 0.02 |  |  | \% rdg |
| Noise |  | Noise apparent when going from one steady reading to another. | 0.1 |  |  | $L_{\text {LSB }}^{\text {p-p }}$ |

E
Siliconix incorporated

ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$


Siliconix incorporated

ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Condltions Unless Otherwise Specified:$\begin{gathered} V_{1}=12 \mathrm{~V}, V_{2}=-12 \mathrm{~V} \\ V_{S S}=5 \mathrm{~V} \\ V_{\text {REF }}=8.2 \mathrm{~V} \\ R_{1}=100 \mathrm{k} \Omega \end{gathered}$ | LIMITS | $\mathrm{T}_{\mathrm{A}}$ | $25^{\circ} \mathrm{C}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## OUTPUT (Cont'd)

| Digits, Blts Voltage, Low | $\mathrm{V}_{\mathrm{OL} 3}$ |  |  |  | 0.6 |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Sign Voltage, Low | $\mathrm{V}_{\mathrm{OL} 4}$ |  |  |  |  |
| Data Blts Voltage, High |  |  |  | 0.65 |  |
| Digits, Sign Voltage, High | $\mathrm{V}_{\mathrm{OH} 4}$ | $\mathrm{I}_{\mathrm{OH}}=-200 \mu \mathrm{~A}$ |  | 2.4 |  |

SUPPLY

| $\mathrm{V}_{1}$ Supply Current LD111A | $I_{1}$ |  | 2.2 |  | 4 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{2}$ Supply Current LD111A | $1_{2 A}$ |  | -1.8 | -4 |  |  |
| $\mathrm{V}_{2}$ Supply Current LD110 | $\mathrm{I}_{2 \mathrm{D}}$ |  | -17 | -23 |  |  |
| V ${ }_{\text {Ss }}$ Supply Current LD110 | Iss |  | 17.4 |  | 24 |  |
| Power Supply Rejection Ratio, $\mathrm{V}_{1}$ | $\mathrm{PSRR}_{1}$ |  | 85 | 80 |  |  |
| Power Supply Rejection Ratio, $\mathrm{V}_{2}$ | $\mathrm{PSRR}_{2}$ |  | 65 | 60 |  |  |
| Reference Voltage Rejection |  | $\begin{gathered} R_{\text {REF }}=R_{2}=100 \mathrm{k} \Omega \\ V_{\mathbb{I N}}=2 \mathrm{~V} \end{gathered}$ | 1 |  |  | $\begin{gathered} \% \Delta \mathrm{rdg} \\ \mathrm{per} \\ \Delta \mathrm{~V}_{\mathrm{REF}} \\ \hline \end{gathered}$ |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.


SWITCH STATES ARE FOR A LOGIC "O" AT UID AND MIZ INPUTS




## FEATURES

- 0.005\% $\pm 1$ Count Accuracy
- $\pm 200.0 \mathrm{mV}$ and $\pm 2.000 \mathrm{~V}$ Ranges
- Auto-zero
- Auto-polarity
- Over and Under Range Outputs


## BENEFITS

- High System Performance
- Single Resistor Programming
- Nulls Out Offsets
- Single Reference
- Easily Interfaced

APPLICATIONS<br>- High Accuracy Digital Voltmeters and Panel Meters<br>- Digital Scales and Thermometers<br>- $\mu \mathrm{P}$ Data Acquisition Systems<br>- Scientific Instrumentation

## DESCRIPTION

The LD120 and LD121A form a precision $41 / 2$ digit A/D converter system for use in display and microprocessor based data acquisition applications. Based on Siliconix's "Quantized Feedback" technique, intrinsic features include auto-polarity, auto-zero, and ratiometric operation. Except for a stable reference, no critical components are required to achieve rated performance. The technique used offers superior linearity, normal mode rejection, and stability due to the simultaneous integration of the unknown input and the reference voltages. Unlike other conversion techniques, the integrator output voltage never represents more than 100 counts. Thus, critical, high resolution performance is not required of either the integrator or the comparator.

The LD120 analog processor is fabricated with a unique PMOS/Bipolar process. It contains all the necessary amplifiers, MOSFET switches, and switch driver circuits for the system. The reference voltage input is fully buffered in the LD120 to
eliminate the reference switch resistance as a source of error. All the amplifiers are internally compensated. The LD120 directly interfaces to the LD121A digital processor with no additional active components required.

The LD121A synchronous processor contains all the digital circuitry for the quantized feedback system. Device outputs supply two overrange signals, underrange, sign and 4-1/2 digits of multiplexed BCD data. (All outputs are TTL compatible.) Overrange is also indicated by blinking digit strobes above 20,000 counts. An input is provided to inhibit this feature at user option. Microprocessor controlled operation is simplified by a start conversion input that allows conversion-oncommand.

Both devices are supplied in space saving 300 mil dual-in-line plastic packages for operation in the commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ) temperature range.

## PIN CONFIGURATION




SWITCH STATES ARE FOR A LOGIC "0" AT U/D AND MIZ INPUTS.

## ABSOLUTE MAXIMUM RATINGS

| $\mathrm{V}_{\mathrm{IN}}($ Pin 15, 2 LD120) | $\mathrm{V}_{-}<\mathrm{V}_{\mathbb{I}}<\mathrm{V}_{+}$ | V REF ................................................ $\mathrm{V}_{+}$ |
| :---: | :---: | :---: |
| $\mathrm{I}_{\text {INPUT }}(L D 120)$ | .. $\pm 1 \mathrm{~mA}$ | Operating Temperature . . . . . . . . . . . . . . . . . . . 0 to $70^{\circ} \mathrm{C}$ |
| V+ - V- (LD120) | .... 32 V | Storage Temperature . . . . . . . . . . . . . . . . . . . 65 to $125^{\circ} \mathrm{C}$ |
| $V_{S S}-V_{D D}(L D 121 A)$ | . 20 V | Power Dissipation (Package)* . . . . . . . . . . . . . . . . . 750 mW <br> * Device mounted with all leads welded or soldered to PC |
| Any Pin (LD121A) | to $\mathrm{V}_{S S} \pm 0.3 \mathrm{~V}$ | Board. Derated $6.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. |

ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions <br> Unless Otherwise Specified: $\begin{gathered} V+=12 V \\ V-=V_{D D}=-12 \mathrm{~V} \\ V_{S S}=5 \mathrm{~V} \end{gathered}$ |  | LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $1=25^{\circ} \mathrm{C}$ |  | SUF | FIX |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SYSTEM ${ }^{\text {¢ }}$ |  |  |  |  |  |  |  |  |
| Linearity |  | $\begin{aligned} \mathrm{f} \text { CLOCK } & =163.84 \mathrm{kHz} \\ \mathrm{~V}_{\mathrm{REF}} & =6.8 \mathrm{~V} \end{aligned}$ | 2 V Scale | 1 | $\pm 1 / 4$ | -1 | 1 | Count |
|  |  |  | 200 mV Scale | 1 | $\pm 1 / 2$ | -2 | 2 |  |
| Noise ${ }^{\dagger}$ |  |  | 2 V Scale | 1 | $1 / 3$ |  | 1 |  |
|  |  |  | 200 mV Scale | 1 | $1 / 2$ |  | 2 |  |
| Normal Mode Rejection Ratio | NMRR |  | $\begin{aligned} & f_{L}=50 \mathrm{~Hz} \\ & \text { or } 60 \mathrm{~Hz} \end{aligned}$ | 1 | 40 |  |  | dB |
| Power Supply Rejection Ratio | PSRR |  |  | 1 | 80 |  |  |  |
| Gain T.C. |  |  |  | 1 | 5 |  | 15 | ppm $/{ }^{\circ} \mathrm{C}$ |
| Zero Drift |  |  | $\begin{aligned} & C_{S T R G}=1 \mu \mathrm{~F} \\ & R_{\mathrm{IN}} \leq 100 \mathrm{k} \Omega \end{aligned}$ | 1 | 1 |  | 5 | Count |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  | LD120 (LINEAR CIRCUIT) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{gathered} V_{+}=12 \mathrm{~V} \\ \mathrm{~V}-=\mathrm{V}_{\mathrm{DD}}=-12 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{SS}}=5 \mathrm{~V} \end{gathered}$ |  | LIMITS |  |  |  | UNIT |
|  |  |  |  | $1=25^{\circ} \mathrm{C}$ |  |  | FFIX |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | $\mathrm{MIN}{ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| INPUT BUFFER |  |  |  |  |  |  |  |  |
| Analog Input Voltage | $V_{\text {analog }}$ |  |  | 1 |  | -5 | 5 | V |
| Output Source Current | Isource | $\mathrm{V}_{\mathbb{I}}=2 \mathrm{~V}$, Bu | 0 V | 1 | -100 |  | -50 | $\mu \mathrm{A}$ |
| Output Sink Current | $I_{\text {sink }}$ | $\mathrm{V}_{\mathbb{N}}=-2 \mathrm{~V}$, Buff Out $=0 \mathrm{~V}$ |  | 1 | 800 | 400 |  |  |
| Input Current | $\mathbb{I}_{\mathbb{N}}$ | $\mathrm{V}_{\mathbb{N}}= \pm 2.8 \mathrm{~V}$ |  | 1 | 2 |  |  | pA |
| Common-Mode Rejection Ratio | CMRR |  |  | 1 | -72 |  |  | dB |
| Input Current/ Input Voltage HIGH | $I_{\text {IH }}$ | M/Z, U/D Inputs | $\mathrm{V}_{1 \mathrm{~N}}=2.0 \mathrm{~V}$ | 1 |  |  | 20 | $\mu \mathrm{A}$ |
| Input Current/ Input Voltage LOW | 1 IL |  | $\mathrm{V}_{\mathbb{N}}=0.8 \mathrm{~V}$ | 1 |  | -100 |  |  |


| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{gathered} V_{+}=12 \mathrm{~V} \\ \mathrm{~V}-=\mathrm{V}_{\mathrm{DD}}=-12 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{SS}}=5 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $1=25^{\circ} \mathrm{C}$ |  | $\stackrel{C}{\text { SUFFIX }}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| AZ BUFFER |  |  |  |  |  |  |  |
| Output Source Current | I source |  | 1 | -100 |  |  | $\mu \mathrm{A}$ |
| Output Sink Current | $I_{\text {SINK }}$ |  | 1 | 800 |  |  |  |
| Offset Voltage | $\mathrm{V}_{\text {OS }}$ | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 1 |  | -50 | 50 | mV |
| On Resistance ${ }^{\text {g }}$ | $\mathrm{r}_{\mathrm{DS} \text { (ON) }}$ | $\begin{aligned} & V_{\text {STRG }}=-4 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{DS}}=30 \mu \mathrm{~A} \end{aligned}$ | 1 | 6 |  | 20 | k $\Omega$ |

## REFERENCE BUFFER

| Reference Buffer Source Current | I source | $\begin{gathered} \mathrm{V}_{\mathbb{N}}(\mathrm{U} / \mathrm{D} \operatorname{IN})=0.8 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V} \end{gathered}$ | 1 | -800 | -400 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reference Buffer Sink Current | $I_{\text {sINK }}$ | $\begin{gathered} \mathrm{V}_{\mathbb{N}}(\mathrm{U} / \mathrm{D} \operatorname{IN})=2.0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V} \end{gathered}$ | 1 | 100 |  |  |

## INTEGRATOR

$\left.\begin{array}{|l|l|c|c|c|c|c|c|}\hline \text { Integrator Source Current }{ }^{\mathrm{h}} & \mathrm{I}_{\text {SOURCE }} & \mathrm{V}_{\mathrm{IN}}(\mathrm{INT} . \operatorname{IN})=-100 \mathrm{mV} \\ \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}\end{array}\right)$

## COMPARATOR

| Comparator Output Swing | $V_{\text {OUT }}$ | $R_{L}=10 k$ to 5 V <br> AZ Filter $I N=100 \mathrm{mV}$ <br> Integrator OUT $=0 \mathrm{~V}$ | 1 | -5 |  | V |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Comparator Offset Voltage | $\mathrm{V}_{\text {OS }}$ |  | 1 |  | -5 | 5 | mV |

SUPPLY

| Positive Supply Voltage | $\mathrm{V}+$ |  | 1 | 12 | 9 | 15 |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Negative Supply Voltage | $\mathrm{V}-$ |  | 1 | -12 | -15 | -9 | V |
| Positive Supply Current | $\mathrm{I}+$ |  | 1 |  |  | 3.5 | mA |
| Negative Supply Current | I |  |  | 1 |  | -3.5 |  |

Siliconix incorporated

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  | LD121 (DIGITAL CIRCUIT) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} V_{+}=12 \mathrm{~V} \\ \mathrm{~V}-\mathrm{V}_{\mathrm{DD}}=-12 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{SS}}=5 \mathrm{~V} \end{gathered}$ |  | LIMITS |  |  |  | UNIT |
|  |  |  |  | $1=25^{\circ} \mathrm{C}$ |  | Suf | $\begin{aligned} & \mathrm{C} \\ & \text { FFIX } \end{aligned}$ |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| INPUTS |  |  |  |  |  |  |  |  |
| Input Voltage HIGH | $\mathrm{V}_{\text {INH }}$ | Comparator Input Sign/UR/OR/Blink ${ }^{1}$ Start, CLK IN |  | 1 |  | 4 |  | V |
| Input Voltage LOW | $\mathrm{V}_{\text {INL }}$ |  |  | 1 |  |  | 0.5 |  |
| Input Current/ Input Voltage HIGH | $\mathrm{l}_{\text {INH }}$ | $\begin{gathered} V_{\mathbb{I N}}=5 \mathrm{~V} \\ \left(\operatorname{Sign} / \mathrm{OR} / \mathrm{UR}^{\prime}\right) \end{gathered}$ |  | 1 | 170 |  | 300 | $\mu \mathrm{A}$ |
| Input Current/ Input Voltage LOW | $\mathrm{I}_{\text {INL }}$ | $\begin{gathered} \mathrm{V}_{\mathbb{N}}=0 \mathrm{~V} \\ \text { (Start Convert, Clock) } \end{gathered}$ |  | 1 | -150 | -400 |  |  |
| OUTPUTS |  |  |  |  |  |  |  |  |
| Output Voltage HIGH | $\mathrm{V}_{\mathrm{OH}}$ | Blt Lines Sign/OR/UR Digital Strobes | $I_{O H}=-40 \mu \mathrm{~A}$ | 1 |  | 2.4 |  | v |
| Output Voltage LOW | $\mathrm{V}_{\text {OL }}$ |  | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ | 1 |  |  | 0.6 |  |
| Output Voltage HIGH | $\mathrm{V}_{\mathrm{OH}}$ | M/Z | $\mathrm{I}_{\mathrm{OH}}=-150 \mu \mathrm{~A}$ | 1 |  | 4 |  |  |
| Output Voltage LOW | $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{I}_{\mathrm{OL}}=0.8 \mathrm{~mA}$ | 1 |  |  |  |  |
| Output Voltage HIGH | $\mathrm{V}_{\mathrm{OH}}$ | U/D | $\mathrm{I}_{\mathrm{OH}}=-0.5 \mu \mathrm{~A}$ |  |  | 4 |  |  |
| Output Voltage LOW | $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{I}_{\mathrm{OL}}=0.8 \mathrm{~mA}$ |  |  |  | 0.6 |  |
| DYNAMIC |  |  |  |  |  |  |  |  |
| Start Convert ${ }^{1}$ | $t_{p}$ |  |  | 1 |  | 20 |  | $\mu \mathrm{s}$ |
| Clock Frequency | $f_{\text {clock }}$ | 50\% Duty Cycle |  | 1 |  | 50 | 250 | kHz |
| Rep. Rate (Strobes) |  | $\mathrm{f}_{\text {CLOCK }} \div 640$ |  | 1 |  | 78 | 470 | Hz |
| SUPPLY |  |  |  |  |  |  |  |  |
| Positlve Supply Voltage | $\mathrm{V}_{\mathrm{ss}}$ | Range Over Which Functionality is Guaranteed |  | 1 | 5 | 4.5 | 5.5 | V |
| Negative Supply Voltage | $V_{D D}$ |  |  | 1 | -12 | -13.2 | -10.8 |  |
| Positive Supply Current ${ }^{\text {k }}$ | Iss |  |  | 1 | 14 |  | 25 | mA |
| Negative Supply Current | IDD |  |  | 1 | -14 | -25 |  |  |

Siliconix
incorporated

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional Information.
b. The algebralc convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for' DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. System parameters not directly tested.
f. Bit width over which reading is stable $95 \%$ of the time.
g. $\mathrm{V}_{\text {STRG }}$ must be more positive than -4 V .
h. Reference source impedance must be less than $10 \mathrm{k} \Omega$.
. Pin characteristic only during D4 strobe time.
J. Minimum positive going pulse width to initiate conversion.
k. All outputs disconnected.

Siliconix
incorporated

## FEATURES

- 0.005\% $\pm 1$ Count Accuracy
- Two Ranges
- Auto-zero
- Auto-polarity
- Over and Under Range Outputs


## BENEFITS

- High System Performance
- Single Resistor Programming
- Nulls Out Offsets
- Single Reference
- Easily Interfaced

APPLICATIONS<br>- High Accuracy Digital Voltmeters and Panel Meters<br>- Digital Scales and Thermometers<br>- $\mu \mathrm{P}$ Data Acquisition Systems<br>- Scientific Instrumentation

## DESCRIPTION

The LD122 and LD121A form a precision $41 / 2$ digit A/D converter system for use in display and microprocessor based data acquisition applications. Based on Siliconix's "Quantized Feedback" technique, intrinsic features include auto-polarity, auto-zero, and ratiometric operation.

The LD122/LD121A combination is used to extend system resolution beyond the $10 \mu \mathrm{~V}$ maximum available from the LD120/LD121A system. By adding a user selected low noise input amplifier and appropriate filter, any input resolution can be achieved. Except for this added buffer and a stable reference, no critical components are required to achieve rated performance. The technique used offers superior linearity, normal mode rejection, and stability due to the simultaneous integration of the unknown input and the reference voltages. Unlike other conversion techniques, the integrator output voltage never represents more than 100 counts. Thus, critical, high resolution performance is not required of either the integrator or the comparator.

The LD122 analog processor is fabricated with a
unique combined PMOS/Bipolar process. It contains all the necessary amplifiers, MOSFET switches, and switch driver circuits for the system. The reference voltage input is fully buffered on the LD122 to eliminate the reference switch resistance as a source of error. All the amplifiers are internally compensated. The LD122 directly interfaces the LD121A digital processor with no additional active components required.

The LD121A synchronous processor contains all the digital circuitry for the quantized feedback system. Device outputs supply two overrange signals, underrange, sign and 4-1/2 digits of multiplexed BCD data. (All outputs are TTL compatible.) Overrange is also indicated by blinking digit strobes above 20,000 counts. An input is provided to inhibit this feature at user's option. Microprocessor controlled operation is simplified by a start conversion input that allows converison-oncommand.

Both devices are supplied in space saving 300 mil dual-in-line plastic packages and in the commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ) temperature range.

## PIN CONFIGURATION



Order Number: LD122CJ


Siliconix
incorporated


| $\mathrm{V}_{\mathrm{IN}}(\operatorname{Pin} 15,2$ LD122) | $\mathrm{V}-<\mathrm{V}_{\mathbb{I N}}<\mathrm{V}_{+}$ |
| :---: | :---: |
| V+ - V- (LD122) | . 32 V |
| $V_{S S}-V_{D D}$ (LD121A) | 20 V |
| Any Pin (LD121A) | $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\text {SS }} \pm 0.3 \mathrm{~V}$ |
|  |  |

Operating Temperature ......................... 0 to $70^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . . . . . . . . . -65 to $125^{\circ} \mathrm{C}$
Power Dissipation (Package) * 750 mW

* Device mounted with all leads welded or soldered to PC Board. Derated $6.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

Siliconix
incorporated

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} V_{+}=12 \mathrm{~V} \\ \mathrm{~V}-\mathrm{V} \mathrm{VDD}^{2}=-12 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{SS}}=5 \mathrm{~V} \end{gathered}$ |  | LIMITS |  |  |  | UNIT |
|  |  |  |  | $1=25^{\circ} \mathrm{C}$ |  | SuF | $\begin{aligned} & \mathrm{c} \\ & \text { FIX } \end{aligned}$ |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SYSTEM ${ }^{\text {® }}$ |  |  |  |  |  |  |  |  |
| Linearity |  | $\begin{gathered} \mathrm{f}_{\mathrm{CLOCK}}=163.84 \mathrm{kHz} \\ \mathrm{~V}_{\text {REF }}=6.8 \mathrm{~V} \end{gathered}$ | 2 V Scale | 1 | $\pm 1 / 4$ | -1 | 1 | Count |
|  |  |  | 200 mV Scale | 1 | $\pm 1 / 2$ | -2 | 2 |  |
| Nolse ${ }^{\text {f }}$ |  |  | 2 V Scale | 1 | $1 / 3$ |  | 1 |  |
|  |  |  | 200 mV Scale | 1 | $1 / 2$ |  | 2 |  |
| Normal Mode Rejection Ratio | NMRR |  | $\begin{aligned} & \mathrm{f}_{\mathrm{L}}=50 \mathrm{~Hz} \\ & \text { or } 60 \mathrm{~Hz} \end{aligned}$ | 1 | 40 |  |  | dB |
| Power Supply Rejection Ratio | PSRR |  |  | 1 | 80 |  |  |  |
| Gain T.C. |  |  |  | 1 | 5 |  | 15 | ppm $/{ }^{\circ} \mathrm{C}$ |
| Zero Drift |  |  | $\begin{aligned} & C_{\text {STRG }}=1 \mu \mathrm{~F} \\ & R_{\mathbb{I N}} \leq 100 \mathrm{k} \Omega \end{aligned}$ | 1 | 1 |  | 5 | Count |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  | LD122 (LINEAR CIRCUIT) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}_{+}=12 \mathrm{~V} \\ \mathrm{~V}-\mathrm{V} \mathrm{DD}=-12 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{SS}}=5 \mathrm{~V} \end{gathered}$ |  | LIMITS |  |  |  | UNIT |
|  |  |  |  | $1=25^{\circ} \mathrm{C}$ |  |  | $=\mathrm{FIX}$ |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| INPUT BUFFER |  |  |  |  |  |  |  |  |
| Analog Input Voltage | $V_{\text {ANALOG }}$ |  |  | 1 |  | -3 | 3 | V |
| ON Resistance $\mathrm{V}_{\mathbb{N}}$ or $\mathrm{Hi}-\mathrm{Q}$ Switches | $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ | $\mathrm{V}_{\mathrm{A}}=1 \mathrm{~V}$ |  | 1 |  |  | 5.5 | $k \Omega$ |
|  |  | $\mathrm{V}_{\mathrm{A}}=-1 \mathrm{~V}$ |  | 1 |  |  | 8 |  |
| Leakage Current Switch ON or OFF | I leakage | $\mathrm{V}_{\text {IN }}= \pm 2.8 \mathrm{~V}$ |  | 1 | 2 |  |  | pA |
| Input Current/ Input Voltage HIGH | $1_{1 H}$ | M/Z, U/D Inputs | $\mathrm{V}_{\mathbb{N}}=2.0 \mathrm{~V}$ | 1 |  |  | 20 | $\mu \mathrm{A}$ |
| Input Current/ Input Voltage LOW | $1 / 1$ |  | $\mathrm{V}_{\mathbb{N}}=0.8 \mathrm{~V}$ | 1 |  | -100 |  |  |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  | LD122 (LINEAR CIRCUIT) (Cont'd) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}_{+}=12 \mathrm{~V} \\ \mathrm{~V}-\mathrm{V}_{\mathrm{DD}}=-12 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{SS}}=5 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  | UNIT |
|  |  |  | $1=25^{\circ} \mathrm{C}$ |  |  | $\begin{aligned} & \mathrm{C} \\ & \mathrm{FFIX} \end{aligned}$ |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| AZ BUFFER |  |  |  |  |  |  |  |
| Output Source Current | I Source |  | 1 | -100 |  |  |  |
| Output Sink Current | $\mathrm{I}_{\text {SINK }}$ |  | 1 | 800 |  |  |  |
| Offset Voltage | $\mathrm{V}_{\text {OS }}$ | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 1 |  | -50 | 50 | mV |
| On Resistance ${ }^{\text {g }}$ | $\mathrm{r}_{\text {DS }}(\mathrm{ON})$ | $\begin{aligned} & V_{S T R G}=-4 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{DS}}=30 \mu \mathrm{~A} \end{aligned}$ | 1 | 6 |  | 20 | $\mathrm{k} \Omega$ |

## REFERENCE BUFFER

| Reference Buffer Source Current | I Source | $\begin{gathered} V_{\mathbb{N}}(U / D \mathbb{N})=0.8 \mathrm{~V} \\ V_{O}=0 \mathrm{~V} \end{gathered}$ | 1 | -800 |  | -400 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reference Buffer Sink Current | ${ }^{\text {SINK }}$ | $\begin{gathered} V_{\mathbb{N}}(\mathrm{U} / \mathrm{D} \operatorname{IN})=0.2 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V} \end{gathered}$ | 1 | 100 |  |  |  |
| INTEGRATOR |  |  |  |  |  |  |  |
| Integrator Source Current ${ }^{\text {h }}$ | I source | $\begin{gathered} \mathrm{V}_{\mathbb{I N}}\left(\mathbb{I N T} \mathrm{V}_{\mathrm{O}} \mathrm{IN}\right)=0 \mathrm{~V} \\ \mathrm{~V}^{2} \mathrm{mV} \end{gathered}$ | 1 | -100 |  | -50 | 川 ${ }^{\text {A }}$ |
| Integrator Sink Current ${ }^{\text {h }}$ | ${ }^{\text {S SINK }}$ | $\begin{gathered} \mathrm{V}_{\mathbb{N}}(\operatorname{INT} . \operatorname{IN})=100 \mathrm{mV} \\ \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V} \end{gathered}$ | 1 | 800 | 400 |  |  |
| Output Swing |  |  | 1 |  | -10 | 10 | v |
| COMPARATOR |  |  |  |  |  |  |  |
| Comparator Output Swing | $\mathrm{V}_{\text {OUT }}$ | $R_{L}=10 \mathrm{k} \text { to } 5 \mathrm{~V}$ <br> AZ Filter $I N=100 \mathrm{mV}$ Integrator OUT $=0 \mathrm{~V}$ | 1 |  | -5 |  | V |
| Comparator Offset Voltage | $\mathrm{V}_{\mathrm{OS}}$ |  | 1 |  | -5 | 5 | mV |


| SUPPLY |  |  |  |  |  |  |  |
| :--- | :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| Positive Supply Voltage | V+ |  | 1 | 12 | 9 | 15 |  |
| Negative Supply Voltage | V- |  | 1 | -12 | -15 | -9 |  |
| Positive Supply Current | I+ |  | 1 |  |  | 3.5 |  |
| Negative Supply Current | I- |  | 1 |  | -3 |  | mA |
| Ground Current | $I_{\text {GND }}$ |  | $\mathrm{M} / \mathrm{Z}, \mathrm{U} / \mathrm{D}=2.4 \mathrm{~V}$ |  |  | -2 |  |


|  |  |
| :--- | :--- |
|  |  |
| PARAMETER | SYMBOL |

Test Conditions
Unless Otherwise Specified:

$$
\begin{gathered}
V_{+}=12 \mathrm{~V} \\
V_{-}=V_{D D}=-12 \mathrm{~V} \\
V_{S S}=5 \mathrm{~V}
\end{gathered}
$$

| LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| 1 $25^{\circ} \mathrm{C}$ |  | $\stackrel{C}{\text { SUFFIX }}$ |  |  |
| TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |


| INPUTS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage HIGH | $\mathrm{V}_{\mathrm{INH}}$ | Comparator Input Sign/UR/OR/Blink ${ }^{1}$ Start, CLK IN | 1 |  | 4 |  | V |
| Input Voltage LOW | $\mathrm{V}_{\text {INL }}$ |  | 1 |  |  | 0.5 |  |
| Input Current/ <br> Input Voltage HIGH | $\mathrm{I}_{\text {INH }}$ | $\begin{gathered} V_{\mathbb{N}}=5 \mathrm{~V} \\ \left(\operatorname{Sign} / O R / U R^{1}\right) \end{gathered}$ | 1 | 170 |  | 300 | $\mu \mathrm{A}$ |
| Input Current/ Input Voltage LOW | $\mathrm{I}_{\mathrm{INL}}$ | $\begin{gathered} \mathrm{V}_{\mathbb{N}}=0 \mathrm{~V} \\ \text { (Start Convert, Clock) } \end{gathered}$ | 1 | -150 | -400 |  |  |

## OUTPUTS

| Output Voltage HIGH | $\mathrm{V}_{\mathrm{OH}}$ | Bit Lines | $\mathrm{I}_{\mathrm{OH}}=-40 \mu \mathrm{~A}$ | 1 | 2.4 |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage LOW | $\mathrm{V}_{\text {OL }}$ |  | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ | 1 |  | 0.6 |  |
| Output Voltage HIGH | $\mathrm{V}_{\mathrm{OH}}$ | M/Z | $\mathrm{I}_{\mathrm{OH}}=-150 \mu \mathrm{~A}$ | 1 | 4 |  |  |
| Output Voltage LOW | $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{I}_{\mathrm{OL}}=0.8 \mathrm{~mA}$ | 1 |  | 0.6 |  |
| Output Voltage HIGH | $\mathrm{V}_{\mathrm{OH}}$ | U/D | $\mathrm{I}_{\mathrm{OH}}=-0.5 \mu \mathrm{~A}$ |  | 4 |  |  |
| Output Voltage LOW | $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{I}_{\mathrm{OL}}=0.8 \mathrm{~mA}$ |  |  | 0.6 |  |
| DYNAMIC |  |  |  |  |  |  |  |
| Start Convert ${ }^{\text {J }}$ | $t_{p}$ |  |  | 1 | 20 |  | $\mu \mathrm{s}$ |
| Clock Frequency | $\mathrm{f}_{\text {CLOCK }}$ | 50\% Duty Cycle |  | 1 | 50 | 250 | kHz |
| Rep. Rate (Strobes) |  | $\mathrm{f}_{\text {CLOCK }} \div 640$ |  | 1 | 78 | 470 | Hz |

## SUPPLY

| Positive Supply Voltage | $V_{S S}$ | Range Over Which Functionality is Guaranteed | 1 | 5 | 4.5 | 5.5 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Negative Supply Voltage | $V_{D D}$ |  | 1 | -12 | -13.2 | -10.8 |  |
| Positive Supply Current ${ }^{\text {k }}$ | Iss |  | 1 | 14 |  | 25 | mA |
| Negative Supply Current | $I_{\text {DD }}$ |  | 1 | -14 | -25 |  |  |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional Information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for 'DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. System parameters not directly tested.
f. Bit width over which reading is stable $95 \%$ of the time.
g. VITRG must be more positive than -4 V .
h. Reference source Impedance must be less than $10 \mathrm{k} \Omega$.
I. Pin characteristic only during D4 strobe time.
J. Minimum positive going pulse width to initiate conversion.
k. All outputs disconnected.

## FEATURES

- High Speed (40 MHz typ.)
- Low Quiescent Power (Icc < $10 \mu \mathrm{~A}$ )
- Three-State Outputs
- Expandable Via Cascading
- Can Be Short-Cycled


## BENEFITS

- Reduced Conversion Time
- Reduced Power Consumption
- Allows In-Circuit Trims
- Facilitates Higher Resolution A/D Converters
- Optimizes Conversion Time


## APPLICATIONS

- High-Speed A/D Converters
- Low-Power Data Acquisition Systems
- Laser-Trimmed A/D Converters
- High Resolution A/D Converters
- Variable-Resolution Systems


## DESCRIPTION

PIN CONFIGURATION

The Si2504 is a high-speed, low power CMOS 12-Bit SAR (successive approximation register) that contains all of the necessary digital control and storage to build a 12 -Bit successive-approximation A/D converter when combined with a 12-Bit D/A converter and a comparator. The register can be cascaded for applications requiring more than 12 bits of resolution, and may be short-cycled to reduce the conversion time in lower-resolution applications. Applications include custom and/or hybrid A/D converters with resolutions from 8 to 12 bits, and up to 24 bits when cascading two devices. The 12 data outputs have 3 -state output buffers, allowing the SAR to be placed in a high-impedance mode, allowing the D/A converter in an A/D system to be trimmed without contending with the output of the SAR.

The Si2504 is built in a 2 micron silicon-gate CMOS process, alowing high speed operation at reduced power, with TTL-compatible data inputs and outputs. It is available in a 0.600 " wide 24 -pin plastic DIP for operation over the commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ) temperature range. The Si 2504 is also available in die form, inspected to MLL-STD-883, method 2010, visual B.


Order Numbers: Si2504CJ Plastic DIP

Si2504 Dice


* Cell logic is repeated for stages Q9 to Q1.


## ABSOLUTE MAXIMUM RATINGS

| All Voltages Referenced to GND | Storage Temperature ..................... . 65 to $125^{\circ} \mathrm{C}$ |
| :---: | :---: |
|  | Operating Temperature ...................... . 0 to $70^{\circ} \mathrm{C}$ |
| Voltage Applied to Outputs ....... -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ | Power Dissipation (Package)* |
| Output Current .................................. . 10 mA | 24-Pin Plastic DIP** . . . . . . . . . . . . . . . . . . . . . . 1000 mW |
| Input Voltage . . . . . . . . . . . . . . . . . - 0.3 V to $\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}$ | * All leads welded or soldered to PC board. |
| Input Current . . . . . . . . . . . . . . . . . . . . . . . . . . - 30 to 5 mA | ** Derate $11.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$V_{C C}=5 \mathrm{~V} \pm 10 \%$ | LIMITS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=70^{\circ} \mathrm{C} \\ & 3=0^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\stackrel{C}{\text { SUFFIX }}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {c }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | UNIT |

static

| High Level Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ |  | 1,2,3 |  | 3 |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low Level Output Voltage | $\mathrm{V}_{\text {OL }}$ | $\mathrm{I}_{\mathrm{OL}}=6 \mathrm{~mA}$ |  | 1,2,3 |  |  | 0.4 |  |
| High Level Input Voltage | $\mathrm{V}_{\text {INH }}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 1,2,3 |  | 2.4 |  |  |
| Low Level Input Voltage | $\mathrm{V}_{\text {INL }}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  | 1,2,3 |  |  | 0.6 |  |
| Pull-Up Resistance (OE only) | $\mathrm{R}_{\text {pup }}$ |  |  | 1,2,3 | 500 | 100 | 900 | $k \Omega$ |
| Input Leakage Current (except OE) | $\mathbb{I}_{\mathbb{N}}$ | $\begin{gathered} \mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\mathrm{IL}}=\mathrm{GND} \\ \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V} \end{gathered}$ |  | 1,2,3 |  | -1 | 1 | $\mu \mathrm{A}$ |
| Output OFF State Leakage Current (except CC) | loz | $\begin{gathered} O E=0 V, V_{\text {OUT }}=V_{C C} \text { or GND } \\ V_{C C}=5.5 \mathrm{~V} \end{gathered}$ |  | 1,2,3 |  | -1 | 1 |  |
| Static Supply Current | $1_{Q}$ | $\mathrm{I}_{\mathrm{OH}}=\mathrm{I}_{\mathrm{OL}}=0 \mathrm{~A}$ |  | 1,2,3 |  |  | 10 |  |
| Output Short Circuit ${ }^{\text {d }}$ Current | Isc | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ |  | 1,2,3 | -30 |  |  | mA |
| Supply Current | Icc | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V} \text { or } 5 \mathrm{~V} \\ & \mathrm{f}_{\mathrm{CLOCK}}=16.67 \mathrm{MHz} \end{aligned}$ |  | 1,2,3 |  |  | 17 |  |
| DYNAMIC |  |  |  |  |  |  |  |  |
| Turn OFF Delay CP to Output LOW | ${ }^{\text {PPD }}$ - | $C_{L}=15 \mathrm{pF}$ | Outputs Q11, $\overline{\text { Q11 }}$ | 1 | 22 |  | 44 | ns |
|  |  |  | Outputs Except Q11, Q11 | 1 | 15 |  | 44 |  |
| Turn OFF Delay CP to Output HIGH | ${ }^{\text {t }}$ PD ${ }^{+}$ |  |  | 1 | 15 |  | 44 |  |
| Data Setup Time | $t_{s(D)}$ |  |  | 1 | 4 | -10 | 10 |  |
| Start Input Setup Time |  |  |  | 1 | 16 | 0 | 25 |  |
| Turn OFF Delay $\bar{E}$ to Q11 HIGH | $\mathrm{t}_{\mathrm{PD}}{ }^{+(E)}$ |  | $\begin{gathered} \mathrm{CP}=\mathrm{HIGH} \\ \overline{\mathbf{S}}=\mathrm{LOW} \end{gathered}$ | 1 | 10 |  | 44 |  |
| Turn ON Delay E to Q11 LOW | $\mathrm{t}_{\text {PD }}(\underline{\text { ( }}$ ) |  |  | 1 | 30 |  | 44 |  |
| Bus Release Time OE to Outputs High Impedance | ${ }^{\text {toen }}$ |  | $R_{L}=3 \mathrm{k} \Omega$ | 1 | 40 |  | 44 |  |
| Bus Access Time <br> OE to Outputs $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ | toea |  |  | 1 | 22 |  | 44 |  |

ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$V_{C C}=5 V \pm 10 \%$ | LIMITS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=70^{\circ} \mathrm{C} \\ & 3=0^{\circ} \mathrm{C} \end{aligned}$ |  |  |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {c }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | UNIT |



| DIE SORT LIMITS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$V_{C C}=5 \mathrm{~V} \pm 10 \%$ | LIMITS |  |  |  | UNIT |
|  |  |  | $1=25{ }^{\circ} \mathrm{C}$ |  | SUF | EFIX |  |
|  |  |  | TEMP | TYP ${ }^{\text {c }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| STATIC |  |  |  |  |  |  |  |
| High Level Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | 1 |  | 3 |  | V |
| Low Level Output Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=6 \mathrm{~mA}$ | 1 |  |  | 0.4 |  |
| High Level Input Voltage | $\mathrm{V}_{\text {INH }}$ | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$ | 1 |  | 2.4 |  |  |
| Low Level Input Voltage | $V_{\text {INL }}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 1 |  |  | 0.6 |  |
| Pull-Up Resistance (OE only) | $\mathrm{R}_{\text {pup }}$ |  | 1 | 500 | 100 | 900 | $\mathrm{k} \Omega$ |
| Input Leakage Current (except OE) | $I_{\text {IN }}$ | $\begin{gathered} \mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\mathrm{IL}}=\mathrm{GND} \\ \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V} \end{gathered}$ | 1 |  | -1.0 | 1.0 |  |
| Output OFF State Leakage Current (except CC) | Ioz | $\begin{gathered} O E=0 V_{1} V_{\text {OUT }}=V_{C C} \text { or } G N D \\ V_{C C}=5.5 \mathrm{~V} \end{gathered}$ | 1 |  | -1.0 | 1.0 | $\mu \mathrm{A}$ |
| Static Supply Current | 10 | $I_{O H}=1 \mathrm{I}_{\mathrm{OL}}=0 \mathrm{~V}$ | 1 |  |  | 10.0 |  |
| Output Short Clrcuit ${ }^{\text {d }}$ Current | Isc | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 1 | -30 |  |  | mA |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
d. No more than one output should be short circuited at one time. Duration of short circuit should be less than 1 s.


| TIME | INPUTS |  |  |  | OUTPUTS |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{t} \mathrm{n}$ | D | $\overline{\mathbf{s}}$ | $\bar{E}$ | OE | DO | $Q_{11}$ | $Q_{10}$ | $Q_{9}$ | $Q_{8}$ | $Q_{7}$ | $Q_{6}$ | $Q_{5}$ | $Q_{4}$ | $Q_{3}$ | $Q_{2}$ | $Q_{1}$ | $Q_{0}$ | $\overline{\mathrm{CC}}$ |
| 0 | X | L | L | H | $x$ | X | X | X | X | X | X | X | X | X | X | X | X | x |
| 1 | D11 | H | L | H | X | L | H | H | H | H | H | H | H | H | H | H | H | H |
| 2 | D10 | H | L | H | D11 | D11 | L | H | H | H | H | H | H | H | H | H | H | H |
| 3 | D9 | H | L | H | D10 | D11 | D10 | L | H | H | H | H | H | H | H | H | H | H |
| 4 | D8 | H | L | H | D9 | D11 | D10 | D9 | L | H | H | H | H | H | H | H | H | H |
| 5 | D7 | H | L | H | D8 | D11 | D10 | D9 | D8 | L | H | H | H | H | H | H | H | H |
| 6 | D6 | H | L | H | D7 | D11 | D10 | D9 | D8 | D7 | L | H | H | H | H | H | H | H |
| 7 | D5 | H | L | H | D6 | D11 | D10 | D9 | D8 | D7 | D6 | L | H | H | H | H | H | H |
| 8 | D4 | H | L | H | D5 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | L | H | H | H | H | H |
| 9 | D3 | H | L | H | D4 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | L | H | H | H | H |
| 10 | D2 | H | L | H | D3 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | L | H | H | H |
| 11 | D1 | H | L | H | D2 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | L | H | H |
| 12 | DO | H | L | H | D1 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | L | H |
| 13 | X | H | L | H | D0 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | L |
| 14 | X | X | L | H | X | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | L |
|  | X | X | H | H | X | H | NC | NC | NC | NC | NC | NC | NC | NC | NC | NC | NC | NC |
|  | X | X | X | L | Z | Z | Z | Z | Z | Z | Z | Z | Z | Z | Z | Z | Z | NC |

[^9]

SWITCHING TIME WAVEFORMS (OUTPUT ENABLE)


## TEST CONDITIONS:

$V_{\mathrm{OH}}$ to $\mathrm{HIGH}-\mathrm{Z}$ or HIGH - Z to VOH


## DEFINITIONS

| WAVEFORM | INPUTS | OUTPUTS | $t_{P D}-$ | The propagation delay from the clock signal LOW $\rightarrow->$ HIGH transition to an output signal HIGH - -> LOW transition. |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | $t_{P D}+$ | The propagation delay from the clock signal LOW --> HIGH transition to an output signal LOW $-->$ HIGH transition. |
|  | MUST BE STEADY | WILL BE STEADY | $t_{\text {PD }}$ - (E) | The propagation delay from the Enable signal HIGH --> LOW transition to the Q11 output signal HIGH --> LOW transition. |
|  |  |  | ${ }^{\text {t PD }}+(\overline{\text { E }}$ ) | The propagation delay from the Enable signal LOW --> HIGH transition to the Q11 output signal LOW --> HIGH transition. |
|  | MAY CHANGE FROM H TO L | WILL BE CHANGING FROM H TOL | $t_{s(D)}$ | The set-up time required for the logic level to be present at the data input prlor to the clock transition from LOW to HIGH in order for the register to respond. The data input should remaln steady between $t_{s}$ max and $t_{s}$ min before the clock. |
| /7/7/J | MAY CHANGE FROM L TO H | WILL BE CHANGING FROM L TO H | ${ }^{\mathbf{t}} \mathbf{s}(\overline{\mathrm{S}}$ ) | The set-up time required for a LOW level to be present at the $\overline{\mathrm{S}}$ input prior to the clock transition from LOW to HIGH in order for the register to be reset, or the time required for a HIGH level to be present on $\overline{\mathrm{S}}$ before the HIGH to LOW clock transition to prevent resetting. |
|  |  |  | tPW(CP) | The minimum clock pulse width (LOW or HIGH) required for proper register operation. |
| $\pm \times 2 \times 1$ | DON'T CARE: ANY CHANGE PERMITTED | CHANGING STATE UNKNOWN | ${ }^{\text {toen }}$ | The delay from OE to a $10 \%$ change in the outputs when loaded with $3 \mathrm{k} \Omega$ and 15 pF . |
| KEY TO TIMING DIAGRAM |  |  | toea | The delay from OE to an output crossing 2.4 V or 0.4 V when loaded with $3 \mathrm{k} \Omega$ and 15 pF . |

## OPERATION

The registers consist of a set of master latches that act as the control elements in the device and change state when the input clock changes from HIGH-to-LOW, and a set of slave latches, that hold the register data and change on the input clock LOW-to-HIGH transition. Externally the device acts as a special purpose serial-to-parallel converter. It accepts data at the $D$ input of the register and sends the data to the appropriate slave latch. This data appears at the register output and the DO output on the Si2504 when the clock goes from LOW-to-HIGH. There are no restrictions on the data input; it can change state at any time except during the set-up time just prior to the clock transition. At the same time that data enters the register bit the next less significant bit is set to a LOW, ready for the next iteration and so on for each successive bit conversion cycle.

The register is reset by holding the $\overline{\mathrm{S}}$ (Start) signal LOW during a full clock LOW-to-HIGH transition. The register synchronously resets the state Q11 LoW, and all the remaining register outputs HIGH . The $\overline{\mathrm{CC}}$ (Conversion Complete) signal is also set HIGH at this time. After the clock has gone HIGH resetting the register, the $\overline{\mathrm{S}}$ signal must be removed. On the next clock LOW-to-HIGH transition the data on the D input is set into the Q11 register bit. The Q10 register bit is set to a LOW ready for the next clock cycle. On the next clock LOW-to-HIGH transition data enters the Q10 register bit and Q9 is set to a LOW. This operation is repeated for each register bit in turn until the register has been filled. When the data goes into $Q 0$, the $\overline{C C}$ signal goes LOW, and the register is inhibited from further change until reset by a Start signal.

In order to allow one's or two's complement conversion, the complementary output of the most significant register bit is made available.

An active LOW enable input ( $\overline{\mathrm{E}}$ ) allows devices to be cascaded together to form a longer register. This is done by paralleling the clock, $D$ and $\bar{S}$ inputs and connecting the $\overline{C C}$ output to the $\bar{E}$ input of the next less significant device. When the Start signal resets the registers, the $\overline{C C}$ and $\bar{E}$ signals go HIGH, starting conversion in the MS Device and inhibiting the next less significant device from accepting data
until the previous device is full and its $\overline{C C}$ goes LOW. If only one device is used the $\overline{\mathrm{E}}$ input should be held at a LOW logic level. If all the bits are not required, the register may be truncated and conversion time saved by using a register output going LOW rather than the $\overline{\mathrm{CC}}$ signal to indicate the end of conversion.

The $Q$ and DO outputs may be forced into a high impedance state by bringing OE LOW. This allows busing on common microprocessor buses or laser trimming of hybrid circuits without damaging the Si2504.

## APPLICATION HINTS

1. The register can be used with current switches that require either a LOW voltage level or a HIGH voltage level to turn the switch on. If current switches are used which turn on with a LOW logic level, the resulting digital output from the register is active LOW. That is, a logic " 1 " is represented as a low voltage level. If current switches are used that turn on with a HIGH logic level then the digital output is active HIGH; a logic "1" is represented as a HIGH voltage level.
2. For a maximum digital error of $\pm 1 / 2$ LSB the comparator must be biased. If current switches that require a LOW logic level to turn ON are used, the comparator should be biased $+1 / 2$ LSB and if the current switches require a HIGH logic level to turn ON then the comparator must
be biased -1/2 LSB.
3. The register, by suitable selection of resistor ladder network, can be used to perform either binary or BCD conversion. Additional data input gating should be used to eliminate the possibility of false BCD coding.
4. The register can be used to perform 2's complement conversion by offsetting the comparator $1 / 2$ full range $+1 / 2$ LSB and using $\overline{\text { Q11 }}$ as the sign bit.
5. If the register is truncated and operated in the continuous conversion mode a lock-up condition may occur on power-on. This situation can be overcome by making the Start input the OR function of $\overline{\mathrm{CC}}$ and the appropriate register output.

PIN DESCRIPTION
PIN
NUMBER SYMBOL DESCRIPTION

| $\bar{E}$ | Register ENABLE. This input is used to expand the length of the register <br> and when HIGH forces the Q11 register output HIGH and inhibits <br> conversion. When not used for expansion the enable is held at a LOW <br> logic level (GND). |  |
| :--- | :--- | :--- |
| 2 | DO | The serial DATA OUTPUT. |
| $4-9$ | CONVERSION COMPLETE output. This output remains HIGH during <br> conversion and goes LOW when a conversion is complete. |  |
| QO-Q5 | Register OUTPUTS. The six least significant bits of the register. <br> QO is the LSB. |  |

PIN DESCRIPTION (Cont'd)

| PIN NUMBER | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: |
| 10 | NC | No connection. |
| 11 | D | Serial DATA Input. |
| 12 | GND | Ground. |
| 13 | CP | CLOCK PULSE Input. |
| 14 | $\bar{s}$ | START input. Holding this input LOW for at least one clock period will reset the register to Q11 = LOW and Q0 - Q10 $=$ HIGH. A LOW of one clock period is not necessary if it meets the set-up time requirements of the $\overline{\mathrm{S}}$ input. |
| 15 | OE | OUTPUT ENABLE input. A LOW on this input will disable the Q11-Q0, $\overline{\text { Q11 }}$ outputs putting them in a HIGH IMPEDANCE state. This input has an internal pull-up and needs no connection for normal operation. |
| 16-21 | Q6-Q11 | Register OUTPUTS. The six most significant bits of the register. Q11 is the MSB. |
| 22 | NC | No Connection. |
| 23 | Q11 | Complementary output of the MSB register. |
| 24 | $V_{\text {cc }}$ | Positive power supply input. |

Siliconix incorporated

## FEATURES

- Accuracy $\pm 1$ Count in $\pm 20,000$ Counts
- 1 pA Input Current
- Auto Zero
- Differential Input (CMRR $=86 \mathrm{~dB}$ typ.)
- 15 mW Power Consumption
- Multiplexed BCD Outputs


## BENEFITS

- Improves System Accuracy
- Reduced Loading of High Impedance Sources
- No External Zero Adjust
- Improved Common-Mode Signal Rejection
- Battery Operation
- Simplifies Display Interfacing


## APPLICATIONS

- High Resolution Data Acquisition (15 bit)
- Direct Measurement of High Impedance Signals
- Precision DMM and DVM's
- Temperature Measuring Instruments
- Remote Data Measurement
- Panel Meters


## DESCRIPTION

The Si7135 is a precision $41 / 2$ digit integrating A/D converter system for use in display and microprocessor based data acquisition applications. Based on the reliable dual slope conversion technique, intrinsic features include 2.0000 V full scale range, differential inputs, auto-polarity, auto-zero, and ratiometric operation to achieve a high level of versatility for the systems designer. The multiplexed BCD outputs, when connected to display drivers, make the Si7135 an ideal solution for visual display DVM/DPM applications.

Manufactured on the Siliconix proprietary PolyMOS process, the Si7135 exhibits improved linearity over the industry-standard ICL7135, eliminating the linearizing components required by the generic devices. An epitaxial layer prevents latchup.

Package options include the 28 -pin plastic DIP, CerDIP, and PLCC packages. All are rated for performance over the commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ) temperature range.

For more information on the Si7135, please refer to Siliconix Application Note AN83-14.

## PIN CONFIGURATION



## FUNCTIONAL BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

Supply VoltageV+ ..... 6 V
V- ..... -9 V
Analog Input Voltage (either input) ${ }^{\text {d }}$ ..... V+ to V-
Reference Input Voltage (either input) V+ to V-
Clock Input
$\qquad$ GND to $\mathrm{V}_{+}$
Ceramic1000 mW
Package450 mWOperating Temperaure-65 to $125^{\circ} \mathrm{C}$
Lead Tomperature (Soldering, 10 s) ..... $00^{\circ} \mathrm{C}$

Siliconix incorporated

Si7135

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwlse Specified:$\begin{gathered} \mathrm{V}_{+}=5 \mathrm{~V}, \mathrm{~V}-=-5 \\ \mathrm{f} \text { clock }=120 \mathrm{kHz} \\ \text { Full Scale }=2.0000 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=70^{\circ} \mathrm{C} \\ & 3=0^{\circ} \mathrm{C} \end{aligned}$ |  | $\underset{\text { SUFFIX }}{\text { C }}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {c }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| ANALOG |  |  |  |  |  |  |  |
| Analog Input Range | $\mathrm{V}_{\text {INPUT }}$ |  | 1 |  | -2 | 2 | V |
| Zero Input Reading |  | See Flgure 1 $V_{\mathbb{I N}}=0 \mathrm{~V}$ | 1 | $\pm 0.0000$ | -0.0000 | 0.0000 | Digital Reading |
| Ratlometric Reading |  | See Flgure 1 <br> $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{REF}}$ | 1 | 0.9999 | 0.9998 | 1.0000 |  |
| Linearity Error ${ }^{\text {e }}$ | INL | $\begin{gathered} \text { See Figure } 1 \\ -2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 2 \mathrm{~V} \end{gathered}$ | 1 | 0.5 |  | 1.5 | Counts (LSB) |
| Differential Non-linearity ${ }^{\text {f }}$ | DNL |  | 1 | 0.01 |  |  |  |
| Rollover Error 9 |  |  | 1 | 1 |  | 3 |  |
| Input Leakage Current | $\mathrm{I}_{\text {ILK }}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 1 | 1 |  | 10 | pA |
| Noise ${ }^{\text {h }}$ | ${ }^{e} N$ | See Figure 1 $V_{\mathbb{N}}=0 V$ | 1 | 15 |  |  | मV |

DIGITAL INPUTS

| Input HIGH Voltage | $\mathrm{V}_{\text {INH }}$ | See Figure 2 CLOCK IN, RUN/FOLD |  | 1 | 2.2 | 2.8 |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input LOW Voltage | $\mathrm{V}_{\text {INL }}$ |  |  | 1 | 1.6 |  | 0.8 |  |
| Input HIGH Current | $\mathrm{I}_{\text {INH }}$ |  | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ | 1 | 0.02 |  | 0.1 | mA |
| Input LOW Current | $\mathrm{I}_{\text {INL }}$ |  | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ | 1 | 0.1 |  | 10 | $\mu \mathrm{A}$ |

DIGITAL OUTPUTS

| Output Voltage LOW | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ | 1 | 0.25 |  | 0.4 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage HIGH | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{gathered} \text { Pins } 12-20 \\ \mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA} \end{gathered}$ | 1 | 4.2 | 2.4 |  |  |
|  |  | Pins 21, 23, 26, 27, 28 $\mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A}$. | 1 | 4.99 | 4.9 |  |  |
| SUPPLY |  |  |  |  |  |  |  |
| +5 V Supply Range | V+ |  | 1 | 5 | 4 | 6 | V |
| -5 V Supply Range | V- |  | 1 | -5 |  |  |  |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}_{+}=5 \mathrm{~V}, \underset{\mathrm{f}}{\mathrm{~V}-}=-5 \\ \text { f clock }=120 \mathrm{kHz} \\ \text { Full Scale }=2.0000 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=70^{\circ} \mathrm{C} \\ & 3=0^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\stackrel{\text { C }}{\text { sUFFIX }}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {c }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SUPPLX (Cont ${ }^{\text { }}$ () |  |  |  |  |  |  |  |
| + 5 V Supply Current | $1+$ |  | 1 | 1.1 |  | 3 |  |
| - 5 V Supply Current | I- |  | 1 | 0.8 |  | 3 |  |
| DYNAMIC |  |  |  |  |  |  |  |
| Clock Frequency J |  |  | 1 | 120 | dc | 200 | kHz |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebralc convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet
c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
d. Input voltages may exceed the supply voltages provided the input current is limited to 100رA.
e. Error of reading from best straight line.
f. Difference between worst case step of adjacent counts and Ideal step.
g. Difference in reading for equal positive and negative readings near full scale.
h. Peak-to-peak value not exceeding $95 \%$ of the time.

1. The temperature range can be extended beyond $70^{\circ} \mathrm{C}$ as long as the auto-zero and reference capacitors are increased to absorb the higher leakage of the S 17135.
J. This specification relates to the clock frequency range over which the Si7135 will correctly perform Its various functions. See the MAXIMUM CLOCK FREQUENCY section of the description for limitations on the clock frequency range in a system.

## DIE TOPOGRAPHY




Figure 1. Si7135 Test Circuit


Figure 2. Logic Input Circuit

## DETAILED DESCRIPTION



Figure 3. Analog Section of the SI7135


Figure 4. Generating External References


Figure 5. Digital Section

## ANALOG SECTION

Figure 3 shows the block diagram of the analog section for the Si7135, figure 5 shows the digital section, and figure 6 shows the timing diagram. Each measurement cycle is divided into four phases. They are (1) AUTO-ZERO (AZ), (2) SIGNAL INTEGRATE (SI), (3) REFERENCE INTEGRATE (RI) and (4) ZERO INTEGRATOR (ZI).

1. AUTO-ZERO (AZ) PHASE: First, input high and low are disconnected from the pins and internally shorted to analog COMMON. Second, the reference capacitor is charged to the reference voltage. Third, a feedback loop is closed around the system to charge the auto-zero capacitor $C_{A Z}$ to compensate for offset voltages in the buffer amplifier, integrator, and comparator. Since the comparator is included in the loop, the AZ accuracy is limited only by the noise of the system. In any case, the offset referred to the input is less than $10 \mu \mathrm{~V}$.
2. SIGNAL INTEGRATE (SI) PHASE: During this phase, the auto-zero loop is opened, the internal short is removed, and the internal input high and input low nodes are connected to the external pins. The converter then integrates the differential voltage between IN HI and IN LO for a fixed time. This differential voltage can be
within a common mode range which is specified from 0.5 V below the positive supply to 1.0 V above the negative supply. If the input signal has no return with respect to the converter power supply, $\mathbb{N}$ LO can be tied to analog COMMON to establish the correct commonmode voltage. At the end of this phase, the polarity of the integrated signal is latched into the Polarity flip flop.
3. REFERENCE INTEGRATE (RI) PHASE: IN LO is internally connected across the previously charged reference capacitor. Circuitry within the chip ensures that the capacitor will be connected with the correct polarity to cause the integrator output to return to zero. The time required for the output to return to zero is proportional to the value of input signal. Specifically the digital reading displayed is

$$
10,000 \frac{V_{I N}}{V_{\text {REF }}}
$$

4. ZERO INTEGRATOR (ZI) PHASE: First, IN LO is shorted to analog COMMON. Second, a feedback loop is closed around the system to IN HI to cause the integrator output to return to zero. Under normal condition, this phase lasts from 100 to 200 clock pulses, but after an overrange conversion, it is extended to 6200 clock pulses.

Siliconix
incorporated

## DIFFERENTIAL INPUT

The input can accept differential voltages anywhere within the common mode range of the input amplifier; or specifically from 0.5 V below the positive supply to 1.0 V above the negative supply. In this range the system has a typical CMRR of 86 dB . However, since the integrator also swings with the common mode voltage, care must be taken to insure that the integrator output does not saturate. A worst case condition would be a large positive common mode voltage with a near full scale negative differential input voltage. The negative input signal drives the integrator positive when most of its swing has been used up by the positive common mode voltage. For these critical applications the integrator swing can be reduced to less than the recommended 4 V full scale swing with some loss of accuracy. The integrator output can swing within 0.3 V of either supply without loss of linearity.

## ANALOG COMMON

Analog COMMON is used as the input low return during AUTO-ZERO and REFERENCE INTEGRATE. If IN LO is different from analog COMMON, a common mode voltage exists in the system and is taken care of by the excellent CMRR of the converter. However, in most applications $\mathbb{N}$ LO will be set at a fixed known voltage (power supply common for instance). In this application, analog COMMON should be tied to the same point, thus removing the common mode voltage from the converter. The reference voltage is referenced to analog COMMON.

## REFERENCE

The reference input must be generated as a positive voltage with respect to COMMON, as shown in Figure 4.

## DIGITAL SECTION

Figure 5 shows the digital section of the Si7135. The Si7135 includes several pins which allow it to operate conveniently in more sophisticated systems. These include:

1. RUN/ $\overline{\text { HOLD }}(\mathrm{R} / \overline{\mathrm{H}})$ (Pin 25): When high (or open) the Si7135 will free-run with equally spaced measurement cycles every 40,002 clock pulses. If taken low, the Si7135 will continue the full measurement cycle and then hold this reading as long as $R / \bar{H}$ is held low. A short
positive pulse (greater than 300 ns ) will now initiate a new measurement cycle, beginning with between 1 and 10,001 counts of AUTO-ZERO. If the pulse occurs before the full measurement cycle $(40,002$ counts) is completed, it will not be recognized and the converter will simply complete the measurement it is doing. An external indication that a full measurement cycle has been completed is that the first strobe pulse (see below) will occur 101 counts after the end of this cycle. Thus, if R/ $\bar{H}$ is low and has been low for at least 101 counts, the converter is holding and ready to start a new measurement when pulsed high.
2. $\overline{\text { STROBE }}$ (Pin 26): This is a negative-going output pulse that aids in transferring the BCD data to external latches for UARTs or microprocessors. There are 5 negative-going $\overline{\text { STROBE pulses that occur in the center of each }}$ of the digit drive pulses and occur once and only once for each measurement cycle starting 101 pulses after the end of the full measurement cycle. Digit 5 (MSD) goes high at the end of the measurement cycle and stays on for 201 counts. In the center of this digit pulse (to avoid race conditions between changing $B C D$ and digit drives) the first $\overline{\text { STROBE }}$ pulse goes negative for $1 / 2$ clock pulse width. Similarly, after digit 5, digit 4 goes high (for 200 clock pulses) and 100 pulses later the $\overline{\text { STROBE }}$ pulse is sent. The digit drive will continue to scan (unless the previous signal was overrange) but no additional $\overline{\text { STROBE }}$ pulses will be sent until a new measurement is available.
3. BUSY (Pin 21): BUSY goes high at the beginning of signal integration and stays high until the first clock pulse after zero-crossing (or after end of measurement in the case of an overrange). The internal latches are loaded during the first clock pulse after BUSY goes high and are latched at the end of this clock pulse. The circuit automatically reverts to AUTO-ZERO when not BUSY, so it may also be considered a (ZI+AZ) signal. A very simple means for transmitting the data down a single wire pair from a remote location would be to AND BUSY with CLOCK and subtract 10,001 counts from the number of pulses received -- as mentioned previously there is one "no-count" pulse in each REFERENCE INTEGRATE cycle.
4. OVER-RANGE (Pin 27): This pin goes positive when the input signal exceeds the range $(20,000)$ of the converter. The output is set at the end of BUSY and is reset to zero at the beginning of REFERENCE INTEGRATE in the next measurement cycle.
5. UNDER-RANGE (Pin 28): This pin goes positive when the reading is $9 \%$ of range or less. The output flip-flop is set at the end of BUSY (if the new reading is 1800 or less) and is reset at the beginning of SIGNAL INTEGRATE of the next reading.
6. POLARITY (POL) (Pin 23): This pin is positive for a positive input signal. It is valid even for a zero reading. In other words, +0000 means the signal is positive but less than the least significant bit. The converter can be used as a null detector by forcing equal frequency of (+) and ( - ) readings. The null at this point should
be less than 0.1 LSB. This output becomes valid at the beginning of reference integrate and remains correct until it is revalidated for the next measurement.
7. DIGIT DRIVES (Pins 12, 17, 18, 19 and 20): Each digit drive is a positive-going signal that lasts for 200 clock pulses. The scan sequence is $D_{5}$ (MSD), $D_{4}, D_{3}, D_{2}$ and $D_{1}$ (LSD). All five digits are scanned and this scan is continuous unless an overrange occurs. Then all digit drives are blanked from the end of the strobe sequence until the beginning of Reference integrate when $D_{5}$ will start the scan again. This can give a blinking display as a visual indication of overrange.
8. BCD (Pins 13, 14, 15 and 16): The binary coded decimal bits $B_{8}, B_{4}, B_{2}$ and $B_{1}$ are positive logic signals that go on simultaneously with the digit driver signal.

COMPONENT VALUE SELECTION

For optimum performance of the analog section, care must be taken in the selection of values for the integrator capacitor and resistor, auto-zero capacitor, reference voltage, and conversion rate.

## INTEGRATING RESISTOR

The integrating resistor is determined by the full scale input voltage and the output current of the buffer used to charge the integrator capacitor. Both the buffer amplifier and the integrator have a class A output stage with $100 \mu \mathrm{~A}$ of quiescent current. They can supply $20 \mu \mathrm{~A}$ of drive current with negligible non-linearity. Values of 5 to $40 \mu \mathrm{~A}$ give good results, with nominal of $20 \mu \mathrm{~A}$, and the exact value of integrating resistor may be chosen by:

$$
R_{I N T}=\frac{\text { full scale voltage }}{20 \mu \mathrm{~A}}
$$

## INTEGRATING CAPACITOR

The product of integrating resistor and capacitor should be selected to give the maximum voltage swing which ensures that the tolerance build-up will not saturate the integrator swing (approximately 0.3 V from either supply.) For $\pm 5 \mathrm{~V}$ supplies and analog COMMON tied to supply ground, a $\pm 3.5$ to

4 V full scale integrator swing is fine, and $0.47 \mu \mathrm{~F}$ is nominal. In general, the value of $\mathrm{C}_{\text {INT }}$ is given by:

$$
\begin{aligned}
& \mathcal{C}_{\text {INT }}=\frac{(10,000) \times(\text { clock period }) \times I_{I N T}}{\text { integrator output voltage swing }}= \\
& \mathcal{C}_{\text {INT }}=\frac{(10,000) \times(\text { clock period }) \times(20 \mu \mathrm{~A})}{\text { integrator output voltage swing }}
\end{aligned}
$$

A very important characteristic of the integrating capacitor is that is has low dielectric absorption to prevent roll-over or ratiometric errors. A good test for dielectric absorption is to use the capacitor with the input tied to the reference.

This ratiometric condition should read half scale 0.9999 , and any deviation is probably due to dielectric absorption. Polypropylene capacitors give undetectable errors at reasonable cost. Polystyrene and polycarbonate capacitors may also be used in less critical applications.

## AUTO-ZERO AND REFERENCE CAPACITOR

The size of the auto-zero capacitor has some influence on the noise of the system, e.g. a large capacitor reduces noise. The reference capacitor should be large enough such that stray capacitance to ground from its nodes is negligible.

Siliconix
incorporated

The dielectric absorption of the reference and auto-zero capacitors are only important at power-on or when the circuit is recovering from an overload. Thus, smaller or cheaper capacitors can be used here if accurate readings are not required for the first few seconds of recovery.

## REFERENCE VOLTAGE

The analog input voltage $\left(V_{I N}\right)$ required to generate a full-scale output is: $\mathrm{V}_{\mathbb{I}}=2 \mathrm{~V}_{\text {REF }}$.

The stability of the reference voltage is a major factor in the overall absolute accuracy of the converter. For this reason, it is recommended that a high quality reference be used where high-accuracy absolute measurements are being made.

## MAXIMUM CLOCK FREQUENCY

The maximum conversion rate of most dual-slope A/D converters is limited by the frequency response of the comparator. The comparator in this circuit follows the integrator ramp with a $3 \mu s$ delay, and at a clock frequency of 160 kHz ( $6 \mu \mathrm{~s}$ period) half of the first reference integrate clock period is lost in delay. This means that the meter reading will change from 0 to 1 with a $50 \mu \mathrm{~V}$ input, 1 to 2 with $150 \mu \mathrm{~V}, 2$ to 3 at $250 \mu \mathrm{~V}$, etc. This transition at mid-point is considered desirable by most users; however, if the clock frequency is increased appreciably above 160 kHz , the instrument will flash " 1 " on noise peaks even when the input is shorted.
For many dedicated applications where the input signal is always of one polarity, the delay of the comparator need not be a limitation. Since the non-linearity and noise do not increase substantially with frequency, clock rates of up to 1 MHz may be used. For a fixed clock frequency, the extra count or counts caused by comparator delay will be a constant and can be subtracted out digitally.
The clock frequency may be extended above 160 kHz without this error, however, by using a low value resistor in series with the integrating capacitor. The effect of the resistor is to introduce a small pedestal voltage onto the integrator output at the beginning of the REFERENCE INTEGRATE phase. By careful selection of the ratio between this resistor and the integrating resistor (a few tens of ohms in the recommended circuit), the comparator delay can be compensated and the maximum clock frequency extended by approximately a factor of 3.

At higher frequencies, ringing and second order breaks will cause significant nonlinearities in the first few counts of the instrument.

The minimum clock frequency is established by leakage on the auto-zero and reference capacitors. With most devices, measurement cycles as long as 10 seconds give no measurable leakage error.
To achieve maximum rejection of 60 Hz pickup, the SIGNAL INTEGRATE cycle should be a multiple of 60 Hz . Oscillator frequencies of $300 \mathrm{kHz}, 200 \mathrm{kHz}$, $150 \mathrm{kHz}, 120 \mathrm{kHz}, 100 \mathrm{kHz}, 40 \mathrm{kHz}, 331 / 3 \mathrm{kHz}$, etc. should be selected. For 50 Hz rejection, oscillator frequencies of $250 \mathrm{kHz}, 1662 / 3 \mathrm{kHz}$, $125 \mathrm{kHz}, 100 \mathrm{kHz}$, etc. would be suitable. Note that 100 kHz ( 2.5 readings/seconds) will reject both 50 and 60 Hz .

The clock used should be free from significant phase or frequency jitter. Several suitable low-cost oscillators are shown in the Applications section. If the multiplexed output display takes significant current from the logic supply, the clock should have good PSRR.

## ZERO-CROSSING FLIP-FLOP

The flip-flop interrogates the data once every clock pulse after the transients of the previous clock pulse and half-clock pulse have decayed. False zero-crossings caused by clock pulses are not recognized. The flip-flop delays the true zero-crossing by up to one count in every instance, and if a correction were not made, the display would always be one count too high. Therefore, the counter is disabled for one clock pulse at the beginning of phase 3 . This one-count delay compensates for the delay of the zero-crossing flip-flop, and allows the correct number to be latched into the display. Similarly, a one-count delay at the beginning of phase 1 gives an overload display of 0000 instead of 0001 . No delay occurs during phase 2, so that true ratiometric readings result.

## EVALUATING THE ERROR SOURCES

Errors from the "ideal" cycle are caused by:

1. Capacitor voltage droop due to leakage.
2. Capacitor voltage change due to charge "drain-off" (the reverse of charge injection) when the switches turn off.
3. Non-linearity of buffer and integrator.

## COMPONENT VALUE SELECTION (Cont'd)

4. High-frequency limitations of buffer, integrator and comparator.
5. Integrating capacitor non-linearity due to dielectric absorption.
6. Charge lost by $C_{\text {REF }}$ in charging $C_{\text {stray }}$.
7. Charge lost by $C_{A Z}$ and $C_{I N T}$ to charge Cstray .

## NOISE

The peak-to-peak noise around zero is approximately $15 \mu \mathrm{~V}$ (peak-to-peak value not exceeded $95 \%$ of the time.) Near full scale, this value increases to approximately $30 \mu \mathrm{~V}$. Much of the noise originates in the auto-zero loop, and is proportional to the ratio of the input signal to the reference.

## ANALOG AND DIGITAL GROUNDS

Extreme care must be taken to avoid ground loops in the layout of Si 7135 circuits, especially in high-sensitivity circuits. It is most important that return currents from digital loads are not fed into the analog ground line.

## POWER SUPPLIES

The Si 7135 is designed to work from $\pm 5 \mathrm{~V}$ supplies. However, in selected applications, no negative supply is required. The conditions to use a single +5 V supply are:

1. The input signal can be referenced to center of the common mode range of the converter.
2. The signal is less than $\pm 1.5 \mathrm{~V}$.

See "DIFFERENTIAL INPUT" for a discussion of the effects this will have on the integrator swing without loss of linearity.

TIMING DIAGRAM


* FIRST D5 OF AZ AND REF INT ONE COUNT LONGER

Figure 6. Timing Diagram

The popular LCD displays can be interfaced to the output of the Si7135 with suitable display drivers, such as shown in Figure 7. A standard CMOS 4000 series LCD driver circuit is used for displaying the $1 / 2$ digit, the polarity, and an 'overrange' flag. Of
course, another full driver circuit could be ganged to the one shown, if required. This would be useful if additional annunciators were needed. The Figure shows the complete circuit for a 4-1/2 digit $( \pm 2.0000 \mathrm{~V}) \mathrm{A} / \mathrm{D}$.


Figure 7. Driving LCD Display

## INTERFACING WITH MICROPROCESSORS

Circuits to interface the Si7135 directly with two popular microprocessors are shown in Figures 8 and 9. The 8080/8048 and the MC6800 families with 8 -bit words need to have polarity, overrange and underrange multiplexed onto the digit 5 word. In each case the microprocessor can instruct the ADC
when to begin a measurement and when to hold this measurement.

The Si 7135 is designed to work from $\pm 5 \mathrm{~V}$ supplies. However, if a negative supply is not available, it can be generated using 2 capacitors, and an inexpensive Si7660 or Si7661 IC (Figure 10).


Figure 8. Interface to 680X and 650X Familles


Figure 9. Interface to 8080 Family


Figure 10. Generating a -5 V Supply From a +5 V Supply


Figure 11. Comparator Clock Circuit


CD4069 INVERTERS

Figure 12. R-C Clock Circult

Siliconix
incorporated

## FEATURES

- Fast Voltage Settling

Time: 550 ns to $0.01 \%$

- Total Unadjusted Error:

1 LSB Max

- Low Power SingleSupply Operation ( 30 mW )
- Excellent Differential

Nonlinearity: $1 / 2$ LSB
Max over Temperature

## BENEFITS

- Improved Data Throughput
- Improved Accuracy
- Reduced Power Supply
- Eliminates Instability

In Servo Loops

## APPLICATIONS

- High Speed A/D Converters
- Programmable Gain

Amplifiers

- Battery-Powered Instrumentation
- Head Positioning Servos


## DESCRIPTION

The Si7240 is a fast settling ( 550 ns typically to 1/2 LSB) 12-bit voltage-output digital-to-analog converter. The Si7240 operates with a single +15 V $V_{\text {DD }}$ supply and exhibits exceptionally fast settling times due to the small (and code independent) value of capacitance at the output of the DAC. The Si7240 features 1 LSB total unadjusted error, allowing fixed reference operation without the need for external trims. All grades are guaranteed monotonic to 12 bits over all temperature ranges, in both the voltage mode and the current mode.

Applications for the Si7240 include high-speed A/D converters, digitally-controlled power supplies and

## PIN CONFIGURATION

references, and digital servo systems. Its low power consumption and single-supply operation makes it ideal for battery operated and remote instrumentation applications.

Built on the Siliconix PolyMOS process, the Si7240 uses highly stable thin film resistors which are laser-trimmed for excellent accuracy. An epitaxial layer prevents latchup.

The Si7240 is available in 18-pin plastic commercial, J, K suffix ( 0 to $70^{\circ} \mathrm{C}$ ), industrial, A, B suffix ( -40 to $85^{\circ} \mathrm{C}$ ), and military, S, T suffix ( -55 to $125^{\circ} \mathrm{C}$ ) temperature range.


| $V_{D D}$ to DGND ............ |  | . - $0.3 \mathrm{~V},+17 \mathrm{~V} \quad \begin{aligned} & \text { Power } \\ & \text { Derates }\end{aligned}$ | Dissipatio s above | on (Any $75^{\circ} \mathrm{C}$ | Packag | e) to 7 | $5^{\circ} \mathrm{C}$ | $6$ | 0 mW W $/{ }^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Digital Input Voltage to DGND | ........ | ....-0.3V, VDD Operati | ing Temp | erature | (J, K | Suffix) | ... | . . 0 | $70^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {BIAS }}, \mathrm{V}_{\text {OUT }}$ to DGND.... | ..... | $\ldots . . \pm 25 \mathrm{~V}$ |  |  | $\begin{aligned} & \text { (A, B } \\ & \text { (S, T } \end{aligned}$ | B, Suffix) Suffix) | <) ..... | $\begin{aligned} & .-40 \text { tc } \\ & .55 \text { to } \end{aligned}$ | $\begin{array}{r} 85^{\circ} \mathrm{C} \\ 125^{\circ} \mathrm{C} \end{array}$ |
| $V_{\text {REF }}$ to DGND ... | . . . . . | $\ldots-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}} \quad$ Storage | Temper | rature | ...... | . .... | ..... | -65 to | $150^{\circ} \mathrm{C}$ |
| AGND to DGND | ....... | .. -0.3V, $\mathrm{V}_{\mathrm{DD}} \quad$ Lead T | emperatu | ure (Sol | dering, | 10 sec | onds) | . . . | $300^{\circ} \mathrm{C}$ |
| ELECTRICAL CHARACTE | RISTICS |  |  |  |  |  |  |  |  |
|  |  |  |  |  | LIM | IITS |  |  |  |
|  |  | Unless Otherwise Specified: $V_{D D}=15 \mathrm{~V}, V_{R E F}=1.23 \mathrm{~V}$ | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,8! \\ & 3=-55,- \end{aligned}$ | $\begin{aligned} & \hline 5,70^{\circ} \mathrm{C} \\ & 40,0^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \text { K, } \\ \text { SUF } \end{gathered}$ | $\begin{aligned} & \text { B,T } \\ & \text { FFIX } \end{aligned}$ | SU, ${ }^{\text {J }}$ | $\begin{aligned} & \text { A,S } \\ & \text { FFIX } \end{aligned}$ |  |
| PARAMETER | SYMBOL |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | UNIT |
| ACCURACY |  |  |  |  |  |  |  |  |  |
| Resolution | N |  | 1,2,3 |  | 12 |  | 12 |  | Bits |
| Total Unadjusted Error ${ }^{\text {e }}$ f | $E_{T}$ |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  | -1.0 -1.5 | 0.5 | $\begin{array}{\|l\|l} -1.25 \\ -2.0 \end{array}$ | $\begin{aligned} & 0.5 \\ & 0.5 \end{aligned}$ |  |
| Relative Accuracy ${ }^{\text {e, }} \mathrm{f}$ | INL |  | $\underset{2,3}{1}$ |  | $\begin{aligned} & -1.0 \\ & -1.5 \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 0.5 \end{aligned}$ | $\left\lvert\, \begin{aligned} & -1.25 \\ & -2.0 \end{aligned}\right.$ | $\begin{aligned} & 0.5 \\ & 0.5 \end{aligned}$ | LSB |
| Full Scale (Gain) Error e, f | GE |  | 2, ${ }^{1}$ |  | $\begin{aligned} & -0.5 \\ & -0.5 \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 0.5 \end{aligned}$ | $\left\lvert\, \begin{aligned} & -1.25 \\ & -2.0 \end{aligned}\right.$ | $\begin{aligned} & 0.5 \\ & 0.5 \end{aligned}$ |  |
| Full Scale (Gain) ${ }^{\text {c }}$ Tempco | TC GE | $\Delta$ Full Scale / $\Delta$ Temperature | 1,2,3 |  | -1.2 | 1.2 | -6 | 6 | $\mathrm{ppm}_{\circ^{\circ} \mathrm{C}}$ |
| Zero Code (Offset) Error ${ }^{\text {e }}$, | Vos |  | $\underset{2,3}{1}$ |  | $\begin{aligned} & -0.5 \\ & -0.5 \end{aligned}$ | $\begin{gathered} 0.125 \\ 0.25 \end{gathered}$ | $\begin{aligned} & -0.5 \\ & -0.5 \end{aligned}$ | $\begin{gathered} 0.25 \\ 0.5 \end{gathered}$ |  |
| Differentlal Non-linearity ${ }^{\text {e, }}$ f | DNL | Monotonic to 12-Bits | 1,2,3 |  | -0.5 | 0.5 | -0.5 | 0.5 |  |
| Power Supply Rejectlon Ratio | PSRR | $V_{D D}=15.5 \mathrm{~V}$ to 14.5 V All Digital Inputs HIGH | $\underset{2,3}{1}$ |  | $\left\lvert\, \begin{gathered} -0.005 \\ -0.01 \end{gathered}\right.$ | $\begin{aligned} & 0.005 \\ & 0.01 \end{aligned}$ | $\left\|\begin{array}{l} -0.005 \\ -0.01 \end{array}\right\|$ | $\begin{gathered} 0.005 \\ 0.01 \end{gathered}$ | $\begin{aligned} & \text { \% } \\ & \text { per } \\ & \% \\ & \hline \end{aligned}$ |
| REFERENCE INPUT |  |  |  |  |  |  |  |  |  |
| Input Resistance (Pin 1) | $\mathrm{R}_{\text {REF }}$ | Approximately $0.67 \times \mathrm{R}_{\text {LADDER }}$ | 1,2,3 |  | 4.7 |  | 4.7 |  | $k \Omega$ |
|  |  | All Digital Inputs LOW | 1,2,3 |  |  | 40 |  | 40 |  |
|  |  | All Digital Inputs HIGH | 1,2,3 |  |  | 100 |  | 100 |  |
| DIGITAL INPUT |  |  |  |  |  |  |  |  |  |
| Input HIGH Voltage | $\mathrm{V}_{\text {INH }}$ |  | 1,2,3 |  | 2.4 |  | 2.4 |  |  |
| Input LOW Voltage | $\mathrm{V}_{\text {INL }}$ |  | 1,2,3 |  |  | 0.8 |  | 0.8 |  |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} V_{D D}=15 \mathrm{~V}, V_{\text {REF }}=1.23 \mathrm{~V} \\ A G N D=D G N D=R_{\text {BIAS }}=0 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{array}{l\|l\|} \hline 1=25^{\circ} \mathrm{C} \\ 2=125,85,70^{\circ} \mathrm{C} \\ 3=-55,-40,0^{\circ} \mathrm{C} \end{array}$ |  | $\begin{aligned} & \text { K,B,T } \\ & \text { SUFFIX } \end{aligned}$ |  | J, A, S SUFFIX |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## DIGITAL INPUTS (Cont'd)

| Input Leakage Current | $1_{\mathbb{N}}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ or 15 V | 1,2,3 |  | -1 | 1 | -1 | 1 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Capacitance | $\mathrm{C}_{\mathbb{N}}$ |  | 1,2,3 |  |  | 8 |  | 8 | pF |
| ANALOG OUTPUT |  |  |  |  |  |  |  |  |  |
| Output Capacitance ${ }^{\text {c }}$ (Pin 17) | C out |  | 1,2,3 |  |  | 2.8 |  | 2.8 | pF |
| Output Resistance (Pin 17) | $R_{\text {OUT }}$ |  | 1,2,3 | 12 | 7 | 15 | 7 | 15 | $\mathrm{k} \Omega$ |
| Output Resistance Tempco | TC $\mathrm{RO}^{\text {O }}$ |  | 1,2,3 | -300 |  |  |  |  | $\mathrm{ppm}_{{ }^{\circ} \mathrm{C}} /$ |
| Blas Resistor | $\mathrm{R}_{\text {BIAS }}$ |  | 1,2,3 | 12 | 7 | 15 | 7 | 15 | $k \Omega$ |
| Blas and Ladder Resistor Matching |  |  | 1,2,3 | 0.1 |  |  |  |  | \% |
| DYNAMIC |  |  |  |  |  |  |  |  |  |
| Propagation Delay ${ }^{\text {c, }} \mathrm{g}$ | $t_{\text {PD }}$ | Measured From 50\% of Digital Input to $10 \%$ of Final Analog Output | 1,2,3 |  |  | 100 |  | 100 | ns |
| Voltage Settling <br> Time $\mathrm{c}, \mathrm{g}, \mathrm{h}, \mathrm{i}, \mathrm{I}$ | $\mathrm{t}_{\mathrm{s}}$ | To 0.01\% of FSR For All 0's to All 1's or all 1's to All 0's | 1,2,3 | 550 |  | 900 |  | 900 |  |
| Voltage Settling Time <br> (J, K Grades) |  | To 0.04\% of FSR For All O's to All 1's or all 1's to All 0's | 1,2,3 | 470 |  |  |  |  |  |
|  |  | To $0.2 \%$ of FSR For All 0 's to All 1's or all 1's to All 0's | 1,2,3 | 400 |  |  |  |  |  |
| Glitch Impulse ${ }^{\text {g }}$ |  |  |  | 45 |  |  |  |  | nV -s |

## POWER SUPPLY

| $V_{\text {DD }}$ Range | $V_{D D}$ | Accuracy Is Guaranteed At $V_{D D}=15 \mathrm{~V}$ | 1,2,3 | 5 | 16 | 5 | 16 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current | $I_{\text {DD }}$ | All Digital Inputs $\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ | 1,2,3 |  | 2 |  | 2 | mA |
|  |  | All Digital Inputs 0 V or $\mathrm{V}_{\mathrm{DD}}$ | 1,2,3 |  | 100 |  | 100 | $\mu \mathrm{A}$ |

## Preliminary

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typlcal values are for 'DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. $1 \mathrm{LSB}=\mathrm{V}_{\mathrm{RE}} / 4096$.
f. DAC Load $R_{L}>100^{10} \Omega$.
g. Input logic levels 0 V and 5 V .
h. External load $=2.8 \mathrm{pF}$.
i. Side braze verslons exhibit $10 \%$ longer settling times than plastic versions.
j. $F S R=$ Full Scale Range.

## CAUTION

ESD (Electro-Static-Discharge-Sensitive) device. The digital control inputs are zener protected; however, permanent damage may occur on unconnected devices subject to high energy
electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.

## DEFINTION OF TERMS

## TOTAL UNADJUSTED ERROR

This is a comprehensive specification which includes gain error, relative accuracy and zero code offset when configured as shown in Figure 5.

Absolute full scale is $V_{\text {REF }}-1$ LSB (IDEAL) where 1 LSB (IDEAL) is $\frac{V_{\text {REF }}}{4096}$.

Note: "ERROR" defined is ACTUAL VALUE - IDEAL VALUE.

## DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of $\pm 1$ LSB max over the operating temperature range ensures monotonicity.

## DETAILED DESCRIPTION

## CIRCUIT INFORMATION

## Analog Section

The Si7240 12-bit voltage DAC consists of a highly stable thin film R-2R ladder and twelve high speed $N$ MOS single pole double throw switches.

The Si7240 has low capacitance at the VOUT terminal, and hence exhibits fast output voltage settling times.

The simplified circuit diagram of the D/A converter is shown in Figure 1.


Figure 1. Si7240 Funtional Diagram (Inputs High)

Siliconix
incorporated

## Digital Section

The 12 digital inputs are designed to be both TTL and 5 V CMOS compatible when $\mathrm{V}_{D D}$ equals +15 V . All logic inputs are static protected MOS gates with typical input currents of less than 1 nA . Internal input protection is achieved by an on-chip distributed diode from GND to each MOS gate. To minimize power supply current, it is recommended that the digital input voltages be driven as close to the supply rails (VDD and GND) as practically possible.

## DYNAMIC PERFORMANCE

## Output Impedance

When operated in the voltage switching mode the Si7240 exhibits code independent (fixed) output capacitance and output resistance. This means that settling time of the Si7240 is virtually the same for all code changes when operated as per Figure 4.

In contrast, the output impedance and thus the settling time of current mode DACs is code dependent. Moreover, with a current mode CMOS DAC the large output capacitance places a limitation on the realizable settling time, even when using a fast output op amp.

The low values of output capacitance of the Si7240 ensure very fast voltage settling when configured with a high speed follower.

## Settling Time

The time taken for voltage settling of the Si7240 to less than $1 / 2$ LSB is given by the approximation:

* Settling Time $\sim t_{P D}+9 R\left(C_{\text {OUT }}+C_{E X T}\right)$
tpD - Logic Propagation Delay
R - DAC Ladder Resistance
Cout - DAC Output Capacitance
CEXT - Capacitance due to External Circuit.
* Assuming very high load impedance.

Figure 2 shows the output voltage transient response waveform for the transition resulting when all digital inputs change from 0 to +5 V .


Figure 2. Si7240 Transient Response Waveform

Figure 3 shows the glitch energy waveform for the major transition. Figure 10 shows the circuit used to achieve the waveforms shown in Figures 8 and 9.


Figure 3. Si7240 Major Transition Glitch


Figure 4. Dynamic Performance Test Circuit

## DETAILED DESCRIPTION (Cont'd)

## VOLTAGE REFERENCE

The input impedance at the VREF pin of the Si7240 is code dependent and can vary from $7 \mathrm{k} \Omega \mathrm{up}$ to infinity. The nodal capacitance at the reference terminal is also code dependent and typically varies
from 40 pF to 90 pF . Therefore it is essential that the reference be adequately decoupled at pin 1 of the Si7240 in order to present a low output impedance and thus maintain full accuracy under changing load conditions.

## APPLICATIONS

## LOAD IMPEDANCE

The Si7240 equivalent output circuit of Figure 5 shows a Thevenin voltage source $V_{\text {REF }} D$ with a fixed output resistance and capacitance of $R$ and COUT respectively. $D$ is a fractional representation of the digital input word N i.e. $\mathrm{D}=\mathrm{N} / 4096$.

Resistive loading at pin 17 of the Si7240 causes scale factor error. Op amp bias current through the DAC output impedance ( $12 \mathrm{k} \Omega$ nominal) introduces an offset term.

For example, a $60 \mathrm{M} \Omega$ load resistance on pin 17 introduces a 1 LSB scale factor error at pin 17. Op amp bias current of 25 nA introduces a 1 LSB offset term. Effects of amplifier bias current can be minimized by ensuring the parallel combination of R1 and R2 (Figure 6) is equal to the DAC's output impedance at pin 17 (nominally $12 \mathrm{k} \Omega$ ). If the amplifier circuit (of Figure 6) is configured to provide a gain of +1 , resistor R2 should be included and should equal $12 \mathrm{k} \Omega$ to minimize output error due to bias current.

Figure 5 shows the equivalent circuit of the output of the Si7240.


R - DAC LADDER RESISTANCE ( $12 \mathrm{k} \Omega$ TYP) C OUT- DAC OUTPUT CAPACITANCE ( 2.8 pF MAX)
$V_{\text {REF }} D$ - THEVENIN VOLTAGE SOURCE ( $0 \leq \mathrm{D} \leq 4095 / 4096$ )

Figure 5. Equivalent Output Circult of Si7240

The Si7240 can operate in several different modes. Each mode has its own particular characteristics. These are summarized below and discussed in detail in the paragraphs following.

## OPERATION MODES

## VOLTAGE SWITCHING MODE

The circuit in Figure 6 shows the Si7240 connected in the voltage switching mode. Since V out is the
same polarity as $V_{R E F}$, this configuration allows single supply operation. Note that the voltage $V_{\text {REF }}$ must always be positive with respect to DGND in order to prevent parasitic transistor turn-on.


Figure 6. Si7240 in Single Supply Voltage Switching

To maintain linearity, the voltages at $V_{\text {REF }}$ and AGND should remain within 2.0 volts of each other for a $V_{D D}$ of +15 V . If $V_{D D}$ is reduced from 15 V or the differential voltage between $V_{\text {REF }}$ and AGND is increased to more than 2.0 volts, the accuracy of the DAC will be degraded. Note that the output voltage range has been extended by using a noninverting gain stage.

The output V out is expressed as:

$$
V_{\text {OUT }}=V_{\text {REF }}(D)\left(\frac{R_{1}+R_{2}}{R_{2}}\right)
$$

Where $D$ is a fractional representation of the digital input word ( $0 \leq \mathrm{D} \leq 4095 / 4096$ ).

Fastest settling can be achieved by using a dual supply op amp.

VOLTAGE SWITCHING MODE WITH AGND BIAS VOLTAGE
AGND can be biased above DGND to provide an offset "zero" analog output voltage level. Figure 7 shows this circuit configuration. As in Figure 6, the output voltage range has been extended by using a noninverting gain stage to buffer the DAC.


Figure 7. Si7240 in Single Supply Voltage Switching Mode with AGND Bias Voltage

The output voltage $V_{\text {OUT }}$ is expressed as:
$V_{\text {OUT }}=V_{\text {BIAS }}\left(\frac{R_{1}+R_{2}}{R_{2}}\right)+V_{I N}(D)\left(\frac{R_{1}+R_{2}}{R_{2}}\right)$

Where $V_{\text {IN }} \leq+2.0 \mathrm{~V}$, and where D is a fractional representation of the digital input word ( $0 \leq \mathrm{D}$
$\leq 4095 / 4096$ ).
The effect of R BIAS on total unadjusted error and differential nonlinearity will be the same as reducing $V_{D D}$ by the amount of the offset.

## VOLTAGE SWITCHING MODE - OFFSET BINARY OPERATION

Figure 8 shows a circuit used to implement offset binary coding in the voltage switching mode. Mismatch between $R_{1}$ and $R_{2}$ causes both offset and full scale error, therefore, these resistors must match (to within $0.01 \%$ ) and track over temperature.

Table 1 shows the digital code vs. output voltage relationship for Figure 8.

Table 1
Offset Binary Code Table for
Figure 8 with R1 = R2

| Digital Input | Analog Output |
| :---: | :--- |
| 111111111111 | $+\mathrm{V}_{\mathrm{REF}} \cdot\left(\frac{2047}{2048}\right)$ |
| 100000000000 | 0 V |
| 000000000000 | $-\mathrm{V}_{\text {REF }}$ |



Figure 8. Si7240 in Offset-Binary Voltage-Swltching Mode

Siliconix
incorporated

# CMOS 10-Bit Multiplying DAC 

## FEATURES

- Full Four Quadrant Multiplication
- 1/2 LSB INL
- Low Gain Drift
(< $\pm 0.1$ \% over temp)
- TTL/CMOS Compatible


## BENEFITS

- Allows AC Attenuation Without Biasing
- True 10-Bit Linearity
- Reduced Calibration
- Simplified Logic Interface

APPLICATIONS<br>- Programmable Gain<br>Amplifiers<br>- Digitally Controlled<br>Attenuators And<br>Amplifiers<br>- Remote Systems<br>- Motion Control Systems<br>- Programmable Power<br>Supplies

## DESCRIPTION

The Si7533 is a CMOS multiplying digital-to-analog converter which provides 10 bit accuracy and full four-quadrant multiplication. It is pin- and function-compatible with Analog Devices' AD7533 and AD7520, and is recommended for updating existing AD7520 applications.

Built on the Siliconix proprietary PolyMOS ${ }^{\mathrm{mm}}$ process, the Si7533 uses laser-trimmed thin film resistors to provide full 10-bit linearity, 1.4\% maximum gain error, and less than $0.1 \%$ gain drift over the full range of temperatures. An epitaxial layer prevents latchup.

Applications include digitally-controlled attenuators, filters, amplifiers and power supplies, disk drive head positioning, servo loops, industrial controllers and avionic systems.

The Si7533 is available in 16 -pin Plastic DIP, CerDIP, and Side Braze packages for operation over the commercial, J, K, L suffix ( 0 to $70^{\circ} \mathrm{C}$ ), industrial, A, B, C suffix ( -40 to $85^{\circ} \mathrm{C}$ ) and military, $\mathrm{S}, \mathrm{T}, \mathrm{U}$ suffix ( -55 to $125^{\circ} \mathrm{C}$ ) temperature ranges, respectively. For surface mount applications, the Si7533 is available in the 20 -pin PLCC for commercial and LCC for military applications.

## PIN CONFIGURATION



## FUNCTIONAL BLOCK DIAGRAM



ORDERING INFORMATION

| Relative Accuracy <br> $T_{\text {min }}$ $T_{\text {max }}$ | Temperature Range and Package |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | PIP Plastic |  | CerDIP | Side Brazed | $\begin{gathered} \hline \text { Ceramic } \\ \text { LCC } \\ \hline \end{gathered}$ |
|  | 0 to $70^{\circ} \mathrm{C}$ | 0 to $70^{\circ} \mathrm{C}$ | -40 to $85^{\circ} \mathrm{C}$ | -55 to $125^{\circ} \mathrm{C}$ | -55 to $125^{\circ} \mathrm{C}$ |
| $\pm 0.05 \%$ | Si7533LN | SI7533LP | Si7533CQ | SI7533UD | SI7533UE |
| $\pm 0.1 \%$ | Si7533KN | SI7533KP | SI7533BQ | SI7533TD | SI7533TE |
| $\pm 0.2 \%$ | SI7533JN | SI7533JP | SI7533AQ | Si7533SD | SI7533SE |

ABSOLUTE MAXIMUM RATINGS


## CAUTION

ESD (Electro-Static-Discharge-Sensitive) device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy

Power Dissipation (Package)*
16-Pin Plastic DIP** ................................ . . 470 mW
16-Pin Ceramic Side Brazed*** . . . . . . . . . . . . . . . 900 mW
16-Pin CerDIP*** .................................. . . . . 900 mW
20-Pin PLCC**** ..................................... . 450 mW

* All leads welded or soldered to PC Board.
** Derate $6.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.
*** Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
**** Derate $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

Siliconix
incorporated
Si7533
ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditlons <br> Unless Otherwise Specified: $\begin{gathered} \mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=10 \mathrm{~V} \\ \mathrm{~V}_{\text {OUT1 }}=\mathrm{V}_{\text {OUT2 }}=0 \mathrm{~V} \\ \text { Output Amplifier }=O P-07 \end{gathered}$ |  | LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,8 \\ & 3=-55,- \end{aligned}$ | $\begin{aligned} & 5,70^{\circ} \mathrm{C} \\ & 40,0^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | $\begin{array}{r} \mathrm{Al} \\ \mathrm{GRA} \end{array}$ | LL <br> DES |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| ACCURACY |  |  |  |  |  |  |  |  |
| Resolution | N |  |  | 1,2,3 |  | 10 |  | Bits |
| Relative Accuracy ${ }^{\text {e }}$, h | INL | J, A, S |  | 1,2,3 |  | -0.2 | 0.2 | \% FSR |
|  |  | K, B, T |  | 1,2,3 |  | -0.1 | 0.1 |  |
|  |  | L, C, U |  | 1,2,3 |  | -0.05 | 0.05 |  |
| Gain Error ${ }^{\text {e, }} \mathrm{h}$ | $\mathrm{G}_{\text {FSE }}$ | Measured Using Internal $\mathrm{R}_{\mathrm{FB}}$ |  | 2, ${ }^{1}$ |  | $\begin{aligned} & -1.4 \\ & -1.5 \end{aligned}$ | $\begin{aligned} & 1.4 \\ & 1.5 \end{aligned}$ |  |
| Gain Drift ${ }^{\text {c, }} \mathrm{e}, \mathrm{h}$ |  |  |  | 1,2,3 |  | -0.1 | 0.1 |  |
| Output Leakage Current | I OUT1(OFF) | $\mathrm{V}_{\text {REF }}= \pm 10 \mathrm{~V}$ | All Digital Inputs $=\mathrm{V}_{\mathrm{IL}}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  | $\begin{gathered} -50 \\ -200 \end{gathered}$ | $\begin{gathered} 50 \\ 200 \end{gathered}$ | $n A$ |
|  | I OUT2(OFF) |  | All Digital Inputs $=V_{I H}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  | $\begin{gathered} -50 \\ -200 \end{gathered}$ | $\begin{gathered} 50 \\ 200 \end{gathered}$ |  |

## REFERENCE INPUT

| Reference Input Resistance ${ }^{\text {f }}$ | $\mathrm{R}_{\text {ReF }}$ |  | 1,2,3 | 10 | 5 | 20 | $k \Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC INPUT |  |  |  |  |  |  |  |
| Input HIGH Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 1,2,3 |  | 2.4 |  |  |
| Input LOW Voltage | $\mathrm{V}_{\text {IL }}$ |  | 1,2,3 |  |  | 0.8 |  |
| Input Leakage Current | $\mathrm{I}_{\mathbb{N}}$ |  | 1,2,3 |  | -1 | 1 | $\mu \mathrm{A}$ |
| Input Capacitance ${ }^{\text {c }}$ | $\mathrm{C}_{\text {IN }}$ |  | 1,2,3 |  |  | 5 | pF |
| SUPPLX |  |  |  |  |  |  |  |
| Power Supply Rejection |  | $\begin{gathered} \Delta \text { Gain } / \Delta V_{D D} \\ V_{D D}=14 \text { to } 17 \mathrm{~V} \end{gathered}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  | $\begin{aligned} & -0.005 \\ & -0.008 \end{aligned}$ | $\begin{aligned} & 0.005 \\ & 0.008 \end{aligned}$ | \% per \% |
| $V_{D D}$ Range ${ }^{\text {c }}$ | $V_{D D}$ | +15 V for Rated Accuracy | 1,2,3 |  | 5 | 16 | V |
| Supply Current | $I_{\text {DD }}$ | All Digital Inputs $\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ | 1,2,3 |  |  | 2 | mA |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{gathered} V_{\text {DD }}=15 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=10 \mathrm{~V} \\ \mathrm{~V}_{\text {OUT1 } 1}=\mathrm{V}_{\text {OUT2 }}=0 \mathrm{~V} \\ \text { Output Amplifier }=0 \mathrm{OP}-07 \end{gathered}$ |  | LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125, \\ & 3=-55, \\ & \hline \end{aligned}$ | $5,70^{\circ} \mathrm{C}$ $40,0^{\circ} \mathrm{C}$ | $\begin{gathered} \text { AI } \\ \text { GRA } \end{gathered}$ | $\frac{L L}{L D E S}$ |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| DYNAMIC ACCURACY |  |  |  |  |  |  |  |  |
| Feedthrough Error c, I ( $\mathrm{V}_{\mathrm{REF}}$ to $\mathrm{OUT}_{1}$ ) |  | $\begin{gathered} \text { Digital Inputs }=\mathrm{V}_{\mathrm{IL}} \\ \mathrm{~V}_{\mathrm{REF}}= \pm 10 \mathrm{~V}, 100 \mathrm{kHz} \text { Sine Wave } \end{gathered}$ |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | $\begin{aligned} & 1.4 \\ & 2.8 \end{aligned}$ |  |  | \% FSR |
| Output Current Settling Time ${ }^{c}$, ${ }^{\text {g }}$ | $\mathrm{t}_{\text {s }}$ | $\begin{aligned} & \text { To } 0.05 \% \text { of FSR } \\ & \text { OUT }_{1} \text { Load }=100 \Omega \end{aligned}$ |  | ${ }_{2,3}^{1}$ |  |  | $\begin{aligned} & 600 \\ & 800 \end{aligned}$ | ns |
| Output Capacitance ${ }^{\text {c }}$ | Cout | Digital Inputs $=\mathrm{V}_{1 \mathrm{H}}$ | OUT $_{1}$ | 1,2,3 |  |  | 80 | pF |
|  |  |  | $\mathrm{OUT}_{2}$ | 1,2,3 |  |  | 40 |  |
|  |  | Digital Inputs $=\mathrm{V}_{\mathrm{LL}}$ | $\mathrm{OUT}_{1}$ | 1,2,3 |  |  | 40 |  |
|  |  |  | $\mathrm{OUT}_{2}$ | 1,2,3 |  |  | 80 |  |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typlaal values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. $\mathrm{FSR}=$ Full Scale Range $=-\left(\mathrm{V}_{\text {REF }}\right)(1023 / 1024)$ in unipolar mode.
f. Absolute TC for $\mathrm{R}_{\text {REF }}$ is approximately $-300 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.
g. Digital Inputs $=\mathrm{V}_{\mathrm{IH}}$ to $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IL}}$ to $\mathrm{V}_{\mathrm{IH}}$.
h. $0.1 \%$ FSR $=1 \mathrm{LSB}=1 \mathrm{mV}$.

1. Feed through for Side Braze package versions is improved to typically $0.4 \%$ FSR.

## DETAILED DESCRIPTION

The Si7533 is a 10 -bit multiplying Digital-to-Analog Converter consisting of a highly stable thin film R-2R ladder network and ten single-pole double-throw current steering NMOS analog switches on a monolithic chip. The binarily weighted CMOS level shifters provide low power TTL/CMOS compatible operation. An external voltage or current reference and an operational amplifier are all that is required for most applications.

The binary weighted currents are switched between the OUT1 and OUT2 bus lines, thus maintaining a constant current in each leg of the ladder regardless of switch states.

The input resistance at $V_{\text {REF }}$ (Figure 1) is always equal to the value "RREF" and is the R-2R ladder characteristic resistance. Since Ref at the VREF pin is constant, the reference terminal can be driven by a reference voltage or a reference current, be it positive, negative or AC. If a current
source is used, a low TC external feedback resistor RFB is recommended to define the scale factor.


Figure 1. Si7533 Functional Diagram (All Inputs HIGH)

Figure 2 illustrates the typical NMOS SPDT switch with its associated CMOS level shifter/driver.


Figure 2. Simplifled Schematic Single SPDT Switch

## EQUIVALENT CIRCUIT ANALYSIS

Figure 3 shows the equivalent circuit for all digital


Figure 3. Si7533 Equivalent Circuit (All Inputs LOW)
inputs LOW. All reference current is switched to OUT2. The current sources lleakage are composed of surface and junction leakages to the substrate. The $1 / 1024$ current source represents the constant 1 LSB current drain through the ladder termination resistor. The output capacitance on OUT2 (with all its switches ON) is 80 pF , whereas on OUT1 it is only 40 pF .

The output capacitances are dependent upon the digital input code and vary between the LOW and HIGH values.

Analysis of the circuit for all digital inputs HIGH, as shown in in Figure 4 is similar to Figure 3; however the "ON" switches are now on OUT1, hence the 80 pF at that terminal.


Figure 4. Si7533 Equivalent Circuit (All Inputs HIGH)

## APPLICATIONS

## APPLICATIONS HINTS

Static linearity of the Si7533 depends upon the potential of OUT1 and OUT2 (pins 1 and 2) being exactly equal to GND (pin 3). In most applications the DAC is connected to an external output op amp with its non-inverting input tied to ground, which converts its current output into a voltage output signal. The op amp selected should have a low input bias current (typically less than 75 nA ) and low drift over the operating temperature range. The
amplifier's input offset voltage should be nulled to less than $10 \%$ of 1 LSB. The non-inverting input should be connected directly to GND without the usual input bias current compensation resistor. This resistor can cause variable offsets which would create errors. Ground loops should be avoided by taking all pins going to GND to a common point.

The VDD power supply should have a low noise level and not have transients greater than +17 V .

Unused digital inputs must be grounded or taken to $V_{D D}$. It is also recommended that all digital inputs be taken to ground via a high value ( $1 \mathrm{M} \Omega$ ) resistor to prevent the accumulation of static charges whenever the PC board is not connected to the system.

OUTPUT OFFSET: CMOS DACs exhibit a code dependent output resistance which can cause a code dependent error voltage at the output of the amplifier. The maximum value of this error is $0.67 \mathrm{~V}_{\text {OS }}$, where $\mathrm{V}_{\mathrm{OS}}$ is the amplifier input offset voltage.

To maintain monotonicity it is recommended that $V_{O S}$ be no greater than ( $100 \times 10\left({ }^{-6}\right)$ ) $V_{\text {REF }}$ over the operating temperature range. It is also important that Vos be nulled, either by using the op amp's nulling pins or an external network.
DIGITAL GLITCHES: One cause of glitches is capacitive coupling from the digital lines to the OUT1 and OUT2 terminals. This can be minimized by guarding the analog pins of the Si7533 (pins 1, $2,15,16$ ) from the digital input pins by a ground track run between pins 2 and 3 and between pins 14 and 15. Note that the analog pins are at one end of the package separated from the digital inputs by $V_{D D}$ and GND to aid guarding.
OUTPUT AMPLIFIER: For low speed applications the AC specifications of the op amp are not critical. In high-speed applications, however, slew rate, settling time, open-loop gain, gain/phase margin specifications of the amplifier should be selected for the desired performance. As mentioned before, the usual bias current compensation resistor at the inverting input of the op amp should not be used. Instead, the amplifier should have a low input bias current over the operating temperature range.

## UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

Figure 5 shows the circuit configuration required for unipolar binary (2-quadrant multiplication) operation. With a DC voltage or current-reference (positive or negative) applied at pin 15, the circuit is a unipolar Digital-to-Analog converter. With an AC reference this circuit provides 2-quadrant
multiplication (digitally controlled attenuation). The reference input voltage can range between - 20 V and +20 V due to the ability of $\mathrm{V}_{\text {REF }}$ to exceed $\mathrm{V}_{\mathrm{DD}}$.

Table 1 shows the digital code input analog voltage


Figure 5. Unipolar Binary Operation (2 - Quadrant)
correspondence. R1 provides full-scale trimming (load the DAC with 1111111111, adjust R1 for Vout $=-V_{\text {REF }}(1023 / 1024)$ ). Full-scale can also be adjusted by omitting R1 and R2 and trimming the magnitude of $V_{\text {REF }}$.

TABLE 1.

| DIGITAL INPUT <br> MSB <br> LSB ANALOG OUTPUT $\left(\mathrm{V}_{\text {OUT }}\right)$ <br> 1111111111 $-(1023 / 1024) \mathrm{V}_{\mathbb{N}}$ <br> 1000000000  <br> 0000000001  <br> 0000000000  | $-(512 / 1024) \mathrm{V}_{\mathbb{I}}$ <br> $-(1 / 1024) \mathrm{V}_{\mathbb{I}}$ <br> 0 V |
| :--- | :---: |

## BIPOLAR BINARY OPERATION (4-QUADRANT MULTIPLICATION)

Figure 6 illustrates the recommended circuit for bipolar operation. With a DC reference of either polarity the circuit provides offset binary operation. With an AC reference, the nine LSBs provide digitally controlled attenuation of the reference input while the MSB provides polarity control.

Siliconix incorporated


Figure 6. Bipolar Operation
(4 - Quadrant Multiplication)

With the DAC loaded to 1000000000 , adjust R1 for $V_{\text {OUT }}=0 \mathrm{~V}$ (alternatively, R1 and R2 can be omitted and the ratio of R3 to R4 can be adjusted for VOUT $=$ 0 V ). Full-scale trimming can be performed by adjusting $V_{\text {REF }}$ or by adjusting the value of R5.

As in unipolar operation the amplifiers must be chosen for low input offset voltage and low input bias current. The input offset voltage of both amplifiers should be adjusted to less than 0.4 mV and be better than 2 mV over the operating temperature range of interest. R3, R4 and R5 must be matched. Mismatches of R5 to R4 and (2 X R3) cause full-scale error. Mismatch of ( $2 \times$ R3) to R4 causes both offset and full-scale errors.

Table 2 illustrates the relationship between the offset binary digital codes and the analog output voltage.

TABLE 2.

| DIGITAL INPUT <br> MSB LSB | ANALOG OUTPUT $\left(\mathrm{V}_{\text {OUT }}\right)$ |
| :---: | :---: |
| 1111111111 | $+(511 / 512) \mathrm{V}_{\mathbb{I N}}$ |
| 1000000001 | $+(1 / 512) \mathrm{V}_{\mathbb{N}}$ |
| 1000000000 | 0 V |
| 0111111111 | $-(1 / 512) \mathrm{V}_{\mathbb{I N}}$ |
| 0000000000 | $-\mathrm{V}_{\mathbb{I N}}$ |

Blpolar Binary Code Table for Circuit of Figure 6

## SINGLE SUPPLY OPERATION

The circuit of Figure 7 shows the Si7533 connected in a voltage switching configuration. The reference voltage is applied to OUT1 and OUT2 is connected to ground. The DAC output is available at pin 15 ( ref pin) and has a constant output impedance equal to R REF. The internal feedback resistor (pin 16) is not used. For better linearity in the voltage switching mode, the Si7240 should be specified.


Figure 7. Single Supply Operation Using Voltage Switching

The reference voltage must always be positive in the voltage switching mode. If pin 1 goes below -0.3 V an internal diode will be turned on. If not limited a large current will flow and may cause device damage. Since the Si7533 is protected for SCR latch-up, removing the abnormally negative reference voltage will restore normal operation provided the maximum current handling capacity ( 20 mA ) has not been exceeded.

Loading on the reference voltage source is code dependent and the response time of the circuit is often determined by the ability of the reference voltage source to handle the changing load conditions. For this reason bypassing of the reference source is required. To maintain linearity the reference voltage at pin 1 should remain within 2.5 V of $G N D$, for $\mathrm{a} \mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}$. If $\mathrm{V}_{\mathrm{DD}}$ is reduced or the reference voltage increased, the DAC's linearity and differential nonlinearity will be degraded.

## CMOS 12-Bit Multiplying DAC

## FEATURES

- 12-Bit Linearity (INL < 1/2 LSB)
- Four Quadrant Multiplication
- Fast Settling (600 ns)
- Monotonic (DNL < 1/2 LSB)
- TTL/CMOS Compatible


## BENEFITS

- Improves System Absolute Accuracy
- Allows Bipolar Reference Inputs
- Increases Data Throughput
- Closed-Loop Servo Stability
- Simplifies Logic Interfacing


## APPLICATIONS

- ATE Systems
- Digitally Controlled Gain/Attenuation
- Function Generators
- Closed-Loop Servo Systems
- Hybrid/Custom

A/D Converters

## DESCRIPTION

The Si7541 is a 12 -Bit multiplying digital-to-analog converter which features true 12-bit integral linearity and monotonicity, fast settling time ( 600 ns ), TTL-compatible logic inputs, and low gain drift of $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ (max). The $1 / 2$ LSB differential nonlinearity specification guarantees monotonicity, thus eliminating instability in closed-loop systems.

Multiplying applications for the Si7541 include digitally controlled amplifiers, attenuators, filters and power supplies. The fast settling time makes the Si7541 ideal for high speed data conversion and hybrid or custom A/D converters.

The Si7541 is built using the Siliconix advanced 5 -micron CMOS process known as PolyMOS ${ }^{\text {m }}$, allowing fast settling time and low glitch impulse. Highly-stable thin film resistors are included on the
chip for low drift over temperature and time. These are laser-trimmed to achieve $1 / 2$ LSB integral nonlinearity ( $\operatorname{INL}$ ) and reduced gain error. An epitaxial layer prevents latch up.

The Si7541 is available in 18-pin PDIP, CerDIP and side braze DIP packages for commercial, J, K suffix ( 0 to $70^{\circ} \mathrm{C}$ ), industrial, A, B suffix ( -40 to $85^{\circ} \mathrm{C}$ ) and military, S, T suffix ( -55 to $125^{\circ} \mathrm{C}$ ) operation, respectively. For surface mount applications, the Si7541 is available in the PLCC-20 ( 0 to $70^{\circ} \mathrm{C}$ ) and the hermetic LCC-20 ( -55 to $125^{\circ} \mathrm{C}$ ). Each package and temperature range is available in two linearity grades.

For more information on the Si7541, please refer to Siliconix Application Note AN87-3.

## PIN CONFIGURATION \& ORDERING INFORMATION



Siliconix
incorporated


DEFINITION OF TERMS

## GAIN ERROR

Gain error or full-scale error is a measure of the difference between an ideal DAC's and the actual device output. For the Si7541, ideal full-scale output is $-(4095 / 4096) \cdot\left(V_{\text {REF }}\right)$. Gain error is adjustable to zero using external trims as shown in Figures 5 and 6.

## OUTPUT LEAKAGE CURRENT

This is the current that appears at OUT1 with the DAC loaded to all Os or at OUT2 with the DAC loaded to all 1s.

## MULTIPLYING FEEDTHROUGH ERROR

This is the AC error due to capacitive feedthrough from VREF to OUT1 with DAC loaded to all O's.

## OUTPUT CURRENT SETTLING TIME

This is the time required for the output current of the DAC to settle to within $1 / 2$ LSB into $100 \Omega$, and is specified for a zero to full scale digital input change.

## PROPAGATION DELAY

This is a measure of the internal circuit delay from the time a digital input changes to the point when the analog output at OUT1 reaches $90 \%$ of its final value.

## DIGITAL TO ANALOG GLITCH IMPULSE

This is a measure of the area of the impulse injected to the analog outputs when the digital inputs change state. It is usually specified as the area of the impulse in $n V$-secs. It is measured with $V_{\text {REF }}=G N D$ and an LHOO32 as the output op amp , and phase compensation capacitor $=0 \mathrm{pF}$.

## ABSOLUTE MAXIMUM RATINGS

$V_{D D}$ to GND ..... 17 V
$V_{\text {REF }}$ to GND ..... 25 V
$V_{\text {RFB }}$ to GND ..... 25 V
Digital Input Voltage to GND ..... $-0.3 \vee$ to $V_{D D}$
$V_{\text {OUT1 }}, V_{\text {OUT2 }}$ to GND -0.3 V to $\mathrm{V}_{\mathrm{DD}}$
Storage Temperature (D, Q, E Suffix) ..... -65 to $150^{\circ} \mathrm{C}$
( $\mathrm{N}, \mathrm{P}$ Suffix) -65 to $125^{\circ} \mathrm{C}$
(J, K Suffix) ............ 0 to $70^{\circ} \mathrm{C}$

Power Dissipation (Package)*
N, P Suffixes **
470 mW
D, E, Q Suffixes *** ............................... 900 mW

* All leads welded or soldered to PC board.
** Derate $6.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$
*** Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$

Siliconix incorporated

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions <br> Unless Otherwise Specified: $\begin{aligned} & V_{\text {DD }}=+15 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT1 }}=\mathrm{V}_{\text {OUT2 }}=0 \mathrm{~V} \\ & \text { Output Amplifler: } \mathrm{OP}-07 \end{aligned}$ |  | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-40,0^{\circ} \mathrm{C} \end{aligned}$ |  | B, K, T GRADE |  | A, J, S GRADE |  |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{6}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| ACCURACY |  |  |  |  |  |  |  |  |  |  |
| Resolution | N |  |  | 1,2,3 |  | 12 |  | 12 |  | LSB |
| Relative Accuracy (Integral Non-Linearity) | INL | (1LSB $=0.024 \%$ of Full Scale) |  | 1,2,3 |  | -1/2 | 1/2 | -1 | 1 |  |
| Differential Nonlinearity | DNL |  |  | 1,2,3 |  | -1/2 | 1/2 | -1 | 1 |  |
| Gain Error | $\mathrm{G}_{\text {FSE }}$ | Measured Using Internal $\mathrm{R}_{\mathrm{FB}}$ |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  | $\begin{array}{r} -12.5 \\ -16.7 \end{array}$ | $\begin{aligned} & 12.5 \\ & 16.7 \end{aligned}$ | $\begin{aligned} & -12.5 \\ & -16.7 \end{aligned}$ | $\begin{aligned} & 12.5 \\ & 16.7 \end{aligned}$ |  |
| Gain Temp Coefficient ${ }^{\text {c }}$ | $\mathrm{TCG}_{\text {FS }}$ | $\Delta$ Gain / $\Delta$ Temperature |  | 1,2,3 | 2 | -5 | 5 | -5 | 5 | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Output Leakage Current | lout1 | $\mathrm{V}_{\text {REF }}= \pm 10 \mathrm{~V}$ | All Digital Inputs $=0 \mathrm{~V}$ | 1 |  | -5 | 5 | -5 | 5 | nA |
|  |  |  |  | 2,3 |  | $\begin{array}{lr} \mathrm{B}: & -10 \\ \mathrm{~K}: & -10 \\ \mathrm{~T}: & -200 \\ \hline \end{array}$ | $\begin{gathered} \hline 10 \\ 10 \\ 200 \\ \hline \end{gathered}$ | $\begin{array}{\|lr\|} \hline \text { A: } & -10 \\ \text { J: } & -10 \\ \text { S: } & -200 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline 10 \\ 10 \\ 200 \\ \hline \end{array}$ |  |
|  | lout2 |  | All Digital Inputs $=V_{D D}$ | 1 |  | -5 | 5 | -5 | 5 |  |
|  |  |  |  | 2,3 |  | $\begin{array}{\|lr\|} \hline \text { B: } & -10 \\ \text { K: } & -10 \\ \text { T: } & -200 \\ \hline \end{array}$ | 10 10 200 | $\begin{array}{\|lr\|} \hline \text { A: } & -10 \\ \text { J: } & -10 \\ \text { S: } & -200 \\ \hline \end{array}$ | $\begin{array}{r} \hline 10 \\ 10 \\ 200 \\ \hline \end{array}$ |  |
| REFERENCE |  |  |  |  |  |  |  |  |  |  |
| Reference Input Resistance (Pin 17 to GND) | $\mathrm{R}_{\text {REF }}$ |  |  | 1,2,3 | 10 | 7 | 18 | 7 | 18 | k $\Omega$ |
| INPUT |  |  |  |  |  |  |  |  |  |  |
| Input HIGH Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  |  | 1,2,3 |  | 2.4 |  | 2.4 |  | V |
| Input LOW Voltage | $\mathrm{V}_{\mathrm{IL}}$ |  |  | 1,2,3 |  |  | 0.8 |  | 0.8 |  |
| Input Current | IIN |  |  | 1,2,3 |  | -1 | 1 | -1 | 1 | $\mu \mathrm{A}$ |
| Input Capacitance ${ }^{\text {c }}$ | $\mathrm{Cl}_{\text {IN }}$ | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ |  |  |  |  | 8 |  | 8 | pF |
| SUPPLY |  |  |  |  |  |  |  |  |  |  |
| Power Supply Rejection | PSRR | $\Delta$ Gain $/ \Delta \mathrm{V}_{\mathrm{DD}}$, | $\Delta V_{D D}= \pm 5 \%$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  | $\begin{aligned} & -0.01 \\ & -0.02 \end{aligned}$ | $\begin{aligned} & 0.01 \\ & 0.02 \end{aligned}$ | $\begin{aligned} & -0.01 \\ & -0.02 \end{aligned}$ | $\begin{aligned} & 0.01 \\ & 0.02 \end{aligned}$ | \%per\% |
| $V_{D D}$ Range ${ }^{\text {e }}$ |  |  |  | 1,2,3 |  | 5 | 16 | 5 | 16 | V |

Siliconix
incorporated

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Speclfied:$\begin{gathered} \mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+10 \mathrm{~V} \\ \mathrm{~V}_{\text {OUT1 }}=\mathrm{V}_{\text {OUT2 }}=0 \mathrm{~V} \\ \text { Output Amplifier: } \mathrm{OP}-07 \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-40,0^{\circ} \mathrm{C} \end{aligned}$ |  | B, K, T GRADE |  | A, J, s GRADE |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{6}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SUPPLY (Cont'd) |  |  |  |  |  |  |  |  |  |
| Supply Current | $I_{\text {D }}$ | All Digital Inputs $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ | 1,2,3 |  |  | 2 |  | 2 | mA |
|  |  | All Digital Inputs 0 V orV DD | 12,3 |  |  | 100 500 |  | $\begin{aligned} & 100 \\ & 500 \end{aligned}$ | $\mu \mathrm{A}$ |
| DYNAMIC |  |  |  |  |  |  |  |  |  |
| Propagation Delay | ${ }^{\text {t }}$ PD | From 50\% of Digital Input to $90 \%$ of Final Analog Output <br> OUT1 load $=100 \Omega$ <br> $C_{\text {EXT }}=13 \mathrm{pF}$ <br> Digital Inputs $=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ or $V_{D D}$ to $O V$ | 1 | 100 |  |  |  |  | ns |
| Digital-to-Analog Glitch Impulse | Is | Output Amplifier: LH0032 $V_{\text {REF }}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{F}}=0 \mathrm{pF}$ Digital Inputs $=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ or $V_{D D}$ to $0 V$ | 1 | 1000 |  |  |  |  | nV-s |
| Multiplying Feedthrough Error (VEF to OUT1) | $\mathrm{MF}_{\mathrm{ER}}$ | $\begin{aligned} V_{\text {REF }}= & 20 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}, \text { Sinewave } \\ & @ 10 \mathrm{kHz} \end{aligned}$ | 1 | 1 |  |  |  |  | $\underset{p-p}{m V}$ |
| Output Current Settling Time | ${ }^{\text {ts }}$ | To 0.01\% of Full Scale Range OUT1 load $=100 \Omega$ $C_{E X T}=13 \mathrm{pF}$ Digital Inputs $=0 \mathrm{~V}$ to $V_{D D}$ or $V_{D D}$ to $O V$ | 1 | 0.6 |  |  |  |  | $\mu \mathrm{s}$ |
| Output Capacitance ${ }^{\text {c }}$ | Cout1 | $\begin{aligned} \text { Digital Inputs } & =\mathrm{V}_{I H} \\ & \mathrm{~V}_{\mathbb{I L}} \end{aligned}$ | 1,2,3 |  |  | $\begin{aligned} & 200 \\ & 70 \end{aligned}$ |  | 200 70 | pF |
|  | C OUT2 |  |  |  |  | $\begin{gathered} 70 \\ 200 \end{gathered}$ |  | $\begin{gathered} 70 \\ 200 \end{gathered}$ |  |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
$e$. Accuracy is not guaranteed over this range.

DIE TOPOGRAPHY


## CAUTION

ESD (Electro-Static-Discharge-Sensitive) device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy
electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

## DETAILED DESCRIPTION

The Si7541 is a 12 -bit multiplying Digital-to-Analog Converter consisting of a highly stable thin film R-2R ladder network and twelve single-pole double-throw current steering NMOS analog switches on a monolithic chip. The binarily weighted CMOS level shifters provide low power TTL/CMOS compatible operation. An external voltage or current reference and an operational amplifier are all that is required for most applications.

The binary weighted currents are switched between the OUT1 and OUT2 bus lines, thus maintaining a constant current in each leg of the ladder regardless of switch states.

The input resistance at $V_{\text {REF }}$ (Figure 1) is always equal to the value "RREF" and is the R-2R ladder characteristic resistance. Since RREF at the $\mathrm{V}_{\text {REF }}$ pin is constant, the reference terminal can be
driven by a reference voltage or a reference current, be it positive, negative or AC. If a current source is used, a low TC external feedback resistor RFB is recommended to define the scale factor.


Figure 1. Si7541 Functlonal Diagram (All Inputs HIGH)

Siliconix
incorporated

## DETAILED DESCRIPTION

Figure 2 illustrates the typical NMOS SPDT switch with its associated CMOS level shifter/driver.


Figure 2. Simplified Schematic Single SPDT Switch


Figure 3. Si7541 Equivalent Circuit (All Inputs LOW)

## EQUIVALENT CIRCUIT ANALYSIS

Figure 3 shows the equivalent circuit for all digital inputs LOW. All reference current is switched to OUT2. The current sources Ileakage are composed of surface and junction leakages to the substrate. The $1 / 4096$ current source represents the constant 1 LSB current drain through the ladder termination resistor. The output capacitance on OUT2 (with all its switches ON) is 200 pF , whereas on OUT1 it is only 70 pF .

The output capacitances are dependent upon the digital input code and vary between the LOW and HIGH values.

Analysis of the circuit for all digital inputs HIGH, as shown in Figure 4 is similar to Figure 3; however the "ON" switches are now on OUT1, hence the 200 pF at that terminal.


Figure 4. Si7541 Equivalent Circuit (All Inputs HIGH)

## APPLICATIONS

## APPLICATIONS HINTS

Static linearity of the Si7541 depends upon the potential of OUT1 and OUT2 (pins 1 and 2) being exactly equal to GND (pin 3). In most applications the DAC is connected to an external output op amp with its non-inverting input tied to ground, which converts its current output into a voltage output signal. The op amp selected should have a low
input bias current (typically less than 75 nA ) and low drift over the operating temperature range. The amplifier's input offset voltage should be nulled to less than $10 \%$ of 1 LSB (typically less than $\pm 200 \mu \mathrm{~V}$ ). The non-inverting input should be connected directly to GND without the usual input bias current compensation resistor. This resistor can cause variable offsets which would create

## APPLICATIONS (Cont'd)

errors. Ground loops should be avoided by taking all pins going to GND to a common point.

The V ${ }_{\text {DD }}$ power supply should have a low noise level and not have transients greater than +17 V .

Unused digital inputs must be grounded or taken to $V_{D D}$. It is also recommended that all digital inputs be taken to ground via a high value ( $1 \mathrm{M} \Omega$ ) resistor to prevent the accumulation of static charges whenever the PC board is not connected to the system.

OUTPUT OFFSET: CMOS DACs exhibit a code dependent output resistance which can cause a code dependent error voltage at the output of the amplifier. The maximum value of this error is $0.67 \mathrm{~V}_{\mathrm{OS}}$, where $\mathrm{V}_{\mathrm{OS}}$ is the amplifier input offset voltage.

To maintain monotonicity it is recommended that $V_{\text {OS }}$ be no greater than ( $25 \times 10^{-6}$ ) ( $V_{\text {REF }}$ ) over the operating temperature range. It is also important that $V_{O S}$ be nulled, either by using the op amp's nulling pins or an external network.

DIGITAL GLITCHES: One cause of glitches is capacitive coupling from the digital lines to the OUT1 and OUT2 terminals. This can be minimized by guarding the analog pins of the Si7541 (pins 1 , $2,17,18$ ) from the digital input pins by a ground track run between pins 2 and 3 and between pins 16 and 17. Note that the analog pins are at one end of the package separated from the digital inputs by $V_{D D}$ and GND to aid guarding.

TEMPERATURE COEFFICIENTS: The Gain temperature coefficient of the Si7541 has a maximum value of $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ and a typical of $2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. This corresponds to worst case gain shifts of 2 LSBs and 0.8 LSBs respectively over a $100^{\circ} \mathrm{C}$ temperature range. When trim resistors R1 and R2 are required to adjust full scale range, low temperature coefficient (approximately $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ) resistors or trim-pots should be selected.

OUTPUT AMPLIFIER: For low speed applications the AC specifications of the op amp are not critical. In high-speed applications, however, slew rate, settling time, open-loop gain, gain/phase margin specifications of the amplifier should be selected for the desired performance. As mentioned before, the usual bias current compensation resistor at the inverting input of the op amp should not be used.

Instead, the amplifier should have a low input bias current over the operating temperature range.

## UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

Figure 5 shows the circuit configuration required for unipolar binary (2-quadrant multiplication) operation. With a DC voltage or current-reference (positive or negative) applied at pin 17, the circuit is a unipolar Digital-to-Analog converter. With an AC reference this circuit provides 2 -quadrant multiplication (digitally controlled attenuation). The reference input voltage can range between - 20 V and +20 V due to the ability of $\mathrm{V}_{\text {REF }}$ to exceed $\mathrm{V}_{\mathrm{DD}}$.


Figure 5. Unipolar Binary Operation (2 - Quadrant)

Table 1 shows the digital code input analog voltage correspondence. R1 provides full-scale trimming (load the DAC with 111111111111 , adjust R1 for $V_{\text {OUT }}=-V_{\text {REF }}(4095 / 4096)$. Full-scale can also be adjusted by omitting R1 and R2 and trimming the magnitude of $\mathrm{V}_{\text {REF }}$.

TABLE 1


Siliconix
incorporated

## BIPOLAR BINARY OPERATION (4-QUADRANT MULTIPLICATION)

Figure 6 illustrates the recommended circuit for bipolar operation. With a DC reference of either polarity the circuit provides offset binary operation. With an AC reference, the eleven LSBs provide digitally controlled attenuation of the reference input while the MSB provides polarity control.


Figure 6. Blpolar Operation
(4-Quadrant Multiplication)

With the DAC loaded to 100000000000 , adjust R1 for VOUT $=0 \vee$ (alternatively, R1 and R2 can be omitted and the ratio of R3 to R4 can be adjusted for VOUT $=0 \mathrm{~V}$ ). Full-scale trimming can be performed by adjusting $V_{\text {REF }}$ or by adjusting the value of R5.

As in unipolar operation the amplifiers must be chosen for low input offset voltage and low input bias current. The input offset voltage of both amplifiers should be adjusted to less than 0.1 mV and be better than 0.5 mV over the operating temperature range of interest. R3, R4 and R5 must be matched. Mismatches of R5 to R4 and (2 X R3) cause full-scale error. Mismatch of ( $2 \times$ R3) to R4 causes both offset and full-scale errors.

Table 2 illustrates the relationship between the offset binary digital codes and the analog output voltage.

TABLE 2

| $\begin{array}{ll}\text { DIGITAL INPUT } \\ \text { MSB } & \text { LSB }\end{array}$ | ANALOG OUTPUT (V ${ }_{\text {OUT }}$ ) |
| :---: | :---: |
| 111111111111 | +(2047/2048) $\mathrm{V}_{\text {IN }}$ |
| 100000000001 | $+(1 / 2048) V_{\mathbb{N}}$ |
| 100000000000 | 0 V |
| 011111111111 | -(1/2048)V |
| 000000000000 | $-\mathrm{V}_{\text {IN }}$ |

## SINGLE SUPPLY OPERATION

The circuit of Figure 7 shows the Si7541 connected in a voltage switching configuration. The reference voltage is applied to OUT1 and OUT2 is connected to ground. The DAC output is available at pin 17 $N_{\text {REF }}$ pin) and has a constant output impedance equal to R ReF. The internal feedback resistor (pin 18) is not used. For better linearity in the voltage switching mode, the Si7240 should be specified.


Figure 7. Single Supply Operation Using Voltage Switching

The reference voltage must always be positive in the voltage switching mode. If pin 1 goes below -0.3 V an internal diode will be turned on. If not limited a large current will flow and may cause device damage. Since the Si7541 is protected for SCR latch-up, removing the abnormally negative reference voltage will restore normal operation

## APPLICATIONS (Cont'd)

provided the maximum current handling capacity ( 20 mA ) has not been exceeded.

Loading on the reference voltage source is code dependent and the response time of the circuit is often determined by the ability of the reference voltage source to handle the changing load
conditions. For this reason bypassing of the reference source is required. To maintain linearity the reference voltage at pin 1 should remain within 2.5 V of $G N D$, for $a V_{D D}=15 \mathrm{~V}$. If $\mathrm{V}_{\mathrm{DD}}$ is reduced or the reference voltage increased, the DAC's linearity and differential nonlinearity will be degraded.

## PIN DESCRIPTION

| PIN NUMBER | DESCRIPTION | PIN NUMBER | DESCRIPTION |
| :---: | :--- | :---: | :--- |
| 1 | Current OUTPUT 1 | 10 | Digital Input (Bit 7) |
| 2 | Current OUTPUT 2 | 11 | Digital Input (Bit 8) |
| 3 | Digital Ground | 12 | Digital Input (Bit 9) |
| 4 | Digital Input (Bit 1) (MSB) | 13 | Digital Input (Bit 10) |
| 5 | Digital Input (Bit 2) | 14 | Digital Input (Bit 11) |
| 6 | Digital Input (Bit 3) | 15 | Digital Input (Bit 12) (LSB) |
| 7 | Digital Input (Bit 4) | 16 | Positive Power Supply |
| 8 | Digital Input (Bit 5) | 17 | Reference Input Voltage |
| 9 | Digital Input (Bit 6) | 18 | Internal Feedback Resistor |

## BURN-IN CIRCUITS



Siliconix incorporated

## FEATURES

- 12-Bit Linearity (INL < 1/2 LSB)
- Four Quadrant Multiplication
- Gain Error < 1 LSB
- Fast Settling (300 ns typ.)
- Monotonic (DNL < $1 / 2$ LSB)
- TTL/CMOS Compatible


## BENEFITS

- Improves System Absolute Accuracy
- Allows Bipolar Reference Inputs
- Reduces Trims
- Increases Data Throughput
- No Seek Errors in Servos
- Simplifies Logic Interfacing


## APPLICATIONS

- ATE Systems
- Digitally Controlled Gain/Attenuation
- Function Generators
- Closed-Loop Servo Systems
- Hybrid/Custom

A/D Converters

## DESCRIPTION

The Si7541A is a 12 -Bit multiplying digital-to-analog converter which features true 12-bit integral linearity and monotonicity, low gain error (1 LSB), fast settling time ( 300 ns typ.), TTL-compatible logic inputs, and low gain drift of $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. The low gain error reduces trim requirements in the system, and the $1 / 2$ LSB differential nonlinearity specification guarantees monotonicity, thus eliminating instability in closed-loop systems.
Multiplying applications for the Si7541A include digitally controlled amplifiers, attenuators, filters and power supplies. The fast settling time makes the Si7541A ideal for high speed data conversion and hybrid or custom A/D converters.
The Si7541A is built using the Siliconix advanced $5-m i c r o n ~ C M O S ~ p r o c e s s ~ k n o w n ~ a s ~ P o l y M O S ~ i m, ~$ allowing fast settling time and low glitch impulse.

Highly-stable thin film resistors are included on the chip for low drift over temperature and time. These are laser-trimmed to achieve $1 / 2$ LSB integral nonlinearity (INL) and reduced gain error. The epitaxial layer prevents latch up.

The Si7541A is available in 18-pin PDIP, CerDIP and side braze DIP packages for commercial, J, K suffix ( 0 to $70^{\circ} \mathrm{C}$ ), industrial, A, B suffix $\left(-40\right.$ to $85^{\circ} \mathrm{C}$ ) and military, S, T suffix ( -55 to $125^{\circ} \mathrm{C}$ ) operation, respectively. For surface mount applications, the Si 7541 A is available in the PLCC-20 $\left(0\right.$ to $\left.70^{\circ} \mathrm{C}\right)$ and the hermetic LCC-20 (-55 to $\left.125^{\circ} \mathrm{C}\right)$. Each package and temperature range is available in two linearity grades.

For more information on the Si7541A, please refer to Siliconix Application Note AN87-3.

## PIN CONFIGURATION \& ORDERING INFORMATION

|  |  |  |  | 12 (LSB) BIT 1 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TEMPER | Re Range A | PACKAGE |  |
|  | $\begin{gathered} \mathrm{Ta}=25^{\circ} \mathrm{C} \\ (\mathrm{LSB}) \end{gathered}$ | $\begin{gathered} \text { PLCC } \\ 0 \text { to } 70^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} \text { PDIP } \\ 0 \text { to } 70^{\circ} \mathrm{C} \end{gathered}$ | CerDIP <br> -40 to $85^{\circ} \mathrm{C}$ | SIDE BRAZE -55 to $125^{\circ} \mathrm{C}$ | $\begin{gathered} \text { LCC } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |
| $\begin{gathered} \pm 1 \\ \pm 1 / 2 \\ \hline \end{gathered}$ | $\begin{aligned} & \pm 6 \\ & \pm 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { Si7541AJP } \\ & \text { SI7541AKP } \end{aligned}$ | SI7541AJN <br> Si7541AKN | Si7541AAQ <br> Si7541ABQ | SI7541ASD <br> Si7541ATD | SI7541ASE <br> Si7541ATE |

## FUNCTION BLOCK DIAGRAM



## DEFINITION OF TERMS

## MULTIPLYING DAC

Digital-to-Analog Converters (DACs) are devices that convert digital data into analog values. A multiplying DAC is a device capable of handling variable reference sources. Its output is the product of two variables: the number represented by the digital input code and the analog reference voltage.

## RESOLUTION

Resolution indicates the number of digital input bits. A 12-bit DAC resolves the full-scale range (FSR) into $2^{12}=4096$ states.

## LSB

Value of the Least Significant Bit. For example, a 12-bit unipolar converter has a 1 LSB step value equal to $V_{\text {REF }} / 2^{12}$ or $V_{\text {REF }} / 4096$ (Volts).

## RELATIVE ACCURACY

Relative accuracy or end-point nonlinearity is a measure of the maximum deviation from a straight line passing through the end points of the DAC transfer function. It is measured after adjusting for zero and full scale errors and is expressed in \% of full scale range or (sub) multiples of 1 LSB.

## DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of $\pm 1$ LSB max over the operating temperature range ensures monotonicity.

## GAIN ERROR

Gain error or full-scale error is a measure of the difference between an ideal DAC's and the actual
device output. For the Si7541A, ideal full-scale output is $-(4095 / 4096) \cdot\left(V_{\text {REF }}\right)$. Gain error is adjustable to zero using external trims as shown in Figures 5 and 6.

## OUTPUT LEAKAGE CURRENT

This is the current that appears at OUT1 with the DAC loaded to all Os or at OUT2 with the DAC loaded to all 1s.

## MULTIPLYING FEEDTHROUGH ERROR

This is the AC error due to capacitive feedthrough from VREF to OUT1 with DAC loaded to all O's.

## OUTPUT CURRENT SETTLING TIME

This is the time required for the output current of the DAC to settle to within $1 / 2$ LSB into $100 \Omega$, and is specified for a zero to full scale digital input change.

## PROPAGATION DELAY

This is a measure of the internal circuit delay from the time a digital input changes to the point when the analog output at OUT1 reaches $90 \%$ of its final value.

## DIGITAL TO ANALOG GLITCH IMPULSE

This is a measure of the area of the impulse injected to the analog outputs when the digital inputs change state. It is usually specified as the area of the impulse in nV -secs. It is measured with $\mathrm{V}_{\text {REF }}=$ GND and an LHOO32 as the output op amp, and phase compensation capacitor $=0 \mathrm{pF}$.

Siliconix
incorporated

| $\mathrm{V}_{\mathrm{DD}}$ to GND ..................................... 17 V | Operating Temperature (S, T Suffix) ...... -55 to $125^{\circ} \mathrm{C}$ <br> (A, B Sufflx) ........ -40 to $85^{\circ} \mathrm{C}$ |
| :---: | :---: |
| $\mathrm{V}_{\text {REF }}$ to GND ..................................... 25 V | ( $\mathrm{J}, \mathrm{K}$ Suffix) . . . . . . . . . 0 to $70^{\circ} \mathrm{C}$ |
|  | Power Dissipation (Package)* <br> N, P Suffixes ** .................................... . 470 mW |
| Digital Input Voltage to GND . . . . . . . . . . . -0.3 V to $\mathrm{V}_{\mathrm{DD}}$ | D, E, Q Suffixes *** .......................... 900 mW |
|  | All leads welded or soldered to PC board. |
| Storage Temperature ( $\mathrm{D}, \mathrm{Q}, \mathrm{E}$ Suffix) ..... -65 to $150^{\circ} \mathrm{C}$ | ** Derate $6.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$ |
| ( $\mathrm{N}, \mathrm{P}$ Suffix) ....... -65 to $125^{\circ} \mathrm{C}$ | *** Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$ |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} V_{\mathrm{DD}}=+15 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V} \\ V_{\text {OUT1 }}=\mathrm{V}_{\text {OUT2 }}=0 \mathrm{~V} \\ \text { Output Amplifier: } \mathrm{OP}-07 \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-40,0^{\circ} \mathrm{C} \end{aligned}$ |  | B, K, T GRADE |  | A, J, S GRADE |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |


| ACCURACY |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | N |  |  | 1,2,3 |  | 12 |  | 12 |  | LSB |
| Relative Accuracy (Integral Non-Linearity) | INL | $(1 L S B=0.024 \%$ | of Full Scale) | 1,2,3 |  | -1/2 | 1/2 | -1 | 1 |  |
| Differential Nonlinearity | DNL |  |  | 1,2,3 |  | -1/2 | 1/2 | -1 | 1 |  |
| Gain Error | $\mathrm{G}_{\text {FSE }}$ | Measured Usin | Internal $\mathrm{R}_{\text {FB }}$ | 2, ${ }^{1}$ |  | -1 -3 | 1 3 | -6 -8 | 6 8 |  |
| Gain Temp Coefflclent ${ }^{\text {c }}$ | $\mathrm{TCG}_{\text {FS }}$ | $\Delta$ Gain $/ \Delta T$ | mperature | 1,2,3 | 2 | -5 | 5 | -5 | 5 | ppm $/{ }^{\circ} \mathrm{C}$ |
| Output Leakage Current | Iout1 | $\mathrm{V}_{\mathrm{REF}}= \pm 10 \mathrm{~V}$ | All Digital Inputs $=0 \mathrm{~V}$ | 1 |  | -5 | 5 | -5 | 5 | nA |
|  |  |  |  | 2,3 |  |   <br> B: -10 <br> K: -10 <br> T: -200 | $\begin{gathered} 10 \\ 10 \\ 200 \\ \hline \end{gathered}$ | $\begin{array}{\|lr\|} \hline \text { A: } & -10 \\ \text { J: } & -10 \\ \text { S: } & -200 \\ \hline \end{array}$ | $\begin{array}{r} 10 \\ 10 \\ 200 \\ \hline \end{array}$ |  |
|  | Iout2 |  | All Digital Inputs $=V_{D D}$ | 1 |  | -5 | 5 | -5 | 5 |  |
|  |  |  |  | 2,3 |  | $\begin{array}{\|lr\|} \hline \text { B: } & -10 \\ \text { K: } & -10 \\ T: & -200 \\ \hline \end{array}$ | 10 10 200 | $\begin{array}{lr} \\ \text { A: } & -10 \\ \text { J: } & -10 \\ \text { S: } & -200\end{array}$ | 10 10 200 |  |


| REFERENCE |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reference Input Resistance (Pin 17 to GND) | $\mathrm{R}_{\text {REF }}$ | 1,2,3 | 10 | 7 | 18 | 7 | 18 | $\mathrm{k} \Omega$ |
| INPUT |  |  |  |  |  |  |  |  |
| Input HIGH Voltage | $\mathrm{V}_{\mathrm{IH}}$ | 1,2,3 |  | 2.4 |  | 2.4 |  | V |
| Input LOW Voltage | $\mathrm{V}_{\mathrm{IL}}$ | 1,2,3 |  |  | 0.8 |  | 0.8 |  |

## ELECTRICAL CHARACTERISTICs ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions <br> Unless Otherwise Specified: $\begin{gathered} \mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+10 \mathrm{~V} \\ \mathrm{~V}_{\text {OUT1 }}=\mathrm{V}_{\text {OUT2 }}=0 \mathrm{~V} \\ \text { Output Amplifler: } \mathrm{OP}-07 \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-40,0^{\circ} \mathrm{C} \end{aligned}$ |  | B, K, T GRADE |  | A, J, S GRADE |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{6}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| INPUT (Cont'd) |  |  |  |  |  |  |  |  |  |
| Input Current | $\mathrm{I}_{\mathbb{N}}$ |  | 1,2,3 |  | -1 | 1 | -1 | 1 | $\mu \mathrm{A}$ |
| Input Capacitance ${ }^{\text {c }}$ | $\mathrm{C}_{\mathrm{IN}}$ | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ |  |  |  | 8 |  | 8 | pF |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Power Supply Rejection | PSRR | $\Delta$ Gain $/ \Delta V_{D D}, \Delta V_{D D}= \pm 5 \%$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  | $\begin{aligned} & -0.01 \\ & -0.02 \end{aligned}$ | $\begin{aligned} & 0.01 \\ & 0.02 \end{aligned}$ | $\begin{aligned} & -0.01 \\ & -0.02 \end{aligned}$ | $\begin{aligned} & 0.01 \\ & 0.02 \end{aligned}$ | \%per\% |
| $V_{D D}$ Range $^{\text {e }}$ |  |  | 1,2,3 |  | 5 | 16 | 5 | 16 | V |
| Supply Current | $I_{\text {D }}$ | All Digital Inputs $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ | 1,2,3 |  |  | 2 |  | 2 | mA |
|  |  | All Digital Inputs 0 V orV VD | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  |  | 100 500 |  | $\begin{aligned} & 100 \\ & 500 \end{aligned}$ | $\mu \mathrm{A}$ |
| DYNAMIC |  |  |  |  |  |  |  |  |  |
| Propagation Delay | ${ }^{\text {t }}$ PD | From 50\% of Digital Input to 90\% of Final Analog Output <br> OUT1 load $=100 \Omega$ <br> $C_{\text {EXT }}=13 \mathrm{pF}$ <br> Digital Inputs $=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ <br> or $\mathrm{V}_{\mathrm{DD}}$ to 0 V | 1 | 100 |  |  |  |  | ns |
| Digital-to-Analog Glitch Impulse | Is | Output Amplifier: LH0032 <br> $V_{\text {REF }}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{F}}=0 \mathrm{pF}$ <br> Digital Inputs $=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ or $V_{D D}$ to $0 V$ | 1 | 1000 |  |  |  |  | nV-s |
| Multiplying Feedthrough Error ( $V_{\text {REF }}$ to OUT1) | MFER | $\begin{aligned} V_{\text {REF }}= & 20 V_{p-p}, \text { Sinewave } \\ & @ 10 \mathrm{kHz} \end{aligned}$ | 1 | 1 |  |  |  |  | $\underset{p-p}{m V}$ |
| Output Current Settling Time | $\mathrm{t}_{s}$ | To $0.01 \%$ of Full Scale Range OUT1 load $=100 \Omega$ <br> $C_{E X T}=13 \mathrm{pF}$ <br> Digital Inputs $=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ or $V_{D D}$ to $O V$ | 1 | 0.3 |  |  |  |  | Hs |
| Output Capacitance ${ }^{\text {c }}$ | Couti | Digital Inputs $=V_{V_{1 L}}$ | 1,2,3 |  |  | 200 70 |  | 200 70 | pF |
|  | C OUT2 |  |  |  |  | $\begin{gathered} 70 \\ 200 \end{gathered}$ |  | $\begin{gathered} 70 \\ 200 \end{gathered}$ |  |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for 'DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. Accuracy is not guaranteed over this range.


CAUTION

ESDS (Electro-Static-Discharge-Sensitive) device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy
electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

DETAILED DESCRIPTION

The Si7541A is a 12-bit multiplying Digital-to-Analog Converter consisting of a highly stable ihin film R-2R ladder network and twelve single-pole double-throw current steering NMOS analog switches on a monolithic chip. The binarily weighted CMOS level shifters provide low power TTL/CMOS compatible operation. An external voltage or current reference and an operational amplifier are all that is required for most applications.

The binary weighted currents are switched between the OUT1 and OUT2 bus lines, thus maintaining a constant current in each leg of the ladder regardless of switch states.

The input resistance at $V_{\text {REF }}$ (Figure 1) is always equal to the value "RREF" and is the R-2R ladder characteristic resistance. Since R REF at the $V_{\text {REF }}$ pin is constant, the reference terminal can be
driven by a reference voltage or a reference current, be it positive, negative or AC. If a current source is used, a low TC external feedback resistor RFB is recommended to define the scale factor.


Figure 1. Si7541A Functional Diagram (All Inputs HIGH)

Figure 2 illustrates the typical NMOS SPDT switch with its associated CMOS level shifter/driver.


Figure 2. Simplified Schematic Single SPDT Switch


Figure 3. SI7541A Equivalent Circuit (All Inputs LOW)

## EQUIVALENT CIRCUIT ANALYSIS

Figure 3 shows the equivalent circuit for all digital inputs LOW. All reference current is switched to OUT2. The current sources lleakage are composed of surface and junction leakages to the substrate. The $1 / 4096$ current source represents the constant 1 LSB current drain through the ladder termination resistor. The output capacitance on OUT2 (with all its switches ON) is 200 pF , whereas on OUT1 it is only 70 pF .

The output capacitances are dependent upon the digital input code and vary between the LOW and HIGH values.

Analysis of the circuit for all digital inputs HIGH, as shown in Figure 4 is similar to Figure 3; however the "ON" switches are now on OUT1, hence the 200 pF at that terminal.


Figure 4. Si7541A Equivalent Circuit (All Inputs HIGH)

## APPLICATIONS

## APPLICATIONS HINTS

Static linearity of the Si7541A depends upon the potential of OUT1 and OUT2 (pins 1 and 2) being exactly equal to GND (pin 3). In most applications the DAC is connected to an external output op amp with its non-inverting input tied to ground, which converts its current output into a voltage output signal. The op amp selected should have a low
input bias current (typically less than 75 nA ) and low drift over the operating temperature range. The amplifier's input offset voltage should be nulled to less than $10 \%$ of 1 LSB (typically less than $\pm 200 \mu \mathrm{~V}$ ). The non-inverting input should be connected directly to GND without the usual input bias current compensation resistor. This resistor can cause variable offsets which would create

Siliconix
incorporated

## APPLICATIONS (Cont'd)

errors. Ground loops should be avoided by taking all pins going to GND to a common point.

The $V_{\text {DD }}$ power supply should have a low noise level and not have transients greater than +17 V .

Unused digital inputs must be grounded or taken to $V_{D D}$. It is also recommended that all digital inputs be taken to ground via a high value ( $1 \mathrm{M} \Omega$ ) resistor to prevent the accumulation of static charges whenever the PC board is not connected to the system.

OUTPUT OFFSET: CMOS DACs exhibit a code dependent output resistance which can cause a code dependent error voltage at the output of the amplifier. The maximum value of this error is $0.67 \mathrm{~V}_{\text {OS }}$, where $\mathrm{V}_{\text {Os }}$ is the amplifier input offset voltage.

To maintain monotonicity it is recommended that $V_{\text {Os }}$ be no greater than ( $25 \times 10^{-6}$ ) $N_{\text {REF }}$ ) over the operating temperature range. It is also important that Vos be nulled, either by using the op amp's nulling pins or an external network.

DIGITAL GLITCHES: One cause of glitches is capacitive coupling from the digital lines to the OUT1 and OUT2 terminals. This can be minimized by guarding the analog pins of the Si7541A (pins 1 , $2,17,18$ ) from the digital input pins by a ground track run between pins 2 and 3 and between pins 16 and 17. Note that the analog pins are at one end of the package separated from the digital inputs by $V_{D D}$ and GND to aid guarding.

TEMPERATURE COEFFICIENTS: The Gain temperature coefficient of the Si7541A has a maximum value of $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ and a typical of $2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ This corresponds to worst case gain shifts of 2 LSBs and 0.8 LSBs respectively over a $100^{\circ} \mathrm{C}$ temperature range. When trim resistors R1 and R2 are required to adjust full scale range, low temperature coefficient (approximately $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ) resistors or trim-pots should be selected.

OUTPUT AMPLIFIER: For low speed applications the AC specifications of the op amp are not critical. In high-speed applications, however, slew rate, settling time, open-loop gain, gain/phase margin specifications of the amplifier should be selected for the desired performance. As mentioned before, the usual bias current compensation resistor at the inverting input of the op amp should not be used.

Instead, the amplifier should have a low input bias current over the operating temperature range.

## UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

Figure 5 shows the circuit configuration required for unipolar binary (2-quadrant multiplication) operation. With a DC voltage or current-reference (positive or negative) applied at pin 17, the circuit is a unipolar Digital-to-Analog converter. With an AC reference this circuit provides 2-quadrant multiplication (digitally controlled attenuation). The reference input voltage can range between - 20 V and +20 V due to the ability of $\mathrm{V}_{\text {REF }}$ to exceed $\mathrm{V}_{\mathrm{DD}}$.


Figure 5. Unipolar Binary Operation (2-Quadrant)

Table 1 shows the digital code input analog voltage correspondence. R1 provides full-scale trimming (load the DAC with 111111111111 , adjust R1 for $V_{\text {OUT }}=-V_{\text {REF }}(4095 / 4096)$. Full-scale can also be adjusted by omitting R1 and R2 and trimming the magnitude of $V_{\text {REF }}$.

TABLE 1

| DIGITAL INPUT <br> MSB |  |
| :---: | :---: |
| LSB |  | ANALOG OUTPUT $\left(\mathrm{V}_{\text {OUT }}\right) ~\left(\begin{array}{c}11111111111\end{array}\right.$

Unipolar Binary Code Table for Circuit of Figure 5

## BIPOLAR BINARY OPERATION

## (4-QUADRANT MULTIPLICATION)

Figure 6 illustrates the recommended circuit for bipolar operation. With a DC reference of either polarity the circuit provides offset binary operation. With an AC reference, the eleven LSBs provide digitally controlled attenuation of the reference input while the MSB provides polarity control.


Figure 6. Bipolar Operation
(4-Quadrant Multiplication)

With the DAC loaded to 100000000000 , adjust R1 for $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ (alternatively, R1 and R2 can be omitted and the ratio of R3 to R4 can be adjusted for $V_{\text {OUT }}=0 \mathrm{~V}$ ). Full-scale trimming can be performed by adjusting $V_{\text {REF }}$ or by adjusting the value of R5.

As in unipolar operation the amplifiers must be chosen for low input offset voltage and low input bias current. The input offset voltage of both amplifiers should be adjusted to less than 0.1 mV and be better than 0.5 mV over the operating temperature range of interest. R3, R4 and R5 must be matched. Mismatches of R5 to R4 and ( $2 \times$ R3) cause full-scale error. Mismatch of ( $2 \times$ R3) to R4 causes both offset and full-scale errors.

Table 2 illustrates the relationship between the offset binary digital codes and the analog output voltage.

TABLE 2


## SINGLE SUPPLY OPERATION

The circuit of Figure 7 shows the Si7541A connected in a voltage switching configuration. The reference voltage is applied to OUT1 and OUT2 is connected to ground. The DAC output is available at pin 17 ( REF pin) and has a constant output impedance equal to RREF. The internal feedback resistor (pin 18) is not used. For better linearity in the voltage switching mode, the Si7240 should be specified.


Figure 7. Single Supply Operation Using Voltage Switching

The reference voltage must always be positive in the voltage switching mode. If pin 1 goes below -0.3 V an internal diode will be turned on. If not limited a large current will flow and may cause device damage. Since the Si7541A is protected for SCR latch-up, removing the abnormally negative reference voltage will restore normal operation

Siliconix
incorporated
APPLICATIONS (Cont'd)
provided the maximum current handling capacity ( 20 mA ) has not been exceeded.

Loading on the reference voltage source is code dependent and the response time of the circuit is often determined by the ability of the reference voltage source to handle the changing load
conditions. For this reason bypassing of the reference source is required. To maintain linearity the reference voltage at pin 1 should remain within 2.5 V of $G N D$, for $a V_{D D}=15 \mathrm{~V}$. If $\mathrm{V}_{D D}$ is reduced or the reference voltage increased, the DAC's linearity and differential nonlinearity will be degraded.

PIN DESCRIPTION (DIP)

| PIN NUMBER | DESCRIPTION | PIN NUMBER | DESCRIPTION |
| :---: | :--- | :---: | :--- |
| 1 | Current OUTPUT 1 | 10 | Digital Input (Bit 7) |
| 2 | Current OUTPUT 2 | 11 | Digital Input (Bit 8) |
| 3 | Digital Ground | 12 | Digital Input (Bit 9) |
| 4 | Digital Input (Bit 1) (MSB) | 13 | Digital Input (Bit 10) |
| 5 | Digital Input (Bit 2) | 14 | Digital Input (Bit 11) |
| 6 | Digital Input (Bit 3) | 15 | Digital Input (Bit 12) (LSB) |
| 7 | Digital Input (Bit 4) | 16 | Positive Power Supply |
| 8 | Digital Input (Bit 5) | 17 | Reference Input Voltage |
| 9 | Digital Input (Bit 6) | 18 | Internal Feedback Resistor |

BURN-IN CIRCUITS



Siliconix
incorporated

## Microprocessor-Compatible 12-Bit CMOS Multiplying DAC

## FEATURES

- Double-Buffered 4-Bit

TTL-Compatible Latches

- True 12-Bit Linearity
(INL < 1/2 LSB)
- Low Gain Drift:
( $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max)
- Full 4-quadrant

Multiplication

- Single +5 Volt

Supply Operation

BENEFITS

- Simplified Microprocessor Interface
- Improved System Accuracy
- Reduced Calibration Requirements
- Allows AC Attenuation Without Biasing
- Reduced Power Consumption


## APPLICATIONS

- 4 and 8 -Bit Microprocessor Controlled Systems
- ATE
- Instrumentation
- Digitally-Controlled Attenuators
- Avionics


## DESCRIPTION

The Si7542 is a precision 12 -bit CMOS multiplying DAC designed for direct interface to 4 - or 8 -bit microprocessors.

The Si7542 consists of three 4-bit data registers, a 12-bit DAC register, address decoding logic and a 12-bit CMOS multiplying DAC. Data is loaded into the data registers in three 4-bit bytes, and subsequently transferred to the 12-bit DAC register. All data loading or data transfer operations are identical to the WRITE cycle of a static RAM. A Clear input allows the DAC register to be easily reset to all zeros when powering up the device.

The Si7542 is manufactured using the Siliconix

PolyMOS ${ }^{\text {™ }}$ process with thin film resistors, which are laser trimmed for high accuracy. Multiplying capability, 12 -bit linearity, low power dissipation, $+5 \vee$ operation, small size and easy $\mu \mathrm{P}$ interface make the Si7542 ideal for many instrumentation, industrial control and avionics applications. An epitaxial layer prevents latchup.
The Si7542 is available in the following packages and temperature ranges: 16 -pin plastic DIP and PLCC-20 for commercial, J, K suffix ( 0 to $70^{\circ} \mathrm{C}$ ) operation, 16 -pin CerDIP for industrial, A, B suffix ( -40 to $85^{\circ} \mathrm{C}$ ) operation, 16 -pin Side Braze and LCC-20 for military, S, T suffix ( -55 to $125^{\circ} \mathrm{C}$ ) operation.

## PIN CONFIGURATION



Siliconix incorporated

FUNCTIONAL BLOCK DIAGRAM


## ORDERING INFORMATION

| $\begin{gathered} \text { INL } \\ \text { Tmin -Tmax } \\ \text { (LSB) } \end{gathered}$ | $\begin{aligned} & \text { GAIN } \\ & \text { ERROR } \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \text { (LSB) } \\ & \hline \end{aligned}$ | TEMPERATURE RANGE AND PACKAGE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { PLASTIC } \\ & 0 \text { to } 70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { PLCC-20 } \\ & 0 \text { to } 70^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | $\begin{gathered} \text { CerDIP } \\ -40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ | SIDE BRAZE <br> -55 to $125^{\circ} \mathrm{C}$ | $\begin{gathered} \text { LCC }-20 \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |
| $\pm 1$ | $\pm 12.3$ | SI7542JN | S17542JP | SI7542AQ | SI7542SD | SI7542SE |
| $\pm 1 / 2$ | $\pm 12.3$ | Si7542KN | SI7542KP | SI7542BQ | Si7542TD | SI7542TE |
| $\pm 1 / 2$ | $\pm 1$ | SI7542GKN | SI7542GKP | Si7542GBQ | SI7542GTD | Si7542GTE |

ABSOLUTE MAXIMUM RATINGS*

| $\mathrm{V}_{\mathrm{DD}}$ to AGND . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V , +17 V | (D, E Suffix) .............................. - 55 to $125^{\circ} \mathrm{C}$ |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ to DGND . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V , +17 V |  |
| $V_{\text {REF }}$ to AGND . ................................. $\pm 25 \mathrm{~V}$ | Power Dissipation (Package)** |
| $\mathrm{V}_{\text {RFB }}$ to AGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 25 \mathrm{~V}$ | 16-Pin Plastic DIP*** . . . . . . . . . . . . . . . . . . . . . 470 mW |
| Digital Input Voltage to DGND . . . . . . . - $0.3 \mathrm{~V},+15.3 \mathrm{~V}$ | 16-Pin Ceramic Side Braze**** . . . . . . . . . . . . . . 900 mW |
|  | 20-Pin Plastic Leaded Chip Carrier . . . . . . . . . . . . . . . . . 9.900 mbw |
| AGND to DGND ......................... -0.3 V to $\mathrm{V}_{D D}$ |  |
| DGND to AGND . ...................... -0.3 V to $\mathrm{V}_{\mathrm{DD}}$ | Stress ratings only. Exposure to absolute max rating conditions for extended periods may affect device |
| Storage Temperature .................... - 65 to $150^{\circ} \mathrm{C}$ | reliability. |
| Operating Temperature: | ** All leads welded or soldered to PC Board. |
| ( $\mathrm{N}, \mathrm{P}$ Sufflx) . . . . . . . . . . . . . . . . . . . . . . . . . . 0 to $70{ }^{\circ} \mathrm{C}$ | *** Derate $6.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. |
| (Q Suffix) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 to $80{ }^{\circ} \mathrm{C}$ | ** Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwlse Speclfied:$\begin{gathered} \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V} \\ \mathrm{~V}_{\text {OUT } 1}=\mathrm{V}_{\text {OUT2 } 2}=0 \mathrm{~V} \\ \text { Output Amplifier: } 0 \mathrm{OP}-07 \end{gathered}$ | LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-40,0^{\circ} \mathrm{C} \end{aligned}$ |  | ALL GRADES EXCEPT AS NOTED |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |


| ACCURACY |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | N |  |  | 1,2,3 |  | 12 |  | Blts |
| Relative Accuracy (Integral Non-Linearlty) | INL | $\begin{gathered} (1 \text { LSB }=0.024 \% \\ \text { of Full } \mathrm{Scale}) \end{gathered}$ | All Other Grades | 1,2,3 |  | -0.5 | 0.5 | LSB |
|  |  |  | A, J, S Grades | 1,2,3 |  | -1 | 1 |  |
| Differentlal Nonlinearity | DNL | Monotonic to 12-Bits |  | 1,2,3 |  | -1 | 1 |  |
|  |  | A, J, S Grades |  | 1,2,3 |  | -2 | 2 |  |
| Gain Error ${ }^{\text {e }}$ | $\mathrm{G}_{\text {FSE }}$ | GB, GK, | GT Grades | 11 |  | -1 -2 | 1 |  |
|  |  | J, K Grades |  | $\underset{2,3}{1}$ |  | $\begin{aligned} & -12.3 \\ & -13.5 \end{aligned}$ | $\begin{aligned} & 12.3 \\ & 13.5 \end{aligned}$ |  |
|  |  | A, B, S, T Grades |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  | $\begin{aligned} & -12.3 \\ & -14.5 \end{aligned}$ | $\begin{aligned} & 12.3 \\ & 14.5 \end{aligned}$ |  |
| Gain Temp Coefficlent ${ }^{\text {c }}$ | TC GFS | $\Delta$ Gain $/ \Delta$ Temperature |  | 1,2,3 | 2 | -5 | 5 | $\mathrm{ppm}_{\mathrm{o}^{\mathrm{C}}} /$ |
| Power Supply Rejection | PSRR | $\begin{gathered} \Delta \text { Gain } I \Delta V_{D D} \\ V_{D D}= \pm 5 \% \end{gathered}$ |  | $\begin{gathered} 1 \\ 2,3 \\ \hline \end{gathered}$ |  | $\begin{aligned} & -0.005 \\ & -0.01 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.005 \\ & 0.01 \\ & \hline \end{aligned}$ | $\begin{gathered} \text { \% } \\ \text { per } \\ \% \\ \hline \end{gathered}$ |
| Output Leakage Current | IOUT1, <br> I OUT2 | DAC Loaded with All Zeros: I out1 DAC Loaded with All Ones: I out2 |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  | $\begin{gathered} -1 \\ -200 \end{gathered}$ | $\begin{gathered} 1 \\ 200 \end{gathered}$ | nA |
|  |  | J, K, GK Grades |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  | $\begin{gathered} -1 \\ -10 \end{gathered}$ | $\begin{gathered} 1 \\ 10 \end{gathered}$ |  |

## DYNAMIC



Siliconix
incorporated

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER |  | SYMBOL | Test Conditions Unless Otherwise Specified: $\begin{gathered} \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+10 \mathrm{~V} \\ \mathrm{~V}_{\text {OUT } 1}=\mathrm{V}_{\text {OUT } 2}=0 \mathrm{~V} \end{gathered}$ <br> Output Amplifier: OP-07 | LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-40,0^{\circ} \mathrm{C} \end{aligned}$ |  | ALL GRADES EXCEPT AS NOTED |  |  |
|  |  | TEMP |  | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| REFERENCE |  |  |  |  |  |  |  |  |
| Reference Input Resistance |  |  | $\mathrm{R}_{\text {REF }}$ |  | 1,2,3 | 10 | 8 | 25 | $k \Omega$ |
| LOGIC INPUTS |  |  |  |  |  |  |  |  |
| Logle HIGH Voltage |  |  | $\mathrm{V}_{\mathrm{IH}}$ |  | 1,2,3 |  | 3 |  | V |
| Logic LOW Voltage |  | $\mathrm{V}_{\text {IL }}$ |  | 1,2,3 |  |  | 0.8 |  |  |
| Input Current |  | $\mathrm{I}_{1 \times}$ | $\mathrm{V}_{\mathbb{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ | 1,2,3 | 0.001 | -1 | 1 | $\mu \mathrm{A}$ |  |
| Input Capacitance ${ }^{\text {c }}$ |  | $C_{\text {IN }}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 1,2,3 |  |  | 8 | pF |  |
| TIMING ${ }^{\text {h }}$ |  |  |  |  |  |  |  |  |  |
| WRITE Pulse Width |  | ${ }^{\text {twR }}$ | See Timing Diagram (Figure 7) | 1,2,3 | 120 | 220 |  | ns |  |
| Address to WRITE Hold Time |  | $t_{\text {AWH }}$ |  | 1,2,3 | 50 | 65 |  |  |  |
| Chip Select to WRITE Hold Time |  | ${ }^{\text {town }}$ |  | 1,2,3 | 50 | 100 |  |  |  |
| CLEAR Pulse |  | $t_{\text {CLR }}$ |  | 1,2,3 | 200 | 300 |  |  |  |
| Chip Select to WRITE Setup Time | Byte Loading | tows |  | 1,2,3 | 60 | 130 |  |  |  |
| Address Valld to WRITE Setup Time |  | $t_{\text {aws }}$ |  | 1,2,3 | 80 | 180 |  |  |  |
| Data Setup Time |  | ${ }^{\text {t }}$ DS |  | 1,2,3 | 50 | 65 |  |  |  |
| Data Hold TIme |  | $t_{\text {DH }}$ |  | 1,2,3 | 50 | 65 |  |  |  |
| Chip Select to WRITE Setup Time |  | ${ }^{\text {tows }}$ |  | 1,2,3 | 60 | 150 |  |  |  |
| Address Valld to WRITE Setup Time |  | ${ }^{\text {taws }}$ |  | 1,2,3 | 120 | 240 |  |  |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Supply Voltage |  | $V_{D D}$ | $5 \mathrm{~V} \pm 5 \%$ for Specifled Performance | 1,2,3 |  | 4.5 | 16.5 | V |  |
| Supply Current |  | $I_{\text {DD }}$ | Digital Inputs $=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ | 1,2,3 |  |  | 2.5 | mA |  |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ (Cont'd.)

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebralc convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. Gain error is measured using internal $R_{F B}$ only. Gain error can be trimmed to zero using circults of Figures 5 and 6.
f. Measured to $1 / 2$ LSB. OUT1 Load $=100 \Omega$, DAC output measured from falling edge of WR.
g. Feedthrough error may be reduced by connecting the metal lid on the side braze package to DGND.
h. Sample tested at $25^{\circ} \mathrm{C}$ to ensure compliance.

## CAUTION

ESDS (Electro-Static-Discharge-Sensitive) device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy
electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.


## RELATIVE ACCURACY

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero and full scale and is expressed in \% or ppm of full scale range or (sub) multiples of 1 LSB.

## DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of $\pm 1$ LSB max over the operating temperature range insures monotonicity.

## GAIN ERROR

Gain error or full-scale error is a measure of the difference between an ideal DAC's and the actual device output. For the Si7542, ideal full-scale output is $-(4095 / 4096) \cdot\left(V_{\text {REF }}\right)$. Gain error is adjustable to zero using external trims as shown in Figures 5 and 6.

## OUTPUT LEAKAGE CURRENT

Current which appears at OUT1 with the DAC register loaded to all 0's or at OUT2 with the DAC register loaded to all 1 's.

## MULTIPLYING FEEDTHROUGH ERROR

$A C$ error due to capacitive feedthrough from $V_{\text {REF }}$ terminal to OUT1 with DAC register loaded to all 0's.

DETAILED DESCRIPTION

## GENERAL CIRCUIT INFORMATION

The Si7542, a 12-bit multiplying D/A converter, consists of a highly stable thin-film R-2R ladder and twelve N -channel current switches on a monolithic chip. Most applications require the addition of only an output operational amplifier and a voltage or current reference.
The simplified D/A circuit is shown in Figure 1. An inverted R-2R ladder structure is used, that is, the binarily weighted currents are switched between the OUT1 and OUT2 bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.


Figure 1. SI7542 Functional Diagram (All Inputs HIGH)


6

Figure 2. Simplified Schematic, Single SPDT Switch

One of the current switches is shown in Figure 2. The input resistance at $V_{\text {REF }}$ (Figure 1) is always equal to $R_{\text {LDR }} \quad R_{\text {LDR }}$ is the R-2R ladder characteristic resistance and is equal to value "RREF"). Since RREF at the $V_{\text {REF }}$ pin is constant, the reference terminal can be driven by a reference voltage or a reference current, $A C$ or $D C$, of positive or negative polarity. (If a current source is used, a low temperature coefficient external RFB is recommended to define scale factor.)

## DETAILED DESCRIPTION (Cont'd)

## EQUIVALENT CIRCUIT ANALYSIS

The equivalent circuits for all digital inputs LOW and all digital inputs HIGH are shown in Figures 3 and 4. In Figure 3 with all digital inputs LOW, the reference current is switched to OUT2. The current source lleakage is composed of surface and junction leakages to the substrate, while the $1 / 4096$ current source represents a constant 1-bit current drain through the termination resistor on the R-2R ladder. The "ON" capacitance of the output N -channel switch is 200 pF , as shown on the OUT2 terminal. The "OFF" switch capacitance is 70 pF , as shown on the OUT1 terminal. Analysis of the circuit for all digital inputs HIGH, as shown in Figure 4, is similar to Figure 3; however, the "ON" switches are now on terminal OUT1, hence the 200 pF at that terminal.


Figure 3. Si7542 Equivalent Circuit (All Inputs LOW)

## APPLICATIONS

## UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

Figure 5 shows the analog circuit connections required for unipolar binary (2-quadrant multiplication) operation. The logic inputs are omitted for clarity. With a DC reference voltage or current (positive or negative polarity) applied at pin 15, the circuit is a unipolar D/A converter. With an AC reference voltage or current the circuit provides 2-quadrant multiplication (digitally controlled attenuation). The input/output relationship is shown in Table 1.


Figure 5. Unipolar Binary Operation (2-Quadrant)

TABLE 1.

| $\begin{array}{lr}\text { DIGITAL INPUT } \\ \text { MSB } & \text { LSB }\end{array}$ | ANALOG OUTPUT (VOUT ) |
| :---: | :---: |
| 111111111111 | -(4095/4096) $\mathrm{V}_{\text {REF }}$ |
| 100000000000 | $-(1 / 2) V_{\text {REF }}$ |
| 000000000001 | $-(1 / 4096) V_{\text {REF }}$ |
| 000000000000 | 0 V |

Unipolar Binary Code Table for Circult of Figure 5

R1 provides full scale trim capability, i.e. load the DAC register to 11111111 1111, adjust R1 for VOUT $=(4095 / 4096)\left(-V_{\text {REF }}\right)$. Alternatively, full scale can be adjusted by omitting R1 and R2 and trimming the reference voltage magnitude.

C1 phase compensation (10 to 25 pF ) may be required for stability when using a high speed amplifier. ( C 1 is used to cancel the pole formed by the DAC internal feedback resistance and the output capacitance at OUT1).

Amplifier A1 should be selected or trimmed to provide $V_{\text {OS }}<10 \%$ of the voltage resolution at $V_{\text {OUT }}$. Additionally, the amplifier should exhibit a bias current which is low over the temperature range of interest (bias current causes output offset at VOUT equal to $I_{B}$ times $R_{F B} ; R_{F B}$ is nominally $10 \mathrm{k} \Omega$ ).

## BIPOLAR OPERATION

## (4-QUADRANT MULTIPLICATION)

Figure 6 and Table 2 illustrate the circuitry and code relationship for bipolar operation. With a DC reference (positive or negative polarity) the circuit provides offset binary operation. With an AC reference, the eleven LSBs provide digitally controlled attenuation of the AC reference while the MSB provides polarity control.


Figure 6. Blpolar Operation (4-Quadrant Multiplication)

TABLE 2.

| $\begin{array}{lr}\text { DIGITAL INPUT } \\ \text { MSB } & \text { LSB }\end{array}$ | ANALOG OUTPUT (VOUT ${ }_{\text {I }}$ |
| :---: | :---: |
| 111111111111 100000000001 100000000000 011111111111 000000000000 | $\begin{gathered} +(2047 / 2048) V_{\text {REF }} \\ +(1 / 2048) V_{\text {REF }} \\ 0 \mathrm{~V} \\ -(1 / 2048) V_{\text {REF }} \\ -V_{\text {REF }} \end{gathered}$ |

With the DAC register loaded to 100000000000 , adjust R1 for VOUT $=0 \mathrm{~V}$ (alternatively, one can omit R1 and R2 and adjust the ratio of R3 to R4 for $V_{\text {OUT }}=0 \mathrm{~V}$ ). Full scale trimming can be accomplished by adjusting the amplitude of $\mathrm{V}_{\text {REF }}$ or by varying the value of R5.

As in unipolar operation, A1 must be chosen for low $V_{O S}$ and low $I_{B}$. R3, R4 and R5 must be selected for matching and tracking. Mismatch of 2R3 to R4 causes both offset and Full Scale error. Mismatch of R5 to R4 or 2R3 causes Full Scale error. C1 phase compensation ( 10 pF to 25 pF ) may be required for stability.

## INTERFACE LOGIC INFORMATION

The Si7542 is designed to interface as a memory-mapped output device.
A typical system configuration is shown in Figure 8. $\overline{\mathrm{CS}}$ is the decoded device address, and is derived by decoding the three higher order address bits. A0 and A1 are the operation address, and are decoded internally in the Si7542 to point to the desired loading operation (i.e., load high byte,
middle byte, low byte or DAC register). Table 3 shows the Si7542 truth table.

All data loading operations are identical to the write cycle of a RAM as shown in Figure 7.

Additionally, the $\overline{C L R}$ input allows the Si7542 DAC register to be cleared asynchronously to 00000000 0000. When operating the Si7542 in a unipolar mode (Figure 5), a CLEAR causes the DAC output to assume 0 V . In the bipolar mode (Figure 6), a CLEAR causes the DAC output to go to $-V_{\text {REF }}$.

## IN SUMMARY:

1. The Si7542 DAC register can be asynchronously cleared with the $\overline{C L R}$ input.
2. Each Si7542 requires four locations in memory.
3. Performing any of the four basic loading operations (i.e., load low byte data register, middle byte data register, high byte data register or 12-bit DAC register) is accomplished by executing a memory WRITE operation to the applicable address location for the required DAC operation.

TABLE 3. Si7542 Truth Table

| SI7542 Control Inputs ${ }^{1}$ |  |  |  |  | Si7542 Operation |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A1 | A0 | $\overline{\mathrm{CS}}$ | $\overline{W R}^{2,3}$ | $\overline{\text { CLR }}$ |  |  |
| X | X | X | X | 0 | Resets DAC 12-Bit Register to Code 000000000000 |  |
| X | X | 1 | X | 1 | No Operation Device Not Selected |  |
| 0 | 0 | 0 | 7 | 1 | Load LOW-Byte ${ }^{4}$ Data Reglster | Load Applicable <br> Data Register with <br> Data at D0-D3 |
| 0 | 1 | 0 | 7 | 1 | Load MIDDLE-Byte ${ }^{4}$ <br> Data Register |  |
| 1 | 0 | 0 | $\Psi$ | 1 | Load HIGH-Byte ${ }^{4}$ Data Register |  |
| 1 | 1 | 0 | 凹 | 1 | Load 12-Bit DAC Register with Data in LOW-Byte, MIDDLE-Byte and HIGH-Byte Data Registers |  |

Notes:

1. 1 Indicates logic HIGH, 0 indicates logic LOW, $X$ Indicates don't care.
2. This control signal is level triggered.
3. $\mathcal{Z}$ indicates register latches are transparent when $\overline{W R}=0$, data are stored on edge shown.
4. (MSB) XXXX XXXX XXXX (LSB)
$\underset{\text { Byte }}{\text { HIGH- }} \begin{gathered}\text { MIDDLE- } \\ \text { Byte }\end{gathered}$

Siliconix incorporated


NOTE: TIMING MEASUREMENT REFERENCE LEVEL IS $\frac{\mathrm{V}_{\mathrm{IH}}+\mathrm{V}_{\mathrm{IL}}}{2}$
Figure 7. Si7542 Timing Diagram

## APPLICATION HINTS

The Si7542 is a precision 12-bit multiplying DAC designed for system interface. To ensure system performance consistent with Si7542 specifications, careful attention must be given to the following:

1. Ground Management: Voltage differences between the Si7542 AGND and DGND cause loss of accuracy. (DC voltage difference between the grounds introduces gain error. AC or transient voltages between the grounds cause noise injection into the analog output.) The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the Si7542. In more complex systems where the AGND-DGND connection is at a distant place, it is recommended that diodes be connected in inverse parallel between the Si7542 AGND and DGND pins (1N914 or equivalent).
2. Output Amplifier Offset: CMOS DACs exhibit a code-dependent output resistance which in turn causes a code-dependent amplifier noise gain. The effect is a differential nonlinearity term at the amplifier output which depends on $V_{\text {OS }}$ NOS is amplifier input offset voltage). This differential nonlinearity term adds to the R-2R differential nonlinearity. To maintain monotonic operation, it is recommended that amplifier $\mathrm{V}_{\mathrm{OS}}$
be no greater than $10 \%$ of the DAC's output resolution over the temperature range of interest (output resolution $=\mathrm{V}_{\text {REF }} / 4096$ ).
3. High Frequency Considerations: Si7542 output capacitance works in conjunction with the amplifier feedback resistance to add a pole to the open loop response. This not only reduces closed loop bandwidth, but can also cause ringing or oscillation if the spurious pole frequency is less than the amplifier's 0 dB crossover frequency. Stability can be restored by adding a phase compensation capacitor in parallel with the feedback resistor.
4. Gain Temperature Coefficients: The gain temperature coefficient of the Si7542 has a maximum value of $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ and a typical value of $2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. This corresponds to gain shifts of 2.0 LSBs and 0.82 LSBs respectively over a $100^{\circ} \mathrm{C}$ temperature range. When trim resistors are used to adjust full-scale range as shown in Figures 5 and 6 the temperature coefficient of R1 and R2 should be taken into account. It may be shown that the additional gain temperature coefficients introduced by R1 and R2 may be approximately expressed as follows:
$\begin{aligned} & \text { T. C. Contribution } \\ & \text { due to } 11\end{aligned}=-\frac{\mathrm{R1}}{\mathrm{R}_{\mathrm{REF}}}\left(\gamma_{1}+300\right)$
$\xrightarrow[\text { T. C. Contribution }]{\text { due to } 2}=+\frac{\mathrm{R} 2}{\mathrm{R}_{\mathrm{REF}}}\left(\gamma_{2}+300\right)$

Where $\gamma 1$ and $\gamma 2$ are the temperature coefficients in ppm $/{ }^{\circ} \mathrm{C}$ of R 1 and R 2 respectively and $\mathrm{R}_{\text {REF }}$ is the DAC input $R_{\text {REF }}$ resistance at the $\mathrm{V}_{\text {REF }}$ terminal. For high quality wire-wound resistors and trimming potentiometers $y$ is of the the order of 50 $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$. It will be seen that if R1 and R2 are small compared with $\mathrm{R}_{\text {REF }}$ their contribution to gain temperature coefficient will also be small. For the
standard Si7542 gain error specification of $\pm 12.3$ LSBs it is recommended that R1 $=120 \Omega$ and R2 $=$ $60 \Omega$. With $\gamma=50$, these values result in an overall maximum gain error temperature coefficient of:

$$
5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}+\frac{60 \Omega}{10 \mathrm{k} \Omega}(50+300)=6.5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}
$$

However, if the Si7542GTD is used which has a specified gain error of $\pm 1$ LSB, then with R1 $=10 \Omega$ and $\mathrm{R} 2=5 \Omega$ the maximum gain temperature coefficient is increased by only $0.17 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. Where possible R1 should be a select-on-test fixed resistor since the resulting gain temperature coefficient will be tighter in all cases.

## INTERFACING

## Si7542 INTERFACE TO MC6800

A typical 6800 system configuration is shown in Figure 8. Since the Si7542 contains four registers, each Si7542 is assigned four locations in memory. AO and A1 provide the operational addresses and are decoded internally to point to the desired register. Register loading is accomplished by executing a memory WRITE instruction to one of the
four addresses. Table 4 gives a sample loading subroutine.

Choosing an arbitrary start address of 7542, locations 7558,7559 and 755A select the low, middle and high byte registers respectively while address 755 B selects the 12 -bit DAC register. The 12-bit data to be passed to the subroutine is stored in 4-bit bytes in the lower halves of locations 755C, 755D and 755E.


Figure 8. Interfacing the Si7542 to an MC6800 Microprocessor

Siliconix incorporated

TABLE 4.
Sample Subroutine for S17542-MC6800 Interface

| LOC | CODE | MNEM | REMARKS |
| :---: | :---: | :---: | :---: |
| XXXX | BD | JSR | Jump to subroutine |
| XXXY | 75 |  |  |
| XXXZ | 42 |  |  |
| 7542 | B6 | LDA | Low-Byte Data $\rightarrow$ A |
| 7543 | 75 |  |  |
| 7544 | 5C |  |  |
| 7545 | B7 | STA | Load Low-Byte register |
| 7546 | 75 |  |  |
| 7547 | 58 |  |  |
| 7548 | B6 | LDA | Med-Byte data $\rightarrow$ A |
| 7549 | 75 |  |  |
| 754A | 5D |  |  |
| 754B | B7 | STA | Load Med-Byte register |
| 754C | 75 |  |  |
| 754D | 59 |  |  |
| 754E | B6 | LDA | High-Byte data $\rightarrow$ A |
| 754F | 75 |  |  |
| 7550 | 5E |  |  |
| 7551 | B7 | STA | Load High-Byte register |
| 7552 | 75 |  |  |
| 7553 | 5A |  |  |
| 7554 | B7 | STA | DAC register loaded |
| 7555 | 75 |  |  |
| 7556 | 5B |  |  |
| 7557 | 39 | RTS | Return from subroutine |
| 7558 |  |  | Low-Byte reglster address |
| 7559 |  |  | Med-Byte register address |
| 755A |  |  | High-Byte register address |
| 755B |  |  | DAC register address |
| 755C |  |  | Low-Byte data |
| 755D |  |  | Med-Byte data |
| 755E |  |  | High-Byte data |

## Si7542 INTERFACE TO 8085A

The typical 8085A system configuration is shown in Figure 9. The Si7542 $\overline{\mathrm{CS}}$ input is decoded from the three high order address lines A13-A15. The 8085A $\overline{W R}$ output is directly connected to the $\overline{W R}$ input of the Si7542. Table 5 gives a sample loading subroutine. The 12 -bit data to be passed to the subroutine is stored in locations 755D and 755E. The four most significant data bits are assumed to occupy the lower half of 755 E . Locations 7559 , 755A, 755B and 755C select the low byte, middle byte, high byte and DAC registers respectively.


Figure 9. Interfacing the S17542 to an 8085 Microprocessor

TABLE 5.
Sample Subroutine for Si7542-8085A Interface

| LOC | CODE | MINEM | REMARKS |
| :---: | :---: | :---: | :---: |
| XXXX | CD | CAL | Call subroutine |
| XXXY | 75 |  |  |
| XXXZ | 42 |  |  |
| 7542 | 3A | LDA | Low- and Med- Byte data $\rightarrow$ A |
| 7543 | 75 |  |  |
| 7544 | 5D |  |  |
| 7545 | 32 | STA | Load Low-Byte register |
| 7546 | 75 |  |  |
| 7547 | 59 |  |  |
| 7548 | 1 F | RAR | Rotate right (4times) |
| 7549 | 1F | RAR |  |
| 754A | 1F | RAR |  |
| 754B | 1F | RAR |  |
| 754C | 32 | STA | Load Med-Byte register |
| 754D | 75 |  |  |
| 754E | 5A |  |  |
| 754F | 3A | LDA | High-Byte data $\rightarrow$ A |
| 7550 | 75 |  |  |
| 7551 | 5E |  |  |
| 7552 | 32 | STA | Load High-Byte register |
| 7553 | 75 |  |  |
| 7554 | 5B |  |  |
| 7555 | 32 | STA | Load DAC register |
| 7556 | 75 |  |  |
| 7557 | 5C |  |  |
| 7558 | C9 | RET | Return |
| 7559 |  |  | Low-Byte register address |
| 755A |  |  | Med-Byte register address |
| 755B |  |  | High-Byte register address |
| 755C |  |  | DAC register address |
| 755D |  |  | Low- and Med-Byte data |
| 755E |  |  | High-Bite data |

PIN DESCRIPTION (DIP)

| PIN |  |  | PIN |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| NUMBER | SYMBOL | DESCRIPTION | NUMBER | SYMBOL | DESCRIPTION |
| 1 | OUT1 | Current Output 1 | 9 | $\overline{W R}$ | WRITE Input |
| 2 | OUT2 | Current Output 2 | 10 | AO | Address Bus Input |
| 3 | AGND | Analog Ground | 11 | A1 | Address Bus input |
| 4 | D3 | Data Input (MSB) | 12 | DGND | Digital Ground |
| 5 | D2 | Data Input | 13 | $\overline{\text { CLR }}$ | Clear Input |
| 6 | D1 | Data Input | 14 | $V_{D D}$ | +V Supply Input |
| 7 | D0 | Data Input (LSB) | 15 | $V_{\text {REF }}$ | Reference Input |
| 8 | $\overline{C S}$ | Chip Select Input | 16 | $\mathrm{R}_{\mathrm{FB}}$ | DAC Feedback Resistor |



NOTE: All resistors are $1 \mathrm{k} \Omega$.

## FEATURES

- Serial Load On Positive Or Negative Strobe
- Nonlinearity: $\pm 1 / 2$ LSB

Tmin to Tmax

- Low Gain Drift:
$2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ Typ.
$5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ Max.
- Full 4-Quadrant Multiplication
- Single +5 Volt Supply Operation


## BENEFITS

- Reduced Pin Count and Board Space
- Improved Accuracy
- Reduced Calibration
- Simplified Interface
- Reduced Power


## APPLICATIONS

- Industrial Process

Control

- Instrumentation
- Digital Attenuation
- Analog Multiplication
- Remote Sensing


## DESCRIPTION

The Si7543 is a precision CMOS 12-bit multiplying DAC. Its serial data input reduces the number of input data lines required, resulting in a smaller package.

The Si7543 includes two registers and a multiplying DAC. Register A is a serial-to-parallel shift register. The data is clocked from the SRI pin into this register on the edge of the strobe input; either the rising or the falling edge can be selected. After Register $A$ is full the contents are transferred to Register B, a separate DAC register, by using the load inputs. Register B can be reset at any time by use of the $\overline{\mathrm{CLR}}$ (clear) input.

True 12-bit linearity ( $1 / 2$ LSB), low gain tempco ( $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ), and low gain error ( 1 LSB ) eliminate the need for DAC calibration and improve system
accuracy. The full 4 -quadrant multiplying capability facilitates digitally-controlled attenuation and control of ac signals without requiring a dc bias.

Applications include serial interface control loops, remote data acquisition and conversion, avionics, and portable instrumentation.

Built on the Siliconix PolyMOS ${ }^{\text {m" }}$ process, the Si7543 uses highly-stable thin film resistors which are laser-trimmed for high accuracy. An epitaxial layer prevents latchup.

Packaging options include the 16 -pin side braze DIP and LCC-20 for military, S, T suffix ( -55 to $125^{\circ} \mathrm{C}$ ) operation, 16 -pin CerDIP for industrial, A, B suffix ( -40 to $85^{\circ} \mathrm{C}$ ) operation, the 16 -pin plastic DIP and PLCC-20 for commercial, J, K suffix ( 0 to $70^{\circ} \mathrm{C}$ ) operation.

PIN CONFIGURATION


Siliconix incorporated


## ORDERING INFORMATION

| $\begin{gathered} \text { INL } \\ \operatorname{Tmin}-T \max \\ \text { (LSB) } \end{gathered}$ | GAIN ERROR <br> $\mathrm{Ta}=25^{\circ} \mathrm{C}$ <br> (LSB) | TEMPERATURE RANGE AND PACKAGE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | PLASTIC 0 to $70^{\circ} \mathrm{C}$ | $\begin{aligned} & \text { PLCC-20 } \\ & 0 \text { to } 70^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | $\begin{gathered} \text { CerDIP } \\ -40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ | SIDE BRAZE -55 to $125^{\circ} \mathrm{C}$ | $\begin{gathered} \text { LCC } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |
| $\pm 1$ | $\pm 12.3$ | SI7543JN | Si7543JP | SI7543AQ | SI7543SD | SI7543SE |
| $\pm 1 / 2$ | $\pm 12.3$ | Si7543KN | Si7543KP | SI7543BQ | Si7543TD | SI7543TE |
| $\pm 1 / 2$ | $\pm 1$ | SI7543GKN | SI7543GKP | Si7543GBQ | SI7543GTD | SI7543GTE |

ABSOLUTE MAXIMUM RATINGS

| $V_{D D}$ to AGND | . $-0.3,+17 \mathrm{~V}$ | Operating Temperature ( $\mathrm{N}, \mathrm{P}$ Suffix) $\ldots . . . . . . .0$ to $70^{\circ} \mathrm{C}$ (Q Suffix) ......... -40 to $85^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: |
| $V_{\text {DD }}$ to DGND | . -0.3, +17 V | (D, E Suffix) . . . . . -55 to $125^{\circ} \mathrm{C}$ |
| $V_{\text {REF }}$ to AGND | . . $\pm 25 \mathrm{~V}$ | Power Dissipation (Package) ** |
| $V_{\text {RFB }}$ to AGND | $\pm 25 \mathrm{~V}$ | 16-Pin Plastic DIP*** . . . . . . . . . . . . . . . . . . . . . . . . . 47000 mW 16-Pin Ceramic Side Braze*** |
| Digital Input Voltage to DGND | -0.3V, +15.3V | 20-Pin Plastic Leaded Chip Carrier*** . . . . . . . . . . . . . 450 mW 20-Pin LCC |
| $V_{\text {OUT1 }}, V_{\text {OUT2 }}$ to AGND | -0.3V, +15.3 V | * Stress ratings only. Exposure to absolute max rating |
| AGND to DGND | $\ldots V_{D D}$ | conditions for extended periods may affect device reliability. |
| DGND to AGND | $\ldots V_{D D}$ | ** All leads welded or soldered to PC Board. <br> *** Derate $6.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. |
| Storage Temperature . . . | . -65 to $150^{\circ} \mathrm{C}$ | ****Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$. |

ELECTRICAL CHARACTERISTICS

| PARAMETER | SYMBOL | Test Conditions <br> Unless Otherwise Specified: $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT1 }}=\mathrm{V}_{\text {OUT2 } 2}=0 \mathrm{~V} \\ & \text { Output Amplifier: } 0 \mathrm{OP}-07 \end{aligned}$ |  | LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-40,0^{\circ} \mathrm{C} \end{aligned}$ |  | ALL GRADES EXCEPT AS NOTED |  |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| ACCURACV |  |  |  |  |  |  |  |  |
| Resolution | N |  |  | 1,2,3 |  | 12 |  | Bits |
| Relative Accuracy (Integral Non-Linearity) | INL | $\begin{gathered} (1 L S B=0.024 \% \\ \text { of Full Scale) } \end{gathered}$ | A, J, S Grades | 1,2,3 |  | -1 | 1 | LSB |
|  |  |  | All Other Grades | 1,2,3 |  | -0.5 | 0.5 |  |
| Differential Nonlinearity | DNL | A, J, S Grades |  | 1,2,3 |  | -2 | 2 |  |
|  |  | All Other Grades |  | 1,2,3 |  | -1 | 1 |  |
| Gain Error ${ }^{\text {e }}$ | $\mathrm{G}_{\text {FSE }}$ | G Grade |  | 1 |  | -1 | 1 |  |
|  |  | All Other Grades |  | 1 |  | -12.3 | 12.3 |  |
|  |  | GB, GK Grades |  | 2,3 |  | -1 | 1 |  |
|  |  | GT Grade |  | 2,3 |  | -2 | 2 |  |
|  |  | J, K Grades |  | 2,3 |  | $-13.5$ | 13.5 |  |
|  |  | S, T, Grades |  | 2,3 |  | $-14.5$ | 14.5 |  |
|  |  | A, B Grades |  | 2,3 |  | $-13.5$ | 13.5 |  |
| Gain Temp Coefficient ${ }^{\text {c }}$ | TC GFS | $\Delta$ Gain / $\Delta$ Temperature |  | 1,2,3 | 2 | -5 | 5 | $\mathrm{ppm}^{\circ} \mathrm{C} /$ |
| Power Supply Rejection | PSRR | $\Delta$ Gain $/ \Delta V_{D D}$$V_{D D}= \pm 5 \%$ |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  | $\begin{gathered} -0.005 \\ -0.01 \end{gathered}$ | $\begin{gathered} 0.005 \\ 0.01 \end{gathered}$ | $\begin{gathered} \text { \% } \\ \text { per } \\ \% \end{gathered}$ |
| Output Leakage Current (Pin 4 = OUT1) ( $\operatorname{Pin} 5=$ OUT2) | lout1, I OUT2 | DAC Loaded with All Zeros: I our1 DAC Loaded with All Ones: I out2 |  | 1 |  | -5 | 5 |  |
|  |  | J, K, GK Grades |  | 2,3 |  | -10 | 10 | $n \mathrm{~A}$ |
|  |  | All Other Grades |  | 2,3 |  | -200 | 200 |  |
| DYNAMIC |  |  |  |  |  |  |  |  |
| Current Settling Time ${ }^{\text {c, g }}$ | $t_{s}$ |  |  | 1,2,3 |  |  | 2 | H |
| Multiplying Feedthrough Error $\mathrm{c}, \mathrm{g}$ | FT | $V_{R E F}= \pm 10 \mathrm{~V}$ <br> 10 kHz Sine Wave |  | 1,2,3 |  |  | 2.5 | $\mathrm{mV} \mathrm{p}_{\mathrm{p}}$ |

Siliconix
incorporated

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{gathered} \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+10 \mathrm{~V} \\ \mathrm{~V}_{\text {OUT } 1}=\mathrm{V}_{\text {OUT } 2}=0 \mathrm{~V} \end{gathered}$Output Amplifier: OP-07 | LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85 \\ & 3=-55,-4 \end{aligned}$ | $70^{\circ} \mathrm{C}$ <br> , $0^{\circ} \mathrm{C}$ | $\begin{array}{r} \text { ALL GR } \\ \text { EXCEP } \\ \text { NOT } \end{array}$ | ADES TAS ED |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| DYNAMIC (Cont'd) |  |  |  |  |  |  |  |
| Reference Input Resistance (Pin 15) | $\mathrm{R}_{\text {REF }}$ |  | 1,2,3 | 10 | 8 | 25 | k $\Omega$ |
| Output Capacitance ${ }^{\text {c }}$ | C out1 | DAC Loaded to All Zeros | 1,2,3 |  |  | 70 | pF |
|  |  | DAC Loaded to All Ones | 1,2,3 |  |  | 200 |  |
|  | C outa | DAC Loaded to All Zeros | 1,2,3 |  |  | 200 |  |
|  |  | DAC Loaded to All Ones | 1,2,3 |  |  | 70 |  |
| LOGIC INPUTS |  |  |  |  |  |  |  |
| Loglc HIGH Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 1,2,3 |  | 3 |  | V |
| Logic LOW Voltage | $\mathrm{V}_{\text {IL }}$ |  | 1,2,3 |  |  | 0.8 |  |
| Input Current | $1{ }_{1 N}$ | $\mathrm{V}_{\mathbb{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ | 1,2,3 | <0.001 | -1 | 1 | $\mu \mathrm{A}$ |
| Input Capacitance ${ }^{\text {c }}$ | $C^{\mathbb{N}}$ |  | 1,2,3 |  |  | 8 | pF |
| TIMING ${ }^{h}$ |  |  |  |  |  |  |  |
| Serial Input to Strobe Setup Time | ${ }^{\text {DSS }}$ | STB1 Used as a Strobe | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  |  | $\begin{gathered} 50 \\ 100 \end{gathered}$ | ns |
|  | $t_{\text {DS4 }}$ | STB4 Used as a Strobe | 1,2,3 |  |  | 0 |  |
|  | $t_{\text {DS3 }}$ | $\overline{\text { STB3 Used as a Strobe }}$ | 1,2,3 |  |  | 0 |  |
|  | $t_{\text {DS2 }}$ | STB2 used as a Strobe | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  |  | $\begin{aligned} & 20 \\ & 40 \end{aligned}$ |  |
| Serial Input to Strobe Hold Time | ${ }^{\text {D }}{ }^{\text {H1 }}$ | STB1 Used as a Strobe | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  |  | 30 60 |  |
|  | ${ }^{\text {t }}{ }_{\text {DH4 }}$ | STB4 Used as a Strobe | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  |  | $\begin{gathered} 80 \\ 160 \end{gathered}$ |  |
|  | ${ }^{\text {t }}{ }_{\text {DH3 }}$ | $\overline{\text { STB3 Used as a Strobe }}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  |  | $\begin{gathered} 80 \\ 160 \end{gathered}$ |  |
|  | ${ }^{\text {t }}{ }_{\text {H2 }}$ | STB2 used as a Strobe | $\underset{2,3}{1}$ |  |  | $\begin{gathered} 60 \\ 120 \end{gathered}$ |  |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{gathered} \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V} \\ \mathrm{~V}_{\text {OUT } 1}=\mathrm{V}_{\text {OUT2 } 2}=0 \mathrm{~V} \end{gathered}$Output Amplifier: OP-07 | LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-40,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & \text { ALL GRADES } \\ & \text { EXCEPTAS } \\ & \text { NOTED } \end{aligned}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

TIMING ${ }^{\text {h }}$ (Cont'd)

| SRI Data Pulse Width | ${ }^{\text {t }}$ SRI |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  |  | 80 160 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STB1 Pulse Width | ${ }^{\text {t }}$ StB1 |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  |  | $\begin{aligned} & 80 \\ & 160 \end{aligned}$ |  |
| STB4 Pulse Width | ${ }^{\text {t }}$ stB4 |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  |  | 100 |  |
| $\overline{\text { STB3 Pulse Width }}$ | ${ }^{\text {t }}$ StB3 |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  |  | 100 |  |
| STB2 Pulse Width | ${ }^{\text {t }}$ STB2 |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  |  | $\begin{gathered} 80 \\ 160 \end{gathered}$ |  |
| Load Pulse Width | $\stackrel{+}{\mathrm{t}_{\mathrm{L}}^{\mathrm{LLD}},}$ |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  |  | $\begin{aligned} & 150 \\ & 300 \end{aligned}$ |  |
| Min. Time Between Strobing LSB into Register A and Loading Register B | ${ }^{\text {t }}$ ASB |  | 1,2,3 |  |  | 0 |  |
| $\overline{\text { CLR Pulse Width }}$ | ${ }^{\text {c CLR }}$ |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  |  | $\begin{aligned} & 200 \\ & 400 \end{aligned}$ |  |

SUPPLY

| Supply Voltage | $" V_{D D}$ |  | $1,2,3$ |  | 5 |  | $V$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current | $I_{D D}$ | Digital Inputs $=V_{I H}$ or $V_{I L}$ | $1,2,3$ |  |  | 2.5 | mA |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typlcal values are for 'DESIGN AID ONLY, not guaranteed nor subject to production testing.
$e$. Gain error is measured using internal $R_{F B}$ only. Gain error can be trimmed to zero using circuits of Figures 6 and 7.
f. Measured to $1 / 2$ LSB. OUT1 Load $=100 \Omega$, DAC output measured from falling edge of $\overline{\text { LD1 }}$ and $\overline{\text { LD2 }}$.
g. Feedthrough error may be reduced by connecting the metal lid on the side braze package to DGND.
$h$. Sample tested at $25^{\circ} \mathrm{C}$ to ensure compliance.

## CAUTION

ESDS (Electro-Static-Discharge-Sensitive) device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy
electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.


## DEFINITION OF TERMS

## RELATIVE ACCURACY

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero and full scale and is expressed in \% or ppm of full scale range or (sub) multiples of 1 LSB.

## DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of $\pm 1$ LSB max over the operating temperature range insures monotonicity.

## GAIN ERROR

Gain error or full-scale error is a measure of the difference between an ideal DAC's and the actual device output. For the Si7543, ideal full-scale output is $-(4095 / 4096) \cdot\left(V_{\text {REF }}\right)$. Gain error is adjustable to zero using external trims as shown in Figures 6 and 7.

## OUTPUT LEAKAGE CURRENT

Current which appears at OUT1 with the DAC register loaded to all 0's or at OUT2 with the DAC register loaded to all 1's.

## MULTIPLYING FEEDTHROUGH ERROR

$A C$ error due to capacitive feedthrough from $V_{\text {REF }}$ terminal to OUT1 with DAC register loaded to all 0's.

## DETAILED DESCRIPTION

The Si7543 includes two registers and a 12-bit DAC. The DAC circuit consists of an R-2R resistor array as shown in Figure 1. Thin-film resistors are used, which are laser-trimmed for accuracy. Depending upon the status of each input bit, the binarily weighted currents are switched to either OUT1 or OUT2. This maintains a constant current through each ladder leg regardless of the switch state. A typical NMOS current switch is shown in Figure 2.


Figure 1. SI7543 Functional Dlagram (All Inputs HIGH)


Figure 2. Simplified Schematic, Single SPDT Switch

The output current is a function of $V_{\text {REF }}$ and the digital input code. (Hence the term multiplying DAC.) The input resistance at $V_{\text {REF }}$ is equal to value " $R$ " and does not change with input code. $V_{\text {REF }}$ can be either a fixed or time varying voltage or current, of positive or negative polarity. If a current source is used for the reference input, then a low temperature coefficient resistor should be used for $R_{F B}$ to minimize gain variation with temperature.

## EQUIVALENT CIRCUIT ANALYSIS

Figures 3 and 4 show the equivalent circuits for the R-2R ladder when all digital inputs are LOW or HIGH respectively.

When all digital inputs are LOW, the equivalent circuit appears as shown in Figure 3. There are two current components shown: I ReF and Ileakage. The $I_{\text {REF }} / 4096$ current source is actually the 1 LSB current which flows through the ladder termination resistor to GND. The Ileakage current sources represent surface and junction leakages to the substrate.


Figure 3. Si7543 Equivalent Clrcult (All Inputs LOW)

The 70 pF capacitor on OUT1 represents the OFF capacitance of the output switch. The 200 pF capacitor on OUT2 represents the switch ON capacitance.

A similar analysis holds when all digital inputs are HIGH, as shown in Figure 4. Notice that in this case, the 200 pF is on OUT1 and the 70 pF is on OUT2. This capacitance is code-dependent and is a function of the number of ON switches which are connected to a specific output.


Figure 4. SI7543 Equivalent Circuit (All Inputs HIGH)

## INTERFACE LOGIC

As previously stated, the Si7543 includes two registers. The timing diagram is shown in Figure 5 and the truth table in Table 1. Register $A$ is a
serial-to-parallel shift register. The data is clocked from the SRI pin into this register on the rising edge of STB1, STB2, or STB4 or on the falling edge of $\overline{\text { STB3. }}$

TABLE 1. Si7543 Truth Table

| S17543 Control Inputs |  |  |  |  |  |  | Si7543 Operation | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Register A Control Inputs |  |  |  | Register B Control Inputs |  |  |  |  |
| STB4 | $\overline{\text { STB3 }}$ | STB2 | STB1 | $\overline{\mathrm{CLR}}$ | $\overline{\text { LD2 }}$ | $\overline{\text { LD1 }}$ |  |  |
| 0 | 1 | 0 | 5 | X | X | X | Data Appearing at SRI Strobe Into Register A | 2, 3 |
| 0 | 1 | 5 | 0 | $x$ | $x$ | X |  |  |
| 0 | z | 0 | 0 | X | X | X |  |  |
| 5 | 1 | 0 | 0 | X | X | X |  |  |
| 1 | x | $x$ | $x$ |  |  |  | No Operation (Register A) | 3 |
| X | 0 | X | X |  |  |  |  |  |
| X | X | X | 1 |  |  |  |  |  |
|  |  |  |  | 0 | X | X | Clear Register B to Code 000000000000 (Asynchronous Operation) | 1, 3 |
|  |  |  |  | 1 | 1 | X | No Operation (Register B) | 3 |
|  |  |  |  | 1 | x | 1 |  |  |
|  |  |  |  | 1 | 0 | 0 | Load Register B With The Contents of Register A | 3 |

NOTES:

1. $\overline{C L R}=0$ asynchronously resets Register $B$ to 00000000000 , but has no effect on Register $A$.
2. Serlal data is loaded into Register A MSB first, on edges shown $\boldsymbol{F}$ is positive edge $\bar{Z}$ is negative edge.
3. $0=$ Logic LOW, $1=$ Logic HIGH, $X=$ Don't Care.
4. (MSB) $\underset{\substack{\text { HIGH- } \\ \text { Byte }}}{X X X X} \underset{\begin{array}{c}\text { MIDDLE- } \\ \text { Byte }\end{array}}{X X X X X} \underset{\substack{\text { LOW- } \\ \text { Byte }}}{X X X X}$ (LSB)

After Register $A$ is full the contents are transferred to Register B , a separate DAC register, by bringing $\overline{L D 1}$ and $\overline{L D 2}$ momentarily LOW. Register $B$ can be reset (0000 00000000 ) at any time by bringing $\overline{C L R}$ momentarily LOW. This can be used to initialize the Si7543 at power up, or to rapidly bring the DAC
output to a known state. When operating in the unipolar mode (Figure 6), a CLEAR sends the DAC output voltage to 0 V . When in the bipolar mode (Figure 7), a CLEAR sends the DAC output to $-V_{\text {REF }}$.


NOTE
NOTRO: SE WAVEFORM IS INVERTED IF STB3 IS USED TO STROBE SERIAL DATA BITS INTO REGISTER A.

WOADING REGISTER B REGISTER A

Figure 5. Si7543 Timing Diagram

## APPLICATIONS INFORMATION

## UNIPOLAR BINARY OPERATION <br> (2-QUADRANT MULTIPLICATION)

Figure 6 shows the simplest Si7543 configuration. The logic inputs are omitted for clarity. The input to $V_{\text {REF }}$ can be either positive or negative; with a dc reference voltage or current the circuit is a unipolar D/A converter. With an ac reference voltage or current the circuit provides 2-quadrant reference multiplication (digitally controlled attenuation). The input/output relationship is shown in Table 2.


Figure 6. Unipolar Binary Operation (2 - Quadrant Multiplication)

TABLE 2.

| $\begin{array}{ll}\text { DIGITAL INPUT } \\ \text { MSB } & \text { LSB }\end{array}$ | ANALOG OUTPUT ( $\mathrm{V}_{\text {OUT }}$ ) |
| :---: | :---: |
| $\begin{aligned} & 111111111111 \\ & 100000000000 \\ & 000000000001 \\ & 000000000000 \end{aligned}$ | $\begin{gathered} -(4095 / 4096) V_{\text {REF }} \\ -(1 / 2) V_{\text {REF }} \\ -(1 / 4096) V_{\text {REF }} \\ 0 \mathrm{~V} \end{gathered}$ |

R1 can be used to provide full-scale trim capability. (Load the DAC register to 111111111111 and adjust R1 for VOUT $=-V_{\text {REF }}(4095 / 4096)$.) Alternatively, the full scale can be adjusted by omitting R1 and R2 and trimming the VREF magnitude. (See also the Application Hint "Gain Temperature Coefficients".)

C1 (10 to 25 pF ) is used for phase compensation and may be required for stability when using a high speed amplifier. (See the Application Hint "High Frequency Considerations".)

Siliconix
incorporated

For amplifier A1 considerations, refer to the Application Hint "Output Offset".

## BIPOLAR OPERATION

## (4-QUADRANT MULTIPLICATION)

The circuit for bipolar operation is shown in Figure 7, accompanied by the input/output relationship in Table 3. With a positive or negative dc reference, the circuit provides offset binary operation. With an ac reference, the eleven LSBs provide digitally controlled attenuation of the reference while the MSB provides polarity control.

TABLE 3.

| DIGITAL INPUT | ANALOG OUTPUT (V) |
| :---: | :---: |
| MSB |  |
| 111111111111 | $+(2047 / 2048) V_{\text {REF }}$ |
| 100000000001 | $+(1 / 2048) V_{\text {REF }}$ |
| 100000000000 | 0 V |
| 011111111111 | $-(1 / 2048) \mathrm{V}_{\text {REF }}$ |
| 000000000000 | $-V_{\text {REF }}$ |

Bipolar Binary Code Table for Circuit of Figure 7


Figure 7. Blpolar Operation (4-Quadrant Multiplication)

Unlike the unipolar circuit of Figure 6, the 0 V level as well as the full-scale must be trimmed in this circuit. To trim the 0 V level, load the DAC register with 100000000000 , and adjust R1 for $V_{\text {Out }}=0 \mathrm{~V}$. Alternatively, R1 and R2 can be omitted and the ratio of R3 to R4 adjusted for Vout $=0 \mathrm{~V}$. Full scale can be trimmed by adjusting the amplitude of $V_{\text {REF }}$ or by varying the value of R5.

## APPLICATIONS HINTS

## GROUND MANAGEMENT

Voltage differences between the Si7543 AGND and DGND cause loss of accuracy (dc voltage difference between the grounds introduces gain error. AC or transient voltages between the grounds cause noise injection into the analog output). The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the Si7543. In more complex systems where the AGND-DGND connection is at a distant point, it is recommended that diodes be connected in inverse parallel between the Si7543 AGND and DGND pins (1N914 or equivalent).

## OUTPUT OFFSET

CMOS DACs exhibit a code-dependent output resistance which in turn causes a code-dependent
error voltage at the output of the amplifier. The maximum amplitude of this offset, which adds to the D/A converter nonlinearity, is $0.67 \cdot V_{\text {Os }}$ where $V_{O S}$ is the amplifier input offset voltage. It is recommended that $V_{O S}$ be no greater than 0.1 LSB over the operating temperature range. The bias current causes an output offset at $\mathrm{V}_{\text {OUT }}$ equal to $I_{B} \cdot R_{F B}$.

## HIGH FREQUENCY CONSIDERATIONS

The Si7543 output capacitance and the amplifier feedback resistance combine to add a pole to the open loop response. This reduces the closed loop bandwidth, and may also cause ringing or oscillation if the pole frequency is less than the amplifier's 0 dB crossover frequency. Adding a phase compensation capacitor in parallel with the feedback resistor can restore stability to the circuit.

## APPLICATIONS HINTS

## TEMPERATURE COEFFICIENTS

The gain temperature coefficient of the Si7543 has a maximum value of $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ and a typical value of $2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. This corresponds to gain shifts of 2 LSBs and 0.8 LSB, respectively, over a $100^{\circ} \mathrm{C}$ temperature range. When trim resistors R1 and R2 are used to adjust full-scale range, the temperature coefficient of R1 and R2 should also be taken into account. Resistors with temperature coefficients of $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ will usually give acceptable results. For
the standard Si 7543 with a maximum gain error of $\pm 12.3$ LSBs, suitable values for R1 and R2 are $120 \Omega$ and $60 \Omega$, respectively. This results in a maximum additional gain error temperature coefficient of approximately $3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

However, if the Si7543 GTD is used (max gain error $=1 \mathrm{LSB}$ ), then with R1 = $10 \Omega$ and $\mathrm{R} 2=5 \Omega$ the additional gain error temperature coefficient is only $0.25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum.

## INTERFACING

## Si7543 INTERFACE TO MC6800

The circuit in Figure 8 and the sample subroutine shown in Table 4 demonstrate one method of interfacing the Si7543 to an MC6800 microprocessor. If the starting address for the subroutine is 7543 (Hex), then the data can be stored at the end of the listing in locations 755D (middle and lower bytes) and 755E (high byte), as follows:

755D: 76543210
755E: BA98XXXX
where " $B$ " is bit 11 (MSB), " 0 " is bit 0 (LSB), and so on.

Data line D7 from the 6800 is used as the serial input to the Si7543 SRI pin. Starting with the MSB, the data is strobed one bit at a time into Register A. After all 12 data bits have been sent to the Si7543, they are then loaded into Register B. Address bits 13,14 , and 15 of the 6800 are used to determine $\overline{\text { STB3 (A000) and } \overline{L D 2} \text { (B000). }}$


Figure 8. Interfacing the S17543 to an MC6800 Microprocessor

TABLE 4.
Sample Subroutine for Si7543-MC6800 Interface

| LABEL | MNEMONIC | OPERAND | COMMENT |
| :---: | :---: | :---: | :---: |
| 7543 | LDA | A,755E | Put upper 4 blts in Acc A |
|  | BSR | SEND | Send blts 11 through 8 to Si7543 |
|  | LDA | A,755D | Put lower 8 bits in Acc A |
|  | BSR | SEND | Send blts 7 through 4 |
|  | BSR | SEND | Send bits 3 through 0 |
|  | STA | A, B000 | Load data Into SI7543 Register B |
|  | RTS |  |  |
| SEND | LDA | B,\#04 | Send 4 bits |
|  | STA | A, A000 | Strobe data into S17543 |
|  | ROL | A | Move next blt into position |
|  | DEC | B |  |
|  | BNE | SEND | Repeat untll 4 blts sent |
|  | RTS |  |  |

## Si7543 INTERFACE TO 8085A

Figure 9 and Table 5 show how the Si7543 can be interfaced to the 8085. In this example, it is assumed that the data to be sent is present in the H and $L$ registers as follows:

Register H: XXXXBA98
Register L: 786543210
where " $B$ " is bit 11 (MSB), " 0 " is bit 0 (LSB), and so on.

Since bit 7 of the Accumulator will be used for the serial data bit, the data is first left-justified in

Registers H and L . Bit 6 of the Accumulator is the Serial Output Enable bit, and must be set before the SIM instruction is used. The ORA instruction puts the next data bit into bit 7 of the Accumulator, keeping SOE asserted at the same time. The AI instruction masks out all bits except 6 and 7, insuring that no flags are inadvertantly reset. Address bits 13, 14, and 15 are used to determine $\overline{\mathrm{STB}}$ and $\overline{\mathrm{LD} 2}$. The data is strobed into the Si7543 by writing to location A000. After all 12 bits have been sent, writing to location BOOO loads the data into Register B of the Si7543.


Figure 9. Interfacing the Si7543 to an 8085 Microprocessor

TABLE 5.
Sample Subroutine for Si7543-8085A Interface

| LABEL | MNEMONIC | OPERAND | COMMENT |
| :---: | :---: | :---: | :---: |
| 7543 | MVI | B,04 | Left-justify data |
|  | DAD | H | by shifting H and L |
|  | DCR | B | left four times |
|  | JNZ | 7543 |  |
|  | MVI | B,0C | Counter for 12 blts |
|  | MVI | A,70 | Enable Serial Output (SOD) |
| SEND | ORA | H | Preserve SOE and data bit |
|  | ANI | C0 | Don't reset flags |
|  | SIM |  | Latch data bit into SOD FF |
|  | STA | A000 | Strobe data into S17543 |
|  | DAD | H | Shift next bit into D7 of H |
|  | DCR |  |  |
|  | JNZ | SEND | Repeat untll 12 bits sent |
|  | STA | B000 | Load Register B of Si7543 |
|  | RET |  |  |

## PIN DESCRIPTION (DIP)

| PIN <br> NUMBER <br> 1 | SYMBOL <br> OUT1 |
| :--- | :--- |
| 2 |  |
|  |  |
| 3 | OUT2 |
| 4 | AGND |
| 5 | STB1 |
|  |  |
|  |  |
| 6 | ND1 |
| 7 | SRI |
| 8 | STB2 |

## PIN

DESCRIPTION
DAC current output bus. Normally terminated at op amp virtual ground.
DAC current output bus. Normally terminated at AGND.
Analog Ground
Register A Strobe 1 input, see Table 2.
DAC Register B Load 1 input. When $\overline{\mathrm{LD} 1}$ and LD2 go low the contents of Register A are loaded into DAC Register B.
No Connection.
Serial Data Input to Register A.
Register A Strobe 2 input, see Table 2.

NUMBER

| NUMBER | $\frac{\text { SYMBOL }}{\text { LD2 }}$ |
| :--- | :--- |
| 9 |  |
| 10 | $\overline{\text { STB3 }}$ |
| 11 | STB4 |
| 12 | $\frac{\text { DGND }}{\text { CLR }}$ |

## DESCRIPTION

DAC Register B Load 2 input. When $\overline{L D 1}$ and LD2 go low the contents of Register A are loaded into DAC Register B. Register A Strobe 3 input, see Table 2.
Register A Strobe 4 input, see Table 2. Digital Ground. Register B CLEAR input (active LOW) can be used to asynchronously reset Register B to 000000000000 +5 V Supply Input Reference input. Can be positive or negative dc voltage or ac signal. DAC Feedback Resistor.


NOTE: All resistors are $1 \mathrm{k} \Omega$.

Siliconix incorporated

## CMOS 12-Bit Buffered Multiplying DAC

## FEATURES

- On-Board Latches
- $\operatorname{INL}<1 / 2$ LSB
- Low Gain TC: $2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
- Four Quadrant Multiplication
- Low Gain Error
(GFSE $<1$ LSB)

BENEFITS

- Simplified Microprocessor Interface
- True 12-Bit Linearity
- Improved Stability

Over Temperature

- Accepts Bipolar

Reference Inputs

- Reduced System Calibration


## APPLICATIONS

- Microprocessor Controlled Systems
- ATE Systems
- Power Supplies
- $\mu \mathrm{P}$ Controlled Gain/Attenuation
- Function Generators


## DESCRIPTION

The Si7545 is a monolithic 12-Bit CMOS digital-toanalog converter with an on-board 12-Bit wide latch to simplify the interface to a data bus. The R-2R ladder DAC allows four-quadrant multiplication for ac attenuation applications. The Si7545 allows flexibility in supply voltage and logic levels, being specified for TTL-compatible operation when used with a single 5 V power supply. CMOS logic compatibility is specified when operated from a single 15 V supply.

The Si7545 is ideal for microprocessor-controlled data conversion applications such as function generation, power supplies, ATE systems, and process control. As a four-quadrant multiplying DAC, the Si7545 has applications in gain control, attenuation, filtering and programmable references.

The Si7545 is built on the Siliconix proprietary advanced 5-micron CMOS process known as PolyMOS ${ }^{\text {rm }}$. Highly stable thin-film resistors are used to provide superior matching and stability over both temperature and time. Laser trimming is used to achieve true 12-Bit linearity and low gain error. An epitaxial layer prevents latchup.

The Si7545 is available in the 20-lead PDIP and PLCC packages for operation over the commercial, $\mathrm{J}, \mathrm{K}$, L suffix ( 0 to $70^{\circ} \mathrm{C}$ ) temperature range, the 20-lead CerDIP for industrial, A, B, C suffix (-40 to $85^{\circ} \mathrm{C}$ ) operation, and the 20 -lead side braze and LCC packages for military, S, T, U suffix ( -55 to $125^{\circ} \mathrm{C}$ ) temperature range operation. Four accuracy grades are available for each temperature range.

## PIN CONFIGURATION



| INL | $\begin{gathered} \text { GAIN } \\ \text { ERROR } \\ \text { Ta }=25^{\circ} \mathrm{C} \\ (\mathrm{LSB}) \\ \hline \end{gathered}$ | TEMPERATURE RANGE AND PACKAGE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Tmin - Tmax (LSB) |  | $\begin{gathered} \text { PLCC } \\ 0 \text { to } 70^{\circ} \mathrm{C} \end{gathered}$ | $\begin{aligned} & \text { PDIP } \\ & 0 \text { to } 70^{\circ} \mathrm{C} \end{aligned}$ | CerDIP <br> -40 to $85^{\circ} \mathrm{C}$ | $\begin{aligned} & \text { SIDE BRAZE } \\ & -55 \text { to } 125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \text { LCC } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |
| $\pm 2$ | $\pm 20$ | SI7545JP | SI7545JN | SI7545AQ | SI7545SD | SI7545SE |
| $\pm 1$ | $\pm 10$ | SI7545KP | SI7545KN | SI7545BQ | SI7545TD | S17545TE |
| $\pm 1 / 2$ | $\pm 5$ | Si7545LP | SI7545LN | Si7545CQ | Si7545UD | Si7545UE |
| $\pm 1 / 2$ | $\pm 1$ | SI7545GLP | SI7545GLN | SI7545GCQ | SI7545GUD | SI7545GUE |

## FUNCTIONAL BLOCK DIAGRAM



## DEFINITION OF TERMS

## MULTIPLYING DAC

Digital-to-Analog Converters (DACs) are devices that convert digital data into analog values. A multiplying DAC is a device capable of handling variable reference sources. Its output is the product of two variables: the number represented by the digital input code and the analog reference voltage.

## RESOLUTION

Resolution indicates the number of digital input bits. A 12-bit DAC resolves the full-scale range (FSR) into $2^{12}=4096$ states.

## LSB

Value of the Least Significant Bit. For example, a 12-bit unipolar converter has a 1 LSB step value equal to $V_{\text {REF }} / 2^{12}$ or $V_{\text {REF }} / 4096$ (Volts).

## RELATIVE ACCURACY (INL)

Relative accuracy or end-point nonlinearity is a measure of the maximum deviation from a straight line passing through the end points of the DAC
transfer function. It is measured after adjusting for zero and full scale errors and is expressed in \% of full scale range or (sub) multiples of 1 LSB.

## DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of $\pm 1$ LSB max over the operating temperature range ensures monotonicity.

## GAIN ERROR

Gain error or full-scale error is a measure of the difference between an ideal DAC's and the actual device output. For the Si7545, ideal full-scale output is $-(4095 / 4096)$ (VREF). Gain error is adjustable to zero using external trims as shown in Figures 4 and 5.

## OUTPUT LEAKAGE CURRENT

This is the current that appears at OUT1 with the DAC loaded to all Os or at OUT2 with the DAC loaded to all 1s.

Siliconix incorporated

## OUTPUT CURRENT SETTLING TIME

This is the time required for the output current of the DAC to settle to within $1 / 2$ LSB into $100 \Omega$, and is specified for a zero to full scale digital input change.

## PROPAGATION DELAY

This is a measure of the internal circuit delay from the time a digital input changes to the point when
the analog output at OUT1 reaches $90 \%$ of its final value.

## DIGITAL TO ANALOG GLITCH IMPULSE

This is a measure of the area of the impulse injected to the analog outputs when the digital inputs change state. It is usually specified as the area of the impulse in nV -secs. It is measured with $V_{\text {REF }}=$ GND and an LHOO32 as the output op amp, and phase compensation capacitor $=0 \mathrm{pF}$.

## ABSOLUTE MAXIMUM RATINGS*

| $\mathrm{V}_{\text {DD }}$ to DGND . . . . . . . . . . . . . . . . . . . . . . . $-0.3 \mathrm{~V}, 17 \mathrm{~V}$ |  |  | 20-Pin Ceramic Side Braze**** . . . . . . . . . . . . . . . . . . . 900 mW200 mW |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{RFB}}$ to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 25 \mathrm{~V}$ |  |  | Operating Temperature: |  |  |  |  |  |  |
| Digital Input Voltage to DGND ........... -0.3 V to $\mathrm{V}_{\mathrm{DD}}$ |  |  | Commercial Grades (J, K, L, GL) .............. 0 to $70^{\circ} \mathrm{C}$ Industrial Grades (A, B, C, GC) ............. 40 to $85^{\circ} \mathrm{C}$ |  |  |  |  |  |  |
| $V_{\text {OUT }}$ to DGND . . . . . . . . . . . . . . . . . . . . . . -0.3 V to $\mathrm{V}_{\text {DD }}$ |  |  | Extended Grades (S, T, U, GU) ........... -55 to $125^{\circ} \mathrm{C}$ |  |  |  |  |  |  |
| $\mathrm{V}_{\text {AGND }}$ to DGND ...................... -0.3 V to $\mathrm{V}_{\mathrm{DD}}$ |  |  | * Stress rating only. Exposure to absolute max |  |  |  |  |  |  |
| Storage Temperature <br> (D, Q, E Suffix) ..... -65 to $150^{\circ} \mathrm{C}$ ( $\mathrm{N}, \mathrm{P}$ Suffix) ........ -65 to $125^{\circ} \mathrm{C}$ |  |  | rating conditions for extended periods may affect device reliability. <br> ** All leads welded or soldered to PC board. |  |  |  |  |  |  |
| Power Dissipation (Package)** |  |  | *** Derate $6.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. |  |  |  |  |  |  |
| Pin Plastic DIP and PLCC*** ............... . 470 mW |  |  | **** Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$. |  |  |  |  |  |  |
| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  | (5 Volt Operation) |  |  |  |  |  |  |
| PARAMETER | SYMBOL | Test Conditions <br> Unless Otherwise Specified: $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+10 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \text {, AGND }=\mathrm{DGND} \\ & \text { Output Amplifier: } \mathrm{OP}-07 \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-40,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { C,L,U } \\ G C, G L, G U \\ \text { GRADE } \end{gathered}$ |  | $\begin{aligned} & \text { A, J, S } \\ & \text { BRAD, } \end{aligned}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| ACCURACY |  |  |  |  |  |  |  |  |  |
| Resolution | N |  | 1,2,3 |  | 12 |  | 12 |  | Blts |
| Relative Accuracy (Integral Non-Linearity) | INL | (1LSB $=0.024 \%$ of Full Scale) | 1,2,3 |  | -0.5 | 0.5 | $\left\|\begin{array}{l} \text { B,K,T:-1 } \\ \text { A,J,S:-2 } \end{array}\right\|$ | 1 |  |
| Differential Nonlinearity | DNL |  | 1,2,3 |  | -1 | 1 | $\left\|\begin{array}{l} \text { B,K,T:-1 } \\ \text { A,J,S:-4 } \end{array}\right\|$ | $\begin{aligned} & 1 \\ & 4 \end{aligned}$ |  |
|  |  |  | 12,3 | $\begin{aligned} & \mathrm{GC}, \mathrm{G} \\ & \mathrm{GC}, \mathrm{G} \end{aligned}$ | $\begin{array}{ll} \text { GU: } & -1 \\ \text { GU: } & -2 \end{array}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ |  |  | LSB |
| Gain Error ${ }^{\text {e }}$ | $\mathrm{G}_{\text {FSE }}$ | Measured Using Internal $\mathrm{R}_{\mathrm{FB}}$ DAC Register Loaded With: 111111111111 | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  | $\begin{array}{ll} \mathrm{U}: & -5 \\ \mathrm{U}: & -6 \end{array}$ | $\begin{aligned} & 5 \\ & 6 \end{aligned}$ |  |  |  |
|  |  |  | 1,2,3 |  |  |  | $\left\|\begin{array}{l} \mathrm{B}, \mathrm{~K}, \mathrm{~T}:-10 \\ \mathrm{~A}, \mathrm{~J}, \mathrm{~S}:-20 \end{array}\right\|$ | $\begin{aligned} & 10 \\ & 20 \end{aligned}$ |  |
| Gain Temp Coefficient ${ }^{\text { }}$ | TC $\mathrm{CbS}^{\text {b }}$ | $\Delta$ Gain / $\Delta$ Temperature | 1,2,3 | 2 | -5 | 5 | -5 | 5 | $\mathrm{ppm}^{\circ} \mathrm{C} /$ |


| PARAMETER | SYMBOL | Test Conditions <br> Unless Otherwise Specifled: $\begin{aligned} & V_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+10 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND} \end{aligned}$ Output Amplifier: OP-07 | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-40,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { C,L,U } \\ \text { GC,'GL,GU } \\ \text { GRADE } \end{gathered}$ |  | A, J, s GRADE |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| ACCURACY (Cont'd) |  |  |  |  |  |  |  |  |  |
| DC Supply Rejection | PSRR | $\begin{gathered} \Delta \text { Gain } / \Delta V_{D D} \\ V_{D D}= \pm 5 \% \end{gathered}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  | $\begin{aligned} & -0.015 \\ & -0.03 \end{aligned}$ | $\begin{array}{\|c\|} 0.015 \\ 0.03 \end{array}$ | $\begin{gathered} -0.015 \\ -0.03 \end{gathered}$ | $\begin{gathered} 0.015 \\ 0.03 \end{gathered}$ | $\begin{aligned} & \text { \% } \\ & \text { per } \\ & \% \end{aligned}$ |
| Output Leakage Current |  | All Digital Inputs $=0 \mathrm{~V}$ | 1 |  | -10 | 10 | -10 | 10 | nA |
|  | IOUT(OFF) |  | 2,3 |  | $\begin{aligned} & \hline \text { C,GC: }-50 \\ & \text { L,GL: }-50 \\ & \text { U,GU:-200 } \\ & \hline \end{aligned}$ | $\begin{gathered} 50 \\ 50 \\ 200 \\ \hline \end{gathered}$ | $\begin{array}{\|lr\|} \hline \text { A, B: } & -50 \\ \text { J,K: } & -50 \\ \text { S,T: } & -200 \\ \hline \end{array}$ | $\begin{array}{r} 50 \\ 50 \\ 200 \\ \hline \end{array}$ |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |
| Current Settling Time ${ }^{\text {c }}$ | $t_{s}$ | $\begin{aligned} & \text { To } 0.5 \mathrm{LSB}, \mathrm{Load}=100 \Omega \\ & \mathrm{C}_{\text {EXT }}=13 \mathrm{pF}, \overline{\mathrm{CS}}=0 \mathrm{~V}^{\mathrm{f}} \\ & \text { Measured From Falling } \\ & \text { Edge of } \overline{\mathrm{WR}} . \end{aligned}$ | 1,2,3 |  |  | 1 |  | 1 | $\mu \mathrm{s}$ |
| Propagation Delay ${ }^{\text {c }}$ | ${ }^{\text {t }}$ PD | Load $=100 \Omega, C_{\text {EXT }}=13 \mathrm{pF}^{\dagger}$ | 1 |  |  | 300 |  | 300 | ns |
| Digital-to-Analog Glitch Impulse | Is | $\begin{gathered} V_{\text {REF }}=\text { AGND } \\ \text { Output Amplifier: LH0032 } \end{gathered}$ | 1 | 400 |  |  |  |  | $\begin{aligned} & \mathrm{nV} \text { - } \\ & \mathrm{sec} \end{aligned}$ |
| AC Feedthrough at OUTg | FT | $\begin{gathered} \mathrm{V}_{\mathrm{REF}}= \pm 10 \mathrm{~V} \\ 10 \mathrm{kHz} \text { Sinewave } \end{gathered}$ | 1,2,3 | 1 |  |  |  |  | $\underset{p-p}{m V}$ |

## REFERENCE



## OUTPUT

| Output Capacitance ${ }^{\text {c }}$ | Cout | $\overline{\mathrm{WR}}=0 \mathrm{~V}$ <br> $\overline{\mathrm{CS}}=0 \mathrm{~V}$ | $\begin{aligned} & \text { DBO-DB11 }=0 \mathrm{~V} \\ & \text { DBO-DB11 }=\mathrm{V}_{\text {DD }} \end{aligned}$ | 1,2,3 |  | $\begin{gathered} 70 \\ 150 \end{gathered}$ |  | $\begin{gathered} 70 \\ 150 \end{gathered}$ | pF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |  |  |  |
| Input HIGH Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  |  | 1,2,3 | 2.4 |  | 2.4 |  | V |
| Input LOW Voltage | $\mathrm{V}_{\mathrm{IL}}$ |  |  | 1,2,3 |  | 0.8 |  | 0.8 |  |
| Input Current ${ }^{\text {h }}$ | $\mathrm{I}_{\mathbb{N}}$ | $V_{\mathbb{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | $\begin{gathered} -1 \\ -10 \end{gathered}$ | 1 10 | $\begin{gathered} -1 \\ -10 \end{gathered}$ | 1 10 | $\mu \mathrm{A}$ |
| Input Capacitance ${ }^{\text {c }}$ | $\mathrm{C}_{\mathbb{N}}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | DBO-DB11 | 1,2,3 |  | 5 |  | 5 | pF |
|  |  |  | $\overline{W R}, \overline{C S}$ | 1,2,3 |  | 20 |  | 20 |  |


| PARAMETER | SYMBOL | Test Conditions <br> Unless Otherwise Specified: $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OUT}}=0 \mathrm{~V}, \text { AGND }=\mathrm{DGND} \end{aligned}$ Output Amplifier: OP-07 | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-40,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { C,L,U, } \\ \text { GC, GL,GU } \\ \text { GRADE } \end{gathered}$ |  | A, J, S GRADE |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| TIMIING |  |  |  |  |  |  |  |  |  |
| Chip Select to Write Setup Time | ${ }^{\text {t }} \mathrm{CS}$ | See Timing Diagram Figure 1 | $\underset{2,3}{1}$ | $\begin{aligned} & 200 \\ & 270 \end{aligned}$ | $\begin{aligned} & 280 \\ & 380 \end{aligned}$ |  | $\begin{aligned} & 280 \\ & 380 \end{aligned}$ |  |  |
| Chip Select to Write Hold Time | ${ }^{\text {t }} \mathrm{CH}$ |  | 1,2,3 |  | 0 |  | 0 |  |  |
| Write Pulse Width | ${ }^{\text {t }}$ WR | $t_{\text {cS }} \geq t_{\text {WR }}, t_{\text {cH }} \geq 0$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | $\begin{aligned} & 175 \\ & 280 \end{aligned}$ | $\begin{aligned} & 250 \\ & 400 \end{aligned}$ |  | $\begin{aligned} & 250 \\ & 400 \end{aligned}$ |  | ns |
| Data Setup Time | ${ }^{\text {t }}$ D |  | 12,3 | $\begin{aligned} & 100 \\ & 150 \end{aligned}$ | 140 210 |  | $\begin{aligned} & 140 \\ & 210 \end{aligned}$ |  |  |
| Data Hold Time | ${ }^{t}{ }_{\text {DH }}$ |  | 1,2,3 |  | 10 |  | 10 |  |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| $V_{D D}$ Range ${ }^{\text {I }}$ | $V_{D D}$ |  | 1,2,3 |  | 4.5 | 16.5 | 4.5 | 16.5 | V |
| Supply Current | $I_{\text {DD }}$ | All Digital Inputs $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ | 1,2,3 |  |  | 2 |  | 2 |  |
|  |  | All Digital Input 0 V or $\mathrm{V}_{\mathrm{DD}}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | $\begin{aligned} & 0.01 \\ & 0.01 \end{aligned}$ |  | 0.1 0.5 |  | 0.1 0.5 |  |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  | (15 Volt Operation) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions <br> Unless Otherwise Specified: $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+10 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}, \text { AGND }=\mathrm{DGND} \\ & \text { Output Amplifier: OP-07 } \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-40,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { C,L,U } \\ \text { GC,'GL,GU } \\ \text { GRADE } \end{gathered}$ |  | A, J, S B,K,T GRADE |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| ACCURACY |  |  |  |  |  |  |  |  |  |
| Resolution | $N$ |  | 1,2,3 |  | 12 |  | 12 |  | Bits |
| Relative Accuracy (Integral Non-Linearity) | INL | (1LSB $=0.024 \%$ of Full Scale) | 1,2,3 |  | -0.5 | 0.5 | $\left\|\begin{array}{l} B, K, T:-1 \\ A, J, S:-2 \end{array}\right\|$ | 1 2 | LSB |
| Differential Nonlinearity | DNL |  | 1,2,3 |  | -1 | 1 | $\begin{aligned} & B, K, T:-1 \\ & A, J, S:-4 \end{aligned}$ | $\begin{aligned} & 1 \\ & 4 \end{aligned}$ |  |
| Gain Error ${ }^{\text {® }}$ | $\mathrm{G}_{\text {FSE }}$ | Measured Using Internal $R_{\text {FB }}$ DAC Register Loaded With: 111111111111 | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | $\begin{aligned} & \text { GC, G } \\ & \text { GC, G } \end{aligned}$ | $\begin{array}{ll} \mathrm{GU}: & -6 \\ \mathrm{GU}: & -7 \end{array}$ | 6 7 |  |  |  |
|  |  |  | 1,2,3 |  | , U: -10 | 10 |  |  |  |
|  |  |  | 1,2,3 |  |  |  | $\left\|\begin{array}{l} B, K, T:-15 \\ A, J, S:-25 \end{array}\right\|$ | $\begin{aligned} & 15 \\ & 25 \end{aligned}$ |  |
| Gain Temp Coefficient ${ }^{\text { }}$ | TC CFS | $\Delta$ Gain / $\Delta$ Temperature | 1,2,3 | 2 | -10 | 10 | -10 | 10 | $\mathrm{ppm}^{\circ} \mathrm{C}$ |

(15 Volt Operation)

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+10 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \text {, AGND }=\mathrm{DGND} \\ & \text { Output Amplifler: OP-07 } \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-40,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & \text { C,L,U } \\ & \text { GC,GL,GU } \\ & \text { GRADE } \end{aligned}$ |  | A, J, s B,K,T GRADE |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| ACCURACY (Cont'd) |  |  |  |  |  |  |  |  |  |
| DC Supply Rejection | PSRR | $\begin{gathered} \Delta \text { Gain } / \Delta V_{D D} \\ V_{D D}= \pm 5 \% \end{gathered}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  | $\begin{aligned} & -0.01 \\ & -0.02 \end{aligned}$ | $\begin{aligned} & 0.01 \\ & 0.02 \end{aligned}$ | $\begin{aligned} & -0.01 \\ & -0.02 \end{aligned}$ | $\begin{aligned} & 0.01 \\ & 0.02 \end{aligned}$ | \% per $\%$ |
| Output Leakage Current |  | All Digital Inputs $=0 \mathrm{~V}$ | 1 |  | -10 | 10 | -10 | 10 | $n A$ |
|  | U |  | 2,3 |  | $\begin{aligned} & \text { C,GC: }-50 \\ & \text { L,GL: }-50 \\ & \text { U,GU:-200 } \end{aligned}$ | $\begin{gathered} 50 \\ 50 \\ 200 \\ \hline \end{gathered}$ | $\begin{array}{\|lr\|} \hline \text { A, B: } & -50 \\ \text { J,K: } & -50 \\ \text { S,T: } & -200 \\ \hline \end{array}$ | $\begin{gathered} 50 \\ 50 \\ 200 \\ \hline \end{gathered}$ |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |
| Current Settling Time ${ }^{\text {c }}$ | $t_{s}$ | $\begin{aligned} & \text { To } 0.5 \mathrm{LSB}, \text { Load }=100 \Omega \\ & \mathrm{C}_{\mathrm{EXT}}=13 \mathrm{pF}, \overline{\mathrm{CS}}=0 \mathrm{~V}^{\dagger} \\ & \text { Measured From Falling } \\ & \text { Edge of } \overline{\mathrm{WR}} . \end{aligned}$ | 1,2,3 |  |  | 2 |  | 2 | Hs |
| Propagation Delay ${ }^{\text {c }}$ | $t_{\text {PD }}$ | Load $=100 \Omega, C_{\text {EXT }}=13 \mathrm{pF}^{\mathrm{f}}$ | 1 |  |  | 250 |  | 250 | ns |
| Digital-to-Analog Glitch Impulse | $\mathrm{I}_{5}$ | $\begin{gathered} \mathrm{V}_{\text {REF }}=\text { AGND } \\ \text { Output Amplifier: LH0032 } \end{gathered}$ | 1 | 250 |  |  |  |  | $\begin{aligned} & \mathrm{nV}- \\ & \mathrm{sec} \end{aligned}$ |
| AC Feedthrough at OUTg | FT | $V_{\mathrm{REF}}= \pm 10 \mathrm{~V}$ <br> 10 kHz Sinewave | 1,2,3 | 1 |  |  |  |  | $\begin{gathered} m V \\ p-p \end{gathered}$ |

## REFERENCE

| Reference Input Resistance (Pin 19 to GND) | $\mathrm{R}_{\text {REF }}$ |  |  | 1 | 10 | 7 | 25 | 7 | 25 | $k \Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {REF }} \mathrm{T}^{\text {C }}$ | $\mathrm{R}_{\text {REF }}$ TC |  |  | 1,2,3 | -300 |  |  |  |  | $\mathrm{ppm}_{\circ} \mathrm{C}$ |
| OUTPUT |  |  |  |  |  |  |  |  |  |  |
| Output Capacitance ${ }^{\text {c }}$ | Cout | $\begin{aligned} & \overline{\mathrm{WR}}=0 \mathrm{~V} \\ & \mathrm{CS}=0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { DBO-DB11 }=0 \mathrm{~V} \\ & \text { DBO-DB11 }=\mathrm{V}_{\text {DD }} \end{aligned}$ | 1,2,3 |  |  | 70 150 |  | 70 150 | pF |


| INPUT |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input HIGH Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  |  | 1,2,3 | 13.5 |  | 13.5 |  | V |
| Input LOW Voltage | $\mathrm{V}_{\text {IL }}$ |  |  | 1,2,3 |  | 1.5 |  | 1.5 |  |
| Input Current ${ }^{\text {h }}$ | 1 IN | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | $\begin{gathered} -1 \\ -10 \end{gathered}$ | $\begin{gathered} 1 \\ 10 \end{gathered}$ | $\begin{gathered} -1 \\ -10 \end{gathered}$ | 1 10 | $\mu \mathrm{A}$ |
| Input Capacitance ${ }^{\text {c }}$ | $\mathrm{C}_{\mathbb{N}}$ | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ | DBO-DB11 | 1,2,3 |  | 5 |  | 5 | pF |
|  |  |  | $\overline{W R}, \overline{C S}$ | 1,2,3 |  | 20 |  | 20 |  |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

(15 Volt Operation)

| PARAMETER | SYMBOL | Test Conditions <br> Unless Otherwise Specified: $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+10 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}, \text { AGND }=\mathrm{DGND} \end{aligned}$ Output Amplifier: OP-07 |
| :---: | :---: | :---: |


| LIMITS |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| $1=25^{\circ} \mathrm{C}$ | C,L,U | A, J, S |  |  |
| $2=125,85,70^{\circ} \mathrm{C}$ | GC, GL,GU | B,K,T |  |  |
| $3=-55,-40,0^{\circ} \mathrm{C}$ | GRADE | GRADE |  |  |
| TEMP | TYP $^{\text {d }}$ | MIN $^{\mathrm{b}}$ | MAX $^{\mathrm{b}}$ | MIN $^{\mathrm{b}}$ |

TIMING

| Chip Select to Write Setup Time | ${ }^{\text {tos }}$ | See Timing Dlagram Figure 1 | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | $\begin{aligned} & 120 \\ & 150 \end{aligned}$ | $\begin{aligned} & 180 \\ & 200 \end{aligned}$ | 180 200 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Chip Select to Write Hold Time | ${ }^{\text {t }} \mathrm{CH}$ |  | 1,2,3 |  | 0 | 0 |  |
| Write Pulse Width | ${ }^{\text {t }}$ WR | $t_{\text {CS }} \geq \mathrm{t}_{\text {WR }}, \mathrm{t}_{\mathrm{CH}} \geq 0$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | $\begin{aligned} & 100 \\ & 170 \end{aligned}$ | $\begin{aligned} & 160 \\ & 240 \end{aligned}$ | $\begin{aligned} & 160 \\ & 240 \end{aligned}$ |  |
| Data Setup Time | ${ }^{t}{ }_{\text {DS }}$ |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | $\begin{aligned} & 60 \\ & 80 \end{aligned}$ | $\begin{gathered} 90 \\ 120 \end{gathered}$ | $\begin{gathered} 90 \\ 120 \end{gathered}$ |  |
| Data Hold Time | ${ }^{\text {t }}$ DH |  | 1,2,3 |  | 10 | 10 |  |

SUPPLY

| $V_{D D}$ Range ${ }^{\text {I }}$ | $V_{D D}$ |  | 1,2,3 |  | 4.5 | 16.5 | 4.5 | 16.5 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current | $I_{\text {DD }}$ | All Digital Inputs $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ | 1,2,3 |  |  | 2 |  | 2 | mA |
|  |  | All Digital Input 0 V or $\mathrm{V}_{\mathrm{DD}}$ | $\underset{2,3}{1}$ | $\begin{aligned} & 0.01 \\ & 0.01 \end{aligned}$ |  | 0.1 0.5 |  | 0.1 0.5 |  |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional Information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. This includes the effect of 5 ppm max Gain TC.
f. DB0-DB11 $=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{DD}}$ to 0 V .
g. Feedthrough can be further reduced by connecting the metal lid on the side braze package (Suffix D) to DGND.
h. Logic inputs are MOS gates. Typical input current $\left(+25^{\circ} \mathrm{C}\right)$ is less than 1 nA .
l. Accuracy is not guaranteed over this range.




WRITE CYCLE TIMING DIAGRAM


MODE SELECTION
WRITE MODE:
$\overline{\mathrm{CS}}$ and $\overline{\mathrm{WR}}$ low, DAC responds to data bus (DB0-DB11) inputs.

NOTES:

HOLD MODE:
Either $\overline{\mathrm{CS}}$ or $\overline{\mathrm{WR}}$ high, data bus (DB0-DB11) Is locked out; DAC holds last data present when $\overline{W R}$ or $\overline{C S}$ assumed high state.
$V_{D D}=+5 V_{i} \quad t_{r}=\mathbf{t}=20 \mathrm{~ns}$
$V_{D D}=+15 V_{i} t_{r}=t_{f}=40 \mathrm{~ns}$
All input signal rise and fall times are measured from $10 \%$ to $90 \%$ of VDD.
Timing measurement reference level is $\left(V_{\mathbb{I H}}+V_{\mathbb{I L}}\right) / 2$.

## CAUTION

ESD (Electro-Static-Discharge-Sensitive) device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy
electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

## D/A Converter Section

Figure 1 shows a simplified circuit of the D/A converter section of the Si7545 and Figure 2 gives an approximate equivalent circuit. Note that the ladder termination resistor is connected to AGND. R is typically $10 \mathrm{k} \Omega$.


Figure 1. Simplified D/A Circuit of Si7545

The binary weighted currents are switched between the OUT bus line and AGND by $n$-channel SPDT analog switches, thus maintaining a constant current in each ladder leg independent of switch states.

The capacitance at the OUT bus line, C OUT, is code dependent and varies from 70 pF (all switches to AGND) to 150 pF (all switches to OUT).

One of the current switches is shown in Figure 2. The input resistance at $V_{\text {REF }}$ (Figure 1) is always equal to R REF ( R REF is the R-2R ladder characteristic resistance and is equal to " $R$ "). Since $R_{\text {REF }}$ at the $V_{\text {REF }}$ pin is constant, the reference terminal can be driven by a reference voltage or a reference current ac or dc, of positive
or negative polarity. (If a current source is used, a low temperature coefficient external $R_{F B}$ is recommended to define scale factor.)


Figure 2. n-channel Current Steering Switch


Figure 3. Digital Input Structure

The input buffers are simple CMOS inverters designed such that when the Si7545 is operated with $V_{D D}=5 \mathrm{~V}$, the buffers convert TTL input levels ( 2.4 V and 0.8 V ) into CMOS logic levels. When $\mathrm{V}_{\mathrm{IN}}$ is in the region of 2.0 to 3.5 V the input buffers operate in their linear region and draw current from the power supply. To minimize power supply currents it is recommended that the digital input voltages be as close to the supply rails $N_{D D}$ and DGND) as is practically possible.

The Si7545 may be operated with any supply voltage in the range $4.5 \mathrm{~V}<\mathrm{V}_{D D}<16.5 \mathrm{~V}$. With $\mathrm{V}_{D D}$ $=5 \mathrm{~V}$ the input logic levels are TTL compatible, otherwise they will be CMOS compatible only.

## APPLICATIONS

Figures 4 and 5 show simple unipolar and bipolar circuits using the Si7545. Resistor R1 is used to trim for full scale (see Table 1). The top grade versions (Si7545GCQ, Si7545GLN, Si7545GUD), have a guaranteed maximum gain error of +1 LSB at $25^{\circ} \mathrm{C}$, which allows the user to eliminate the gain trim resistors in many applications. Capacitor C1 provides phase compensation and helps prevent
overshoot and ringing when using high speed operational amplifiers. The circuits of Figures 4, 5, and 6 have constant input impedance at the $V_{\text {REF }}$ terminal.

The circuit of Figure 4 can be used as a fixed reference DAC so that it provides an analog output voltage in the range 0 V to $-\mathrm{V}_{\mathbb{I N}}$ (the inversion is introduced by the op amp); or $\mathrm{V}_{\mathrm{IN}}$ can be an ac

## APPLICATIONS (Cont'd)

signal in which case the circuit behaves as an attenuator (2-Quadrant Multiplier).
$\mathrm{V}_{\text {IN }}$ can be any voltage in the range $\pm 20 \mathrm{~V}$ (provided the op amp can handle such voltages) since $V_{\text {REF }}$ is permitted to exceed $V_{\text {DD }}$. Table 2 shows the code relationships for the circuit of Figure 4.


Figure 4. Unipolar Binary Operation

TABLE 1

| TRIM |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| RESISTOR | A, J,S | B,K, T | C,L,U | GC, GL, GU |
| R1 | 500 | 200 | 100 | 500 |
| R2 | 150 | 68 | 33 | 150 |

Recommended Trim Resistor Values vs. Grade for $V_{D D}=+5 \mathrm{~V}$

TABLE 2

| DIGITAL INPUT |  |
| :---: | :---: |
| MSB | LSB | ANALOG OUTPUT $\left(V_{\text {OUT }}\right) \mid$

Unipolar Binary Code Table for Circuit of Figure 4

Figure 5 and Table 3 illustrate the recommended circuit and code relationship for bipolar operation. The D/A function itself uses offset binary code and inverter U1 on the MSB line converts 2's complement input code to offset binary code. If appropriate, inversion of the MSB may be done in software using an exclusive-OR instruction and omitting the inverter. R3, R4 and R5 must be selected to match within $0.01 \%$ and they should be the same type of resistor (preferably wire-wound or
metal foil), so that their temperature coefficients match. Mismatch of R5 to R4 and R3 causes full scale error.


Figure 5. Blpolar Operation (2's Complement Code)

TABLE 3

| DIGITAL INPUT | ANALOG OUTPUT (VUT) |
| :---: | :---: |
| MSB LSB |  |

2's Complement Code Table for Circuit of Figure 5

Figure 6 shows an alternative method of achieving bipolar output. The circuit operates with single plus magnitude code and has the advantage that it gives 12-bit resolution per quadrant for the circuit of Figure 5. The DG423 is a CMOS single-pole double-throw analog switch with data latches.

TABLE 4

| $\begin{array}{\|c} \text { SIGN } \\ \text { BIT } \end{array}$ | DIGITAL INPUT MSB LSB | ANALOG OUTPUT (VOUT) |
| :---: | :---: | :---: |
| 0 | 111111111111 | +(4095/4096) $\mathrm{V}_{\mathbb{N}}$ |
| 0 | 000000000000 | 0 VOLTS |
| 1 | 000000000000 | 0 VOLTS |
| 1 | 111111111111 | -(4095/4096) $\mathrm{V}_{\mathrm{IN}}$ |

Note: Sign Bit of " 0 " connects R3 to GND
12-Bit Plus Sign Magnitude Code Table for Circuit

Siliconix incorporated


Figure 6. 12-Bit Plus Sign Magnitude D/A Converter

## APPLICATION HINTS

## OUTPUT OFFSET

CMOS DACs exhibit a code dependent output resistance which in turn causes a code dependent error voltage at the output of the amplifier. The maximum amplitude of this offset, which adds to the D/A converter nonlinearity is 0.67 Vos where VOS is the amplifier input offset voltage. It is recommended that $V_{\text {Os }}$ be no greater than 10\% of 1 LSB over the operating temperature range to assure monotonic operation.

## GROUND MANAGEMENT

Transient voltages or AC between AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie them together at the Si7545. In more complex systems where the AGND and DGND tie on the back plane, it is recommended that two diodes (1N4148 or equivalent) be connected in inverse parallel between the Si7545 AGND and DGND pins.

## DIGITAL GLITCHES

When $\overline{W R}$ and $\overline{\mathrm{CS}}$ are both low the latches are transparent and the DAC inputs follow the data inputs. Some bus systems do not always have valid data for the whole period during which $\overline{W R}$ is low and as a result invalid data can briefly appear at the DAC inputs during a write cycle. This can cause unwanted glitches at the DAC output. The solution to this problem, if it occurs, is to retime the write pulse $\overline{W R}$ so that it only occurs when data is valid.

Another cause of glitches is capacitive coupling from the digital lines to the OUT and AGND terminals. This can be minimized by screening the analog pins (Pins $1,2,19,20$ ) from the digital pins by a ground track run between pins 2 and 3 and between pins 18 and 19 of the Si7545. Note how the analog pins are at one end of the package and separated from the digital pins by $V_{D D}$ and DGND to aid screening at the board level. On-chip capacitive coupling can also give rise to crosstalk from the digital to analog sections, particularly in circuits with high currents and fast rise and fall times.

This type of crosstalk is minimized by using the Si7545 with a $V_{D D}=5 \mathrm{~V}$. Great care should be taken to ensure that the 5 V used to power up the Si7545 is properly filtered and free from digitally induced noise.

## TEMPERATURE COEFFICIENTS

The gain temperature coefficient of the Si7545 has a maximum value of $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ and a typical value of $2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. this corresponds to worst case gain shifts of 2 LSB's and 0.8 LSB, respectively over a $100^{\circ} \mathrm{C}$ temperature range. When trim resistors R1 and R2 are used to adjust full scale range, the temperature coefficient of R1 and R2 should also be taken into account.

## SINGLE SUPPLY OPERATION

The ladder termination resistor of the Si7545 (Figure 1) is connected to AGND. This arrangement is particularly suitable for single supply operation because OUT and AGND may be biased at a voltage between DGND and $V_{D D}$. OUT and AGND should

## APPLICATION HINTS (Cont'd)

never go more than 0.3 volts less than DGND or an internal diode will be turned on and a heavy current may flow which will damage the device. (The Si7545 is, however, protected from the SCR latch-up phenomenon prevalent in many CMOS devices.)

Figure 7 shows the Si7545 connected in a voltage switching mode. OUT is connected to the reference voltage and AGND is connected to DGND. The DAC output voltage is available at the $V_{\text {REF }}$ pin and has a constant output impedance equal to R. $R_{F B}$ is not used in this circuit.


Figure 7. Voltage Switching Mode

The loading of the reference voltage source is code dependent and the response time of the circuit is often determined by the behavior of the reference voltage to the changing load conditions. Good results can be obtained by decoupling $V_{\text {REF }}$ with a $10 \mu \mathrm{~F}$ tantalum capacitor in parallel with a $0.01 \mu \mathrm{~F}$ ceramic.

To maintain linearity the voltages at OUT and AGND should remain within 2.5 volts of each other, for a $V_{D D}$ of 15 V . If $V_{D D}$ is reduced from 15 V or the differential voltage between OUT and AGND is increased to more than 2.5 V , the differential nonlinearity of the DAC will increase and the linearity of the DAC will be degraded. Figures 8 and 9 show typical curves illustrating this effect for various values of reference voltage and $V_{D D}$. If the output voltage is required to be offset from ground by some value, then OUT and AGND may be biased up. The effect on linearity and differential nonlinearity will be the same as reducing $V_{D D}$ by the amount of the offset.


Differential NonLinearity vs. VDD for Figure 7 Circuit. Reference voltage $=2.5 \mathrm{~V}$. Shaded area shows the range of values that typically occur for the $L$ and $U$ grades.

Figure 8.


Differential NonLinearity vs. $V_{D D}$ for Figure 7 Circuit. Reference voltage $=15$. V. Shaded area shows the range of values that typically occur for the $L$ and $U$ grades.

Figure 9.
The circuits of Figures 4,5 and 6 can all be converted to single supply operation by biasing AGND to some voltage between $V_{D D}$ and DGND. Figure 10 shows the 2 's complement bipolar circuit of Figure 5 modified to give a range from 2 V to 8 V about a "Pseudo-analog ground" of 5 V .

This voltage range would allow operation from a simple $V_{D D}$ of 10 V to 15 V . The LM136A-5.0 voltage reference fixes $A G N D$ at $5 \mathrm{~V} . \mathrm{V}_{I N}$ is set at 2 V by means of the series resistors R1 and R2. There is no need to buffer the $V_{\text {REF }}$ input to the Si7545 with an amplifier because the input impedance of the DAC is constant. Note however, that since the temperature coefficient of the D/A reference input resistance is typically $-300 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, applications which experience wide temperature variations may require a buffer amplifier to generate the 2.0 V at the $\mathrm{V}_{\text {REF }}$ pin. Other output voltage ranges can be obtained by


Figure 10. Single Supply "Bipolar" 2's Complement DAC
changing R4 to shift the zero point and (R1 + R2) to change the slope, or gain of the D/A transfer function. $V_{D D}$ must be kept at least 4.5 V about OUT to ensure that linearity is preserved.

## MICROPROCESSOR INTERFACING

The Si7545 can interface directly to either 8- or 16-bit microprocessors via its 12 -bit wide data latch using standard $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WR}}$ control signals.

A typical interface circuit for an 8-bit processor is shown in Figure 11. This arrangement uses two memory addresses, one for the lower 8-bits of data and one for the upper 4-bits of data into the DAC via the latch.


Figure 11. 8-Bit Processor to SI7545 Interface

Figure 12 shows an alternative approach for use with 8 -bit processors which have a full 16 -bit wide address bus such as $6800,8080, \mathbf{Z 8 0}$. This technique uses the 12 lower address lines of the processor's address bus to supply data to the DAC, thus each Si7545 connected in this way uses 4 k bytes of address locations. Data is written to the DAC using a single memory write instruction. The address field of the instruction is organized so that the lower 12-bits contain the data for the DAC and the upper 4-bits contain the address of the 4 k block at which the DAC resides.


Figure 12. Connecting the Si 7545 to an 8 -Bit Microprocessor via the Address Bus

| PIN |  |  |
| :---: | :---: | :--- |
| NUMBER | SYMBOL | DESCRIPTION |
| 1 | OUT | Current Output |
| 2 | AGND | Analog Ground |
| 3 | DGND | Digital Ground |
| 4 | DB11 | Digital Input (Bit 11 MSB) |
| 5 | DB10 | Digital Input (Bit 10) |
| 6 | DB9 | Digital Input (Bit 9) |
| 7 | DB8 | Digital Input (Bit 8) |
| 8 | DB7 | Digital Input (Bit 7) |
| 9 | DB6 | Digital Input (Bit 6) |
| 10 | DB5 | Digital Input (Bit 5) |
| 11 | DB4 | Digital Input (Bit 5) |
| 12 | DB3 | digital Input (Bit 3) |
| 13 | DB2 | Digital Input (Bit 2) |
| 14 | DB1 | Digital Input (Bit 1) |
| 15 | DBO | Digital Input (Bit 0) |
| 16 | CS | Chip Select Input |
| 17 | WR | Write Input |
| 18 | VDD | Positive Power Supply |
| 19 | $V_{\text {REF }}$ | Reference Input Voltage |
| 20 | RFB | Internal Feedback Resistor |

Dual-In-Line Packages


Note: All Resistors are $1 \mathrm{k} \Omega$ unless otherwise specified

## PLCC Package



Note: All resistors are $1 \mathrm{k} \Omega$ unless otherwise specified

## CMOS Subranging 8-Bit A/D Converter

## FEATURES

- Fast Conversion Time $1.34 \mu s$ Maximum
- 1/2 LSB Total Unadjusted Error
- Single +5 V Supply
- On-Board $\mu \mathrm{P}$ Interface


## BENEFITS

- Increased Data Throughput
- No Accuracy Trims Required
- Simplified Power Supply Requirements
- Simplified $\mu \mathrm{P}$ Interface


## APPLICATIONS

- Digital Signal Processing
- High Speed Data Acquisition
- 5 Volt Systems
- $\mu \mathrm{P}$ Controlled Servos


## DESCRIPTION

The Si 7820 is a high speed, microprocessor compatible, 8-bit analog-to-digital converter which uses a subranging (half-flash) technique to achieve a conversion time of $1.34 \mu \mathrm{~s}$. The converter has a 0 V to +5 V analog input range and uses a single +5 V supply.

The Si7820 will easily interface with microprocessors by appearing as a memory location or I/O port without the need for external interfacing logic. The data outputs use latched, three-state buffers to allow direct connection to a microprocessor data bus or system input port. An over-flow output is provided for cascading devices to achieve higher resolution. The Si7820 is pin compatible with the industry-standard AD7820 and ADC0820 devices.

Applications include high speed data acquisition, real-time digital signal processing, FAX communications systems, oversampled audio digitizing, and digital servo systems such as head positioning for disk drives.

The Si7820 is built using the Siliconix proprietary PolyMOS process, allowing a mix of high density fast digital logic with high performance analog ciruitry. An epitaxial layer prevents latchup. It is available in the 20-pin PDIP and PLCC-20 for operation over the commercial K, L suffix ( 0 to $70^{\circ} \mathrm{C}$ ), 20-pin CerDIP for industrial, B, C suffix ( -40 to $85^{\circ} \mathrm{C}$ ) temperature range, and for military, $\mathrm{T}, \mathrm{U}$ suffix ( -55 to $125^{\circ} \mathrm{C}$ ) temperature operation.



ORDERING INFORMATION

|  |  |  |  |
| :--- | :---: | :--- | ---: |
| PART | TEMP. RANGE | PACKAGE* | ERROR |
| Si7820LN | 0 to $70^{\circ} \mathrm{C}$ | Plastic DIP | $+1 / 2 \mathrm{LSB}$ |
| Si7820KN | 0 to $70^{\circ} \mathrm{C}$ | Plastic DIP | +1 LSB |
| Si7820LP | 0 to $70^{\circ} \mathrm{C}$ | PLCC | $+1 / 2 \mathrm{LSB}$ |
| Si7820KP | 0 to $70^{\circ} \mathrm{C}$ | PLCC | +1 LSB |
| Si7820CQ | -40 to $85^{\circ} \mathrm{C}$ | CerDIP | $+1 / 2 \mathrm{LSB}$ |
| Si7820BQ | -40 to $85^{\circ} \mathrm{C}$ | CerDIP | +1 LSB |
| Si7820UQ | -55 to $125^{\circ} \mathrm{C}$ | CerDIP | $+1 / 2 \mathrm{LSB}$ |
| Si7820TQ | -55 to $125^{\circ} \mathrm{C}$ | CerDIP | +1 LSB |

* All devices -- 20 lead packages.
** Consult factory for dice specifications.


## ABSOLUTE MAXIMUM RATINGS

Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ to GND $\qquad$ 0 V, 10 V

Voltage at any other pins
(Pins 1-9, 11-18) GND -0.3 V, $V_{D D}+0.3 \mathrm{~V}$

Power Dissipation (Any Package) to $75^{\circ} \mathrm{C}$ $\qquad$ 450 mW
Derate Above $75^{\circ} \mathrm{C}$ by
Operating Temperature RangesSi7820LN/KN/LP/KP0 to $70^{\circ} \mathrm{C}$
SI7820BQ/CQ ..... -40 to $85^{\circ} \mathrm{C}$
Si7820TQ/UQ ..... -55 to $125^{\circ} \mathrm{C}$
Storage Temperature Range ..... -65 to $160^{\circ} \mathrm{C}$
Lead Temperature (Soldering 10 seconds) ..... $300^{\circ} \mathrm{C}$

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF+}}=5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{REF}-}=0 \mathrm{~V}, \mathrm{RD}-\mathrm{Mode} \\ \mathrm{GND}=0 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-40,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{array}{\|c\|} \hline \text { T, U } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{array}$ |  | $\begin{aligned} & \text { B, C, K, } \\ & \text { SUFFIX } \end{aligned}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| ACCURACY |  |  |  |  |  |  |  |  |  |
| Resolution |  | No Missing Codes | 1,2,3 |  | 8 |  | 8 |  | Bits |
| Total Unadjusted Error ${ }^{\text {e }}$ |  | L, C, U Grades | 1,2,3 |  | -1/2 | 1/2 | $-1 / 2$ | $1 / 2$ | LSB |
|  |  | B, K, T Grades | 1,2,3 |  | -1 | 1 | -1 | 1 |  |
| REFERENCE INPUT |  |  |  |  |  |  |  |  |  |
| Reference Input Resistance | $\mathrm{R}_{\mathbb{I N}}$ |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 2.2 | $\begin{gathered} 1.4 \\ 1.25 \end{gathered}$ | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $\begin{gathered} 1.4 \\ 1.25 \end{gathered}$ | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $k \Omega$ |
| $\mathrm{V}_{\text {REF+ }}$ Input Voltage Range |  |  | 1,2,3 |  | 0 | 5.1 | 0 | 5.1 |  |
| $\mathrm{V}_{\text {REF- }}$ Input Voltage Range |  |  | 1,2,3 |  | -0.1 | 5.1 | -0.1 | 5.1 |  |
| ANALOG INPUT |  |  |  |  |  |  |  |  |  |
| Analog Input Range | $\mathrm{V}_{\text {INR }}$ |  | 1,2,3 |  | -0.1 | 5.1 | -0.1 | 5.1 | v |
| Analog Input Capacitance | $\mathrm{C}_{\mathrm{VIN}}$ |  | 1 | 45 |  |  |  |  | pF |
| Analog Input Current | $I_{\text {VIN }}$ | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ to 5 V | 2, ${ }^{1}$ |  | -0.3 -3 | 0.3 3 | -0.3 -3 | 0.3 3 | $\mu \mathrm{A}$ |
| Slew Rate ${ }^{\text {f }}$ | SR |  | 1 | 0.2 |  | 0.1 |  | 0.1 | V/4s |
| LOGIC INPUTS |  |  |  |  |  |  |  |  |  |
| Input HIGH Voltage | $\mathrm{V}_{\text {INH }}$ | $\overline{C S}, \overline{W R}, \overline{R D}$ Inputs | 1,2,3 |  | 2.4 |  | 2.4 |  | V |
|  |  | Mode Input | 1,2,3 |  | 3.5 |  | 3.5 |  |  |
| Input LOW Voltage | $\mathrm{V}_{\text {INL }}$ | $\overline{C S}, \overline{W R}, \overline{R D}$ Inputs | 1,2,3 |  |  | 0.8 |  | 0.8 |  |
|  |  | Mode Input | 1,2,3 |  |  | 1.5 |  | 1.5 |  |
| Input HIGH Current | $\mathrm{I}_{\text {INH }}$ | $\overline{C S}, \overline{R D}$ Inputs | $\underset{2,3}{1}$ |  |  | 0.3 1.0 |  | 0.3 1.0 | $\mu \mathrm{A}$ |
|  |  | $\overline{\text { WR }}$ Input | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  |  | 0.3 3.0 |  | 0.3 3.0 |  |
|  |  | Mode Input | 12,3 | 50 |  | 150 200 |  | 150 200 |  |

Siliconix
incorporated

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Condltions Unless Otherwise Specifled:$\begin{gathered} V_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}+}=5 \mathrm{~V} \\ \mathrm{~V}_{\text {REF- }}=0 \mathrm{~V}, \text { RD-Mode } \\ \text { GND }=0 \mathrm{~V} \end{gathered}$ |  | LIMITS |  |  |  |  |  | UNIT |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-40,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { T, U } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { B, C, K, } \\ \text { SUFFIX } \end{gathered}$ |  |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| LOGIC INPUTS (Cont*d) |  |  |  |  |  |  |  |  |  |  |
| Input LOW Current | $\mathrm{I}_{\text {INL }}$ | $\overline{C S}, \overline{W R}, \overline{\mathrm{RD}}$ Mode Inputs |  | 12,3 |  | -0.3 -1.0 |  | -0.3 -1.0 |  | $\mu \mathrm{A}$ |
| Input Capacitance ${ }^{\text {c }}$ | $\mathrm{C}_{1 \times}$ |  |  | 1,2,3 | 5 |  | 8 |  | 8 | pF |
| LOGIC OUTPUTS |  |  |  |  |  |  |  |  |  |  |
| Output HIGH Voltage <br> DB0-DB7, OFL, INT Outputs | $\mathrm{V}_{\mathrm{OH}}$ | $V_{D D}=4.75 \mathrm{~V}$ | $\mathrm{I}_{\text {OUT }}=-360 \mu \mathrm{~A}$ | 1,2,3 |  | 4.0 |  | 4.0 |  | V |
|  |  |  | $\mathrm{I}_{\text {OUT }}=-10 \mu \mathrm{~A}$ | 1,2,3 |  | 4.5 |  | 4.5 |  |  |
| Output LOW Voltage DB0-DB7, $\overline{\text { FFL }}, \overline{\text { INT }}$ RDY | $\mathrm{V}_{\text {OL }}$ |  | $\mathrm{I}_{\text {OUT }}=1.6 \mathrm{~mA}$ | 1,2,3 |  |  | 0.4 |  | 0.4 |  |
| Three-State Current DB0-DB7, RDY |  |  |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  | $\begin{aligned} & -0.3 \\ & -3.0 \end{aligned}$ | $\begin{aligned} & 0.3 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & -0.3 \\ & -3.0 \end{aligned}$ | $\begin{aligned} & 0.3 \\ & 3.0 \end{aligned}$ | $\mu \mathrm{A}$ |
| Output Source Current DB0-DB7, $\overline{O F L}, \overline{I N T}$ | $I_{\text {SRC }}$ |  | T $=0$ | 1,2,3 | -25 | -10 |  | -10 |  |  |
| Output Sink Current DB0-DB7, $\overline{\mathrm{OFL}}, \overline{\mathrm{INT}}$ RDY | ${ }^{\text {sfink }}$ |  | $T=V_{D D}$ | 1,2,3 | 40 | 15 |  | 15 |  |  |
| Output Capacitance ${ }^{\text {c }}$ DB0-DB7, $\overline{O F L}, \overline{\text { INT RDY }}$ | Cout |  |  | 1,2,3 | 5 |  | 8 |  | 8 | pF |



Preliminary

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Speclfled:$\begin{gathered} V_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF+}}=5 \mathrm{~V} \\ \mathrm{~V}_{\text {REF- }}=0 \mathrm{~V}, \mathrm{RD}-\text { Mode } \\ \text { GND }=0 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-40,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { T, U } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { B, C, K, } \\ \text { SUFFIX } \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## TIIMING ${ }^{\text {ig }}$ (Cont'd)

| Data Access Time ${ }^{\text {h }}$ (RD Mode) | ${ }^{\text {t }}$ ACCO | See Figure 4 | $\underset{2,3}{1}$ | ${ }^{\text {t }}$ CRD +10 |  | $\begin{aligned} & t_{\text {CRD }}+20 \\ & t_{\text {CRD }}+50 \end{aligned}$ |  | t CRD +20 t CRD +35 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{RD}}$ to $\overline{\mathrm{NT}}$ Delay (RD Mode) | ${ }^{\text {tinTH }}$ | $C_{L}=50 \mathrm{pF}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 60 |  | $\begin{aligned} & 125 \\ & 225 \end{aligned}$ |  | $\begin{aligned} & 125 \\ & 175 \end{aligned}$ |  |
| Data Hold Time ${ }^{1}$ | ${ }^{\text {d }}$ D |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 40 |  | $\begin{array}{r} 60 \\ 100 \end{array}$ |  | $\begin{aligned} & 60 \\ & 80 \end{aligned}$ |  |
| Delay Time Between Conversions | $t_{p}$ |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  | $\begin{aligned} & 500 \\ & 600 \end{aligned}$ |  | $\begin{aligned} & 500 \\ & 600 \end{aligned}$ |  |  |
| Write Pulse Width | ${ }^{\text {t }}$ WR |  | 1,2,3 |  | 0.6 | 50 | 0.6 | 50 |  |
| Conversion Time (WR/RD Mode) | ${ }^{\text {t CWR-RD }}$ |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  | $\begin{aligned} & 1.34 \\ & 1.53 \end{aligned}$ |  | $\begin{aligned} & 1.34 \\ & 1.50 \end{aligned}$ |  |  |
| Delay Between $\overline{\mathrm{WR}}$ and $\overline{\mathrm{RD}}$ Pulses | ${ }^{\text {t }}$ R |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  | $\begin{aligned} & 600 \\ & 700 \end{aligned}$ |  | $\begin{aligned} & 600 \\ & 700 \end{aligned}$ |  |  |
| Data Access Time ( $\overline{\mathrm{WR}} / \overline{\mathrm{RD}} \mathrm{Mode})^{\mathrm{h}}$ | ${ }^{\text {t }}{ }_{\text {ACC1 }}$ | $\begin{aligned} & t_{R D}<t_{\text {INTL }} \\ & \text { See Figure } 6 \end{aligned}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 110 |  | $\begin{aligned} & 160 \\ & 250 \end{aligned}$ |  | 160 225 |  |
| $\overline{\mathrm{RD}}$ to $\overline{\mathrm{NT}}$ Delay | $t_{\text {RI }}$ |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 100 |  | $\begin{aligned} & 140 \\ & 225 \end{aligned}$ |  | 140 200 |  |
| $\overline{\mathrm{WR}}$ to $\overline{\mathrm{NTT}}$ Delay | $\mathrm{t}_{\text {INTL }}$ |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 600 |  | $\begin{aligned} & 1000 \\ & 1700 \end{aligned}$ |  | $\begin{aligned} & 1000 \\ & 1400 \end{aligned}$ | ns |
| Data Access Time ( $\overline{W R} / \overline{R D}$ Mode) ${ }^{\text {h }}$ | ${ }^{\text {t }}$ ACC2 | $t_{\text {RD }}>t_{\text {INTL }}$ See Figure 5 | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 60 |  | $\begin{gathered} 70 \\ 110 \end{gathered}$ |  | 70 90 |  |
| $\overline{\mathrm{WR}}$ to $\overline{\mathrm{NT}}$ Delay (Stand-Alone) | $t_{\text {HWWR }}$ | $C_{L}=50 \mathrm{pF}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 70 |  | $\begin{aligned} & 100 \\ & 150 \end{aligned}$ |  | 100 130 |  |
| Data Access Time After $\overline{1 N T}$ | $\mathrm{t}_{\text {ID }}$ |  |  | 10 |  | 50 75 |  | 50 65 |  |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for 'DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. Total unadjusted error includes offset, full-scale and linearity errors.
f. Sample tested at $25^{\circ} \mathrm{C}$ to ensure compliance.
g. All input control signals are speocified with $t_{R}=t_{F}=20 \mathrm{~ns}(10 \%$ to $90 \%$ of 5 V$)$.
h. Measured with load circuils of Figure 1 and defined as the time required for an output to cross 0.8 V or 2.4 V .

1 Defined as the time required for the data lines to change 0.5 V when loaded with the circuits of Figure 2 .

Siliconix incorporated

A. $\mathrm{HIGH}-\mathrm{Z}$ toV $\mathrm{OH}_{\mathrm{H}}$

B. $\mathrm{HIGH}-Z$ to $\mathrm{V}_{\mathrm{OL}}$

Figure 1. Load Circuits for Data Access Time Test

A. $\mathrm{V}_{\mathrm{OH}}$ to $\mathrm{HIGH}-Z$

B. $\mathrm{V}_{\mathrm{OL}}$ to $\mathrm{HIGH}-\mathrm{Z}$

Figure 2. Load Clrcuits for Data Hold Time Test

## CAUTION

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the
operational sections of the specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect the device reliability.

## PIN DESCRIPTION

| PIN |  |  |
| :---: | :---: | :---: |
| NUMBER | SYMBOL | DESCRIPTION |
| 1 | $V_{\text {IN }}$ | Analog input; range $=G N D<V_{\text {IN }}<V_{\text {DD }}$. |
| 2 | DBO | Three-state data output, bit 0 (LSB). |
| 3 | DB1 | Three-state data output, bit 1. |
| 4 | DB2 | Three-state data output, bit 2. |
| 5 | DB3 | Three-state data output, bit 3. |
| 6 | $\overline{\text { WR/RDY }}$ | WRITE control input/READY status output. See Digital Interface section. |
| 7 | MODE | Mode selection input. This input is internally pulled low with a $50 \mu \mathrm{~A}$ current source. <br> RD Mode: MODE low/open. <br> WR-RD Mode: MODE high. |
| 8 | $\overline{\mathrm{RD}}$ | READ input. $\overline{\mathrm{RD}}$ must be low to access data. See Digital Interface section. |
| 9 | $\overline{\mathrm{INT}}$ | INTERRUPT output. $\overline{\operatorname{INT}}$ going low indicates the completion of a conversion. See Digital Interface section. |
| 10 | GND | Ground. |
| 11 | $V_{\text {REF }}$ - | Lower limit of reference span. Sets the zero code voltage. Range: GND to $V_{\text {REF }}+$ |

## PIN DESCRIPTION (Cont'd)

| PIN |  |  |
| :---: | :---: | :---: |
| NUMBER | SYMBOL | DESCRIPTION |
| 12 | $V_{\text {REF }}{ }^{+}$ | Upper limit of reference span. Sets the Full Scale input voltage. Range: $V_{\text {REF }}$ to $V_{D D}$. |
| 13 | $\overline{C S}$ | CHIP-SELECT input. $\overline{\mathrm{CS}}$ must be low for the device to recognize $\overline{W R}$ or $\overline{R D}$ inputs. |
| 14 | DB4 | Three-state data output, bit 4. |
| 15 | DB5 | Three-state data output, bit 5. |
| 16 | DB6 | Three-state data output, bit 6. |
| 17 | DB7 | Three-state data output, bit 7 (MSB). |
| 18 | $\overline{\text { OFL }}$ | Overflow Output. If the analog input is greater than $V_{\text {REF }}+$, OFL will be high at the end of the conversion. It can be used to cascade two or more devices to increase resolution. |
| 19 | NC | No Connection. |
| 20 | $V_{D D}$ | Power supply voltage, +5 V . |

## DETAILED DESCRIPTION

## Converter Operation

The Si7820 uses a "half-flash" conversion technique (see Functional Block Diagram). Two 4-bit flash A/D converter sections are used to achieve an 8 -bit result. Using 15 comparators, the upper 4-bit MS (most significant) flash A/D compares the unknown input voltage to the reference ladder and provides the upper four data bits.

An internal DAC uses the MS bits to generate the analog result from the first flash conversion, and generates a residue voltage which is the difference of the unknown input and the DAC voltage. The residue is then compared to the reference ladder using 15 LS (least significant) flash comparators to obtain the lower four bits of the output. An additional overrange comparator detects if the analog input is greater than the reference voltage.

## Operating Sequence

The operating sequence for the WR-RD Mode is shown in Figure 3. The conversion is initiated by a falling edge of $\overline{W R}$. The comparator inputs track the analog input voltage for the duration of $\overline{W R}$ low. A minimum of 600 ns is required for the input voltage to be acquired. When WR returns high, the MS flash result is latched into the output buffers and the LS conversion begins. $\overline{\operatorname{INT}}$ goes low approximately

600 ns later, indicating end of conversion, and that the lower 4 data bits are latched into the output buffers. $\overline{\mathrm{RD}}$ going low then accesses the data.


Figure 3. Operating Sequence (WR-RD Mode)
If an externally controlled conversion time is required, the $\overline{\mathrm{RD}}$ line can be brought low as soon as 600 ns after WR goes high. This will latch the lower 4 data bits and output the conversion result on DBO-DB7. At least 500 ns setup time is required from $\overline{\mathbb{N T}}$ going low to the start of another conversion ( $\overline{W R}$ going low).

## Digital Interface

The Si7820 has two basic interface modes which are set by the status of the MODE input pin. When this pin is low, the converter is in the RD mode, when this pin is high the converter is set up for the WR-RD mode.

## $\overline{\text { RD }}$ Mode

In RD mode, conversion control and data access is controlled by the $\overline{\mathrm{RD}}$ input (see Figure 4). The conversion is initiated by taking $\overline{\mathrm{RD}}$ low. $\overline{\mathrm{RD}}$ is then kept low until output data appears. This mode is useful for microprocessors which can be forced into a WAIT state. The processor can start a conversion, wait, and then read data with a single READ instruction.

Pin 6 (WR/RDY) is configured as a status output (RDY) in RD mode. This output can be used to drive the READ or WAIT input of a processor. RDY is an open drain output (with no internal pull-up device) which goes low after the falling edge of $\overline{C S}$ and goes high impedance at the end of the conversion. An INT output is also provided which goes low at the end of the conversion and returns high on the rising edge of $\overline{C S}$ or $\overline{R D}$.


Flgure 4. RD Mode Timing

## WR-RD Mode

In the WR-RD mode, pin 6 ( $\overline{\mathrm{WR}} / \mathrm{RDY}$ ) is configured as the WRITE input for the converter. With $\overline{\mathrm{CS}}$ low, a
conversion is initiated on the falling edge of $\overline{W R}$. Several options exist for reading the data from the converter.

## Using Internal Delay

In the first of these options the processor waits for $\overline{\mathrm{INT}}$ output to go low before reading the data (Figure 5). INT typically goes low 600 ns after the rising edge of $\overline{W R}$, indicating that the conversion is complete and the result is available in the output latch. With $\overline{\mathrm{CS}}$ low, data outputs DBO-DB7 can be accessed by pulling $\overline{\mathrm{RD}}$ low. $\overline{\mathrm{INT}}$ is then reset by the rising edge of $\overline{\mathrm{CS}}$ or $\overline{\mathrm{RD}}$.


Figure 5. WR-RD Mode Timing ( $\left.\mathrm{t}_{\mathrm{RD}}>\mathrm{t}_{\mathrm{INTL}}\right)$

## Reading Before Delay

An alternative option can be used to externally control the conversion time (see Figure 6). The internally generated 600 ns delay varies somewhat with temperature and supply voltage (see Typical Operating Characteristics) and can be overridden with $\overline{\mathrm{RD}}$. To achieve this, the status of $\overline{\mathrm{INT}}$ is ignored and $\overline{\mathrm{RD}}$ is brought low as soon as 600 ns after the rising edge of $\overline{W R}$. This completes the conversion and enables the output buffers, DB0-DB7, which contain the conversion result. INT also goes low after the falling edge of $\overline{R D}$ and is reset on the rising edge of $\overline{\mathrm{RD}}$ or $\overline{\mathrm{CS}}$.


Figure 6. WR-RD Mode Timing ( $\left.t_{R D}>t_{I N T L}\right)$

## Pipelined Operation

In addition to the two standard WR-RD mode options, "pipe-lined" operation can be achieved by tying $\overline{W R}$ and $\overline{R D}$ together (see Figure 7). With $\overline{C S}$ low, $\overline{W R}$ and $\overline{R D}$ going low initiates a conversion, and reads the result of the previous conversion at the same time.


Figure 7. WR-RD Mode Pipe-Lined Timing $\overline{\mathrm{WR}}=\overline{\mathrm{RD}}$

## Stand-Alone Operation

The converter can also be used in a stand-alone operation (see Figure 8). $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ are tied low
and a conversion is initiated by pulling $\overline{W S}$ low. Output data is valid approximately 600 ns after the rising edge of $\overline{W R}$.

$\mathrm{DB}_{0}-\mathrm{DB} 7$
Figure 8. WR-RD Mode Stand-Alone Timing $\overline{\mathrm{CS}}=\overline{\mathrm{RD}}=0$

## Analog Considerations

The $V_{\text {REF }}+$ and $V_{\text {REF }}$ - input set the full-scale and zero input voltages of the A/D. In other words, the voltage at $V_{\text {REF }}$ - defines the input which produces an output code of all zeroes and the voltage at $V_{\text {REF }}+$ defines the input which produces an output code of all ones (see Figure 9).


Figure 9. Transfer Function


Flgure 10a. Power Supply as Reference


Figure 10c. External Reference 2.5 V Full-Scale


Figure 10b. Input Not Referenced to GND

## 8-Bit Data Acquisition Systems

## FEATURES

- Total Unadjusted Error < 1/2 LSB (Si8603)
- Fast Conversion Time ( $25 \mu$ s maximum)
- Low Power ( 2.5 mW )
- On-Chip S/H Function
- On-Board 8-Channel

Multiplexer (Si8601)

- Microprocessor Interface


## BENEFITS

- Eliminates External Trims
- Increased Data Throughput
- Reduced System Power Consumption
- Reduced Aperture Error
- Eliminates Additional Supplies
- Reduced Board Space and Component Count

APPLICATIONS

- $\mu$ P/PC-Based Data Acquisition Systems
- Voice/Telecom Systems
- Battery-Operated Systems
- Audio Digitizing
- Remote Data Acquisition
- High Density Systems


## DESCRIPTION

The Si8601 and Si8603 are 8-bit data acquisition systems which include an A/D converter, sample-and-hold function, and a microprocessor interface on one monolithic chip. The Si8603 is a single-channel version, while the Si8601 includes an on-board 8-channel analog multiplexer and decode logic to form a complete 8-channel data acquisition system. The Si8601 and Si8603 are designed for $5 \vee$ single-supply operation and TTL-level logic interfacing. For 15 V operation, refer to the Si8602/8604 data sheet.

Built in the Siliconix proprietary PolyMOS ${ }^{\text {Tm }}$ process, the Si8601/8603 use a capacitive-ladder A/D conversion technique to achieve low power, high speed and less than $1 / 2$ LSB total unadjusted error without the need for thin film resistors or laser trimming. The capacitive ladder architecture creates an on-board sample/hold function,
reducing the aperture time of the converter to less than 90 ns. This facilitates digitizing rapidly-slewing analog signals with a minimum of error. An epitaxial layer prevents latchup.

The total unadjusted error specification of $1 / 2$ LSB (Si8603) eliminates the need for any external trims or adjustments, further reducing system cost and enhancing overall reliability.

The Si8601 is available in 28-pin plastic and ceramic DIP. The Si8603 is available in 16-pin plastic and ceramic DIP. Both are available in industrial, D suffix ( -40 to $85^{\circ} \mathrm{C}$ ) and military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) temperature ranges and in $/ 883$ versions as well. For surface mount applications, the Si8601 is available in the PLCC-28, and the Si8603 in the PLCC-20. For more information on the Si8601, please refer to Siliconix application Note AN83-13. PIN CONFIGURATION



Siliconix incorporated

## PIN CONFIGURATION (Cont'd)



FUNCTIONAL BLOCK DIAGRAM


ABSOLUTE MAXIMUM RATINGS

Reference Input Voltage Range,
VREF- . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-0.3 \vee$ to $V_{R E F+}$
Reference Input Voltage Range, $\mathrm{V}_{\text {REF }+}$
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $V_{R E F-~ t o ~} V_{C C}+0.3 \mathrm{~V}$
Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6.5 V
Input Voltage Range, All Inputs $\ldots,-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
Storage Temperature (K Suffix) . . . . . . . . . -65 to $150^{\circ} \mathrm{C}$
(J, N Suffix) ........ -65 to $150^{\circ} \mathrm{C}$
Operating Temperature (A Suffix) .......... . -55 to $125^{\circ} \mathrm{C}$
(D Suffix)
-40 to $85^{\circ} \mathrm{C}$

Power Dissipation (Package)*
28-Pin Ceramic DIP** . . . . . . . . . . . . . . . . . . . . . . . 1046 mW
16-Pin Ceramic DIP*** ........................... . . . 900 mW
28-Pin Plastic DIP**** . ............................ . . 1046 mW
16-Pin Plastic DIP***** . . . . . . . . . . . . . . . . . . . . . . . 900 mW
28-Pin PLCC***** .................................. . . 900 mW
20-Pin PLCC***** ................................. . 900 mW

* All leads welded or soldered on PC Board.
** Derate $6.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.
*** Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
**** Derate $6.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.
***** Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.



## ELECTRICAL CHARACTERISTICS ${ }^{\text {a, m, }} \mathrm{n}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwlse Specified:$\begin{gathered} V_{C C}=5 \mathrm{~V} \\ f_{\text {CLOCK }}=1.04 \mathrm{MHz} \end{gathered}$ | LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\underset{\text { Grades }}{\text { All }}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |


| SUPPLY (Cont'd) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Positive Reference Voltage ${ }^{\mathrm{g}}$, | $\mathrm{V}_{\text {REF }+}$ | Refer to "Operating Range" Graph | 1 |  | $3^{\text {c }}$ | $\mathrm{V}_{\mathrm{cc}}$ |  |
| Negatlve Reference Voltage ${ }^{\mathrm{g}}$, ${ }^{\circ}$ | $V_{\text {REF- }}$ |  | 1 |  | 0 | $0.3{ }^{\text {c }}$ | V |
| Voltage Between $V_{\text {cc }}$ and $V_{\text {REF+ }+}$ Terminals ${ }^{1}$ | $V_{\text {cc- }}$ <br> $\mathrm{V}_{\mathrm{REF}+}$ | Refer to "Operating Range" Graph | 1 | 0 |  |  |  |
| DYNAMIC |  |  |  |  |  |  |  |
| Control Input Capacitance | $C_{1}$ |  | 1,2,3 | 2.5 |  |  |  |
| Data Output Capacitance | $\mathrm{C}_{0}$ |  | 1,2,3 | 5.5 |  |  |  |
| Supply Voltage Sensitivity | PSR |  | 1,2,3 | 0.05 |  |  | \%/V |
| Zero Error ${ }^{\text {J }}$ | ZE | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V} \& 5.25 \mathrm{~V} \\ f_{\mathrm{CLOCK}}=1.04 \mathrm{MHz} \end{gathered}$ | 1,2,3 | 0.25 |  |  | LSB |
| Linearity Error J | INL |  | 1,2,3 | 0.25 |  |  |  |
| Total Unadjusted Error ${ }^{\text {J }}$ | $E_{\text {tot }}$ |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 0.25 | $\begin{aligned} & -0.50 \\ & -0.75 \end{aligned}$ | $\begin{aligned} & 0.50 \\ & 0.75 \end{aligned}$ |  |
| Differential Nonlinearity | DNL |  | 1,2,3 |  | -0.5 | 0.5 |  |

TIMING

| Clock Frequency ${ }^{\text {' }}$ | ${ }^{\text {f clock }}$ | $\mathrm{V}_{\mathrm{Cc}}=3 \mathrm{~V}$ |  | 100 |  |  | kHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$ | 1,2,3 |  |  | 1040 |  |
| Start Pulse Width | ${ }^{\text {tsc }}$ |  | 1 |  | 100 |  | ns |
| Address Load Control Pulse Width | ${ }^{t}$ ALC | SI8601 ONLY | 1 |  | 200 |  |  |
| Address Set Up Time | ${ }^{\text {tsu }}$ |  | 1 |  | 50 |  |  |
| Address Hold Time | $t_{H}$ |  | 1 |  | 50 |  |  |
| Input Voltage Stable ${ }^{1}$ | ${ }^{\text {I }}$ S |  | 1 |  | 8 |  | Clock Periods |

ELECTRICAL CHARACTERISTICS ${ }^{\text {a,m, }} \mathrm{m}$

| PARAMETER | SYMBOL | Test Conditions <br> Unless Otherwise Specified: $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V} \text { to } 5.25 \mathrm{~V} \\ \mathrm{~V}_{\text {REF+ }}=\mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\mathrm{REF}-}=0 \mathrm{~V} \\ f_{\mathrm{CLOCK}}=1.04 \mathrm{MHz} \end{gathered}$ | LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\underset{\text { Grades }}{\text { All }}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

TIMING (Cont'd)

| End of Conversion <br> Delay Time | $\mathrm{t}_{\mathrm{DEC}}$ |  | 1 |  | 0 | 200 | ns |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Conversion Time k | $\mathrm{t}_{\mathrm{CONV}}$ | $\mathrm{f}_{\mathrm{CLOCK}}=1.04 \mathrm{MHz}$ <br> $\mathrm{t}_{\mathrm{SC}}=100 \mathrm{~ns}$ | $1,2,3$ |  |  | 25 | $\mu \mathrm{~s}$ |
| Output Enable Time | $\mathrm{t}_{\mathrm{OE}}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 1 | 100 |  | 250 | ns |
| Output Disable Time | $\mathrm{t}_{\mathrm{OD}}$ | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ <br> $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | 1 | 100 |  | 250 |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typlcal values are for' DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. Decays exponentially during first clock high period.
f. Channel addressed with clock OFF.
g. Analog input voltage greater than $\mathrm{V}_{\text {REF }}$ converts as all ones and less than $\mathrm{V}_{\text {REF- }}$ as all zeros.
h. Current increases linearly with frequency of the clock at a rate of approximately $10 \%$ per 100 kHz .
i. For proper operation the maximum clock rate must be lowered as the voltage across the reference terminals is lowered below 4.75 V . The maximum clock rate must be lowered by 0.68 f clock/volt multiplication factor. $\mathrm{V}_{\mathrm{REF}}+$ must be above 3.0 V or $\mathrm{V}_{\mathrm{CC}}-1.0 \mathrm{~V}$, whichever is higher.
J. All errors are measured with reference to an ideal stralght-line transfer curve from $1 / 2$ LSB to ( $V_{C C}-1 / 2$ LSB).
k. Source resistance $<1 \mathrm{k} \Omega$.
m . All voltage values are with respect to ground terminal.
n. All dc parameters are $100 \%$ tested at $25^{\circ} \mathrm{C}$. Lots are sample tested for ac parameters and high and low temperature limits to assure conformance with specifications.
q. $V_{B U S}$ is the voltage applied to the output pins when the digital outputs are in OFF state.

## DIE TOPOGRAPHY



Si8603


CSBD
425 P-Channel Enhancement MOSFETs 409 N -Channel Enhancement MOSFETs

## 13 Capacitors

7 Resistors


TIMING


DETAIL A


## DETAILED DESCRIPTION

## PRINCIPLES OF OPERATION

## Si8601 with On-chip Eight Channel MUX:

The analog multiplexer selects 1 of 8 single-ended input channels as determined by the input address code. The Address Load Control (ALC) transfers and latches the code into the address decoder on the positive edge of the ALC signal. The output latch is reset by the positive edge of the Start

Conversion (SC) pulse. Sampling starts with the positive edge of the SC pulse and lasts for 8 clock periods from its falling edge. The conversion process can be interrupted by a new SC pulse before the end of 24 clock periods. Continuous conversion may be accomplished by connecting the End of Conversion (EOC) output to the start input. If used in this mode an external pulse should be applied after power up to assure start up.

## MULTIPLEXER FUNCTION TABLE

| INPUTS |  |  |  | SELECTED ANALOG CHANNEL |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | ADDRESS LOAD CONTROL |  |
| 0 | 0 | 0 | LOW to HIGH | 1 |
| 0 | 0 | 1 | LOW to HIGH | 2 |
| 0 | 1 | 0 | LOW to HIGH | 3 |
| 0 | 1 | 1 | LOW to HIGH | 4 |
| 1 | 0 | 0 | LOW to HIGH | 5 |
| 1 | 0 | 1 | LOW to HIGH | 6 |
| 1 | 1 | 0 | LOW to HIGH | 7 |
| 1 | 1 | 1 | LOW to HIGH | 8 |

## SWITCHED CAPACITOR AID CONVERTER

The CMOS comparator in the (SAR) successive-approximation system determines each bit by examining the charge on a series of binary-weighted capacitors (Figure 1). In the first phase of the conversion process, the analog input is sampled by closing switch SC and all ST switches, and by simultaneously charging all the capacitors to the input voltage.

In the next phase of the conversion process, all ST and SC switches are opened and the comparator
begins identifying bits by identifying the charge on each capacitor relative to the reference voltage. In the switching sequence, all eight capacitors are examined separately until all 8 bits are identified, and then the charge-convert sequence is repeated. In the first step of the conversion phase, the comparator looks at the first capacitor (binary weight $=128$ ). One pole of this capacitor is switched to the reference voltage, and the equivalent poles of all the other capacitors on the ladder are switched to ground. If the voltage at the summing node is grater than the trip-point of the comparator (approximately one-half the reference voltage), a bit is placed in the output register, and the 128 -weight capacitor is switched to ground. If the voltage at the summing node is less than the trip-point of the comparator, this 128-weight capacitor remains connected to the reference input through the remainder of the capacitor-sampling (bit-counting) process. The process is repeated for the 64-weight capacitor, the 32 -weight capacitor, and so forth down the line, until all bits are tested.

As can be seen, with each step of the capacitorsampling process, the initial charge is redistributed among the capacitors. The conversion process is successive-approximation, but relies on charge shifting rather than the traditional successiveapproximation register and reference D/A to count and weigh the bits from MSB to LSB.


Figure 1. Simplified Successive Approximation Register


Figure 2. Equivalent Input Impedances


## APPLICATIONS

The Si8601 and Si8603 are CMOS Converters using charge redistribution to achieve A/D conversion. This allows ratiometric conversion. In a single-supply system, $\mathrm{V}_{\text {REF- }}$ will be connected to
ground and $V_{\text {REF }}$ will be connected to $V_{C C}$. The output will then be a simple proportional ratio between analog input voltage and $V_{C C}$ (Figure 3). The general relationship is:

$$
\frac{\text { DOUT }}{2^{8}}=\frac{V_{\text {IN }}}{\left(\mathrm{V}_{\text {REF }+}\right)-\left(\mathrm{V}_{\mathrm{REF}}-\right)}
$$

$$
\text { Where DOUT }=\text { Digital Output }
$$

$\mathrm{V}_{\mathrm{IN}}=$ Analog Input
$\mathrm{V}_{\text {REF }+}=$ Positive Reference Potential
VREF- = Negative Reference Potential


Figure 3. Ratiometric System

## APPLICATIONS (Cont'd)

## MEMORY MAPPED OPERATION

When operating in the memory mapped mode, the data outputs and address input are tied directly to their corresponding busses. The OC, START, and ALC lines are used to tri-state the digital outputs when appropriate. Figure 4 shows the schematic diagram of the memory mapped data acquisition system. Note the A15 is the only address decoding
line used for this example. To eliminate memory map redundancy, a more sophisticated address decoding circuit would be needed. The NOR gates of the 4001 combine the address decoding, $\overline{R E A D}$ and $\overline{\text { WRITE }}$ signals to control the data acquisition system. The EOC pin is tied to the RST 6.5 of the 8085 to notify the microprocessor when the conversion has been completed and when the data outputs are ready to be read.


Figure 4. Schematic Diagram of a Memory Mapped Interface
PIN CONFIGURATION (Si8601 8-CHANNEL DATA ACQUISITION SYSTEM)

| PIN |  |  |
| :---: | :---: | :---: |
| NUMBER | SYMBOL | DESCRIPTION |
| 1 | VCc | Input for the positive supply voltage. |
| 2 | CLK | Input for the CLOCK. The clock amplitude must conform to the $V_{I H}$ and $V_{I L}$ of the specifications and the rise time should be $>10 \mathrm{~ns}$. |
| 3-6 | $\begin{aligned} & \text { D6, D4, } \\ & \text { D2, D0 } \end{aligned}$ | Digital DATA OUTPUTS, Bit 0 (Pin 6) is the LSB. |
| 7 | OE | Logic input for OUTPUT ENABLE. Connects the three-state output latches to the microprocessor BUS. |
| 8 | REF- | Input for the most negative voltage of the reference. It is normally grounded unless compressed mode operation is desired. |
| 9-16 | IN1-IN8 | ANALOG INPUTS of the 8-channel multiplexer (channel 1-Pin 9, channel 8-Pin 16). |
| 17-19 | A2-AO | The three ADDRESS INPUTS that select the one-of-eight analog inputs to be converted. |
| 20 | ALC | ADDRESS LOAD CONTROL input that latches the input address into the multiplexer. |
| 21 | REF+ | Input for the most positive voltage of the reference. |
| 22 | EOC | END OF CONVERSION output that goes high at the end of conversion. |
| 23-26 | $\begin{aligned} & \text { D1, D3, } \\ & \text { D5, D7 } \end{aligned}$ | Digital DATA OUTPUTS. Bit 7 (Pin 26) is the MSB. |
| 27 | SC | START CONVERSION input that initiates the conversion process. |
| 28 | GND | Power supply and analog GROUND. |


| PIN CONFIGURATION (Si8603 8-BIT DATA ACQUISITION SYSTEM, DIP VERSION) |  |  |
| :---: | :---: | :---: |
| PIN |  |  |
| NUMBER | SYMBOL | DESCRIPTION |
| 1 | VCc | Input for the positive supply voltage. |
| 2 | CLK | Input for the CLOCK. The clock amplitude must conform to the $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IL}}$ of the specifications and the rise time should be $>10 \mathrm{~ns}$. |
| 3-6 | $\begin{aligned} & \text { D6, D4, } \\ & \text { D2, D0 } \end{aligned}$ | Digital DATA OUTPUTS, Bit 0 (Pin 6) is the LSB. |
| 7 | OE | Logic input for OUTPUT ENABLE. Connects the three-state output latches to the microprocessor BUS. |
| 8 | GND | Power supply and analog ground. |
| 9 | IN | ANALOG INPUT |
| 10 | REF+ | Input for the positive reference voltage. |
| 11 | EOC | END OF CONVERSION output that goes high at the end of conversion. |
| 12,13,14,15 | $\begin{aligned} & \text { D1, D3, } \\ & \text { D5, D7 } \end{aligned}$ | Digital DATA OUTPUTS. Bit 7 (Pin 15) is the MSB. |
| 16 | SC | START CONVERSION input that initiates the conversion process. |

## GENERAL PRECAUTIONS (For All Applications)

1. $V_{R E F+}$ must NEVER exceed $V_{C C}$ by more than 50 mV .
2. VREF- must NEVER be more negative than GND by more than 50 mV .
3. Under no condition should any voltage be applied to any pin before $\mathrm{V}_{\mathrm{Cc}}$ (prevents latch-up).

Siliconix
incorporated

## 8-Bit Data Acquisition Systems

## FEATURES

- Total Unadjusted Error < 1/2 LSB (Si8604)
- Fast Conversion Time ( $25 \mu$ s maximum)
- Low Power (9 mW typ.)
- On-Chip S/H Function
- Single Supply Operation
- On-Board 8-Channel Multiplexer (Si8602)
- Microprocessor Interface


## BENEFITS

- Eliminates External Trims
- Increased Data Throughput
- Reduced System Power Consumption
- Reduced Aperture Error
- 15 V Military Systems
- Reduced Board Space and Component Count


## APPLICATIONS

- $\mu$ P/PC-Based Data Acquisition Systems
- Voice/Telecom Systems
- Battery-Operated Systems
- Audio Digitizing
- Remote Data Acquisition
- High Density Systems


## DESCRIPTION

The Si8602 and Si8604 are 8-bit data acquisition systems which include an A/D converter, sample-and-hold function, and a microprocessor interface on one monolithic chip. The Si8604 is a single-channel version, while the Si8602 includes an on-board 8 -channel analog multiplexer and decode logic to form a complete 8 -channel data acquisition system. The Si8602 and Si8604 are designed for 15 V single-supply operation, 0 to 10 V Analog Range and CMOS logic interfacing.

Built in the Siliconix proprietary PolyMOS ${ }^{\text {™ }}$ process, the Si8602/8604 use a capacitive-ladder A/D conversion technique to achieve low power, high speed and less than $1 / 2$ LSB total unadjusted error without the need for thin film resistors or laser
trimming. The capacitive ladder architecture creates an on-board sample/hold function, reducing the aperture time of the converter to less than 90 ns . This facilitates digitizing rapidly-slewing analog signals with a minimum of error. An epitaxial layer prevents latchup.

The Si8602 is available in 28 -pin plastic and ceramic DIP. The Si8604 is available in 16 -pin plastic and ceramic DIP. Both are available in industrial, D suffix ( -40 to $85^{\circ} \mathrm{C}$ ) and military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) temperature ranges and in $/ 883$ versions as well. For surface mount applications, the Si8602 is available in the PLCC-28, and the Si8604 in the PLCC-20. For more information on the Si8602, please refer to Siliconix application Note AN83-13.


CerDIP: SI8604DJ
Plastic: Si8604AK, Si8604DK




## FUNCTIONAL BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS


Power Dissipation (Package)*1046 mW
16-Pin Ceramic DIP*** ..... 900 mW
28-Pin Plastic DIP**** ..... 1046 mW
16-Pin Plastic DIP ..... 900 mW
28-Pin PLCC***** ..... 900 mW
20-Pin PLCC***** ..... 900 mW* All leads welded or soldered on PC Board.** Derate $6.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.*** Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.**** Derate $6.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.***** Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.

Siliconix
incorporated
Si8602/8604

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a, m, } n}$



Siliconix incorporated

ELECTRICAL CHARACTERISTICS ${ }^{\text {a, } m, n}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V} \\ \mathrm{f}_{\mathrm{CLOCK}}=1.04 \mathrm{MHz} \end{gathered}$ | LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\underset{\text { Grades }}{\text { All }}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## SUPPLY (Cont'd)

| Supply Voltage ${ }^{\text {l }}$ c | $\mathrm{V}_{\mathrm{cc}}$ | Refer to "Operating Range" Graph | 1,2,3 |  | 10.8 | 16.5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Positive Reference Voltage ${ }^{9}$ | $V_{\text {REF }+}$ | Refer to "Operating Range" Graph | 1 |  | $8^{\text {c }}$ | 10 |
| Negative Reference Voltage ${ }^{9}$ | $\mathrm{V}_{\text {REF- }}$ |  | 1 |  | 0 | $0.3{ }^{\text {c }}$ |
| Voltage Between $V_{\text {cc }}$ and $V_{\text {REF }}$ Terminals | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}- \\ & \mathrm{V}_{\text {REF }} \end{aligned}$ | Refer to "Operating Range" Graph | 1 | 0 |  |  |

DYNAMIC

| Control Input Capacitance | $C_{1}$ |  | 1,2,3 | 2.5 |  |  | pF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data Output Capacltance | $C_{0}$ |  | 1,2,3 | 5.5 |  |  |  |
| Supply Voltage Sensitivity | PSR |  | 1,2,3 | 0.05 |  |  | \%/V |
| Zero Error ${ }^{\text {J }}$ | ZE | $\begin{gathered} V_{C C}=16.5 \mathrm{~V} \& 10.8 \mathrm{~V} \\ f_{\mathrm{CLOCK}}=1.04 \mathrm{MHz} \end{gathered}$ | 1,2,3 | 0.25 | -0.5 | 0.5 | LSB |
| Full Scale Error |  |  | 1,2,3 | 0.25 | -0.75 | 0.75 |  |
| Relatlve Nonlinearity | INL |  | 1,2,3 | 0.25 | -0.5 | 0.5 |  |
| Differential Nonlinearity | DNL |  | 1,2,3 | 0.25 | -0.5 | 0.5 |  |
| TIMING |  |  |  |  |  |  |  |
| Clock Frequency ${ }^{\text {1, c }}$ | $\mathrm{f}_{\text {clock }}$ |  | 1,2,3 |  |  | 1.5 | MHz |
| Start Pulse Width | ${ }^{\text {tsc }}$ |  | 1 |  | 100 |  | ns |
| Address Load Control Pulse Width | ${ }^{\text {a }}$ ALC | SI8602 ONLY | 1 |  | 200 |  |  |
| Address Set Up Time | $\mathrm{t}_{\text {su }}$ |  | 1 |  | 50 |  |  |
| Address Hold Time | $\mathrm{t}_{\mathrm{H}}$ |  | 1 |  | 50 |  |  |
| Input Voltage Stable ${ }^{\text {l }}$ | $\mathrm{t}_{\text {IS }}$ |  | 1 |  | 8 |  | Clock Periods |
| End of Conversion Delay Time | ${ }^{\text {t DEC }}$ |  | 1 |  | 0 | 200 | ns |

Siliconix incorporated

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a, m, } \mathrm{n}}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}_{\mathrm{CC}}=10.8 \mathrm{~V} \text { to } 16.5 \mathrm{~V} \\ \mathrm{~V}_{\text {REF+ }}=10 \mathrm{~V}, \mathrm{~V}_{\text {REF- }}=0 \mathrm{~V} \\ f_{\text {CLOCK }}=1.04 \mathrm{MHz} \end{gathered}$ | LIMITS |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\underset{\text { Grades }}{\text { All }}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| TIMING (Cont'd) |  |  |  |  |  |  |  |
| Conversion Time ${ }^{\mathrm{k}}$ | ${ }^{\text {t }}$ CONV | $\mathrm{t}_{\mathrm{sc}}=100 \mathrm{~ns}$ | 1,2,3 |  |  | 25 | $\mu \mathrm{s}$ |
| Output Enable Time | ${ }^{\text {toe }}$ | $C_{L}=50 \mathrm{pF}$ | 1 | 100 |  | 200 |  |
| Output Disable Time | ${ }^{\text {tod }}$ | $\begin{aligned} & C_{L}=10 \mathrm{pF} \\ & R_{L}=10 \mathrm{k} \Omega \end{aligned}$ | 1 | 100 |  | 200 |  |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. Decays exponentially during first clock high period.
f. Channel addressed with clock OFF.
g. Analog input voltage greater than $\mathrm{V}_{\mathrm{REF}}$ converts as all ones and less than $\mathrm{V}_{\text {REF- }}$ as all zeros
h. Current increases linearly with frequency of the clock at a rate of approximately $10 \%$ per 100 kHz .
I. For proper operation the maximum clock rate must be lowered as the voltage across the reference terminals is lowered below 10 V . The maximum clock rate must be lowered by 0.68 f CLOCK$/$ volt multiplication factor.
$\mathrm{V}_{\mathrm{REF}}+$ must be above 3.0 V or $\mathrm{V}_{\mathrm{CC}}-1.0 \mathrm{~V}$, whichever is higher.
J. All errors are measured with reference to an Ideal straight-line transfer curve from $1 / 2$ LSB to ( $\mathrm{V}_{\mathrm{CC}}-1 / 2 \mathrm{LSB}$ ).
k. Source resistance $<1 \mathrm{k} \Omega$.
m . All voltage values are with respect to ground terminal.
$n$. All dc parameters are $100 \%$ tested at $25^{\circ} \mathrm{C}$. Lots are sample tested for ac parameters and high and low temperature limits to assure conformance with specifications.
q. $V_{B u s}$ is the voltage applied to the output pins when the digital outputs are in the OFF state.

## DIE TOPOGRAPHY



CSAD
$\begin{array}{ll}493 \text { P-Channel Enhancement MOSFETs } & 13 \text { Capacitors } \\ 477 \text { N-Channel Enhancement MOSFETs } & 7 \text { Resistors }\end{array}$

Siliconix incorporated


OPERATING RANGE OF $\mathrm{V}_{\text {REF }}$ AND $\mathrm{V}_{\mathrm{CC}}$



DETAIL A



## DETAILED DESCRIPTION

## PRINCIPLES OF OPERATION

Si8602 with On-chip Eight Channel MUX:
The analog multiplexer selects 1 of 8 single-ended input channels as determined by the input address code. The Address Load Control (ALC) transfers and latches the code into the address decoder on the positive edge of the ALC signal. The output latch is reset by the positive edge of the Start

Conversion (SC) pulse. Sampling starts with the positive edge of the SC pulse and lasts for 8 clock periods from its falling edge. The conversion process can be interrupted by a new SC pulse before the end of 24 clock periods. Continuous conversion may be accomplished by connecting the End of Conversion (EOC) output to the start input. If used in this mode an external pulse should be applied after power up to assure start up.

MULTIPLEXER FUNCTION TABLE

| INPUTS |  |  |  | SELECTED ANALOG CHANNEL |
| :---: | :---: | :---: | :---: | :---: |
| ADDRESS <br> $\begin{array}{lll}A_{2} & A_{1} & A_{0}\end{array}$ |  |  | ADDRESS LOAD CONTROL |  |
| 0 | 0 | 0 | LOW to HIGH | 1 |
| 0 | 0 | 1 | LOW to HIGH | 2 |
| 0 | 1 | 0 | LOW to HIGH | 3 |
| 0 | 1 | 1 | LOW to HIGH | 4 |
| 1 | 0 | 0 | LOW to HIGH | 5 |
| 1 | 0 | 1 | LOW to HIGH | 6 |
| 1 | 1 | 0 | LOW to HIGH | 7 |
| 1 | 1 | 1 | LOW to HIGH | 8 |

## SWITCHED CAPACITOR A/D CONVERTER

The CMOS comparator in the (SAR) successive-approximation system determines each bit by examining the charge on a series of binary-weighted capacitors (Figure 1). In the first phase of the conversion process, the analog input is sampled by closing switch SC and all ST switches, and by simultaneously charging all the capacitors to the input voltage.

In the next phase of the conversion process, all ST and SC switches are opened and the comparator
begins identifying bits by identifying the charge on each capacitor relative to the reference voltage. In the switching sequence, all eight capacitors are examined separately until all 8 bits are identified, and then the charge-convert sequence is repeated. In the first step of the conversion phase, the comparator looks at the first capacitor (binary weight $=128$ ). One pole of this capacitor is switched to the reference voltage, and the equivalent poles of all the other capacitors on the ladder are switched to ground. If the voltage at the summing node is grater than the trip-point of the comparator (approximately one-half the reference voltage), a bit is placed in the output register, and the 128 -weight capacitor is switched to ground. If the voltage at the summing node is less than the trip-point of the comparator, this 128 -weight capacitor remains connected to the reference input through the remainder of the capacitor-sampling (bit-counting) process. The process is repeated for the 64-weight capacitor, the 32 -weight capacitor, and so forth down the line, until all bits are tested.

As can be seen, with each step of the capacitorsampling process, the initial charge is redistributed among the capacitors. The conversion process is successive-approximation, but relies on charge shifting rather than the traditional successiveapproximation register and reference D/A to count and weigh the bits from MSB to LSB.


Figure 1. Simplified Successive Approximation Register


Figure 2. Equivalent Input Impedances
$V_{\text {REF ( }+ \text { ) }}$

$V_{\text {REF( }-)}$


## APPLICATIONS

The Si8602 and Si8604 are CMOS Converters using charge redistribution to achieve A/D conversion. This allows ratiometric conversion. In a single-supply system, $\mathrm{V}_{\text {REF- }}$ will be connected to
ground and $\mathrm{V}_{\text {REF+ }}$ will be connected to $\mathrm{V}_{\mathrm{CC}}$. The output will then be a simple proportional ratio between analog input voltage and $V_{C C}$ (Figure 3). The general relationship is:

$$
\begin{aligned}
\frac{\text { DOUT }^{2}}{2^{8}}= & \frac{V_{\text {IN }}}{\left(\mathrm{V}_{\text {REF }}\right)-\left(\mathrm{V}_{\text {REF- }}\right)} \\
\text { Where DOUT } & =\text { Digital Output (0 to 255) } \\
\mathrm{V}_{\text {IN }} & =\text { Analog Input } \\
\mathrm{V}_{\text {REF }+} & =\text { Positive Reference Potential } \\
\mathrm{V}_{\text {REF- }} & =\text { Negative Reference Potential }
\end{aligned}
$$



Figure 3. Ratiometric System

PIN CONFIGURATION (Si8602 8-CHANNEL DATA ACQUISITION SYSTEM)

| PIN |  |  |
| :---: | :---: | :---: |
| NUMBER | SYMBOL | DESCRIPTION |
| 1 | Vcc | Input for the positive supply voltage. |
| 2 | CLK | Input for the CLOCK. The clock amplitude must conform to the $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IL}}$ of the specifications and the rise time should be > 10 ns . |
| 3-6 | $\begin{aligned} & \text { D6, D4, } \\ & \text { D2, D0 } \end{aligned}$ | Digital DATA OUTPUTS, Bit 0 (Pin 6) is the LSB. |
| 7 | OE | Logic input for OUTPUT ENABLE. Connects the three-state output latches to the microprocessor BUS. |
| 8 | REF- | Input for the most negative voltage of the reference. It is normally grounded unless compressed mode operation is desired. |
| 9-16 | IN1-IN8 | ANALOG INPUTS of the 8-channel multiplexer (channel 1-Pin 9, channel 8 -Pin 16). |
| 17-19 | A2-A0 | The three ADDRESS INPUTS that select the one-of-eight analog inputs to be converted. |
| 20 | ALC | ADDRESS LOAD CONTROL input that latches the input address into the multiplexer. |
| 21 | REF+ | Input for the most positive voltage of the reference. |
| 22 | EOC | END OF CONVERSION output that goes high at the end of conversion. |
| 23-26 | $\begin{aligned} & \text { D1, D3, } \\ & \text { D5, D7 } \end{aligned}$ | Digital DATA OUTPUTS. Bit 7 (Pin 26) is the MSB. |
| 27 | SC | START CONVERSION input that initiates the conversion process. |
| 28 | GND | Power supply and analog GROUND. |

PIN CONFIGURATION (Si8604 8-BIT DATA ACQUISITION SYSTEM, DIP VERSION)

| PIN |  |  |
| :---: | :---: | :---: |
| NUMBER | SYMBOL | DESCRIPTION |
| 1 | V cc | Input for the positive supply voltage. |
| 2 | CLK | Input for the CLOCK. The clock amplitude must conform to the $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IL}}$ of the specifications and the rise time should be $>10 \mathrm{~ns}$. |
| 3-6 | $\begin{aligned} & \text { D6, D4, } \\ & \text { D2, D0 } \end{aligned}$ | Digital DATA OUTPUTS, Bit 0 (Pin 6) is the LSB. |
| 7 | OE | Logic input for OUTPUT ENABLE. Connects the three-state output latches to the microprocessor BUS. |
| 8 | GND | Power supply and analog ground. |
| 9 | IN | ANALOG INPUT |
| 10 | REF+ | Input for the positive reference voltage. |
| 11 | EOC | END OF CONVERSION output that goes high at the end of conversion. |
| 12,13,14,15 | $\begin{aligned} & \text { D1, D3, } \\ & \text { D5, D7 } \end{aligned}$ | Digital DATA OUTPUTS. Bit 7 (Pin 15) is the MSB. |
| 16 | SC | START CONVERSION input that initiates the conversion process. |

GENERAL PRECAUTIONS (For All Applications)

1. $V_{R E F+}$ must NEVER exceed $V_{C C}$ by more than 50 mV .
2. VREF- must NEVER be more negative than GND by more than 50 mV .
3. Under no condition should any voltage be applied to any pin before $\mathrm{V}_{\mathrm{CC}}$ (prevents latch-up).

## Wideband/Video

## TABLE OF CONTENTS

Introduction ..... 7-1
DG534: 4-Channel/Dual 2-Channel Wideband/Video Multiplexer ..... 7-3
DG535: 16-Channel Wideband/Video Multiplexer ..... 7-21
DG536: 16-Channel Wideband/Video Multiplexer ..... 7-34
DG538: 8-Channel/Dual 4-Channel Wideband/Video Multiplexer ..... 7-47
DG540: Quad SPST Wideband/Video "T" Switch ..... 7-65
DG541: Quad SPST Wideband/Video "T" Switch ..... 7-70
DG542: Dual SPDT Wideband/Video "T" Switch ..... 7-75
SD5000/5001/5002: DMOS FET Quad Analog Switch Arrays ..... 7-81
SD5400/5401/5402: DMOS FET Quad Analog Switch Arrays ..... 7-88

Siliconix incorporated

## WIDEBAND/VIDEO

## INTRODUCTION

Siliconix manufactures analog switches and multiplexers for wideband/video applications using Double Diffused MOS (DMOS) technology. DMOS FETs are n-channel enhancement-mode MOSFET's which exhibit very low capacitance and ON resistance, compared to conventional CMOS devices. The result is wide bandwidth switches, from discretes such as the SD210 and SD5000 families, through D/CMOS "T" switches and multiplexers which feature crosstalk and off isolation performance as high as 100 dB at 5 MHz and 3 dB bandwidths in excess of 500 MHz . These devices are ideal for broadcast video, digital data routing, high end workstation networks and imaging applications from medical to military.

## DMOS Switch Arrays

The SD500X and SD540Xs are monolithic arrays of four DMOS FETs without drivers. Their low capacitance and low ON resistance make them ideal for high speed wideband switching and sampling applications.

## D/CMOS "T" Switches

The DG54X family of wideband/video "T" switches includes the DG540, DG541 and DG542 switches. The DG540 and DG541 are quad SPST switches, and the DG542 is a dual SPDT (or dual changeover) function. The DG540 employs interstitial ground lines between adjacent channels to achieve improved isolation and reduced crosstalk. The DG541 uses the standard DG201A pin-out, hence has slightly inferior performance than the DG540, but is available in a lower cost, smaller package. Each of these switches uses DMOS "T" switches for fast switching, wide bandwidths and excellent isolation.

## D/CMOS Wideband/Video Multiplexers

The DG535 and DG536 are 16-channel wideband/video multiplexers which use the Siliconix D/CMOS process to combine wideband DMOS "T" switches with high density, high speed CMOS logic and switch drivers to form complete monolithic wideband/video multiplexing systems. These devices include on-board latches to hold the address selection data and all of the necessary control logic to facilitate connection into larger arrays, matrices and multiplexers. The DG534 and DG538 are 4- and 8-channel wideband/video multiplexers which, like the DG535 and DG536, feature address latches and control logic with the addition of data readback and TTL-compatibility. They make excellent wideband/video crosspoints, routers, and multiplexers, reducing board space, power dissipation, component count and cost while simplifying system design and improving reliability.

For detailed information on these products please refer to their individual data sheets and to application notes AN85-3, AN86-1, and AN88-2.

## GLOSSARY OF TERMS

## Bandwidth

The "3 dB down" point of the frequency response characteristic.

## Crosspoint Switch

A two-dimensional array of analog switches or analog multiplexers that allows for the routing of signals from any input to any output.

## Crosstalk

A measure of how much of an unwanted signal appears on a given analog channel due to spurious capacitive or inductive coupling from another channel.

## D/CMOS

Semiconductor process that combines DMOS FETs and CMOS logic on a monolithic chip.

## Differential Gain

Expressed as a percentage, this is a form of distortion that appears as changes in the amplitude of the chrominance (color) signal as a function of luminance (brightness) amplitude.

## Differential Multiplexer

Analog multiplexer that selects both the high and the low side of each signal. It can be thought of as two single-ended multiplexers operating in tandem.

## Differential Phase

Measured in degrees is the phase shift of the color subcarries resulting from changes in luminance level.

## DMOS

(Double Diffused MOS) Type of field effect transistor featuring low rDS(ON) and low capacitance.

## Inputi Capacitance

Capacitive load that the input terminal of an analog switch presents to the signal source. It is specified both with the switch ON or OFF.

## Insertion Loss

Expressed in dB , is a measure of the signal loss caused by the impedance of the analog switch at a given frequency.

## Off Isolation

A measure of how much of the signal applied to an "open" switch appears at its output due to parasitic components such as gate-to-channel capacitance and lead inductances.

## ON-Resistance

DC input-to-output resistance of an analog switch channel when the switch is turned ON.

## Output Buffer

An amplifier, typically with a gain of two, which is normally used at the output of a video multiplexer to drive a length of double terminated coaxial cable.

## Output Capacitance

Capacitive load that the output of an OFF switch adds to the output node.

## PLCC Package

Plastic leaded chip carrier. Surface mount package characterized for its small size and reliable lead-toprinted circuit board mechanical interface.

## Readback

Feature that allows for the inspection of the control latch contents in a multiplexer.

## Single Ended Multiplexers

Array of analog switches that selects one of several analog input signals.

## "T" Switch

Analog switch configuration consisting of two series switches and a shunt switch to ground. It is used to dramatically improve the off-isolation of the array.

## Video

Electrical signals carrying dynamic visual information.

## Video Buffer

An amplifier whose function is to reduce the capacitive loading effect of several video multiplexer inputs on a common signal source. This is normally a unity gain buffer.

## Wideband

A relative term, as used in this book it refers to a frequency spectrum at least more than 2 MHz wide.

Siliconix
incorporated

# 4-Channel/Dual 2-Channel Wideband/Video Multiplexer 

## FEATURES

- Wide Bandwidth ( 500 MHz )
- Very Low Crosstalk (-97 dB @ 5 MHz )
- On-Board TTL-compatible Latches with Readback
- Optional Negative Supply Input
- Low rds(on) ( $90 \Omega$ max)
- Single-ended 4-channel or Dual 2-channel Operation
- ESDS Protection $> \pm 4000 \mathrm{~V}$


## BENEFITS

- Improved System Bandwidth
- Improved Channel Off-isolation
- Simplified Logic Interfacing
- Allows Bipolar Signal Swings
- Reduced Insertion Loss
- Allows Differential Signal Switching


## APPLICATIONS

- Wideband Signal Routing and Multiplexing
- High-end Video Systems
- $\mu$ P-controlled Systems
- Direct Coupled Systems
- ATE Systems

DESCRIPTION

The DG534 is a digitally selectable 4-channel or dual 2-channel analog multiplexer designed for wideband operation. On-chip TTL-compatible address decoding logic and latches with data readback are included to simplify the interface to a microprocessor data bus. The low ON resistance and low capacitance of the DG534 make it ideal for wideband data multiplexing and video and audio signal routing in channel selectors and crosspoint arrays. An optional negative supply pin allows the handling of bipolar signals without DC biasing.

The DG534 is built on a D/CMOS process that combines $n$-channel DMOS switching FETs with
low-power CMOS control logic, drivers and latches. The low-capacitance DMOS FETs are in a "T" configuration to achieve extremely high levels of OFF isolation. Crosstalk is reduced to -97 dB at 5 MHz on the DG534 by including a ground line between each adjacent signal path.
The DG534 is available in 20 -pin plastic DIP and PLCC packages for operation over the industrial, D suffix ( -40 to $85^{\circ} \mathrm{C}$ ) temperature range. The 20 -lead side braze DIP is available for military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) temperature range operation.
For more information please refer to Siliconix Applications Note AN88-2.

PIN CONFIGURATION


Side Braze: DG534AP, Plastic: DG534DJ


All four input switches are " $T$ " switches.



1. $\overline{4} / 2$ can be elther $H$ or $L$ but should not change during these operations.
2. In this condition the pins $A_{0}$ and $A_{1}$ become outputs and reflect the contents of the latches. Please see timing waveforms for more detall.
3. EN must be latched HIGH to allow proper address data readback operation.

## ABSOLUTE MAXIMUM RATINGS

| $\mathrm{V}+$ to GND $\ldots \ldots . . . . . . . . . . . . . . . . . .{ }^{-0.3} \mathrm{~V}$ to +22 V |  |
| :---: | :---: |
|  |  |
| V - to GND $\ldots \ldots . . . . . . . . . . . . . . . . . . .10 .10 \mathrm{~V}$ to +0.3 V |  |
| Digital Inputs ...... (V- minus 0.3 V ) to ( $\mathrm{V}+$ plus 0.3 V ) or 20 mA , whichever occurs first |  |
| $\mathrm{V}_{\mathrm{S}}, \mathrm{V}_{\mathrm{D}} \ldots \ldots \ldots . .(\mathrm{V}-$ minus 0.3 V ) to ( V - plus 14 V ) or 20 mA , whichever occurs first |  |
| CURRENT (any terminal) Continuous ........... 20 mA |  |
| CURRENT (S or D) Pulsed $1 \mathrm{~ms} \mathrm{10} \mathrm{\%} \mathrm{duty} \mathrm{....}$. |  |
| Storage Temperature (A Suffix) ..... 65 to $150{ }^{\circ} \mathrm{C}$ |  |
|  | (D Suffix) ..... -65 to $125^{\circ} \mathrm{C}$ |
| Operating Temperature (A Suffix) $\ldots \ldots-55$ to $125^{\circ} \mathrm{C}$ |  |
|  |  |

Power Dissipation (Package)*
20-Pin Plastic DIP**
625 mW
20-Pin Side Braze DIP*** 1200 mW

20-Fin Quad J Lead Plastlc****
450 mW

* All leads welded or soldered to PC board.
** Derate $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$
*** Derate $16 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$
**** Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$

CONTROL CIRCUITRY



Siliconix
incorporated
ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{gathered} \mathrm{V}_{+}=15 \mathrm{~V}, \mathrm{~V}-=-3 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{L}}=+5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V} \\ \overline{\mathrm{WR}}=0.8 \mathrm{~V} \\ \mathrm{RS}, \mathrm{EN}=2 \mathrm{~V} \end{gathered}$ |  | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| DYNAMIC (Cont'd) |  |  |  |  |  |  |  |  |  |  |
| Charge Injection | Q | See Flgure 5 |  | 1 | -70 |  |  |  |  | pC |
| Chip Disabled Crosstalk (See Figure 8) | XTALK (CD) | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=75 \Omega \\ & \mathrm{f}=5 \mathrm{MHz} \\ & \mathrm{EN}=0.8 \mathrm{~V} \end{aligned}$ | PLCC DIP | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & -75 \\ & -65 \end{aligned}$ |  |  |  |  | dB |
| Adjacent Input Crosstalk (See Figure 9) | XTALK (AI) | $\begin{aligned} & R_{\mathbb{N}^{\prime}}=10 \Omega \\ & R_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & \mathrm{f}=5 \mathrm{mHz} \end{aligned}$ | PLCC DIP | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & -97 \\ & -87 \end{aligned}$ |  |  |  |  |  |
|  |  | $\begin{aligned} & \mathrm{R}_{\mathbb{N}}=75 \Omega \\ & \mathrm{R}_{\mathrm{L}}=75 \Omega \\ & \mathrm{f}=5 \mathrm{MHz} \\ & \hline \end{aligned}$ | PLCC DIP | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & -80 \\ & -70 \end{aligned}$ |  |  |  |  |  |
| All Hostile Crosstalk (See Figure 7) | XTALK ${ }_{(A H)}$ | $\begin{aligned} & \mathrm{R}_{\mathbb{N}}=10 \Omega \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & \mathrm{f}=5 \mathrm{MHz} \end{aligned}$ | PLCC DIP | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & -77 \\ & -72 \end{aligned}$ |  |  |  |  |  |
|  |  | $\begin{aligned} & \mathrm{R}_{\mathbb{N N}^{\prime}}=75 \Omega \\ & \mathrm{R}_{\mathrm{L}}=75 \Omega \\ & \mathrm{f}=5 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & \text { PLCC } \\ & \text { DIP } \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & -77 \\ & -72 \end{aligned}$ |  |  |  |  |  |
| Differentlal Crosstalk (See Figure 10) | $\mathrm{XTALK}_{\text {(DIFF) }}$ | $\begin{aligned} & R_{\mathbb{N}}=10 \Omega \\ & R_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & \mathrm{f}=5 \mathrm{MHz} \end{aligned}$ | PLCC DIP | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & -84 \\ & -84 \end{aligned}$ |  |  |  |  |  |
|  |  | $\begin{aligned} & R_{\mathbb{N}}=75 \Omega \\ & R_{\mathrm{N}}=75 \Omega \\ & \mathrm{f}^{=}=5 \mathrm{MHz} \\ & \hline \end{aligned}$ | PLCC DIP | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & -84 \\ & -84 \end{aligned}$ |  |  |  |  |  |
| Bandwidth | BW | $\mathrm{R}_{\mathrm{L}}=50 \Omega$, See Figure 6 |  | 1 | 500 |  |  |  |  | MHz |

## SUPPLY

| Positlve Supply Current | $1+$ | Any One Channel Selected With Address inputs at GND or $\mathrm{V}+$ | 1,2 3 | 0.6 |  | 2 |  | 2 5 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Negative Supply Current | $1-$ |  | 1,2 3 | 0.6 | $\begin{gathered} -1.8 \\ -2 \end{gathered}$ |  | -1.8 -2 |  |  |
| Operating Supply Voltage Range | V+ to V- | See Flgure 13 Functional Test Only | 1,2,3 |  | 10 | 21 | 10 | 21 | V |
|  | V- to GND |  | 1,2,3 |  | -5.5 | 0 | -5.5 | 0 |  |
|  | V+ to GND |  | 1,2,3 |  | 10 | 21 | 10 | 21 |  |
| Logic Supply Current | $I_{L}$ |  | 1,2,3 | 150 |  | 500 |  | 500 | $\mu \mathrm{A}$ |

TIMING

| Reset to Write | $t_{\text {RW }}$ | See Figure 1 | 1,2,3 | 50 | 50 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{WR}}, \overline{\mathrm{RS}}$ Minimum pulse Width | ${ }^{\text {mPW }}$ | See Flgure 1 | 1,2,3 | 200 | 200 |  |
| $A_{0}, A_{1}, E N$ Data Valid To Strobe | $t_{\text {DW }}$ | See Flgure 1 | 1,2,3 | 100 | 100 |  |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwlse Specifled:$\begin{gathered} \mathrm{V}_{+}=15 \mathrm{~V}, \mathrm{~V}-=-3 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{L}}=+5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V} \\ \overline{\mathrm{WR}}=0.8 \mathrm{~V} \\ \mathrm{RS}, \mathrm{EN}=2 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

TIMING (Cont'd)

| $A_{0}, A_{1}, ~ E N ~$ <br> Data Valld After Strobe | $t_{\text {WD }}$ | See Figure 1 | $1,2,3$ |  | 50 |  | 50 |  |
| :--- | :---: | :---: | :---: | :--- | :--- | :--- | :--- | :--- |
| Address Bus Tristate | $t_{\text {AZ }}$ | See Flgure 1 | 1 | 50 |  |  |  |  |
| Address Bus Output | $t_{\text {AO }}$ | See Flgure 1 | 1 |  | 200 |  | 200 |  |
| Address Bus Input | $t_{\mathrm{Al}}$ | See Figure 1 | 1 |  | 200 |  | 200 |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebralc convention whereby the most negative value is a minimum and the most positive a maximum, is used in thls data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for'DESIGN AID ONLY at $25^{\circ} \mathrm{C}$, not guaranteed nor subject to production testing.
e. Analog signal range is measured from the GND pin to the designated Source (input) pin, and indicates the limits of functionality. Performance limits are only guaranteed for stated test conditions.


Siliconix incorporated

TYPICAL CHARACTERISTICS

Supply Currents vs. Temperature

$\mathbf{r}_{\mathrm{DS}(\mathrm{ON})}$ vs. Drain Voltage


Adjacent Input Crosstalk
See Figure 9


Leakage vs. Temperature



Adjacent Input Crosstalk See Figure 9




Frequency



$v_{D}-v-$
(V)

Switchlng Times vs. Temperature



INPUT TIMING REQUIRMENTS


Writing Data to Device


Delay Time Required after Reset before Write


* Enable must be latched "High" to read back data, otherwise BUS is high $\mathbf{Z}$.

Reading Data From Device
Figure 1

## EN TURN ON/OFF TIME TEST CIRCUIT



Figure 2


Figure 3


Figure 4


Flgure 5


Figure 6


Note: SA1 on or any other one channel on.
Figure 7

ALL CHANNELS OFF



Figure 9

Figure 6

CHANNELS $\mathrm{S}_{\mathrm{A} 1}$ AND $\mathrm{S}_{\mathrm{B} 1}$ ON $\overline{4} / 2=$ LOGIC " 1 "


Siliconix incorporated


Figure 11


Figure 12


POSITIVE SUPPLY VOLTAGE V+ (VOLTS)

NEGATIVE SUPPLY VOLTAGE V-
(VOLTS)
Note:

1. Both $V_{+}$and $V_{-}$must have decoupling capacitors mounted as close as possible to the device pins. Typical decoupling capacitors would be $10 \mu \mathrm{~F}$ tantalum bead in parallel with 100 nF ceramic disc.
2. Production tested with $\mathrm{V}_{+}=15 \mathrm{~V}$ and $\mathrm{V}-=-3.0 \mathrm{~V}$
3. At $\mathrm{V}_{\mathrm{L}}=5 \mathrm{~V} \pm 10 \%, 0.8 / 2.0 \mathrm{~V}$ TTL compatibility is maintained over the entire operating voltage range.

Figure 13



| PIN NUMBER | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: |
| 2 | DA | Analog output |
| 3 | V+ | Positive supply voltage (must be decoupled) |
| 7 | $\overline{4} / 2$ | 4 by 1 or 2 by 2 select |
| 8 | $\overline{\mathrm{RS}}$ | Reset |
| 9 | WR | Write command that latches $A_{0}, A_{1}, \mathrm{EN}$ |
| 10 | $\mathrm{A}_{1}$ | Binary address inputs that determine |
| 11 | $A_{0}$ | which input channel(s) is connected to the output(s) |
| 12 | EN | Input to activate multiplexer |
| 13 | IT/O | Pin to read from or write to the address latches |
| 14 | $V_{L}$ | Logic supply voltage |
| 18 | $V-$ | Negative supply voltage (must be decoupled) |
| 19 | DB | Analog output |
| 4 | $S_{\text {A1 }}$ | Analog input |
| 6 | $S_{\text {A2 }}$ | Analog input |
| 15 | $S_{B 2}$ | Analog input |
| 17 | $S_{B 1}$ | Analog input |
| 1, 5, 16 | GND | Analog and digital grounds. <br> All GND pins should be connected externally to optimize dynamic performance. |
| 20 | NC | No Connection |

## Device Description

The DG534 D/CMOS wideband multiplexer offers 4-channel single-ended or dual 2-channel functions. An $\overline{4} / 2$ logic input pin selects the single-ended or dual mode.

To meet the high dynamic performance demands of video, high definition TV, digital data routing (in excess of 100 Mbps ), etc., the DG534 is fabricated with DMOS transistors configured in ' T ' arrangements with second level ' $L$ ' configurations (see Functional Block Diagram).

Use of DMOS technology yields devices with very low capacitance and low rDS(ON). This directly relates to improved high frequency signal handling, higher switching speeds, while maintaining low insertion loss
figures. ' $T$ ' and ' $L$ ' switch configurations further improve dynamic performance by greatly reducing hostile crosstalk and output node capacitance.

## Frequency Response

A single multiplexer on-channel exhibits both resistance ( $\mathrm{rDS}_{\mathrm{D}}^{\mathrm{ON})}$ ) and capacitance ( $\mathrm{C}_{\mathrm{S}(\mathrm{ON})}$ ). This RC combination causes a frequency dependent attenuation of the analog signal. The -3 dB bandwidth of the DG534 is typically 500 MHz (into $50 \Omega$ ). This figure of 500 MHz illustrates that the switch-channel cannot be represented by a simple RC combination. The ON capacitance of the channel is distributed along the ON resistance, and hence becomes a more complex multi-stage network of R's and C's making up the total $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ and $\mathrm{C}_{\mathrm{S}(\mathrm{ON})}$.

## Power Supplies and Decoupling

A useful feature of the DG534 is its power supply flexibility. It can be operated from dual supply, or a single positive supply ( V - connected to 0 V ) if required. Recommended operating voltage range is shown in Figure 13.

Note that the analog signal must not exceed $V$ - by more than -0.3 V (see absolute maximum ratings). However, the addition of a V - pin has a number of advantages:

1) It allows flexibility in analog signal handling, i.e. with $\mathrm{V}-=-5 \mathrm{~V}$ and $\mathrm{V}+=15 \mathrm{~V}$, up to $\pm 5 \mathrm{~V}$ ac signals can be accepted.
2) The value of ON capacitance ( $\mathrm{C}_{\mathrm{S}(\mathrm{ON})}$ ) may be reduced by increasing the reverse bias across the internal FET body to source junction. For more information see curve of $\mathrm{Cs}_{\mathrm{S}}(\mathrm{ON})$ versus $V_{D}$ minus $V-$ ) voltage in typical characteristic data section. V+ has no effect on $\mathrm{C}_{\mathrm{S}(\mathrm{ON})}$.

It is useful to note that tests indicate that optimum video differential phase and gain occur when $V$ - is -3 V .
3) $\quad V$ - eliminates the need to bias the analog signal using potential dividers and large decoupling capacitors.

It is established rf design practice to incorporate sufficient bypass capacitors in the circuit to decouple the power supplies to all active devices in the circuit. The dynamic performance of the DG534 is adversely affected by poor decoupling of power supply pins. Also, since the substrate of the device is connected to the negative supply, proper decoupling of this pin is essential.

## Rules:

(a) Decoupling capacitors should be incorporated on all power supply pins ( $\mathrm{V}+\mathrm{V}-\mathrm{V}, \mathrm{V}_{\mathrm{L}}$ ).
(b) They should be mounted as close as possible to the device pins.
(c) Capacitors should have good frequency characteristics - tantalum bead and/or ceramic disc types are suitable.

Recommended decoupling capacitors are 1 to $10 \mu \mathrm{~F}$ tantalum bead, in parallel with 100 nF ceramic or polyester.
(d) Additional high frequency protection may be provided by $51 \Omega$ carbon film resistors con-
nected in series with the power supply pins (see Figure 14).

## Board Layout

PCB layout rules for good high frequency performance must also be observed to achieve the performance boasted by the DG534. Some tips for minimizing stray effects are:
i) Use extensive ground planes on double sided pcb separating adjacent signal paths. Multilayer pcb is even better.
ii) Keep signal paths as short as practically possible with all-channel paths of near equal length.

Slight improvements in performance can be obtained by using DG534DN parts in preference to DG534DJ. The stray effects of the quad PLCC package are better than those of the 20-pin dual-in-line package.


Figure 14. DG534 Power Supply Decoupling

## Interfacing

Logic interfacing is easily accomplished with the DG534. Comprehensive addressing and control functions are incorporated in the design.

The addition of a $V_{L}$ pin permits interface to various logic types. The device is primarily designed to be TTL logic compatible with +5 V applied to $\mathrm{V}_{\mathrm{L}}$. The DG534 actual switching threshold can be raised simply by increasing $\mathrm{V}_{\mathrm{L}}$.

A typical DG534 switching threshold versus $V_{L}$ is shown in Figure 15.


Figure 15. DG534 Switching Threshold Voltage vs. $V_{L}$
The device features an address readback (Tally) facility, whereby the last address written to the device may be output to the system. This allows improved status monitoring and handshaking without additional external components.

Output buffers are recommended to reduce insertion loss and to drive coaxial cables. For low power video routing applications or for unity gain input buffers

This function is controlled by the $\overline{\mathrm{I}} / \mathrm{O}$ pin, which directly addresses the tri-state buffers applied to the address inputs $\left(A_{0}, A_{1}\right)$. Address inputs can be assigned to accept data (when $\bar{i} / \mathrm{O}=0 ; \overline{\mathrm{WR}}=0$; $\overline{\mathrm{RS}}=1$ ) or output data (when $\overline{\mathrm{I}} / \mathrm{O}=1$; $\overline{\mathrm{WR}}=1$; $\overline{\mathrm{RS}}=1$ ) or reflect a high impedance and latched state (when $\bar{I} / \mathrm{O}=0 ; \overline{\mathrm{WR}}=1 ; \overline{\mathrm{RS}}=1$ ).

NOTE: (EN) must be latched HIGH to allow proper readback, otherwise readback is supressed.
When the İ/O assigns the address output condition, the address output can sink or source current for logic low and high respectively. Note that $\mathrm{V}_{\mathrm{L}}$ is the logic high output condition. This point must be respected if $\mathrm{V}_{\mathrm{L}}$ is varied for input logic threshold shifting.

Note: $\mathrm{V}_{\mathrm{L}}$ must not exceed $\mathrm{V}+$ by more than +0.3 V . This must also apply when the power supply is turned on, i.e. $\mathrm{V}+$ must rise ahead of $\mathrm{V}_{\mathrm{L}}$.

Further control pins facilitate easy microprocessor interface. On chip address, data latches are activated by $\overline{W R}$, which serves as a strobe type function eliminating the need for peripheral latch or memory ī/O port devices. Also, for ease of interface, a direct reset function ( $\overline{\mathrm{RS}}$ ) allows all latches to be cleared and switches opened. Reset should be used during power up, etc., to avoid spurious switch action. See Figure 16.

Channel address data can only be entered during $\overline{\mathrm{WR}}$ low, when the address latches are transparent and I//O is low. Similarly data readback is only operational when $\overline{W R}$ and $\overline{\mathrm{I}} / \mathrm{O}$ are high.

Siliconix 2N5911/2N5912 JFETs may be employed in source-follower buffer circuits as shown in figure 17.


Figure 16. DG534 in a Video Matrix


Figure 17. Discrete Video Buffer

Siliconix
incorporated

## Wideband/Video Multiplexer

## FEATURES

## - -83 dB Single Channel Crosstalk at 5 MHz

o > 200 MHz Bandwidth

- 3 pF Input Capacitance
- 9 pF Output Capacitance
- Low Power (75 $\mu \mathrm{w}$ )
- $90 \Omega$ (max) rds(ON)
- $\mu \mathrm{P}$ Interface Latches
- Fast Switching (300 ns)
- ESDS Protection > $\pm 4000 \mathrm{~V}$


## BENEFITS

- Improved Isolation Between Channels
- Reduced Insertion Loss at High Frequencies
- Allows Formation of Large Matrices
- Minimizes System Power
- Simplifies $\mu$ P Interface
- Improves Data Throughput


## APPLICATIONS

- Video Switching/Routing
- High Speed Data Routing
- Wideband Signal Multiplexing
- Crosspoint Arrays
- Precision Data Acquisition
- FLIR Systems
- $\mu$ P-Based Systems


## DESCRIPTION

The DG535 is a 16 -channel multiplexer designed for routing one of 16 wideband analog or digital input signals to a single output. It features low input and output capacitance, low ON resistance, and n-channel DMOS "T" switches, resulting in wide bandwidth, low crosstalk and high "OFF" isolation. The switch FETs were designed to pass signals in either direction, allowing the DG535 to be used as a demultiplexer as well as a multiplexer.

The DG535 includes on-board data latches and decode logic, facilitating a simplified microprocessor interface. Additional Chip Select and Enable inputs simplify addressing in larger matrices. The fast transition time of 300 ns (max) and low ON resistance $90 \Omega$ (max) makes the DG535 ideal for multiplexing high speed signals through precision data acquisition systems. Single-supply operation and a low $75 \mu \mathrm{w}$ power dissipation allow operation in battery powered systems and in multi-channel crosspoints and multiplexers with vastly reduced power supply requirements.

The technology used in the DG535 is called D/CMOS. This process combines low-capacitance DMOS FETs on the same substrate with dense, high-speed, low-power CMOS. The DMOS FETs are configured as " T " switches to improve OFF isolation and reduce crosstalk. The CMOS devices form all of the latches, decode logic and switch driver circuitry, resulting in a combination of high performance and high functional integration.

The DG535 is available in the plastic 28 -lead DIP for the industrial, D suffix ( -40 to $85^{\circ} \mathrm{C}$ ), and the 28 -lead side braze DIP for military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) temperature range operations. For surface mount versions, see the DG536 data sheet.

For more information on the DG535, please refer to Siliconix Application Note AN86-1.

PIN CONFIGURATION


| DG535AP | DG535DJ |
| :--- | :---: |
| DG535AP/883 | Plastic DIP |
| Side Braze DIP |  |

Siliconix
incorporated


TRUTH TABLE

| EN | Cs | $\overline{\mathrm{CS}}$ | ST | $A_{3}$ | $\mathrm{A}_{2}$ | $A_{1}$ | $\mathrm{A}_{0}$ | Input Channel Selected | Disable Output |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0 \\ & x \\ & x \end{aligned}$ | $\begin{gathered} x \\ 0 \\ x \end{gathered}$ | $\begin{gathered} x \\ \times \\ 1 \end{gathered}$ | 1 | $\times$ | $\times$ | $\times$ | $\times$ | NONE | HIGH Z |
| 1 | 1 | 0 | 1 | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 | 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 | 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 | S1 $S 2$ $S 3$ $S 4$ $S 5$ $S 5$ $S 6$ $S 7$ $S 8$ $S 9$ $S 10$ $S 11$ $S 12$ $S 13$ $S 14$ $S 15$ $S 16$ | LOW Z |
| $\times$ | $\times$ | $\times$ | 0 | $\times$ | $\times$ | $\times$ | x | Maintains previous switch condition | HIGH Z <br> or LOW Z |

$$
\begin{aligned}
& \text { Logle " } 1 ": V_{\mathrm{AH}} \geq 10.5 \mathrm{~V} \\
& \text { Logic " } 0 \text { " }: \mathrm{V}_{\mathrm{AL}} \leq 4.5 \mathrm{~V}
\end{aligned}
$$

1. LOW Z, HIGH $Z=$ Impedance of Disable Output to GND. Disable output is current sink when any channel is selected.
2. Strobe input (ST) is level triggered.

## ABSOLUTE MAXIMUM RATINGS

| $V+$ to GND . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to +18 V | Storage Temperature (A Sufflx) . . . . . . . . . . . -65 to $150^{\circ} \mathrm{C}$ <br> (D Suffix) ............ -65 to $125^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Digital Inputs ............ (GND - 0.3 V) to (V+ plus 2 V ) . . . . . . . . . . . . . . . . . . . . . . or 20 mA , whichever occurs first | Operating Temperature (A Sufflx) . ......... . -55 to $125^{\circ} \mathrm{C}$ <br> (D Sufflx) . . . . . . . . . . -40 to $85^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{S}}, \mathrm{V}_{\mathrm{D}} \ldots \ldots . . \ldots . . . . .$. (GND - 0.3 V ) to ( $\mathrm{V}+$ plus 2 V ) .......................... . or 20 mA , whichever occurs first | Power Dissipation (Package)* <br> 28-Pin Plastic DIP** . . . . . . . . . . . . . . . . . . . . . . . . . 625 mW <br> 28-Pin Side Braze DIP*** . . . . . . . . . . . . . . . . . . . . . 1200 mW |
| Current (any terminal) Continuous . . . . . . . . . . . . . 20 mA | * All leads welded or soldered to PC board. <br> ** Derate $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$ |
| Current (S or D) Pulsed $1 \mathrm{~ms} 10 \%$ duty cycle .... 40 mA | *** Derate $16 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$ |

Siliconix
incorporated
DG535
ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}+=15 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V} \\ \mathrm{ST}, \mathrm{CS}=10.5 \mathrm{~V} \\ \overline{\mathrm{CS}}=4.5 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {c }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAx ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |
| Analog SIgnal Range ${ }^{\text {d }}$ | $\mathrm{V}_{\text {ANALOG }}$ |  | 1 |  | 0 | 10 | 0 | 10 | V |
| Draln - Source ON Resistance | $\mathrm{r}_{\text {DS }}$ (ON) | Sequence Each Switch ON$E N=10.5 \mathrm{~V}$ | 1,3 2 | 55 |  | $\begin{gathered} 90 \\ 120 \end{gathered}$ |  | $\begin{gathered} 90 \\ 120 \end{gathered}$ | $\Omega$ |
| Resistance Match Between Channels | $\underset{r_{\mathrm{DS}(\mathrm{ON})}}{\Delta}$ |  | 1 |  |  | 9 |  | 9 |  |
| Source OFF <br> Leakage Current | $I_{\text {S (OFF) }}$ | $\begin{gathered} V_{S}=3 \mathrm{~V}, V_{D}=0 \mathrm{~V} \\ E N=4.5 \mathrm{~V} \end{gathered}$ | 1 |  | $\begin{gathered} -10 \\ -100 \end{gathered}$ | $\begin{gathered} 10 \\ 100 \end{gathered}$ | $\begin{gathered} -10 \\ -100 \end{gathered}$ | $\begin{gathered} 10 \\ 100 \end{gathered}$ | nA |
| Drain OFF <br> Leakage Current | ${ }^{\text {D (OFF) }}$ | $\begin{gathered} \mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=3 \mathrm{~V} \\ \mathrm{EN}=4.5 \mathrm{~V} \end{gathered}$ | 1 |  | $\begin{gathered} -10 \\ -500 \end{gathered}$ | $\begin{aligned} & 10 \\ & 500 \end{aligned}$ | $\begin{gathered} -10 \\ -100 \end{gathered}$ | $\begin{gathered} 10 \\ 100 \end{gathered}$ |  |
| Total Switch ON Leakage Current | ID(ON) | $\begin{gathered} V_{S}=V_{D}=3 \mathrm{~V} \\ E N=10.5 \mathrm{~V} \end{gathered}$ | 1 |  | $\begin{array}{\|c\|} \hline-10 \\ -1000 \end{array}$ | $\begin{gathered} 10 \\ 1000 \end{gathered}$ | $\begin{gathered} -10 \\ -100 \end{gathered}$ | $\begin{gathered} 10 \\ 100 \end{gathered}$ |  |
| Disable Output | $\mathrm{R}_{\text {disable }}$ | $\begin{gathered} \mathrm{I}_{\mathrm{DISABLE}}=1 \mathrm{~mA} \\ \mathrm{EN}=10.5 \mathrm{~V} \end{gathered}$ | 1,3 2 | 100 |  | 200 |  | 200 | $\Omega$ |

INPUT

| Input Voltage High | $\mathrm{V}_{\text {AIH }}$ |  | 1,2,3 |  | 10.5 |  | 10.5 |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage Low | $V_{\text {All }}$ |  | 1,2,3 |  |  | 4.5 |  | 4.5 |  |
| Address Input Current | ${ }^{\text {AI }}$ | $\mathrm{V}_{\mathrm{Al}}=0 \mathrm{~V}$ or 15 V | 1,3 2 | <0.01 | $\begin{gathered} -10 \\ -100 \end{gathered}$ | $\begin{gathered} 10 \\ 100 \end{gathered}$ | $\begin{gathered} -10 \\ -100 \end{gathered}$ | $\begin{gathered} 10 \\ 100 \end{gathered}$ | nA |
| DYNAMIC |  |  |  |  |  |  |  |  |  |
| ON State Input Cap. | $\mathrm{c}_{\mathrm{S}(\mathrm{ON})}$ | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=3 \mathrm{~V}$ | 1 | 40 |  |  |  |  | pF |
| OFF State Input Cap. | ${ }^{\text {S (OFF) }}$ | $\mathrm{V}_{\mathrm{s}}=3 \mathrm{~V}$ | 1 | 3 |  |  |  |  |  |
| OFF State Output Cap. | $c_{\text {d(OFF) }}$ | $V_{D}=3 \mathrm{~V}$ | 1 | 9 |  |  |  |  |  |
| Multiplexer Switching Time | ${ }^{t}$ trans | See Figure 4 | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  |  | $\begin{aligned} & 300 \\ & 300 \end{aligned}$ |  | 300 | ns |
| Break-Before-Make Interval | ${ }^{\text {t OPEN }}$ | See Figure 4 | 1 2,3 |  | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ |  | 25 |  |  |
| EN, CS, $\overline{C S}$, ST Turn ON Time | ${ }^{\text {t }} \mathrm{ON}$ | See Figures 2 \& 3 | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  |  | $\begin{aligned} & 300 \\ & 300 \end{aligned}$ |  | 300 |  |
| EN, CS, $\overline{\text { CS }}$ Turn OFF Time | ${ }^{\text {t OfF }}$ | See Figure 2 | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  |  | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ |  | 150 |  |
| Charge Injection | Q | See Figure 5 | 1 | -35 |  |  |  |  | pC |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{gathered} V+=15 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V} \\ \mathrm{ST}, \mathrm{CS}=10.5 \mathrm{~V} \\ \overline{\mathrm{CS}}=4.5 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{array}{\|l\|} \hline 1=25^{\circ} \mathrm{C} \\ 2=125,85^{\circ} \mathrm{C} \\ 3=-55,-40^{\circ} \mathrm{C} \end{array}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { DUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {c }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## DYNAMIC (Cont’d)

| Single-Channel Crosstalk | XTALK (sc) | $\begin{gathered} \mathrm{R}_{\mathrm{IN}}=75 \Omega, \mathrm{R}_{\mathrm{L}}=75 \Omega \\ \mathrm{f}=5 \mathrm{MHHZ} \\ \text { See Flgure } 9 \end{gathered}$ | 1 | -83 |  |  |  |  | dB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Chip Disabled Crosstalk (See Figure 8) | $\mathrm{XTALK}_{(C D)}$ | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=75 \mathrm{k} \Omega, \mathrm{f}=5 \mathrm{MHz} \\ \mathrm{EN}=0.8 \mathrm{~V} \end{gathered}$ | 1 | -60 |  |  |  |  |  |
| Adjacent Input Crosstalk (See Figure 10) | XTALK ${ }_{(A)}$ |  | 1 | -72 |  |  |  |  |  |
| All Hostlle Crosstalk (See Figure 7) | XTALK $_{(A H)}$ |  | 1 | -60 |  |  |  |  |  |
| Bandwldth | BW | $R_{L}=75 \mathrm{k} \Omega$, See Figure 6 | 1 | >200 |  |  |  |  | MHz |

## SUPPLY

| Positive Supply Current | It | Any One Channel Selected <br> With Address Inputs at GND <br> or V + | 1,3 <br> 2 | 5 |  | 50 <br> 100 |  | 50 <br> 100 | 山A |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Supply <br> Voltage Range |  | $1,2,3$ |  | 10 | 16.5 | 10 | 16.5 | V |  |

MINIMUM INPUT TIMING REQUIREMENTS

| Strobe Pulse Width | ${ }^{\text {t }}$ sw | See Flgure 1 | 1,2,3 | 200 | 200 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $A_{0}, A_{1}, A_{2}, A_{3}, C S, \overline{C S}$, EN Data Valid To Strobe | ${ }^{t}$ DW | See Figure 1 | 1,2,3 | 100 | 100 |  |
| $A_{0}, A_{1}, A_{2}, A_{3}, C S, \overline{C S}$, EN Data Valid After Strobe | ${ }^{\text {w }}$ W | See Figure 1 | 1,2,3 | 50 | 50 |  |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additlonal information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
d. Analog signal range is measured from the GND pin to the designated Source (input) pin.


## INPUT TIMING REQUIREMENTS



Figure 1

## EN, CS, $\overline{C S}$, TURN ON/OFF TIME TEST CIRCUIT



Figure 2

## STROBE (ST) TURN ON TIME TEST CIRCUIT



Figure 3

## TRANSITION TIME and BREAK-BEFORE-MAKE INTERVAL TEST CIRCUIT




Figure 4


Figure 5


Figure 6
${\text { ALL HOSTILE CROSSTALK }- \text { X }^{\text {TALK }_{(A H)}} \quad \text { CHIP DISABLED CROSSTALK - X TALK }}_{(C D)}$


Figure 7
Figure 8

SINGLE CHANNEL CROSSTALK - X TALK (SC)


NOTES:

1. Any Individual channel between S2 and S16 can be selected
2. $\times \operatorname{TALK}_{(S C)}=$ Average value of 20 LOG $_{10} \frac{V_{\text {OUT }}}{V}$
is scanned sequentially from S2 to S16

Figure 9

Siliconix incorporated


Note: All Resistors are $10 \mathrm{k} \Omega$ unless otherwise specifled

## PIN DESCRIPTION

| PIN NUMBER | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | GND | Analog Signal Ground and Most Negative Potential |
| 2 | S8 | Channel 8 Analog input |
| 3 | S7 | Channel 7 Analog input |
| 4 | S6 | Channel 6 Analog input |
| 5 | S5 | Channel 5 Analog input |
| 6 | S4 | Channel 4 Analog input |
| 7 | S3 | Channel 3 Analog Input |
| 8 | S2 | Channel 2 Analog input |
| 9 | S1 | Channel 1 Analog input |
| 10 | DIS | Open drain high impedance output when DG535 is disabled (all channels OFF). When DG535 is enabled (any channel selected) this output is current sink to Analog GND. |
| 11,12,13 | $\overline{C S}, \mathrm{CS}, \mathrm{EN}$ | Logic inputs to select required Multiplexer(s) when using several Multiplexers in a system |
| 14-17 | $A_{0}-A_{3}$ | Four binary address inputs that determine which one of the sixteen channels is selected. |
| 18 | ST | Strobe input that latches $A_{0}, A_{1}, A_{2}, A_{3}, \overline{C S}, C S, E N$ |
| 19 | V+ | Positive supply voltage |
| 20 | D | Analog output of Multiplexer or Analog input if device used in Demultiplexer configuration. |
| 21 | S16 | Channel 16 Analog input |
| 22 | S15 | Channel 15 Analog input |
| 23 | S14 | Channel 14 Analog input |
| 24 | S13 | Channel 13 Analog input |
| 25 | S12 | Channel 12 Analog input |
| 26 | S11 | Channel 11 Analog input |
| 27 | S10 | Channel 10 Analog input |
| 28 | S9 | Channel 9 Analog Input |




V+ - SUPPLY VOLTAGE (VOLTS)

$r_{\text {DS(ON) }}$ vs. $V_{D}$ and Power Supply Voltage


Supply Current vs.


V+ - SUPPLY VOLTAGE (VOLTS)






The DG535 is a 16-channel single-ended multiplexer with on-chip address logic and control latches.

The circuit connects one of sixteen inputs ( $S 1$, $\mathrm{S} 2, . . \mathrm{S} 16$ ) to a common output ( D ) under the control of a 4 bit binary address ( $A_{0}$ to $A_{3}$ ). The specific input channel selected for each address is given in the Truth Table.
All four address inputs have on-chip data latches which are controlled by the Strobe (ST) input. These latches are transparent when Strobe is high but they maintain the chosen address when Strobe goes low. To facilitate easy microprocessor control in large matrices a choice of 3 independent logic inputs (EN, CS and $\overline{C S}$ ) are provided on chip. These inputs are gated together (see Figure 11) and only when $\mathrm{EN}=\mathrm{CS}=1$ and $\overline{\mathrm{CS}}=0$ is true can an output switch be selected by the appropriate address input ( $A_{0}$ to $A_{3}$ ). This necessary logic condition can then be latched by Strobe (ST) going low.


Figure 11. $\overline{\mathrm{CS}}, \mathrm{CS}, \mathrm{EN}, \mathrm{ST}$ Control Logle

Break-before-make switching is included to prevent momentary shorting of an input channel when changing from one input to another.
The device features a two-level switch arrangement whereby two banks of eight switches (first level) are
connected via two series switches (second level) to a common DRAIN output.

In order to improve crosstalk all sixteen first level switches are configured as "T" switches (see Figure 12).

With this method SW2 operates out of phase with SW1 and SW3. In the ON condition SW1 and SW3 are closed with SW2 open whereas in the OFF condition SW1 and SW3 are open and SW2 closed. In the OFF condition the input to SW3 is effectively the isolation leakage of SW1 working into the ON resistance of SW2 (typically $200 \Omega$ ).


Figure 12. " T " Switch Arrangement

The two second level series switches further improve crosstalk and help to minimize output capacitance.

The DIS output (Pin 7) can be used to signal external circuitry. DIS is a high impedance to GND when no channel is selected and a low impedance to GND when any one channel is selected.

The DG535 has extensive applications where any high frequency video, audio or digital signals are switched or routed. Exceptional crosstalk and bandwidth performance is achieved by using N channel DMOS FETs for the " $T$ " and series switches.

A cross section of a switch is shown in Figure 13.


Figure 13. Cross-Section of a Single DMOS Switch

It can clearly be seen from Figure 13 that there exists a PN junction between the substrate and the drain/source terminals.

Should a signal which is negative with respect to the substrate (GND pin) be connected to a source or drain terminal, then the PN junction will become forward biased and current will flow between the signal source and GND. This effective shorting of the signal source to GND will not necessarily cause any damage to the device, provided that the total current flowing is less than the maximum rating, (i.e. 20 mA ).

Since no PN junctions exist between the signal path and $V+$, positive overvoltages are not a problem, unless the breakdown voltage of the DMOS source terminal (see Figure 13) (+18 V) is exceeded. Positive overvoltage conditions must not exceed +18 V with respect to the GND pin. If this condition is possible (e.g. transients in the signal), then a diode or Zener clamp may be used to prevent breakdown occuring.

The overvoltage conditions described may exist if the supplies are collapsed while a signal is present on the inputs. If this condition is unavoidable, then the necessary steps outlined above should be taken to protect the device

## DC BIASING

To avoid negative overvoltage conditions and subsequent distortion of analog signals, dc biasing
is necessary. Biasing is not required, however, in applications where signals are always positive with respect to the GND or substrate connection, or in applications involving multiplexing of low level (up to $\pm 200 \mathrm{mV}$ ) signals, where forward biasing of the PN substrate-source/drain terminals would not occur.

Biasing can be accomplished in a number of ways, the simplest of which is a resistive potential divider and a few dc blocking capacitors as shown in Figure 14.


Figure 14. Simple Blas Circuit

R1 and R2 are chosen to suit the appropriate biasing requirements. For video applications, approximately 3 V of bias is required for optimal differential gain and phase performance. Capacitor C1 blocks the DC bias voltage from being coupled back to the analog signal source and C2 blocks the DC bias from the output signal. Both C1 and C2 should be tantalum or ceramic disc type capacitors in order to operate efficiently at high frequencies.

Active bias circuits are recommended if rapid switching time between channels is required.
An alternative method would be to offset the supply voltages (see Figure 15).
Decoupling would have to be applied to the negative supply to ensure that the substrate is well referenced to signal ground. Again the capacitors should be of a type offering good high frequency characteristics.

Level shifting of the logic signals may be necessary using this offset supply arrangement.


Figure 15. DG535 With Offset Supply

Note: TTL to CMOS level shifting is easily obtained by using a MC14504B.

## CIRCUIT LAYOUT

Good circuit board layout and extensive shielding is essential for optimizing the high frequency performance of the DG535. Stray capacitances on
the PC board and/or connecting leads will considerably degrade the A.C. performance. Hence, signal paths must be kept as short as practically possible, with extensive ground planes separating signal tracks.

## 8-CHANNEL VIDEO MULTIPLEXING

If only 8 channels are needed, the crosstalk can be further reduced by using inputs from the top and bottom halves of the DG535 two-level switching architecture and grounding alternating signal input pins. For example, use S1, S3, S5, S7, S9, S11, S13, and S15 for the signal paths and ground the remaining inputs S2, S4, ... S16 and provide a logic " 0 " to $A_{0}$. This will provide additional shielding between channels for reduced crosstalk, and the eight signal channels will be addressed via the three addressing MSBs (Figure 16).

For higher frequency applications or applications where even lower levels of crosstalk are required, the Siliconix DG536 is recommended.
Truth Table

| EN | CS | $\overline{\mathrm{CS}}$ | ST | $\mathrm{A}_{3}$ | $A_{2}$ | $A_{1}$ | $A_{0}$ | Input Channel Selected | Disable Output |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 0 \\ \times \\ \times \end{gathered}$ | $\begin{aligned} & x \\ & 0 \\ & x \end{aligned}$ | $\begin{gathered} \times \\ \times \\ 1 \end{gathered}$ | 1 | $\times$ | $\times$ | $\times$ | $\times$ | NONE | HIGH Z |
| 1 | 1 | 0 | 1 | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | S1 <br> S3 <br> S5 <br> S7 <br> S9 <br> S11 <br> S13 <br> S15 | LOW Z |
| $\times$ | $\times$ | $\times$ | 0 | $\times$ | $\times$ | $\times$ | $\times$ | Maintains previous swltch condition | HIGH Z or LOW Z |

Logic " 1 " : $\mathrm{V}_{\mathrm{AH}} \geq 10.5 \mathrm{~V}$
Logle " 0 " : $\mathrm{V}_{\mathrm{AL}} \leq 4.5 \mathrm{~V}$

Pinout


Figure 16. The DG535 as an 8-Channel Video Multiplexer

## 16-Channel

Wideband/Video Multiplexer

## FEATURES

- -100 dB Single Channel Crosstalk at 5 MHz
- 300 MHz Bandwidth
- 4 pF (max) Input and 12 pF Output Capacitance
- Low Power ( $75 \mu \mathrm{~W}$ )
- $90 \Omega$ (max)
- $\mu \mathrm{P}$ Interface Latches
- ESDS Protection $> \pm 4000$


## BENEFITS

- Improved OFF Isolation
- Reduced Insertion Loss at High Frequencies
- Reduced Input Buffer Requirements
- Minimizes System Power
- Reduced Noise
- Simplifies Bus Interface

APPLICATIONS<br>- Video Switching/Routing<br>- High Speed Data Routing<br>- Wideband Signal Multiplexing<br>- Precision Data<br>Acquisition<br>- Crosspoint Arrays<br>- FLIR Systems<br>- Audio Switching

## DESCRIPTION

The DG536 is a 16-Channel multiplexer designed for routing one of 16 wideband analog or digital input signals to a single output. It features low input and output capacitance, low ON resistance, and n-channel DMOS " $T$ " switches, resulting in wide bandwidth, low crosstalk and high "OFF" isolation. The switch FETs were designed to pass signals in either direction, allowing the DG536 to be used as a demultiplexer as well as a multiplexer.

The DG536 includes on-board data latches and decode logic, facilitating a simplified microprocessor interface. Additional Chip Select and Enable inputs simplify addressing in larger matrices. The fast transition time of 300 ns (max) and low ON resistance $90 \Omega$ (max) makes the DG536 ideal for multiplexing high speed signals through fast data acquisition systems. Single-supply operation and a low $75 \mu \mathrm{~W}$ power dissipation allows operation in battery powered systems and in multi-channel crosspoints and multiplexers with vastly reduced power supply requirements.

The technology used in the DG536 is called D/CMOS. This process combines low-capacitance DMOS FETs on the same substrate with dense, high-speed, low-power CMOS.

The DG536 is available in the plastic PLCC-44 for industrial, D suffix ( -40 to $85^{\circ} \mathrm{C}$ ), and the 44-lead ceramic J-lead hermetic package for military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) temperature ranges. For through-hole (DIP) versions, see the DG535 data sheet.

For more information on the DG536, please refer to Siliconix Application Note AN86-1.

## PIN CONFIGURATION




Order Number:
DG536AM/883


| EN | CS | CS | ST | A3 | A2 | A1 | AO | Input Channel Selected | Disable Output |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 0 \\ \times \\ \times \end{gathered}$ | $\begin{aligned} & x \\ & 0 \\ & \times \end{aligned}$ | $\begin{gathered} x \\ \times \\ 1 \end{gathered}$ | 1 | $\times$ | $\times$ | $\times$ | $x$ | NONE | HIGH Z |
| 1 | 1 | 0 | 1 | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 | 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 | 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 | S1 <br> S2 <br> S3 <br> S4 <br> S5 <br> S6 <br> S7 <br> S8 <br> S9 <br> S10 <br> S11 <br> S12 <br> S13 <br> S14 <br> S15 <br> S16 | LOW Z |
| $\times$ | $\times$ | $\times$ | 0 | $\times$ | $\times$ | $\times$ | $\times$ | Maintains previous switch condition | HIGH Z or LOW Z |
| $\begin{aligned} & \text { Logic " } 1 \text { ": } \mathrm{V}_{\mathrm{AH}} \geq 10.5 \mathrm{~V} \\ & \text { Logic " } 0 \text { " : } \mathrm{V}_{\mathrm{AL}} \leq 4.5 \mathrm{~V} \end{aligned}$ |  |  |  |  |  |  |  |  |  |

1. LOW Z, HIGH Z = Impedance of Disable Output to GND. Disable output is current sink when any channel is selected.
2. Strobe input (ST) is level triggered.

## ABSOLUTE MAXIMUM RATINGS

| V + to GND . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to +18 V |  |
| :---: | :---: |
| Digital Inputs ............ (GND - 0.3 V ) to ( $\mathrm{V}+\mathrm{plus} 2 \mathrm{~V}$ ) ......................... or 20 mA , whichever occurs first | $\begin{aligned} \text { Operating Temperature (A Suffix) } & \ldots . . . . . .^{-55} \text { to } 125^{\circ} \mathrm{C} \\ \text { (D Suffix) } & \ldots . . . . . .-40 \text { to } 85^{\circ} \mathrm{C}\end{aligned}$ |
| $\mathrm{V}_{\mathrm{S}}, \mathrm{V}_{\mathrm{D}} \ldots \ldots . . . . . . . . . . .(G N D-0.3 \mathrm{~V}$ ) to $\mathrm{V}+$ plus 2 V ) .......................... or 20 mA , whichever occurs first |  |
| Current (any terminal) Continuous . . . . . . . . . . . . . . 20 mA | * All leads welded or soldered to PC board. <br> ** Derate $11 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$ |
| Current (S or D) Pulsed $1 \mathrm{~ms} \mathrm{10} \mathrm{\%} \mathrm{duty} \mathrm{cycle} \mathrm{...}$. | *** Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$ |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}+=15 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V} \\ \mathrm{ST}, \mathrm{CS}=10.5 \mathrm{~V} \\ \overline{\mathrm{CS}}=4.5 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{array}{\|c\|} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \\ \hline \end{array}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## SWITCH

| Analog Signal Range ${ }^{\text {e }}$ | $\mathrm{V}_{\text {ANALOG }}$ |  | 1 |  | 0 | 10 | 0 | 10 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drain - Source ON Resistance | $\mathrm{r}_{\text {DS(ON) }}$ | $\begin{aligned} \mathrm{I}_{\mathrm{S}} & =1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}} \end{aligned}=3 \mathrm{~V}, ~=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{AL}}=10.5 \mathrm{~V} .$ <br> Sequence Each Switch ON $E N=10.5 \mathrm{~V}$ | 1,3 2 | 55 |  | $\begin{gathered} 90 \\ 120 \end{gathered}$ |  | $\begin{gathered} 90 \\ 120 \end{gathered}$ | $\Omega$ |
| Resistance Match Between Channels | $\underset{r_{\mathrm{DS}}}{\Delta}$ |  | 1 |  |  | 9 |  | 9 |  |
| Source OFF <br> Leakage Current | $\mathrm{I}_{\text {S (OFF) }}$ | $\begin{gathered} \mathrm{V}_{\mathrm{S}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V} \\ \mathrm{EN}=4.5 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ |  | $\begin{gathered} -10 \\ -100 \end{gathered}$ | $\begin{gathered} 10 \\ 100 \end{gathered}$ | $\begin{gathered} -10 \\ -100 \end{gathered}$ | $\begin{gathered} 10 \\ 100 \end{gathered}$ | nA |
| Drain OFF <br> Leakage Current | ${ }^{\text {d ( OFF })}$ | $\begin{gathered} V_{S}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=3 \mathrm{~V} \\ \mathrm{EN}=4.5 \mathrm{~V} \end{gathered}$ | 1 |  | $\begin{gathered} -10 \\ -500 \end{gathered}$ | $\begin{aligned} & 10 \\ & 500 \end{aligned}$ | $\begin{gathered} -10 \\ -100 \end{gathered}$ | $\begin{gathered} 10 \\ 100 \end{gathered}$ |  |
| Total Switch ON Leakage Current | ID(ON) | $\begin{gathered} V_{S}=V_{D}=3 \mathrm{~V} \\ E N=10.5 \mathrm{~V} \end{gathered}$ | 1 |  | $\begin{gathered} -10 \\ -1000 \end{gathered}$ | $\begin{gathered} 10 \\ 1000 \end{gathered}$ | $\begin{gathered} -10 \\ -100 \end{gathered}$ | $\begin{gathered} 10 \\ 100 \end{gathered}$ |  |
| Disable Output | $\mathrm{R}_{\text {disable }}$ | $\begin{gathered} I_{\text {DISABLE }}=1 \mathrm{~mA} \\ E N=10.5 \mathrm{~V} \end{gathered}$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 100 |  | $\begin{aligned} & 200 \\ & 250 \end{aligned}$ |  | $\begin{aligned} & 200 \\ & 250 \end{aligned}$ | $\Omega$ |
| INPUT |  |  |  |  |  |  |  |  |  |
| Input Voltage High | $\mathrm{V}_{\text {AIH }}$ |  | 1,2,3 |  | 10.5 |  | 10.5 |  | V |
| Input Voltage Low | $V_{\text {All }}$ |  | 1,2,3 |  |  | 4.5 |  | 4.5 |  |
| Address Input Current | ${ }^{\text {A }}$ | $V_{A}=G N D$ or $V_{+}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $<0.01$ | $\begin{gathered} -10 \\ -100 \end{gathered}$ | $\begin{gathered} 10 \\ 100 \end{gathered}$ | $\begin{gathered} -10 \\ -100 \end{gathered}$ | $\begin{gathered} 10 \\ 100 \end{gathered}$ | $\mu \mathrm{A}$ |
| DYNAMIC |  |  |  |  |  |  |  |  |  |
| ON State Input Cap. | ${ }^{\mathrm{c}} \mathrm{S}(\mathrm{ON})$ | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=3 \mathrm{~V}$ | 1 | 32 |  | 45 |  | 45 | pF |
| OFF State Input Cap. | ${ }^{\text {S (OFF) }}$ | $\mathrm{V}_{\mathrm{s}}=3 \mathrm{~V}$ | 1 | 2 |  | 4 |  | 4 |  |
| OFF State Output Cap. ${ }^{\text {c }}$ | ${ }^{\text {d (OFF) }}$ | $V_{D}=3 \mathrm{~V}$ | 1 | 8 |  | 12 |  | 12 |  |

Siliconix
incorporated

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{gathered} \mathrm{V}+=15 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V} \\ \mathrm{ST}, \mathrm{CS}=10.5 \mathrm{~V} \\ \overline{C S}=4.5 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125, \\ & 3=-55, \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & , 85^{\circ} \mathrm{C} \\ & ,-40^{\circ} \mathrm{C} \end{aligned}$ | $\begin{array}{\|r} \text { A } \\ \text { SUF } \\ -55 \text { to } \end{array}$ | A $125^{\circ} \mathrm{C}$ | $\begin{array}{r} D \\ \text { SUF } \\ -40 \text { to } \end{array}$ | FFIX $05^{\circ} \mathrm{C}$ |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| DYNAMIC (Cont'd) |  |  |  |  |  |  |  |  |  |
| Multiplexer Switching Time | $t$ trans | See Figure 4 | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  |  | 300 300 |  | 300 | ns |
| Break-Before-Make Interval | t open | See Flgure 4 | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  | 25 25 |  | 25 |  |  |
| EN, CS, $\overline{\mathrm{CS}}, \mathrm{ST}$ Turn ON Time | ${ }^{\text {t }} \mathrm{ON}$ | See Figures 2 \& 3 | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  |  | $\begin{aligned} & 300 \\ & 300 \end{aligned}$ |  | 300 |  |
| EN, CS, $\overline{\mathrm{CS}}$ Turn OFF Time | ${ }^{\text {t }}$ OFF | See Figure 2 | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  |  | 150 150 |  | 150 |  |
| Charge Injection | Q | See Figure 5 | 1 | -35 |  |  |  |  | pC |
| Single-Channel Crosstalk | XTALK (sc) | $\begin{gathered} \mathrm{R}_{\mathbb{I N}}=75 \Omega, \mathrm{R}_{\mathrm{L}}=75 \Omega \\ \mathrm{f}=5 \mathrm{MHz} \\ \text { See Figure } 9 \end{gathered}$ | 1 | -100 |  |  |  |  | dB |
| Chip Disabled Crosstalk (See Flgure 8) | $\mathrm{XTALK}_{(C D)}$ | $\begin{gathered} R_{\mathbb{I N}}=R_{L}=75 \Omega, f=5 \mathrm{MHz} \\ E N=4.5 \mathrm{~V} \end{gathered}$ | 1 | -85 |  |  |  |  |  |
| Adjacent Input Crosstalk <br> (See Figure 10) | XTALK ${ }_{(A 1)}$ | $\begin{gathered} R_{\mathbb{I N}}=10 \Omega, \quad R_{L}=10 \mathrm{k} \Omega \\ f=5 \mathrm{MHz} \end{gathered}$ | 1 | -92 |  |  |  |  |  |
| All Hostile Crosstalk ${ }^{\text {c }}$ (See Flgure 7) | $\mathrm{XTALK}_{(\text {(AH) }}$ |  | 1 | -74 | -60 |  | -60 |  |  |
| Bandwidth | BW | $R_{L}=50 \Omega$, See Figure 6 | 1 | 300 |  |  |  |  | MHz |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Supply Current | $1+$ | Any One Channel Selected With Address Inputs at GND or $\mathrm{V}+$ | $\begin{gathered} 1,3 \\ 2 \end{gathered}$ | 5 |  | $\begin{gathered} 50 \\ 100 \end{gathered}$ |  | $\begin{gathered} 50 \\ 100 \\ \hline \end{gathered}$ | $\mu \mathrm{A}$ |
| Voltage Current | V+ |  | 1,2,3 |  | 10 | 16.5 | 10 | 16.5 | V |
| MINIMUM INPUT TIMING REQUIREMENTS |  |  |  |  |  |  |  |  |  |
| Strobe Pulse Width | ${ }^{\text {t }}$ sw | See Figure 1 | 1,2,3 |  | 200 |  | 200 |  |  |
| $A_{0}, A_{1}, A_{2}, A_{3}, C S, \overline{C S}$, EN Data Valid To Strobe | ${ }^{\text {t }}$ W | See Figure 1 | 1,2,3 |  | 100 |  | 100 |  | ns |
| $A_{0}, A_{1}, A_{2}, A_{3}, C S, \overline{C S}$, EN Data Valid After Strobe | ${ }^{\text {w }}$ W | See Figure 1 | 1,2,3 |  | 50 |  | 50 |  |  |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for 'DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. Analog signal range is measured from the GND pin to the designated Source (input) pin.

|  |  |  | Pad <br> No. | Function |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1 2 3 | S3 <br> S2 | $\begin{aligned} & 31 \\ & 32 \\ & 33 \end{aligned}$ | $\begin{aligned} & \text { S10 } \\ & \text { GND } \\ & \text { S9 } \end{aligned}$ |
|  |  | 38 - | 4 | GND | 34 | GND |
|  |  | 38 | 5 | S1 ${ }^{\text {GND }}$ | $\begin{aligned} & 35 \\ & 36 \end{aligned}$ | GND |
| 9 |  | 37 | 7 | DIS | 37 | S7 |
| 10 | - |  | 8 | CS | 38 | GND |
| 10 |  | 36 | 10 | EN | 40 | GND |
| 11 |  | 35 | 11 | AO | 41 | S5 |
| 12 |  | 3484 mlls | 12 | A1 | 42 | GND |
|  | 用 | 33 - | 14 | A3 | 44 | GND |
| 13 |  | 33 | 15 | ST |  |  |
| 14 |  | 32 | 17 | V+ |  |  |
| 15 |  |  | 18 | GND |  |  |
|  |  | 31 | 20 | GND |  |  |
| 16 |  | 1 | 21 | S15 |  |  |
|  |  |  | 23 | S14 |  |  |
|  | 171819202122 |  | 25 | GND |  |  |
|  | 20X |  | 26 | GND |  |  |
| LNDG |  |  | 27 | S12 |  |  |
| 695 Transistors | 427, N-Channel |  | 28 | G11 |  |  |
| 16 Diodes | 268, P-Channel |  | 30 | GND |  |  |

## INPUT TIMING REQUIREMENTS



Figure 1

Siliconix
incorporated


Figure 2

## STROBE (ST) TURN ON TIME TEST CIRCUIT



Figure 3

TRANSITION TIME and BREAK-BEFORE-MAKE INTERVAL TEST CIRCUIT


Figure 4


Figure 5


## ALL HOSTILE CROSSTALK - X TALK ${ }_{(A H)}$



Figure 7


Figure 8

SINGLE CHANNEL CROSSTALK - X TALK ${ }_{(S C)}$
ADJACENT INPUT CROSSTALK - X TALK (AI)


NOTES:

1. Any individual channel between $S 2$ and $S 16$ can be selected
2. $\times \operatorname{TALK}_{(S C)}=$ Average value of 20 LOG $10 \frac{V_{\text {OUT }}}{V}$ is scanned sequentially from S2 to S16

$\times$ TALK $_{\text {(AI) }}=20$ LOG $_{10} \frac{v_{S_{n-1}}}{v_{S n}}$ or 20 LOG $_{10} \frac{v_{S_{n+1}}}{v_{S n}}$

Figure 9
Figure 10


Note: All Resistors are $10 \mathrm{k} \Omega$ unless otherwise specified

## PIN DESCRIPTION

| PIN NUMBER | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | S3 | Channel 3 Analog input |
| 3 | S2 | Channel 2 Analog input |
| 5 | S1 | Channel 1 Analog input |
| 7 | DIS | Open drain impedance output when the DG536 is disabled (all channels OFF). When the DG536 is enabled (any channel selected) this output is current sink to Analog GND. |
| 8,9,10 | $\overline{\mathrm{CS}}, \mathrm{CS}, \mathrm{EN}$ | Logic inputs to select required Multiplexer(s) when using several Multiplexers in a system. |
| 11-14 | $A_{0}-A_{3}$ | Four binary address inputs that determine which one of the sixteen channels is selected. |
| 15 | ST | Strobe input that latches $A_{0}, A_{1}, A_{2}, A_{3}, \overline{C S}, C S, E N$ |
| 16 | V+ | Positive supply voltage |
| 17 | D | Analog output of Multiplexer or Analog input if device used in Demultiplexer configuration. |
| 19 | S16 | Channel 16 Analog input |
| 21 | S15 | Channel 15 Analog Input |
| 23 | S14 | Channel 14 Analog input |
| 25 | S13 | Channel 13 Analog input |
| 27 | S12 | Channel 12 Analog input |
| 29 | S11 | Channel 11 Analog input |
| 31 | S10 | Channel 10 Analog input |
| 33 | S9 | Channel 9 Analog input |
| 35 | S8 | Channel 8 Analog input |
| 37 | S7 | Channel 7 Analog input |
| 39 | S6 | Channel 6 Analog input |
| 41 | S5 | Channel 5 Analog input |
| 43 | S4 | Channel 4 Analog input |
| 2,4,6,18,20, | GND | Analog signal ground and most negative potential. |
| 22,24,26,28, |  | All pins should be connected externally to ensure dynamic performance. |
| 30,32,34,36, |  |  |
| 38,40,42,44 |  |  |

$r_{D S(O N)}$ vs. $V_{D}$ and
Temperature


$I_{D(O N)}+I_{S(O N)}$ vs.

$r_{\text {DS(ON) }}$ vs. $V_{D}$ and Power Supply Voltage


Supply Current vs.


V+ - SUPPLY VOLTAGE (VOLTS)


Adjacent Input Crosstalk


Chip Disabled Crosstalk
vs. Frequency






Siliconix
incorporated

## DETAILED DESCRIPTION

The DG536 is a 16-channel single-ended multiplexer with on-chip address logic and control latches.

The circuit connects one of sixteen inputs (S1, $S 2, \ldots S 16$ ) to a common output (D) under the control of a 4 bit binary address ( $A_{0}$ to $A_{3}$ ). The specific input channel selected for each address is given in the Truth Table.

All four address inputs have on-chip data latches which are controlled by the Strobe (ST) input. These latches are transparent when Strobe is high but they maintain the chosen address when Strobe goes low. To facilitate easy microprocessor control in large matrices a choice of 3 independent logic inputs (EN, CS and $\overline{\mathrm{CS}}$ ) are provided on chip. These inputs are gated together (see Figure 11) and only when $\mathrm{EN}=\mathrm{CS}=1$ and $\overline{\mathrm{CS}}=0$ is true can an output switch be selected by the appropriate address input ( $A_{0}$ to $A_{3}$ ). This necessary logic condition can then be latched by Strobe (ST) going low.


Figure 11. $\overline{C S}, C S, E N, S T$ Control Logic

Break-before-make switching is included to prevent momentary shorting of an input channel when changing from one input to another.

The device features a two-level switch arrangement whereby two banks of eight switches (first level) are
connected via two series switches (second level) to a common DRAIN output.

In order to improve crosstalk all sixteen first level switches are configured as "T" switches (see Figure 12).

With this method SW2 operates out of phase with SW1 and SW3. In the ON condition SW1 and SW3 are closed with SW2 open where as in the OFF condition SW1 and SW3 are open and SW2 closed. In the OFF condition the input to SW3 is effectively the isolation leakage of SW1 working into the ON resistance of SW2 (typically $200 \Omega$ ).


Figure 12. " T " Switch Arrangement

The two second level series switches further improve crosstalk and help to minimize output capacitance.

The DIS output (Pin 7) can be used to signal external circuitry. DIS is a high impedance to GND when no channel is selected and a low impedance to GND when any one channel is selected.

The DG536 has extensive applications where any high frequency video, audio or digital signals are switched or routed. Exceptional crosstalk and bandwidth performance is achieved by using $N$ channel DMOS FETs for the "T" and series switches.

A cross section of a switch is shown in Figure 13.


Figure 13. Cross-Sectlon of a Single DMOS Switch

It can clearly be seen from Figure 13 that there exists a PN junction between the substrate and the drain/source terminals.
Should a signal which is negative with respect to the substrate (GND pin) be connected to a source or drain terminal, then the PN junction will become forward biased and current will flow between the signal source and GND. This effective shorting of the signal source to GND will not necessarily cause any damage to the device, provided that the total current flowing is less than the maximum rating, (i.e. 20 mA ).

Since no PN junctions exist between the signal path and $\mathrm{V}+$, positive overvoltages are not a problem, unless the breakdown voltage of the DMOS source terminal (see Figure 13) ( +18 V ) is exceeded. Positive overvoltage conditions must not exceed +18 V with respect to the GND pin. If this condition is possible (e.g. transients in the signal), then a diode or Zener clamp may be used to prevent breakdown occuring.
The overvoltage conditions described may exist if the supplies are collapsed while a signal is present on the inputs. If this condition is unavoidable, then the necessary steps outlined above should be taken to protect the device

## DC BIASING

To avoid negative overvoltage conditions and subsequent distortion of ac analog signals, dc biasing is necessary. Biasing is not required,
however, in applications where signals are always positive with respect to the GND or substrate connection, or in applications involving multiplexing of low level (up to $\pm 200 \mathrm{mV}$ ) signals, where forward biasing of the PN substrate-source/drain terminals would not occur.

Biasing can be accomplished in a number of ways, the simplest of which is a resistive potential divider and a few dc blocking capacitors as shown in Figure 14.


Figure 14. Simple Blas CIrcult

R1 and R2 are chosen to suit the appropriate biasing requirements. For video applications, approximately 3 V of bias is required for optimal differential gain and phase performance. Capacitor C1 blocks the DC bias voltage from being coupled back to the analog signal source and C2 blocks the DC bias from the output signal. Both C1 and C2 should be tantalum or ceramic disc type capacitors in order to operate efficiently at high frequencies.

Active bias circuits are recommended if rapid switching time between channels is required.
An alternative method would be to offset the supply voltages (see Figure 15).
Decoupling would have to be applied to the negative supply to ensure that the substrate is well referenced to signal ground. Again the capacitors should be of a type offering good high frequency characteristics.

Level shifting of the logic signals may be necessary using this offset supply arrangement.


Figure 15. DG536 With Offset Supply

TTL to CMOS level shifting is easily obtained by using a MC14504B.

## CIRCUIT LAYOUT

Good circuit board layout and extensive shielding is essential for optimizing the high frequency performance of the DG536. Stray capacitances on the PC board and/or connecting leads will considerably degrade the ac performance. Hence, signal paths must be kept as short as practically possible, with extensive ground planes separating signal tracks.

Siliconix
incorporated

# 8-Channel/Dual 4-Channel Wideband/Video Multiplexer 

## FEATURES

- Wide Bandwidth ( 500 MHz )
- Very Low Crosstalk (-97 dB @ 5 MHz )
- On-Board TTL-compatible Latches with Readback
- Optional Negative Supply Input
- Low rdsion) (90 $\Omega$ max)
- Single-ended 8-channel or Dual 4-channel operation
- ESDS Protection $> \pm 4000 \mathrm{~V}$


## BENEFITS

- Improved System Bandwidth
- Improved Channel Off-isolation
- Simplified Logic Interfacing
- Allows Bipolar Signal Swings
- Reduced Insertion Loss
- Allows Differential Signal Switching


## APPLICATIONS

- Wideband Signal Routing and Multiplexing
- High-end Video Systems
- $\mu \mathrm{P}$-controlled Systems
- Direct Coupled Systems
- ATE Systems


## DESCRIPTION

The DG538 is an electrically-selectable 8-channel or dual 4-channel analog multiplexer designed for wideband operation. On-chip TTL-compatible address decoding logic and latches with data readback are included to simplify the interface to a microprocessor data bus. The low ON resistance and low capacitance of the DG538 makes it ideal for wideband data multiplexing and video and audio signal routing in channel selectors and crosspoint arrays. An optional negative supply pin allows the handling of bipolar signals without DC biasing.

The DG538 is built on a D/CMOS process that combines n-channel DMOS switching FETs with
low-power CMOS control logic, drivers and latches. The low-capacitance DMOS FETs are in a "T" configuration to achieve extremely high levels of OFF isolation. Crosstalk is reduced to -97 dB at 5 MHz on the DG538 by including a ground line between each adjacent signal path.

The DG538 is available in 28-pin plastic DIP and PLCC packages for operation over the industrial, $D$ suffix ( -40 to $85^{\circ} \mathrm{C}$ ) temperature range. The 28-lead side braze DIP is available for military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) temperature range operation.

PIN CONFIGURATION


All elght input switches are " $\mathrm{T}^{\text {" }}$ switches.



1. $\overline{8} / 4$ can be either $H$ or $L$ but should not change during these operations.
2. In this condition the pins $A_{0}, A_{1}$ and $A_{2}$ become outputs and reflect the contents of the latches. Please see timing waveforms for more detail.
3. EN must be latched HIGH to allow proper address data readback operation.

## ABSOLUTE MAXIMUM RATINGS

|  | Power Dissipation (Package)* |
| :---: | :---: |
|  | c |
|  | 28-pin Plastic DIP** ........................ 625 mW |
|  | 28-pin Side Braze DIP*** ................. 1200 mW |
| or 20 mA , whichever occurs first | 28-pin Quad J Lead Plastic**** ........... 450 mW |
| $\mathrm{V}_{\mathrm{S}}, \mathrm{V}_{\mathrm{D}} \ldots \ldots \ldots .(\mathrm{V}$ - minus 0.3 V ) to ( V - plus 14 V ) or 20 mA , whichever occurs first |  |
| CURRENT (any terminal) Continuous ........... 20 mA |  |
| CURRENT (S or D) Pulsed $1 \mathrm{~ms} \mathrm{10} \mathrm{\%} \mathrm{duty} \mathrm{...}$. | * All leads welded or soldered to PC board. <br> ** Derate $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$ |
| Storage Temperature (A Suffix) ....-65 to $150^{\circ} \mathrm{C}$ | *** Derate $16 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$ |
| (D Suffix) . ....-65 to $125^{\circ} \mathrm{C}$ | **** Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$ |
| Operating Temperature (A Suffix) $\ldots . .-55$ to $125^{\circ} \mathrm{C}$ <br> (D Suffix) ..... -40 to $85^{\circ} \mathrm{C}$ |  |

CONTROL CIRCUITRY


Note: $\mathrm{V}_{\text {REF }}$ is internally generated from $\mathrm{V}_{\mathrm{L}}$

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$



Siliconix
incorporated
DG538
ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditlons Unless Otherwise Specifled:$\begin{gathered} \mathrm{V}_{+}=15 \mathrm{~V}, \mathrm{~V}-=-3 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{L}}=+5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V} \\ \overline{\mathrm{WR}}=0.8 \mathrm{~V} \\ \mathrm{RS}, \mathrm{EN}=2 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { DG538AP } \\ -55 \text { to } 125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | $\begin{gathered} \text { DG538DN } \\ \text { DG538DJ } \\ -40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## DYNAMIC (Cont'd)



SUPPLY

| Positlve Supply Current | $1+$ | Any One Channel Selected With Address inputs at GND or $V+$ | 1,2 3 | 0.6 |  | 2 5 |  | 2 5 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Negative Supply Current | I- |  | 1,2 3 | 0.6 | $\begin{aligned} & -1.8 \\ & -2.0 \end{aligned}$ |  | $\begin{aligned} & -1.8 \\ & -2.0 \end{aligned}$ |  |  |
| Operating Supply Voltage Range | V+ to V- | See Figure 13 <br> Functional Test Only | 1,2,3 |  | 10 | 21 | 10 | 21 | V |
|  | $V$ - to GND |  | 1,2,3 |  | -5.5 | 0 | -5.5 | 0 |  |
|  | V+ to GND |  | 1,2,3 |  | 10 | 21 | 10 | 21 |  |
| Loglc Supply Current | $I_{L}$ |  | 1,2,3 | 150 |  | 500 |  | 500 | $\mu \mathrm{A}$ |

## TIMING

| Reset to Write | $t_{\text {RW }}$ | See Figure 1 | $1,2,3$ |  | 50 |  | 50 |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WR,$\overline{R S}$ Minlmum pulse <br> Width | $t_{\text {MPW }}$ | See Figure 1 | $1,2,3$ |  | 200 |  | 200 |  |  |
| $A_{0}, A_{1}, A_{2}$, EN <br> Data Valld To Strobe | $t_{\text {DW }}$ | See Figure 1 | $1,2,3$ |  | 100 |  | 100 | ns |  |

Siliconix
incorporated

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}_{+}=15 \mathrm{~V}, \mathrm{~V}-=-3 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{L}}=+5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V} \\ \overline{\mathrm{WR}}=0.8 \mathrm{~V} \\ \mathrm{RS}, \mathrm{EN}=2 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { DG538AP } \\ -55 \text { to } 125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | $\begin{array}{r} \text { DG538DN } \\ \text { DG538DJ } \\ -40 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{array}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAx ${ }^{\text {b }}$ |  |
| TIMING (Cont'd) |  |  |  |  |  |  |  |  |  |
| $A_{0}, A_{1}, A_{2}, E N$ Data Valid After Strobe | ${ }^{\text {w }}$ W | See Flgure 1 | 1,2,3 |  | 50 |  | 50 |  |  |
| Address Bus Tristate | ${ }^{t}{ }_{A Z}$ | See Figure 1 | 1 | 50 |  |  |  |  |  |
| Address Bus Output | ${ }^{\text {A }}$ A | See Figure 1 | 1 |  | 200 |  | 200 |  |  |
| Address Bus Input | ${ }^{\text {AI }}$ | See Figure 1 | 1 |  | 200 |  | 200 |  |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY at $25^{\circ} \mathrm{C}$, not guaranteed nor subject to production testing
e. Analog signal range is measured from the GND pin to the designated Source (input) pin, and indicates the limits of functionality. Performance limits are only guaranteed for stated test conditions.

## DIE TOPOGRAPHY




Writing Data to Device


Delay Time Required after Reset before Write


* Enable must be latched "High" to read back data, otherwise BUS is high Z.

Reading Data From Device
Figure 1

## EN TURN ON/OFF TIME TEST CIRCUITT



Figure 2


Figure 3

TRANSITION TIME and BREAK-BEFORE-MAKE INTERVAL TEST CIRCUIT


Figure 4


Figure 5


Figure 6


Note: SA1 on or any other one channel on.
Figure 7


Figure 8


Figure 9


Figure 11


Figure 12


NEGATIVE SUPPLY VOLTAGE V(VOLTS)
Note:

1. Both $V_{+}$and $V$ - must have decoupling capacitors mounted as close as possible to the device pins. Typical decoupling capacitors would be $10 \mu \mathrm{~F}$ tantalum bead in parallel with 100 nF ceramic disc.
2. Production tested with $\mathrm{V}+=15 \mathrm{~V}$ and $\mathrm{V}-=-3.0 \mathrm{~V}$
3. At $\mathrm{V}_{\mathrm{L}}=5 \mathrm{~V} \pm 10 \%, 0.8 / 2.0 \mathrm{~V}$ TTL compatibility is maintained over the entire operating voltage range.

Figure 13

BURN-IN CIRCUIT - 28-LEAD DUAL-IN-LINE



PIN DESCRIPTION

| PIN NUMBER | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: |
| 2 | DA | Analog output |
| 3 | V+ | Positive supply voltage (must be decoupled) |
| 11 | $\overline{8} / 4$ | 8 by 1 or 4 by 2 select |
| 12 | $\overline{\text { RS }}$ | Reset |
| 13 | $\overline{W R}$ | Write command that latches $A_{0}, A_{1}, A_{2}, E N$ |
| 14 | $\mathrm{A}_{2}$ | Binary address inputs that determine |
| 15 | $\mathrm{A}_{1}$ | which input channel(s) is connected to the |
| 16 | A0 | output(s) |
| 17 | EN | Input to activate multiplexer |
| 18 | I/O | Pin to read from or write to the address latches |
| 19 | $V_{L}$ | Logic supply voltage |
| 27 | V- | Negative supply voltage (must be decoupled) |
| 28 | DB | Analog output |
| 4 | $\mathrm{S}_{\text {A1 }}$ | Analog input |
| 6 | $\mathrm{S}_{\text {A } 2}$ | Analog input |
| 8 | $S_{\text {A }}$ | Analog input |
| 10 | $\mathrm{S}_{\text {A4 }}$ | Analog input |
| 20 | $\mathrm{S}_{\text {B4 }}$ | Analog input |
| 22 | $\mathrm{S}_{\mathrm{B} 3}$ | Analog input |
| 24 | $\mathrm{S}_{\mathrm{B} 2}$ | Analog input |
| 26 | $\mathrm{S}_{\mathrm{B} 1}$ | Analog input |
| $\begin{aligned} & 1,5,7,9 \\ & 21,23,25 \end{aligned}$ | GND | Analog and digital ground. All GND pins should be connected externally to optimize dynamic performance. |

Siliconix incorporated

Address Output Current vs. Temperature


Supply Currents vs. Temperature

$r_{\text {DS (ON })}$ vs. Drain Voltage


Logic/Address Input Current vs. Temperature


Leakage vs. Temperature

$r_{\text {DS(ON) }}$ vs. V-; V+ Constant





Frequency



$V_{D}-V-$
(V)


Switching Times vs. Temperature



## APPLICATIONS

## Device Description

The DG538 D/CMOS wideband multiplexer offers 8 -channel single-ended or dual 4-channel functions. An $\overline{8} / 4$ logic input pin selects the single-ended or dual mode.

To meet the high dynamic performance demands of video, high definition TV, digital data routing (in excess of $100 \mathrm{Mb} / \mathrm{s}$ ), etc., the DG538 is fabricated with DMOS transistors configured in ' $T$ ' arrangements with second level ' L ' configurations (see Functional Block Diagram).

Use of DMOS technology yields devices with very low capacitance and low rDS(ON). This directly relates to improved high frequency signal handling, higher switching speeds, while maintaining low insertion loss figures. ' $T$ ' and ' $L$ ' switch configurations further improve dynamic performance by greatly reducing hostile crosstalk and output node capacitance.

## Frequency Response

A single multiplexer on-channel exhibits both resistance ( $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ ) and capacitance ( $\mathrm{C}_{\mathrm{S}(\mathrm{ON})}$ ). This RC combination causes a frequency dependent attenuation of the analog signal. The -3 dB bandwidth of

## APPLICATIONS (Cont'd)

the DG538 is typically 500 MHz (into $50 \Omega$ ). This figure of 500 MHz illustrates that the switch-channel cannot be represented by a simple RC combination. The ON capacitance of the channel is distributed along the ON resistance, and hence becomes a more complex multi-stage network of R's and C's making up the total $\mathrm{r}_{\mathrm{DS}}(\mathrm{ON})$ and $\mathrm{C}_{\mathrm{S}(\mathrm{ON})}$.

## Power Supplies and Decoupling

A useful feature of the DG538 is its power supply flexibility. It can be operated from dual supply, or a single positive supply ( V - connected to 0 V ) if required. Recommended operating voltage range is shown in Figure 13.
Note that the analog signal must not exceed V - by more than $-0.3 \vee$ (see absolute maximum ratings). However, the addition of a V - pin has a number of advantages:

1. It allows flexibility in analog signal handling, i.e. with $\mathrm{V}-=-5 \mathrm{~V}$ and $\mathrm{V}+=15 \mathrm{~V}$, up to $\pm 5 \mathrm{~V}$ ac signals can be accepted.
2. The value of ON capacitance ( $\mathrm{C}_{\mathrm{S}(\mathrm{ON})}$ ) may be reduced by increasing the reverse bias across the internal FET body to source junction. For more information see curve of $\mathrm{C}_{\mathrm{S}(\mathrm{ON})}$ versus $V_{D}$ minus $V-$ ) voltage in typical characteristic data section. $V+$ has no effect on $\mathrm{C}_{\mathrm{S}(\mathrm{ON})}$.
It is useful to note that tests indicate that optimum video differential phase and gain occur when $V$ - is -3 V .
3. $\quad \mathrm{V}$ - eliminates the need to bias tine analog signal using potential dividers and large coupling capacitors.

It is established rf design practice to incorporate sufficient bypass capacitors in the circuit to decouple the power supplies to all active devices in the circuit. The dynamic performance of the DG538 is adversely affected by poor decoupling of power supply pins. Also, since the substrate of the device is connected to the negative supply, proper decoupling of this pin is essential.

## Rules:

a. Decoupling capacitors should be incorporated on all power supply pins ( $\mathrm{V}+, \mathrm{V}-, \mathrm{V}_{\mathrm{L}}$ ).
b. They should be mounted as close as possible to the device pins.
c. Capacitors should have good frequency characteristics - tantalum bead and/or ceramic disc types are suitable.

Recommended decoupling capacitors are 1 to $10 \mu \mathrm{~F}$ tantalum bead, plus 10 to 100 nF ceramic or polyester.
d. Additional high frequency protection may be provided by $51 \Omega$ carbon film resistors connected in series with the power supply pins (see Figure 14).


Figure 14. DG538 Power Supply Decoupling

## Board Layout

PCB layout rules for good high frequency performance must also be observed to achieve the performance boasted by the DG538. Some tips for minimizing stray effects are:
i. Use extensive ground planes on double sided pcb separating adjacent signal paths. Multilayer pcb is even better.
ii. Keep signal paths as short as practically possible with all-channel paths of near equal length.

Slight improvements in performance can be obtained by using DG538DN parts in preference to DG538DJ. The stray effects of the quad PLCC package are better than those of the 28-pin dual-in-line package.

## Interfacing

Logic interfacing is easily accomplished with the DG538. Comprehensive addressing and control functions are incorporated in the design.

The addition of a $V_{L}$ pin permits interface to various logic types. The device is primarily designed to be TTL logic compatible with +5 V applied to $\mathrm{V}_{\mathrm{L}}$. The DG538 actual switching threshold can be raised simply be increasing $\mathrm{V}_{\mathrm{L}}$.
A typical DG538 switching threshold versus $V_{L}$ is shown in Figure 15.


Figure 15. DG538 Switching Threshold Voltage vs. $V_{L}$
The device features an address readback (Tally) facility, whereby the last address written to the device
may be output to the system. This allows improved status monitoring and handshaking without additional external components.

This function is controlled by the $\overline{1} / O$ pin, which directly addresses the tri-state buffers applied to the address inputs $\left(A_{0}-A_{2}\right)$. Address inputs can be assigned to accept data (when $\overline{1} / \mathrm{O}=0 ; \overline{W R}=0$; $\overline{\mathrm{RS}}=1$ ) or output data (when $\overline{\mathrm{I}} / \mathrm{O}=1 ; \overline{\mathrm{WR}}=1$; $\overline{\mathrm{RS}}=1$ ) or reflect a high impedance and latched state (when $\bar{I} / O=0 ; \overline{W R}=1 ; \overline{R S}=1$ ).

NOTE: (EN) must have been latched HIGH to allow proper readback, otherwise readback is supressed.

When the $\overline{1} / O$ assigns the address output condition, the address output can sink or source current for logic low and high respectively. Note that $V_{L}$ is the logic high output condition. This point must be respected if $\mathrm{V}_{\mathrm{L}}$ is varied for input logic threshold shifting.

Note: $V_{\mathrm{L}}$ must not exceed $\mathrm{V}+$ by more than +0.3 V . This must also apply when the power supply is turned on, i.e. $V_{+}$must rise ahead of $V_{L}$.

Further control pins facilitate easy microprocessor interface. On chip address, data latches are activated by $\overline{W R}$, which serves as a strobe type function eliminating the need for peripheral latch or memory $\overline{1} / O$ port devices. Also, for ease of interface, a direct reset function ( $\overline{\mathrm{RS}}$ ) allows all latches to be cleared and switches opened. Reset should be used during power up, etc., to avoid spurious switch action. See Figure 16.

Channel address data can only be entered during $\overline{W R}$ low, when the address latches are transparent and Ī/O is low. Similarly data readback is only operational when $\overline{W R}$ and $\bar{I} / O$ are high.

Multiplexer output buffers are recommended to reduce insertion loss and transmission errors caused by ON resistance modulation effects. For low power power routing applications, a Siliconix 2N5911/ 2N5912 JFET may be employed in a source-follower circuit as shown below.

Note: For additional information please refer to AN88-2.


Figure 16. DG538 in a Video Matrix


Figure 17. Discrete Video Buffer

## FEATURES

- Wide Bandwidth ( 500 MHz )
- Very Low Crosstalk ( -85 dB ) and High OFF Isolation $(-75 \mathrm{~dB})$ at 5 MHz
- "T" Switch Configuration
- TTL Compatible
- Fast Switching ( $\mathrm{t}_{\mathrm{ON}}<70 \mathrm{~ns}$ )
- ESDS Protection > $\pm 4000 \mathrm{~V}$
- Low rDS(ON) < $75 \Omega$


## BENEFITS

- Improved Data Throughput
- Low Insertion Loss
- Improved System

Performance

- Reduced Board Space
- Reduced Power Consumption


## DESCRIPTION

The DG540 is a very high performance monolithic quad SPST wideband/video switch designed for switching wide bandwidth analog and digital signals. By utilizing " $T$ " switching techniques on each channel this device gives exceptionally low crosstalk and high OFF isolation. The crosstalk and OFF isolation are further improved by the introduction of GND pins between signal pins.

To achieve TTL compatibility with superior switching
performance, the DG540 was built on the Siliconix proprietary D/CMOS process. Each switch conducts equally well in both directions when ON. Capacitance has been minimized to ensure fast switching.

Packaging includes the 20-pin side braze, plastic, and PLCC options. Performance grades include military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) and industrial, D suffix ( -40 to $85^{\circ} \mathrm{C}$ ) temperature ranges.



ABSOLUTE MAXIMUM RATINGS


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & \mathrm{V}+\mathrm{+}^{=} 15 \mathrm{~V}, \mathrm{~V}-=-3 \mathrm{~V} \\ & \mathrm{GND}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{N H}}= 2 \mathrm{~V}, \mathrm{~V}_{\mathbb{I N L}}=0.8 \mathrm{~V}^{\mathrm{e}} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{6}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $\mathrm{V}_{\text {ANALOG }}$ | $\mathrm{V}-=-5 \mathrm{~V}$ | 1,2,3 |  | -5 | 8 | -5 | 8 | V |
| Drain - Source ON Resistance | r ${ }^{\text {DS(ON) }}$ | $\mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V}$ | 1,3 2 | 40 |  | $\begin{gathered} 60 \\ 100 \end{gathered}$ |  | 60 75 | $\Omega$ |
| Resistance Match Between Channels | $\stackrel{\Delta}{r_{\mathrm{DS}(\mathrm{ON})}}$ |  | 1 | 2 |  | 6 |  | 6 |  |
| Source OFF <br> Leakage Current | $I_{\text {S (OFF) }}$ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=10 \mathrm{~V}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | -0.05 | $\begin{gathered} -10 \\ -500 \end{gathered}$ | $\begin{gathered} 10 \\ 500 \end{gathered}$ | $\begin{gathered} -10 \\ -100 \end{gathered}$ | $\begin{gathered} 10 \\ 100 \end{gathered}$ |  |
| Drain OFF <br> Leakage Current | ${ }^{\text {d (OFF) }}$ | $V_{S}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | -0.05 | $\begin{gathered} -10 \\ -500 \end{gathered}$ | $\begin{gathered} 10 \\ 500 \end{gathered}$ | $\begin{gathered} -10 \\ -100 \end{gathered}$ | $\begin{gathered} 10 \\ 100 \end{gathered}$ | nA |
| Total Switch ON Leakage Current | $\begin{aligned} & I_{D(O N)}+ \\ & I_{(O N)} \end{aligned}$ | $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}$ | 1 | -0.07 | $\left\|\begin{array}{c} -10 \\ -1000 \end{array}\right\|$ | $\begin{gathered} 10 \\ 1000 \end{gathered}$ | $\begin{gathered} -10 \\ -100 \end{gathered}$ | $\begin{gathered} 10 \\ 100 \end{gathered}$ |  |

Siliconix
incorporated
ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{aligned} & \mathrm{V}_{+}=15 \mathrm{~V}, \mathrm{~V}-=-3 \mathrm{~V} \\ & \mathrm{GND}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{I N H}}= 2 \mathrm{~V}, \mathrm{~V}_{\mathbb{I N L}}=0.8 \mathrm{~V}^{\mathrm{e}} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| INPUT |  |  |  |  |  |  |  |  |  |
| Input Voltage High | $\mathrm{V}_{\text {NH }}$ |  | 1 2,3 |  | 2 |  | 2 |  |  |
| Input Voltage Low | $V_{\text {INL }}$ |  | 1 2,3 |  |  | 0.8 0.8 |  | 0.8 0.8 |  |
| Input Current | $\mathrm{I}_{\mathbb{N}}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ or $\mathrm{V}_{+}$ | 1 2,3 | 0.05 | $\begin{gathered} -1 \\ -20 \end{gathered}$ | 1 20 | $\begin{gathered} -1 \\ -20 \end{gathered}$ | 1 20 | $\mu \mathrm{A}$ |

## DYNAMIC

| OFF State Input Cap. ${ }^{\text {c }}$ | ${ }^{\text {S (OFF) }}$ | $\mathrm{V}_{\mathrm{s}}=0 \mathrm{~V}$ | 1 | 2 | 4 | 4 | pF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OFF State Output Cap. ${ }^{\text {c }}$ | $c_{\text {d (OFF) }}$ | $\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}$ | 1 | 2 | 4 | 4 |  |
| ON State Input Cap. | ${ }^{\text {S(ON) }}$ | $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}$ | 1 | 14 | 20 | 20 |  |
| Bandwidth | BW | $R_{L}=50 \Omega$ <br> See Bandwldth Test Clrcult | 1 | 500 |  |  | MHz |
| Turn ON Time | ${ }^{\text {t }} \mathrm{ON}$ | $\begin{gathered} R_{\mathrm{L}}=1 \mathrm{k} \Omega \\ \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, 50 \% \text { to } 90 \% \\ \text { See Switching Time } \\ \text { Test CIrcult } \end{gathered}$ | $\stackrel{1}{2,3}$ | 45 | $\begin{gathered} 70 \\ 110 \end{gathered}$ | $\begin{gathered} 70 \\ 110 \end{gathered}$ | ns |
| Turn OFF Time | ${ }^{t}$ OFF |  | ${ }_{2,3}^{1}$ | 20 | $\begin{aligned} & 50 \\ & 85 \end{aligned}$ | $\begin{aligned} & 50 \\ & 85 \end{aligned}$ |  |
| Charge Injection | Q | $C_{L}=1000 \mathrm{pF}, V_{D}=0 \mathrm{~V}$ <br> See Test Clrcult | 1 | 25 |  |  | pC |
| OFF Isolation |  | $\begin{gathered} R_{\mathbb{I N}}=75 \Omega, R_{L}=75 \Omega \\ f=5 \mathrm{MHz} \text {, See Test Circuit } \end{gathered}$ | 1 | -75 |  |  | dB |
| All Hostile Crosstalk ${ }^{\text {c }}$ | XTALK ${ }_{\text {(AH) }}$ | $R_{\mathbb{N}}=10 \Omega, R_{L}=75 \Omega$ $\mathrm{f}=5 \mathrm{MHz}$, See Test Circult | 1 | -85 |  |  |  |

SUPPLY

| Positive Supply Current | $1+$ | All Channels ON or OFF | 2,3 | 2.7 |  | 5 7 |  | 5 7 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Negative Supply Current | 1- |  | 2,3 | 2.3 | -5 -7 |  | -5 -7 |  |  |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional Information
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. $\mathrm{V}_{\mathbb{I N}}=$ Input voltage to perform proper function.

Switch output waveform shown for $V_{S}=$ constant with logic input waveform as shown. Note that $V_{S}$ may be + or - as per switching time test circuit. $\mathrm{V}_{\mathrm{O}}$ is the steady state output with switch ON. Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.

(REPEAT TEST FOR $\mathbb{N}_{2}, \mathbb{N}_{3}$ AND $\mathbb{N}_{4}$ )

## CHARGE INJECTION TEST CIRCUIT





$\Delta V_{O}=$ MEASURED VOLTAGE ERROR DUE TO CHARGE INJECTION THE CHARGE INJECTION IN COULOMBS IS $Q=C_{L} \times \Delta V_{O}$

OFF ISOLATION TEST CIRCUIT


ALL HOSTILE CROSSTALK - X TALK ${ }_{(A H)}$



## OPERATING SUPPLY VOLTAGE RANGE



Note:

1. Both $V_{+}$and $V^{-}$must have decoupling capacitors mounted as close as possible to the device pins. Typical decoupling capacitors would be $10 \mu \mathrm{~F}$ tantalum bead in parallel with 100 nF ceramic disc.
2. Productlon tested with $\mathrm{V}+=15 \mathrm{~V}$ and $\mathrm{V}-=-3.0 \mathrm{~V}$

PIN DESCRIPTION

## SYMBOL DESCRIPTION

| S | An Analog Channel Input or Output |
| :--- | :--- |
| D | An Analog Channel Output or Input |
| IN | Logic Control Input |
| V+ | Positive Supply voltage |
| V- | Negative Supply Voltage |
| GND | Analog and Digital Ground |

Siliconix
incorporated

## Quad SPST Wideband/ Video "T" Switch

FEATURES<br>- Wide Bandwidth ( 350 MHz )<br>- Very Low Crosstalk ( -85 dB at 5 MHz )<br>-"T" Switch<br>Configuration<br>-TTL Compatible<br>- Fast Switching ( t on $<70 \mathrm{~ns}$ )<br>- ESDS Protection > $\pm 4000 \mathrm{~V}$<br>- Low rDS(ON) < $75 \Omega$<br>-DG201A Pinout

## BENEFITS

- Improved Data Throughput
- Easily Interfaced
- Low Insertion Loss
- Improved System

Performance

- Reduced Board Space
- Reduced Power Consumption


## APPLICATIONS

- Video Switching
- High Frequency

Crosspoints

- Local and Wide

Area Networks

- Video Routing
- Fast Data Acquisition
- ATE
- Radar/FLIR Systems


## DESCRIPTION

The DG541 is a high performance monolithic quad SPST wideband/video switch designed for switching wide bandwidth analog and digital signals. By utilizing " $T$ " switching techniques on each channel this device gives exceptionally low crosstalk and high OFF isolation. Also, the DG541 is pin compatible with the industry standard DG201A analog switch.

To achieve TTL compatibility with superior switching
performance, the DG541 was built on the Siliconix proprietary D/CMOS process. Each switch conducts equally well in both directions when ON. Capacitance has been minimized to ensure fast switching.

Packaging includes 16-pin side braze, plastic, and small outline options. Performance grades include military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) and industrial, D suffix $\left(-40\right.$ to $\left.85^{\circ} \mathrm{C}\right)$ temperature ranges.

## PIN CONFIGURATION



Siliconix
incorporated


| LOGIC | SWITCH |
| :---: | :---: |
| 0 | OFF |
| 1 | ON |

Logic " 0 " $\leq 0.8 \mathrm{~V}$
Logic " 1 " $\geq 2.0 \mathrm{~V}$

## ABSOLUTE MAXIMUM RATINGS

| V+ to V-............................... . -0.3 V to 19 V | Storage Temperature (A Suffix) . . . . . . . . . . -65 to $150^{\circ} \mathrm{C}$ |
| :---: | :---: |
|  | (D Suffix) . . . . . . . . . -65 to $125^{\circ} \mathrm{C}$ |
| GND ............................. -0.3V to +19 V | Operating Temperature (A Suffix) ......... . -55 to $125^{\circ} \mathrm{C}$ |
| V- to GND . . . . . . . . . . . . . . . . . . . . . . . . - 19 V to +0.3 V | (D Suffix) ........... - 40 to $85^{\circ} \mathrm{C}$ |
| Digital Inputs ................ (V-) -0.3 V to ( $\mathrm{V}+$ ) +0.3 V or 20 mA , whichever occurs first | Power Dissipation (Package)* <br> 16-Pin Side Braze** ................................. . . 900 mW |
| $V_{S}, V_{D} \ldots \ldots \ldots \ldots \ldots \ldots . . . . .$ or 20 mA , whichever occurs first |  |
| Continuous Current (Any Terminal) ............... 20 mA | * All leads welded or soldered to PC board. <br> ** Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$. |
| Current, S or D (Pulsed $1 \mathrm{~ms}, 10 \%$ duty cycle max) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 mA | *** Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$. <br> **** Derate $7.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$. |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & \mathrm{V}_{+}=15 \mathrm{~V}, \mathrm{~V}-=-3 \mathrm{~V} \\ & \mathrm{GND}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{N H}}= 2 \mathrm{~V}, \mathrm{~V}_{\mathbb{N L}}=0.8 \mathrm{~V}^{\mathrm{e}} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  |  |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {ANALOG }}$ | $\mathrm{V}-=-5 \mathrm{~V}$ | 1,2,3 |  | -5 | 8 | -5 | 8 | V |
| Drain - Source ON Resistance | rosson) | $\mathrm{I}_{\mathrm{s}}=-10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V}$ | 1,3 2 | 40 |  | $\begin{gathered} 60 \\ 100 \end{gathered}$ |  | 60 75 | $\Omega$ |
| Resistance Match Between Channels | $\stackrel{\Delta}{r_{D S(O N)}}$ |  | 1 | 2 |  | 6 |  | 6 |  |
| Source OFF Leakage Current | $I_{\text {S (OFF) }}$ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=10 \mathrm{~V}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | -0.05 | $\begin{gathered} -10 \\ -500 \end{gathered}$ | $\begin{gathered} 10 \\ 500 \end{gathered}$ | $\begin{gathered} -10 \\ -100 \end{gathered}$ | $\begin{gathered} 10 \\ 100 \end{gathered}$ |  |
| Drain OFF <br> Leakage Current | $\mathrm{I}_{\text {D (OFF) }}$ | $V_{S}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V}$ | 1 | -0.05 | $\begin{gathered} -10 \\ -500 \end{gathered}$ | $\begin{gathered} 10 \\ 500 \end{gathered}$ | $\begin{gathered} -10 \\ -100 \end{gathered}$ | $\begin{gathered} 10 \\ 100 \end{gathered}$ | nA |
| Total Switch ON Leakage Current | $I_{D(O N)+}$ <br> IS(ON) | $V_{S}=V_{D}=0 \mathrm{~V}$ | 1 | -0.07 | $\begin{gathered} -10 \\ -1000 \end{gathered}$ | $\begin{gathered} 10 \\ 1000 \end{gathered}$ | $\begin{gathered} -10 \\ -100 \end{gathered}$ | $\begin{gathered} 10 \\ 100 \end{gathered}$ |  |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & \mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-3 \mathrm{~V} \\ & \mathrm{GND}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{N H}}= 2 \mathrm{~V}, \mathrm{~V}_{\mathbb{I N L}}=0.8 \mathrm{~V}^{\mathrm{e}} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{array}{\|c\|c\|} \hline \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \\ \hline \end{array}$ |  |  |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| INPUT |  |  |  |  |  |  |  |  |  |
| Input Voltage High | $\mathrm{V}_{\text {INH }}$ |  | 11 |  | 2 |  | 2 |  |  |
| Input Voltage Low | $V_{\mathbb{N L}}$ |  | 11 |  |  | 0.8 0.8 |  | 0.8 0.8 |  |
| Input Current | $\mathrm{I}_{1}$ | $\mathrm{V}_{\mathbb{I}}=$ GND or $\mathrm{V}_{+}$ | 1 | 0.05 | $\begin{aligned} & -1 \\ & -20 \end{aligned}$ | $\begin{gathered} 1 \\ 20 \end{gathered}$ | $\begin{gathered} -1 \\ -20 \end{gathered}$ | $\begin{gathered} 1 \\ 20 \end{gathered}$ | $\mu \mathrm{A}$ |
| DYNAMIC |  |  |  |  |  |  |  |  |  |
| OFF State Input Cap. ${ }^{\text {c }}$ | ${ }^{\text {S (OFF) }}$ | $\mathrm{V}_{\mathrm{s}}=0 \mathrm{~V}$ | 1 | 2 |  | 4 |  | 4 |  |
| OFF State Output Cap. ${ }^{\text {c }}$ | $c_{\text {d (OFF) }}$ | $V_{D}=0 \mathrm{~V}$ | 1 | 2 |  | 4 |  | 4 | pF |
| ON State Input Cap ${ }^{\text {c }}$ | ${ }^{\text {c }}$ (ON) | $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}$ | 1 | 14 |  | 20 |  | 20 |  |
| Bandwidth | BW | $\begin{gathered} R_{L}=50 \Omega \\ \text { See Figure } 6 \end{gathered}$ | 1 | 350 |  |  |  |  | MHz |
| Turn ON Time | ${ }^{\text {t O }}$ | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ | 2,3 | 45 |  | $\begin{gathered} 70 \\ 140 \end{gathered}$ |  | $\begin{gathered} 70 \\ 140 \end{gathered}$ |  |
| Turn OFF Time | ${ }^{\text {t OfF }}$ | See Switching Time Test Circuit | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 20 |  | $\begin{aligned} & 50 \\ & 85 \end{aligned}$ |  | $\begin{aligned} & 50 \\ & 85 \end{aligned}$ |  |
| Charge Injection | Q | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}, \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V} \\ \text { See Test Circuit } \end{gathered}$ | 1 | 25 |  |  |  |  | pC |
| OFF Isolation |  | $R_{\mathbb{N}}=75 \Omega, R_{L}=75 \Omega$ $f=5 \mathrm{MHz}$, See Test Circuit | 1 | -58 |  |  |  |  |  |
| All Hostile Crosstalk ${ }^{\text {c }}$ | XTALK ${ }_{(A H)}$ | $R_{\mathbb{N}}=10 \Omega, R_{L}=75 \Omega$ $\mathrm{f}=5 \mathrm{MHz}$, See Test Circuit | 1 | -85 |  |  |  |  |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | All Channels ON or OFF | 1,2 3 | 2.7 |  | 5 |  | 5 |  |
| Negative Supply Current | I- |  | ${ }_{1,2}$ | 2.3 | -5 -7 |  | -5 -7 |  |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional Information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. $\mathrm{V}_{\mathbb{N}}=$ Input voltage to perform proper function.

Switch output waveform shown for $V_{S}=$ constant with logic input waveform as shown. Note that $V_{S}$ may be + or - as per switching time test circuit. $V_{O}$ is the steady state output with switch ON.
Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.


## CHARGE INJECTION TEST CIRCUIT


$\Delta V_{O}=$ MEASURED VOLTAGE ERROR DUE TO CHARGE INJECTION THE CHARGE INJECTION IN COULOMBS IS $Q=c_{L} \times \Delta V_{O}$

## OFF ISOLATION TEST CIRCUIT



ALL HOSTILE CROSSTALK - X TALK


## BANDWIDTH TEST CIRCUIT




Note:

1. Both $\mathrm{V}_{+}$and $\mathrm{V}^{-}$- must have decoupling capacitors mounted as close as possible to the device pins. Typical decoupling capacitors would be $10 \mu \mathrm{~F}$ tantalum bead in parallel with 100 nF ceramic disc.
2. Production tested with $\mathrm{V}+=15 \mathrm{~V}$ and $\mathrm{V}-=-3.0 \mathrm{~V}$

PIN DESCRIPTION

SYMBOL DESCRIPTION
S An Analog Channel Input or Output
D An Analog Channel Output or Input
IN Logic Control Input
V+ Positive Supply voltage
V- Negative Supply Voltagə
GND Analog and Digital Ground

Siliconix
incorporated

## Dual SPDT Wideband/ Video " $T$ " Switch

## FEATURES

- Wide Bandwidth ( 500 MHz )
- Very Low Crosstalk ( -85 dB ) and High OFF Isolation $(-75 \mathrm{~dB})$ at 5 MHz
- TTL Compatible
- Low rDS(ON) < $75 \Omega$
- "T" Switching

Configuration

- ESDS Protection $> \pm 4000 \mathrm{~V}$
- Fast Switching ( t on $<100 \mathrm{~ns}$ )
- Break-Before-Make Switching


## BENEFITS

- Improved Data Throughput
- Easily Interfaced
- Low Insertion Loss
- Improved System Performance
- Reduced Board Space
- Reduced Power Consumption


## APPLICATIONS

- Video Switching
- High Frequency Crosspoints
- Local and Wide

Area Networks

- Video Routing
- Fast Data Acquisition
- ATE
- Radar/FLIR Systems


## DESCRIPTION

The DG542 is a very high performance monolithic dual SPDT wideband/video switch designed for switching wide bandwidth analog and digital signals. By utilizing " $T$ " switching techniques on each channel this device gives exceptionally low crosstalk and high OFF isolation. The crosstalk and OFF isolation are further improved by the introduction of GND pins between signal pins.

To achieve TTL compatibility with superior switching performance, the DG542 was built on the Siliconix
proprietary D/CMOS process. Each switch conducts equally well in both directions when ON. Capacitance has been minimized to ensure fast switching.

Packaging includes the 16-pin side braze, plastic, and small outline options. Performance grades include military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) and industrial, $D$ suffix ( -40 to $85^{\circ} \mathrm{C}$ ) temperature ranges.

## PIN CONFIGURATION




| Truth Table* |  |  |
| :---: | :---: | :---: |
|  | SW1 | SW3 |
| LOGIC | SW2 | SW4 |
| 0 | OFF | ON |
| 1 | ON | OFF |

Logic " 0 " $\leq 0.8 \mathrm{~V}$
Logic " 1 " $\geq 2.0 \mathrm{~V}$

* All Switches shown for logic "1" Input


## ABSOLUTE MAXIMUM RATINGS

| V + to V - . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to 19 V | Storage Temperature (A Suffix) . . . . . . . . . -65 to $150^{\circ} \mathrm{C}$ |
| :---: | :---: |
| $V+$ to GND . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to +19 V | (D Suffix) . . . . . . . . - 65 to $125^{\circ} \mathrm{C}$ |
| V- to GND . . . . . . . . . . . . . . . . . . . . . . . -19 V to +0.3 V | Operating Temperature (A Suffix) .......... - -55 to $125^{\circ} \mathrm{C}$ <br> (D Suffix) . .......... -40 to $85^{\circ} \mathrm{C}$ |
| Digital Inputs ............... (V-) -0.3 V to ( $\mathrm{V}+$ ) +0.3 V or 20 mA , whichever occurs first | Power Dissipation (Package)* <br> 16-Pin Side Braze** . . . . . . . . . . . . . . . . . . . . . . . . . 900 mW |
| $V_{S}, V_{D} \ldots \ldots . . . . . . . . . . . . .$ or 20 mA , whichever occurs first |  |
| Continuous Current (Any Terminal) . . . . . . . . . . . . 20 mA | * All leads welded or soldered to PC board. ** Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$. |
| Current, S or D (Pulsed $1 \mathrm{~ms}, 10 \%$ duty cycle max) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 mA | *** Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$. <br> **** Derate $7.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$. |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & \mathrm{V}+= 15 \mathrm{~V}, \mathrm{~V}-=-3 \mathrm{~V} \\ & \mathrm{GND}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{I N H}}= 2 \mathrm{~V}, \mathrm{~V}_{\mathbb{I N L}}=0.8 \mathrm{~V}^{\mathrm{o}} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,8 \\ & 3=-55,- \end{aligned}$ | $\begin{aligned} & 85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \end{aligned}$ | -55 to | $\begin{aligned} & =\mathrm{FIX} \\ & 125^{\circ} \mathrm{C} \end{aligned}$ |  |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SWITCH |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {c }}$ | $V_{\text {ANALOG }}$ | $\mathrm{V}-=-5 \mathrm{~V}$ | 1,2,3 |  | -5 | 8 | -5 | 8 | V |
| Drain - Source ON Resistance | $\mathrm{r}_{\text {DS(ON) }}$ | $\mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V}$ | 1,3 2 | 40 |  | 60 100 |  | 60 75 | $\Omega$ |
| Resistance Match Between Channels | $\underset{r_{\mathrm{DS}(\mathrm{ON})}}{\Delta}$ |  | 1 | 2 |  | 6 |  | 6 |  |
| Source OFF <br> Leakage Current | $I_{\text {S (OFF) }}$ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=10 \mathrm{~V}$ | 1 2 | -0.05 | $\begin{gathered} -10 \\ -500 \end{gathered}$ | $\begin{gathered} 10 \\ 500 \end{gathered}$ | $\begin{gathered} -10 \\ -100 \end{gathered}$ | $\begin{gathered} 10 \\ 100 \end{gathered}$ |  |
| Drain OFF <br> Leakage Current | $I_{\text {D (OFF) }}$ | $\mathrm{V}_{\mathrm{S}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V}$ | 1 2 | -0.05 | $\begin{gathered} -10 \\ -500 \end{gathered}$ | $\begin{gathered} 10 \\ 500 \end{gathered}$ | $\begin{gathered} -10 \\ -100 \end{gathered}$ | $\begin{gathered} 10 \\ 100 \end{gathered}$ | nA |
| Total Switch ON Leakage Current | $I_{D(O N)}+$ <br> IS(ON) | $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}$ | 1 2 | -0.07 | $\begin{gathered} -10 \\ -1000 \end{gathered}$ | $\begin{gathered} 10 \\ 1000 \end{gathered}$ | $\begin{gathered} -10 \\ -100 \end{gathered}$ | $\begin{gathered} 10 \\ 100 \end{gathered}$ |  |


| Siliconix ncorporated $^{\text {a }}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & \mathrm{V}_{+}=15 \mathrm{~V}, \mathrm{~V}-=-3 \mathrm{~V} \\ & \mathrm{GND}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{I N H}}= 2 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.8 \mathrm{~V}^{\mathrm{e}} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \\ & 2=125, \\ & 3=-55, \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & 85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | $\begin{array}{\|r} \text { SUf } \\ \text { SU to } \\ \hline \end{array}$ | FIX $125^{\circ} \mathrm{C}$ | $\begin{array}{r} \text { SUF } \\ -40 \text { to } \\ \hline \end{array}$ | FIX $85^{\circ} \mathrm{C}$ |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| INPUT |  |  |  |  |  |  |  |  |  |
| Input Voltage HIGH | $\mathrm{V}_{\text {INH }}$ |  | 12,3 |  | 2 |  | 2 |  |  |
| Input Voltage LOW | $V_{\text {INL }}$ |  | 1 ${ }_{\text {2,3 }}$ |  |  | 0.8 0.8 |  | 0.8 0.8 |  |
| Input Current | IN | $\mathrm{V}_{\mathbb{N}}=\mathrm{GND}$ or $\mathrm{V}_{+}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 0.05 | $\begin{gathered} -1 \\ -20 \end{gathered}$ | $\begin{gathered} 1 \\ 20 \end{gathered}$ | $\begin{gathered} -1 \\ -20 \end{gathered}$ | $\begin{gathered} 1 \\ 20 \end{gathered}$ | $\mu \mathrm{A}$ |
| DYNAMIC |  |  |  |  |  |  |  |  |  |
| OFF State Input Cap. ${ }^{\text {c }}$ | ${ }^{\text {S (OFF) }}$ | $\mathrm{V}_{\mathrm{s}}=0 \mathrm{~V}$ | 1 | 2 |  | 4 |  | 4 |  |
| OFF State Output Cap. ${ }^{\text {c }}$ | ${ }^{\text {D (OFF) }}$ | $V_{D}=0 \mathrm{~V}$ | 1 | 2 |  | 4 |  | 4 | pF |
| ON State Input Cap? | ${ }^{\text {S(ON }}$ ( | $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}$ | 1 | 14 |  | 20 |  | 20 |  |
| Bandwidth | BW | $\mathrm{R}_{\mathrm{L}}=50 \Omega$ <br> See Test Circuit | 1 | 500 |  |  |  |  | MHz |
| Break-Before-Make Interval | ${ }^{\text {topen }}$ | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, 50 \% \text { to } 90 \% \\ \text { See Test Circuit } \end{gathered}$ | 1 |  | 10 |  | 10 |  |  |
| Turn ON Time | ${ }^{\text {t }} \mathrm{ON}$ | $R_{L}=1 \mathrm{k} \Omega$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 65 |  | $\begin{aligned} & 100 \\ & 140 \end{aligned}$ |  | $\begin{aligned} & 100 \\ & 140 \end{aligned}$ | ns |
| Turn OFF Time | ${ }^{\text {t OFF }}$ |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | 25 |  | 60 85 |  | 60 85 |  |
| Charge Injection | Q | $\begin{gathered} C_{L}=1000 \mathrm{pF}, \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V} \\ \text { See Test Circuit } \end{gathered}$ | 1 | 25 |  |  |  |  | pC |
| OFF Isolation |  | $\begin{gathered} R_{\mathbb{N}}=75 \Omega, R_{L}=75 \Omega \\ f=5 \mathrm{MHz}, \text { See Test Circuit } \end{gathered}$ | 1 | -75 |  |  |  |  |  |
| All Hostile Crosstalk | XTALK ${ }_{(A H)}$ | $\mathrm{R}_{\mathbb{N}}=10 \Omega, \mathrm{R}_{\mathrm{L}}=75 \Omega$ $f=5 \mathrm{MHz}$, See Test Circuit | 1 | -85 |  |  |  |  | dB |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | All Channels ON or OFF | 2,3 | 2.7 |  | 5 |  | 5 7 | mA |
| Negative Supply Current | I- |  | 2,3 | 2.3 | -5 -7 |  | -5 -7 |  |  |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet
c. Guaranteed by design, not subject to production test
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. $\mathrm{V}_{\mathbb{I N}}=$ Input voltage to perform proper function.

## SWITCHING TIME TEST CIRCUIT

Switch output waveform shown for $V_{S}=$ constant with logic input waveform as shown. Note that $V_{S}$ may be + or - as per switching time test circuit. $\mathrm{V}_{\mathrm{O}}$ is the steady state output with switch ON.
Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.


## CHARGE INJECTION TEST CIRCUIT



OFF ISOLATION TEST CIRCUIT


BREAK-BEFORE-MAKE TEST CIRCUIT


ALL HOSTILE CROSSTALK - X TALK ${ }_{(A H)}$


BANDWIDTH TEST CIRCUIT


## OPERATING SUPPLY VOLTAGE RANGE



NEGATIVE SUPPLY VOLTAGE
V-(VOLTS)

Note:

1. Both $V_{+}$and $V_{-}$must have decoupling capacitors mounted as close as possible to the device pins. Typical decoupling capacitors would be $10 \mu \mathrm{~F}$ tantalum bead in parallel with 100 nF ceramic disc.
2. Production tested with $\mathrm{V}_{+}=15 \mathrm{~V}$ and $\mathrm{V}-=-3.0 \mathrm{~V}$

## SYMBOL DESCRIPTION

| S | An Analog Channel Input or Output |
| :--- | :--- |
| D | An Analog Channel Output or Input |
| IN | Logic Control Input |
| V+ | Positive Supply voltage |
| V- | Negative Supply Voltage |
| GND | Analog and Digital Ground |

Siliconix
incorporated

# SD5000/5001/5002 DMOS FET Quad Analog Switch Arrays 

## FEATURES

- Low "ON" Resistance ( $70 \Omega$ max $@ \mathrm{~V}_{\mathrm{GS}}=5 \mathrm{~V}$ )
- Low Source Capacitance ( $\mathrm{C}_{\mathrm{s}}<5 \mathrm{pF}$ )
- Low Drain Capacitance ( $C_{D}<1.6 \mathrm{pF}$ )
- Low Crosstalk
(-60 dB @ 1 MHz )
- Fast Switching Speed ( t ON $<1 \mathrm{~ns}$ )


## BENEFITS

- Low Insertion Loss
- Reduces Buffer Drive Requirements
- Reduces Summing Node Capacitance
- Improves Channel Isolation
- Increases Sampling Rate


## APPLICATIONS

- Audio Switching
- Wideband Switching
- Wideband Multiplexing
- Video Crosspoints
- Sample and Hold


## DESCRIPTION

The Siliconix SD5000 series is a monolithic array of n-channel enhancement-mode DMOS FETs configured as single-pole, single-throw analog switches. Their low capacitance, low ON resistance and fast switching speed make them ideal for high speed switching of audio, video, and high frequency signals in communications, instrumentation, and process control applications. Designed on the Siliconix DMOS process, the SD5000 is rated for analog signals of $\pm 10 \mathrm{~V}$ while the SD5001 and SD5002 are rated for $\pm 5 \mathrm{~V}$ and $\pm 7.5 \mathrm{~V}$ respectively.

The threshold voltage for all switches is 2 V maximum, simplifying the logic interface for low level signal applications.

The SD5000 family is available in 16-pin plastic and sidebraze dual-in-line packages, and is rated for operation over the ( 0 to $85^{\circ} \mathrm{C}$ ) temperature range. For information on surface mount versions, see the SD5400 series data sheet.

For more information, please refer to Siliconix Application Notes AN83-7, AN83-15, and "DMOS FET Analog Switches and Switch Arrays".

Dual-In-Line Package


Side Braze: SD5000I, SD50011, SD50021 PDIP: SD5000N, SD5001N, SD5002iN


Siliconix incorporated

## ABSOLUTE MAXIMUM RATINGS



| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | TEST CONDITIONS | LIMITS |  |  |  | UNIT |
|  |  |  | DEVICE | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| STATIC |  |  |  |  |  |  |  |
| Analog Slgnal Range ${ }^{\text {c }}$ | $\mathrm{V}_{\text {analog }}$ |  | SD5000 |  | -10 | 10 | V |
|  |  |  | SD5001 |  | -5 | 5 |  |
|  |  |  | SD5002 |  | -7.5 | 7.5 |  |
| Draln-Source Breakdown Voltage | $B V_{\text {DS }}$ | $\begin{gathered} V_{G S}=V_{B S}=-5 \mathrm{~V} \\ I_{D}=10 \mathrm{nA} \end{gathered}$ | SD5000 | 25 | 20 |  |  |
|  |  |  | SD5001 | 25 | 10 |  |  |
|  |  |  | SD5002 | 25 | 15 |  |  |
| Source-Draln Breakdown Voltage | $B V_{\text {SD }}$ | $\begin{gathered} V_{G D}=V_{B D}=-5 \mathrm{~V} \\ I_{S}=10 \mathrm{nA} \end{gathered}$ | SD5000 |  | 20 |  |  |
|  |  |  | SD5001 |  | 10 |  |  |
|  |  |  | SD5002 |  | 15 |  |  |
|  |  |  | SD5000 |  | 25 |  |  |
| Drain-Substrate Breakdown Voltage | $B V_{D B}$ | $V_{G B}=0 \mathrm{~V}, I_{D}=10 \mathrm{nA}$ <br> Source Open | SD5001 |  | 15 |  |  |
|  |  |  | SD5002 |  | 22.5 |  |  |
| Source-Substrate Breakdown Voltage | $B V_{S B}$ | $V_{G B}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=10 \mu \mathrm{~A}$ <br> Drain Open | SD5000 |  | 25 |  |  |
|  |  |  | SD5001 |  | 15 |  |  |
|  |  |  | SD5002 |  | 22.5 |  |  |

Siliconix
incorporated


Siliconix incorporated

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | TEST CONDITIONS | LIMITS |  |  |  | UNIT |
|  |  |  | DEVICE | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| DYNAMIC (Cont'd) |  |  |  |  |  |  |  |
| Forward Transconductance | $\mathrm{g}_{\text {fs }}$ | $\begin{gathered} V_{D S}=10 \mathrm{~V}, \quad I_{D}=20 \mathrm{~mA} \\ V_{S B}=0 \mathrm{~V}, \quad f=1 \mathrm{kHz} \end{gathered}$ | All | 15 | 10 |  | mS |
| Crosstalk | XTALK | See Test Circuits 1 and 2 $f=3 \mathrm{kHz}$ |  | -107 |  |  | dB |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. Refer to test conditions specified in Electrical Characteristics Tables.
f. Derate $5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

TYPICAL CHARACTERSITICS


Siliconix incorporated





CROSSTALK MEASUREMENT
Quad Switch SD5000/SD5001/SD5002




*t off is dependent on $R_{L}$ and does not depend on the device characteristics.

THEORY OF OPERATION

The SD5000 series consists of four SPST switches with analog signal capability of $\pm 10 \mathrm{~V}$ for the SD5000, $\pm 5 \mathrm{~V}$ for the SD5001 and $\pm 7.5 \mathrm{~V}$ for the SD5002. Each switch of the array is a DMOS N -channel field-effect transistor of the enhance-ment-mode type; that is, the device is normally OFF when gate-to-source voltage $N_{G S}$ ) is 0 V . When $\mathrm{V}_{\mathrm{GS}}$ exceeds the threshold voltage, $\mathrm{V}_{\mathrm{T}}$, the FET switch starts to turn ON. With $V_{\text {Gs }}$ in excess of +10 V , a low resistance path (typically $30 \Omega$ ) exists between input and output of the switch. Figure 1 shows the normal mode of operation of a single switch of the array for $\pm 5 \mathrm{~V}$ analog signal processing. Note that the source is recommended for the input since feedback or reverse transfer capacitance is lower when drain is used as the ouput.

When analog signals are routed from one point to another the important factors are isolation, crosstalk between switches, feedthrough and feedback transients, insertion loss a id speed of operation. The SD5000 series off irs superior performance in all these areas (Figure 1).


Isolation. ON resistance is typically $30 \Omega$ and OFF resistance is typically $10^{10} \Omega$, which results in an OFF to ON resistance ratio in excess of $10^{8}$. Isolation from output to input from 3 kHz analog signals is typically -107 dB , and at 1 MHz the isolation is typically -60 dB .

Feedback and feedthrough transients are kept to a minimum because of the very low feedback and feedthrough capacitances. This means that "glitches" are minimized, resulting in "clean" signals at the output.

Insertion loss depends upon the source and load impedances involved. As an example, for $600 \Omega$ source irnpedance the insertion loss for voice signals ( $1 \mathrm{~V}_{\mathrm{RMS}} @ 3 \mathrm{kHz}$ ) is less than 0.3 dB . Thus the SD5000 series makes good telephone cross-point switches.

Speed. Because of the low ON resistance and low input capacitance, the SD5000 switches turn ON at subnanosecond speeds. They are also capable of handling very high frequency analog signals and still maintain excellent isolation (20-30 dB @ 1 GHz ).


Figure 1

Figure 2 shows an SD5002 configured for operation as a one of two channel video switch. The "L" switches of the two channels are terminated at the input by the two Ro resistors, allowing impedance
matching to various transmission line impedances. The switches can be directly controlled by standard CMOS or TTL logic gates. For more detailed information on this application, see AN83-15.


Figure 2. High Performance Video Switch

## FEATURES

- Low "ON" Resistance
(70 $\Omega$ max @ $\mathrm{V}_{\text {GS }}=5 \mathrm{~V}$ )
- Low Source Capacitance ( $\mathrm{C}_{\mathrm{s}}<6 \mathrm{pF}$ )
- Low Drain Capacitance ( $C_{D}<2 \mathrm{pF}$ )
- Low Crosstalk
(-60 dB @ 1 MHz )
- Fast Switching Speed (ton $<1 \mathrm{~ns}$ )
- Small Outline Package


## BENEFITS

- Low Insertion Loss
- Reduces Buffer Drive Requirements
- Reduces Summing Node Capacitance
- Improves Channel Isolation
- Increases Sampling Rate
- Reduces Board Space


## APPLICATIONS

- Audio Switching
- Wideband Switching
- Wideband Multiplexing
- Video Crosspoints
- Sample and Hold


## DESCRIPTION

The Siliconix SD5400 series is a monolithic array of n-channel enhancement-mode DMOS FETs configured as single-pole, single-throw analog switches. Their low capacitance, low ON resistance and fast switching speed make them ideal for high speed switching of audio, video, and hign frequency signals in communications, instrumentation, and process control applications. Designed on the Siliconix DMOS process, the SD5400 is rated for analog signals of $\pm 10 \mathrm{~V}$ while the SD5401 and SD5402 are rated for $\pm 5 \mathrm{~V}$ and $\pm 7.5 \mathrm{~V}$ respectively. The threshold voltage for all switches is 2 V
PIN CONFIGURATION
maximum, simplifying the logic interface for low level signal applications.

The SD5400 family is available in a 14 -pin plastic Small Outline (SO) package for surface mount applications, and is rated for operation over the commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ) temperature range. For conventional through hole DIP packages, please refer to the SD5000 series data sheet.

For more information, please refer to Siliconix Application Notes AN83-7, AN83-15, and "DMOS FET Analog Switches and Switch Arrays".


## FUNCTIONAL BLOCK DIAGRAM

ABSOLUTE MAXIMUM RATINGS


Siliconix incorporated

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | TEST CONDITIONS |  | LIMITS |  |  |  | UNIT |
|  |  |  |  | DEVICE | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| STATIC (Cont'd) |  |  |  |  |  |  |  |  |
| Drain-Source Leakage Current | IDS(OFF) | $\mathrm{V}_{\mathrm{GS}}=\mathrm{V}_{\mathrm{BS}}=-5 \mathrm{~V}$ | $\mathrm{V}_{\text {DS }}=20 \mathrm{~V}$ | SD5400 | 1 |  | 10 | nA |
|  |  |  | $V_{D S}=10 \mathrm{~V}$ | SD5401 | 1 |  | 10 |  |
|  |  |  | $\mathrm{V}_{\mathrm{DS}}=15 \mathrm{~V}$ | SD5402 | 1 |  | 10 |  |
| Source-Drain Leakage Current | ISD(OFF) | $\mathrm{V}_{\mathrm{GD}}=\mathrm{V}_{\mathrm{BD}}=-5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{SD}}=20 \mathrm{~V}$ | SD5400 | 1 |  | 10 |  |
|  |  |  | $V_{S D}=10 \mathrm{~V}$ | SD5401 | 1 |  | 10 |  |
|  |  |  | $\mathrm{V}_{\mathrm{SD}}=15 \mathrm{~V}$ | SD5402 | 1 |  | 10 |  |
| Gate Leakage Current | $I_{\text {GBS }}$ | $\mathrm{V}_{\mathrm{DB}}=\mathrm{V}_{\mathrm{SB}}=0 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{GB}}=30 \mathrm{~V}$ | SD5400 |  |  | 1 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{GB}}=25 \mathrm{~V}$ | SD5401 |  |  | 1 |  |
|  |  |  | $\mathrm{V}_{\mathrm{GB}}=30 \mathrm{~V}$ | SD5402 |  |  | 1 |  |
| Threshold Voltage | $\mathrm{V}_{T}$ | $\begin{gathered} V_{D S}=V_{G S}=V_{T} \\ I_{D}=1 \mu A, V_{S B}=0 V \end{gathered}$ |  | All | 1.0 | 0.1 | 2.0 | V |
| Drain-Source ON Resistance | $\mathrm{r}_{\text {DS }}(\mathrm{ON})$ | $\begin{aligned} & \mathrm{I}_{\mathrm{D}}=1 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{SB}}=0 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{GS}}=5 \mathrm{~V}$ |  | 50 |  | 70 | $\Omega$ |
|  |  |  | $\mathrm{V}_{\mathrm{GS}}=10 \mathrm{~V}$ |  | 30 |  |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{GS}}=15 \mathrm{~V}$ |  | 23 |  |  |  |
|  |  |  | $V_{G S}=20 \mathrm{~V}$ |  | 19 |  |  |  |
| Resistance Match ${ }^{\text {c }}$ | $\Delta r_{\text {DS }}(\mathrm{ON})$ |  | $\mathrm{V}_{\mathrm{GS}}=5 \mathrm{~V}$ |  | 1 |  | 5 |  |
| DYNAMIC |  |  |  |  |  |  |  |  |
| Gate Node Capacitance | $C_{G}$ | $\begin{gathered} V_{D S}=10 \mathrm{~V} \\ V_{G S}=V_{B S}=-15 \mathrm{~V} \\ f=1 \mathrm{MHz} \end{gathered}$ |  | All | 2.4 |  | 3.5 | pF |
| Drain Node Capacitance | $C_{D}$ |  |  | 1.3 |  | 2 |  |
| Source Node Capacitance | $c_{s}$ |  |  | 3.5 |  | 6 |  |
| Reverse Transfer Capacitance | $C_{\text {DG }}$ |  |  | 0.3 |  | 0.5 |  |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | TEST CONDITIONS | LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | DEVICE | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| DYNAMIC (Cont'd) |  |  |  |  |  |  |  |
| Forward Transconductance | $\mathrm{g}_{\text {ts }}$ | $\begin{gathered} V_{D S}=10 \mathrm{~V}, \quad \mathrm{I}_{\mathrm{D}}=20 \mathrm{~mA} \\ \mathrm{~V}_{\mathrm{SB}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz} \end{gathered}$ | All | 15 | 10 |  | mS |
| Crosstalk | XTALK | $\text { See Test Clrcults } 1 \text { and } 2$ |  | -107 |  |  | dB |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typlcal values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. Refer to test conditions specified in Electrical Characteristics Tables.
f. Derate $5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

TYPICAL CHARACTERSITICS


Siliconix incorporated

## TYPICAL CHARACTERSITICS

Drain-to-Source Leakage
Current vs. Temperature



Source-to-Substrate Leakage
Current vs. Temperature



## TEST CIRCUIT

CROSSTALK MEASUREMENT
Quad Switch
SD5400/SD5401/SD5402


Where $\mathrm{V}_{\mathbb{N}}=1 \mathrm{~V}$ RMS at 3 kHz

SWITCHING TEST CIRCUIT


Siliconix
incorporated


|  |  | $t_{d(0 n)(n s)}$ |  | $t_{r}(n s)$ |  | ${ }^{(n t} t_{\text {OFF }}(n s)$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ | $R_{L}$ | TYP | MAX | TYP | MAX | TYP | MAX |
| 5 | 680 | 0.6 | 1.0 | 0.7 | 1.0 | 9.0 |  |
| 10 | 680 | 0.7 |  | 0.8 |  | 9.0 |  |
| 15 | $1 k$ | 0.9 |  | 1.0 |  | 14.0 |  |

* $t_{\text {OFF }}$ is dependent on $R_{\mathrm{L}}$ and does not depend on the device characteristics.


## THEORY OF OPERATION

The SD5400 series consists of four SPST switches with analog signal capability of $\pm 10 \mathrm{~V}$ for the SD5400, $\pm 5 \mathrm{~V}$ for the SD5401 and $\pm 7.5 \mathrm{~V}$ for the SD5402. Each switch of the array is a DMOS N -channel field-effect transistor of the enhance-ment-mode type; that is, the device is normally OFF when gate-to-source voltage $\mathrm{N}_{\mathrm{GS}}$ ) is 0 V . When $\mathrm{V}_{\mathrm{Gs}}$ exceeds the threshold voltage, $\mathrm{V}_{\mathrm{T}}$, the FET switch starts to turn ON . With $\mathrm{V}_{\mathrm{Gs}}$ in excess of +10 V , a low resistance path (typically $30 \Omega$ ) exists between input and output of the switch. Figure 1 shows the normal mode of operation of a single switch of the array for $\pm 5 \mathrm{~V}$ analog signal processing. Note that the source is recommended for the input since feedback or reverse transfer capacitance is lower when drain is used as the ouput. When analog signals are routed from one point to another the important factors are isolation, crosstalk between switches, feedthrough and feedback transients, insertion loss and speed of operation. The SD5400 series offers superior performance in all these areas (Figure 1).


Isolation. ON resistance is typically $30 \Omega$ and OFF resistance is typically $10^{10} \Omega$, which results in an OFF to ON resistance ratio in excess of $10^{8}$. Isolation from output to input from 3 kHz analog signals is typically -107 dB , and at 1 MHz the isolation is typically 60 dB .

Feedback and feedthrough transients are kept to a minimum because of the very low feedback and feedthrough capacitances. This means that "glitches" are minimized, resulting in "clean" signals at the output.

Insertion loss depends upon the source and load impedances involved. As an example, for $600 \Omega$ source impedance the insertion loss for voice signals ( $1 \mathrm{~V}_{\mathrm{RMS}}$ @ 3 kHz ) is less than 0.3 dB . Thus the SD5400 series makes good telephone cross-point switches.

Speed. Because of the low ON resistance and low input capacitance, the SD5400 switches turn ON at subnanosecond speeds. They are also capable of handling very high frequency analog signals and still maintain excellent isolation ( $20-30 \mathrm{~dB} @ 1 \mathrm{GHz}$ ).


Figure 1

Figure 2 shows an SD5402 configured for operation as an audio crosspoint switch. For more detailed information on this application, see AN83-7.


Figure 2. Audio Crosspoint Switch

Siliconix
incorporated

## TABLE OF CONTENTS

Introduction ..... 8-1
D125: Monolithic 6-Channel FET Switch Drivers ..... 8-3
D129: 4-Channel MOSFET Switch Driver with Decode ..... 8-6
D139: Monolithic 2-Channel FET Switch Driver ..... 8-9
D169: Dual High-Voltage Driver ..... 8-13
D469: Quad High-Current Power Driver ..... 8-23
D470: Low-Power - High-Speed Octal CMOS Driver with Serial Interface ..... 8-29
L144: Low-Power Triple Operational Amplifier ..... 8-35
L161: Micropower Quad Comparator ..... 8-41
Si7250: Bubble Memory Power Driver ..... 8-52
Si7652: Chopper Stabilized Operational Amplifier ..... 8-56
Si8901: Ring Demodulator/Balanced Mixer ..... 8-67

Siliconix
incorporated

## SPECIAL FUNCTIONS

## INTRODUCTION

This section is made up of a wide variety of special functions ranging from MOSPOWER drivers, op amps, and a comparator to a ring demodulator/balanced mixer. All of these devices function as interface circuitry for various analog applications.

## DRIVERS

Large MOSFET geometries are characterized by both high threshold voltages (up to 10 V ) and large gate node capacitances (up to 5000 pF ). As a result, large voltage swings combined with large source and sink currents are required to charge and discharge the gate capacitance in high speed switching applications. For this reason an interface is needed to translate TTL or low voltage CMOS logic levels to drive power MOSFET switches. The D125/129/139/169/469 allow direct connection of microprocessor or logic systems to power MOSFETs for such applications as stepper motor drives, relay drivers, switch-mode power supplies, and bubble memories.

The D169 Dual High Voltage Driver features complementary outputs that can translate up to $\pm 18 \mathrm{~V}$ and handle as much as $\pm 40 \mathrm{~mA}$. The D469 Quad High Current Power Driver is designed to drive high power MOSFET H-Bridge configurations where up to 1.5 A of peak current drive is required for signals originating from 5 volt TTL or up to 12 volt CMOS logic signal sources.

The D470 is an octal driver with a serial input logic format. The D470 translates voltages up to $\pm 22 \mathrm{~V}$. This device is excellent for driving discrete FETs, such as 2 SD5000s, which saves board space and cost.

The Si7250 Bubble Memory Power Driver is designed to provide up to 200 mA current drive to the Siliconix VQ7250 MOSPOWER driver for driving bubble memory coil crosspoint matrix systems from TTL compatible logic signal sources.

## OPERATIONAL AMPLIFIERS

An operational amplifier is a direct-coupled high-gain device that provides controlled amounts of gain and signal shaping when used in negative feedback circuits. The L144, a micropower triple amplifier, is built on Siliconix' Bipolar-PMOS process giving low power consumption for portable and battery powered applications. The performance characteristics of the device (bias current, slew rate, and power consumption) can be tailored with a single resistor easing design considerations.

The Si7652 low-noise chopper-stabilized op amp uses an internal offset-nulling amplifier to zero out input offset voltage errors; thus, low noise, low input offset voltage, and low drift are gained for designers seeking precision.

## COMPARATORS

A comparator provides a logic level output which designates the amplitude relationship between 2 signals. The L161, a quad comparator, is built on Siliconix' Bipolar-PMOS process and developed for low power applications in pulse generators, cross-over detectors, DC to DC converters, or wherever comparator functions are required. Similar to the L144, performance characteristics (input current, slew rate, and supply current) can be set with a single resistor.

## RING DEMODULATOR/BALANCED MIXER

One of the best approaches to mix, modulate, multiply, or compare 2 RF signals is through a ring of closely matched MOSFETs. When the Si8901, a quad MOS switch configured as a ring demodulator, is used as a
balanced mixer, the close approximation to the square-law response available with MOSFETs minimizes harmonic distortion, while the essentially capacitive gates consume much less local oscillator power than other balanced mixer designs. As a multiplier, the high 1 db compression point and low noise floor allow an exceptionally wide range of signals to be processed. In a modulator configuration, the close matching of the 4 devices minimizes distortion and harmonic resonances. In any application, the use of active devices minimizes losses through the stage, and in some cases allows actual gain to be achieved.

## DEFINITION OF TERMS

## Common Mode Error Voltage (CMEV)

An operational amplifier (and differential input comparator) is designed to respond only to signals appearing between its input terminals and not to those in common with both. If the output error voltage, due to a known magnitude of common mode voltage (CMV), is referred to the input (by dividing by the closed loop gain), it reflects the equivalent input signal required to generate that output, and is thus called Common-Mode-Voltage-Error.

## Common-Mode Range (CMR)

CMR is defined as the range of common mode voltage on the input terminals for which operation within specifications is assured.

## Common-Mode Rejection Ratio (CMRR)

While CMRR is defined as the ratio of common-mode voltage (CMV) to Common Mode Error Voltage (CMEV), it is complicated by the fact that it is highly non-linear, and is also a function of frequency and temperature. Siliconix measures CMRR at DC and at the specified CMV limits, unless otherwise noted.

## DC Open Loop Voltage Gain (AvoL)

Open loop gain is specified as the ratio of the change in output voltage (over a specified range) to the change in the differential input voltage producing it. As this parameter is very much frequency dependent, open loop gain is specified at DC and a typical open loop response curve is given for each type in the data sheet.

## Input Bias Current (lidas)

Bias current is the input current required at either input terminal to drive the output to zero (assumes zero input voltage). Siliconix specifies the maximum
value at either input terminal. Variations with temperature and supply voltage are specified separately.

## Input Offset Current (los)

Offset current is defined as the difference between the current into the two input terminals when the output is at zero volts.

## Input Offset Voltage (Vos)

The input offset voltage is the DC input voltage required to provide zero voltage at the output of the amplifier when the input signal and input bias currents are at zero. The power supply and temperature dependent terms are specified separately.

## Power-Supply Rejection Ratio (PSRR)

PSRR is the inverse ratio of the change in input offset voltage to the change in power supply voltage producing it. PSRR is specified in dB or $\mathrm{V} / \mathrm{V}$.

## Response Time ( $\mathbf{t}_{\mathrm{r}}$ )

The interval between the application of an input step function and the time when the output crosses the logic threshold voltage. Logic threshold is defined as the voltage at the output of the comparator at which the loading logic circuitry changes its digital state, or, as 1.4 V when the loading logic circuitry is not used.

## Slew Rate ( $\mathrm{S}_{\mathrm{r}}$ )

The maximum rate of change in the output voltage when supplying the rated output.

## Unity Gain (Small-Signal) Bandwidth

Defined as the frequency at which the open-loop response becomes unity. It is specified for small signals as slew rate limits the frequency at which full output voltage swing can be obtained.

## Monolithic 6-Channel FET Switch Drivers

## FEATURES

- TTL Compatible
- DC Level Shifting to $>19 \mathrm{~V}$


## BENEFITS

- Reduces System

Component Requirements

- Fast Level Shifting


## APPLICATIONS

- Interfacing Low Level Logic to MOSFETs or JFETs
- Fast Switching
(toff $<1.5 \mu \mathrm{~s}$ )


## DESCRIPTION

The D125 contains six drivers, designed to perform the level-shifting and amplification needed to interface low-level logic outputs and field-effect transistor switches (MOSFET or JFET). With the input logic supply, $\left(V_{L}\right)$, at 5 V , the driver output reference, ( $\mathrm{V}-$ ) may be set between -1 and -25 V . Each output is designed to sink 5 mA of current in the ON condition, and to hold off up to 30 V in the OFF condition. The input stage is a base-input PNP
transistor, with the emitter returned to the $\mathrm{V}_{\mathrm{L}}$ supply through a resistor. To turn the driver ON, the logic stage driving it must be capable of sinking 0.7 mA .

Package options include the 14 -pin side braze and flatpack packages. Performance grades include both the industrial, B suffix ( -25 to $85^{\circ} \mathrm{C}$ ) and military, A suffix $\left(-55\right.$ to $\left.125^{\circ} \mathrm{C}\right)$ temperature ranges.

Flat Package


Order Numbers: D125AL/883

* Common to Substate and Base of Package

Dual-In-Line Package


Order Numbers:
D125AP, D125BP


Siliconix incorporated

| $\mathrm{V}_{\mathrm{O}}$ to V - | 36 V |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{L}}$ to V - | 30 V |
| $\mathrm{V}_{\text {IN }}$ to V - | 30 V |
| $\mathrm{V}_{\text {IN }}$ to $\mathrm{V}_{\mathrm{L}}$ | $\pm 6 \mathrm{~V}$ |
| Current, (Any Terminal) | 30 mA |
| Storage Temperature | $150^{\circ} \mathrm{C}$ |

Operating Temperature (A Suffix) -55 to $125^{\circ} \mathrm{C}$
(B Suffix) -25 to $85^{\circ} \mathrm{C}$
Power dissipation*
Flat Package** ..... 750 mW
14-Pin DIP*** ..... 825 mW

* All leads soldered or welded to PC board.
** Derate $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
*** Derate $11 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
Storage Temperature
ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} \mathrm{V}- & =20 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{L}} & =5 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-25^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{array}{\|c} \text { B } \\ \text { SUFFIX } \\ -25 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{array}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |


|  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUTPUT |  |  |  |  |  |  |  |
| Output Voltage LOW | $\mathrm{V}_{\mathrm{OL}}$ | $\begin{array}{c}\mathrm{I}_{\mathrm{O}}=5 \mathrm{~mA}, \mathrm{~V}_{\mathrm{L}}=4.5 \mathrm{~V} \\ \mathrm{~V}_{\mathbb{N}}=0.5 \mathrm{~V}\end{array}$ | $\begin{array}{c}1,3 \\ 2\end{array}$ | -19.8 |  | -19.6 |  |
| -19.5 |  |  |  |  |  |  |  |$)$

## INPUT

| Input Current Voltage HIGH | $\mathrm{I}_{\text {INH }}$ | $\mathrm{V}_{\mathbb{N}}=4.6 \mathrm{~V}$ | 1,3 2 | 0.001 | $\begin{gathered} -1 \\ -10 \end{gathered}$ | $\begin{gathered} 1 \\ 10 \end{gathered}$ | $\begin{aligned} & -1 \\ & -20 \end{aligned}$ | $\begin{gathered} 1 \\ 20 \end{gathered}$ | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Current Voltage LOW | $\mathrm{I}_{\text {INL }}$ | $\mathrm{V}_{\mathbb{N}}=0$ | 1,2,3 | -0.15 | -0.7 |  | -1 |  | mA |

## DYNAMIC

| Turn-ON Time | ${ }^{\text {ton }}$ | See Switching Time Test Circuit | 1 | 0.11 | 0.5 | 0.5 | $\mu \mathrm{s}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Turn-OFF Time | ${ }^{\text {t OFF }}$ |  | 1 | 1.05 | 1.2 | 1.5 |  |


| SUPPLY |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Negative Supply Current | I- | $\begin{gathered} \mathrm{V}_{\mathbb{N} 1}=0 \\ \text { All Other } \mathrm{V}_{\mathbb{N}}=4.6 \mathrm{~V} \end{gathered}$ | 1,2,3 | -1.5 | -2.5 |  | -2.5 |  | mA |
| Logic Supply Current | $I_{L}$ |  | 1,2,3 | 1.6 |  | 2.5 |  | 2.5 |  |
| Negative Supply Current | 1- | All $\mathrm{V}_{\mathbb{N}}=4.6 \mathrm{~V}$ | 1,3 2 | -0.09 | $\begin{gathered} -2 \\ -200 \end{gathered}$ |  | -2 -100 |  | $\mu \mathrm{A}$ |
| Logic Supply Current | $I_{L}$ |  | 1,3 | 0.09 |  | 1 100 |  | $\begin{gathered} 2 \\ 100 \end{gathered}$ |  |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.


## SWITCHING TIME TEST CIRCUIT




## 4-Channel MOSFET

## Switch Driver with Decode

## FEATURES

- TTL Compatible
- 4 Independent Drivers
- Output Sink Current to 10 mA
- DC Level Shifts to >19 V


## BENEFITS

- Reduces System Component Requirements
- Fast Level Shifting


## APPLICATIONS

- Interfacing Low Level Logic to MOSFETs or JFETs
- Designed to Interface with G118 and G119


## DESCRIPTION

The D129 is a four-channel driver designed to provide the DC level-shifting and amplification functions needed to interface low-level logic outputs ( 0.7 to 2.2 V ) and field-effect transistor switch inputs (up to 50 V peak-to-peak). With an input logic supply of 5 V , the output transistor emitter, ( $V-$ ), may be set at any voltage between -5 and -30 V . In the ON state, the output collector will sink up to 10 mA of current, and in the OFF state will hold off voltages up to 50 V above V -. Each of the four drivers has a 3-input logic gate, and the driver will be ON when each of the inputs
are either open or at positive logic " 1 ".
With any of the inputs either grounded or at positive logic " 0 ", the driver will be OFF. Some of the logic inputs to the four gates are internally connected to facilitate decoding from a binary counter, however, one input to each gate provides a means for independent operation of each driver, if desired.
Package options include the 14 -pin side braze and flatpack packages. Performance grades include both the industrial, B suffix ( -25 to $85^{\circ} \mathrm{C}$ ) and military, A suffix $\left(-55\right.$ to $\left.125^{\circ} \mathrm{C}\right)$ temperature ranges.

Flat Package


Top Vlew
Order Number: D129AL

* Common to Substrate and Base of Package



ABSOLUTE MAXIMUM RATINGS

| $\mathrm{V}_{0}$ to V - ( A Suffix) | 50 V | Operating Temperature (A Suffix) .......... -55 to $125^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: |
| $V_{0}$ to $V$ - (B Suffix) | 36 V | (B Suffix) .......... - 25 to $85^{\circ} \mathrm{C}$ |
| $V_{R}$ to $V$ - (A Suffix) | 33 V | Power Dissipation* |
| $V_{R}$ to $V_{-}$(B Suffix) | 24 V | Flatpack** .................................... 750 mW |
| $V_{L}$ to $V_{\text {R }}$ | 8 V | 14-Pin DIP*** .................................. 825 mW |
| $\mathrm{V}_{\text {IN }}$ to $\mathrm{V}_{\mathrm{R}} \ldots \ldots$. | $\pm 6 \mathrm{~V}$ |  |
| $\mathrm{V}_{\mathbb{N}}$ to $\mathrm{V}_{\mathbb{N}}$ (Any Other $\mathrm{V}_{\mathbb{N}}$ Terminals) | .. 6 V | * All leads soldered or welded to PC board. |
| Current, (Any Terminal) | 30 mA | ** Derate $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$. |
| Storage Temperature | $150^{\circ} \mathrm{C}$ | *** Derate $11 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$. |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditlons Unless Otherwlse Specified:$\begin{gathered} \mathrm{V}_{\mathrm{L}}=5 \mathrm{~V} \\ \mathrm{~V}=-20 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{R}}=0 \mathrm{~V} \end{gathered}$ |  | LIMITS |  |  |  |  |  | UNIT |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-25^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{array}{\|c\|} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \\ \hline \end{array}$ |  | $\begin{array}{r} \text { B } \\ \text { SUFFIX } \\ -25 \text { TO } 85^{\circ} \mathrm{C} \\ \hline \end{array}$ |  |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {c }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| OUTPUT |  |  |  |  |  |  |  |  |  |  |
| Output Voltage, LOW | $\mathrm{V}_{\text {OL }}$ | $\begin{aligned} & V_{\mathbb{N}}=2.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=4.5 \mathrm{~V} \end{aligned}$ | I OUT $=10 \mathrm{~mA}$ | $\begin{gathered} 1,3 \\ 2 \\ \hline \end{gathered}$ | -19.8 |  | -19.3 <br> -19.0 |  | $\begin{array}{\|r} -19.25 \\ -19.0 \\ \hline \end{array}$ | V |
|  |  |  | I OUT $=1 \mathrm{~mA}$ | 1 | -19.75 |  | -19.8 |  |  |  |
| Output Current, HIGH | IOH | $\begin{aligned} & V_{\mathrm{O}}=10 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{I N}}=0.7 \mathrm{~V} \end{aligned}$ |  | 1,3 2 | 0.005 |  | 0.1 20 |  | 0.2 10 | $\mu \mathrm{A}$ |

INPUT
$\left.\begin{array}{|l|c|c|c|c|c|c|c|c|c|c|}\hline & \\ \hline \text { Input Current, Voltage } \mathrm{HIGH} & \mathrm{I}_{\mathbb{N H}} & \begin{array}{c}\mathrm{V}_{\mathbb{I N}}=5 \mathrm{~V}, \text { Input Under Test } \\ \mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}, \text { All Other Inputs }\end{array} & \begin{array}{c}1,3 \\ 2\end{array} & & & 0.25 & & 1 \\ 5\end{array}\right)$

DYNAMIC

| Turn-ON Time | $\mathrm{t}_{\mathrm{ON}}$ | See Switching Time Test Circult ( $\mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ ) |  | 1 | 0.22 |  | 0.3 |  | 0.3 | 山 ${ }^{\text {S }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Turn-OFF Time | $t_{\text {OFF }}$ |  |  | 1 | 1.16 |  | 1.5 |  | 1.5 |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |  |
| Negative Supply Current | I- | $\begin{aligned} & \mathrm{V}-=-20 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=5.5 \mathrm{~V} \end{aligned}$ | One Channel ON | 1 | -1.5 | -2 |  | -2.25 |  | mA |
| Logic Supply Current | $I_{L}$ |  |  | 1 | 2.2 |  | 3 |  | 3.3 |  |
| Negative Supply Current | I- |  | All $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ <br> All Channels OFF | 1 | -0.01 | -10 |  | -25 |  | $\mu \mathrm{A}$ |
| Logic Supply Current | $I_{L}$ |  |  | 1 | 0.46 |  | 0.75 |  | 1 | mA |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebralc convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

## DIE TOPOGRAPHY




# Monolithic <br> 2-Channel FET Switch Driver 

## FEATURES

- Complementary Outputs
- 150 ns Propagation Time
- 30 V Output Swing
- Current Source Coupling
- TTL Compatible


## BENEFITS

- Versatile
- Minimizes Switching Time
- Easily Interfaced


## APPLICATIONS

- Interfaces Low Level Signal to FET Switches
- TTL to CMOS
- TTL to PROM Logic Levels
- Double-throw Switch Control


## DESCRIPTION

The D139 is a dual low level to high level voltage translator with complementary outputs. Uses include bipolar to MOS logic interface and bipolar logic to FET analog switch control. The following characteristics of the input circuit provide an ideal interface to the common logic forms TTL, CMOS, and DTL: light loading ( $-1 / 3 \mathrm{TTL}$ load) to " 0 " inputs, a 1.2 V trip point, and high input impedance with high breakdown to " 1 " inputs. The output can drive up to 30 V peak-to-peak into pure capacitive loads or moderate resistive loads. Current source coupling between the input and output and split
power supplies allow wide flexibility in the actual output voltage levels. Complementary outputs permit maximum application versatility, allowing functions such a double-throw analog switch control. A positive logic " 1 " at the input provides a " 1 " at OUT and a " 0 " at OUT.

The D139 is offered in 10-pin metal can, plus 14 -pin PDIP, side braze and flat pack packages. Performance grades include military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) and commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ) temperature range.

## PIN CONFIGURATION




| LOGIC | OUT | $\overline{\text { OUT }}$ |
| :---: | :---: | :---: |
| 0 | $\mathrm{~V}_{-}$ | $\mathrm{V}_{+}$ |
| 1 | $\mathrm{~V}+$ | $\mathrm{V}-$ |

ABSOLUTE MAXIMUM RATINGS

| $\mathrm{V}+$ to V - | 36 V |
| :---: | :---: |
| $V+$ to $V_{R}$ | 36 V |
| $V+$ to $V_{0}$ | 36 V |
| $V_{L}$ to $V_{R}$ | 8 V |
| $\mathrm{V}_{\mathbb{N}}$ to $\mathrm{V}_{\mathrm{R}}$ | 8 V |
| $V_{R}$ to V - | 36 V |
| $V_{L}$ to V - | 36 V |
| $\mathrm{V}_{0}$ to V - | 36 V |
| $\mathrm{V}_{\mathrm{L}}$ to $\mathrm{V}_{\mathbb{N}} \ldots$ | . 8 V |
| CURRENT, (Any Terminal) DC | 12 mA |
| Peak Current (Any Terminal) (200 $\mu \mathrm{s}$ pulse width, 100 pps ) |  |

Operating Temperature (A Suffix) . . . . . . . . -55 to $125^{\circ} \mathrm{C}$
(C Suffix) . ............ 0 to $70^{\circ} \mathrm{C}$
(A Suffix) .......... -65 to $150^{\circ} \mathrm{C}$
(C Suffix) . . . . . . . . . . -65 to $125^{\circ} \mathrm{C}$
Power Dissipation* (L Package)** ............... 900 mW
(P Package) *** . . . . . . . . . . . 825 mW
(A Package)**** ............ 450 mW
Thermal Resistance ( $\theta_{\text {JA }}$, J Package) . . . . . $0.16^{\circ} \mathrm{C} / \mathrm{mW}$

* All leads soldered or welded to PC board.
** Derate $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
*** Derate $11 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
**** Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.


## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & \mathrm{V}+=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V} \\ & \mathrm{~V}-=-20 \mathrm{~V}, \mathrm{~V}_{\mathrm{R}}=0 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{array}{r} 1=25^{\circ} \mathrm{C} \\ 2=125,70^{\circ} \mathrm{C} \\ 3=-55,0^{\circ} \mathrm{C} \\ \hline \end{array}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{aligned} & \text { C } \\ & \text { SUFFIX } \\ & 0 \text { to } 70^{\circ} \mathrm{C} \end{aligned}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |


| OUTPUT |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage HIGH$V+\text { to } V_{0}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{OH}}, \\ & \mathrm{~V} \overline{\mathrm{OH}} \end{aligned}$ | $\begin{aligned} & V_{1 H}=2 \mathrm{~V} \\ & \text { for } V_{O H} \end{aligned}$ | $I_{\text {IOUT }}=-10 \mu \mathrm{~A}$ | 1 2 3 | 0.6 |  | 0.9 0.7 1.1 |  | 0.9 0.7 1.1 | V |
|  |  |  | $I_{\text {OUT }}=-2 \mathrm{~mA}$ | 1,2,3 | 0.82 |  | 1.5 |  | 1.5 |  |
| Output Voltage LOW$V_{0} \text { to } V-$ | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}}, \\ & \mathrm{~V}_{\mathrm{OL}} \end{aligned}$ | $\begin{aligned} & V_{\mathrm{VL}}=0.8 \\ & \text { for } V_{\mathrm{OL}} \end{aligned}$ | $I_{\text {OUT }}=10 \mu \mathrm{~A}$ | 1 2 3 | 0.52 |  | 1.1 0.9 1.3 |  | 1.1 0.9 1.3 |  |
|  |  |  | $\mathrm{I}_{\text {OUT }}=2 \mathrm{~mA}$ | 1,2,3 |  |  | 1.5 |  | 1.5 |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |
| Input Current Voltage HIGH | $\mathrm{I}_{\text {INH }}$ | $\mathrm{V}_{\mathbb{I}}=5 \mathrm{~V}$ |  | 1 | 0.003 |  | 10 |  | 10 20 | $\mu \mathrm{A}$ |
| Input Current Voltage LOW | $\mathrm{I}_{\text {INL }}$ | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ |  | 1,2 3 | -18 | -500 -600 |  | -500 -600 |  |  |

Siliconix
incorporated
ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & V+=10 \mathrm{~V}, V_{L}=5 \mathrm{~V} \\ & \mathrm{~V}-=-20 \mathrm{~V}, \mathrm{~V}_{\mathrm{R}}=0 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,70^{\circ} \mathrm{C} \\ & 3=-55,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{array}{\|c\|} \hline \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{array}$ |  | $\begin{gathered} \hline \mathrm{C} \\ \text { SUFFIX } \\ 0 \text { to } 70^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |
| Switching Time LOW to High, Delay Plus Rise Time | ${ }^{\text {( }}$ ( ${ }^{\text {( }}$ | See Switching Time Test Circuit $C_{L}=35 \mathrm{pF}$ | 1 | 65 |  | 170 |  | 170 | ns |
| Switching Time HIGH to Low, Delay Plus Fall Time | ${ }^{t}(-)$ |  | 1 | 90 |  | 200 |  | 200 |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | $\mathrm{V}_{\mathbb{N}}=0$ or 5 V | 1 | 0.01 |  | 0.1 |  | 0.1 | mA |
| Logic Supply Current | $I_{L}$ |  | 1 | 2.2 |  | 4 |  | 4 |  |
| Negative Supply Current | 1- |  | 1 | -1.6 | -3 |  | -3 |  |  |
| Reference Supply Current Input Voltage HIGH | $\mathrm{I}_{\text {RH }}$ | $\mathrm{V}_{\mathbb{N} 1}=\mathrm{V}_{\mathbb{N} 2}=5 \mathrm{~V}$ | 1 | -0.66 | -1.6 |  | -1.6 |  |  |
| Reference Supply Current Input Voltage LOW | $\mathrm{I}_{\mathrm{RL}}$ | $\mathrm{V}_{\mathbb{N} 1}=\mathrm{V}_{\mathbb{N} 2}=0 \mathrm{~V}$ | 1 | -0.63 | -1.1 |  | -1.1 |  |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. All dc parameters are $100 \%$ tested at $25^{\circ} \mathrm{C}$. Lots are sample-tested for ac parameters and HIGH and LOW temperature limits to assure conformance with specifications.

## DIE TOPOGRAPHY

CMOA


910411


4 Diodes 4 P-channel enhancement MOSFET
4 Capacitors 10 PNP Bipolar Transistors
11 Resistors 12 NPN Bipolar Transistors

( $\mathrm{V} \overline{\text { OUT }}$ IS THE COMPLEMENT OF $\mathrm{V}_{\text {OUT }}$ )


Siliconix
incorporated
Dual High-Voltage Driver

FEATURES

- 33 V Output at $\pm 40 \mathrm{~mA}$
- Variable Input Threshold
- 70 ns Delay Time
- Complementary Outputs


## BENEFITS

- Wide Output Swing
- Logic Family Flexibility
- Fast Switching
- Drive Coupler H Bridge Power Circuit


## APPLICATIONS

- Analog Multiplexing
- Interface Logic to MOS Power
- Logic Level Translation
- Driver for PIN Diodes and FET Switches
- Line Driver


## DESCRIPTION

The D169 is a versatile high-voltage dual driver designed with complementary outputs making it excellent for driving capacitive loads. By combining a wide output voltage swing ( 33 V ) with fast switching ( 100 ns delay) make this device well suited for driving power MOSFET configurations.

A differential input stage with adjustable threshold provides high input impedance and easy interfacing to low level logic or analog inputs. Current-source coupling to the output stage allows flexibility in output voltage levels, while the complementary emitter-follower outputs can source and sink currents of up to $\pm 40 \mathrm{~mA}$. Each channel of the D169 has 2 separate outputs that are complemen-
PIN CONFIGURATION
tary (OUT and $\overline{\mathrm{OUT}}$ ) allowing easier driving of MOSPOWER devices. The output can be operated by single or split supplies.

The D169 is especially adept in driving capacitive loads such as power MOSFETS, long cables, timing capacitors, and PIN diodes. Analog mulitplexing is simplified by the wide range of interface logic levels accepted, and wide output voltage swing.

Packaging for this device includes 14 -pin sidebraze, CerDIP, and plastic DIP options. Performance grades include military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) and commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ) temperature ranges.

## FUNCTIONAL BLOCK DIAGRAM



Order Numbers:
Side Braze: D169AP, D169AP/883 CerDIP: D169AK, D169AK/883 Plastic:


| LOGIC | OUT | OUT |
| :---: | :---: | :---: |
| 0 | $\mathrm{~V}_{-}$ | $\mathrm{V}_{+}$ |
| 1 | $\mathrm{~V}_{+}$ | $\mathrm{V}_{-}$ |

Logic "0" $\leq 0.8 \mathrm{~V}$
Logic "1" $\geq 2.0 \mathrm{~V}$
$V+$ to $V-, V+$ to $V_{R}, V+$ to $V_{0}$ ..... 36 V
$V_{L}$ to $V_{R}, V_{\mathbb{I N}}$ to $V_{R}$, and $V_{L}$ to $V_{\mathbb{I N}}$ ..... 10 V
$\mathrm{V}_{\mathrm{R}}$ to $\mathrm{V}-, \mathrm{V}_{\mathrm{L}}$ to $\mathrm{V}-$, and $\mathrm{V}_{\mathrm{O}}$ to V - ..... 36 V
Current (Any Terminal) DC ..... 40 mA
Peak (Pulsed $1 \mathrm{~ms}, 10 \%$ Duty Cycle) ..... 150 mA
Operating Temperature (A Suffix) ..... -55 to $125^{\circ} \mathrm{C}$
(C Suffix) 0 to $70^{\circ} \mathrm{C}$
Storage Temperature (A Suffix) ..... -65 to $150^{\circ} \mathrm{C}$
(C Suffix) ..... -65 to $125^{\circ} \mathrm{C}$
Power Dissipation* 14-Pin Side braze DIP** ..... 825 mW
14-Pin CerDIP*** ..... 825 mW
14-Pin Plastic DIP**** ..... 470 mW
Thermal Resistance ( $\theta_{\mathrm{JA}}$, J Package) $\ldots . .0 .16^{\circ} \mathrm{C} / \mathrm{mW}$

* All leads soldered or welded to PC board.
** Derate $11 \mathrm{~mW} / /^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
*** Derate $11 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
**** Derate $6.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.


## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & \mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V} \\ & \mathrm{~V}-=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{R}}=0 \mathrm{~V} \end{aligned}$ |  | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,70^{\circ} \mathrm{C} \\ & 3=-55,0^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { C } \\ \text { SUFFIX } \\ 0 \text { TO } 70^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  |  | TEMP | TYP ${ }^{\text {c }}$ | M $\mathrm{IIN}^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| OUTPUT |  |  |  |  |  |  |  |  |  |  |
| Output Voltage HIGH$\left(V+\text { to } V_{O}\right)$ | $\mathrm{V}_{\mathrm{OH}} / \mathrm{V}_{\overline{\mathrm{OH}}}$ | $\begin{gathered} \mathrm{V}_{\mathrm{iH}}=2.0 \mathrm{~V} \\ \text { or } \\ \mathrm{V}_{\mathrm{IL}}=0.8 \end{gathered}$ | $\mathrm{I}_{\text {OUT }}=1 \mathrm{~mA}$ | 1,2 3 | 0.7 |  | ${ }_{1}^{1.1}$ |  | ${ }^{1} 1.1$ | V |
|  |  |  | $\mathrm{I}_{\text {OUT }}=40 \mathrm{~mA}$ | 1,3 2 | 1.5 | . | 2.5 3.1 |  | 2.5 3.1 |  |
| Output Voltage LOW No to V-) | $\mathrm{V}_{\text {OL }} / \mathrm{V}_{\text {OL }}$ |  | $\mathrm{I}_{\text {OUT }}=1 \mathrm{~mA}$ | 1,2,3 | -0.75 | -1.2 |  | -1.2 |  |  |
|  |  |  | $\mathrm{I}_{\text {OUT }}=40 \mathrm{~mA}$ | 1,3 2 | -2.2 | -3 -4 |  | -3 -4 |  |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |
| Input Current Voltage HIGH | $1_{\text {INH }}$ | $\mathrm{V}_{\mathbb{N}}=3 \mathrm{~V}$ |  | 1 | 1 |  | $\begin{gathered} 5 \\ 5000 \end{gathered}$ |  | $\begin{gathered} 5 \\ 5000 \end{gathered}$ | nA |
| Input Current Voltage LOW | $\mathrm{I}_{\text {INL }}$ | $\mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}$ |  | 1,2 3 | -25 | $\begin{gathered} -50 \\ -100 \end{gathered}$ |  | $\begin{gathered} -50 \\ -100 \end{gathered}$ |  | $\mu \mathrm{A}$ |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |
| Switching Time Low to High, Delay Plus Rise Time | ${ }^{t}{ }_{(+)}$ | See Swltching Time Test Circuit$\left(C_{L}=35 \mathrm{pF}\right)$ |  | 1 | 80 |  | 170 |  | 170 | ns |
| Switching Time High to Low, Delay Plus Fall Time | ${ }^{( }(-)$ |  |  | 1 | 90 |  | 200 |  | 200 |  |

## ELECTRICAL CHARACTERISTICS ${ }^{a}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{aligned} & \mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V} \\ & \mathrm{~V}-=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{R}}=0 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \hline 1=25^{\circ} \mathrm{C} \\ & 2=125,70^{\circ} \mathrm{C} \\ & 3=-55,0^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55^{2} \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { C } \\ \text { SUFFIX } \\ 0 \text { TO } 70^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {c }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAx ${ }^{\circ}$ |  |

SUPPLY

| Switching Crossover Level | $\mathrm{V}_{\mathrm{xo}}$ | $C_{L}=200 \mathrm{pF}$ | 1 | 0.9 |  |  |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Positive Supply Current | I+ | $\begin{gathered} \mathrm{V}_{\mathbb{I N} 1}=\mathrm{V}_{\mathbb{N} 2}=0 \mathrm{~V} \\ \text { No Load } \end{gathered}$ | 1 |  |  | 0.1 |  | 0.1 | mA |
| Logic Supply Current | $I_{L}$ |  | 1 | 3.2 |  | 4 |  | 4 |  |
| Negative Supply Current | I- |  | 1 | -2.2 | -3.0 |  | $-3.0$ |  |  |
| Reference Supply Current | $I_{R}$ |  | 1 | 1.0 |  | 1.5 |  | 1.5 |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

## DIE TOPOGRAPHY




| $\underset{\#}{\text { TEST }}$ | $\mathrm{V}_{\mathrm{L}}$ | $\mathrm{V}_{\text {R }}$ | V+ | V- | $\mathrm{C}_{\mathrm{L}}$ | $\mathrm{R}_{\mathrm{L}}$ | $\mathrm{V}_{\mathrm{IN}}$ |  | WAVEFORMS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ |  |
| 1 | 5 V | 0.7 V | 10 V | 0 | 200 pF | - | 1 V | 3.5 V | A |
| 2 | 5 V | 0.7 V | 15 V | 0 | 0 | $510 \Omega$ | 1 V | 3.5 V | B |
| 3 | 5 V | 0.7 V | 10 V | 0 | 200 pF | - | 1 V | 3.5 V | B |
| 4 | 5 V | 0.7 V | 10 V | 0 | 1000 pF | - | 1 V | 3.5 V | B |
| 5 | 5 V | 0 | 15 V | -15 V | 200 pF | - | 0 | 3.5 V | B |
| 6 | 5 V | 0 | 15 V | -15 V | 1000 pF | - | 0 | 3.5 V | B |

Test Condlitions


Test Circuit


Waveforms A


Waveforms B

| Parameter | Test 2 | Tests 5 \& 6 |  | Tests 3 \& 4 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Resistive $\mathrm{I}_{\mathrm{O}}=25 \mathrm{~mA}$ | $\mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}$ |  | $\mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}_{-}=0 \mathrm{~V}$ |  |  |
|  |  | Capacitive Load |  | Capacitive Load |  |  |
|  |  | 200 pF | 1000 pF | 200 pF | 1000 pF |  |
| Low-to-High |  |  |  |  |  |  |
| Delay Time, $\mathrm{t}_{\mathrm{D}}{ }^{+}$ | 70 | 95 | 220 | 110 | 230 | ns |
| Rise Time, $\mathrm{t}_{\mathrm{R}^{+}}$ | 35 | 60 | 240 | 55 | 200 | ns |
| High-to-Low |  |  |  |  |  |  |
| Delay Time, $\mathrm{t}_{\mathrm{D}^{-}}$ | 50 | 50 | 80 | 55 | 80 | ns |
| Fall Time, $\mathrm{t}_{\mathrm{F}^{-}}$ | 25 | 110 | 400 | 80 | 275 | ns |

Typical Switching Times

## TYPICAL CHARACTERSITICS







Effect of Load Capacitance on


## TYPICAL CHARACTERSITICS




Output "Low" Characteristics


Resistive Load Switching


Fall Time with Capacitive Load


Output "High" Characteristics



40 mA LOAD, $\mathrm{V}_{+}=20 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}$
Switching Waveform

+40 mA LOAD, $\mathrm{V}_{+}=10 \mathrm{~V}, \mathrm{~V}-=-10 \mathrm{~V}$ Switching Waveform

For proper performance of the D169 circuit, certain guldelines must be followed for the power supply and input terminals. These are listed below.

| TERMINAL | ALLOWABLE CONDITIONS |  |
| :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{V}+\binom{\text { Pin } 6}{\mathrm{~V}-(\text { Pin }} \end{aligned}$ | Any positive voltage Any negative voltage or zero volts | $10 \mathrm{~V} \leq \mathrm{V}+-\mathrm{V}-\leq 36 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{R}}$ (Pin 8 ) | $\begin{aligned} & \geq V_{E E}+1 V \text { (Input Threshold }=V_{R}+1.4 \mathrm{~V} \text { ) } \\ & V_{L}-V_{R} \geq 4 \mathrm{~V} \\ & \geq V_{E E}+1 V \\ & \geq V_{E E}+3 V \end{aligned}$ |  |
| $\mathrm{V}_{\mathrm{L}}(\operatorname{Pin} 7)$ |  |  |
| IN1L, IN2L (Pins 5, 10) |  |  |
| IN1H, ${ }^{\text {N2H }}$ (Pins 5, 10) |  |  |

## CIRCUIT OPERATION

The D169 circuit has three sections: (1) an input level detector, (2) a level shifter, and (3) a pair of complementary emitter-follower outputs. This arrangement provides a high input impedance, high output drive capability, and compatibility with a wide range of power supply levels. The input threshold level can be easily varied to accept various logic levels. Output swing is set by the $V+$ and $V$ - power supply levels.

## Level Detector

Transistors $Q_{1}$ and $Q_{2}$ form a differential input pair. Transistor $Q_{0}$, resistor $R_{1}$, and diodes $D_{1}$ and $D_{2}$ form a current source of about 1 mA which drives
the common emitter connection. The voltage between supply levels $V_{L}$ and $V_{R}$ determines the trip point where the circuit changes state. With $\mathrm{V}_{\mathrm{R}}$ grounded, the trip point is about 1.4 volts, depending somewhat on the voltage $\mathrm{V}_{\mathrm{L}}$. The input characteristics are shown in Figure 5.

## Level Shifter

Schottky-clamped transistors $Q_{3}$ and $Q_{4}$ along with P-channel MOSFETs $Q_{5}$ and $Q_{6}$ form a comple-mentary-coupled switching stage. This configuration draws no idle current and permits a change of state within 100 ns after the input signal passes the trip point. The circuit delays are such that the

Siliconix
incorporated
D169
CIRCUIT OPERATION (Cont'd)
that the switching action approaches a "break-be-fore-make" sequence as shown in Figure 15. The response times are essentially independent of the input signal level and rise time.

The time measured from the input signal step to where the output waveforms from OUT and OUT cross is called cross-over time. The voltage level at that time with respect to $V$ - is called crossover voltage. This point is of importance when driving certain loads where a break-before-make action is necessary to avoid high current surges. The crossover time is essentially independent of output voltage swing, but is affected by the load capacitance as shown in Figure 7. The delay time of the negative going waveform from OUT and $\overline{\text { OUT }}$ is not
significantly affected by load capacitance; however the delay time of the positive going waveform experiences a delay which is fairly sensitive to load capacitance. This feature reduces the dependence of crossover voltage on the load capacitance as shown in Figure 8. However, the output voltage swing does exert considerable influence upon crossover level as indicated in Figure 9.

In order to provide adequate drive to $Q_{3}$ and $Q_{4}$, the voltage at the collector of the differential pair must be more positive than the $V$ - level plus the base emitter drop of the schottky transistors. This dictates that the "low" level of $V_{\text {IN }}$ should exceed V - by at least one volt.

APPLICATIONS

## Totem-Pole Driver with Bootstrapping

When driving MOSPOWER in a totem-pole output configuration (see Figure 17), it is necessary to have the gate voltage 10 to 15 volts positive with respect to the source in order to handle load currents near the MOSPOWER maximum ratings. The D169 lends itself to bootstrapping because of its high voltage ratings.

In the circuit shown, the voltage on the 2000 pF bootstrap capacitors is applied via diode "OR" gates to the $\mathrm{V}+$ terminal; therefore, regardless of which output is high, 30 V is present at $\mathrm{V}+$. Maximum switching frequency is determined by the input capacitance of the MOSPOWER transistors used.


Figure 17. Totem-Pole Driver with Bootstrapping

## APPLICATIONS (Cont'd)

## Voltage-to-Frequency Converter

A simple, low-cost VFC can be designed using the D169 and a single op amp (see figure 18). The D169 serves as a level detector and provides complementary outputs. The op amp is used to integrate the input signal $\mathrm{V}_{\text {IN }}$ with a time constant of $R_{1} C_{1}$. The input, which must be negative, causes a positive ramp at the output of the integrator which is then summed with a negative zener voltage. When the ramp is positive enough to cause the D169 input (pin 10) to exceed the logic threshold of 1.4 V , then the D169 outputs change state and

OUT 2 flips from negative to positive. This positive output of approximately 11 V puts transistor $\mathrm{Q}_{1}$ into saturation which then resets the integrator to near zero. The integrator peak differential voltage $\Delta \mathrm{V}$ will be approximately 9.2 V . The output frequency $f \mathrm{o}$, neglecting the short reset interval, will be

$$
f_{O}=\frac{1}{R_{1} C_{1} \Delta V} V_{I N}, V_{I N}<0
$$

The pulse repetition rate, $\mathrm{f}_{\mathrm{O}}$, is directly proportional to the negative input voltage $\mathrm{V}_{\mathrm{I}} \mathrm{N}$.


Figure 18. D169 Used as a Voltage-to-Frequency Converter

## H-BRIDGE SWITCH APPLICATION



Figure 19. Driver for MOSPOWER H-Switch

# Quad High-Current Power Driver 

## FEATURES

- High Current Drive (Up to 1A)
- Single Power-Supply
- TTL/CMOS Compatible Inputs


## BENEFITS

- Efficient Drive For Large MOSPOWER FETs
- Low Standby Power Consumption
- Easily Interfaced


## APPLICATIONS

- H-Bridge Drives
- Motor Drives
- Complementary

Switching

## DESCRIPTION

The D469 is a quad high current driver designed to interface low current logic to power MOSFETs in motor controls and other power control applications. This 4-channel power driver can source or sink up to 1 A at $2 \%$ duty cycles or $\pm 250 \mathrm{~mA}$ continuously.

To achieve high current driving capability, the D469
is built on the Siliconix PolyMOS ${ }^{\text {m }}$ process. An epitaxial layer prevents latchup.
The D469 is available in 14 -pin side braze and plastic packages. Performance grades include the military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ), industrial, B suffix ( -25 to $85^{\circ} \mathrm{C}$ ), and commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ) temperature ranges. For further information please refer to application note AN88-1.

Dual-In-Line Package


Order Numbers:
Side Braze: D469AP, D469AP/883, D469BP
Plastic: D469CJ

| Truth Table |  |  |
| :---: | :---: | :--- |
| $\mathbb{N}_{\times}$ | $\overline{\mathbb{N}}_{\times}$ | OUT $_{\times}$ |
| 0 | 0 | GND |
| 0 | 1 | GND |
| 1 | 0 | VDD |
| 1 | 1 | GND |



Siliconix incorporated

| Amblent Temperature Under |  | P Package | $J$ Package |
| :---: | :---: | :---: | :---: |
| Blas . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 55 to $125^{\circ} \mathrm{C}$ |  |  |  |
| Storage Temperature . . . . . . . . . . . . . . . . . -65 to $150^{\circ} \mathrm{C}$ | Operating Temperature | -55 to $125^{\circ} \mathrm{C}$ | 0 to $70^{\circ} \mathrm{C}$ |
| Voltage on Any Pin with Respect <br> to Ground . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ | Junction Temperature | $\ldots{ }^{15}{ }^{\circ} \mathrm{C}$ | . . $125^{\circ} \mathrm{C}$ |
|  | Power Dissipation | . 825 mW | . 625 mW |
| Continuous Output Current .................... $\pm 250 \mathrm{~mA}$ | Derating | . $11 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$ | $6.25 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$ |
| Peak Output Current (Pulsed at 1 ms , |  |  |  |
| 2\% Duty Cycle) ................................ $\pm 1 \mathrm{~A}$ | $\theta_{J A}$ | .... $91^{\circ} \mathrm{C} / \mathrm{W}$ <br> (No Alrflow) | .. $160^{\circ} \mathrm{C} / \mathrm{W}$ <br> (No Airflow) |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$V_{D D}=12 \mathrm{~V}$ | LIMITS |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125, \\ & 3=-55, \\ & \hline \end{aligned}$ | $\begin{aligned} & 35^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | AU | $\begin{aligned} & \mathrm{B}, \mathrm{C} \\ & =\mathrm{FIX} \end{aligned}$ |  |
|  |  |  | TEMP | TYP ${ }^{\text {c }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| INPUT |  |  |  |  |  |  |  |
| Input Voltage HIGH | $\mathrm{V}_{\text {INH }}$ |  | 1,2,3 |  | 3 |  |  |
| Input Voltage LOW | $\mathrm{V}_{\text {INL }}$ |  | 1,2,3 |  |  | 0.8 |  |
| Input Current with input Voltage HIGH | $\mathrm{I}_{\text {INH }}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ | 1, 2 | 0.001 |  | 10 |  |
| Input Current with Input Voltage LOW | $\mathrm{I}_{\text {INL }}$ | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ | 1, 2 | 0.001 | -10 |  |  |
| OUTPUT |  |  |  |  |  |  |  |
| Output Voltage HIGH | V OUTH | $\begin{aligned} & \text { I Out }=-100 \mathrm{~mA} \\ & \text { One Output at a Time } \end{aligned}$ | 1,2,3 | 11.1 | 10 |  | V |
|  |  | $\mathrm{I}_{\text {OUT }}=-10 \mathrm{~mA}$ | 1,2,3 | 11.9 | 11.8 |  |  |
| Output Voltage LOW | Voutl | $\begin{gathered} \text { Iout }=100 \mathrm{~mA} \\ \text { One Output at a Time } \end{gathered}$ | 1,2,3 | 0.6 |  | 2 |  |
|  |  | $\mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}$ | 1,2,3 | 0.07 |  | 0.2 |  |
| Output Source Current | los+ | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, 2 \%$ Duty Cycle | 1 | 1 |  |  | A |
| Output Sink Current | los- | $\mathrm{V}_{\mathrm{O}}=12 \mathrm{~V}, 2 \%$ Duty Cycle | 1 | -1 |  |  |  |

ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$V_{D D}=12 \mathrm{~V}$ | LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125, \\ & 3=-55, \end{aligned}$ | $5^{\circ} \mathrm{C}$ <br> $40^{\circ} \mathrm{C}$ | A SU | $\xrightarrow[\text { B, }]{\substack{\text { BIX }}}$ |  |
|  |  |  | TEMP | TYP ${ }^{\text {c }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| DYNAMIC |  |  |  |  |  |  |  |
| Propagation Delay | $t_{p x}$ | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ | 1 | 60 |  | $\begin{aligned} & 100 \\ & 150 \end{aligned}$ | ns |
| Rise Time | $t_{r}$ |  | 1 | 25 |  |  |  |
| Fall Time | $\mathrm{t}_{\mathrm{f}}$ |  | 1 | 30 |  |  |  |
| Input Capacitance | $\mathrm{C}_{\text {In }}$ |  | 1 | 5 |  |  | pF |
| SUPPLY |  |  |  |  |  |  |  |
| Supply Current | $I_{\text {D }}$ | $\mathbb{N}_{\times}=\overline{I N}_{X}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=12.6 \mathrm{~V}$ | 1 | 3 |  | 7.5 10 | mA |
|  |  | $\mathbb{N}_{X}=\overline{I N}_{X}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=12.6 \mathrm{~V}$ | 1,2 3 | 10 |  | 20 30 |  |
|  |  | $\begin{gathered} \mathrm{f}=100 \mathrm{kHz}, \mathrm{~V}_{\mathrm{DD}}=12.6 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF} \\ \text { One Output at a Time } \end{gathered}$ | 1 | 7 |  | 20 20 |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

## AC TESTING CONDITIONS




## DIE TOPOGRAPHY



CSACA
8 Resistors 28 P-channel enhancement MOSFETs

44 N -channel enhancement MOSFETs 8 NPN Bipolar Transistors

| Pad No. | Function |
| :---: | :---: |
| 1 | $\mathrm{IN}_{1}$ |
| 2 | $\overline{N S}_{1}$ |
| 3 | $\mathrm{N}_{2}$ |
| 4 | $\overline{N S}_{2}$ |
| 5 | $1 \mathrm{~N}_{3}$ |
| 6 | $\overline{N N}_{3}$ |
| 7 | GND |
| 8 | $\mathrm{IN}_{4}$ |
| 9 | $\overline{1 N}_{4}$ |
| 10 | $\mathrm{OUT}_{4}$ |
| 11 | $\mathrm{OUT}_{3}$ |
| 12 | $\mathrm{OUT}_{2}$ |
| 13 | OUT ${ }_{1}$ |
| 14 | V+ |

## TYPICAL CHARACTERISTICS




Siliconix incorporated








INPUT STRUCTURE


SWITCHING TIME TEST CIRCUIT

$\mathbb{N}_{X}=V_{D D}$ TO TEST $\overline{\mathbb{N}}_{X}$. TEST REPEATED FOR ALL INPUTS.

BURN-IN DIAGRAM


PIN DESCRIPTION

SYMBOL

| $\mathbb{N}_{X}$ | Non-Inverting Logic Control Input |
| :--- | :--- |
| $\overline{\mathbb{N}}_{\mathrm{X}}$ | Inverting Logic Control Input |
| GND | Ground |
| OUT | Buffered Output |
| $V_{D D}$ | Positive Supply Voltage |

Siliconix
incorporated

## Low-Power - High-Speed Octal CMOS Driver with Serial Interface

## FEATURES

- Up to $\pm 22$ Volt Output Range
- Low Propagation Delays (< 200 ns )
- Any combination of 8 Outputs
- TTL and CMOS Compatible
- Independent Output Voltages
- ESDS Protection $> \pm 4000 \mathrm{~V}$


## BENEFITS

- Devices Can Be Chained For System Expansion
- Master Reset To All

Drivers

- Simple Interfacing
- Reduced Parts Count
- Increased Versatility


## APPLICATIONS

- Automotive and Avionics Systems
- ATE
- Serial Data Acquisition and Process control
- Communication Systems
- Display Drivers


## DESCRIPTION

The D470 is a CMOS driver array configured as eight power buffers for use in serial input applications. By combining high output current capability (IOPEAK $=200 \mathrm{~mA}$ ) and low propagation delays ( $\mathrm{t}_{\mathrm{PR}}<150 \mathrm{~ns}$ ) the D470 is ideally suited for driving discrete devices in automotive, ATE, and process control applications.

This device loads data serially into the input shift register with each clock pulse. The state of the shift register can be latched via LOAD (LD) at any point into an address register which holds the logic bits to control each individual driver. A $\overline{\mathrm{RS}}$ pin resets all the latches which in turn reset the power buffers. A
serial data output terminal DOUT allows chaining of power drivers for larger matrix systems. The output voltages may be made independent or equal to $V_{+}$ and $V$ - for added flexibility.

The D470 is built on Siliconix' high voltage silicon gate process to achieve high voltage ratings and high output current capability. An epitaxial layer prevents latchup.

Packaging for the D470 consists of the 28-pin CerDIP, plastic DIP, and PLCC. Performance grades available are military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) and industrial, D suffix ( -40 to $85^{\circ} \mathrm{C}$ ).

PIN CONFIGURATION



| $\overline{R S}$ | CLK* $^{*}$ | $D_{\mathbb{N}}$ | $D_{1}$ | $D_{n}$ |
| :---: | :---: | :---: | :---: | :---: |
| 1 | $\Gamma$ | 0 | 0 | $D_{n-1}$ |
| 1 | $\Gamma$ | 1 | 1 | $D_{n-1}$ |
| 1 | $\square$ | $x$ | $D_{1}$ | $D_{\text {(NO CHANGE) }}$ |
| 0 | $x$ | $x$ | 0 | 0 |

* CLK and LD are level sensitive inputs.


Siliconix incorporated

Power Dissipation (Package) *
28-Pin CerDIP**
1200 mW
28-PIn Plastic*** . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 625 mW
28-Pin PLCC**** ................................... . 450 mW

* All leads welded or soldered to PC Board.
** Derate $16 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
*** Derate $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
**** Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
1 Signals exceeding $\mathrm{V}+$ or V - will be clamped by internal diodes. Limit forward diode current to maximum current ratings.


## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ \mathrm{GND}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN}}=2.4 \mathrm{~V}, 0.8 \mathrm{Vd} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {c }}$ | MIN ${ }^{\text {P }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

DRIVER

| Output Voltage HIGH | $\mathrm{V}_{\mathrm{OH}}$ | $I_{0}=-5 \mathrm{~mA}$ | 1,3 2 | 14.6 14.4 |  | 14.6 14.4 |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $I_{0}=-30 \mathrm{~mA}$ | 1,3 2 | 11 9 |  | 11 9 |  |  |
| Output Voltage LOW | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{0}=5 \mathrm{~mA}$ | 1,3 2 |  | $\begin{aligned} & -14.6 \\ & -14.4 \end{aligned}$ |  | $\begin{array}{r} -14.6 \\ -14.4 \end{array}$ |  |
|  |  | $\mathrm{I}_{0}=30 \mathrm{~mA}$ | 1,3 2 |  | -11 -9 |  | $\begin{gathered} -11 \\ -9 \end{gathered}$ |  |
| Output Source Current | los+ | $\mathrm{V}_{\mathrm{O}}=-15 \mathrm{~V}$ Pulsed | 1,3 2 | 200 150 |  | $\begin{aligned} & 200 \\ & 150 \end{aligned}$ |  | mA |
|  |  | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ Pulsed | 1,3 2 | 175 125 |  | $\begin{aligned} & 175 \\ & 125 \end{aligned}$ |  |  |
| Output Sink Current | Ios- | $\mathrm{V}_{\mathrm{O}}=15 \mathrm{~V}$ Pulsed | 1,3 2 |  | $\begin{aligned} & -125 \\ & -100 \end{aligned}$ |  | $\begin{aligned} & -125 \\ & -100 \end{aligned}$ |  |
|  |  | $\mathrm{V}_{0}=0 \mathrm{~V}$ Pulsed | 1,3 2 |  | -125 -100 |  | -125 -100 |  |
| LOGIC INPUT |  |  |  |  |  |  |  |  |
| Input Current with $\mathrm{V}_{\mathrm{IN}}$ LOW | $1 / 1$ | $\mathrm{V}_{\mathbb{N}}$ Under Test $=0.8 \mathrm{~V}$ <br> All Other $=2.4 \mathrm{~V}$ | 1,2 | -1 | 1 | -1 | 1 | $\mu \mathrm{A}$ |
| Input Current with $\mathrm{V}_{\mathrm{IN}} \mathrm{HIGH}$ | $\mathrm{I}_{\mathbf{H}}$ | $\mathrm{V}_{\mathbb{N}}$ Under Test $=2.4 \mathrm{~V}$ <br> All Other $=0.8 \mathrm{~V}$ | 1,2 | -1 | 1 | -1 | 1 |  |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Speclfied:$\begin{gathered} \mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ \mathrm{GND}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathbb{N}}=2.4 \mathrm{~V}, 0.8 \mathrm{Vd} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  |  |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {c }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## LOGIC OUTPUT

| Output Voltage LOW (DOUT) | $\mathrm{V}_{\text {OL }}$ | $\mathrm{I}_{0}=3.2 \mathrm{~mA}$ | 1,2 |  | 0.4 |  | 0.4 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage HIGH (Dout) | $\mathrm{V}_{\mathrm{OH}}$ | $I_{O}=-80 \mu \mathrm{~A}$ | 1,2 | 2.4 |  | 2.4 |  |  |
| DYNAMIC |  |  |  |  |  |  |  |  |
| Pulse Width for Logle Inputs | $t_{\text {LOGIC }}$ | ( $\mathrm{IIN}^{\text {, LD }}$, CLK, $\overline{\mathrm{RS}}$ ) | 1 | $\begin{gathered} 80 \\ 150 \end{gathered}$ |  | $\begin{gathered} 80 \\ 150 \end{gathered}$ |  | ns |
| Propagation Delay (Rise) | ${ }^{\text {t }}$ PR | $V_{\mathbb{N}}=L D, C_{L}=500 \mathrm{pF}$ <br> $50 \%$ of $V_{\mathbb{N}}$ to $50 \%$ of $V_{O}$ | 1 |  | $\begin{aligned} & 150 \\ & 200 \end{aligned}$ |  | $\begin{aligned} & 250 \\ & 200 \end{aligned}$ |  |
| Propagation Delay (Fall) | $t_{\text {PF }}$ |  | 1 |  | 200 |  | 200 |  |
| Data Setup Time | $t_{\text {DW }}$ |  | 1,2 | 50 |  | 50 |  |  |
| SUPPLY |  |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | $\begin{aligned} V_{+}= & 16.5 \mathrm{~V}, \mathrm{~V}-=-16.5 \mathrm{~V} \\ V_{\mathbb{N}} & =0 \text { or } 5 \mathrm{~V} \end{aligned}$ | 1,2 |  | 100 |  | 100 | $\mu \mathrm{A}$ |
| Negative Supply Current | 1- |  | 1,2 | -1 |  | -1 |  |  |
| Ground Current | $\mathrm{I}_{\mathrm{GND}}$ |  | 1,2 | -100 |  | -100 |  |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebralc convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Typlcal values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
d. $\mathrm{V}_{\mathbb{I N}}=$ input voltage to perform proper function.

## INPUT TIMING REQUIRMENTS


$\phi=$ for CLK and LD inputs of the same frequency The recommended phase delay of LD from CLK is $1 / 2 t_{\text {LOGiC }}$ to $t$ LOGIC
t LOGIC (MIN) : 80 ns at $25^{\circ} \mathrm{C}$
$\mathrm{V}+=+15 \mathrm{~V}$
150 ns at $125^{\circ} \mathrm{C}$
$\mathrm{V}-=-15 \mathrm{~V}$
GND $=0 \mathrm{~V}$

## SHIFT REGISTER SETUP



## SHIFT REGISTER HOLD



ADDRESS REGISTER SETUP


$\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$ INPUTS ARE 0 V TO 3 V

$\mathrm{S}_{1}-\mathrm{S}_{8}$ and $\mathrm{D}_{\text {out }}$ are expected output with the drain connected high.
The sources require pull-downs of $1 \mathrm{k} \Omega$.

## PIN DESCRIPTION

## SYMBOL DESCRIPTION

LD Logic LOAD DATA Input. When HIGH it loads the contents of the shift register into the octal latch.
NC No Connection
$V_{P X-Y} \quad$ Positive power supply voltage common to buffers $X$ and $Y$.
OUTX Buffer X output
$V_{N X-Y} \quad$ Negative Power Supply Voltage, common to buffers $X$ and $Y$.
$V_{+} \quad$ Positive Supply Voltage
$\mathrm{D}_{\mathrm{IN}} \quad$ Serial Data Input. TTL Compatible for $\mathrm{V}+=+4.5 \mathrm{~V}$ up to +22 V .
CLK Clock. The d-type master-slave flip-flops that make the shift register are updated during the positive transitions of the clock.
Dout Serial Data Output. TTL compatible output levels. Can be used to chain several devices.
V- Negative Supply Voltage.
GND Digital Ground.
$\overline{\text { RS }} \overline{\text { RESET }}$. When LOW this input clears the contents of the shift register to an all zeroes state.

Siliconix

## FEATURES

- Three Amplifiers in One Package
- Low Power Consumption
- Programmable Supply Current
- Operates From
$\pm 1.5$ to $\pm 15 \mathrm{~V}$
- Drives Large Capacitive Loads (< 1000 pF)


## BENEFITS

- Reduces Board Space and Parts Count
- Reduces System Power Supply Requirements
- Easily Tailored to Optimize Circuit Performance
- Eliminates Additional Supply Voltages
- Increases System Stability


## APPLICATIONS

- Instrumentation Amplifiers
- Battery-Powered Systems
- Remote Data Sensing
- Voltage Comparators
- Active Filters


## DESCRIPTION

The Siliconix L144 is a low cost triple operational amplifier designed for general purpose applications where low power is a primary consideration. Features include operation with supply voltages as low as $\pm 1.5 \mathrm{VDC}$, programmable supply current (with single resistor), and internal compensation to ensure stability under all conditions of resistive feedback. The L144 will drive capacitive loads to 1000 pF , and the output stages are short-circuit protected.

The programmable supply current of the L144 allows the user to minimize the effects of the speed-power trade-offs associated with all op amps. The three amplifier architecture is excellent for instrumentation-amplifier configurations. The
unity-gain stable internal compensation allows simplified operation in buffer, active filter, and gain stage applications.

The L144 is built in a standard bipolar process, allowing low-drift operation over a wide range of power supply voltages and temperatures. Package options include the popular 14-pin side braze and plastic DIP, and the flat pack. The L144 device is specified for operation over the military, A suffix $\left(-55\right.$ to $\left.125^{\circ} \mathrm{C}\right)$, industrial, B suffix $\left(-25\right.$ to $\left.85^{\circ} \mathrm{C}\right)$, and the commercial, $C$ suffix ( 0 to $70^{\circ} \mathrm{C}$ ) temperature ranges.

For more information on the L144, please refer to Siliconix Application Note AN73-6.

## PIN CONFIGURATION

Flat Package


Top View
Order Numbers: L144AL /883

Dual-In-Line Package


Side Braze: L144AP, L144AP/883
'144BP', L144BP/883
Plastic: L144CJ

## FUNCTIONAL BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS



Lead Temperature (Soldering 60 s)

$300^{\circ} \mathrm{C}$

Power Dissipation (Package)***
Flat Package 750 mW
14-Pin Ceramic DIP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 825 mW
Plastic DIP 470 mW

* For supply voltages $< \pm 18 \mathrm{~V}$, maximum Input voltage is equal to the supply voltage.
** Continuous short circult is allowed for case temperatures to $+125^{\circ} \mathrm{C}$ and amblent temperature to $+70^{\circ} \mathrm{C}$.
*** All leads welded or soldered to P.C. board. Derate $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for the flat package, $11 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for the 14 -pin DIP above $+75^{\circ} \mathrm{C}$ and $6.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$ for the plastic DIP.


## ELECTRICAL CHARACTERISTICS ${ }^{\text {a, }}$

| PARAMETER | SYMBOL | Test Conditions ${ }^{\text {d }}$ Unless Otherwise Specifled:$\begin{gathered} \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \quad \mathrm{R}_{\mathrm{L}}=50 \mathrm{k} \Omega \\ \mathrm{R}_{\mathrm{SET}}=3 \mathrm{M} \Omega \quad(\text { Pin } 1 \text { to } 14) \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-55,-25,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A/B } \\ \text { SUFFIX } \end{gathered}$ |  | $\stackrel{\text { C }}{\text { SUFFIX }}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {c }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## INPUT

| Input Offset Voltage | $V_{\text {OS }}$ | $R_{S} \leq 50 \mathrm{k} \Omega$ | 1 <br> 5 | 1 |  | 5 <br> 6 |  | 10 | mV |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Offset Voltage Tempco | TC VOS | $\mathrm{R}_{\mathrm{S}} \leq 50 \mathrm{k} \Omega$ | 1 | 3.3 |  |  |  |  | $\mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \mathrm{C}$ |

Siliconix
incorporated
ELECTRICAL CHARACTERISTICS ${ }^{\text {a, }}{ }^{\text {e }}$

| PARAMETER | SYMBOL | Test Conditions ${ }^{\text {d }}$ Unless Otherwise Specified:$\begin{aligned} V_{S} & = \pm 15 \mathrm{~V}, \quad R_{\mathrm{L}}=50 \mathrm{k} \Omega \\ \mathrm{R}_{\mathrm{SET}} & =3 \mathrm{M} \Omega \quad \text { (Pin } 1 \text { to } 14) \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{array}{l\|} \hline 1=25^{\circ} \mathrm{C} \\ 2=125,85,70^{\circ} \mathrm{C} \\ 3=-55,-25,0^{\circ} \mathrm{C} \end{array}$ |  | $\begin{gathered} \text { A/B } \\ \text { SUFFIX } \end{gathered}$ |  | $\stackrel{C}{\text { SUFFIX }}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {c }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | $\mathrm{MIN}{ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## INPUT (Cont'd)

| Input Offset Current | IOS |  | 1 | 2 |  | 50 |  | 70 |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Blas Current | $I_{\text {BIAS }}$ |  |  | 1,2 | -100 | -200 |  | -250 |  |

## OUTPUT

| Output Voltage Swing | $V_{\text {OUT }}$ |  | 1 | $\pm 14$ | -10 | 10 | -10 | 10 |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage Swing | $V_{\text {OUT }}$ | $V_{S}= \pm 1.5 \mathrm{~V}, R_{\text {SET }}=120 \mathrm{k} \Omega$ | 1 | $\pm 0.5$ |  |  |  |  | V |
| Output Short <br> Circuit Current | ISC | $R_{\text {L }}=0 \Omega$ | 1 | 1.5 |  | 15 |  | 15 | mA |

DYNAMIC

| DC Open Loop <br> Voltage Gain | AVoL |  | $1,2,3$ | 30 | 3 |  | 1 |  | $\mathrm{~V} / \mathrm{mV}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Slew Rate | SR |  | 1 | 0.4 |  |  |  |  | $\mathrm{~V} / \mathrm{ss}$ |
| Unity Gain <br> Bandwidth | GBW |  | 1 | 0.6 |  |  |  |  | MHz |
| Crosstalk |  | $\mathrm{f}=100 \mathrm{~Hz}$ | 1 | -100 |  |  |  |  |  |
| Common Mode <br> Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{IN}}= \pm 12 \mathrm{~V}$ | 1 | 90 | 80 |  | 70 |  | dB |

## SUPPLY

| Power Supply Rejection Ratio | PSRR |  | 1 | 90 | 80 | 80 | dB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current | Is | Unity Gain, $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ On All Amplifiers | 1 |  | 350 | 400 | $\mu \mathrm{A}$ |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional Information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
d. I SET is adjustable. See typical characteristics.
e. All dc parameters are $100 \%$ tested at $25^{\circ} \mathrm{C}$. Lots are sample-tested for ac parameters and high and low temperature limits to assure conformance with specifications.




Gain-Bandwidth Product vs.
Supply Current





Voltage Follower




## APPLICATIONS



Precision Phase Splitter


$$
\frac{V_{\text {OUT }}}{V_{\text {IN }}}=\frac{R_{2}+R_{1}}{R_{1}}
$$

Double-Ended Limit Comparator

500 Hz Tone Detector


Siliconix
incorporated

## FEATURES

- Programmable Supply Current
- Ultra-Low Power

Consumption

- Four Comparators on Single Chip
- Direct CMOS Logic Compatibility
- Input Sensing Near Ground


## BENEFITS

- Allows User to Program Speed/Power Trade-Off
- Minimizes System Power Requirements
- Reduces Board Space
- Simplifies Logic Interface
- Simplifies SingleSupply Operation


## APPLICATIONS

- Smart Munitions
- Battery-Operated Systems
- Miniaturized Systems
- CMOS Logic Systems
- Level Detectors
- Window Comparators
- Oscillators and Ramp Generators

DESCRIPTION

The L161 is a monolithic quad comparator featuring control of both DC and AC parameters with a single power-supply current setting resistor. Operation at very low supply current levels with power dissipation typically in the microwatt region makes the L161 ideally suited for battery operation. The programmable supply current feature allows the user to optimize the speed-power trade-off to the specific application, truly minimizing system power dissipation. The L161 is fabricated in a standard
bipolar process, resulting in a wide range of operating supply voltages and currents, and allowing low-drift operation over the entire military temperature range. The L161 is available in the 16-pin plastic DIP. Performance grades include a military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ), industrial, B suffix ( -25 to $85^{\circ} \mathrm{C}$ ), and commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ) operation.

For more information on the L161, please refer to Siliconix Application Note AN76-7.

## PIN CONFIGURATION



Order Numbers: L161AL/883



## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage | $\pm 18 \mathrm{~V}$ |
| :---: | :---: |
| Differential Input Voltage | . $\pm 30 \mathrm{~V}$ |
| Input Voltage* | $\pm 18 \mathrm{~V}$ |
| Output Short Circult Duration** | . Indefinite |
| Operating Temperature |  |
| (A Suffix) | -55 to $+125^{\circ} \mathrm{C}$ |
| (B Suffix) | -25 to $+85^{\circ} \mathrm{C}$ |
| (C Suffix) | . 0 to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature |  |
| ( A and B Suffix) | . -65 to $150^{\circ} \mathrm{C}$ |
| (C Suffix).. | -65 to $125^{\circ} \mathrm{C}$ |

Power Dissipation (Package)***
Flat Package ............................... 750 mW
Flat Package ................................... . . . . 750 mW
16-pin DIP (Side braze) . . . . . . . . . . . . 900 mW
16-pin Plastic DIP ............................. 470 mW

* For supply voltages $< \pm 18 \mathrm{~V}$, maximum input voltage is equal to the supply voltage.
** Continuous short circuit current is allowed for case temperature to $+125^{\circ} \mathrm{C}$ and ambient temperature to $+70^{\circ} \mathrm{C}$.
*** All leads welded or soldered to PC board. Derate $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$ for the flat package, $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$ for the side braze DIP and $6.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$ for the plastic DIP.

| LOW POWER ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} V_{S}= \pm 3 \mathrm{~V}, I_{S E T}=10 \mu \mathrm{~A} \\ R_{L}=10 \mathrm{M} \Omega \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{array}{\|l\|} \hline 1=25^{\circ} \mathrm{C} \\ 2=125,85,70^{\circ} \mathrm{C} \\ 3=-25,-55,0^{\circ} \mathrm{C} \end{array}$ |  | $\stackrel{A}{\text { SUFFIX }}$ |  | $\begin{gathered} \text { B,C } \\ \text { SUFFIX } \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {c }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| INPUT |  |  |  |  |  |  |  |  |  |
| Input Offset Voltage | $\mathrm{V}_{\mathrm{OS}}$ |  | 2, ${ }^{1}$ | 1 |  | 3 5 |  | 6 | mV |
| Input Offset Current | los |  | 1 | 1 |  | 20 |  | 25 |  |
| Input Blas Current | $\mathrm{I}_{\mathrm{BT}}$ |  | 1 | 20 |  | 100 |  | 200 |  |

Siliconix incorporated

## LOW POWER ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{gathered} V_{S}= \pm 3 \mathrm{~V}, I_{S E T}=10 \mu \mathrm{~A} \\ R_{\mathrm{L}}=10 \mathrm{M} \Omega \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-25,-55,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\stackrel{A}{\text { SUFFIX }}$ |  | $\begin{gathered} \text { B,C } \\ \text { SUFFIX } \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {c }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |


| OUTPUT |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC Open Loop Voltage Gain | Avol |  | 1,2 3 | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | $\begin{aligned} & 20 \\ & 10 \end{aligned}$ |  | 10 5 |  | $\mathrm{V} / \mathrm{mV}$ |
| Low Output Voltage ${ }^{\text {d }}$ | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega$ | 1 | -2.95 |  | -2.6 |  | -2.6 | V |
| High Output Voltage ${ }^{\text {d }}$ | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{R}_{\mathrm{L}}=200 \mathrm{k} \Omega$ | 1 | 2.9 | 2.5 |  | 2.5 |  |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |
| Common Mode Range | CMR | Positive Limit Negative Limit | 1 | $\begin{gathered} 1.3 \\ -3.0 \end{gathered}$ |  |  |  |  | V |
| Response Time | t | 100 mV Overdrive $C_{L}=10 \mathrm{pF}$ | 1 | 5 |  |  |  |  | $\mu \mathrm{s}$ |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathbb{N}}=C M R$ | 1 | 90 | 75 |  | 75 |  | dB |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Power Supply Rejection Ratlo | PSRR |  | 1 | 80 | 65 |  | 65 |  | dB |
| Supply Current ${ }^{\text {® }}$ | Is | All Outputs Low $\mathrm{R}_{\mathrm{L}}=\infty$ | 2, ${ }^{1}$ | $\begin{aligned} & 210 \\ & 210 \end{aligned}$ |  | 325 325 |  | 325 350 | $\mu \mathrm{A}$ |

HIGH POWER ELECTRICAL CAHRACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions ${ }^{\text {d }}$ Unless Otherwise Specifled:$\begin{gathered} V_{S}= \pm 15 \mathrm{~V}, I_{\text {SET }}=100 \mu \mathrm{~A} \\ R_{L}=2 \mathrm{M} \Omega \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-25,-55,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\stackrel{A}{\text { SUFFIX }}$ |  | $\begin{gathered} \mathrm{B}, \mathrm{C} \\ \text { SUFFIX } \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {c }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{6}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

INPUT

| Input Offset Voltage | V |  |  | 1 <br> 2,3 | 1.5 <br> 1.5 |  | 3 <br> 6 |  | 6 |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Current | IOS |  | 1 | 5 |  | 6 |  |  |  |
| Input Bias Current |  |  |  |  |  |  | 90 |  |  | incorporated

## HIGH POWER ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} V_{S}= \pm 15 \mathrm{~V}, I_{S E T}=100 \mu \mathrm{~A} \\ R_{L}=2 \mathrm{M} \Omega \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85,70^{\circ} \mathrm{C} \\ & 3=-25,-55,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\stackrel{A}{\text { SUFFIX }}$ |  | $\begin{gathered} \text { B,C } \\ \text { SUFIX } \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {c }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\circ}$ |  |

## OUTPUT

| DC Open Loop <br> Voltage Gain | A VoL |  | 1,2 <br> 3 | 100 <br> 100 | 50 <br> 25 |  | 30 <br> 15 |  | $\mathrm{~V} / \mathrm{mV}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low Output Voltage ${ }^{\mathrm{d}}$ | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega$ | 1 | -14.9 |  | -14.6 |  | -14.6 |  |
| Hlgh Output Voltage ${ }^{\mathrm{d}}$ | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{R}_{\mathrm{L}}=200 \mathrm{k} \Omega$ | 1 | 14.9 | 14.5 |  | 14.5 |  | V |

## DYNAMIC

| Common Mode Range | CMR | Positive Limit | 1 | 13 |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Negative Limit | 1 | -15 |  |  |  |  | V |
| Response Time | t | 100 mV Overdrive <br> $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ | 1 | 1 |  |  |  |  | $\mathrm{\mu}$ |
| Common Mode <br> Rejection Ratio | CMRR | $\mathrm{V}_{\mathbb{N}}=\mathrm{CMR}$ | 1 | 90 | 75 |  | 75 | dB |  |

## SUPPLY

| Power Supply <br> Rejection Ratio | PSRR |  | 1 | 80 | 65 |  | 65 |  | $d B$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Currente | Is | All Outputs Low <br> $R_{L}=\infty$ | 1 <br> 2,3 | 2.1 <br> 2.1 |  | 3.75 <br> 4.0 |  | 3.75 <br> 4.0 | mA |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
d. The output current drive of the L161 is non-symmetrical. This facilitates the wire-ORing of two comparator outputs.
e. The output pull-down current is typically $75-100$ times the pull-up current.

Set current ( $I_{\text {SET }}$ ) and supply current (I SUPPLY ) can be determined by the following formulas:
$I_{S E T}=\frac{\left[(\mathrm{V}+)-\left(2 \mathrm{~V}_{\mathrm{BE}}\right)-(\mathrm{V}-)\right]}{R_{\mathrm{SET}}}$
$I_{\text {SUPPLY }}=21 \times I_{\text {SET }}$

IBAJA
20 PNP Transistors 11 NPN Transistors 1 Epl FET

| Pad | Functlon |
| :--- | :--- |
| No. |  |
| 1 | $+N_{1}$ |
| 2 | $-N_{1}$ |
| 3 | $+N_{2}$ |
| 4 | $-N_{2}$ |
| 5 | $-N_{3}$ |
| 6 | $+N_{3}$ |
| 7 | $-N_{4}$ |
| 8 | $+N_{4}$ |
| 9 | $\mathrm{~V}_{4}($ substrate $)$ |
| 10 | OUT $_{4}$ |
| 11 | OUT $_{3}$ |
| 12 | OUT $_{2}$ |
| 13 | OUT $_{1}$ |
| 15 | $I_{S E T}$ |
| 16 | $\mathrm{~V}+$ |

## TYPICAL CHARACTERSITICS



NOTE: The output current drive of each comparator in the L161 is non-symmetrical. The pull-up current is typically $2\left[V_{+}-1-\left(V_{-}\right) / R_{S E T}\right]$ and the pull-down current capability is typically from 75 to 150 times the pull-up current.


NOTE: The output current drive of each comparator in the L161 is non-symmetrical. The pull-up current is typically $2\left[(\mathrm{~V}+)-1-(\mathrm{V}-) / \mathrm{R}_{\text {SET }}\right]$ and the pull-down current capability is typically from 75 to 150 times the pull-up current.

Siliconix
incorporated


NOTE: The output current drive of each comparator in the L161 is non-symmetrical. The pull-up current is typically $2\left[(\mathrm{~V}+)-1-(\mathrm{V}-) / \mathrm{R}_{\text {SET }}\right]$ and the pull-down current capability is typically from 75 to 150 times the pull-up current.

## APPLICATIONS

The L161 is a monolithic quad micropower comparator with an external control for varying its $A C$ and DC characteristics. The variation of a single programming resistor will simultaneously alter parameters such as supply current, input bias current, slew rate, output drive capability, and gain. By making this resistor large, operation at very small supply current levels and power dissipations -- typically in the low microwatt region -- is possible. The L161 is therefore ideal for systems requiring minimum power drain, such as battery-powered instrumentation, aerospace systems, CMOS designs, and remote security systems.

The L161 is fabricated using standard bipolar
processing. The circuit (Figure 1) is composed of five majcr blocks -- four comparators and a common bias network. Q1 - Q6 and D1 form a darlington differential amplifier with double-to-single ended conversion. Q6 is a dual current source whose outputs are exactly twice the current flowing through Q8. The collector current of Q8 is a function of the current supplied externally to Q9 Q10, which in turn is known as the set current or ISET. This set current is established by a resistor connected between the ISET terminai and a voltage source, most commonly the positive supply. Q11 prevents excessive current from flowing through Q9 and Q10 in the event the ISET terminal is shorted to the positive supply; it has no effect on circuit operation under normal conditions.


Figure 1. Schematic of One Channel of the L161 Plus the Common Bias Network

## SETTING THE SET CURRENT

The set current can be expressed as:

$$
\begin{equation*}
I_{S E T}=\frac{\left((V+)-\left(2 V_{B E}\right)-(V-)\right)}{R_{S E T}} \tag{1}
\end{equation*}
$$

where $\mathrm{V}+$ is the voltage to which the control resistor is connected, $V$ - is the negative supply voltage, $\mathrm{V}_{\mathrm{BE}}$ is the base emitter drop of Q9 or Q10 (about 0.7 V ), and $\mathrm{R}_{\text {SET }}$ is the value of the external control resistor or set resistor. Equation 1 is simply a derivative of Ohms Law. There is also an analytical relationship between ISET and the total supply current:

IsUPPLY $=$ (ISET (current sourced by Q6 to Q8) +2 ISET $^{\text {(current sourced to the differential }}$ amplifier by Q6)
+2 ISET (current sourced to the comparator output by Q6))

X 4 (the total number of comparators)

+ SET (current sourced through Q11, Q10, and Q9 to $V-$ )

```
=(ISET + 2 ISET + 2 I ISET ) }\times4+\mp@subsup{I}{\mathrm{ SET}}{
```

$=21 I_{\text {SET }}$

The output current pulldown capability (loL) of the L161 is about 2 orders of magnitude greater than the high output drive current, ( 1 OH ), which allows wire-ORing the outputs. $\mathrm{I}_{\mathrm{OH}}$ is simply the current sourced by Q6:

$$
\begin{equation*}
I_{\mathrm{OH}}=2 \times I_{\mathrm{SET}} \tag{3}
\end{equation*}
$$

IOL is found by multiplying the current sourced by the collector of Q6 by the gain Q7:

$$
\begin{equation*}
I_{O L}=\beta\left(Q_{7}\right) \times 2 I_{S E T} \tag{4}
\end{equation*}
$$

## INPUT BIAS CURRENT

Input bias current is a function of the betas of input devices Q1 - Q2 and ISET. This is difficult to express analytically because $\beta$ varies greatly with both processing and collector current; however it is roughly proportional to the set current and can easily be determined experimentally (see Figure 2).

Figure 2. Input Blas Current vs. Supply


## GAIN

Gain varies logarithmically with changes in supply voltage and linearly with changes in set current. Primary causes are the decrease in output impedance of Q7 with decreasing supply voltage and an increase in transistor betas with increasing set current. Other AC parameters such as slew rate and transition time are also effected by set current; however, current dependent parameters such as beta and chip capacitances make mathematical expressions imprecise. These relationships have been determined empirically and are presented in Figure 3 and 4.

The beta of Q7 is about 75-150.

Figure 3. Slew Rate vs. Supply Current


Figure 4. Rise and Fall Times vs. Supply Current With One CMOS Load


The designer's ability to program the key parameters of the L161 enables him to program just enough supply current to meet his design objectives. This coupled with the L161's performance using only microwatts of power makes
it ideal for any micropower or battery-powered system, as well as a replacement for existing higher power comparators. The following applications illustrate the flexibility and unique capabilities of the L161.


Zero Crossing Detector


Voltage Level Detector


Double Ended Limit Detector


CMOS LIne Receiver


A Regulated DC to DC Converter


The L161 as an X100 Operational Amplifier

Siliconix
incorporated



FEATURES

- TTL Compatible Inputs
- Transition Time < 25 ns with 500 pF Load


## BENEFITS

- Very Low Standby Power
- Easy To Interface
- Protection of Bubble Memories


## APPLICATIONS

- Bubble Memory Coil Pre-Driver
- Power Fail Reset
- Single Voltage Power Supply


## DESCRIPTION

The Si7250 is a low power coil predriver for direct use with the Siliconix VQ7254 quad MOSPOWER array to drive magnetic bubble memory coils. Its high speed (t trans $<25$ ns with 500 pF load), TTL compatible inputs and complementary outputs make this device ideal for driving high gate capacitance MOSPOWER devices.

The Si7250 is built on the Siliconix proprietary PolyMOS process, allowing superior current handling capabilities. A power fail reset pin protects memory contents in the event of power failure.
Packaging options include the 16 -pin CerDIP for commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ) temperature operation.


Order Number: Si7250CK


Siliconix
incorporated

| Amblent Temperature Under |  |
| :---: | :---: |
| Blas ........................................ . -20 to $80{ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature | . -65 to $150^{\circ} \mathrm{C}$ |
| Voltage On Any Pin with |  |
| Respect to Ground | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ | -0.5 to +14 V |

## Output Current

$\qquad$
$\qquad$(One Output @ 100\% Duty Cycle)

Maximum Operating Junction Temperature $150^{\circ} \mathrm{C}$
$\theta_{\mathrm{JC}}=25^{\circ} \mathrm{C} / \mathrm{W}$
$\theta_{\mathrm{JA}}=75^{\circ} \mathrm{C} / \mathrm{W}$ (No Airflow)
Operating Temperature
0 to $70^{\circ} \mathrm{C}$
Storage Temperature
-65 to $150^{\circ} \mathrm{C}$

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwlse Specifled:$V_{D D}=12 V \pm 10 \%$ | LIMITS |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=70^{\circ} \mathrm{C} \\ & 3=0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{array}{r} \text { SUF } \\ 0 \text { to } \\ \hline \end{array}$ | FIX $70^{\circ} \mathrm{C}$ |  |
|  |  |  | TEMP | TYP ${ }^{\text {c }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| INPUT |  |  |  |  |  |  |  |
| Input Current | $\left\|I_{\text {IN }}\right\|$ | $\mathrm{V}_{1}=0.8 \mathrm{~V}$ | 1,2,3 |  |  | 10 | $\mu \mathrm{A}$ |
| Low Level Input Voltage | VIL |  | 1,2,3 |  |  | 0.8 |  |
| High Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 1,2,3 |  | 2.2 |  |  |
| OUTPUT |  |  |  |  |  |  |  |
| Output Low Voltage | $\mathrm{V}_{\text {OL1 }}$ | $\mathrm{I}_{\mathrm{OL}}=100 \mathrm{~mA}$ | 1,2,3 | 1.45 |  | 2 | V |
|  | $\mathrm{V}_{\text {OL2 }}$ | $\mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}$ | 1,2,3 | 0.1 |  | 0.2 |  |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH} 1}$ | $\mathrm{I}_{\mathrm{OH}}=-100 \mathrm{~mA}$ | 1,2,3 | $\begin{gathered} \mathrm{V}_{\mathrm{DD}} \\ -1.4 \end{gathered}$ | $\begin{aligned} & V_{D D} \\ & -2 \end{aligned}$ |  |  |
|  | $\mathrm{V}_{\mathrm{OH} 2}$ | $\mathrm{I}_{\mathrm{OH}}=-10 \mathrm{~mA}$ | 1,2,3 | $\begin{gathered} \mathrm{V}_{\mathrm{DD}} \\ -0.1 \end{gathered}$ | $\begin{array}{r} \mathrm{V}_{\mathrm{DD}} \\ -0.2 \end{array}$ |  |  |
| Output Sink Current | Iol | $\mathrm{V}_{\text {OL }}=2 \mathrm{~V}, 30 \%$ Duty Cycle | 1,2,3 |  | 100 |  | mA |
| Output Source Current | $\|1 \mathrm{OH}\|$ | $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{DD}}-2 \mathrm{~V}, 30 \%$ Duty Cycle | 1,2,3 |  | 100 |  |  |
| DYNAMIC |  |  |  |  |  |  |  |
| Propagation Delay from $\overline{X+\mathbb{I N}}, \overline{X-\mathbb{I N}}, \overline{Y+I N}, \overline{Y-I N}$ | $t_{p}$ | 500 pF Load | 1,2,3 | 55 |  | 100 | ns |
| Propagation Delay from $\overline{C S}$ or RESET | $t_{p}$ |  | 1,2,3 | 90 |  | 150 |  |
| Rise Time ( $10 \%$ to $90 \%$ ) | $t_{r}$ |  | 1,2,3 | 25 |  | 45 |  |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwlse Specified:$V_{D D}= \pm 10 \%$ | LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=70^{\circ} \mathrm{C} \\ & 3=0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { C } \\ \text { SUFFIX } \\ 0 \text { to } 70^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {c }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

DYNAMIC (Cont'd)

| Fall Time (90\% to 10\%) | $\mathrm{t}_{\mathrm{f}}$ |  |  | $1,2,3$ | 25 |  | 45 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Skew Between an <br> Output and Its Complement | $\mathrm{t}_{\mathrm{s}}$ |  |  | pF Load | ns |  |  |
| Input Capacitance | $\mathrm{C}_{\text {in }}$ |  | $1,2,3$ | 10 |  | 20 |  |

SUPPLY

| Supply Current | $I_{\text {DDO }}$ | _ Chip Deslected $\overline{C S}=V_{I H}, V_{D D}=12.6 \mathrm{~V}$ | 1,2,3 | 1 | 4.5 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $I_{\text {DD1 }}$ | $\begin{gathered} \mathrm{f}=100 \mathrm{kHz}, \mathrm{~V}_{\mathrm{DD}}=12.6 \mathrm{~V} \\ \text { Output Unloaded } \end{gathered}$ | 1,2,3 |  | 75 |  |
|  | $\mathrm{I}_{\text {DD2 }}$ | $\begin{gathered} \mathrm{f}=200 \mathrm{kHz}, \mathrm{~V}_{\mathrm{DD}}=12.6 \mathrm{~V} \\ \text { Output Unloaded } \end{gathered}$ | 1,2,3 |  | 90 |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

## AC TEST CONDITIONS



## $\overline{C S}$ (Pin 1)

Chip select is active low. When high, chip is deselected and IDD is significantly reduced. Chip Select is most commonly used for system expansion.

## $\overline{\text { RESET (Pin 2) }}$

Active low input from RESET.OUT of the controller results in removal of power from the chip so that bubble memory is protected in the event of power supply failure.
$\overline{X+I N}, \overline{X-I N}$ (Pins 3, 4)
Active low inputs from controller which turn ON the high current $X$ outputs.

X- OUT, X- OUT, X+ OUT, X+ OUT (Pins 12-15)
High current outputs and their complements for driving the gates of the VQ7254 QUAD MOSPOWER FETs which in turn drive the $X$ coils of the bubble memory.
$\overline{\mathrm{Y}+\mathrm{IN}, \overline{\mathrm{Y}} \mathrm{IN} \text { (Pins 5, 6) }}$
Active low inputs from controller which turn on the high current $Y$ outputs.
$\overline{\mathrm{Y}-\mathrm{OUT}}, \mathrm{Y}+$ OUT, $\overline{\mathrm{Y}+\text { OUT, }} \mathrm{Y}-\mathrm{OUT}$ (Pins 9-11 and 7)
High current outputs and their complements for driving the gates of the VQ7254 QUAD MOSPOWER FETs which in turn drive the $Y$ coils of the bubble memory.

| INPUT PINS |  |  |  |  |  | OUTPUT PINS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\frac{1}{C S}$ | $\frac{2}{R}$ | $\frac{3}{X+}$ | $\frac{4}{x-}$ | $\frac{5}{Y+}$ | $\frac{6}{Y-}$ | $\begin{aligned} & 7 \\ & Y- \end{aligned}$ | $\frac{9}{\mathrm{Y}-}$ | $\begin{aligned} & 10 \\ & Y+ \end{aligned}$ | $\frac{11}{\mathrm{Y}+}$ | $\begin{aligned} & 12 \\ & \mathrm{X}- \end{aligned}$ | $\frac{13}{x-}$ | 14 $X+$ | $\frac{15}{X+}$ |
| 1 $\times$ | X | x x | x | X X | X X | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 8 INPUT STATES DECODED |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |
| The 8 remalning input states are not decoded resulting in a reset output condition. This is to prevent the inadvertent shorting of any power drivers directly across the supplles in a standard bubble memory configuration. |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1. | 0 | 1 | 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |

Siliconix
incorporated

## FEATURES

- Ultra-Low Input Offset

Voltage (Vos $<5 \mu \mathrm{~V}$ )

- Low Input Bias Current ( $1_{\mathrm{B}}<30 \mathrm{pA}$ )
- Low Drift
(TCVos $<50 \mathrm{pV} /{ }^{\circ} \mathrm{C}$ )
- Low Noise
( $\theta_{\mathrm{n}}<0.2 \mu \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ )
- High Open-Loop Gain
(AVOL $>120 \mathrm{~dB}$ )


## BENEFITS

- Improved System Accuracy
- Reduces Loading of High Z Sources
- Eliminates Trims for Offset and Drift
- Improves Input Resolution
- Reduces Linearity Errors in High Gain Designs


## APPLICATIONS

- Precision Amplifiers
- High Impedance Transducer Amplifiers
- Remote High Resolution Systems
- Integrating A/D

Preamplifiers

- Low Level Signal Sensing


## DESCRIPTION

The Si7652 is a chopper-stabilized operational amplifier designed to achieve virtually zero change in voltage offset (NOS) with both temperature and time. By freeing the design from costly potentiometer adjustments, overall circuit reliability and performance are greatly enhanced.

There are two versions of the Si7652. The 8-lead versions rely on the internal 400 Hz oscillator to run the chopper, while the 14 -lead versions allow the user to connect an external oscillator for specialized applications where synchronization may be desirable. The 14-lead version also allows for the connection of an output voltage clamp circuit to minimize overload recovery time.

With a low maximum input offset voltage of $5 \mu \mathrm{~V}$ and a low drift of $50 \mathrm{pV} /{ }^{\circ} \mathrm{C}$ (maximum), the Si7652
is ideal for high-resolution signal conditioning. Its low drift over time and temperature benefits remote systems where recalibration is difficult and/or costly.

Built on the Siliconix proprietary PolyMOS ${ }^{\text {m }}$ process, Si7652 also features low bias and offset current errors, and has been designed to minimize the charge injection errors normally associated with chopper designs.

Package options include the 8-lead metal can and MINIDIP, and the 14-lead plastic and ceramic DIP. Operation is specified over the industrial, D suffix ( -40 to $85^{\circ} \mathrm{C}$ ) temperature range.

For more information on the Si7652, please refer to Siliconix Application Note AN87-4.

## PIN CONFIGURATION



Siliconix
incorporated


## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage ( $\mathrm{V}+$ to V -) ......................... 18 V | Operating Temperature (D Suffix) .......... - 40 to $85^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Input Voltage . . . . . . . . . . . . . (V-) -0.3 to ( $\mathrm{V}+$ ) +0.3 V | Power Dissipation (Package)* |
| Oscillator Control Voltage . . . . . . . . . . . . . . . . . . . V+ to V- | 16-Pin DIP** . . . . . . . . . . . . . . . . . . . . . . . . . . . . 900 mW |
| Current, Any Terminal ........................... 10 mA |  |
| Current, Any Terminal (while operating) ${ }^{\text {h }} \ldots . . . . . .100 \mu \mathrm{~A}$ | Metal Can .................................. 450 mW |
| Duration of Output Short Circuit ............... Indefinite | * All leads soldered or welded to PC Board. <br> ** Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$ |
| Storage Temperature $\qquad$ <br> (J, H Package) ..... - -65 to $125^{\circ} \mathrm{C}$ | *** Derate $6.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. <br> **** Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified: $\begin{aligned} & V_{+}=5 \mathrm{~V} \\ & \mathrm{~V}=-5 \mathrm{~V} \end{aligned}$ <br> (See Test Circuit, Figure 1) | LIMITS |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=85^{\circ} \mathrm{C} \\ & 3=-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & \text { D } \\ & \text { SUFFIX } \\ & -40 \text { to } 85^{\circ} \mathrm{C} \end{aligned}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| INPUT |  |  |  |  |  |  |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ |  | 1 | $\pm 0.7$ | -5 | 5 | $\mu \mathrm{V}$ |
| Input Bias Current | $I_{B}$ |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | $\begin{aligned} & \pm 15 \\ & \pm 100 \end{aligned}$ | -30 | 30 |  |
| Input Offset Current | los |  | 1 | $\pm 25$ | -60 | 60 |  |
| Offset Voltage Tempco ${ }^{\text {c }}$ | TC Vos |  | 1,2,3 | 10 |  | 50 | $n \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
| Input Resistance | $\mathrm{R}_{\mathrm{IN}}$ |  | 1 | $10^{12}$ |  |  | $\Omega$ |

Siliconix incorporated

ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified: $\begin{aligned} & \mathrm{V}+=5 \mathrm{~V} \\ & \mathrm{~V}-=-5 \end{aligned}$ <br> (See Test Circuit, Figure 1) | LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=85^{\circ} \mathrm{C} \\ & 3=-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{array}{r} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{array}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| INPUT (Cont'd) |  |  |  |  |  |  |  |
| Input Noise Voltage | $e_{n}$ | $R_{S}=100 \Omega$, DC to 1 Hz | 1 | 0.2 |  |  | $\mu V_{p-p}$ |
|  |  | DC to 10 Hz | 1 | 0.7 |  |  |  |
| Input Noise Current | $I_{n}$ | $f=10 \mathrm{~Hz}$ | 1 | 0.01 |  |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| DYNAMIC |  |  |  |  |  |  |  |
| Common-Mode Voltage Range ${ }^{h}$ | CMR |  | 1 |  | -4.3 | 3.5 | V |
| Common-Mode Rejection Ratio | CMRR | Within CMR | 1 | 130 | 110 |  | dB |
| Power Supply Rejection Ratio | PSRR | $\pm 3 \mathrm{~V}$ to $\pm 8 \mathrm{~V}$ | 1 | 130 | 110 |  |  |
| Internal Chopping Frequency ${ }^{\text {f }}$ | ${ }^{\mathrm{f}} \mathrm{CH}$ |  | 1 | 400 |  |  | Hz |
| Clamp ON Current ${ }^{8}$ |  | $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ | 1 | 100 | 25 |  | $\mu \mathrm{A}$ |
| Clamp OFF Current ${ }^{9}$ |  | -4.0 V $\mathrm{V}_{\text {OUT }}<4.0 \mathrm{~V}$ | 1 | 1 |  |  | pA |
| Output Voltage ${ }^{\text {e }}$ | $V_{\text {OUT }}$ | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | 1 | $\pm 4.85$ | -4.7 | 4.7 | V |
|  |  | $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ | 1 | $\pm 4.95$ |  |  |  |
| Open-Loop Voltage Gain | Avol | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{V}_{\text {OUT }}= \pm 4 \mathrm{~V}$ | 1 | 150 | 120 |  | dB |
| Unity-Gain Bandwldth | GBW |  | 1 | 0.45 |  |  | MHz |
| Slew Rate | SR | $C_{L}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | 1 | 0.5 |  |  | V/us |
| Rise Time | $t_{r}$ |  | 1 | 0.8 |  |  | यs |
| Overshoot |  |  | 1 | 20 |  |  | \% |
| SUPPLY |  |  |  |  |  |  |  |
| V+ to V-Range | $\mathrm{v}_{\mathrm{s}}$ |  | 1 |  | 5 | 16 | V |
| Supply Current | Is | $\mathrm{R}_{\mathrm{L}}=\infty$ | 1 | 2.0 |  | 35 | mA |

Siliconix incorporated

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. Output clamp not connected.
f. Pins 12 through 14 open (DIP packages only).
g. See Output CLAMP under DETAILED DESCRIPTION.
h. Limiting input current to 100 A is recommended to avoid latch-up problems.

## DIE TOPOGRAPHY



Siliconix incorporated

## TYPICAL CHARACTERSITICS



N-Channel Clamp Current vs.



P-Channel Clamp Current vs.


Open Loop Gain/Phase Shlft vs.




Input Offset Voltage vs. Chopping Frequency


Maximum Output Current vs.
Supply Voltage
$\mathrm{l} \mathrm{O}_{2}$
$(\mathrm{~mA})$



Siliconix incorporated


TEST CIRCUIT


Figure 1.

## DETAILED DESCRIPTION

## Circuit Operation

A block diagram of the chopper stabilized amplifier is shown in Figure 2. The main amplifier is connected directly to the output. The nulling amplifier, which is controlled by the oscillator/clock circuit, alternates between nulling itself and the main amplifier. The nulling potentials are stored in the external nulling capacitors. The nulling circuitry
works independent of signal level, and functions over the entire power supply and common mode range.

Charge injection at the input terminals is minimized by careful design in the input switches. Feedthrough injection, which is the main cause of chopping spikes in the output, is also minimized.

Siliconix


Figure 2. Functional Block Diagram

## Output Clamp

Overload recovery can be a significant problem in chopper stabilized designs. This is because the time constant of the filter at the output of the nulling amplifier can be measured in minutes. If the output goes to either of the supply rails, the inputs are no longer at "virtual ground". The nulling amplifier sees the differential voltage at the input as an error and tries to correct it, saturating the nulling circuit. Therefore, it is appropriate to clamp the output of the main amplifier to insure that there is a low impedance current feedback path to the summing (inverting) input of the amplifier before the output reaches either supply rail. For best results, the clamp resistance should be greater than $100 \mathrm{k} \Omega$. Output clamping does reduce the output swing slightly. Figure 3 shows the Si7652 in inverting and noninverting clamped amplifier circuits.


Figure 3(a). Inverting Amplifier with Clamp


Figure 3(b). Non-inverting Amplifier with Clamp

## DETAILED DESCRIPTION (Cont'd)

## Clock

The nomimal operating frequency of the internal clock/oscillator is 400 Hz . Although the clock is not adjustable on the 8 -pin versions of the Si7652, the 14-pin versions allow selection of either internal or external clocking. The INT/ $\overline{E X T}$ pin should be left floating for use with the internal clock, or tied to V if an external clock signal is applied to the EXT CLK IN pin. The duty cycle of the external clock is not important at lower frequencies because the internal oscillator circuitry provides a $50 \%$ switching duty cycle. When operating at frequencies above 500 Hz , a $50 \%$ to $80 \%$ positive duty cycle is preferred because the nulling capacitors are charged only when EXT CLK $\mathbb{N}$ is high. The external clock can swing between either $\mathrm{V}_{+}$and GND or $\mathrm{V}_{+}$and $\mathrm{V}_{-}$ since the logic threshold is approximately 2.5 V below V+.

To avoid capacitor imbalance during an overload, a strobe signal may be applied to EXT CLK IN. Neither capacitor will be charged if the strobe signal is low during the time that the overload is applied.

## Component Selection

The only external components required by the Si7652 are two nulling capacitors. The correct value for the capacitors when using the internal 400 Hz oscillator can be anywhere between 0.1 and $1 \mu \mathrm{~F}$. Capacitors toward the $1 \mu \mathrm{~F}$ value will allow minimum clock noise in broadband applications, while capacitors toward the $0.1 \mu \mathrm{~F}$ value will provide lower offset in limited bandwidth applications. When using an external clock, the capacitors should be scaled proportionally to the relationship of the chopping frequency to the nulling time constant.

Low grade capacitors such as ceramic are satisfactory for most applications. However, film capacitors are preferred. Low dielectric absorption capacitors such as polypropylene will yield the lowest settling at turn-on. Ceramic capacitors may take as long as several seconds to settle to within $1 \mu \mathrm{~V}$.

## APPLICATIONS

## Output Loading

The Si7652 is similar to a transconductance amplifier in that the open loop gain is proportional to load resistance. This phenomenon becomes important when the load impedance is lower than the typical $18 \mathrm{k} \Omega$ output impedance of the device. For example, the open loop gain will be 17 dB lower with a $1 \mathrm{k} \Omega$ load than with a $10 \mathrm{k} \Omega$ load. This has little importance if the amplifier is used only in DC applications, since the DC gain is typically better than 120 dB even with a $1 \mathrm{k} \Omega$ load. However, the best wideband frequency response will occur with a load resistor of $10 \mathrm{k} \Omega$ or higher. The response will be 20 dB per decade from 0.1 Hz to 500 kHz , with phase shifts of less than 2 degrees in the transition region where the main amplifier takes over from the null amplifier.

## Thermo-Electric Effects

Thermo-electric effects developed in thermocouple junctions of dissimilar materials ultimately limit precision DC measurements. Unless all junctions are at the same temperature, thermoelectric voltage from 0.1 to as high as $20-30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ will be generated. In order to realize the extremely low
offset voltages that the Si7652 can provide it is essential to take special precautions to avoid temperature gradients. All components should be shielded from air movement, especially that caused by power dissipating elements. Power supply voltages and power dissipation should be kept to a minimum, and low thermo-electric coefficient connections should be used where possible. Separation from surrounding heat dissipating elements is advised, and high impedance loads are preferable.

## Latch-up

A parasitic four-layer SCR structure is a characteristic of all junction-isolated CMOS devices. SCR action can occur under certain circumstances, drawing excessive supply current and possibly destroying the device. To avoid this condition, no voltages greater than 0.3 V beyond the supply rails should be applied to any pin. The power supplies should be established either at the same time as or before any input signals are applied. If this is not possible, the input current must be limited to less than 1 mA to avoid latch-up during the fault condition.

## Input Guarding

To fully realize the low leakage inputs of the Si7652, special care must be taken in layout and preparation of the printed circuit board. All contamination must be cleaned away with alcohol or TCE and compressed air, and the assembled board should be sealed to prevent recontamination in the future.

Even proper cleaning cannot stop all leakages since the inputs of the amplifier are adjacent to terminals that carry supply potentials. This can be reduced by placing a guard ring around the input terminals. The 14-pin package has the pins on either side of the inputs unconnected to ease the layout of the guard. An 8-pin metal can should be laid out using a 10-pin socket pattern. The two extra pins are situated one on each side of the inputs to facilitate guarding (see Figure 4(a)). The guard ring should be connected to a low-impedance point that is roughly the same voltage as the inputs. Leakages from the adjacent pins are absorbed by the guard. Figure 4 (b) gives typical guarding connections.


Bottom View
Board layout for input guarding with TO-99 package.
Figure 4 (a). Board layout for input guarding with TO-99 package

## Pin Compatibility

The 8-pin versions of the Si7652 have been laid out to correspond with the pin-out of industry standard 8 -pin devices. The only difference is the connection of the nulling capacitors to pins 1 and 8 , normally used for offset nulling on other op amps.

OP-05 and OP-07 op amp circuits can also be converted to the Si 7652 . This is done by replacing


INVERTING AMP


* USE R 3 TO COMPENSATE FOR LARGE SOURCE RESISTANCES, OR FOR CLAMP OPERATION (SEE FIGURE 3)

FOLLOWER


NON-INVERTING AMPLIFIER
Figure 4 (b). Typical Guarding Connections
the offset-null potentiometer between pins 1, 8, and $\mathrm{V}+$ by two capacitors from those pins to V -. For LM108 substitution, the compensation capacitor is replaced by the external nulling capacitors.

## Typical Applications

The Si7652 will find use wherever improved offset and bias current are required. In basic inverting (Figure 5) and noninverting (Figure 6) configurations, the only limitations are the supply voltage ( $\pm 8 \vee$ max.) and the output drive capability ( 10 k load min). These limitations can be bypassed by the use of an output boost circuit as shown in Figure 7.

## APPLICATIONS (Cont'd)

Because the combination of the two op amps form a composite amplifier, the loop gain stability should be checked carefully when the feedback network is added.


Figure 5. Inverting Amplifier


Figure 6. Non-inverting Amplifier


Figure 7. Using the 741 to Boost the Output of the Si7652


Figure 8. Nulling a High Speed Op-Amp

## Ring Demodulator/ Balanced Mixer

## FEATURES

- Low ON Resistance
- < 2\% Device Matching Error
- High Third Order Intercept Point (+35 dB)


## BENEFITS

- Usable to 250 MHz
- Low Harmonic Distortion
- Wide Dynamic Range


## APPLICATIONS

- RF Mixers
- CATV Encoders and Decoders
- Modulators
- Demodulators
- Phase Sensitive Detectors
- Pagers


## DESCRIPTION

The Si8901 Ring Demodulator/Balanced Mixer offers significant improvements for RF mixer applications where low third order harmonic distortion has been a problem. Combining matching with very low junction capacitance, (< 3 pF ), low ON resistance ( $30 \Omega$ ) and very high OFF resistance ( $>10^{9} \Omega$ ), the

Si8901 accepts an RF and a local oscillator (LO) input and provides a high fidelity IF output with typical conversion loss of -8 dB at frequencies up to 200 MHz . Available in an 8-pin TO-78 and SO-8 package, this device is specified over -25 to $85^{\circ} \mathrm{C}$ temperature range.

PIN CONFIGURATION


FUNCTION BLOCK DIAGRAM


## PERFORMANCE COMPARISON



Siliconix
incorporated
ABSOLUTE MAXIMUM RATINGS

| $V_{\text {DS }}$ Drain to Source . | ....... | 15 V | ${ }_{G D}$ Gate to D |  |  |  | -22.5 V | 0 30 V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D B}$ Draln to Substrate . |  | 22.5 V | Drain Curre |  |  |  | , | 50 mA |
| DB Source to Substrate |  |  | perating Tem | ature |  |  |  | $85^{\circ} \mathrm{C}$ |
| $V_{S B}$ Source to Substrate .. | - | 22.5 V | orage Temp |  |  |  | -65 | $150^{\circ} \mathrm{C}$ |
| $V_{G S}$ Gate to Source ..... | . . . . -22 | to 30 V | ower Dissipat | (A Pack | ge)* |  | ...... | 40 mW |
| $V_{G B}$ Gate to Substrate | ... -0 | to 30 V | Derate 5 m | C above | $5^{\circ} \mathrm{C}$ |  |  |  |
| ELECTRICAL CHARACT | TICS ${ }^{\text {a }}$ |  |  |  |  |  | $\mathrm{T}_{\mathrm{A}}=$ | $5^{\circ} \mathrm{C}$ |
|  |  |  |  |  | LIM |  |  |  |
| PARAMETER | SYMBOL | TEST C | ITIONS | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | UNIT |
| STATIC |  |  |  |  |  |  |  |  |
| Drain-Source <br> Breakdown Voltage | $V_{(B R) D S}$ | $\begin{array}{r} \mathrm{V}_{\mathrm{GS}}= \\ \mathrm{I}_{\mathrm{S}} \end{array}$ | $\begin{aligned} & =-5 \mathrm{~V} \\ & \mathrm{nA} \end{aligned}$ |  | 25 | 15 |  |  |
| Source-Drain Breakdown Voltage | $V_{(B R) S D}$ | $\begin{array}{r} V_{G D}= \\ I_{D} \end{array}$ | $\begin{aligned} & =-5 \mathrm{~V} \\ & \mathrm{nA} \end{aligned}$ |  |  | 15 |  |  |
| Drain-Substrate Breakdown Voltage | $V_{(B R) D B}$ | $V_{G B}=0$ | $\begin{aligned} & \text { Jpen } \\ & =10 \mathrm{nA} \end{aligned}$ |  |  | 22.5 |  | V |
| Source-Substrate Breakdown Voltage | $V_{(B R) S B}$ | $V_{G B}=0$ | $\begin{aligned} & \text { pen } \\ & =10 \mathrm{nA} \end{aligned}$ |  |  | 22.5 |  |  |
| Threshold Voltage | $V_{T}$ | $\begin{gathered} V_{D S} \\ I_{S}=1 \mu \end{gathered}$ | $\begin{aligned} & s=V_{T} \\ & s B=0 V \end{aligned}$ |  | 1 | 0.1 | 2.0 |  |
|  |  |  | $\mathrm{V}_{\mathrm{GS}}=5 \mathrm{~V}$ |  | 50 |  | 75 |  |
|  |  |  | $\mathrm{V}_{\mathrm{GS}}=10 \mathrm{~V}$ |  | 30 |  |  |  |
|  |  | $\begin{aligned} & \mathrm{I}_{\mathrm{D}}=10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{SB}}=0 \mathrm{~V} \end{aligned}$ | $V_{G S}=15 \mathrm{~V}$ |  | 23 |  |  | $\Omega$ |
|  |  |  | $\mathrm{V}_{\mathrm{GS}}=20 \mathrm{~V}$ |  | 19 |  |  |  |
| Resistance Matching | $\Delta r_{\text {DS }}(\mathrm{ON})$ |  | $\mathrm{V}_{\mathrm{GS}}=5 \mathrm{~V}$ |  | 3 |  | 7 |  |
| DYNAMIC |  |  |  |  |  |  |  |  |
| $\mathrm{LO}_{1}-\mathrm{LO}_{2}$ Capacitance | $\mathrm{C}_{\mathrm{gg}}$ | $V_{D S}=0 \mathrm{~V}$ | $\begin{aligned} & s=-5.5 \mathrm{~V} \\ & 4 \mathrm{~V} \end{aligned}$ |  | 4.4 |  |  | pF |
| Conversion Loss | $L_{c}$ |  |  |  | 8 |  |  |  |
| Third Order Intercept ${ }^{\text {c }}$ | $1 \mathrm{MD}_{3}$ |  |  |  | +35 |  |  |  |
| Maximum Operation Frequency | $f_{\text {max }}$ |  |  |  | 250 |  |  | MHz |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebralc convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for 'DESIGN AID ONLY, not guaranteed nor subject to production testing.

Schematic of the basic commutation-type HF double-balanced mixer using resonant-gate excitation. Recommended reading is AN85-2 "A Commutation Double-Balanced MOSFET Mixer of High Dynamic Range."


Figure 1.


Figure 2. First and Third Quadrand I-E Characteristics Showing Effect of Gate Voltage Leading to Large-Signal Overload Distortlon

Display Drivers

Siliconix incorporated

## TABLE OF CONTENTS

Introduction ..... 9-1
DF412: 4-Digit LCD Decoder/Driver ..... 9-2
Si9551/9552: Electroluminescent Row Drivers ..... 9-12
Si9553/9554/9555/9556: Electroluminescent Column Drivers ..... 9-18
Si9560: Electroluminescent Symmetric Row Driver ..... 9-27

## DISPLAY DRIVERS

## INTRODUCTION

Ever since the invention of the CRT, designers have looked for smaller, more rugged alternatives. Today, many flat panel technologies are gaining a significant share of the information display market with their compactness (often less than .5 inches thick), their rugged, solid-state construction, and their low power consumption. These display technologies are of particular interest to the military and portable computer markets, where the above criteria are most important.

Siliconix began its association with flat-panel displays by supplying 7-segment LCD drivers for use with digital panel meters. More recently, Siliconix has used its high-voltage D/CMOS power IC process to supply display drivers to Electroluminescent (EL) display manufacturers. Row and column drivers for flat panel displays are supplied for a wide range of applications from commercial desktop computers to military avionics control panels. Siliconix drivers are also specified in plasma, vacuum fluorescent, and LCD applications due to their high performance characteristics.

The Si9551 and Si9552 are first-generation open-drain row drivers designed for driving the row electrodes of electroluminescent graphics display panels. When combined with either the Si9553 and Si9554 ( 60 V ), or the Si9555 and Si9556 ( 80 V ) column drivers, they provide the interface between logic-level video control circuitry and the high-voltage display panel.

The Si9560 is a second-generation row driver designed to give higher performance and longer life to AC TFEL (Thin Film EL) panels. It features a bi-directional shift register so that only one part is required for both sides of the panel, and $225 \mathrm{~V}, 100 \mathrm{~mA}$ push-pull outputs to maximize brightness and minimize latent imaging.

The DF412 is a four digit liquid crystal display decoder/driver IC containing all of the necessary circuitry to decode up to four digits of multiplexed BCD information and derive the ac signals required to directly drive a four-digit seven-segment liquid crystal display.

## 4-Digit LCD Decoder/Driver

## FEATURES

- Decodes up to 4 7-segment BCD Digits
- Interfaces with Most Logic Families
- On Chip Oscillator
- Low Power Consumption ( 1.5 mW typ.)
- Digit Blanking


## BENEFITS

- Reduces Complexity
- Eliminates DC Bias Levels That Shorten Display Lifetime
- One External Component
- No Display Buffering Required


## APPLICATIONS

- Driving Liquid Crystal Displays
- Digital Multimeters
- Flowmeter Digital Readouts
- Portable Instruments


## DESCRIPTION

The DF412 4-digit LCD Decoder Driver is a CMOS Monolithic device employing multiplexed BCD to LCD Decoding. A single DF412 contains all of the circuitry needed to decode up to 4 digits of multiplexed BCD information and derive the AC signals needed to directly drive a 4-digit LCD display. To eliminate leading zeroes, a BCD input of 1111 blanks a digit.

An internal oscillator, its frequency being controlled by an external capacitor, develops a backplane signal (BP) that is a square wave swinging between ground ( $V_{S S}$ ) and the positive supply ( $V_{D D}$ ). Segment drivers supply square waves of the same frequency as the backplane but either in phase for an OFF segment or out of phase for an ON
segment. In this manner, the net DC potential applied between segment and backplane is zero, a necessary requirement for long display life.

Digital input levels are defined as input voltages $>4 \mathrm{~V}$ being a logic " 1 " and input voltages $<0.8 \mathrm{~V}$ being a logic " 0 " with $V_{D D}=5 \mathrm{~V}$.

BCD input data is decoded into 7-segment form using an on board ROM. The 7 -segment data is then latched into the appropriate static latches via the digit strobe inputs and control logic.

The pinout of the DF412 allows easy PC board interface to dual-in-line LCDs as well as edge connecting types of displays. The DF412 is available in the PLCC-44 package for industrial, D suffix $\left(-40\right.$ to $\left.85^{\circ} \mathrm{C}\right)$ temperature range operation.

## PIN CONFIGURATION



Siliconix
incorporated
FUNCTIONAL BLOCK DIAGRAM


ABSOLUTE MAXIMUM RATINGS
$V_{D D}-V_{S S}$.
-0.3 V to 8 V
$\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
Current at Any Pin . 10 mA

Operating Temperature (D suffix)

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} V_{D D}=5 \mathrm{~V} \\ V_{S S}=0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{OSC}}=200 \mathrm{pF} \end{gathered}$ | LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=85^{\circ} \mathrm{C} \\ & 3=-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{array}{r} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{array}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {c }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| INPUT |  |  |  |  |  |  |  |
| Digital Input Leakage Current | $I_{\text {IN(DIGITS) }}$ | $\mathrm{V}_{\mathbb{I}}=5 \mathrm{~V}$ | 1 | 0.01 |  | 1 | $\mu \mathrm{A}$ |
| Oscillator Input Current | $\operatorname{lin}_{\text {(fCLK }}$ | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ | 1 | 350 |  |  |  |
|  |  | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 1 | -350 |  |  |  |

Siliconix incorporated

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise SpecIfled:$\begin{gathered} V_{D D}=5 \mathrm{~V} \\ V_{S S}=0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{OSC}}=200 \mathrm{pF} \end{gathered}$ | LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \\ & 2=85 \\ & 3=-40 \end{aligned}$ |  |  | FIX <br> $85^{\circ} \mathrm{C}$ |  |
|  |  |  | TEMP | TYP ${ }^{\text {c }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| INPUT (Cont'd) |  |  |  |  |  |  |  |
| Digital Input <br> Logic LOW Voltage | $\mathrm{V}_{\text {INL }}$ | BCD and DS Inputs | 1 |  |  | 0.8 | V |
|  |  | Clock Input | 1 |  |  | 0.5 |  |
| Digital Input Logic HIGH Voltage | $\mathrm{V}_{\text {INH }}$ | $B C D$ and DS Inputs | 1 |  | 4 |  |  |
|  |  | Clock Input | 1 |  | 4.5 |  |  |
| OUTPUT |  |  |  |  |  |  |  |
| Segment Output Voltage in "0" State | $\underset{\text { (Segment) }}{\mathrm{V}_{\mathrm{OL}}}$ | $I_{\text {OL }}=250 \mu \mathrm{~A}$ | 1 | 0.3 |  | 0.7 | V |
|  |  | $I_{O L}=25 \mu \mathrm{~A}$ | 1 | 0.03 |  |  |  |
| Segment Output Voltage in "1" State | $\mathrm{V}_{\mathrm{OH}}$ (Segment) | $\mathrm{I}_{\mathrm{OH}}=-250 \mu \mathrm{~A}$ | 1 | 4.7 | 4.3 |  |  |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-25 \mu \mathrm{~A}$ | 1 | 4.97 |  |  |  |
| Backplane Output Voltage in "0" State | $\begin{gathered} \text { Vol } \\ \text { (Backplane) } \end{gathered}$ | $\mathrm{I}_{\mathrm{OL}}=5 \mathrm{~mA}$ | 1 | 0.3 |  | 0.7 |  |
|  |  | $\mathrm{I}_{\mathrm{OL}}=0.5 \mathrm{~mA}$ | 1 | 0.03 |  |  |  |
| Backplane Output Voltage in " 1 " State | $\mathrm{V}_{\mathrm{OH}}$ (Backplane) | $\mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA}$ | 1 | 4.7 | 4.3 |  |  |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-0.5 \mathrm{~mA}$ | 1 | 4.97 |  |  |  |
| DYNAMIC |  |  |  |  |  |  |  |
| Segment Output Rise Time | $\stackrel{{ }^{\mathrm{t}_{r}}}{\text { (Segnts) }}$ | $C_{\text {LOAD }}=200 \mathrm{pF}$ | 1 | 1 |  |  | Hs |
| Segment Output Fall Time | $\stackrel{t_{f}}{\text { (Segments) }}$ |  | 1 | 1 |  |  |  |
| Backplane Output Rise Time | $\stackrel{t_{r}}{\text { (Backplane) }}$ | $\mathrm{C}_{\text {LOAD }}=3900 \mathrm{pF}$ | 1 | 0.8 |  |  |  |
| Backplane Output Fall Time | $\mathrm{t}_{\mathrm{f}}$ (Backplane) |  | 1 | 0.8 |  |  |  |
| Backplane Frequency Minimum LCD | $\mathrm{f}_{\mathrm{BP} 1}$ | $\mathrm{C}_{\text {osc }}=3800 \mathrm{pF}$ | 1 | 30 |  |  | Hz |
| Backplane Frequency Maximum LCD | $\mathrm{f}_{\mathrm{BP} 2}$ | $\mathrm{C}_{\text {osc }}=1000 \mathrm{pF}$ | 1 | 100 |  |  |  |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{osc}}=200 \mathrm{pF} \end{gathered}$ | LIMITS |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=85^{\circ} \mathrm{C} \\ & 3=-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { D D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SUPPLY |  |  |  |  |  |  |  |
| Supply Current <br> Digital Inputs Static | IDD | See Figure 2 | 1 | 140 |  | 400 |  |
| Supply Current Digital Inputs Dynamic | IDD | See Figure 3 | 1 | 155 |  |  |  |
| Operating Supply Voltage ${ }^{\text {d }}$ | $V_{D D}$ |  | 1 | 5 | 3.5 | 6 | V |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
d. Operation over the supply voltage range is functionally tested. The dc and ac parametric testing is performed only at specific test conditions.

## PIN FUNCTION DESCRIPTION

OSC (Oscillator) -- A capacitor connected between the oscillator (OSC) and ground completes the integral clock generator. The frequency of the clock generator (fosc) is determined by the capacitance value and the $V_{D D}$ voltage, as seen in Figure 4. For driving LCDs with a 30 Hz to 100 Hz backplane frequency range, the typical oscillator capacitor is 1000 pF to 3800 pF (for $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ ). The oscillator pin can also be driven with an external clock whose output swings within $10 \%$ of $V_{D D}$ and $V_{S S}$. This is useful when synchronization of more than one DF412 is necessary, such as when driving displays of more than 4 digits on a single backplane.
BP (Backplane) -- The backplane of the liquid crystal display is driven by this pin whose output is a squarewave swinging between $V_{D D}$ and $V_{S S}$. The frequency of the backplane signal is fosc/512. Most LCDs require backplane frequencies of between 30 Hz and 100 Hz . See Figure 4 for a graph of oscillator capacitance vs. backplane frequency.

## Digit Strobes $D_{1}-D_{4}$ and $B C D$ Inputs $B_{3}, B_{2}, B_{1}$ and

 $B_{0}$-- Multiplexed BCD information is entered into the DF412 by presenting the appropriate BCD code to the inputs $B_{3}, B_{2}, B_{1}$ and $B_{0}$ and by pulsing the appropriate digit strobe input $D_{1}, D_{2}, D_{3}$, or $D_{4}$ with positive true logic i.e. $\mathrm{V}_{\text {INH }}>\left(0.8 \times \mathrm{V}_{\mathrm{DD}}\right.$ for logic 1 ,$\mathrm{V}_{\mathrm{INL}}<0.8 \mathrm{~V}$ for logic 0 . The minimum pulse width of a digit strobe should be not less than one period of the oscillator frequency. Information presented at the BCD inputs ( $\mathrm{B}_{3}, \mathrm{~B}_{2}, \mathrm{~B}_{1}, \mathrm{~B}_{0}$ ) must be valid during the digit strobe pulse. See the timing requirements in Figure 1.

The digit strobe inputs are shaped by the input logic shown in Figure 8a. This logic causes a strobe signal which is a signal clock period wide. The active time of this data load strobe (shown in Figure 8 b ) enables the BCD to 7 -segment decoding ROM, which brings the new 7 -segment data to the output latches. Delay time for data to get from BCD input to the segment outputs in typically $2 \mu \mathrm{~s}-3 \mu \mathrm{~s}$. The end of the data load strobe is triggered by the second negative clock edge following the digit strobe going high. At this edge, the segment outputs are latched, storing the 7 -segment information for this digit. This input structure is the basis for the timing requirements of the DF412, shown in Figure 1.

The digit strobe input structure can actually load more than one digit at a time from the same BCD input. The loading of multiple digits can save time for microprocessor applications, such as for zeroes, or blanks. However, all four digits cannot be simultanenously loaded due to a special decode of $D_{1} \cdot D_{2} \cdot D_{3} \cdot D_{4}$ which causes a reset of the

## PIN FUNCTION DESCRIPTION (Cont'd)

backplane divider and inhibits loading of the BCD data. Unused Digit Strobes should be tied to ground, to avoid them floating to a logic 1 condition which could cause an inadvertent reset condition. The reset condition stops the backplane square wave, putting the DF412 drive in a steady voltage state which would degrade the LCD when used in a long term application.

When ganging more than one DF412 together, it is necessary to synchronize the individual backplane signals to insure proper segment-backplane signal phase relationships. This is easily accomplished by initially pulling all digit strobe inputs high and by then driving the ganged DF412s with a common oscillator. By comparing the individual backplane
signals of two DF412s with an exclusive OR gate (see Figure 9) a continual checking of the backplane phase relationships can be accomplished. Should the individual backplane signals become out of phase an automatic reset will occur and proper phase will once again be established.

Segment Outputs -- Segments are driven with the DF412 segment outputs which generate square waves that are either in phase with the backplane for an OFF segment or out of phase with the backplane for an ON segment. Output swings of the drivers are between $V_{D D}$ and $V_{S S}$. The CMOS output drivers provide matched resistance to both $V_{D D}$ and ground, eliminating any net DC voltage component on the LCD thus maximizing display life.

|  |  |  |  |  | Display Character |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 0 | 0 | $\square$ |
|  | 0 | 0 | 0 | 1 | 1 |
|  |  | 0 | 1 | 0 | ᄃ |
|  | 0 | 0 | 1 | 1 | $\exists$ |
|  |  | 1 | 0 | 0 | 4 |
|  |  | 1 | 0 | 1 | 5 |
|  |  | 1 | 1 | 0 | E |
|  |  | 1 | 1 | 1 | 7 |
|  |  | 0 | 0 | 0 | $\theta$ |
|  |  | 0 | 0 | 1 | $\square$ |
|  |  | 0 | 1 | 0 | 己 |
|  |  | 0 | 1 | 1 | $\exists$ |
|  |  | 1 | 0 | 0 | L |
|  |  | 1 | 0 | 1 | ᄂ |
|  | 1 | 1 | 1 | 0 | E |
|  |  | 1 | 1 | 1 | BLANK |



| Recommended Drive Conditions ${ }^{*}$ | Min | Max |  |
| :--- | :--- | :---: | :---: |
| $\mathrm{t}_{\mathrm{CP}} \quad$ Clock Period | $19.5 \mu \mathrm{~s}^{* *}$ | $65 \mu \mathrm{~s}{ }^{* *}$ |  |
| $\mathrm{t}_{\mathrm{DSW}}$ | Digit Strobe Pulse Width | $\mathrm{t}_{\mathrm{CP}}+1 \mu \mathrm{~s}$ | - |
| $\mathrm{t}_{\mathrm{DSL}} \quad$ Digit Strobe Low Time | $2 \mathrm{t}_{\mathrm{CP}}$ | - |  |
| $\mathrm{t}_{\mathrm{DB} 1} \quad$ Digit Strobe to BCD Setup Time | $-\infty$ | $\mathrm{t}_{\mathrm{CP}}-2 \mu \mathrm{~s}$ |  |
| $\mathrm{t}_{\mathrm{DB} 2} \quad$ Digit Strobe to BCD Hold Time | $2 \mathrm{t}_{\mathrm{CP}}+2 \mu \mathrm{~s}$ | $\infty$ |  |

* These minimum/maximum conditions indicate the necessary conditions to insure operation. They are based on design structure (shown in Figure 8a) with sufficient guardband to allow for propagation delay changes. They are not tested nor guaranteed.
** The min-max clock periods correspond to a $30 \mathrm{~Hz}-100 \mathrm{~Hz}$ LCD backplane frequency range.

Figure 1

Siliconix
incorporated


Figure 2. Static Supply Current Test Setup


Figure 3. Dynamic Supply Current Test Setup


Input Structure


Figure 4: Backplane Frequency vs.
$C_{0 s c}$ vs. VD


Figure 5: Input Threshold vs. Positive


VDD POSITIVE SUPPLY VOLTAGE (VOLTS)

Figure 6: Supply Current vs. Temperature


TYPICAL WAVEFORMS



Figure 7. Digit Strobe Input Clrcuil


Figure 8. Digit Strobe and Clock Timing Relationships to Data Loading


Figure 9. Ganged DF412's Drive 8 Digit LCD


Figure 10. The DF412 Allows simple Interface to the LCD Display from an 8080 Microprocessor. Data Transfer is made with an 8-bit Dump. Bringing both the BCD Input and the Digit Strobes to the Chip in Parallel.


Figure 11. 4 1/2 Digit LCD-DVM


Figure 12. Simple LCD Interface with 8048 Family of Microprocessors. Data Transfer is made with two 4-Bit Ports, Loaded with 4-Bit Dumps. Note in the Flow chart that the BCD Data is latched to the expander first, then the Digit Strobe is sent out. This insures proper data being loaded in.

## Si9551/9552 Electroluminescent Row Drivers

## FEATURES

- 32 Channels Per Device
- 225 V, Open-Drain DMOS Outputs
- 80 mA Output Current Capability
- 32-Bit Shift Register
- CMOS Compatible Inputs


## APPLICATIONS

- Electroluminescent Displays
- ATE


## DESCRIPTION

The Si9551 and Si9552 are monolithic D/CMOS integrated circuits designed to drive the row electrodes of electroluminescent displays. Each driver has 32-bit shift register and 32 high voltage outputs. The Si9551 output order has been reversed from the Si9552 for circuit board layout considerations.

New data is shifted into the 32-bit register during the falling edge of the clock input. The ENABLE and STROBE lines allow the row driver signal on VSS to
be connected to all of the $Q$ outputs, none of the $Q$ outputs, or the $Q$ output selected by the shift register. Devices may be cascaded together using the serial output which is always enabled.

The Si9551 and Si9552 are available in 44-pin ceramic and plastic J-lead quad packages, and are specified over the military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) and commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ) temperature ranges.

## PIN CONFIGURATION



Order Numbers:
Ceramic: $\begin{aligned} & \text { Si9551AM } \\ & \text { Plastic: } \\ & \text { Si9551CN }\end{aligned}$


Order Numbers:

[^10]

TRUTH TABLE

| FUNCTION | CONTROL INPUTS |  |  | INTERNAL SHIFT REGISTER | Q OUTPUTS <br> (Serial output is always enabled) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | CLOCK | ENABLE | STROBE |  |  |
| LOAD | マ | X | X | $Q_{n} \rightarrow Q_{n}+1$ | Determined by ENABLE and STROBE |
|  | NOZ | $x$ | X | No Change |  |
| ENABLE | X | L | H | Determined by CLOCK | All off |
| STROBE | X | H | H |  | Data out |
|  | $x$ | $x$ | L |  | All on |

ABSOLUTE MAXIMUM RATINGS

|  | Operating Temperature (A Suffix) .......... -55 to $125^{\circ} \mathrm{C}$ <br> (C Suffix) .............. 0 to $70^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Input Voltage . . . . . . . . . . . . . . . . . -0.3 V to $\mathrm{V}_{\mathrm{L}}+0.3 \mathrm{~V}$ |  |
|  | Power Dissipation (Package)* |
| Q Output Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . 2225 V | Plastic Quad Package** . . . . . . . . . . . . . . . . . . 1700 mW |
|  | Ceramic Quad Package*** . . . . . . . . . . . . . . . 2000 mW |
| $\mathrm{V}_{\text {SS }}$ Terminal Current . . . . . . . . . . . . . . . . . . . . . . . . 1.5 A |  |
|  | * All leads welded or soldered to PC board. |
| Storage Temperature (A Suffix) . . . . . . . . . -65 to $150^{\circ} \mathrm{C}$ | ** Derate $13.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. |
| (C Suffix) . . . . . . . . -65 to $125^{\circ} \mathrm{C}$ | *** Derate $16 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{aligned} & V_{\mathrm{L}}=12 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,70^{\circ} \mathrm{C} \\ & 3=-55,0^{\circ} \mathrm{C} \end{aligned}$ |  | A SUFFIX |  | $\stackrel{C}{\text { SUFFIX }}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| INPUT |  |  |  |  |  |  |  |  |  |
| High Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $V_{L}=10.8 \mathrm{~V}$ | 1 |  | 8.1 |  | 8.1 |  | V |
|  |  | $V_{L}=15 \mathrm{~V}$ | 1 |  | 11.25 |  | 11.25 |  |  |
| Low Level Input Voltage | VIL | $V_{L}=10.8 \mathrm{~V}$ | 1 |  |  | 2.7 |  | 2.7 |  |
|  |  | $\mathrm{V}_{\mathrm{L}}=15 \mathrm{~V}$ | 1 |  |  | 3.75 |  | 3.75 |  |
| High Level Input Current | $\mathrm{I}_{\mathrm{IH}}$ | $V_{\mathbb{N}}=12 \mathrm{~V}$ | 1,2,3 |  |  | 1 |  | 1 | $\mu \mathrm{A}$ |
| Low Level Input Current | 112 | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 1,2,3 |  |  | -1 |  | -1 |  |
| Q OUTPUT ${ }^{\text {e }}$ |  |  |  |  |  |  |  |  |  |
| Low Level Output Current | IoLQ | $\mathrm{V}_{\mathrm{L}}=10.8 \mathrm{~V}$ | 1 |  | 80 |  | 80 |  | mA |
|  |  | $\mathrm{V}_{\mathrm{L}}=15 \mathrm{~V}$ | 1 |  | 90 |  | 90 |  |  |
| Low Level Output Voltage | $\mathrm{V}_{\text {OLQ }}$ | $\mathrm{I}_{\mathrm{OQ}}=80 \mathrm{~mA}$ | 1,2,3 |  |  | 30 |  | 30 | V |
| Off-State Output Current | IO(OFF) | $V_{O Q}=200 \mathrm{~V}$ | 1,2,3 |  |  | 10 |  | 10 | $\mu \mathrm{A}$ |
| Clamp Current | IOK |  | 1 |  |  | -45 |  | -45 | mA |

## SERIAL OUTPUT

| High Level Output Voltage | $\mathrm{V}_{\mathrm{OHS}}$ | $\mathrm{I}_{\mathrm{OHS}}=-100 \mu \mathrm{~A}$ | 1,2,3 | 11.5 |  | 11.5 |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low Level Output Voltage | $\mathrm{V}_{\text {OLS }}$ | $I_{\text {OLS }}=100 \mu \mathrm{~A}$ | 1,2,3 |  | 0.5 |  | 0.5 |  |
| DYNAMIC |  |  |  |  |  |  |  |  |
| Clock Frequency | $\mathrm{f}_{\text {clock }}$ |  | 1,2,3 | 0 | 4 | 0 | 4 | MHz |
| Pulse Duration Clock High or Low | ${ }^{t}{ }_{W}$ |  | 1 | 125 |  | 125 |  | ns |
| Data Setup Time before Rising Clock | ${ }^{\text {t }}$ S |  | 1 | 100 |  | 100 |  |  |
| Data Hold Time after Rising Clock | $\mathrm{t}_{\mathrm{H}}$ |  | 1 | 100 |  | 100 |  |  |

Siliconix
incorporated
ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwlse Specifled:$\begin{aligned} & \mathrm{V}_{\mathrm{L}}=12 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,70^{\circ} \mathrm{C} \\ & 3=-55,0^{\circ} \mathrm{C} \end{aligned}$ |  | A SUFFIX |  | $\stackrel{C}{\text { SUFFIX }}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | $M A X X^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| DYNAMIC (Cont ${ }^{\dagger}$ d) |  |  |  |  |  |  |  |  |  |
| Delay Time <br> High to Low Level <br> Serial Output from Clock | $t_{\text {DHL }}$ | $C_{L}=10 \mathrm{pF}$ to $\mathrm{V}_{\mathrm{SS}}$ | 1 |  |  | 150 |  | 150 |  |
| Delay Time Low to High Level Serial Output from Clock | $t_{\text {DLH }}$ |  | 1 |  |  | 200 |  | 200 | ns |
| Tunr-On Time Q Outputs fro Enable | $\mathrm{t}_{\mathrm{ON}}$ | $\begin{gathered} \mathrm{I}_{\mathrm{OL}}=50 \mathrm{~mA} \\ \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \text { to } 130 \mathrm{~V} \text { Supply } \end{gathered}$ | 1 |  |  | 500 |  | 500 |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{L}}$ Supply Voltage | $\mathrm{V}_{\mathrm{L}}$ |  | 1,2,3 |  | 10.8 | 15 | 10.8 | 15 | V |
| $\mathrm{V}_{\mathrm{L}}$ Supply Current | $I_{L}$ |  | 1,2,3 |  |  | 0.5 |  | 0.5 | mA |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. Output current measurements pulse duration $=300 \mu \mathrm{~s}$, duty cycle $=2 \%$.

## TYPICAL CHARACTERSITICS




## SCHEMATIC DIAGRAMS



TYPICAL OPERATING SEQUENCE


NOTE: During operation Clock, Data In, Enable and Strobe are referenced to the Composite Row Drive signal recelved at the VSS

Siliconix incorporated

CLOCK

DATA $\operatorname{IN}$


CLOCK

SERIAL OUT


BURN IN DIAGRAM


# Si9553/9554/9555/9556 Electroluminescent Column Drivers 

## FEATURES

- 32 Channels Per Device
- 60 V or 80 V Push-Pull Outputs
- 15 mA Output Source and Sink Current Capability
- High Speed Serial Data Input
- 32-Bit Latch


## APPLICATIONS

- Electroluminescent Displays
- Non-Impact Printers


## DESCRIPTION

The SI9553 and SI9554 are monolithic D/CMOS integrated circuits designed to drive the column electrodes of electroluminescent displays. Each device has a 32 -bit shift register, 32 -bit latch, and 32 high voltage, push-pull output drivers. The Si9553/5 channel pin out has been reversed from the Si9554/6 for circuit board layout considerations. New data is shifted into the 32-bit register during the rising edge of the clock input. Data is transferred from the shift register to the latches
when the Latch Enable is high. The Q outputs are low when Output Enable is low and determined by the latches when Output Enable is high. Devices may be cascaded together using the serial output which is always enabled.

The Si9553, Si9554, Si9555, and Si9556 are available in 44 -pin quad J-lead plastic and ceramic packages, specified over the commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ) and military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) temperature ranges.

## PIN CONFIGURATION



Siliconix
incorporated
FUNCTIONAL BLOCK DIAGRAM


ABSOLUTE MAXIMUM RATINGS


Lead Temperature ................................... . $300^{\circ} \mathrm{C}$
(1/16" from case for 10 seconds)
Power Dissipation (Package)*
Plastic Quad Package**
1700 mW
Ceramic Quad Package***
2000 mW

* All leads welded or soldered to PC board.
** Derate $13.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.
*** Derate $16 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.


Siliconix
incorporated

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  | Si9553/9554 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwlse Specifled:$\begin{gathered} V_{D D}=60 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=12 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,70^{\circ} \mathrm{C} \\ & 3=-55,0^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { C } \\ \text { SUFFIX } \\ 0 \text { to } 70^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{6}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| INPUT (Cont'd) |  |  |  |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{L}}=10.8 \mathrm{~V}$ | 1 |  |  | 2.7 |  | 2.7 |  |
|  |  | $\mathrm{V}_{\mathrm{L}}=15 \mathrm{~V}$ | 1 |  |  | 3.75 |  | 3.75 |  |
| High Level Input Current | $\mathrm{I}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$ | 1 |  |  | 1 |  | 1 |  |
| Low Level Input Current | $1 / 1$. | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ | 1 |  |  | -1 |  | -1 |  |
| Q OUTPUT ${ }^{\text {® }}$ |  |  |  |  |  |  |  |  |  |
| High Level Output Current | ІОнQ |  | 1,2,3 |  | -15 |  | -15 |  | $\cdots$ |
| Low Level Output Current | Iola |  | 1,2,3 |  | 15 |  | 15 |  | mA |
| Clamp Current | Iok |  | 1,2,3 |  |  | 20 |  | 20 |  |
| High Level Output Voltage | $\mathrm{V}_{\mathrm{OHQ}}$ | $\mathrm{I}_{\mathrm{OHQ}}=-15 \mathrm{~mA}$ | 1,2,3 |  | 50 |  | 52 |  |  |
| Low Level Output Voltage | $\mathrm{V}_{\text {OLQ }}$ | $\mathrm{I}_{\text {OLQ }}=15 \mathrm{~mA}$ | 1,2,3 |  |  | 10 |  | 8 |  |

SERIAL OUTPUT

| High Level Output Voltage | $V_{\mathrm{OHS}}$ | $\mathrm{I}_{\mathrm{OHS}}=-100 \mu \mathrm{~A}$ | $1,2,3$ |  | 11.5 |  | 11.5 |  | . |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low Level Output Voltage | $V_{\mathrm{OLS}}$ | $\mathrm{I}_{\mathrm{OLS}}=100 \mu \mathrm{~A}$ | $1,2,3$ |  |  | 0.5 |  | 0.5 | V |

DYNAMIC

| Clock Frequency | $\mathrm{f}_{\text {clock }}$ |  | 1,2,3 | 12 | 0 | 8 | 0 | 10 | MHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pulse Duration Clock High or Low | ${ }^{\text {tw }}$ |  | 1 |  | 50 |  | 50 |  | ns |
| Data Setup Time before Rising Clock | ${ }^{\text {tsu }}$ |  | 1 |  | 25 |  | 25 |  |  |
| Data Hold Time after Rising Clock | $\mathrm{t}_{\mathrm{H}}$ |  | 1 |  | 25 |  | 25 |  |  |
| Delay Time <br> High to Low Level <br> Serial Output from Clock | ${ }^{\text {t }}$ DHL | $C_{L}=10 \mathrm{pF}$ to $\mathrm{V}_{\mathrm{Ss}}$ See Delay Time Waveforms | 1 |  |  | 75 |  | 75 |  |
| Delay Time <br> Low to High Level <br> Serial Output from Clock | ${ }^{\text {t }}$ DLH |  | 1 |  |  | 75 |  | 75 |  |


| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Speclfied:$\begin{gathered} V_{D D}=60 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=12 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,70^{\circ} \mathrm{C} \\ & 3=-55,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { CUFFIX } \\ 0 \text { to } 70^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| DYNAMIC (Cont ${ }^{\text { }}$ d) |  |  |  |  |  |  |  |  |  |
| Propogation Delay Time High to Low Level Q Outputs from LE | $\mathrm{t}_{\text {PHL }}$ | $\begin{gathered} R_{L}=3.8 \mathrm{k} \Omega \text { to } V_{\mathrm{DD}} \\ \mathrm{O}_{\mathrm{LL}}=15 \mathrm{~mA} \end{gathered}$ | 1 |  |  | 500 |  | 500 |  |
| Propogation Delay Time Low to High Level Q Outputs from LE | ${ }^{\text {PPLH }}$ | $\begin{gathered} R_{\mathrm{L}}=3.8 \mathrm{k} \Omega \mathrm{to}_{\mathrm{Ss}} \\ \mathrm{I}_{\mathrm{OL}}=-15 \mathrm{~mA} \end{gathered}$ | 1 |  |  | 500 |  | 500 |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{L}}$ Supply Voltage | $\mathrm{V}_{\mathrm{L}}$ |  | 1,2,3 |  | 10.8 | 15 | 10.8 | 15 |  |
| VDD Supply Voltage | $V_{D D}$ |  | 1,2,3 |  | 0 | 60 | 0 | 60 |  |
| $\mathrm{V}_{\mathrm{L}}$ Supply Current | $I_{L}$ | $\mathrm{f}_{\text {CLOCK }}=0$ | 1 |  |  | 1 |  | 0.5 |  |
| $V_{D D}$ Supply Current | $I_{\text {DD }}$ | All Outputs High or Low | 1 |  |  | 1 |  | 1 |  |

## ELECTRICAL CHARACTERISTICS

Si9555/9556

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} V_{D D}=80 \mathrm{~V}, V_{L}=12 \mathrm{~V} \\ V_{S S}=0 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,70^{\circ} \mathrm{C} \\ & 3=-55,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { C CIX } \\ \text { SUFFIX } \\ 0 \text { to } 70^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{6}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## INPUT

| High Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $V_{L}=10.8 \mathrm{~V}$ | 1 | 8.1 |  | 8.1 |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\mathrm{L}}=15 \mathrm{~V}$ | 1 | 11.25 |  | 11.25 |  |  |
| Low Level Input Voltage | VIL | $V_{L}=10.8 \mathrm{~V}$ | 1 |  | 2.7 |  | 2.7 |  |
|  |  | $\mathrm{V}_{\mathrm{L}}=15 \mathrm{~V}$ | 1 |  | 3.75 |  | 3.75 |  |
| High Level Input Current | $1_{1 H}$ | $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$ | 1 |  | 1 |  | 1 | $\mu \mathrm{A}$ |
| Low Level Input Current | 112 | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ | 1 |  | -1 |  | -1 |  |

## Si9553/9554/9555/9556

Siliconix incorporated

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  | Si9555/9556 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} V_{D D}=80 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=12 \mathrm{~V} \\ V_{S S}=0 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,70^{\circ} \mathrm{C} \\ & 3=-55,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { C } \\ \text { SUFFIX } \\ 0 \text { to } 70^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| Q OUTPUT ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |
| High Level Output Current | $\mathrm{IOHa}^{\text {O }}$ |  | 1,2,3 |  | -15 |  | -15 |  |  |
| Low Level Output Current | Iola |  | 1,2,3 |  | 15 |  | 15 |  | mA |
| Clamp Current | $\mathrm{I}_{\mathrm{OK}}$ |  | 1,2,3 |  |  | 20 |  | 20 |  |
| High Level Output Voltage | $\mathrm{V}_{\mathrm{OHQ}}$ | $\mathrm{I}_{\mathrm{OHQ}}=-15 \mathrm{~mA}$ | 1,2,3 |  | 70 |  | 72 |  |  |
| Low Level Output Voltage | VoLQ | $\mathrm{I}_{\text {OLQ }}=15 \mathrm{~mA}$ | 1,2,3 |  |  | 10 |  | 8 |  |
| SERIAL. OUTPUT |  |  |  |  |  |  |  |  |  |
| High Level Output Voltage | $\mathrm{V}_{\mathrm{OHS}}$ | $\mathrm{I}_{\mathrm{OHS}}=-100 \mu \mathrm{~A}$ | 1,2,3 |  | 11.5 |  | 11.5 |  |  |
| Low Level Output Voltage | $\mathrm{V}_{\text {OLS }}$ | $I_{\text {OLS }}=100 \mu \mathrm{~A}$ | 1,2,3 |  |  | 0.5 |  | 0.5 |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |
| Clock Frequency | $\mathrm{f}_{\text {clock }}$ |  | 1,2,3 | 12 | 0 | 8 | 0 | 10 | MHz |
| Pulse Duration Clock High or Low | $t_{w}$ |  | 1 |  | 50 |  | 50 |  |  |
| Data Setup TIme before Rising Clock | ${ }^{\text {tsu }}$ |  | 1 |  | 25 |  | 25 |  | ns |
| Data Hold Tlme after Rising Clock | $\mathrm{t}_{\mathrm{H}}$ |  | 1 |  | 25 |  | 25 |  |  |
| $\begin{aligned} & \text { Delay Time } \\ & \text { High to Low Level } \\ & \text { Serial Output from Clock } \end{aligned}$ | ${ }^{\text {t }}$ DHL | $C_{L}=10 \mathrm{pF} \text { to } V_{S s}$ | 1 |  |  | 75 |  | 75 |  |
| Delay TIme Low to High Level Serial Output from Clock | ${ }^{\text {t }}$ LLH |  | 1 |  |  | 75 |  | 75 |  |
| Propogation Delay Time High to Low Level Q Outputs from LE | $\mathrm{t}_{\text {PHL }}$ | $\begin{gathered} R_{\mathrm{L}}=3.8 \mathrm{k} \Omega \text { to } \mathrm{V}_{\mathrm{DD}} \\ \mathrm{I}_{\mathrm{OL}}=15 \mathrm{~mA} \end{gathered}$ | 1 |  |  | 500 |  | 500 | ns |
| Propogation Delay Time Low to High Level Q Outputs from LE | $\mathrm{t}_{\mathrm{PLH}}$ | $\begin{gathered} R_{\mathrm{L}}=3.8 \mathrm{k} \Omega \mathrm{to}_{\mathrm{ss}} \\ \mathrm{I}_{\mathrm{OL}}=-15 \mathrm{~mA} \end{gathered}$ | 1 |  |  | 500 |  | 500 |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{L}}$ Supply Voltage | $\mathrm{V}_{\mathrm{L}}$ |  | 1,2,3 |  | 10.8 | 15 | 10.8 | 15 |  |
| $V_{\text {DD }}$ Supply Voltage | $V_{D D}$ |  | 1,2,3 |  | 0 | 80 | 0 | 80 |  |

Siliconix
incorporated

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} V_{D D}=80 \mathrm{~V}, V_{\mathrm{L}}=12 \mathrm{~V} \\ V_{\mathrm{SS}}=0 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,70^{\circ} \mathrm{C} \\ & 3=-55,0^{\circ} \mathrm{C} \end{aligned}$ |  | A SUFFIX -55 to $125^{\circ} \mathrm{C}$ |  | $\begin{gathered} \text { C } \\ \text { SUFFIX } \\ 0 \text { to } 70^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| SUPPLY (Cont'd) |  |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{L}}$ Supply Current | $I_{L}$ | $\mathrm{f}_{\text {CLOCK }}=0$ | 1 |  |  | 1 |  | 0.5 | mA |
| VDD Supply Current | $I_{D D}$ | All Outputs High | 1,2,3 |  |  | 5 |  | 5 |  |
|  |  | All Outputs Low | 1,2,3 |  |  | 2 |  | 2 |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. Output current measurements pulse duration $=300 \mu \mathrm{~s}$, duty cycle $=2 \%$

## TYPICAL CHARACTERSITICS



## TRUTH TABLE

| FUNCTION | CLOCK | LATCH ENABLE | OUTPUT ENABLE | INTERNAL SHIFT REGISTER | LATCHES | Q OUTPUTS <br> (Serial output is always enabled) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOAD | 5 | X | X | Shift Data | Determined <br> by Latch <br> Enable | Determined by Output Enable |
|  | NO4 | X | X | No Change |  |  |
| LATCH | X | L | X | Determined by CLOCK | Hold |  |
|  | X | H | X |  | New Data |  |
| OUTPUT ENABLE | $x$ | $x$ | L |  | Determined <br> by Latch <br> Enable | All Q outputs low |
|  | $x$ | $x$ | H |  |  | Data Out |

SCHEMATIC DIAGRAMS


TYPICAL OF ALL Q OUTPUT


TYPICAL OF SERIAL OUTPUT


TYPICAL OPERATING SEQUENCE



PROPAGATION DELAY TIMES: LATCH ENABLE TO Q OUTPUTS
 For Si9555/Si9556 use +80 V

# Electroluminescent Symmetric Row Driver 

## FEATURES

- 230 V Push-Pull Outputs
- 100 mA Source/Sink Current
- 34 Outputs Per Device
- Right/Left Shift Pin
- Polarity Output Gating


## APPLICATIONS

- Flat Panel Displays
- High-Voltage Line

Drivers

- Non-Impact Printers


## DESCRIPTION

The Si9560 is a monolithic D/CMOS integrated circuit designed to interface video controllers to the high-voltage row electrodes of $A C$ thin-film electroluminescent (ACTFEL) flat panel displays. The Si9560 features 34 push-pull outputs and shift register steering for easier use with large area ( $640 \times 200 / 400$ ) displays.

The shift register steering is controlled by the R/L shift pin which can be tied to $V_{S S}$ for clockwise, or to $V_{L}$ for counterclockwise operation. The outputs
are controlled by the OUTPUT ENABLE and POLARITY pins. New data is shifted on the falling edge of CLOCK. If OE is high, a logic high data bit will turn on the output as determined by POLARITY. POLARITY high pulls the output up to $V_{D D}$, while POLARITY low pulls the output down to $\mathrm{V}_{\text {Ss }}$.

The Si9560 is available in 44-lead plastic or ceramic J-lead quad packages, and is specified over the commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ) and industrial, D suffix ( -40 to $85^{\circ} \mathrm{C}$ ) temperature ranges.

## PIN CONFIGURATION




| FUNCTION | CLOCK | $R / L$ | SHIFT REGISTER | DATA OUT |
| :---: | :---: | :---: | :---: | :---: |
| LOAD | L | L | $Q_{n} \rightarrow Q_{n+1}$ | $Q_{34}$ |
|  | Q | H | $Q_{n} \rightarrow Q_{n-1}$ | $Q_{1}$ |
|  | No | X | No Change | No Change |


| DATA | ENABLE | POL | OUTPUT |
| :---: | :---: | :---: | :---: |
| X | L | X | All OFF |
| H | H | H | H |
| H | H | L | L |
| L | H | X | OFF |

L = Logic 0, H = Logic 1, $\mathrm{X}=$ Don't Care

Siliconix
incorporated
$V_{D D}$ ..... 240 V
$V_{L}$ ..... 16.5 V
Logic Inputs ..... -0.3 V to $\mathrm{V}_{\mathrm{L}}+0.3 \mathrm{~V}$(CK, R/L, DATA IN, POLARITY, OE)
I SS (Pulsed) ..... 1.0 A

Storage Temperature (D, C Suffix)

Operating Temperature (D Suffix) $\ldots . . . . . . .4-40$ to $85^{\circ} \mathrm{C}$
(C Suffix) $\ldots . . . . . . .0$ to $70^{\circ} \mathrm{C}$
(C Suffix)
0 to $70^{\circ} \mathrm{C}$

Power dissipation (Package) *
44-Pin Plastic Quad** .
1700 mW
44-Pin Ceramic Quad***
2000 mW

* Device mounted with all leads soldered or welded to PC board.
** Derate $13.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.
*** Derate $16 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions <br> Unless Otherwise Specified: $\begin{aligned} & V_{D D}=225 \mathrm{~V}^{\mathrm{e}} \\ & \mathrm{~V}_{\mathrm{L}}=12 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=85,70^{\circ} \mathrm{C} \\ & 3=-40,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\stackrel{D}{\text { SUFFIX }}$ |  | $\stackrel{C}{\text { SUFFIX }}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{6}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| INPUT |  |  |  |  |  |  |  |  |  |
| High Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{L}}=10.8 \mathrm{~V}$ | 1 |  | 8.1 |  | 8.1 |  | V |
|  |  | $\mathrm{V}_{\mathrm{L}}=13.2 \mathrm{~V}$ | 1 |  | 9.9 |  | 9.9 |  |  |
| Low Level Input Voltage | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{L}}=10.8 \mathrm{~V}$ | 1 |  |  | 2.7 |  | 2.7 |  |
|  |  | $\mathrm{V}_{\mathrm{L}}=13.2 \mathrm{~V}$ | 1 |  |  | 3.3 |  | 3.3 |  |
| High Level Input Current | $I_{1 H}$ | $\mathrm{V}_{1}=12 \mathrm{~V}$ | 1,2,3 |  |  | 1 |  | 1 | $\mu \mathrm{A}$ |
| Low Level Input Current | $I_{\text {IL }}$ | $\mathrm{V}_{1}=0 \mathrm{~V}$ | 1,2,3 |  |  | -1 |  | -1 |  |
| Q OUTPUTS |  |  |  |  |  |  |  |  |  |
| Off State Output Current | $I_{\text {d(OFF })}$ | $V_{D D}=V_{O}=230 \mathrm{~V}$ | 1,2,3 |  | 20 |  | 20 |  | $\mu \mathrm{A}$ |
|  |  | $V_{D D}=230 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}$ | 1,2,3 |  | -20 |  | -20 |  |  |
| High Level Output Voltage Q Outputs | $\mathrm{V}_{\mathrm{OHQ}}$ | $\mathrm{I}_{0}=-70 \mathrm{~mA}$ | 1,2,3 |  | 195 |  | 195 |  | V |
| Low Level Output Voltage Q Outputs | $V_{\text {OLQ }}$ | $10=70 \mathrm{~mA}$ | 1,2,3 |  |  | 30 |  | 30 |  |
| Low Level Q Output Current | Iola | $\mathrm{V}_{\mathrm{L}}=10.8 \mathrm{~V}$ to 13.2 V | 1 |  | 100 |  | 100 |  | mA |
| High Level Q Output Current | Ioha |  | 1 |  | -100 |  | -100 |  |  |
| Output Clamp Current | Iok |  | 1,2,3 |  | -100 | 100 | -100 | 100 |  |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \mathrm{V}_{\mathrm{DD}}=225 \mathrm{~V}^{\mathrm{e}} \\ \mathrm{~V}_{\mathrm{L}}=12 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=85,70^{\circ} \mathrm{C} \\ & 3=-40,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\stackrel{D}{\text { SUFFIX }}$ |  | $\stackrel{\mathrm{C}}{\text { SUFFIX }}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

SERIAL OUTPUT

| High Level Output Voltage Serial Output | $\mathrm{V}_{\mathrm{OHS}}$ | $\mathrm{I}_{0}=-100 \mu \mathrm{~A}$ | 1,2,3 | 11 |  | 11 |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low Level Output Voltage Serial Output | $V_{\text {OLS }}$ | $\mathrm{I}_{0}=100 \mu \mathrm{~A}$ | 1,2,3 |  | 1 |  | 1 |  |
| DYNAMIC |  |  |  |  |  |  |  |  |
| Clock Frequency | ${ }^{\text {f Clock }}$ |  | 1 | 0 | 4 | 0 | 4 | MHz |
| Pulse Duration Clock High or Low | $t_{w}$ |  | 1 | 125 |  | 125 |  | ns |
| Data Setup Time Before Falling Clock | $\mathrm{t}_{\text {sud }}$ | See Input Timing Voltage Waveforms | 1 | 100 |  | 100 |  | ns |
| Data Setup Time <br> After Falling Clock | $t_{\text {hd }}$ |  | 1 | 100 |  | 100 |  |  |
| Setup Time Clock Low Before $V_{D D}{ }^{\dagger}$ or $V_{S S} \downarrow$ | $\mathrm{t}_{\text {suc }}$ |  | 1 | 300 |  | 300 |  |  |
| Setup Time Enable High Before $V_{D D}{ }^{\dagger}$ or $V_{S S} \downarrow$ | $\mathrm{t}_{\text {sue }}$ |  | 1 | 300 |  | 300 |  |  |
| Setup Time <br> Polarity High or Low Before $V_{D D^{4}}$ or $V_{S S} \downarrow$ | $t_{\text {sup }}$ |  | 1 | 300 |  | 300 |  |  |
| Hold Time Clock High After $V_{D D t}$ or $\mathrm{V}_{\mathrm{SS}}{ }^{4}$ | $t_{\text {hc }}$ |  | 1 | 500 |  | 500 |  |  |
| Hold Time Enable High After $V_{D D t}$ or $V_{S S^{4}}$ | $t_{\text {he }}$ |  | 1 | 300 |  | 300 |  |  |
| Hold Time <br> Polarlty High or Low After $\mathrm{V}_{\mathrm{DD}} \downarrow$ or $\mathrm{V}_{\mathrm{SS}}{ }^{\dagger}$ | $t_{\text {hp }}$ |  | 1 | 300 |  | 300 |  |  |
| Delay Time High to Low Level Output from Clock | $t_{\text {dHL }}$ | $C_{L}=10 \mathrm{pF}$ to Ground | 1 |  | 150 |  | 150 |  |
| Delay Time, Low to High Level Output from Clock | $\mathrm{t}_{\mathrm{dLLH}}$ |  | 1 |  | 200 |  | 200 |  |
| Transition Time <br> High to Low Level Serlal Output | $\mathrm{t}_{\mathrm{tHL}}$ |  | 1 |  | 200 |  | 200 |  |
| Transition Time Low to High Level Serial Output | $\mathrm{t}_{\mathrm{tLH}}$ |  | 1 |  | 100 |  | 100 |  |
| High Level Turn-on Time Q Outputs from Enable | $\mathrm{t}_{\mathrm{onH}}$ | $\begin{gathered} \mathrm{I}_{\mathrm{OH}}=-50 \mathrm{~mA}, \mathrm{~V}_{\mathrm{OH}}=195 \mathrm{~V} \\ R_{\mathrm{L}}=2 \mathrm{k} \Omega \text { to } 95 \mathrm{~V} \end{gathered}$ | 1 |  | 500 |  | 500 |  |
| Low Level Turn-on Time Q Outputs from Enable | $t_{\text {onL }}$ | $\begin{gathered} \mathrm{OL}=50 \mathrm{~mA}, \quad \mathrm{~V} O L=30 \mathrm{~V} \\ \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \text { to } 130 \mathrm{~V} \end{gathered}$ | 1 |  | 500 |  | 500 |  |

Siliconix
incorporated

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{gathered} V_{D D}=225 \mathrm{~V}^{e} \\ V_{\mathrm{L}}=12 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=85,70^{\circ} \mathrm{C} \\ & 3=-40,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\stackrel{\mathrm{D}}{\text { SUFFIX }}$ |  | $\stackrel{\text { C }}{\text { SUFFIX }}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## DYNAMIC (Cont ${ }^{*}$ d)

| High Level Turn-off Time Q Outputs from Enable | $t_{\text {off }}$ | $\begin{gathered} \mathrm{I}_{\mathrm{OH}}=-50 \mathrm{~mA}, \mathrm{~V}_{\mathrm{OH}}=195 \mathrm{~V} \\ R_{\mathrm{L}}=2 \mathrm{k} \Omega \text { to } 95 \mathrm{~V} \end{gathered}$ | 1 |  |  | 1500 |  | 1500 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low Level Turn-off Time Q Outputs from Enable | $t_{\text {offl }}$ | $\begin{gathered} \mathrm{I}_{\mathrm{OL}}=50 \mathrm{~mA}, \mathrm{~V} \mathrm{OL}=30 \mathrm{~V} \\ \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \text { to } 130 \mathrm{~V} \end{gathered}$ | 1 |  |  | 500 |  | 500 |  |
| Slew Rate, $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{S S}$ |  | With One Active Output Driving a 4.7 nF Load to $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$ | 1 |  |  | 45 |  | 45 | V/us |

SUPPLY

| Logic Supply Voltage | $V_{L}$ |  | 1,2,3 | 10.8 | 15 | 10.8 | 15 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ Supply Voltage ${ }^{\text {e }}$ | $V_{D D}$ |  | 1,2,3 | 0 | 230 | 0 | 230 |  |
| Logic Supply Current | $\mathrm{I}_{\mathrm{L}}$ | $\mathrm{f}_{\text {CLOCK }}=0$ | 1,2,3 |  | 0.5 |  | 0.5 | mA |
|  |  | $\mathrm{f}_{\text {CLOCK }}=16 \mathrm{kHz}, 1$ Output ON | 1 |  | 2 |  | 2 |  |
| $\mathrm{V}_{\text {DD }}$ Supply Current | $I_{\text {D }}$ | All Outputs OFF | 1,2,3 |  | 8 |  | 5 |  |
|  |  | 1 Output ON | 1,2,3 |  | 15 |  | 10 |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for addilional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test
d. Typlcal values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. $V_{D D}$ must be $<60 \mathrm{~V}$ above $V_{S S}$ during switch transitions. Slew rate of $V_{D D}$ or $V_{S S}$ should be kept below $45 \mathrm{~V} / \mu \mathrm{us}$.
f. Output current measurements pulse duration $=300 \mu \mathrm{~s}$, duty cycle $=2 \%$.

## SCHEMATIC DIAGRAMS



## TABLE OF CONTENTS

Introduction ..... 10-1
Si7660: Monolithic CMOS Voltage Converter ..... 10-2
Si7661: Monolithic CMOS Voltage Converter ..... 10-9
Si9100/9101: 1-Watt, High-Voltage Switchmode Regulators ..... 10-16
Si9102: 1-Watt, High-Voltage Switchmode Regulator ..... 10-26
Si9110/9111: High-Voltage Switchmode Controllers ..... 10-35
Si9115/9116: OFF-Line Switchmode Controllers ..... 10-43

## POWER CONVERSION

## INTRODUCTION

Virtually every piece of electronic equipment in the world requires a dc power supply. This supply converts power from a battery or an ac line (or sometimes both) into voltages and currents which are useful to the specific piece of electronic equipment it serves. Usually, the outputs must remain constant despite changes in input voltage, output load, and ambient temperature. In addition, the supply should have high conversion efficiency; inject a minimum of noise, ripple, or distortion onto its input or output; be small in volume, light in weight, and low in cost.

Siliconix power conversion circuits bring effective solutions to the problems of supplying power to electronic systems, while meeting the above criteria. Siliconix presently supplies three types of power conversion circuits: high-voltage switchmode regulators, high-voltage switchmode controllers, and charge pump voltage converters.

The high-voltage switchmode regulators and controllers made by Siliconix employ high-performance D/CMOS power IC technology to combine CMOS current-mode controllers with high-voltage input regulation and output switching. This design allows Siliconix to build extremely high efficiency switchmode power supply circuits that can run directly from high-voltage inputs such as PBX or ISDN phone lines, or 110 VAC power lines.

The Si9100, Si9101, and Si9102 are switchmode regulators which include an integrated $5 \Omega$ output MOSFET capable of supplying up to 5 Watt loads. They can be configured in single-ended converter topologies, and can be run directly from input voltages as high as 120 V . The major applications for these devices are in telecommunications equipment such as PBX feature phones, ISDN terminals, line-powered modems, and central office electronic equipment.

The Si9110 and Si9111 are switchmode controllers with the same features as the switchmode regulators, except that a push-pull output driver is utilized for driving an external MOSFET switch for higher power applications. These devices are generally used in telecommunications power supply applications greater than 5 Watts, as well as for general purpose dc/dc power converters.

The Si9115 and Si9116 are switchmode controllers designed to run directly from the rectified 110 Volt ac power line. Typical applications are in power supplies for electronic controls in appliances, small computers, and high-voltage avionics systems.

Our family of low-cost CMOS charge pump voltage converters are used in applications where a single dc supply is available. These monolithic products feature high conversion efficiency, minimum noise and distortion, and minimum space requirements. They can be configured for voltage inversion or voltage doubling, and require only a few external components (typically 2 electrolytic capacitors). A typical application would be negative rail generation in a circuit with a battery ミapply.

The Si7660 is a charge pump converter that inverts or doubles input voltages from 1.5 Volts to 10 Volts. It features power conversion efficiencies up to $98 \%$. The Si7661 is a higher-voltage version of the Si7660 intended for input voltages from 7.5 Volts to 20 Volts.

## FEATURES

- Improved - No External Diode Required
- Conversion of +5 V Logic Supply to $\pm 5 \vee$ Supplies
- 99.7\% Typical Open Circuit Voltage Conversion Efficiency
- 95\% Typical Power Efficiency
- Operating Voltage Range of 1.5 V to 10.0 V
- Requires Only 2 Capacitors


## BENEFITS

- Inexpensive Negative

Supply from Positive
Supply

- Easy to Use
- Minimum Parts Count
- Small Size
- No Diode Drop at Output


## APPLICATIONS

- On Board Negative Supply for Dynamic RAMs
- Localized $\mu$-Processor (8080 Type) Negative Supplies
- Inexpensive Negative Supplies for Analog Switches
- Data Acquisition Systems


## DESCRIPTION

The Siliconix Si 7660 is a monolithic CMOS power supply circuit which offers unique performance advantages over previously available devices. The Si7660 performs a supply voltage conversion from positive to negative for an input range of +1.5 V to +10.0 V , resulting in a complementary output voltage of -1.5 V to -10.0 V with the addition of only 2 capacitors.

Typical applications for the Si7660 are data acquisition and microprocessor based systems where a +5 V supply is available for the digital functions, and an additional -5 V supply is required for the analog functions. The Si7660 is also ideally suited for providing low current, -5 V body bias supply for dynamic RAMs.

Contained on the chip are a voltage regulator, RC oscillator, voltage level translator, four power MOS switches, and a logic network. This logic network senses the most negative voltage in the device and
ensures that the output N -channel switch substrates are not forward-biased. The epitaxial layer prevents latch up.

The oscillator, when unloaded, oscillates at a nominal frequency of 12 kHz for an input supply voltage of 1.5 to 10 V . The "OSC" terminal may be connected to an external capacitor to lower the frequency or it may be driven by an external clock.
The "LV" terminal may be tied to GROUND to bypass the internal regulator and improve low voltage (LV) operation. At high voltages (+3.5 to +10 V ), the "LV" pin should be left disconnected.

Packaging for this device includes the 8-pin metal can, plastic miniDIP, and SO options. Performance grades include military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ), industrial, D suffix ( -40 to $85^{\circ} \mathrm{C}$ ), and commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ) temperature ranges. For additional information please refer to Applications Note AN84-2.

## PIN CONFIGURATION

|  | SO Package (Same pinout as DIP) <br> Top View |  |
| :---: | :---: | :---: |
| Order Number: <br> Plastic: Si7660CJ | Order Number: Si7660DY | Order Number: <br> Si7660AA, Si7660AA/883,Si7660BA,SI7660CA |



ABSOLUTE MAXIMUM RATINGS

| Supply Voltage .................................... 11 V | Power Dissipation:* |
| :---: | :---: |
|  | 8-Pin Metal Can** ............................... 500 mW |
| Oscillator Input Voltage -0.3 V to $\left(\mathrm{V}_{+}+0.3 \mathrm{~V}\right)$ for $\mathrm{V}_{+}<5.5 \mathrm{~V}$ | 8-Pin Plastlc DIP*** . . . . . . . . . . . . . . . . . . . . . . . 300 mW |
| -0.3 V to $(\mathrm{V}++0.3 \mathrm{~V})$ for $\mathrm{V}+<5.5 \mathrm{~V}$ <br> $(\mathrm{V}+-5.5 \mathrm{~V})$ to $(\mathrm{V}++0.3 \mathrm{~V})$ for $\mathrm{V}+>5.5 \mathrm{~V}$ | SO-8*** . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 300 mW |
| LV . . . . . . . . . . . . . . . . . . . . . No connection for V+ > 3.5 V | * All leads welded or soldered to PC board. |
|  | ** Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$. |
| Storage Temperature ( $A$ \& B Suffix) ....... -65 to $150^{\circ} \mathrm{C}$ | *** Derate $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$. |
| ( $C$ \& D Suffix) ...... -65 to $125^{\circ} \mathrm{C}$ |  |
| Operating Temperature (A Sufflx) . . . . . . . . -55 to $125^{\circ} \mathrm{C}$ |  |
| (B Suffix) . . . . . . . . . -25 to $85^{\circ} \mathrm{C}$ |  |
| (C Suffix) ........... 0 to $70^{\circ} \mathrm{C}$ |  |
| (D Suffix) . . . . . . . . . -40 to $85^{\circ} \mathrm{C}$ |  |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{aligned} & \mathrm{V}+=5 \mathrm{~V} \\ & \mathrm{C}_{\text {osc }}=0^{\mathrm{d}} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40,-20,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\stackrel{A}{\text { SUFFIX }}$ |  | $\begin{aligned} & \text { B,C,D } \\ & \text { SUFFIX } \end{aligned}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {c }}$ | $M 1 N^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| INPUT |  |  |  |  |  |  |  |  |  |
| Supply Voltage Range LOW | $V+$ L | $R_{L}=10 \mathrm{k} \Omega, \mathrm{LV}=\mathrm{GND}$ | 1,2,3 |  | 1.5 | 3.5 | 1.5 | 3.5 |  |
| Supply Voltage Range HIGH | V+ ${ }_{\text {H }}$ | $R_{L}=10 \mathrm{k} \Omega, L V=N C$ | 1,2,3 |  | 3 | 10 | 3 | 10 |  |
| Supply Current | $1+$ | $\mathrm{R}_{\mathrm{L}}=\infty, \mathrm{LV}=$ OPEN | 1,2,3 | 100 |  | 500 |  | 500 | $\mu \mathrm{A}$ |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{aligned} & V_{+}=5 \mathrm{~V} \\ & C_{o s c}=0^{d} \end{aligned}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40,-20,0^{\circ} \mathrm{C} \end{aligned}$ |  | $\stackrel{A}{\text { SUFFIX }}$ |  | $\begin{aligned} & \text { B,C,D } \\ & \text { SUFFIX } \end{aligned}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {c }}$ | $\mathrm{MIN}{ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| OUTPUT |  |  |  |  |  |  |  |  |  |
| Output Source Resistance | $R_{\text {OUT }}$ | $\begin{gathered} \mathrm{V}+=5 \mathrm{~V}, L \mathrm{LV}=\mathrm{OPEN} \\ \mathrm{I}_{0}=20 \mathrm{~mA} \end{gathered}$ | 1 <br> 3 <br> 2 | 55 |  | 100 <br> 120 <br> 150 |  | 100 <br> 120 <br> 120 | $\Omega$ |
|  |  | $\begin{gathered} V+=2 \mathrm{~V}, \mathrm{LV}=\mathrm{GND} \\ \mathrm{I}_{\mathrm{O}}=3 \mathrm{~mA} \end{gathered}$ | 1,2,3 |  |  | 300 |  | 300 |  |
| Power Conversion Efficlency | $\mathrm{PE}_{1}$ | $\mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega$ | 1 | 98 | 95 |  | 95 |  |  |
| Voltage Conversion Efficlency | $\mathrm{V}_{\text {OUT }} \mathrm{E}_{1}$ | $\mathrm{R}_{\mathrm{L}}=\infty$ | 1 | 99.9 | 97 |  | 97 |  |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |
| Oscillator Frequency ${ }^{\text {d }}$ | fosc |  | 1 | 12 |  |  |  |  | kHz |
| Oscillator Impedance | Z osc | $\mathrm{V}+=2 \mathrm{~V}, \mathrm{LV}=\mathrm{GND}$ | 1 | 1 |  |  |  |  | $M \Omega$ |
|  |  | $V+=5 \mathrm{~V}$ | 1 | 100 |  |  |  |  | $k \Omega$ |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for addiltonal information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
d. For $C_{\text {osc }}>1000 \mathrm{pF}, \mathrm{C}_{1}$ and $\mathrm{C}_{2}$ should be increased to $100 \mu \mathrm{~F} . \mathrm{C}_{1}=$ Pump Capacitor, $\mathrm{C}_{2}=$ Reservoir Capacitor.

## DIE TOPOGRAPHY



Figure 1. Operating Voltage as a


Figure 3. Output Source Resistance vs. Temperature


Figure 5. Typical Si7660 Output LV OPEN


Figure 2. Output Source Resistance as


Figure 4. Typical SI7660 Output


Figure 6. Typical Supply Current vs.


Figure 7. Oscillation Frequency as a Function of External OSC. Capacitance


Figure 8. Unloaded Oscillator Frequency as a function of Temperature


Figure 9. Power Conversion Efficiency as a Function of OSC
Frequency



## PIN DESCRIPTION

| Pin <br> Number | Symbol | Pin Description |
| :--- | :--- | :--- |
| 1 | NC | No connection. |
| 2 | CAP+ | Positive terminal connection for pump capacitor. <br> 3 |
| 4 | GND | Input and/or output ground reference. |
| 5 | CAP- | Negative terminal connection for pump capacitor. <br> 6 |
| 7 | LV | Output of the voltage converter. |
| 8 | Vow Voltage. Connection to ground shorts out internal power supply regulator for |  |
| operation below 3.5 V. |  |  |

## APPLICATIONS

The Siliconix Si7660 is a VOLTAGE source, not a CURRENT source. Therefore, any heavy load current will either greatly reduce the output voltage (possibly out of the desired range) or cause the device to go into power shutdown. To avoid problems, keep the VOLTAGE conversion concept in mind.

The Si7660 is intended for use as a voltage inverter. However, with a few added components, the inverter circuit can be rearranged to provide many different voltage levels. Some of the possibilities include voltage inversion, voltage multiplication, and even simultaneous inversion and multiplication. For more information refer to Application Note AN84-2.

There are many applications where a low current negative supply made with an Si7660 would do just as well as a full conventional negative supply or dc-to-dc converter module. Some examples are negative power supplies for microprocessors, dynamic RAMs, or data acquisition systems.

If the output ripple of the Si 7660 is too great for a particular application, the value of the pump ( $C_{1}$, Fig. 10) and reservoir ( $\mathrm{C}_{2}$, Fig. 10) capacitors can be increased to reduce this effect. However, it is important to note that increasing the capacitor size can lead to surge currents at turn-on. If the current is too great, the power dissipation of the device can be exceeded, causing destruction of the device.

The maximum recommended capacitor size is $1000 \mu \mathrm{~F}$.

The previous version of the Si7660 required a diode in series with pin 5 when operating above 6.5 V . The improved Si7660 does not require this diode. The improved version will work in existing circuits which have the diode.


Figure 10. Basic Voltage Inverter Circuit

Figure 11 shows a circuit that will produce two output voltages utilizing both of the Si 7660 features (i.e. inversion and doubling). The combined output current must be limited so the maximum device dissipation is not exceeded.
Two Si7660's can be paralleled to reduce the effective output resistance of the converter. The output voltage at a given current is increased since the voltage drop is halved when the devices are connected as shown in Figure 12.


Figure 11. Combination Inverter/Multiplier Circult


Figure 12. Paralleling Two Si7660's to Reduce the Effective Output Resistance

## BURN-IN DIAGRAM



Siliconix
incorporated

# Monolithic CMOS Voltage Converter 

## FEATURES

- Conversion of +4.5 V to +20 V Logic Supply to $-4.5 \vee$ to $-20 \vee$ Supplies
- Voltage Multiplication (VOUT $\left.=(-) n V_{\text {IN }}\right)$
- 99.7\% Typical Open Circuit Voltage Conversion Efficiency
- 95\% Typical Power Efficiency


## BENEFITS

- Inexpensive Negative Supply Generation
- Easy to Use, Requires Only 2 External Capacitors
- Minimum Parts Count
- Small Size


## APPLICATIONS

- On board Negative Supply for Dynamic RAMs
- Localized $\mu$-Processor (8080 Type) Negative Supplies
- Inexpensive Negative Supplies for Analog Switches
- Data Acquisition Systems
- Up to -20 V for Op Amps, and other Linear Circuits


## DESCRIPTION

The Siliconix Si7661 is a monolithic CMOS power supply circuit which offers unique performance advantages over previously available devices. The Si7661 performs a supply voltage conversion from positive to negative for an input range of +4.5 V to +20 V , resulting in a complementary output voltage of -4.5 V to -20 V with the addition of only 2 capacitors.

Typical applications for the Si7661 are data acquisition and microprocessor based systems, where a +4.5 to +20 V supply is available for the digital functions, and an additional -5 to -20 V supply is required for analog devices, such as op amps. The Si7661 is also ideally suited for providing low current, -5 V body bias supply for dynamic RAMs.

Contained on the chip are a voltage regulator, RC oscillator, voltage level translator, four power MOS switches, and a logic network. This logic network senses the most negative voltage in the device and ensures that the output $N$-channel switch substrates are not forward-biased. An epitaxial layer prevents latchup.

The oscillator, when unloaded, oscillates at a nominal frequency of 10 kHz for an input supply voltage of 4.5 to 20 V . The "OSC" terminal may be connected to an external capacitor to lower the frequency or it may be driven by an external clock.

The "LV" terminal may be tied to GROUND to bypass the internal regulator and improve low
voltage (LV) operation. At high voltages (+8 to +20 V ), the "LV" pin should be left disconnected.
Packaging for this device includes 8 -pin metal can and plastic MiniDIP options. Performance grades include military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ), industrial, D suffix ( -40 to $85^{\circ} \mathrm{C}$ ), and commercial, C suffix ( 0 to $70^{\circ} \mathrm{C}$ ) temperature ranges. For more information refer to AN84-2.

## PIN CONFIGURATION



Order Numbers: SI7661AA, SI7661BA, SI7661CA


Order Number:
Plastic: SI7661CJ


ABSOLUTE MAXIMUM RATINGS

| Supply Voltage ................................... 22 V |  |
| :---: | :---: |
| Oscillator Input Voltage |  |
|  |  |
|  |  |
|  | . No Connection for V+>9 V |
| Storage Temperature (A \& B Suffix) . . . . . . . -65 to $150^{\circ} \mathrm{C}$ (C Suffix) . . . . . . . . . . . -65 to $125^{\circ} \mathrm{C}$ |  |
|  |  |


Power Dissipation*
8-Pin Metal Can** . . . . . . . . . . . . . . . . . . . . . . . . . . . 500 mW
8-Pin Plastic DIP*** . . . . . . . . . . . . . . . . . . . . . . . . . 500 mW

* All leads welded or soldered to PC board.
** Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
*** Derate $6.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.


## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$C_{\text {osc }}=0^{\circ}$ | LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{array}{l\|l\|} \hline 1=25^{\circ} \mathrm{C} \\ 2=125,85,70^{\circ} \mathrm{O} \\ 3=-55,-25,0^{\circ} \mathrm{C} \end{array}$ |  | A,B,C SUFFIX |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| INPUT |  |  |  |  |  |  |  |
| Supply Voltage Range (LV) | V+ LV | $R_{L}=10 \mathrm{k} \Omega, \mathrm{LV}=0 \mathrm{~V}$ | 1,2,3 |  | 4.5 | 9 |  |
| Supply Voltage Range | V+ | $R_{L}=10 \mathrm{k} \Omega$, LV OPEN | 1,2,3 |  | 8 | 20 |  |
| Supply Current | $1+$ | $V+=4.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\infty, \mathrm{LV}=0 \mathrm{~V}$ | 1 | 100 |  | 500 | $\mu \mathrm{A}$ |
|  |  | $V_{+}=15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\infty$, LV OPEN | 1 | 0.7 |  | 2 | mA |


| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$C_{\text {osc }}=0^{\theta}$ | LIMITS |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,8 \\ & 3=-55, \end{aligned}$ |  |  | $\begin{aligned} & \text { B,C } \\ & =\text { FIX } \end{aligned}$ |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| OUTPUT |  |  |  |  |  |  |  |
| Output Source Resistance | $R_{\text {OUT }}$ | $\begin{gathered} \mathrm{V}+=4.5 \mathrm{~V}, \mathrm{LV}=0 \mathrm{~V} \\ \mathrm{I}_{\mathrm{O}}=3 \mathrm{~mA} \end{gathered}$ | 1 | 75 |  |  | $\Omega$ |
|  |  | $\begin{aligned} & V+= 15 \mathrm{~V}, \text { LV OPEN } \\ & \mathrm{I}_{\mathrm{O}}=20 \mathrm{~mA} \end{aligned}$ | 1,3 2 | 55 |  | $\begin{aligned} & 100 \\ & 120 \end{aligned}$ |  |
| Power Conversion Efficlency | $\mathrm{PE}_{1}$ | $\mathrm{V}+=15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | 1 | 92 |  |  | \% |
| Voltage Conversion Efficlency | $\mathrm{V}_{\text {OUT }} \mathrm{E}_{1}$ | $\mathrm{V}_{+}=15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\infty$ | 1 | 99.7 | 97 |  |  |
| DYNAMIC |  |  |  |  |  |  |  |
| Oscillator Frequency ${ }^{\text {e }}$ | fosc | $\mathrm{V}+=15 \mathrm{~V}$ | 1 | 10 |  |  | kHz |
| Oscillator Impedance | Z osc | $\mathrm{V}+=4.5 \mathrm{~V}, \mathrm{LV}=0 \mathrm{~V}$ | 1 | 1 |  |  | $\mathrm{M} \Omega$ |
|  |  | $\mathrm{V}+=15 \mathrm{~V}$ | 1 | 100 |  |  | $k \Omega$ |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in thls data sheet.
c. Guaranteed by design, not subject to production test.
d. Typlcal values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. For $C_{\text {osc }}>1000 \mathrm{pF}, \mathrm{C}_{1}$ and $\mathrm{C}_{2}$ should be Increased to $100 \mu \mathrm{~F} . \mathrm{C}_{1}=$ Pump Capacitor, $\mathrm{C}_{2}=$ Reservoir Capacitor.

DIE TOPOGRAPHY


Figure 1. Output Source Resistance as a Function of Supply Voltage


Figure 3. Typical Si7661 Output LV = GND


Figure 5. Supply Current vs. Temperature


Figure 2. Output Source Resistance as a


Figure 4. Typical Si7661 Output $L V=$ OPEN


Figure 6. Frequency of Oscillation as a Function of External Oscilla-


Siliconix

Figure 7. Unloaded Oscllator Frequency as a Function of Temperature


Figure 8. Si7661 Power Efficiency vs.


## SWITCHING TIME TEST CIRCUIT



## PIN DESCRIPTION

PIN SYMBOL PIN DESCRIPTION

## NUMBER

| 1 | NC |
| :--- | :--- |
| 2 | CAP+ |
| 3 | GND |
| 4 | CAP- |
| 5 | VOUT |
| 6 | LV |
| 7 | OSC |

$8 \quad \mathrm{~V}_{+} \quad$ Input voltage connection.

## APPLICATION HINTS

The Siliconix Si7661 device is a VOLTAGE source, not a CURRENT source. Therefore, any heavy load current will either greatly reduce the output voltage (possibly out of the desired range) or will cause the device to go into power shutdown. To avoid problems, keep the VOLTAGE conversion concept in mind.

The Si7661 is intended for use as a voltage inverter. However, with a few added components, the inverter circuit can be rearranged to provide many different voltage levels. Some of the possibilities include voltage inversion, voltage multiplication, and even simultaneous inversion and multiplication. For more information refer to Application Note AN84-2.

There are many applications where a low current negative supply made with an Si7661 would do just as well as a full conventional negative supply or DC-to-DC converter module. Some examples are negative power supplies for microprocessors, dynamic RAMs, or data acquisition systems.

In addition, the extended input voltage range of the Si7661 lends itself for use as a negative generator for most op-amp applications.
If the output ripple of the Si7661 is too great for a particular application, the value of the pump ( $C_{1}$, figure 9) and reservoir ( $\mathrm{C}_{2}$ ) capacitors can be increased to reduce this effect. However, it is important to note that increasing the capacitor size can lead to surge currents at turn-on. If the current is too great, the power dissipation of the device can be exceeded, causing destruction of the device. The maximum recommended capacitor size is $1000 \mu \mathrm{~F}$.


Figure 9. Basic Inverter Circuit

When an external clock is used to drive the Si7661 a $1000 \Omega$ resistor should be used between the clock source and the OSC input (pin 7) as shown in Figure 10.


Figure 10. Driving the Si7661 with an External Clock
Figure 11 shows a regulator that will operate with much less than 1 volt drop between $\mathrm{V}+$ and $\mathrm{V}_{\text {OUT }}$ at large output currents. Most three terminal voltage regulators would exhibit a drop of a volt or more under these conditions.


* The Zener Voltage sets the output of the regulator.

Figure 11. Low Loss Regulator Circuit


10

## FEATURES

- 10 to 70 V Input Range
- Current-mode Control
- On chip $150 \mathrm{~V}, 5 \Omega$ MOSFET Switch
- Reference Selection Si9100- $\pm 1 \%$ Si9101- $\pm 10 \%$
- High Efficiency Operation ( $>80 \%$ )
- Internal Start-up Circuit
- Internal Oscillator
(up to 1 MHz )


## APPLICATIONS

- ISDN Terminals
- PBX Equipment
- Modems
- Feature Telephones
- DC/DC Converters
- Distributed Power Systems


## DESCRIPTION

The Si9100/Si9101 high-voltage switchmode regulators are monolithic D/CMOS integrated circuits which contain most of the components necessary to implement a 1-watt, high-efficiency dc to dc converter. They can either be operated from a low-voltage dc supply, or directly from a 10 to 70 V unregulated dc power source.

The switchmode regulator subsystem includes high-voltage start-up circuitry, oscillator, voltage reference, current-mode PWM circuitry and a high-speed, $150 \mathrm{~V}, 5 \Omega$ MOSFET switch. Additional features include primary current sense,
$\overline{\text { SHUTDOWN }}$ and RESET logic inputs, and external clock synchronization. This device may be used with an appropriate transformer to implement most single ended isolated power converter topologies (i.e., flyback and forward), or by using an external reference can generate a +5 V non-isolated output from a -48 $V$ source.

The $\mathrm{Si} 9100 / \mathrm{Si9101}$ is available in 14-pin plastic, CerDIP and PLCC 20-pin packages, and is specified over the military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) and industrial, $D$ suffix ( -40 to $85^{\circ} \mathrm{C}$ ) temperature ranges.

PIN CONFIGURATION


CerDIP:
Si9100AK, Si9101AK
Plastic:
Si9100DJ, S19101DJ


Order Number: Si9100DN, Si9101DN

| FUNCTION | 14-pin DIP <br> Pin \# | PLCC-20* <br> Pin \# |
| :---: | :---: | :---: |
| BIAS | 1 | 2 |
| +VIN | 2 | 3 |
| DRAIN | 3 | 5 |
| SOURCE | 4 | 7 |
| $-V_{I N}$ | 5 | 8 |
| $V_{\text {CC }}$ | 6 | 9 |
| OSC OUT | 7 | 10 |
| OSC IN | 8 | 11 |
| DISCHARGE | 9 | 12 |
| VREF | 10 | 14 |
| SHUTDOWN | 11 | 16 |
| RESET | 12 | 17 |
| COMP | 13 | 18 |
| FB | 14 | 20 |

* Pins $1,4,6,13,15$ and $19=N / C$



## ABSOLUTE MAXIMUM RATINGS


Operating Temperature (A Suffix) .......... - 55 to $125^{\circ} \mathrm{C}$
(D Suffix) . ........... - -40 to $85^{\circ} \mathrm{C}$
Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) ........................... $150^{\circ} \mathrm{C}$
Power Dissipation (Package) *
14-Pin Ceramic DIP (K Suffix)** . . . . . . . . . . . . . . 1000 mW
14-Pin Plastic DIP (J Suffix)*** ................... 750 mW
20-Pin PLCC (N Suffix)**** .................... . 1400 mW
Thermal Impedance ( $\theta_{\text {JA }}$ )
14-Pin Ceramic DIP ................................ . . . $100^{\circ} \mathrm{C} / \mathrm{W}$
14-Pin Plastic DIP . . . . . . . . . . . . . . . . . . . . . . . . . . . . $167^{\circ} \mathrm{C} / \mathrm{W}$
20-Pin PLCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $90^{\circ} \mathrm{C} / \mathrm{W}$

* Device mounted with all leads soldered or welded to PC board.
** Derate $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $50^{\circ} \mathrm{C}$
*** Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$
**** Derate $11 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$


## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \text { DISCHARGE }=-\mathrm{V}_{\mathbb{I}}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V},+\mathrm{V}_{\mathbb{I}}=48 \mathrm{~V} \\ R_{\text {BIAS }}=390 \mathrm{k} \Omega \\ R_{\text {OSC }}=330 \mathrm{k} \Omega \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{array}{\|c} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{array}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

REFERENCE

| Output Voltage | $V_{R}$ | $R_{L}=10 \mathrm{M} \Omega$ <br> (See Detailed Description) | 1 | 4.0 |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Impedance | $Z_{\text {OUT }}$ |  | 1 | 30 |  |  |  |  |
| Short Circult Current |  | $V_{R E F}=-V_{\text {IN }}$ | 1 | 100 |  |  |  | $\mathrm{k} \Omega$ |
| Temperature Stability |  |  | 2,3 | 1 |  |  |  | $\mu \mathrm{~A}$ |

OSCILLATOR


Siliconix incorporated

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{gathered} \text { DISCHARGE }=-\mathrm{V}_{I N}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V},+\mathrm{V}_{I N}=48 \mathrm{~V} \\ \mathrm{R}_{\text {BIAS }}=390 \mathrm{k} \Omega \\ \mathrm{R}_{\text {OSC }}=330 \mathrm{k} \Omega \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAx ${ }^{\text {b }}$ |  |

## CURRENT LIMIT

| Threshold Voltage | $V_{\text {SOURCE }}$ | $R_{L}=100 \Omega$ from DRAIN to $V_{C C}$ <br> $V_{F B}=0 V$ | 1 | 1.2 | 1.0 | 1.4 | 1.0 | 1.4 | V |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Delay to Output | $\mathrm{t}_{\mathrm{d}}$ | $R_{\mathrm{L}}=100 \Omega$ from DRAIN to $V_{C C}$ <br> $\mathrm{~V}_{\text {SOURCE }}=1.4 \mathrm{~V}$, See Flgure 1 | 1 | 150 |  | 200 |  | 200 | ns |

## PREREGULATOR/STARTUP

| Input Voltage | $+V_{\mathbb{N}}$ | $I_{\mathbb{N}}=100 \mu \mathrm{~A}$ | 1 |  |  | 70 |  | 70 | V |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Leakage Current | $+I_{\mathbb{N}}$ | $\mathrm{V}_{\mathrm{CC}} \geq 9.4 \mathrm{~V}$ | 1 |  |  | 10 |  | 10 | $\mu \mathrm{~A}$ |
| VCC <br> Threshold Voltage |  | $\mathrm{I}_{\text {PREREGULATOR }}=10 \mu \mathrm{~A}$ | 1 | 8.6 |  | 9.4 |  | 9.4 |  |
| Undervoltage Lockout |  | $R_{L}=100 \Omega$ from DRAIN to $V_{C C}$ <br> (See Detailed Description) | 1 | 8.1 |  | 8.9 |  | 8.9 | V |


| SUPPLY |  |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current | $I_{\text {CC }}$ |  | 1 | 0.6 |  | 1.0 |  | 1.0 | mA |
| Blas Current | $I_{\text {BIAS }}$ |  | 1 | 15 |  |  |  |  | $\mu \mathrm{MA}$ |

## LOGIC

| SHUTDOWN Delay | ${ }^{\text {s }}$ S | $\begin{gathered} \mathrm{V}_{\text {SOURCE }}=-\mathrm{V}_{\text {IN }} \\ \text { See Figure } 2 \end{gathered}$ | 1 | 50 |  | 100 |  | 100 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SHUTDOWN Pulse Width }}$ | ${ }^{\text {t }}$ sw | See Figure 3 | 1 |  | 50 |  | 50 |  |  |
| RESET Pulse Width | ${ }^{\text {t }}$ WW |  | 1 |  | 50 |  | 50 |  |  |
| Latching Pulse Width SHUTDOWN and RESET LOW | ${ }^{\text {t }}$ LW |  | 1 |  | 25 |  | 25 |  |  |
| Input LOW Voltage | $\mathrm{V}_{\text {IL }}$ |  | 1 |  |  | 2.0 |  | 2.0 | V |
| Input HIGH Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 1 |  | 8.0 |  | 8.0 |  |  |
| Input Current Input Voltage HIGH | $1_{1 H}$ | $\mathrm{V}_{\mathrm{IN}}=10 \mathrm{~V}$ | 1 | 1 |  | 5 |  | 5 | $\mu \mathrm{A}$ |
| Input Current Input Voltage LOW | 112 | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ | 1 | -25 |  | -35 |  | -35 |  |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \text { DISCHARGE }=-\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V},+\mathrm{V}_{\mathbb{N}}=48 \mathrm{~V} \\ \mathrm{R}_{\text {BIAS }}=390 \mathrm{k} \Omega \\ \mathrm{R}_{\text {OSC }}=330 \mathrm{k} \Omega \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{aligned} & \text { D } \\ & \text { SUFFIX } \\ & -40 \text { to } 85^{\circ} \mathrm{C} \end{aligned}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

MOSFET SWITCH

| Breakdown Voltage | $V_{(B R) D S s}$ | $\begin{gathered} V_{\text {SOURCE }}=V_{\text {SHUTDOWN }}=0 \mathrm{~V} \\ I_{\text {DRAIN }}=100 \mu \mathrm{~A} \end{gathered}$ | 2,3 | 180 | 150 |  | 150 |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drain-Source ON Resistance ${ }^{f}$ | ros(on) | $\begin{gathered} V_{\text {SOURCE }}=0 \mathrm{~V} \\ I_{\text {DRAIN }}=100 \mathrm{~mA} \end{gathered}$ | 1 | 3 |  | 5 |  | 5 | $\Omega$ |
| Drain OFF Leakage Current | I DSs | $\begin{gathered} V_{\text {SOURCE }}=V_{\text {SHUTDOWN }}=0 \mathrm{~V} \\ V_{\text {DRAIN }}=100 \mathrm{~V} \end{gathered}$ | 1 |  |  | 10 |  | 10 | $\mu \mathrm{A}$ |
| Draln Capacitance | $C_{D S}$ | $\mathrm{V}_{\text {SOURCE }}=\mathrm{V}_{\overline{\text { SHUTDOWN }}}=0 \mathrm{~V}$ | 1 | 250 |  |  |  |  | pF |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet
c. Guaranteed by design, not subject to production test.
d. Typical values are for 'DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. C STRAY Pin $8=0 \mathrm{pF}$.
f. Temperature coefficient of $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ is $0.75 \%$ per ${ }^{\circ} \mathrm{C}$, typical.

## TIMING WAVEFORMS



Figure 1


Figure 2


Figure 3

Siliconix incorporated

## TYPICAL CHARACTERSITICS



Figure 4

( $\Omega$ )
Figure 5

DETAILED DESCRIPTION

## PREREGULATOR/STARTUP SECTION

Due to the low quiescent current requirement of the Si9100 control circuitry, bias power can be supplied from the unregulated input power source, from an external regulated low-voltage supply, or from an auxiliary "bootstrap" winding on the output inductor or transformer.

When power is first applied during startup, $+\mathrm{V}_{\mathrm{I}} \mathrm{N}$ (pin 2) will draw a constant current. The magnitude of this current is determined by a high-voltage depletion MOSFET device which is connected between $+V_{I N}$ and $V_{C C}$ (pin 6). This startup circuitry provides initial power to the IC by charging an external bypass capacitance connected to the $V_{C C}$ pin. The constant current is disabled when $V_{C C}$ exceeds 8.6 V . If $\mathrm{V}_{\mathrm{C}}$ is not forced to exceed the 8.6 V threshold, then $\mathrm{V}_{\mathrm{CC}}$ will be regulated to a nominal value of 8.6 V by the preregulator circuit.

As the supply voltage rises toward the normal operating conditions, an internal undervoltage (UV) lockout circuit keeps the output MOSFET disabled until $V_{C C}$ exceeds the undervoltage lockout threshold (typically 8.1 V ). This guarantees that the control logic will be functioning properly and that sufficient gate drive voltage is available before the MOSFET turns ON. The design of the IC is such that the undervoltage lockout threshold will not exceed the preregulator turn-off voltage. Power dissipation
can be minimized by providing an external power source to $V_{c c}$ such that the constant current source is always disabled.

NOTE: During startup or when $V_{C C}$ drops below 8.6 V the startup circuit is capable of sourcing up to 20 mA . This may lead to a high level of power dissipation in the IC (for a 48 V input, approximately 1 W ). Excessive start up time can result in device damage. See Figure 4 for calculation of power dissipation during start up.

## BIAS

To properly set the bias for the Si9100, a $390 \mathrm{k} \Omega$ resistor should be tied from BIAS (pin 1) to $-V_{I N}$ (pin 5). This determines the magnitude of bias current in all of the analog sections and the pull-up current for the $\overline{\text { SHUTDOWN }}$ and RESET pins. The current flowing in the bias resistor is nominally $15 \mu \mathrm{~A}$.

## REFERENCE SECTION

The reference section of the Si9100 consists of a temperature compensated buried zener and trimmable divider network. The output of the reference section is connected internally to the non-inverting input of the error amplifier. Nominal reference output voltage is 4.0 V . This automatically compensates for the input offset voltage in the error amplifier.

The output impedance of the reference section has been purposely made high so that a low impedance external voltage source can be used to override the internal voltage source, if desired, without otherwise altering the performance of the device.

Applications which use a separate exteranl reference, such as non-isolated converter topologies and circuits employing optical coupling in the feedback loop, do not require a trimmed voltage reference with $1 \%$ accuracy. The Si9101 accommodates the requirements of these applications at alower cost, by leaving the reference voltage untrimmed. The $10 \%$ accurate reference thus provided is sufficient to establish a dc bias point for the error amplifier.

## ERROR AMPLIFIER

Closed-loop regulation is provided by the error amplifier, which is intended for use with "around-the-amplifier" compensation. A MOS differential input stage provides for low input current. The noninverting input to the error amplifier ( $N_{\text {REF }}$ ) is internally connected to the output of the reference supply and should be bypassed with a small capacitor to ground.

## OSCILLATOR SECTION

The oscillator consists of a ring of CMOS inverters, capacitors, and a capacitor discharge switch. Frequency is set by an external resistor between the OSC IN and OSC OUT pins. (See Figure 5 for details of resistor value vs. frequency.) The DISCHARGE pin should be tied to $-V_{\text {IN }}$ for normal internal oscillator operation. A frequency divider in
the logic section limits switch duty cycle to $\leq 50 \%$ by locking the switching frequency to one half of the oscillator frequency.

Remote synchronization pulse into the OSC $\mathbb{I N}$ (pin 8) terminal. For a 5 V pulse amplitude, typical values would be 1000 pF in series with $10 \mathrm{k} \Omega$ to pin 8.

## SHUTDOWN AND RESET

$\overline{\text { SHUTDOWN (pin 11) and RESET (pin 12) are }}$ intended for overriding the output MOSFET switch via external control logic. The two inputs are fed through a latch preceding the output switch. Depending on the logic state of RESET. $\overline{\text { SHUTDOWN }}$ can be either a latched of unlatched input. The output is OFF whenever SHUTDOWN is low. By simultaneously having SHUTDOWN and RESET low, the latch is set and SHUTDOWN has no effect until RESET goes high. The truth table for these inputs is given in Table 1.

Both pins have internal current source pull-ups andcan be left disconnected when not in use. An added feature of the current sources is the ability to connect a capacitor and an open-collector driver to the $\overline{\text { SHUTDOWN }}$ or RESET pins to provide variable shutdown time.

## OUTPUT SWITCH

The output switch is a $5 \Omega, 150 \mathrm{~V}$ lateral DMOS device. Like discrete MOSFETs, the switch contains an intrinsic body-drain diode. However, the body contact in the Si9100 is connected internally to $-\mathrm{V}_{\mathrm{IN}}$ and is independent of the SOURCE.

Table 1. Truth Table for the SHUTDOWN and RESET Pins.

| SHUTDOWN | RESET | OUTPUT |
| :---: | :---: | :---: |
| H | H | Normal Operation |
| H | L | Normal Operation <br> (No Change) |
| L | H | OFF (Not Latched) |
| L | L | OFF (Latched) |
| F | L | OFF (Latched) <br> (No Change) |

Siliconix
incorporated

NON-ISOLATED 1 W SUPPLY


NON-ISOLATED 1 W SUPPLY (BUCK)

one watt flyback converter for telecommunications power supplies *


* For additional information on using the Si9100 in telecommunications and ISDN power supplies, see AN87-1 and AN87-2.


## DUAL-IN-LINE BURN-IN CIRCUIT



NOTES: 1. $\mathrm{R}_{1}=390 \mathrm{k} \Omega, 1 / 4 \mathrm{~W}$
2. $R_{2} \& R_{3}=1 \mathrm{k} \Omega, 2 \mathrm{~W}$
3. $R_{4}=100 \Omega, 1 / 4 \mathrm{~W}$
4. $R_{5}=330 \mathrm{k} \Omega, 1 / 4 \mathrm{~W}$
5. $F_{1}, F_{2}=1 / 16 \mathrm{~A}$
6. $C_{1}=0.1 \mu \mathrm{~F}, 50 \mathrm{~V}$


NOTES: 1. $\mathrm{R}_{1}=390 \mathrm{k} \Omega, 1 / 4 \mathrm{~W}$
2. $R_{2} \& R_{3}=1 \mathrm{k} \Omega, 2 \mathrm{~W}$
3. $R_{4}=100 \Omega, 1 / 4 \mathrm{~W}$
4. $R_{5}=330 \mathrm{k} \Omega, 1 / 4 \mathrm{~W}$
5. $F_{1}, F_{2}=1 / 16 \mathrm{~A}$
6. $C_{1}=0.1 \mu \mathrm{~F}, 50 \mathrm{~V}$

## 1-Watt, High-Voltage Switchmode Regulator

## FEATURES

- 10 to 120 V Input Range
- Current-mode Control
- On chip $200 \mathrm{~V}, 7 \Omega$ MOSFET Switch
- SHUTDOWN and RESET Function
- High Efficiency Operation (> 80\%)
- Internal Start-up Circuit
- Internal Oscillator
(up to 1 MHz )


## APPLICATIONS

- ISDN Terminals
- PBX Equipment
- Modems
- Feature Telephones
- DC/DC Converters
- Distributed Power Systems


## DESCRIPTION

The Si9102 high-voltage switchmode regulator is a monolithic D/CMOS integrated circuit which contains most of the components necessary to implement a 1 -watt, high-efficiency dc to dc converter. It can either be operated from a low-voltage dc supply, or directly from a 10 to 120 V unregulated dc power source.

The switchmode regulator subsystem includes high-voltage start-up circuitry, oscillator, voltage reference, current-mode PWM circuitry and a high-speed, $200 \mathrm{~V}, 7 \Omega$ MOSFET switch. Additional features include primary current sense,
$\overline{\text { SHUTDOWN }}$ and RESET logic inputs, and external clock synchronization. This device may be used with an appropriate transformer to implement most single ended isolated power converter topologies (i.e., flyback and forward), or by using an external reference can generate a +5 V non-isolated output from a -10 to -96 V source.

The Si9102 is available in 14-pin plastic, CerDIP and 20 -pin PLCC packages, and is specified over the military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) and industrial, D suffix $\left(-40\right.$ to $\left.85^{\circ} \mathrm{C}\right)$ temperature ranges.

PIN CONFIGURATION


Order Numbers:
Plastlc: Si9102AJ CerDIP: Si9102DK


Top View
Order Number:
Plastic: Si9102DN

| FUNCTION | 14-pin DIP <br> Pin \# | PLCC-20* <br> Pin \# |
| :---: | :---: | :---: |
| BIAS | 1 | 2 |
| +VIN | 2 | 3 |
| DRAIN | 3 | 5 |
| SOURCE | 4 | 7 |
| $-V_{I N}$ | 5 | 8 |
| VCC | 6 | 9 |
| OSC OUT | 7 | 10 |
| OSC IN | 8 | 11 |
| DISCHARGE | 9 | 12 |
| VREF | 10 | 14 |
| SHUTDOWN | 11 | 16 |
| RESET | 12 | 17 |
| COMP | 13 | 18 |
| FB | 14 | 20 |

[^11]Siliconix
incorporated


ABSOLUTE MAXIMUM RATINGS

Voltages Referenced to $-\mathrm{V}_{\mathbb{I}}$

| $V_{\text {cc }}$ | 15.0 V |
| :---: | :---: |
| $+\mathrm{V}_{\text {IN }}$ | 120 V |
| $V_{\text {DS }}$ | 200 V |
| $1_{D}$ (Peak) (Note 1) | 2 A |
| $l_{\text {d }}(\mathrm{rms})$ | 250 mA |
| Logic Inputs (RESET, <br> SHUTDOWN, OSC IN) | -0.3 V to $\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}$ |
| Linear Inputs (FEEDBACK, SOURCE) | $\text { . }-0.3 \vee \text { to } 7.0$ |

HV Preregulator Input Current (continuous) ......... 3 mA
Note 1: $300 \mu \mathrm{~s}$ pulse, $2 \%$ duty cycle
Storage Temperature (A Suffix) ........... - 65 to $150^{\circ} \mathrm{C}$
(D Suffix) ............ -65 to $125^{\circ} \mathrm{C}$

Operating Temperature (A Suffix) .......... - 55 to $125^{\circ} \mathrm{C}$
(D Suffix) ........... . -40 to $85^{\circ} \mathrm{C}$
Junction Temperature ( $T_{J}$ ) ........................... $150^{\circ} \mathrm{C}$
Power Dissipation (Package)*
14-Pin Ceramic DIP (K Suffix)** . . . . . . . . . . . . . . 1000 mW
14-Pin Plastic DIP (J Suffix)*** .................. 750 mW
20-Pin PLCC (N Suffix)**** ..................... 1400 mW
Thermal Impedance $\left(\theta_{\text {JA }}\right)$
14-Pin Ceramic DIP . . . . . . . . . . . . . . . . . . . . . . . . . $100^{\circ} \mathrm{C} / \mathrm{W}$
14-Pin Plastic DIP . . . . . . . . . . . . . . . . . . . . . . . . . . $167^{\circ} \mathrm{C} / \mathrm{W}$
20-Pin PLCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $90^{\circ} \mathrm{C} / \mathrm{W}$

* Device mounted with all leads soldered or welded to PC board.
** Derate $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $50^{\circ} \mathrm{C}$
*** Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$
**** Derate $11 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$

ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \text { DISCHARGE }=-V_{I N}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V},+\mathrm{V}_{\mathbb{I}}=48 \mathrm{~V} \\ R_{\text {BIAS }}=390 \mathrm{k} \Omega \\ R_{\text {OSC }}=330 \mathrm{k} \Omega \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55{\text { to } 125^{\circ} \mathrm{C}}^{2} \end{gathered}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |



## OSCILLATOR

| Maximum Frequency | fosc | $R_{\text {OSC }}=0$ | 1 | 3 | 1 |  | 1 |  | MHz |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Initial Accuracy |  | See Note e | 1 | 100 | 80 | 120 | 80 | 120 | kHz |
| Voltage Stablity | $V_{\text {OsC }}$ | $9.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq=13.5 \mathrm{~V}$ | 1 | $\pm 3$ |  |  |  |  | $\%$ |
| Temperature Coefficient |  |  | 2,3 | 500 |  |  |  |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |

## ERROR AMPLIFIER

| Feedback Input Voltage | $V_{\text {FB }}$ | FB Tied to COMP (See Detailed Description Reference Section) | 1 | 4.00 | 3.96 | 4.04 | 3.96 | 4.04 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input BIAS Current |  | $\mathrm{V}_{\mathrm{FB}}=4.0 \mathrm{~V}$ | 1 | 25 |  | 500 |  | 500 | nA |
| Open Loop Voltage Gain | Avol |  | 1 | 80 | 60 |  | 60 |  | dB |
| Unity Gain Bandwidth |  |  | 1 | 1 |  |  |  |  | MHz |
| Output Impedance | $Z_{\text {OUT }}$ |  | 1 | 50 |  |  |  |  | $k \Omega$ |
| Output Current | I OUT | Source $V_{\mathrm{FB}}=3.4 \mathrm{~V}$ | 1 | 2.0 | 1.4 |  | 1.4 |  | mA |
|  |  | $\begin{gathered} \text { Sink } \\ \mathrm{V}_{\mathrm{FB}}=4.5 \mathrm{~V} \end{gathered}$ | 1 | 0.15 | . 12 |  | . 12 |  |  |
| Power Supply Rejection | PSRR | $9.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{cc}} \leq=13.5 \mathrm{~V}$ | 1 | 70 |  |  |  |  | dB |

Siliconix incorporated

ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwlse Specified:$\begin{gathered} \text { DISCHARGE }=-\mathrm{V}_{I N}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V},+\mathrm{V}_{\mathbb{I}}=48 \mathrm{~V} \\ R_{\text {BIAS }}=390 \mathrm{k} \Omega \\ R_{\text {OSC }}=330 \mathrm{k} \Omega \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\circ}$ |  |
| CURRENT LIMIT |  |  |  |  |  |  |  |  |  |
| Threshold Voltage | $V_{\text {SOURCE }}$ | $\begin{gathered} R_{L}=100 \Omega \text { from DRAIN to } V_{C C} \\ V_{F B}=0 \mathrm{~V} \end{gathered}$ | 1 | 1.2 | 1.0 | 1.4 | 1.0 | 1.4 | V |
| Delay to Output | $t_{d}$ | $R_{L}=100 \Omega$ from DRAIN to $V_{C C}$ $\mathrm{V}_{\text {SOURCE }}=1.4 \mathrm{~V}$, See Figure 1 | 1 | 150 |  | 200 |  | 200 | ns |

## PREREGULATORISTARTUP

| Input Voltage | $+\mathrm{V}_{\mathbf{I N}}$ | $\mathrm{I}_{\mathbb{N}}=100 \mu \mathrm{~A}$ | 1 |  |  | 120 |  | 120 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Leakage Current | $+\mathbb{I N}^{\text {N }}$ | $\mathrm{V}_{\mathrm{CC}} \geq 9.4 \mathrm{~V}$ | 1 |  |  | 10 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CC}}$ Preregulator Turn-OFF <br> Threshold Voltage |  | $I_{\text {PREREGULATAR }}=10 \mu \mathrm{~A}$ | 1 | 8.6 |  | 9.4 |  | 9.4 | V |
| Undervoltage Lockout |  | $R_{L}=100 \Omega$ from DRAIN to $V_{C C}$ (See Detalled Description) | 1 | 8.1 |  | 8.9 |  | 8.9 |  |
| SUPPLY |  |  |  |  |  |  |  |  |  |
| Supply Current | Icc |  | 1 | 0.6 |  | 1.0 |  | 1.0 | mA |
| Blas Current | $I_{\text {BIAS }}$ |  | 1 | 15 |  |  |  |  | $\mu \mathrm{A}$ |
| LOGIC |  |  |  |  |  |  |  |  |  |
| SHUTDOWN Delay | ${ }^{\text {t }}$ SD | $\begin{gathered} V_{\text {SOURCE }}=-V_{I N} \\ \text { See Figure } 2 \end{gathered}$ | 1 | 50 |  | 100 |  | 100 | ns |
| SHUTDOWN Pulse Width | ${ }^{\text {t }}$ sw | See Figure 3 | 1 |  | 50 |  | 50 |  |  |
| RESET Pulse Width | ${ }^{\text {t }}$ RW |  | 1 |  | 50 |  | 50 |  |  |
| Latching Pulse Width SHUTDOWN and RESET LOW | ${ }_{\text {t }}$ W |  | 1 |  | 25 |  | 25 |  |  |
| Input LOW Voltage | $\mathrm{V}_{\text {IL }}$ |  | 1 |  |  | 2.0 |  | 2.0 | V |
| Input HIGH Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 1 |  | 8.0 |  | 8.0 |  |  |
| Input Current Input Voltage HIGH | $1_{1 H}$ | $\mathrm{V}_{\mathbb{N}}=10 \mathrm{~V}$ | 1 | 1 |  | 5 |  | 5 | $\mu \mathrm{A}$ |
| Input Current Input Voltage LOW | 112 | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ | 1 | -25 |  | -35 |  | -35 |  |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \text { DISCHARGE }=-\mathrm{V}_{I N}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V},+\mathrm{V}_{\mathrm{IN}}=48 \mathrm{~V} \\ \mathrm{R}_{\text {BIAS }}=390 \mathrm{k} \Omega \\ \mathrm{R}_{\mathrm{OSC}}=330 \mathrm{k} \Omega \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## MOSFET SWITCH

| Breakdown Voltage | $V_{(B R) D S S}$ | $\begin{gathered} \mathrm{V}_{\text {SOURCE }}=\mathrm{V}_{\text {SHUTDOWN }}=0 \mathrm{~V} \\ \text { I DRAIN }=100 \mu \mathrm{~A} \end{gathered}$ | 2,3 | 220 | 200 |  | 200 |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Draln-Source ON Resistance ${ }^{\text {e }}$ | ros(on) | $\begin{gathered} V_{\text {SOURCE }}=0 \mathrm{~V} \\ I_{\text {DRAIN }}=100 \mathrm{~mA} \end{gathered}$ | 1 | 5 |  | 7 |  | 7 | $\Omega$ |
| Drain OFF Leakage Current | IDss | $\begin{gathered} V_{\text {SOURCE }}=V_{\text {SHUTDOWN }}=0 \mathrm{~V} \\ V_{\text {DRAIN }}=100 \mathrm{~V} \end{gathered}$ | 1 |  |  | 10 |  | 10 | $\mu \mathrm{A}$ |
| Drain Capacitance | $C_{\text {ds }}$ | $\mathrm{V}_{\text {SOURCE }}=\mathrm{V}_{\text {SHUTDOWN }}=0 \mathrm{~V}$ | 1 | 250 |  |  |  |  | pF |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. Temperature coefficient of $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ is $0.75 \%$ per ${ }^{\circ} \mathrm{C}$, typical.
f. C Stray Pin $8=0 \mathrm{pF}$.

## TIMING WAVEFORMS



Figure 1


Figure 2


Figure 3

Siliconix incorporated


Figure 4

$(\Omega)$
Figure 5

## DETAILED DESCRIPTION

## PREREGULATOR/STARTUP SECTION

Due to the low quiescent current requirement of the Si9102 control circuitry, bias power can be supplied from the unregulated input power source, from an external regulated low-voltage supply, or from an auxiliary "bootstrap" winding on the output inductor or transformer.

When power is first applied during startup, $+\mathrm{V}_{\text {IN }}$ (pin 2) will draw a constant current. The magnitude of this current is determined by a high-voltage depletion MOSFET device which is connected between $+\mathrm{V}_{1 \mathrm{~N}}$ and $\mathrm{V}_{\mathrm{CC}}$ (pin 6). This startup circuitry provides initial power to the IC by charging an external bypass capacitance connected to the $\mathrm{V}_{\mathrm{CC}}$ pin. The constant current is disabled when $\mathrm{V}_{\mathrm{Cc}}$ exceeds 8.6 V . If $\mathrm{V}_{\mathrm{cc}}$ is not forced to exceed the 8.6 V threshold, then $\mathrm{V}_{\mathrm{CC}}$ will be regulated to a nominal value of 8.6 V by the preregulator circuit.

As the supply voltage rises toward the normal operating conditions, an internal undervoltage (UV) lockout circuit keeps the output MOSFET disabled until $V_{C C}$ exceeds the undervoltage lockout threshold (typically 8.1 V ). This guarantees that the control logic will be functioning properly and that sufficient gate drive voltage is available before the

MOSFET turns ON. The design of the IC is such that the undervoltage lockout threshold will not exceed the preregulator turn-off voltage. Power dissipation can be minimized by providing an external power source to $\mathrm{V}_{\mathrm{CC}}$ such that the constant current source is always disabled.

NOTE: During startup or when $\mathrm{V}_{\mathrm{cc}}$ drops below 8.6 V the startup circuit is capable of sourcing up to 20 mA . This may lead to a high level of power dissipation in the IC (for a 96 V input, approximately 2 W ). Excessive start up time can result in device damage. See Figure 4 for calculation of power dissipation during start up.

## BIAS

To properly set the bias for the Si9102, a $390 \mathrm{k} \Omega$ resistor should be tied from BIAS (pin 1) to $-\mathrm{V}_{\text {IN }}$ (pin 5). This determines the magnitude of bias current in all of the analog sections and the pull-up current for the SHUTDOWN and RESET pins. The current flowing in the bias resistor is nominally $15 \mu \mathrm{~A}$.

## REFERENCE SECTION

The reference section of the Si9102 consists of a temperature compensated buried zener and trimmable divider network. The output of the
reference section is connected internally to the non-inverting input of the error amplifier. Nominal reference output voltage is 4.0 V . The trimming procedure that is used on the Si 9102 brings the output of the error amplifier (which is configured for unity gain during trimming) to within $\pm 1 \%$ of 4.0 V . This automatically compensates for the input offset voltage in the error amplifier.

The output impedance of the reference section has been purposely made high so that a low impedance external voltage source can be used to override the internal voltage source, if desired, without otherwise altering the performance of the device.

## ERROR AMPLIFIER

Closed-loop regulation is provided by the error amplifier, which is intended for use with "around-the-amplifier" compensation. A MOS differential input stage provides for low input current. The noninverting input to the error amplifier ( $V_{\text {REF }}$ ) is internally connected to the output of the reference supply and should be bypassed with a small capacitor to ground.

## OSCILLATOR SECTION

The oscillator consists of a ring of CMOS inverters, capacitors, and a capacitor discharge switch. Frequency is set by an external resistor between the OSC IN and OSC OUT pins. (See Figure 5 for details of resistor value vs. frequency.) The DISCHARGE pin should be tied to $-V_{I N}$ for normal internal oscillator operation. A frequency divider in the logic section limits switch duty cycle to $\leq 50 \%$ by locking the switching frequency to one half of the oscillator frequency.

Remote synchronization can be accomplished by capacitive coupling of a SYNCHRONIZATION pulse into the OSC $\mathbb{I N}$ (pin 8) terminal. For a 5 V pulse amplitude, typical values would be 1000 pF in series with $10 \mathrm{k} \Omega$ to pin 8.

## SHUTDOWN AND RESET

$\overline{\text { SHUTDOWN (pin 11) and RESET (pin 12) are }}$ intended for overriding the output MOSFET switch via external control logic. The two inputs are fed through a latch preceding the output switch. Depending on the logic state of RESET. SHUTDOWN can be either a latched of unlatched input. The output is OFF whenever SHUTDOWN is low. By simultaneously having SHUTDOWN and RESET low, the latch is set and SHUTDOWN has no effect until RESET goes high. The truth table for these inputs is given in Table 1.

Both pins have internal current source pull-ups and can be left disconnected when not in use. An added feature of the current sources is the ability to connect a capacitor and an open-collector driver to the SHUTDOWN or RESET pins to provide variable shutdown time.

Table 1. Truth Table for the SHUTDOWN and RESET Pins.

| SHUTDOWN | RESET | OUTPUT |
| :---: | :---: | :---: |
| H | H | Normal Operation <br> H |
| L | Normal Operation <br> (No Change) |  |
| L | H | OFF (Not Latched) |
| F | L | OFF (Latched) <br> OFF (Latched) <br> (No Change) |

## OUTPUT SWITCH

The output switch is a $7 \Omega, 200 \mathrm{~V}$ lateral DMOS device. Like discrete MOSFETs, the switch contains an intrinsic body-drain diode. However, the body contact in the Si9102 is connected internally to $-\mathrm{V}_{\text {IN }}$ and is independent of the SOURCE.

FLYBACK CONVERTER FOR DOUBLE BATTERY TELECOMMUNICATIONS POWER SUPPLIES


DUAL-IN-LINE BURN-IN CIRCUIT


NOTES: $\quad R_{1}=390 \mathrm{k} \Omega, 1 / 4 \mathrm{~W}$
$R_{2}=1 \mathrm{k} \Omega, 2 \mathrm{~W}$
$R_{3}=1 \mathrm{k} \Omega, 2 \mathrm{~W}$
$R_{4}=100 \Omega, 1 / 4 \mathrm{~W}$
$R_{5}=330 \mathrm{k} \Omega, 1 / 4 \mathrm{~W}$
$C_{1}=0.1 \mu \mathrm{~F}, 50 \mathrm{~V}$


NOTES:
$\mathrm{R}_{1}=390 \mathrm{k} \Omega, 1 / 4 \mathrm{~W}$
$R_{2}=1 \mathrm{k} \Omega, 2 \mathrm{~W}$
$R_{3}=1 \mathrm{k} \Omega, 2 \mathrm{~W}$
$R_{4}=100 \Omega, 1 / 4 \mathrm{~W}$
$R_{5}=330 \mathrm{k} \Omega, 1 / 4 \mathrm{~W}$
$\mathrm{C}_{1}=0.1 \mu \mathrm{~F}, 50 \mathrm{~V}$

## FEATURES

- 10 to 120 V Input Range
- Current-mode Control
- High-Speed, Source-Sink Output Drive
- High Efficiency Operation (> 80\%)
- Internal Start-up Circuit
- Internal Oscillator (up to 1 MHz )
- Reference Selection

Si9110- $\pm 1 \%$
Si9111 - $\pm 10 \%$

## APPLICATIONS

- DC/DC Converters
- Distributed Power Systems
- ISDN Equipment
- PBX Equipment
- Modems


## DESCRIPTION

The Si9110/9111 are D/CMOS integrated circuits designed for use as high-performance switchmode controllers. A high-voltage DMOS input allows the controller to work over a wide range of input voltages ( $10-$ to $120-\mathrm{VDC}$ ). Current-mode PWM control circuitry is implemented in CMOS to reduce internal power consumption to less than 10 mW .

The on-chip oscillator frequency is set by an external resistor, and can be easily synchronized to an external system clock. SHUTDOWN and RESET inputs allow external logic control, and these inputs can also be used to provide a variable shutdown
time for fault protection. A push-pull output driver provides high-speed switching for MOSPOWER devices large enough to supply 50 W of output power. When combined with an output MOSFET and transformer, the Si9110 or Si9111 can be used to implement most single-ended power converter topologies (i.e., flyback and forward).

The Si9110 and Si9111 are available in 14-pin plastic, SO-IC and CerDIP packages, and are specified over the military, A suffix ( -55 to $125^{\circ} \mathrm{C}$ ) and industrial, D suffix ( -40 to $85^{\circ} \mathrm{C}$ ) temperature ranges.

PIN CONFIGURATION


## FUNCTIONAL BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS



Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) ........................... . $150^{\circ} \mathrm{C}$
Power Dissipation (Package)*
14-Pin Ceramic DIP (K Suffix)** . . . . . . . . . . . . . . . 1000 mW
14-Pin Plastic DIP (J Suffix)*** .................. . 750 mW
14-Pin SO-IC (Y Suffix)**** ..................... . . 800 mW
Thermal Impedance ( $\theta_{\mathrm{JA}}$ )
14-Pin Ceramic DIP . . . . . . . . . . . . . . . . . . . . . . . . . . $100^{\circ} \mathrm{C} / \mathrm{W}$
14-Pin Plastic DIP . . . . . . . . . . . . . . . . . . . . . . . . . . . $167^{\circ} \mathrm{C} / \mathrm{W}$
14-Pin SO-IC ...................................... . . . . $140^{\circ} \mathrm{C} / \mathrm{W}$

* Device mounted with all leads soldered or welded to PC board.
** Derate $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $50^{\circ} \mathrm{C}$
*** Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$
**** Derate $7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$

Siliconix incorporated

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$\begin{gathered} \text { DISCHARGE }=-V_{\mathbb{I N}}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V},+\mathrm{V}_{\mathbb{I}}=48 \mathrm{~V} \\ R_{\text {BIAS }}=390 \mathrm{k} \Omega \\ R_{\text {OSC }}=330 \mathrm{k} \Omega \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFIX } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | Max ${ }^{\text {b }}$ |  |
| REFERENCE |  |  |  |  |  |  |  |  |  |
| Output Voltage | $V_{\text {R }}$ | $\begin{gathered} R_{\mathrm{L}}=10 \mathrm{M} \Omega \\ \text { (See Detailed Description) } \end{gathered}$ | 1 | 4.0 |  |  |  |  | V |
| Output Impedance | $Z_{\text {OUT }}$ |  | 1 | 30 |  |  |  |  | $k \Omega$ |
| Short Circuit Current |  | $V_{\text {REF }}=-V_{\text {IN }}$ | 1 | 100 |  |  |  |  | $\mu \mathrm{A}$ |
| Temperature Stability |  |  | 2,3 | 1 |  |  |  |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |

## OSCILLATOR

| Maximum Frequency | fosc | $R_{\text {OSC }}=0$ | 1 | 3 | 1 |  | 1 |  | MHz |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Initial Accuracy |  | See Note e | 1 | 100 | 80 | 120 | 80 | 120 | kHz |
| Voltage Stability | $V_{\text {Osc }}$ | $9.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq=13.5 \mathrm{~V}$ | 1 | $\pm 3$ |  |  |  |  | $\%$ |
| Temperature Coefficient |  |  | 2,3 | 500 |  |  |  |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |

## ERROR AMPLIFIER

| Feedback Input Voltage | $V_{\text {FB }}$ | FB Tied to COMP <br> See <br> Detailed Description <br> Reference Section | Si9110 | 1 | 4.00 | 3.96 | 4.04 | 3.96 | 4.04 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | S19111 | 1 | 4.00 | 3.60 | 4.40 | 3.60 | 4.40 |  |
| Input BIAS Current |  | $\mathrm{V}_{\mathrm{FB}}=4.0 \mathrm{~V}$ |  | 1 | 25 |  | 500 |  | 500 | nA |
| Open Loop Voltage Gain | AVol |  |  | 1 | 80 | 60 |  | 60 |  | dB |
| Unity Gain Bandwldth |  |  |  | 1 | 1 |  |  |  |  | MHz |
| Output Impedance | $\mathrm{Z}_{\text {OUT }}$ |  |  | 1 | 50 |  |  |  |  | $k \Omega$ |
| Output Current | I OUT | $\begin{array}{r} \text { Source } \\ V_{F B}=3.4 \end{array}$ |  | 1 | 2.0 | 1.4 |  | 1.4 |  | mA |
|  |  | $\begin{gathered} \text { Sink } \\ \mathrm{V}_{\mathrm{FB}}=4.5 \end{gathered}$ |  | 1 | 0.15 | . 12 |  | . 12 |  |  |
| Power Supply Rejection | PSRR | $9.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq=13.5 \mathrm{~V}$ |  | 1 | 70 |  |  |  |  | dB |

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{gathered} \text { DISCHARGE }=-\mathrm{V}_{I N}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V},+\mathrm{V}_{\mathbb{N}}=48 \mathrm{~V} \\ \text { R }_{\text {BIAS }}=390 \mathrm{k} \Omega \\ \text { R }_{\text {OSC }}=330 \mathrm{k} \Omega \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \end{aligned}$ |  | A SUFFIX -55 to $125^{\circ} \mathrm{C}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

## CURRENT LIMIT

| Threshold Voltage | $V_{\text {SOURCE }}$ | $V_{F B}=0 \mathrm{~V}$ | 1 | 1.2 | 1.0 | 1.4 | 1.0 | 1.4 | V |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Delay to Output | $\mathrm{t}_{\mathrm{d}}$ | $\mathrm{V}_{\text {SENSE }}=1.4 \mathrm{~V}$, See Figure 1 | 1 | 100 |  | 150 |  | 150 | ns |

## PREREGULATOR/STARTUP

| Input Voltage | $+\mathrm{V}_{\mathbb{N}}$ | $I_{\mathbb{N}}=10 \mu \mathrm{~A}$ | 1 |  | 120 | 120 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Leakage Current | $+_{1 N}$ | $\mathrm{V}_{\mathrm{CC}} \geq 9.4 \mathrm{~V}$ | 1 |  | 10 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {cc }}$ Preregulator Turn-OFF <br> Threshold Voltage |  | $I_{\text {PREREGULATOR }}=10 \mu \mathrm{~A}$ | 1 | 8.6 | 9.4 | 9.4 | V |
| Undervoltage Lockout |  | $\begin{gathered} \text { Ioutput }=1 \mathrm{~mA} \\ \text { (See Detalled Description) } \end{gathered}$ | 1 | 8.1 | 8.9 | 8.9 |  |

SUPPLY

| Supply Current | ICC |  | 1 | 0.6 |  | 1.0 |  | 1.0 | mA |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Blas Current | $I_{\text {BIAS }}$ |  | 1 | 15 |  |  |  |  | $\mu \mathrm{~A}$ |



Siliconix
incorporated

## ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{gathered} \text { DISCHARGE }=-\mathrm{V}_{\mathbb{I}}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V},+\mathrm{V}_{\mathbb{I}}=48 \mathrm{~V} \\ R_{\text {BIAS }}=390 \mathrm{k} \Omega \\ R_{\text {OSC }}=330 \mathrm{k} \Omega \end{gathered}$ | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=125,85^{\circ} \mathrm{C} \\ & 3=-55,-40^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { A } \\ \text { SUFFix } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { D } \\ \text { SUFFIX } \\ -40 \text { to } 85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |


| OUTPUT |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output HIGH Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\text {OUT }}=1 \mathrm{~mA}$ | 1 2,3 |  | $\begin{aligned} & 9.90 \\ & 9.75 \end{aligned}$ |  | $\begin{aligned} & 9.90 \\ & 9.75 \end{aligned}$ |  | V |
| Output LOW Voltage | VoL | $\mathrm{I}_{\text {OUT }}=-1 \mathrm{~mA}$ | 1 2,3 |  |  | 0.10 0.25 |  | $\begin{aligned} & 0.10 \\ & 0.25 \end{aligned}$ |  |
| Ouput Resistance | Rout |  | 1 2,3 | 20 25 |  | 30 50 |  | 30 35 | $\Omega$ |
| Rise Time | $\mathrm{t}_{\mathrm{r}}$ | $C_{L}=500 \mathrm{pF}$ | 1 | 40 |  | 75 |  | 75 | ns |
| Fall Time | $\mathrm{t}_{\text {f }}$ |  | 1 | 40 |  | 75 |  | 75 |  |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for'DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. CSTRAY Pin $8=0 \mathrm{pF}$.


Figure 3


Figure 4

$(\Omega)$
Figure 5

## DETAILED DESCRIPTION

## PREREGULATOR/STARTUP SECTION

Due to the low quiescent current requirement of the Si9110/Si9111 control circuitry, bias power can be supplied from the unregulated input power source, from an external regulated low-voltage supply, or from an auxiliary "bootstrap" winding on the output inductor or transformer.

When power is first applied during startup, $+\mathrm{V}_{\mathrm{IN}}$ (pin 2) will draw a constant current. The magnitude of this current is determined by a high-voltage depletion MOSFET device which is connected between $+V_{\text {IN }}$ and $V_{C C}$ (pin 6). This startup circuitry provides initial power to the IC by charging an external bypass capacitance connected to the $V_{C C}$ pin. The constant current is disabled when $V_{C C}$ exceeds 8.6 V . If $\mathrm{V}_{\mathrm{cc}}$ is not forced to exceed the 8.6 V threshold, then $\mathrm{V}_{\mathrm{CC}}$ will be regulated to a nominal value of 8.6 V by the preregulator circuit.

As the supply voltage rises toward the normal operating conditions, an internal undervoltage (UV) lockout circuit keeps the output MOSFET disabled until $V_{C C}$ exceeds the undervoltage lockout threshold (typically 8.1 V). This guarantees that the control logic will be functioning properly and that sufficient gate drive voltage is available before the

MOSFET turns ON. The design of the IC is such that the undervoltage lockout threshold will not exceed the preregulator turn-off voltage. Power dissipation can be minimized by providing an external power source to $V_{C C}$ such that the constant current source is always disabled.

NOTE: During startup or when $\mathrm{V}_{\mathrm{CC}}$ drops below 8.6 V the startup circuit is capable of sourcing up to 20 mA . This may lead to a high level of power dissipation in the IC (for a 48 V input, approximately 1 W ). Excessive start up time can result in device damage. See Figure 4 for calculation of power dissipation during start up.

## BIAS

To properly set the bias for the Si9110/Si9111, a $390 \mathrm{k} \Omega$ resistor should be tied from BIAS (pin 1) to $-V_{\text {IN }}$ (pin 5). This determines the magnitude of bias current in all of the analog sections and the pull-up current for the $\overline{\text { SHUTDOWN }}$ and RESET pins. The current flowing in the bias resistor is nominally $15 \mu \mathrm{~A}$.

## REFERENCE SECTION

The reference section of the Si9110 consists of a temperature compensated buried zener and trimmable divider network. The output of the

Siliconix incorporated

## DETAILED DESCRIPTION (Cont'd)

reference section is connected internally to the non-inverting input of the error amplifier. Nominal reference output voltage is 4.0 V . The trimming procedure that is used on the Si9110 brings the output of the error amplifier (which is configured for unity gain during trimming) to within $\pm 1 \%$ of 4.0 V . this automatically compensates for input offset voltage in the error amplifier.

The output impedance of the reference section has been purposely made high so that a low impedance external voltage source can be used to override the internal voltage source, if desired, without otherwise altering the performance of the device.

Applications which use a separate exteranl reference, such as non-isolated converter topologies and circuits employing optical coupling in the feedback loop, do not require a trimmed voltage reference with 1\% accuracy. The Si9101 accommodates the requirements of these applications at alower cost, by leaving the reference voltage untrimmed. The $10 \%$ accurate reference thus provided is sufficient to establish a DC bias point for the error amplifier.

## ERROR AMPLIFIER

Closed-loop regulation is provided by the error amplifier, which is intended for use with "around-the-amplifier" compensation. A MOS differential input stage provides for low input current. The noninverting input to the error amplifier ( $\mathrm{REF}^{\text {}}$ ) is internally connected to the output of the reference supply and should be bypassed with a small capacitor to ground.

## OSCILLATOR SECTION

The oscillator consists of a ring of CMOS inverters, capacitors, and a capacitor discharge switch. Frequency is set by an external resistor between the OSC $\mathbb{I N}$ and OSC OUT pins. (See Figure 5 for details of resistor value vs. frequency.) The DISCHARGE pin should be tied to $-V_{I N}$ for normal internal oscillator operation. A frequency divider in the logic section limits switch duty cycle to $\leq 50 \%$ by locking the switching frequency to one half of the oscillator frequency.

Remote synchronization pulse into the OSC IN (pin 8) terminal. For a 5 V pulse amplitude, typical
values would be 1000 pF in series with $10 \mathrm{k} \Omega$ to pin 8.

## SHUTDOWN AND RESET

$\overline{\text { SHUTDOWN (pin 11) and RESET (pin 12) are }}$ intended for overriding the output MOSFET switch via external control logic. The two inputs are fed through a latch preceding the output switch. Depending on the logic state of RESET. SHUTDOWN can be either a latched of unlatched input. The output is OFF whenever SHUTDOWN is low. By simultaneously having SHUTDOWN and RESET low, the latch is set and SHUTDOWN has no effect until RESET goes high. The truth table for these inputs is given in Table 1.

Both pins have internal current source pull-ups and can be left disconnected when not in use. An added feature of the current sources is the ability to connect a capacitor and an open-collector driver to the SHUTDOWN or RESET pins to provide variable shutdown time.

Table 1. Truth Table for the SHUTDOWN and RESET Pins.

| SHUTDOWN | RESET | OUTPUT |
| :---: | :---: | :---: |
| H | H | Normal Operation <br> H |
| L | H | Normal Operation <br> (No Change) <br> OFF (Not Latched) |
| L | L | OFF (Latched) |
| O | L | OFF (Latched) <br> (No Change) |

## OUTPUT SWITCH

The push-pull driver output has a typical ON resistance of $20 \Omega$. Maximum switching times are specified at 75 ns for a 500 pF load. This is sufficient to directly drive MOSFETs such as the 2N7004, 2N7005, IRFD120 and IRFD220. Larger devices can be driven, but switching times will be longer, reculting in higher switching losses. In order to drive large MOSPOWER devices, it is necessary to use an external driver IC, such as the Siliconix D469. the D469 can switch very large devices such as the SMM20N50 (500 V, $0.3 \Omega$ ) in approximately 100 ns .

## APPLICATIONS

5-WATT POWER SUPPLY FOR TELECOM APPLICATIONS


## BURN-IN CIRCUIT



$$
\text { NOTES: } \begin{aligned}
R_{1} & =390 \mathrm{k} \Omega, 1 / 4 \mathrm{~W} \\
R_{2} & =1 \mathrm{k} \Omega, 2 \mathrm{~W} \\
R_{3} & =1 \mathrm{k} \Omega, 2 \mathrm{~W} \\
R_{4} & =100 \Omega, 1 / 4 \mathrm{~W} \\
R_{5} & =330 \mathrm{k} \Omega, 1 / 4 \mathrm{~W} \\
C_{1} & =0.1 \mu \mathrm{~F}, 50 \mathrm{~V}
\end{aligned}
$$

Siliconix
incorporated

## Switchmode Controllers

## FEATURES

- 10 to 300 V Input Range
- Current-Mode Control
- High-Speed, Source-Sink Output Drive
- SHUTDOWN and RESET Functions
- High Efficiency Operation (> 80\%)
- Internal Start-Up-Circuit
- Internal Oscillator
(Up to 1 MHz )


## APPLICATIONS

- Off-Line Switchmode Power Supplies
- Housekeeping Power Supplies
- Distrubuted Power Systems


## DESCRIPTION

The Si9115 and Si9116 are D/CMOS integrated circuits designed for use as high-performance switchmode controllers. High-voltage DMOS inputs allow the controllers to work over a wide range of input voltages ( 10 to 300 VDC). Current-mode PWM control circuitry is implemented in CMOS to reduce quiescent current to less than 1 mA .

The on-chip oscillator frequency is set by an external resistor, and can easily be synchronized to an external system clock. SHUTDOWN and RESET inputs allow external logic control, and these inputs can also be used to provide a variable shutdown time for fault protection. A push-pull output driver
provides high-speed switching for MOSPOWER devices large enough to supply 50 W of output power. These devices, when combined with an output MOSFET and transformer, can be used to implement most single-ended power converter topologies (i.e., flyback and forward).

The Si9116 provides an inverted polarity output to facilitate interfacing to a high current MOSFET driver stage.

The Si9115 and Si9116 are available in 16-pin plastic DIP and SOIC packages, and are specified over the industrial, D suffix ( -40 to $85^{\circ} \mathrm{C}$ ) temperature range.

## PIN CONFIGURATION



## FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

| Voltages Reference to - $\mathrm{V}_{\mathbb{I N}}$ |  |
| :---: | :---: |
|  |  |
| + $\mathrm{V}_{\mathbb{N}}$............................................. 300 V |  |
| Logic Inputs . . . . . . . . . . . . . . . . . . . . -0.3 V to $\mathrm{V}_{\mathrm{Cc}}+0.3 \mathrm{~V}$ (RESET, SHUTDOWN, OSC IN) |  |
| Linear Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to 7 V (FEEDBACK) |  |
| HV Preregulator Input Current (Continuous) ....... 2 mA |  |
| Continuous Output Current (Source or Sink) ..... 125 mA |  |
| Storage Temperature .................... - 65 to $125^{\circ} \mathrm{C}$ |  |
| Operating Temperature | -40 to $85^{\circ}$ |

Siliconix
incorporated

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Speclfled:$\begin{gathered} \text { DISCHARGE }=-\mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V},+\mathrm{V}_{\mathbb{N}}=160 \mathrm{~V} \\ R_{\text {BIAS }}=390 \mathrm{k} \Omega \\ R_{\text {OSC }}=330 \mathrm{k} \Omega \end{gathered}$ | LIMITS |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=85^{\circ} \mathrm{C} \\ & 3=-40^{\circ} \mathrm{C} \end{aligned}$ |  | D SUFFIX -40 to $85^{\circ} \mathrm{C}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| REFERENCE |  |  |  |  |  |  |  |
| Output Voltage | $\mathrm{V}_{\mathrm{R}}$ | $\begin{gathered} R_{L}=10 \mathrm{M} \Omega \\ \text { (See Detailed Description) } \end{gathered}$ | 1 | 4.0 |  |  | V |
| Output Impedance | Z OUT |  | 1 | 30 |  |  | $k \Omega$ |
| Short Circuit Current |  | $V_{\text {REF }}=-V_{\text {IN }}$ | 1 | 100 |  |  | $\mu \mathrm{A}$ |
| Temperature Stability |  |  | 2,3 | 1 |  |  | mW/ ${ }^{\circ} \mathrm{C}$ |
| OSCILLATOR |  |  |  |  |  |  |  |
| Maximum Frequency | fosc | $\mathrm{R}_{\text {OSC }}=0$ | 1 | 3 | 1 |  | MHz |
| Initlal Accuracy ${ }^{\text {e }}$ |  |  | 1 | 100 | 80 | 120 | kHz |
| Voltage Stabillty | $\mathrm{V}_{\text {osc }}$ | $9.5 \mathrm{~V} \leq \mathrm{V}_{C C} \leq=13.5 \mathrm{~V}$ | 1 | $\pm 3$ |  |  | \% |
| Temperature Coefficlent |  |  | 2,3 | 500 |  |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| ERROR AMPLIFIER |  |  |  |  |  |  |  |
| Feedback Input Voltage | $V_{\text {FB }}$ | FB Tled to COMP (See Detalled Description) | 1 |  | 3.96 | 4.04 | V |
| Input BIAS Current |  | $\mathrm{V}_{\mathrm{FB}}=4.0 \mathrm{~V}$ | 1 | 25 |  | 500 | nA |
| Open Loop Voltage Gain | Avol |  | 1 | 80 | 60 |  | dB |
| Unity Gain Bandwidth |  |  | 1 | 1 |  |  | MHz |
| Output Impedance | $Z_{\text {OUT }}$ |  | 1 | 50 |  |  | $k \Omega$ |
| Output Current | Iout | $\begin{array}{r} \text { Source } \\ \mathrm{V}_{\mathrm{FB}}=3.4 \mathrm{~V} \\ \mathrm{~V}_{\text {COMP }}=5 \mathrm{~V} \\ \hline \end{array}$ | 1 | 2.0 | 1.4 |  | mA |
|  |  | $\begin{gathered} \text { Sink } \\ \mathrm{V}_{\mathrm{FB}}=4.5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{COMP}}=0.5 \mathrm{~V} \end{gathered}$ | 1 | 0.15 | 0.12 |  |  |
| Power Supply Rejection | PSRR | $9.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{Cc}} \leq 13.5 \mathrm{~V}$ | 1 | 70 |  |  | dB |

ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$

| PARAMETER | SYMBOL | Test Condltions Unless Otherwise Speclfied:$\begin{gathered} \text { DISCHARGE }=-\mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V},+\mathrm{V}_{\mathbb{N}}=160 \mathrm{~V} \\ R_{\text {BIAS }}=390 \mathrm{k} \Omega \\ R_{\text {OSC }}=330 \mathrm{k} \Omega \end{gathered}$ | LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=85^{\circ} \mathrm{C} \\ & 3=-40^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & \text { D } \\ & \text { SUFFIX } \\ & -40 \text { to } 85^{\circ} \mathrm{C} \end{aligned}$ |  |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| CURRENT LIMIT |  |  |  |  |  |  |  |
| Threshold Voltage | $\mathrm{V}_{\text {SENSE }}$ | $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}$ | 1 | 1.2 | 1.0 | 1.4 | V |
| Delay to Output | $t_{d}$ | $\begin{gathered} \mathrm{V}_{\text {SENSE }}=1.4 \mathrm{~V} \\ \text { See Figure } 1 \end{gathered}$ | 1 | 100 |  | 150 | ns |

## PREREGULATORISTARTUP

| Input Voltage | $+V_{\mathbb{N}}$ | $I_{\mathbb{N}}=10 \mu \mathrm{~A}$ | 1 |  | 300 |  | V |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Leakage Current | $+\mathbb{I}_{\mathbb{N}}$ | $\mathrm{V}_{\mathrm{CC}} \geq 9.4 \mathrm{~V}$ | 1 |  |  | 10 | $\mu \mathrm{~A}$ |
| $\mathrm{V}_{\text {cc }}$ Preregulator Turn-OFF <br> Threshold Voltage |  | $I_{\text {Preregulator }}=10 \mu \mathrm{~A}$ | 1 | 8.6 |  | 9.4 |  |
| Undervoltage Lockout |  | $R_{L}=100 \Omega$ from DRAIN to $V_{c c}$ <br> (See Detailed Description) | 1 | 8.1 |  | 8.9 | V |

SUPPLY

| Supply Current | Icc | $C_{L}=500 \mathrm{pF}$ at Pin 4 | 1 | 0.75 | 1.2 | 1.2 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Blas Current | $\mathrm{I}_{\text {BIAS }}$ |  | 1 | 15 |  |  | $\mu \mathrm{A}$ |
| LOGIC |  |  |  |  |  |  |  |
| SHUTDOWN Delay | ${ }^{\text {t }}$ SD | $\begin{gathered} C_{L}=500 \mathrm{pF}, V_{\text {SENSE }}=-V_{\mathbb{I N}} \\ \text { See Flgure } 2 \end{gathered}$ | 1 | 50 |  | 100 | ns |
| SHUTDOWN Pulse Width | ${ }^{\text {t }}$ sw | See Figure 3 | 1 |  | 50 |  |  |
| RESET Pulse Width | $t_{\text {RW }}$ |  | 1 |  | 50 |  |  |
| Latching Pulse Width SHUTDOWN and RESET LOW | ${ }^{\text {t }}$ W |  | 1 |  | 25 |  |  |
| Input LOW Voltage | $\mathrm{V}_{\text {IL }}$ |  | 1 |  |  | 2.0 | V |
| Input HIGH Voltage | $\mathrm{V}_{1 \mathrm{H}}$ |  | 1 |  | 8.0 |  |  |
| Input Current input Voltage HIGH | $I_{1 H}$ | $\mathrm{V}_{\mathbb{N}}=10 \mathrm{~V}$ | 1 | 1 |  | 5 | $\mu \mathrm{A}$ |

Siliconix
incorporated

| ELECTRICAL CHARACTERISTICS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specifled:$\begin{gathered} \text { DISCHARGE }=-\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V},+\mathrm{V}_{\mathbb{N}}=160 \mathrm{~V} \\ R_{\text {BIAS }}=390 \mathrm{k} \Omega \\ R_{\text {OSC }}=330 \mathrm{k} \Omega \end{gathered}$ | LIMITS |  |  |  | UNIT |
|  |  |  | $\begin{aligned} & 1=25^{\circ} \mathrm{C} \\ & 2=85^{\circ} \mathrm{C} \\ & 3=-40^{\circ} \mathrm{S} \end{aligned}$ |  | $\begin{array}{r} \text { D } \\ \text { SUF } \\ \hline \end{array}$ | FIX <br> $85^{\circ} \mathrm{C}$ |  |
|  |  |  | TEMP | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| OUTPUT |  |  |  |  |  |  |  |
| Output HIGH Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $I_{\text {OUT }}=1 \mathrm{~mA}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  | $\begin{aligned} & 9.90 \\ & 9.75 \end{aligned}$ |  | V |
| Output LOW Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $1_{\text {OUT }}=-1 \mathrm{~mA}$ | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ |  |  | 0.10 0.25 |  |
| Output Resistance | $\mathrm{R}_{\text {OUT }}$ |  | $\begin{gathered} 1 \\ 2,3 \end{gathered}$ | $\begin{aligned} & 20 \\ & 25 \end{aligned}$ |  |  | $\Omega$ |
| Rise Time | $\mathrm{T}_{\mathrm{R}}$ | $C_{L}=500 \mathrm{pF}$ | 1 | 40 |  | 75 | ns |
| Fall Time | $\mathrm{T}_{\mathrm{F}}$ |  | 1 | 40 |  | 75 |  |

## NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for'DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. $C_{\text {stray }} \leq 2 \mathrm{pF}$ on pin 8 .

## TIMING WAVEFORMS



Figure 1.


Figure 2.


Figure 3.

Siliconix incorporated

## ASIC

## INTRODUCTION

Siliconix offers a family of seven different arrays ranging in size from 350 to 1500 gates in silicon gate HCMOS which combine analog technology with fast, high-density array logic. Unlike strictly digital gate arrays, the Siliconix ISO5 arrays have the flexibility to implement both analog and digital functions, thus providing a unique linear/digital integrated solution.
Our family has on-chip processing of analog functions such as comparators, operational amplifiers and analog switches. In addition, it has the ability to operate from 2.4 to 12.0 volts and has on-chip level translation for interfacing TTL to CMOS logic levels and 12 V MOSFET gate enhancement. The HCMOS technology offers high noise margins, low power consumption and high switching speeds, with an average gate delay of 4.0 ns through a two-input NAND gate.

All Siliconix arrays are supported on approved CAD workstations, and are accompanied with extensive macro libraries. Our arrays carry the same quality and reliability as any Siliconix product, with class B or Mil Standard 883 compliant processing available.
Siliconix is committed to providing solutions for linear/digital applications. Our research into new technologies that will allow higher levels of integration for combining analog and digital functions is on-going. The next generation of mixed-mode gate arrays will include architectures that will enable improved-performance analog processing in addition to high density, high speed digital capabilities.


Flow Diagram - ISO5 Gate Arrays Design Approach

## Full custom conversion

If production quantities rise significantly above your initial expectations, it may become necessary to convert your gate array to a full custom design. This will enable you to obtain the lowest possible cost per unit at a minimum risk since the gate array will serve as a sort of integrated breadboard.

## Production

Once you have completed evaluation of your prototypes and are satisfied that they meet all your specifications, we then enter the production phase. During this phase, we fine tune the test program to assure that all necessary parametric testing is being performed. The leadtime for production shipments is typically 10 weeks from receipt of purchase order.

## Getting Started

The first step to beginning your Siliconix CMOS gate array design is to order your design manual. Once you have received your design manual, you are ready to begin your design. The manual allows you to use several different approaches, depending upon whether you are initiating a new design or integrating an existing design. Prototypes are typically delivered 8 to 10 weeks from the time we receive your final integration package and purchase order.

Siliconix incorporated

## FEATURES

- Operating Voltage From 2.4 to 12.5 V
- On Chip Level Translation For High Voltage Systems
- On Chip Processing Of Analog Functions, Such As Comparators, Operational Amplifiers, Analog Switches And Timers
- On Chip Low Power Quartz And RC Oscillators (Quartz Oscillator Is External)
- Average Gate Delay 4.0 ns Through Two Input NAND Gate And Interconnection (Fanout $=2, V_{D D}=5 \mathrm{~V}$ )
- Completely Supported Military Processing Through MIL 38510 Qual Packaging
- Single Output Drive Up To 10 mA , Can be Paralleled Outputs For Higher Drive
- Fully Supported By Approved CAD Systems
- Extensive Macro Library.
- All I/O Cells

Configurable As Inputs, Outputs Or Bidirectional

- TTL/CMOS I/O

Compatibility

- Complete Packaging Capability (Plastic, CerDIP, Ceramic)


## DESCRIPTION

The ISO5 family of gate arrays from Siliconix provides high performance, with speeds matching high speed bipolar technologies such as LSTTL. At the same time, this family offers high noise margin, ease of design and the low power consumption of CMOS technology. The ISO5 series is implemented in 5 micron technology with single-layer metalization. A wide range of arrays is offered from 180 gates to 2400. Pad counts range from 40 to 100.

A unique feature of this array family, enhanced by
its 12.5 V operating capability, is the ability to implement analog functions and hence realize single-chip, mixed-mode solutions. In addition to the advantages of higher density and performance, the integration is realized using a gate array technique which translates into into low-cost, quick-turn solutions. The results are higher reliability, much lower power consumption, a more efficient system solution, lower product and manufacturing costs and product brought to the market in a timely manner.

## ARRAY STRUCTURE

The ISO5 series of arrays is a high performance family of 9 arrays manufactured using a 5 micron CMOS technology. The average propagation delay through a two input NAND gate (Fanout $=2$ ) is approximately 4.0 ns . This family uses a single layer of metal and programmable contacts to personalize arrays for customer applications. Figure 1 shows the organization of the basic array.


Figure 1. ISO5 Basic Array Organization

## ISO5 GATE ARRAY SIZES

| Description | I | A | B | C | D | E | F | G | H |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2-Input NAND Gate | 180 | 360 | 540 | 720 | 960 | 1200 | 1500 | 1800 | 2400 |
| Maximum I/O | 30 | 36 | 48 | 54 | 62 | 68 | 76 | 82 | 90 |
| Number of Pads | 40 | 46 | 58 | 64 | 72 | 78 | 86 | 92 | 100 |

## PACKAGE TYPES

## TYPE

Plastic Dual in Line (PDIP)

## NUMBER OF PINS

Ceramic Dual in Line (CDIP)
$14,16,18,24,28,40,48$

Ceramic Leadless Chip Carriers (LCC)
$14,16,18,24,28,40$

Ceramic Leaded Chip Carriers (Flatpack)
$24,28,40,44,48,68$

Plastic J Lead Chip Carriers (PLCC) $24,28,40,44,68,84$

Ceramic J Lead Chip Carriers
28, 44, 68, 84

Ceramic Pin Grid Arrays (PGA)
44

* Contact factory for package details and alternate package data.


## ABSOLUTE MAXIMUM RATINGS

| $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$ |  |  |
| :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |
| Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ | -0.3 to 12.5 V | Recommended Operating Conditions: <br> Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$......................... . 2.4 to 12.5 V |
| Input Voltage, $\mathrm{V}_{\text {IN }}$ | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ | Operating Temperature, $\mathrm{T}_{\text {OPR }} \ldots . . . . . . . . . .-55$ to $125^{\circ} \mathrm{C}$ |


| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$V_{D D}=5.0 \mathrm{~V}$ | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| DIGITAL INPUTS |  |  |  |  |  |  |
| Input HIGH Voltage | $\mathrm{V}_{\mathrm{IH}}$ | CMOS Interface |  | 3.5 |  | V |
|  |  | TTL Interface |  | 2.0 |  |  |
| Input LOW Voltage | $\mathrm{V}_{\text {IL }}$ | CMOS Interface |  |  | 1.5 |  |
|  |  | TTL Interface |  |  | 0.4 |  |

Siliconix
incorporated
ELECTRICAL CHARACTERISTICS ${ }^{a} \mathrm{~T}_{\mathrm{A}}=25{ }^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$V_{D D}=5.0 \mathrm{~V}$ | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |
| DIGITAL INPUTS (Cont'd) |  |  |  |  |  |  |
| Input Current | $\mathrm{I}_{\mathbb{N}}$ | $V_{\mathbb{N}}=0$ or $V_{D D}$ | 0.1 |  | 10 | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{C}_{\mathrm{IN}}$ | All Digital Inputs | 7 |  |  | pF |

DIGITAL OUTPUTS

| HIGH Level Output Voltage <br> LOW Level Output Voltage | $\frac{\mathrm{v}_{\mathrm{OH}}}{\mathrm{v}_{\mathrm{OL}}}$ | $\left\|I_{0}\right\|<1 \mu \mathrm{~A}$ |  |  | 4.95 | 0.05 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
| Output LOW Current (Sink Current) | 1 OL | $\mathrm{V}_{\mathrm{O}(\text { max })}=0.4 \mathrm{~V}$ |  | 10 | 6 |  | mA |
|  |  | $\mathrm{V}_{\mathrm{O}(\text { max })}=2.5 \mathrm{~V}$ |  | 40 |  |  |  |
| Output HIGH Current (Source Current) | 1 OH | $\mathrm{V}_{\mathrm{O}(\text { min })}=2.5 \mathrm{~V}$ |  | -15 |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{O}(\text { min })}=3.5 \mathrm{~V}$ |  | -12 |  |  |  |
| Three-State Output Leakage Current | loz | $\mathrm{V}_{\mathrm{O}}=0$ or $\mathrm{V}_{\mathrm{DD}}$ |  | 0.1 |  | 10 | $\mu \mathrm{A}$ |
| SUPPLY |  |  |  |  |  |  |  |
| Qulescent Current | $I_{\text {DD }}$ | All Input No Analo | ${ }^{2} V_{D D}$ ctions | 0.1 |  | 10 | $\mu \mathrm{A}$ |
| Supply Voltage ${ }^{\text {c }}$ | $V_{\text {DD }}$ | $\begin{array}{r} \mathrm{V}_{\mathrm{DD}}= \\ \text { Conformanc } \end{array}$ | for <br> ata Sheet |  | 2.4 | 12.5 | V |
| DYNAMIC |  |  |  |  |  |  |  |
| Internal Gate Delay | $t_{\text {pd }}$ | 2-Input NAND Fanout $=2$ | HIGH to LOW | 4.5 |  |  | ns |
|  |  |  | LOW to HIGH | 3.5 |  |  |  |
| TTL Input Delay |  | $\begin{aligned} & \text { IP2 } \\ & \text { Fanout }=4 \end{aligned}$ | HIGH to LOW | 10 |  |  |  |
|  |  |  | LOW to HIGH | 4 |  |  |  |
| CMOS Input Delay |  | IB101 Fanout $=4$ | HIGH to LOW | 3 |  |  |  |
|  |  |  | LOW to HIGH | 3.5 |  |  |  |

## ELECTRICAL CHARACTERISTICS ${ }^{2} \mathrm{~T}_{\mathrm{A}}=25{ }^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | Test Conditions Unless Otherwise Specified:$V_{D D}=5.0 \mathrm{~V}$ | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP ${ }^{\text {d }}$ | MIN ${ }^{\text {b }}$ | MAX ${ }^{\text {b }}$ |  |

DYNAMIC (Cont'd)

| Level Shifted TTL Input Delay | $t_{\text {pd }}$ | $\begin{aligned} & \text { LSIUT1, } V_{D D}=12 \mathrm{~V} \\ & \text { Fanout }=4, V_{S S}=5 \mathrm{~V} \end{aligned}$ | HIGH to LOW | 15 |  |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | LOW to HIGH | 14 |  |  |  |
| Level Shifted CMOS Input Delay |  | $\begin{aligned} & \text { LS1UC1, } V_{D D}=12 \mathrm{~V} \\ & \text { Fanout }=4, V_{S S}=5 \mathrm{~V} \end{aligned}$ | HIGH to LOW | 12 |  |  |  |
|  |  |  | LOW to HIGH | 10 |  |  |  |
| TTL Output Delay |  | OB, 50 pF Load | HIGH to LOW | 18 |  |  |  |
|  |  |  | LOW to HIGH | 7.5 |  |  |  |
| CMOS Output Delay |  | OB1, 50 pF Load | HIGH to LOW | 18.5 |  |  |  |
|  |  |  | LOW to HIGH | 20.5 |  |  |  |
| Power Dissipation per Gate | pd/f |  |  | $<3$ |  |  | $\mu \mathrm{W} / \mathrm{MHz}$ |

NOTES:
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

ISO5 TYPICAL MACROS*

2-Input AND/NOR Gate


D-Flip Flop without Reset


Siliconix incorporated


Schmitt Trigger with TTL Input

$\mathrm{t}_{\mathrm{pdHL}}=3.5 \mathrm{~ns}$
$\mathrm{t}_{\mathrm{pdLH}}=13.5 \mathrm{~ns}$

* Fanout $=0$


## ISO5 MACRO LIBRARY

| MACRO NAME | FUNCTION E | \# OF NA2 EQUIVALENTS | MACRO NAME | FUNCTION \# \# |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | IN4 | Four Inverters | 2.0 |
| GATES |  |  | IN5 | Five Inverters | 2.5 |
|  |  |  | IN6 | SIx Inverters | 3.0 |
| NA2 | 2-Input NAND Gate | 1.0 | IN7 | Seven Inverters | 3.5 |
| NA3 | 3-Input NAND Gate | 1.5 | IN8 | Eight Inverters | 4.0 |
| NA4 | 4-Input NAND Gate | 2.0 | IN9 | Nine Inverters | 4.5 |
| NA5 | 5-Input NAND Gate | 2.5 | ID1 | Delay Inverter | 1.5 |
| NA6 | 6-Input NAND Gate | 3.0 | ID2 | Delay Inverter | 3.0 |
| NO2 | 2-Input NOR Gate | 1.0 |  |  |  |
| NO3 | 3-Input NOR Gate | 1.5 | FLIP/FLOPS/LATCHES |  |  |
| NO4 | 4-Input NOR Gate | 2.0 | FF1 | D Flip Flop (DFF) | 6.0 |
| XO | Exclusive OR | 2.5 | FF2 | DFF with XRESET | 6.0 |
| XOS | Exclusive OR with SAB Structure | 1.5 | FF3 | DFF with RESET | 6.0 |
| XN | Exclusive NOR | 2.5 | FF4 | DFF with XSET | 6.0 |
| XNS | Exclusive NOR with SAB Structure | - 1.5 | FF5 | DFF with SET | 6.0 |
| COMPLEX GATES |  |  | FF6 | DFF with XSET \& XRESET | 7.5 |
|  |  |  | FF7 | DFF with SET \& RESET | 7.5 |
| AN1 | AND-NOR $2 / 1$ | 1.5 | FF9 | DFF with XSET, XRESET1 \& XRESET2 | . 0 |
| AN2 | AND-NOR $2 / 2$ | 2.0 | FF10 | DFF with XRESET1, XSET1 \& XSET2 | . 0 |
| AN3 | AND-NOR 2/1/1 | 2.0 | T2 | Toggle FF with XRESET | 6.0 |
| AN4 | AND-NOR $3 / 2$ | 2.5 | L1 | D-Latch | 3.0 |
| AN5 | AND-NOR $3 / 3$ | 3.0 | L2 | D-Latch with XRESET | 3.0 |
| AN6 | AND-NOR 2/2/2 | 3.0 | L3 | D-Latch with SET | 3.0 |
| ON1 | OR-NAND $2 / 1$ | 1.5 | TRANSMISSION GATES |  |  |
| ON2 | OR-NAND $2 / 2$ | 2.0 |  |  |  |
| ON3 | OR-NAND 2/1/1 | 2.0 | TGC | Transmission Gate Core Cell | 1.5 |
| ON4 | OR-NAND $3 / 2$ | 2.5 | TGIO | Transmission Gate I/O Cell | $1 / 0$ |
| ON5 | OR-NAND $3 / 3$ | 3.0 |  |  |  |
| ON6 | OR-NAND 2/2/2 | 3.0 |  |  |  |
| INVERTERS |  |  | SINGLE TRANSISTOR DEVICES |  |  |
|  |  |  | NCHC | N-Channel Transistor 55/5 | 1.0 |
| IN1 | Single Inverter | 0.5 | NCHIO | N-Channel Transistor 275/5 | 10 |
| IN2 | Double Inverter | 1.0 | PCHC | P-Channel Transistor 55/5 | 1.0 |
| IN3 | Triple Inverter | 1.5 | PCHIO | P-Channel Transistor 275/5 | 1/0 |

$\boldsymbol{8}$
Siliconix incorporated

ISO5 MACRO LIBRARY (Cont'd)

| MACRO NAME | FUNCTION E | \# OF NA2 EQUIVALENTS | MACRO NAME |  \# OF NA2 <br> FUNCTION EQUIVALENTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INTERFACE/SCHMITT TRIGGERS |  |  | OB1 | Inverting Balanced Output Buffer | $1 / 0$ |
| LSIUC1 | Input Upward Level Shifter CMOS | S $6.0+1 / 0$ | OB2 | Tri-State Output Buffer | $1 / 0$ |
| LSIUT1 | Input Upward Level Shifter TTL | $15.0+1 / 0$ | OB4 | Open Drain-P Output Buffer | $1 / 0$ |
| LSODC1 | Output Downward Level Shifter | $1+1 / 0$ | TS1 | Internal Inverting Tri-State w/Enable | 1.5 |
| ST1 | Schmitt Trigger with TTL Input | $3.0+1 / 0$ | TS2 | Internal Inverting Tri-State w/Enable Bar | 1.5 |
| ST2 | Schmitt Trigger w/CMOS Input | $4.5+1 / 0$ | TS3 | 3-State Output Buffer Driver w/Enable | 4.5 |
| ST3 | Schmitt Trigger w/CMOS Input | $3.0+1 / 0$ | TS4 | 3-State Output Buffer Driver w/Enable Bar | 4.5 |
| ST4 | Schmitt Trigger w/CMOS Input | $5.0+1 / 0$ |  |  |  |
| ST5 | Schmitt Trigger w/CMOS Input | $4.0+110$ | MULTIPLEXERS |  |  |
| $1 / 0$ |  |  | SAB | 2 to 1 Multiplexer | 1.5 |
| IBC1 | Balanced CMOS Input Inv Buffer Core $1.5+1 / \mathrm{O}$ |  | OSCILLATORS |  |  |
| IBIO1 | Balanced CMOS Input Inv Buffer | I/O 1/O |  | Standard Power Quartz Oscillator | 4.5 |
| IP1 | Inverter with 6N/1P Ratio | $1.5+110$ | OSCQLP | Low Power Quartz Oscillator | 6.0 |
| IP2 | Input Buffer with 6N/1P Ratio | $1 / 0$ | OSCRC | RC Oscillator | 3.0 |
| IP3 | Input Buffer with 3N/1P Ratio | 1/0 | oscrexe | RC Oscillator with XENABLE | 4.5 |
| IP4 | Inverter with 3N/1P Ratio | $1.5+1 / 0$ | OSCRCXE | RC Oscillator with XENABLE | 4.5 |
| IP5 | Inverter with 5N/1P Ratio | $1.5+1 / 0$ | ANALOG CELLS |  |  |
| IP | Input Protection | $1 / 0$ |  |  |  |
| IPB | Input Protection | 1/O | AS1 | Analog Switch | $1 / 0$ |
| IPC | Input Protection (Corner Device) | 1/0 | COMP1 | Comparator | 15.0 |
| IPCA | Input Protection (Corner Device) | 1/0 | OPAMP1 | Operational Amplifier | 15.0 |
| IPCB | Input Protection (Corner Device) | 1/0 | DIFF1 | Differential Amplifier | 9.0 |
| IOB1 | Input/Output Buffer | $1 / 0$ | MEMORY CELLS |  |  |
| IOBA | Bldirectional I/O | I/O |  |  |  |
| OB | Inverting Output Buffer | I/O | RAM1 | Random Access Memory | 3.0 |

## TYPICAL CHARACTERISTICS




ANALOG CIRCUITS

## OPERATIONAL AMPLIFIER - (OPAMP1)

Functional Block Diagram:


| Typical Electrical Characteristics: <br> Test Conditions: $V_{D D}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Parameter | Value |
| Unity Gain Bandwidth | 8 MHz |
| DC Offset | 15 mV |
| DC Galn | $>70 \mathrm{~dB}$ |
| Power Consumption (no signal, no load) | < 1200 MW |
| Typlcal Operating Frequency Range | 0 to 1 MHz |
| Typlcal Supply Voltage Range | 2.4 to 14 V |
| Maximum Output Current: Sink (bL) | 1 mA |
| Source ( ${ }_{\mathrm{OH}}$ ) | 1 mA |
| Slew Rate | $35 \mathrm{~V} / \mathrm{\mu s}$ |

## DIFFERENTIAL AMPLIFIER - (DIFF1)

Functional Block Diagram:

| Typical Electrical Characteristics: Test Conditions: $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Parameter | Value |
| Maximum operating frequency | 8 MHz |
| DC Offset | 15 mV |
| Power Consumption (no signal, no load) |  |
| Typical Supply Voltage Range | 2.4 to 14 V |
| Slew Rate | $35 \mathrm{~V} / \mu \mathrm{s}$ |

COMPARATOR - (COMP1)

## Functional Block Dlagram:



| Typical Electrical Characteristics: <br> Test Conditions: $V_{D D}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25{ }^{\circ} \mathrm{C}$ <br> Parameter <br> Maximum operating frequency <br> DC Offset <br> Power Consumption (no signal, no load) <br> Typlcal Supply Voltage Range <br> Slew Rate$\quad 8.1200 ~ \mathrm{mHz}$ |
| :--- | ---: |

## ANALOG SWITCH - (AS1)

Functional Block Diagram:


Typical Performance Characteristics:

ON RESISTANCE vs DRAIN VOLTAGE


## MEMORY CELL - (RAM1)



## TIMERS - PRECISION TIMER - (555)

## Circuit Description:

This precision timer is capable of producing accurate time delays or frequencies. It is ideal for applications that require excellent frequency stability and high supply voltage rejection. In addition, this timer can be used as a precision Schmitt trigger or threshold detection circuit.

The threshold levels are set by three external resistors, R. To achieve minimum voltage dependency, the voltage supply of the resistor-ladder has been connected to the voltage supply of the timer. The reset pin, when enabled, discharges the capacitor and disables the charging process.

## Typical Electrical Characteristics:

| Test Conditions: $V_{D D}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |
| :--- | ---: |
| Parameter | Value |
| Typical Operating Frequency | 0 to 4 MHz |
| Typical Supply Voltage Range | 2.4 to 14 V |
| $\Delta$ f over Operating Range | $< \pm 5 \%$ |
| DC Current, IDD |  |
| (IN1 and IN2 at $V_{\text {SS }}$ without load) | $300 \mu \mathrm{~A}$ to $900 \mu \mathrm{~A}$ |
| Operating Temperature Range | -55 to $+125^{\circ} \mathrm{C}$ |

FUNCTIONAL BLOCK DIAGRAM


EQUIVALENT GATE COUNT FOR APPROXIMATION OF ARRAY SIZE

| DEVICE CELLS | DESCRIPTION |  |  | DEVICE CELLS | DESCRIPTION |  |  |
| :--- | ---: | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |
| 4000 | 4 | Dual 3-Input NOR Gate/Inv |  | 4015 | 42 |  | Dual 4-Bit Static Shift Register |
| 4001 | 4 | Quad 2-Input NOR Gate |  | 4016 | 6 |  | Dual Analog Switch/Quad Mult. |
| 4002 | 3 | Dual 4-Input NOR Gate |  | 4017 | 34 | Decade Johnson Counter/Divider |  |
| 4006 | 100 | 18-Bit Static Shift Register |  | 4018 | 40 | Presettable Divide by N Counter |  |
| 4007 | 1 | Dual Pair + Inverter |  | 4020 | 139 | 14-Bit Binary Counter |  |
| 4008 | 51 | 4-Bit Full Adder (O.C.) |  | 4021 | 80 | 8-Bit Static Shift Register |  |
| 4011 | 4 | Quad 2-Input NAND Gate |  | 4022 | 30 | Octal Counter/Divider |  |
| 4012 | 3 | Dual 4-Input NAND Gate |  | 4023 | 3 | Triple 3-Input NAND Gate |  |
| 4013 | 18 | Dual Type D FF Gate |  | 4024 | 45 | Seven Stage Ripple Counter |  |
| 4014 | 53 | 8-Bit Static Shift Register |  | 4025 | 3 | Triple 3-Input NOR Gate |  |

DEVICE CELLS DESCRIPTION

| 4027 | 24 | Dual J-K Flip Flop | 4510 | 74 | BCD Up/Down Counter |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 4028 | 24 | BCD to Decimal Decoder | 4512 | 25 | 8-Channel Data Selector |
| 4029 | 55 | Binary/Decade Up/Down Counter | 4513 | 64 | BCD to 7 Seg. Latch/Dec./Driver |
| 4032 | 46 | Triple Serial Adder (Positive) | 4514 | 68 | 4/16 Line Decoder (High) |
| 4034 | 145 | 8-Bit Universal Bus Register | 4515 | 78 | 4/16 Line Decoder (Low) |
| 4035 | 43 | 4-Stage Shift Register | 4516 | 147 | Binary Up/Down Counter |
| 4038 | 45 | Triple Serial Adder (Negative) | 4518 | 70 | Dual BCD Up Counter |
| 4042 | 40 | Quad Latch Coder/Driver | 4519 | 23 | 4-Bit AND/OR Selector |
| 4043 | 16 | Quad NOR R-S Latch | 4520 | 64 | Dual Binary Up Counter |
| 4044 | 16 | Quad NAND R-S Latch | 4522 | 74 | BCD Divide-by-N Counter |
| 4046 | 10 | Phase Locked Loop | 4526 | 74 | Binary Divide-by-N Counter |
| 4049 | 6 | Hex Inverter/Buffer | 4528 | 26 | Dual Monostable Multivibrator |
| 4050 | 10 | Hex Buffer | 4529 | 38 | Dual 4-Channel Multiplexer |
| 4051 | 33 | 8-Channel Analog Multiplexer | 7400 | 3 | Quad 2-NAND Gate |
| 4052 | 65 | Dual 4-Channel Analog Multiplexer | 7401 | 3 | Quad 2-NAND Gate (O.C.) |
| 4053 | 105 | Triple 3-Channel Analog Mult. | 7402 | 4 | Quad 2-NOR Gate |
| 4066 | 24 | Quad Bilateral Switch | 7403 | 4 | Quad 2-NAND Gate (O.C.) |
| 4068 | 12 | 8-Input NAND Gate | 7404 | 3 | Hex Inverter |
| 4069 | 4 | Hex Inverter | 7405 | 3 | Hex Inverter |
| 4070 | 8 | Quad Exclusive OR Gate | 7408 | 4 | Quad 2-AND Gate |
| 4071 | 13 | Quad 2-Input OR Gate | 7409 | 4 | Quad 2-AND Gate (O.C.) |
| 4072 | 13 | Dual 4-Input OR Gate | 7410 | 3 | Triple 3-NAND Gate |
| 4073 | 15 | Triple 3-Input AND Gate | 7411 | 5 | Triple 3-AND Gate |
| 4075 | 15 | Triple 3-Input OR Gate | 7412 | 3 | Triple 3-NAND Gate (O.C.) |
| 4076 | 40 | Quad D-Type Register | 7413 | 8 | Dual Schmitt Trigger |
| 4077 | 8 | Quad Exclusive NOR Gate | 7414 | 24 | Hex Schmitt Trigger |
| 4078 | 12 | 8-Input NOR Gate | 7415 | 5 | 3-AND Gate (O.C.) |
| 4081 | 14 | Quad 2-Input AND Gate | 7420 | 3 | Dual 4-NAND Gate |
| 4082 | 12 | Dual 4-Input AND Gate | 7421 | 4 | Dual 4-AND Gate |
| 4093 | 9 | Quad 2-1 and Schmitt Trigger | 7422 | 3 | Dual 4-NAND Gate (O.C.) |
| 4094 | 93 | 8-Stage Shift/Store Register | 7426 | 4 | High Volt Quad 2-NAND Gate |
| 4099 | 65 | 8-Bit Addressable Latch | 7427 | 3 | Triple 3-NOR Gate |
| 40160 | 74 | Decade Counter | 7430 | 3 | 8-Input NAND Gate * |
| 40161 | 74 | Binary Counter | 7432 | 4 | Quad 2-OR Gate |
| 40162 | 74 | Decade Counter | 7437 | 3 | Quad 2-NAND Buffer |
| 40163 | 76 | Binary Counter | 7438 | 3 | Quad 2-NAND Buffer (O.C.) |
| 40174 | 86 | Hex D Flip Flop | 7440 | 3 | Dual 4-NAND Buffer |
| 40175 | 24 | Quad D Flip Flop | 7442 | 26 | BCD to Decimal Decoder |
| 40194 | 129 | 4-Bit Univ. Shift Register | 7447 | 48 | BCD/7-Segment Decoder/Driver |
| 4502 | 8 | Strobed Hex Inverter/Buffer | 7448 | 51 | BCD/7-Segment Decoder/Driver |
| 4503 | 6 | Hex Three-State Buffer | 7451 | 10 | Dual 2-AND-OR-INV Gate |
| 4504 | 5 | Hex Level Shifter | 7454 | 9 | Quad 2-AND-OR-INV Gate |
| 4508 | 17 | Dual 4-Bit Latch | 7455 | 5 | Dual 4-Input Gate |

EQUIVALENT GATE COUNT FOR APPROXIMATION OF ARRAY SIZE (Cont'd)

DEVICE CELLS DESCRIPTION

|  |  |  |
| :--- | ---: | :--- |
| 7473 | 24 | Low Power-Schottky Dual J-K FF |
| 7474 | 16 | Dual D Flip Flop |
| 7475 | 29 | Quad Latch |
| 7476 | 28 | Dual J-K Flip Flop |
| 7477 | 32 | Quad Latch |
| 7478 | 28 | Dual J-K W/Pre Co |
| 7483 | 47 | 4-Bit Full Adder |
| 7585 | 111 | 4-Bit Magnitude Comparator |
| 7486 | 8 | Quad Exclusive OR Gate |
| 74107 | 24 | Dual J-K Flip Flop |
| 74109 | 24 | Dual J-K Flip Flop |
| 74112 | 28 | J-K Flip Flop (Negative) |
| 74113 | 24 | Dual J-K Flip Flop |
| 74114 | 28 | Dual J-K Flip Flop |
| 74125 | 8 | Tri-State Quad Buffer |
| 74126 | 8 | Tri-State Quad Buffer |
| 74132 | 16 | Quad Schmitt Trigger |
| 74138 | 24 | Expandable 3/8 Decoder |
| 74139 | 18 | Expandable Dual 2/4 Decoder |
| 74151 | 86 | 8-Input Multiplexer |
| 74153 | 24 | Dual 4-Input Multiplexer |
| 74154 | 130 | 4-Line to 16-Line Decoder** |
| 74155 | 20 | Dual 2/4 Demultiplexer |
| 74156 | 20 | Dual J-K Flip Flop |
| 74157 | 32 | Quad 2/1 Multiplexer |
| 74158 | 32 | Quad 2/1 Multiplexer (Inv Out) |
| 74160 | 87 | Preset Decade Counter |
| 74161 | 91 | Preset Binary Counter |
| 74162 | 90 | Preset Decade Counter (Syn-Cir) |
| 74163 | 93 | Preset Binary Counter (Syn-Cir) |
| 7 |  |  |

DEVICE CELLS DESCRIPTION

| 74164 | 35 | 8-Bit Shift Register |
| :---: | :---: | :---: |
| 74168 | 105 | Decade Up/Down Counter |
| 74169 | 87 | Binary Up/Down Counter |
| 74173 | 56 | Tri-State Quad D Register |
| 74174 | 36 | Hex D Flip Flop |
| 74175 | 24 | Quad D Flip Flop |
| 74190 | 108 | Up/Down Decade Counter |
| 74191 | 109 | Up/Down Binary Counter |
| 74192 | 104 | Up/Down Decade Counter |
| 74193 | 105 | Up/Down Binary Counter |
| 74196 | 80 | Presettable Decade Counter |
| 74197 | 77 | Presettable Binary Counter |
| 74247 | 48 | BCD/7-Segment Decoder/Driver |
| 74248 | 48 | BCD/7-Segment Decoder/Driver |
| 74249 | 40 | BCD/7-Segment Decoder/Driver |
| 74253 | 48 | Dual 4-Input Multiplexer*** |
| 74257 | 12 | Quad 2-Input Multiplexer*** |
| 74266 | 8 | Quad Exclusive NOR Gate |
| 74279 | 12 | Quad Set-Reset Latch |
| 74283 | 53 | 4-Bit Full Adder |
| 74353 | 24 | Tri-State Dual 4-Bit Mux (Inv Out) |
| 74365 | 33 | Tri-State Hex Buffer |
| 74366 | 29 | Tri-State Hex Inverter |
| 74367 | 21 | Tri-State Hex Buffer |
| 74368 | 16 | Tri-State Hex Buffer |
| 74373 | 64 | Tri-State Octal D Flip Flop |
| 74386 | 8 | Quad Exclusive OR Gate |



Packaging 12

## TABLE OF CONTENTS

Plastic DIP (J, N Suffix), 8-16 Leads ..... 12-1
Plastic DIP (J, N Suffix), 24-48 Leads ..... 12-2
Plastic DIP (J, N Suffix), 24 Leads, 0.3" Narrow Body ..... 12-3
CerDIP (K, Q Suffix), 14-20 Leads ..... 12-4
CerDIP (K, Q Suffix), 24-40 Leads, 0.6" Wide Body ..... 12-5
Side Braze DIP (P, D Suffix), 14-24 Leads ..... 12-6
Side Braze DIP (P, R, D Suffix) 24-48 Leads, 0.6" Wide Body ..... 12-7
SO Package (Y Suffix), 8-16 Leads ..... 12-8
SO Package (Y Suffix), 16-28 Leads, Wide Body ..... 12-9
PLCC Package (N, P Suffix), 20-84 Leads ..... 12-10
CerQuad Package (M Suffix), 28 \& 44 Leads ..... 12-11
CLCC Package (M Suffix), 44 Lead ..... 12-12
LCC Package (Z, E Suffix), 20 \& 28 Leads ..... 12-13
Flat Package (L Suffix), 14 Lead, Obsolete Version ..... 12-14
Flat Package (L Suffix), 14 \& 16 Leads ..... 12-15
MO-002AG (Formerly TO-78) ..... 12-16
MO-002AK (Formerly TO-99) ..... 12-17
MO-006AD (Formerly TO-100) ..... 12-18

## Plastic DIP (J, N Suffix), 8-16 Leads



| DIM. | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 3.81 | 5.08 | .150 | .200 |
| A(1) | .38 | 1.27 | .015 | .050 |
| B | .38 | .51 | .015 | .020 |
| B(1) | .89 | 1.65 | .035 | .065 |
| C | .20 | .30 | .008 | .012 |
| $D-8$ | 9.65 | 11.68 | .380 | .460 |
| $D-14$ | 17.27 | 19.30 | .680 | .760 |
| $D-16$ | 18.93 | 21.33 | .745 | .840 |
| $D-18$ | 22.35 | 24.38 | .880 | .960 |
| $D-20$ | 24.89 | 26.92 | .980 | 1.060 |
| $E$ | 7.62 | 8.26 | .300 | .325 |
| $E(1)$ | 5.59 | 7.11 | .220 | .280 |
| $e(1)$ | 2.29 | 2.79 | .090 | .110 |
| $e(A)$ | 7.37 | 7.87 | .290 | .310 |
| $L$ | 3.175 | 3.81 | .125 | .150 |
| Q(1) | 1.27 | 2.03 | .050 | .080 |
| $S-8$ | 1.02 | 2.03 | .040 | .080 |
| $S-14$ | 1.02 | 2.03 | .040 | .080 |
| $S-16$ | .38 | 1.52 | .015 | .060 |
| $S-18$ | 1.02 | 2.03 | .040 | .080 |
| $S-20$ | 1.02 | 2.03 | .040 | .080 |



12

## Plastic DIP (J, N Suffix), 24-48 Leads



| DIM. | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 3.81 | 5.08 | .150 | .200 |
| $\mathrm{~A}(1)$ | .38 | 1.27 | .015 | .050 |
| B | .38 | .51 | .015 | .020 |
| $\mathrm{~B}(1)$ | .89 | 1.65 | .035 | .065 |
| C | .20 | .30 | .008 | .012 |
| $\mathrm{D}-24$ | 29.97 | 33.02 | 1.180 | 1.300 |
| $\mathrm{D}-28$ | 35.05 | 38.10 | 1.380 | 1.500 |
| $\mathrm{D}-40$ | 50.29 | 53.34 | 1.980 | 2.100 |
| $\mathrm{D}-48$ | 60.45 | 63.50 | 2.380 | 2.500 |
| E | 15.24 | 15.88 | .600 | .625 |
| $\mathrm{E}(1)$ | 13.21 | 14.73 | .520 | .580 |
| $e(1)$ | 2.29 | 2.79 | .090 | .110 |
| $e(A)$ | 14.99 | 15.49 | .590 | .610 |
| L | 3.175 | 5.08 | .125 | .200 |
| $\mathrm{Q}(1)$ | 1.27 | 2.03 | .050 | .080 |
| S | 1.02 | 2.54 | .040 | .100 |

## Plastic DIP (J, N Suffix), 24 Leads, 0.3 " Narrow Body



| DIM. | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 3.81 | 5.08 | .150 | .200 |
| $A(1)$ | .38 | 1.27 | .015 | .050 |
| $B$ | .38 | .51 | .015 | .020 |
| $B(1)$ | .89 | 1.65 | .035 | .065 |
| C | .20 | .30 | .008 | .012 |
| D | 29.97 | 32.00 | 1.180 | 1.260 |
| E | 7.62 | 8.26 | .300 | .325 |
| $\mathrm{E}(1)$ | 5.59 | 7.11 | .220 | .280 |
| $e(1)$ | 2.29 | 2.79 | .090 | .110 |
| $e(\mathrm{~A})$ | 7.37 | 7.87 | .290 | .310 |
| L | 3.175 | 3.81 | .125 | .150 |
| $\mathrm{Q}(1)$ | 1.27 | 2.03 | .050 | .080 |
| S | 1.02 | 2.03 | .040 | .080 |

## CerDIP (K, Q Suffix), 14-20 Leads



| DIM. | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 4.06 | 5.08 | .160 | .200 |
| $\mathrm{~A}(1)$ | .51 | 1.14 | .020 | .045 |
| B | .38 | .51 | .015 | .020 |
| $\mathrm{~B}(1)$ | 1.14 | 1.65 | .045 | .065 |
| C | .20 | .30 | .008 | .012 |
| $\mathrm{D}-14$ | 19.05 | 19.56 | .750 | .770 |
| $\mathrm{D}-16$ | 19.05 | 19.56 | .750 | .770 |
| $\mathrm{D}-18$ | 22.35 | 22.86 | .880 | .900 |
| $\mathrm{D}-20$ | 23.88 | 24.38 | .940 | .960 |
| E | 7.62 | 8.26 | .300 | .325 |
| $\mathrm{E}(1)$ | 6.60 | 7.62 | .260 | .300 |
| $\theta(1)$ | 2.54 | BSC | .100 |  |
| $e(\mathrm{~A})$ | 7.62 BSC |  | 300 |  |
| L | 3.18 | 3.81 | .125 | .150 |
| $\mathrm{~L}(1)$ | 3.81 | 5.08 | .150 | .200 |
| $\mathrm{Q}(1)$ | 1.27 | 2.16 | .050 | .085 |
| $\mathrm{~S}-14$ | 1.65 | 2.41 | .065 | .095 |
| $\mathrm{~S}-16$ | .38 | 1.14 | .015 | .045 |
| $\mathrm{~S}-18$ | .76 | 1.52 | .030 | .060 |
| $\mathrm{~S}-20$ | .25 | 1.02 | .010 | .040 |
| $\alpha$ | 0 | $15^{\circ}$ | 0 | $15^{\circ}$ |

## CerDIP (K, Q Suffix), 24-40 Leads, 0.6" Wide Body



| DIM. | MILLIMETERS |  | INCHES |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |  |
| A | 4.06 | 5.08 | .160 | .200 |  |  |
| A(1) | .51 | 1.14 | .020 | .045 |  |  |
| B | .38 | .51 | .015 | .020 |  |  |
| B(1) | 1.14 | 1.65 | .045 | .065 |  |  |
| C | .20 | .30 | .008 | .012 |  |  |
| D-24 | 31.50 | 32.00 | 1.240 | 1.260 |  |  |
| D-28 | 36.58 | 37.08 | 1.440 | 1.460 |  |  |
| D-40 | 51.82 | 52.32 | 2.040 | 2.060 |  |  |
| e(1) | 2.54 |  | BSC | .100 |  | BSC |
| e(A) | 15.24 |  | BSC | .600 |  |  |
| B | 15.24 | 15.88 | .600 | .625 |  |  |
| E1 | 12.95 | 13.46 | .510 | .530 |  |  |
| L | 3.18 | 3.81 | .125 | .150 |  |  |
| L1 | 3.81 | 5.08 | .150 | .200 |  |  |
| Q1 | 1.27 | 2.16 | .050 | .085 |  |  |
| S | 1.52 | 2.29 | .060 | .090 |  |  |
| $\alpha$ | $0{ }^{\circ}$ |  | $15^{\circ}$ | $0^{\circ}$ |  |  |

## Side Braze DIP (P, D Suffix), 14-24 Leads



| DIM. | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 2.67 | 4.44 | . 105 | . 175 |
| A(1) | . 64 | 1.39 | . 025 | . 055 |
| B | . 38 | . 53 | . 015 | . 021 |
| B(1) | . 97 | 1.52 | . 038 | . 060 |
| C | . 20 | . 30 | . 008 | . 012 |
| D-14 | 17.53 | 19.55 | . 690 | . 770 |
| D-16 | 19.56 | 21.08 | . 770 | . 830 |
| D-18 | 22.36 | 23.62 | . 880 | . 930 |
| D-20 | 24.89 | 26.16 | . 980 | 1.030 |
| D-24 | 29.97 | 31.24 | 1.180 | 1.230 |
| E | 7.37 | 8.25 | . 290 | . 325 |
| $E(1)$ | 7.12 | 7.87 | . 280 | . 310 |
| $\theta(1)$ | 2.54 BSC |  | . 100 BSC |  |
| $\theta(A)$ | 7.62 BSC |  | . 300 BSC |  |
| L | 3.18 | 4.44 | . 125 | . 175 |
| Q(1) | . 25 | - | . 010 | - |
| S-14 | . 77 | 2.41 | . 030 | . 095 |
| S-16 | . 51 | 1.65 | . 020 | . 065 |
| S-18 | . 77 | 1.65 | . 030 | . 065 |
| S-20 | . 77 | 1.65 | . 030 | . 065 |
| S-24 | . 77 | 2.41 | . 030 | . 095 |

## Side Braze DIP (P, R, D Suffix) 24-48 Leads, 0.6" Wide Body



| DIM. | MILLIMETERS |  | INCHES |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |  |
| $A$ | 2.16 | 4.83 | .085 | .190 |  |  |
| $A(1)$ | .51 | 1.78 | .020 | .070 |  |  |
| $B$ | .38 | .58 | .015 | .023 |  |  |
| $B(1)$ | .97 | 1.52 | .038 | .060 |  |  |
| $C$ | .20 | .30 | .008 | .012 |  |  |
| $D-24$ | 29.98 | 30.98 | 1.180 | 1.220 |  |  |
| $D-28$ | 35.06 | 36.22 | 1.380 | 1.430 |  |  |
| $D-40$ | 50.30 | 51.56 | 1.980 | 2.030 |  |  |
| $D-48$ | 60.45 | 61.72 | 2.380 | 2.430 |  |  |
| $E$ | 15.12 | 15.87 | .595 | .625 |  |  |
| $E(1)$ | 14.73 | 15.49 | .580 | .610 |  |  |
| $e(1)$ | 2.54 | $B S C$ | .100 | $B S C$ |  |  |
| $e(A)$ | 15.24 |  | $B S C$ | 600 |  | $B S C$ |
| $L$ | 3.18 | 4.45 | .125 | .175 |  |  |
| $Q(1)$ | .25 | - | .010 | - |  |  |
| $S$ | .76 | 1.65 | .030 | .065 |  |  |

## SO Package (Y Suffix), 8-16 Leads



| DIM. | MILLIMETERS |  | INCHES |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |  |
| A | 1.35 | 1.75 | .053 | .069 |  |  |
| A(1) | .10 | .20 | .004 | .008 |  |  |
| B | .35 | .45 | .014 | .018 |  |  |
| C | .18 | .23 | .007 | .009 |  |  |
| D-8 | 4.60 | 5.20 | .181 | .205 |  |  |
| D-14 | 8.35 | 8.95 | .329 | .352 |  |  |
| D-16 | 9.60 | 10.20 | .378 | .402 |  |  |
| E | 3.55 | 4.05 | .140 | .160 |  |  |
| $\theta$ | 1.27 |  | BSC | .050 |  | BSC |
| H | 5.70 | 6.30 | .224 | .248 |  |  |
| L | .60 | .80 | .024 | .031 |  |  |
| $\theta$ | $0^{\circ}$ |  | $8^{\circ}$ | $0^{\circ}$ |  |  |

## SO Package (Y Suffix), 16-28 Leads, Wide Body



| DIM. | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 2.15 | 2.90 | .085 | .114 |
| A(1) | .10 | .30 | .004 | .012 |
| B | .35 | .45 | .014 | .018 |
| C | .23 | .28 | .009 | .011 |
| D-16 | 9.95 | 10.75 | .392 | .423 |
| D-18 | 11.25 | 12.45 | .443 | .490 |
| D-20 | 12.50 | 13.30 | .492 | .524 |
| D-24 | 15.05 | 15.85 | .593 | .624 |
| D-28 | 17.60 | 18.40 | .693 | .724 |
| E | 7.25 | 8.00 | .285 | .315 |
| $\theta$ | 1.27 |  | BSC | .050 |
| H | 9.80 | 10.60 | .386 | .417 |
| L | .60 | 1.00 | .024 | .039 |
| $\theta$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |

## PLCC Package (N, P Suffix), 20-84 Leads



| DIM. | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| $A$ | 4.20 | 4.57 | .165 | .180 |
| $A(1)$ | 2.29 | 3.04 | .090 | .120 |
| $A(2)$ | .51 | - | .020 | - |
| B | .331 | .553 | .013 | .021 |
| B(1) | .661 | .812 | .026 | .032 |
| $D-20$ | 9.78 | 10.03 | .385 | .395 |
| $D-28$ | 12.32 | 12.57 | .485 | .495 |
| $D-44$ | 17.40 | 17.65 | .685 | .695 |
| $D-52$ | 19.94 | 20.19 | .785 | .795 |
| $D-68$ | 25.02 | 25.57 | .985 | .995 |
| $D-84$ | 30.10 | 30.35 | 1.185 | 1.195 |
| $D(1)-20$ | 8.890 | 9.042 | .350 | .356 |
| $D(1)-28$ | 11.430 | 11.582 | .450 | .456 |
| $D(1)-44$ | 16.510 | 16.662 | .650 | .656 |
| $D(1)-52$ | 19.050 | 19.202 | .750 | .756 |
| $D(1)-68$ | 24.130 | 24.330 | .950 | .958 |
| $D(1)-84$ | 29.210 | 29.413 | 1.150 | 1.158 |
| $D(2)-20$ | 7.37 | 8.38 | .290 | .330 |
| $D(2)-28$ | 9.91 | 10.92 | .390 | .430 |
| $D(2)-44$ | 14.99 | 16.00 | .590 | .630 |
| $D(2)-52$ | 17.53 | 18.54 | .690 | .730 |
| $D(2)-68$ | 22.61 | 23.62 | .890 | .930 |
| $D(2)-84$ | 27.69 | 28.70 | 1.090 | 1.130 |
| $e(1)$ | 1.27 |  | $B S C$ | .050 |

## CerQuad Package (M Suffix), 28 \& 44 Leads



| DIM. | MILLIMETERS |  | INCHES |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |  |
| A | 4.20 | 4.83 | .165 | .190 |  |  |
| $\mathrm{~A}(1)$ | 2.29 | 3.04 | .090 | .120 |  |  |
| $\mathrm{~A}(2)$ | .51 | - | .020 | - |  |  |
| B | .46 | .56 | .018 | .022 |  |  |
| $\mathrm{~B}(1)$ | .66 | .81 | .026 | .032 |  |  |
| $\mathrm{D}-28$ | 12.32 | 12.57 | .485 | .495 |  |  |
| $\mathrm{D}-44$ | 17.40 | 17.65 | .685 | .695 |  |  |
| $\mathrm{D}(1)-28$ | 11.23 | 11.63 | .442 | .458 |  |  |
| $\mathrm{D}(1)-44$ | 16.31 | 16.71 | .642 | .658 |  |  |
| $\mathrm{D}(2)-28$ | 9.91 | 10.92 | .390 | .430 |  |  |
| $\mathrm{D}(2)-44$ | 14.99 | 16.00 | .590 | .630 |  |  |
| $\mathrm{e}(1)$ | 1.27 |  | BSC | 050 |  | BSC |

## CLCC Package (M Suffix), 44 Lead



| DIM. | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| $A$ | 2.54 | 3.43 | .100 | .135 |
| $A(1)$ | 2.03 | 3.30 | .080 | .130 |
| $A(2)$ | .64 | - | .025 | - |
| $B$ | .33 | .58 | .013 | .023 |
| $B(1)$ | .51 | .81 | .020 | .032 |
| $D$ | 17.27 | 17.78 | .680 | .700 |
| $D(1)$ | 15.95 | 16.81 | .628 | .662 |
| $D(2)$ | 14.99 | 16.51 | .590 | .650 |
| $e$ | 1.27 BSC |  | .050 BSC |  |

## LCC Package (Z, E Suffix), 20 \& 28 Leads



| DIM. | MILLIMETERS |  | INCHES |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |  |
| A | 1.52 | 2.54 | .060 | .100 |  |  |
| A(1) | 1.27 | 2.16 | .050 | .085 |  |  |
| B | .56 | .71 | .022 | .028 |  |  |
| D-20 | 8.69 | 9.09 | .342 | .358 |  |  |
| D-28 | 11.23 | 11.63 | .442 | .458 |  |  |
| E-20 | 8.69 | 9.09 | .342 | .358 |  |  |
| E-28 | 11.23 | 11.63 | .442 | .458 |  |  |
| $\theta$ | 1.27 |  | BSC | .050 |  | BSC |
| L | 1.14 | 1.40 | .045 | .055 |  |  |
| L(1) | 1.96 | 2.36 | .077 | .093 |  |  |

## Flat Package (L Suffix), 14 Lead, Obsolete Version



| DIM. | MILLIMETERS |  | INCHES |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 1.78 | 2.16 | .070 | .085 |  |
| b | .38 | .48 | .015 | .019 |  |
| c | .10 | .15 | .004 | .006 |  |
| D | 6.10 | 6.60 | .240 | .265 |  |
| E | 6.10 | 6.60 | .240 | .265 |  |
| e | 1.27 |  | BSC | .050 BSC |  |
| E(2) | 4.32 | 5.08 | .170 | .200 |  |
| E(3) | .76 | 1.02 | .030 | .040 |  |
| k | .20 | .38 | .008 | .015 |  |
| L | 7.37 | 8.89 | .290 | .350 |  |
| Q | .25 | .51 | .010 | .020 |  |
| S1 | .25 | .64 | .010 | .025 |  |

## Flat Package (L Suffix), 14 \& 16 Leads



* New Outline Meets MIL-M-38510G

| DIM. | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 2.03 | 2.54 | .080 | .100 |
| b | 0.38 | 0.48 | .015 | .019 |
| c | 0.10 | 0.15 | .004 | .006 |
| D-14 | 8.64 | 9.14 | .340 | .410 |
| D-16 | 9.91 | 10.41 | .390 | .410 |
| E-14 | 6.10 | 6.60 | .240 | .260 |
| E-16 | 6.60 | 7.11 | .260 | .280 |
| e | 1.27 BSC | .050 BSC |  |  |
| E2 | 4.45 | 4.95 | .175 | .195 |
| E3 | 0.76 | 1.27 | .030 | .050 |
| k | 0.20 | 0.38 | .008 | .015 |
| L | 7.62 | 8.89 | .300 | .350 |
| Q | 0.66 | 1.14 | .026 | .045 |
| S | - | 1.14 | - | .045 |
| S1 | 0.13 | - | .005 | - |

## MO-002AG (Formerly TO-78)



| DIM. | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| $A$ | 4.19 | 4.70 | .165 | .185 |
| $\emptyset \mathrm{~b}$ | .41 | .53 | .016 | .021 |
| $\emptyset \mathrm{D}$ | 8.51 | 9.39 | .335 | .370 |
| $\emptyset \mathrm{D}(1)$ | 7.75 | 8.50 | .305 | .335 |
| $\theta$ | 5.08 BSC |  | .200 BSC |  |
| $\theta(1)$ | 2.54 BSC |  | .100 BSC |  |
| F | - | 1.02 | - | .040 |
| j | .71 | .86 | .028 | .034 |
| k | .74 | 1.14 | .029 | .045 |
| L | 12.70 | - | .500 | - |

## MO-002AK (Formerly TO-99)



| DIM. | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 4.19 | 4.70 | .165 | .185 |
| $\mathrm{~A}(1)$ | .25 | 1.01 | .010 | .040 |
| $\emptyset \mathrm{~B}$ | 3.56 | 4.06 | .120 | .160 |
| $\emptyset \mathrm{~b}$ | .41 | .53 | .016 | .021 |
| $\emptyset \mathrm{D}$ | 8.51 | 9.39 | .335 | .370 |
| $\emptyset \mathrm{D}(1)$ | 7.75 | 8.50 | .305 | .335 |
| $\theta$ | 5.08 BSC |  | .200 BSC |  |
| $\theta(1)$ | 2.54 BSC | .100 BSC |  |  |
| F | - | .1 .02 | - | .040 |
| j | .71 | .86 | .028 | .034 |
| k | .74 | 1.14 | .029 | .045 |
| L | 12.70 | - | .500 | - |

Siliconix
incorporated

## MO-006AD (Formerly TO-100)



| DIM. | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 4.19 | 4.70 | .165 | .185 |
| A(1) | .25 | 1.02 | .010 | .040 |
| $\emptyset$ B | 2.79 | 4.06 | .120 | .160 |
| $\emptyset \mathrm{~b}$ | .41 | .53 | .016 | .021 |
| $\emptyset \mathrm{D}$ | 8.51 | 9.39 | .335 | .370 |
| $\emptyset \mathrm{D}(1)$ | 7.75 | 8.50 | .305 | .335 |
| $e$ | 5.84 | BSC | .230 |  |
| BSC |  |  |  |  |
| $e(1)$ | 2.92 | BSC | .115 |  |
| B | - | 1.02 | - | .040 |
| j | .71 | .86 | .028 | .034 |
| k | .74 | 1.14 | .029 | .045 |
| L | 12.70 | - | .500 | - |

Applications

## TABLE OF CONTENTS

AN88-2: Microprocessor Compatible Multiplexers Facilitate Video Switching Designs ..... 13-1
AN88-1: Applications For the D469 - A High Current Power Driver ..... 13-24
AN87-4: Improve System Precision with the Si7652 Chopper-Stabilized Optional Amplifier ..... 13-29
AN87-3: The Si7541A 12-Bit CMOS Multiplying DAC Theory and Applications ..... 13-41
AN87-2: Efficient ISDN Power Converters Using the Si9100 ..... 13-67
AN87-1: A 1-Watt Flyback Converter Using the Si9100 ..... 13-74
AN86-1: The DG535/536 Wideband Multiplexer Suits a Wide Variety of Applications ..... 13-85
AN84-2: Theory and Applications of the Si7660 and Si7661 Voltage Converters ..... 13-102
AN83-14: A Simple Approach to Si7135/8085 Interfacing ..... 13-114
AN83-13: Si8601 Data Acquisition System Interfaces for I/O or Memory Mapped Operation ..... 13-122
AN83-7: A High Quality Audio Crosspoint Switch ..... 13-128
AN83-6: A System Solution to HP-IL Equipment Interface ..... 13-131
AN83-4: Improved System Performance Using Microprocessor Compatible Multiplexers ..... 13-138
AN83-3: A Microprocessor Compatible Analog Switch Makes Interfacing Easy ..... 13-151
AN83-1: The DG308A Digitally Switches Analog Signals ..... 13-157
AN76-7: Function/Application of the L161 Micropower Comparator ..... 13-165
AN76-6: DG300A Series Analog Switch Applications ..... 13-173
AN75-1: CMOS Analog Switches - A Powerful Design Tool ..... 13-189
AN74-2: Analog Switches in Sample and Hold Circuits ..... 13-206
AN73-6: Function/Application of the L144 Programmable Micropower Triple Op Amp ..... 13-214
AN73-2: IC Multiplexer Increases Analog Switching Speeds ..... 13-221
TA87-1: Eliminate the Guesswork in Your Analog Switching Error Analysis ..... 13-227
TA73-1: Multiplexer Adds Efficiency to 32-Channel Telephone System ..... 13-232

# MICROPROCESSOR - COMPATIBLE MULTIPLEXERS FACILITATE VIDEO SWITCHING DESIGNS 

For many new communications systems - such as ISDN (Integrated Services Digital Network), cable TV, and local area networks (LANs) - traditional switching techniques have become inadequate. To meet the demands of these applications, semiconductor switching devices must now handle wider bandwidths and offer more on-chip features to achieve low chipcount solutions. Higher integration, smaller packages, easier device paralleling/combining, and improved dynamic performance are essential features for designing large-capacity switching systems.

Analog video information is frequently digitized for processing in frame grabbers, TV standard converter (e.g., NTSC to PAL), time-base correction, special effects, or merely as a means of reducing noise levels and enhancing resolution. However, the price paid for the advantages of the digital technique is the substantially wider bandwidth occupied by the digitized signal. Thus, in a typical 8-bit conversion, the
sampling rate must be at least three times the chrominance subcarrier frequency of 4.43 MHz : that is, 13.3 MHz . Thus, the bit rate is $8 \times 13.3=106.44$ Mbps. This bandwidth requirement precludes the use of a majority of components and switching techniques commonly employed in video systems.

Video switching applications, such as high-definition TV, digital video equipment, and broadcast studio switches have forced improvements in semiconductor switch performance. The Siliconix DG534 and DG538 are members of a fast growing family of multiplexer/demultiplexer devices with performance characteristics optimized for wideband switching applications. This application note presents the benefits of the DG534 and DG538 in a diverse range of wideband switching applications, highlighting the devices' performance features and providing useful circuit design techniques.

All four DG534 input switches are " $T$ " switches.


All eight DG538 input switches are "T" switches.


Figure 1. DG534 and DG538 Functional Schematics

## Device Description

The DG538 is a wideband single-ended 8-to-1 or differential 4-channel multiplexer. Several DG538s can easily be configured to create a more complex matrix or to handle crosspoint functions. The DG534, similar to the DG538 with half the number of channels, is a 4-to-1 single-ended or a 2-to-1 differential multiplexer.

D/CMOS processing enables these devices to be optimized for high-frequency signal handling with low ON-resistance while on-chip CMOS circuitry provides all the level shifting, logic interfacing, and latching functions that permit easy system design. The switch structure utilizes lateral n-channel DMOS transistors configured in a " $T$ " arrangement, as shown in Figure 1. The " $T$ " switches are arranged into two groups. Each group is selected by the second-stage " L " switches. This two-level switching configuration minimizes channel capacitance and off-state signal crosstalk (maximizes OFF-isolation).

For comparison, Figure 2 shows the single-channel crosstalk characteristics of the DG538 video multiplexer and the industry-standard DG508A. Note the $35-\mathrm{dB}$ performance improvement of the DG538 versus the standard CMOS 8-channel multiplexer.

The DG538 data sheet specifies all-hostile crosstalk. This is a much more rigorous test specification than
single-channel crosstalk since it requires all seven "off" channels to be tied together. More crosstalk signal is seen at the switch under these test conditions because there are seven parallel paths, as opposed to only one, and the crosstalk contribution of the package and the PC board are also more apparent. Nevertheless, the all-hostile crosstalk of the DG534 and DG538 approaches -70 dB at 5 MHz , easily meeting most video switching requirements.

It is not merely the " $T$ " and " $L$ " configurations that give improved crosstalk. Careful on-chip layout and optimum device sizing were also required. A small device exhibits low intrinsic capacitances, but has greater ON-resistance and, hence, will give a greater insertion loss. However, by employing DMOS (double diffused MOS) FETs for the switches, an excellent compromise between $\mathrm{r}_{\mathrm{DS}}(\mathrm{ON})$ and intrinsic capacitances is achieved.

Figure 3 shows a cross section of an n-channel device made with the D/CMOS process, incorporating DMOS and PMOS transistors. The fabrication of the " $T$ " switch is shown. The short-channel feature of the DMOS devices offers 8 to 10 times less channel capacitance than a conventional lateral NMOS transistor for a given rds(on). Figure 3 also shows the n - and p-channel devices that form the CMOS logic interface, level shifting, and latches.


Figure 2. DG538/DG508A Single-Channel Crosstalk vs. Frequency

Siliconix
incorporated


Figure 3. Cross Section of the D/CMOS Process

The cross section shows many pn junctions which would become forward biased if signals applied to the device were more negative than the " $p$ " substrate. For this reason, when handling ac signals, the substrate is connected to a negative voltage ( $\mathrm{V}-$ ) to allow signals to swing below ground.

Using a negative supply also optimizes device capacitances. The body effect on DMOS devices causes the ON-state capacitance to change as a function of $V-$. For a fixed analog signal, $\mathrm{C}_{\mathrm{ON}}$ reduces exponentially as the source-to-substrate voltage increases (see Figure 4). Other performance benefits can be attained by choosing a particular V (see Figure 19).

In the event of an overvoltage (analog signal going more than a diode drop beyond $V-$ ), the pn junction between the source or drain and the substrate will forward bias, causing a large current to flow. This fault current will not damage the device as long as the current flow is less than 20 mA . However, low-impedance source circuitry is typical of many applications; for example, the output impedance of a video buffer amplifier is $75 \Omega$. Thus, a means of current limiting should be employed in circuits where overvoltage transients are possible. Figure 5 shows a transient protection scheme that uses a diode in $V-$. This diode (normally forward biased) becomes reverse bi-
ased with overvoltage transients, thus eliminating fault current flow.


Figure 4. DG538 ON-state Input Capacitance vs. Source-to-Substrate Voltage

Positive overvoltages ( $>\mathrm{V}+$ ) are a different problem. The switch will merely turn OFF (no enhancement) if signals approach or exceed $\mathrm{V}+$. The DMOS drain diffusion has a fairly high breakdown voltage (typically $>30 \mathrm{~V}$. Large avalanche currents can flow during
breakdown, therefore, either the signals must be externally clamped to avoid exceeding breakdown voltage, or a means of external fault current limiting should be adopted. Since the source diffusion will only develop a voltage during the switch "ON" state, under normal supply conditions this breakdown (source-to-substrate) is unlikely to occur due to the device turning OFF when the source voltage, $\mathrm{V}_{\mathrm{S}}$, approaches $\mathrm{V}+$. Therefore, external positive overvoltage protection is only required when transients or overvoltages are expected to be in excess of +30 V .


Figure 5. Negative Overvoltage Transient Protection

## Addressing and Logic

A DG538 device can be configured as a single-ended or as a differential multiplexer by applying the appropriate logic to the $\overline{8} / 4$ pin. When this pin is high (the differential condition), address $A_{2}$ is not used. Note that DA and DB must be externally connected for the single-ended mode.

The logic trip-point reference for the internal comparators is derived from logic voltage, $\mathrm{V}_{\mathrm{L}}$, i.e., when $\mathrm{V}_{\mathrm{L}}=+5 \mathrm{~V}$, true TTL compatibility is achieved. In this case, the logic levels required to activate the various control pins ( $\overline{8} / 4$, $\overline{\mathrm{I}} / \mathrm{O}, \mathrm{EN}, \mathrm{Ax}_{\mathrm{X}}, \overline{\mathrm{WR}}, \overline{\mathrm{RS}}$ ) are 0.8 V and 2 V . Variation of $\mathrm{V}_{\mathrm{L}}$ enables the switching threshold to be shifted (Figure 6).


Figure 6. DG538 Switching Threshold vs. Logic Supply Voltage ( $\mathrm{V}_{\mathrm{L}}$ )

The DG538 and DG534 have tri-state latches on their address pins, allowing three modes of operation:

1. Input Data. In this mode, the multiplexer accepts data applied to $A_{x}$ causing appropriate switch selection. This mode is selected by the following logic conditions:
$\overline{1} / \mathrm{O}=0$ (input mode)
$\overline{W R}=0$ (latches transparent)
$\mathrm{EN}=1$ (device enabled)
$\overline{\mathrm{RS}}=1$
2. High Impedance. In this mode, the address pins assume a high impedance (open circuit) state. It is selected by

$$
\begin{aligned}
\overline{\mathrm{I} / O} & =0 \\
\overline{\mathrm{WR}} & =1 \text { (data latched state) } \\
\mathrm{EN} & =X \\
\overline{\mathrm{RS}} & =1
\end{aligned}
$$

The tri-state (high-impedance) mode of operation is particularly useful in microprocessor-controlled'systems. It enables many devices to be paralleled on a common control bus without significant loading. This feature helps fulfill the demands of large matrix systems.

By decoding the microprocessor's address bus, the DG538/DG534 can be activated to respond to logic control signals transmitted by the microprocessor on its data bus, only when required to do so.

Siliconix
3. Output Data. The last data written to the latches are reflected as logic outputs on $A_{0}, A_{1}$, and $A_{2}$. This is achieved when

$$
\begin{aligned}
& \overline{\mathrm{I}} \mathrm{O}=1 \text { (output mode) } \\
& \overline{\mathrm{WR}}=1 \\
& \mathrm{EN}=1 \\
& \overline{\mathrm{RS}}=1
\end{aligned}
$$

The "data readback" feature is convenient in handshaking functions where "route-selected" status monitoring is required. This also eliminates additional peripheral devices for this function. Data readback may also be used to preserve the switch configuration during and after a power failure to the microprocessor. Normally after power failure, the microprocessor must go through a complete system reset routine. Provided power to the DG538/DG534 has not been disrupted, when the microprocessor's power is re-established, it can poll the multiplexers and resume immediate control. This capability simplifies microprocessor software requirements and reduces service interruptions.

In the address output state, the address outputs can source or sink 0.4 mA . Logic high from the address output is $\mathrm{V}_{\mathrm{L}}$. When operating $\mathrm{V}_{\mathrm{L}}$ at voltages higher than +5 V , it is important to consider the possibility of damaging effects on TTL devices connected to the address bus.

To ease microprocessor interfacing, additional control pins are featured.

- $\overline{W R}$. This input activates the data latches for strobing-in an address word when $\overline{W R}$ goes low (i.e., transparent latches). The strobing signal is normally obtained by decoding the microprocessor address data. This pin eliminates the need for external latches or peripheral devices such as Ī/O ports for connection to the microprocessor's bus.
- $\overline{\mathbf{R S}}$. This input initiates a direct reset command that clears all data latches and opens all switches. This pin can be used as a "master re-
set." It is of particular significance during system power-up since the microprocessor's reset control pin may be used to clear all switches prior to channel/routing selection. Thus, the software used to sequentially clear all multiplexers is unnecessary.

Figure 7 illustrates the ease of microprocessor interface with the DG538 and shows an alternate use for the $\overline{R S}$ function as a chip-select control in a 32-to-1 video switching application. The $\overline{\mathrm{RS}}$ function overrides all other control signals. Note that $\overline{R S}$ is not a latched input. An external D-type latch is required so that $A_{4}$ can be connected directly to the data bus. $A_{0}$ to $A_{3}$ are latched internally to the DG538.

The 8085 microprocessor data bus (after having its low-order address lines demultiplexed) connects directly to the address inputs ( $A_{0}$ to $A_{2}$ ) on all the DG538s and on $A_{3}$ and $A_{4}$. The system responds to stimuli on the data bus only when a write command is received. A write signal is produced by first decoding three (or more) lines of the high-order address lines using a 3-to-8 decoder and then gating (OR) one of the decoder output lines with the microprocessor's $\overline{W R}$ output. This enables switch selection only when the appropriate address data is received; otherwise, switch states remain latched and their control inputs are all in the high-impedance mode, leaving the microprocessor's data bus free to execute other routines.

Switch inputs 1 to 32 can be selected by a 5-bit word transmitted on the data bus coinciding with a write signal.

Even though the $\overline{R S}$ pins on the four DG538 devices are used for chip select, a direct reset or no-chan-nel-selected condition is easily achieved using a CMOS analog switch (DG303A), as shown in Figure 7.

An important consideration for direct microprocessor interface is input timing compatibility. Table 1 shows minimum input timing requirements of the DG538/DG534 compared with the corresponding minimum output timing specifications of some popular microprocessors.


Figure 7. A 32-Channel Single-Ended Wideband Multiplexer Controlled by an 8085

Methods of interface to other microprocessors are shown in Figure 8. An address decoder (for a mem-ory-mapped type of operation) is required for all interface circuits. Various gating arrangements are required, depending on the microprocessor's peripheral control output architecture.

In some cases, it might be convenient to use $\overline{\mathrm{RS}}$ as a
power-up failsafe. The circuit shown in Figure 9 illustrates a method for using $\overline{R S}$ as a power-up delay circuit. This allows microprocessor buses or control logic sources to stabilize after power-up before the DG538 responds to control signals. During power-up, indeterminate logic states and/or transients might be present on control or data lines. The RC values are set to ignore spurious control signals.

TABLE 1. Microprocessor Timing Compatibility

| PARAMETER |  | DG538/4 | $8085 A$ | $8085 A-2$ | Z80 | 6800 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {WW }}$ Width of Control Low (WR) | $(\mathrm{ns})$ | $200(\mathrm{~min})$ | $400(\mathrm{~min})$ | $230(\mathrm{~min})$ | $360(\mathrm{~min})$ | $470(\mathrm{~min})$ |
| tDW | Data Valld to Trailing Edge <br> of Write | $(\mathrm{ns})$ | $100(\mathrm{~min})$ | $420(\mathrm{~min})$ | $230(\mathrm{~min})$ | $200(\mathrm{~min})$ |
| twD | $575(\mathrm{~min})$ |  |  |  |  |  |
| Data Valld to Trailing Edge <br> of Write | $(\mathrm{ns})$ | $50(\mathrm{~min})$ | $100(\mathrm{~min})$ | $60(\mathrm{~min})$ | $100(\mathrm{~min})$ | $150(\mathrm{~min})$ |

Siliconix


Figure 8. Other Microprocessor Interfaces


## Characteristics

The DG538 and DG534 data sheets include detailed operating characteristics, typical parameters, and limit values. The important dynamic characteristics, such as crosstalk and bandwidth, are plotted against frequency (to 100 MHz ) to help designers predict system performance, since these parameters are
measures of the ON-state and OFF-state multiplexer performance.

Specialized video specifications not included on the data sheet are presented here to provide a better understanding of the devices' performance and suitability for a wide range of video and general wideband switching applications.


Figure 10. DG538 Bandwidth and Phase Response

Bandwidth is a measure of the ON-state performance and is defined as the frequency at which the signal falls -3 dB from the low-frequency insertion loss figure. Figure 10 shows the typical frequency characteristics of the DG538 measured on an HP8573A network analyzer.

Since a multiplexer channel exhibits ON-resistance, rDS(ON), and ON-state capacitance, C (ON), increasing signal frequencies are progressively attenuated. However, it is a common misconception that the bandwidth can be calculated from the rDS(ON) and $C_{(O N)}$ specifications given on the data sheet.

The -3 dB frequency for the model shown in Figure 11 is given by the formula:

$$
-3 \mathrm{~dB}=\frac{1}{2 \pi\left[\frac{R_{L} \times r_{\mathrm{DS}(\mathrm{ON})}}{R_{L}+r_{D S(O N)}}\right] C_{(O N)}}
$$

Substituting $R_{L}=50 \Omega, \mathrm{rDS}_{(O N)}=50 \Omega$, and $C(O N)=23 \mathrm{pF}$ gives an $\mathrm{f}_{-3 \mathrm{~dB}} \approx 310 \mathrm{MHz}$

The measured frequency response for the same $50 \Omega$ load (Figure 10) shows a -3 dB point of
over 500 MHz . This apparent discrepancy results because the $\mathrm{rDS}_{\mathrm{D}}(\mathrm{ON})$ and $\mathrm{C}_{(0 N)}$ are distributed among the five DMOS FETs that form the "T" and "L" switches.

A SPICE simulation of the model shown in Figure 12 gave a $510 \mathrm{MHz}-3 \mathrm{~dB}$ point, which is much closer to the measured value (see Figure 13).


INSERTION LOSS $(d B)=20 \log \frac{V_{\text {OUT }}}{V_{\text {IN }}}$

Figure 11. Erroneous Model for Frequency Response Calculations


Figure 12. Five-Stage RC Model


Figure 13. Bandwidth and Phase Response for the Models of Figures 11 and 12

Note that the equivalent five-stage RC circuit shown in Figure 12 is not a complete model of the DG538 transmission path. However, it does illustrate the effect of distributed parameters. An actual model would be far more complex, with other reactive elements that incorporate package capacitances, inductances, etc.

In the absence of a better model, the circuit shown in Figure 12 is useful for predicting bandwidths in
crosspoint systems where the frequency response will be affected by paralleling devices (Figure 14).

A $10 \Omega$ source impedance is included in Figure 14. This source impedance simulates the low-output impedance of a video buffer amplifier generally employed at the input to the matrix. The simulation results of the circuit, using single-stage and five-stage models for different numbers of parallel channels, are shown in Table 2.

Siliconix incorporated

Table 2.

| Number of <br> Parallel <br> Channels | -3 dB Bandwidth (20 LOG $\frac{\mathrm{V}_{\text {OUT }}}{}$ (ingle R-C Stage <br> (Figure 11) | 5 Stage R-C <br> (Figure 12) |
| :---: | :---: | :---: |
|  | 280 MHz | 400 MHz |
| 2 | 250 MHz | 340 MHz |
| 4 | 225 MHz | 260 MHz |
| 8 | 185 MHz | 200 MHz |
| 16 | 170 MHz | 160 MHz |

The "flat" response over the bandwidth of interest is an important requirement for video applications. The Independent Television Companies Association (ITCA) specifies the following gain/frequency limits for a video switching matrix.

Mid- to high-frequency response:
$\pm 0.1 \mathrm{~dB}$ between 100 kHz and 5.5 MHz
$\pm 0.25 \mathrm{~dB}$ between 5.5 MHz and 8 MHz

## Above 8 MHz :

"Response shall fall continuously and smoothly"
Although this specification is for 625-line PAL systems used in the United Kingdom, it is a typical specification and similar to other standards, such as NTSC and sequential color and memory (SECAM).


Figure 14. Equivalent Diagram of an $8 \times N$ Crosspoint Using DG538s when one $V \mathbb{N}$ is selected to All Outputs

High-definition TV has much tighter tolerances since it requires bandwidths to 25 MHz . The 0 to 30 MHz frequency response of the DG538 and DG534, shown in Figure 15, is well within the required limits.

Group Delay, sometimes called envelope delay or deviation from linear phase, is the phase-shift rate of change through a circuit or equipment with respect to frequency, or alternatively, non-linearity of the group frequency response. In a transient waveform which has a continuous spectrum, the group delay becomes the transmission time of a packet of spectral components. It follows, therefore, that if the group delay is constant for all the required bandwidth, there will be no difference in the arrival times of the various spectral components which make up the bandwidth.

Because many different frequency components make up a video waveform, this parameter is of particular relevance in video applications. The measured group delay response of the DG538 is shown in Figure 15. It satisfies the most demanding video requirements. The plot shows less than 500 ps over a 30 MHz frequency range.


Figure 15. DG538/DG534 Group Delay and Normalized Insertion Loss Response to 30 MHz

## Non-Linearity Distortions

Color video can be divided into two groups: component video [separate red (R), green (G), and blue (B) signals] and composite video, which contains color and brightness (chroma and luma) information in a single waveform.

Siliconix


Figure 16. Basic Composite TV Signal

Composite video has various specifications that relate to the interaction of chroma and luma. In particular, differential gain and differential phase must be specified for video components or systems. To illustrate these distortions, consider the basic composite TV signal. Figure 16 shows a typical color TV signal. The sync pulses, occurring every $64 \mu \mathrm{~s}$, synchronize horizontal line deflection. The color signal contains both luminance and chrominance. When this signal is processed by a domestic TV receiver, the red, green, and blue components are recovered and used to modulate three individual electron beams.

The amplitude of the chroma contains the color intensity (color saturation), and its phase difference with respect to the color burst determines the blend (hue) of color.

- Differential Phase. Measured in degrees, this is the phase shift of the color subcarrier resulting from a change in the amplitude of the associated luminance component. Differential phase shows up in NTSC pictures as a change in hue, a color change more noticeable in a shaded area of the picture.


Frequency related phase shifts (as opposed to differential phase) will cause no change in picture quality since both color burst and chrominance are equally shifted.

- Differential Gain. Expressed as a percentage, this is a form of distortion resulting from changes in the amplitude of the chrominance signal as a function of luminance amplitude.

The effect on NTSC and PAL pictures is a change in color saturation with changing luminance level. The eye is fairly tolerant to differential gain since the resulting picture changes are fairly subtle. For instance, a brightly colored car traveling from a sunny area of the picture to a shaded area would appear as though its body color intensity had suddenly changed.

Specialized equipment is employed to measure differential phase and gain. Specifications, such as ITCA, require standard test signals and dedicated test equipment and techniques. Recognized standard test waveforms are shown in Figure 17.


Figure 17. Standard Test Waveforms


Chrominance amplitude variation over the five Average Picture Levels (APLs) indicates differential gain. Differential gain is expressed as the greatest change (in \%) of the chrominance amplitude with respect to its amplitude at black level. Similarly, differential phase is the greatest change in chrominance phase shift referred to the phase of the chrominance at black level. Test configuration and equipment used to characterize the DG538 for differential phase and gain are shown in Figure 18.

The equipment shown in Figure 18 must be correctly terminated, or signal amplitudes are affected giving erroneous results. A video buffer (EL2020) provides a $75 \Omega$ resistance to the signal generator, and the signal through the switch meets the standard $1 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ amplitude. Since most applications use a video buffer following the multiplexer, this configuration is very realistic. The inherent non-linearity of the circuit (bypassing the DG538) is first measured, and then subtracted from the measured value when the device under test is inserted.

## Supply Variation Effects on Non-linearity Distortion

Supply voltage variation causes various transmission impedance changes. Therefore, both differential phase and gain are heavily dependent on power supply values. Figures 19 and 20 show the typical variation of differential phase and gain versus positive and negative supply. These curves enable optimization of performance by careful choice of supplies.


Figure 19. Differential Gain/Phase vs. V-


Figure 20. Differential Gain/Phase vs. V+

Generally, high-performance video switching systems require less than $0.5 \%$ differential gain and $0.5^{\circ}$ differential phase. Therefore, limits of $0.1 \%$ and $0.1^{\circ}$ could be applied to a single switch component. Figure 21 shows the power supply operating area that achieves $<0.1 \%$ and $0.1^{\circ}$ performance for DG538 devices.


Figure 21. DG538 Supply Ranges to Maintain $<0.1 \%$ and $0.1^{\circ}$ Differential Gain and Phase

## Handling Precautions

All MOS devices can be damaged by the presence of excessively high electric fields in the gate-oxide region. Such fields can cause the gate oxide to rupture, rendering the device unusable. Mishandling MOS devices may cause catastrophic damage from the build-up of static electricity in the human body, which can reach many thousands of volts.

To reduce electrostatic discharge (ESD) susceptibility in the DG534/DG538, all logic inputs are protected by the circuit shown in Figure 22.


Figure 22. ESD Protection Circuit

Typically, the diode clamps provide ESD protection up 2 kV on any logic input pin. Standard static handling and assembly precautions should, nevertheless, be used to ensure maximum reliability. Antistatic clothing, conductive table-tops, grounded-tip soldering irons, and ensuring that all voltage sources are turned off during the insertion or removal of devices or PCBs are recommended.

## Power-Up Sequence

A pn junction exists between $V_{L}$ and $V+$, which, in the event of $V_{L}$ being present before $V_{+}$(i.e. $V_{L}>V_{+}$,), will become forward biased. Under these conditions, large currents may flow and damage the device. To avoid this condition, the power-up sequence should ensure that $V_{L}$ does not come up before $V_{+}$. Normally, this will not present a problem if $\mathrm{V}+$ and $\mathrm{V}_{\mathrm{L}}$ are derived from the same power supply.

## Printed Circuit Board (PCB) Layout and Decoupling

Selecting components optimized for high-frequency signals does not guarantee adequate circuit performance. Good layout techniques are also very important. At high frequencies, stray capacitance between long adjacent signal lines can provide low impedance paths that couple with one another. Power supply lines can couple rf signals from one circuit to another. Components or sockets that protrude on a PCB surface may act as small antennas which pick up or radiate rf signals. To avoid these problems, be sure signal paths between components are as short as possible and make extensive use of ground planes and shielding between adjacent signal paths.

The DG534 and DG538 have ground pins isolating adjacent channels. These, when connected to grounded shielding paths, give excellent ac performance.

Power supplies should be bypassed by the use of decoupling capacitors mounted as close to the device supply pins as possible. This is of particular importance for the DG534/DG538 since the device substrate connects directly to $V-$. Two capacitors on each power supply are recommended. A ceramic capacitor of 0.01 to $0.1 \mu \mathrm{~F}$, provides high-frequency signal bypassing, and a tantalum capacitor (1 to $10 \mu \mathrm{~F}$ ) is adequate to bypass low frequencies. Further decoupling can be achieved by adding a lowvalue series resistor (e.g. $51 \Omega$ ) in the supply line.

Components should be assembled on a PCB in a low profile. The DG538, for example, is available as a 28 -pin quad surface-mount package or a 28 -pin dual-in-line package. The latter has poorer crosstalk performance because it has a larger lead frame and because the device pins are connected through the board. Using sockets should be avoided because they degrade device performance significantly.

## Applications

Applications for the DG538 and DG534 are many and varied, ranging from high-frequency signal switching to lower-frequency, low-level signal routing.

## Video Systems

The DG534 and DG538 multiplexers are ideal for many wideband switching applications, such as highresolution financial data networks, forward-looking in-
frared (FLIR) detectors (night vision systems), CAT (computer aided tomography) scanners, and NMR (nuclear magnetic resonance) medical imaging.

Figure 23 shows the DG538 as an 8-to- 1 video source selector. This circuit has many applications in industrial process monitoring systems or in security systems where eight separate video cameras connect to a single monitor in a sequence. The circuit uses three bits to automatically select each source in turn. An override feature can be incorporated to disable the counter and provide manual channel selection.

An example of a differential configuration application is shown in Figure 24. This circuit may be used in component video systems such as TV camera signal routing. Two devices are required for routing four separate RGB sources and their corresponding audio, sync, or timecode signals. Note that the channel select or address bus is common to all devices.


Figure 23. Basic Closed-Circuit TV System


Figure 24. An RGB Plus Timecode, Sync, or Audio Switching System

A majority of video applications require crosspoint configurations, where a number of inputs must be switched to a number of outputs. Applications requiring this type of matrix switching (both analog and digital) range from PCM (Pulse Code Modulation) or telecommunications data switching to financial information routing. A basic crosspoint configuration ( $8 \times$ 4) is shown in Figure 25. The data-write control strobes address information to each DG538. In turn, the actual address data (for the required route) is present on the address or route-assign bus. Video output buffers are normally used to drive lengths of $75 \Omega$ coax cable.

In Figure 25, the loading of switch capacitances and
buffer input impedances on a given video source will vary, depending on the number of outputs. For example, when a single source is switched to all four outputs, it is loaded by $4 \times \mathrm{C}_{\text {S(ON) }}(\sim 92 \mathrm{pF}$ ) plus $4 \times$ $\mathrm{C}_{\text {in }}$ of buffer. This increased loading affects the frequency response and phase shift of the output signal.

Figure 26 illustrates this effect by showing the frequency response of a single output signal for an increasing number of channels connected to the source. Additional channels (2, 3, and 4) are loaded with $10 \mathrm{k} \Omega$ to simulate the input impedance of video buffers.


Figure 25. An $8 \times 4$ Crosspoint Switch

Siliconix
incorporated


Figure 26. Frequency Response of $8 \times 4$ Matrix

Figure 27 shows the measured frequency response of any of four DG538s connected to a common signal source. In this circuit, an EL2020 wideband op amp (with its input resistance padded down to $1 \mathrm{k} \Omega$ to improve switch bandwidth) was used as a buffer. The dotted line shows the frequency characteristics of the EL2020 alone. The gain response meets the $\pm 0.1 \mathrm{MHz}$ to 5.5 MHz requirement of ITCA systems.

Better performance can be achieved using an improved video buffer, such as an OPA633.

If an increased number of outputs is required, input buffers may be used to avoid performance degradation below tolerable limits. Thus, to maintain the performance shown in Figure 27, no more than four DG538s should be connected to a given input buffer.


Figure 27. Frequency Response of Four DG538s Buffered with EL2020s

Since each input buffer drives only four switch impedances and their corresponding output buffer input impedances, no major output power is required (unlike the output buffers which must drive up to 2 V into each $75 \Omega$ cable). Therefore, it is sufficient to employ inexpensive and simple discrete buffers, such as source or emitter follower circuits that require only a transistor (FET or bipolar) plus a resistor. Because simple input buffer designs (Figures 28 and 29) are inexpensive, they are feasible for buffering every input in demanding, high-definition applications.

Some applications might demand a dc-coupled system that retains all the dc contents of the signal applied to the buffer. For these applications, the follower circuit shown in Figure 29 may be used. This circuit, which exhibits a low dc offset of $<40 \mathrm{mV}$, uses a Siliconix U440 dual FET to maintain simplicity and efficient use of board space. Lower offsets can be accomplished by using a dual FET with better matching characteristics (e.g., U232).

In the circuit shown in Figure 28, $\mathrm{f}_{-3 \mathrm{~dB}} \approx 300 \mathrm{MHz}$ for $R_{\text {gen }}=75 \Omega$, while offering a low input capacitance. The output signal for this circuit has some dc offset; however, this is not usually a problem because the output of the matrix is frequently ac coupled with a dc restoration (black-level clamp) circuit employed at a later stage. Figure 30 shows a simple black-level clamp circuit that employs a DG271 high-speed ana$\log$ switch.

Figure 31 shows a large $32 \times 4$ crosspoint matrix. It is frequently better, in terms of system flexibility, to use a smaller crosspoint card (e.g., $8 \times 4$ ) as the basic building block. This $8 \times 4$ card must be designed to allow expansion of the total number of inputs or outputs required by the system.


Figure 28. Single FET Source Follower


Figure 29. FET Buffer Uses Matched JFETs for Low DC Offset


Figure 30. Simple Black-Level Clamp Circuit


Figure 31. $32 \times 4$ Crosspoint with Bus Isolation

Siliconix incorporated

Assuming each card has eight input buffers and four output buffers as shown, expansion of system outputs is easily accomplished by paralleling the inputs to the switch cards. Since each card has all its inputs buffered, many cards may be connected to provide multiple outputs without producing significant loading on the signal sources. However, expanding the number of system inputs is more difficult. Each card output has a low-impedance video buffer that prevents simple paralleling, which would greatly overload the analog video bus. By using DG534 devices in a 4-to-1 mode as a submultiplexing configuration, as shown in Figure 35, each line of the video bus sees only one card output at a time.

Figure 32 shows a method for transmitting dc power down the video coax. This system can be adopted in remote switching locations where a power source is
not available or in hazardous industrial environments where mains-derived power supplies are not permitted. Alternatively, this technique could be adopted in a cable TV application, where the channel switcher or selector could be powered from the incoming video lines. The dc power is coupled to the video coax lines using a 1 mH choke, and it is isolated or removed from the video signal using the capacitors ( $\mathrm{C} 1, \mathrm{C} 2$, and C3).

Another popular video-signal manipulation application is digitally controlled gain or attenuation circuits. For example, digitally controlled gain may be required for level trimming different video channels to be switched to a single processing path.

Figure 33 shows a DG538 in a dual 4-by-1 arrangement designed to switch four video sources while providing level compensation and/or gain for each.


Figure 32. Phantom-Powered Remote Video Switch


Figure 33. Programmable Gain Video Selector

## Data Acquisition Front-End Applications

A typical data acquisition system comprises frontend sensor stages followed by signal conditioning stages. The analog sensor signal, after being amplified and filtered, is sampled and digitized using a sample-and-hold circuit and an analog-to-digital converter. The digitized signal is then processed, usually under microprocessor control.

Usually, many analog channels must be processed. Due to the high cost of signal-conditioning, fast sam-
ple-and-hold, and flash analog-to-digital converter components, it is more feasible to employ a frontend multiplexer so that each channel can be processed in turn.

The circuit shown in Figure 34 uses a wideband multiplexer for accurate manipulation of the high-frequency input signals. The "user friendly" control and microprocessor-interface features of the DG538, combined with its proven high-frequency signal handling, make it ideal for this circuit.


Figure 34. A Basic Multichannel Video/rf Processing Circuit


Figure 35. A High-Accuracy Low-Level Signal Processing System

The DG534 and DG538 are also effective devices for switching low-level signals. Commonly, data acquisition systems monitor a number of sensor signals that could be the output of various temperature, pressure, or vibration transducers. Generally, these are low-frequency (often dc), low-level signals. Thermocouples, for example, typically have millivolt outputs with tens of $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ resolution. To accurately monitor small temperature changes, the multiplexer must not introduce any dc offset or noise. Since the circuitry must handle small signal levels that are prone to noise/mains pickup, digital crosstalk, etc., apply the same layout rules used for high-frequency designs, such as sufficient grounding and shielding.

The DG538, with its interchannel ground pin and symmetrical on-chip layout, improves circuit accuracy. A differential signal handling system is an established means of low-level transducer interfacing. This system rejects noise pickup, switching transients, and metallic junction dc offsets as common-mode signals. A highly accurate low-level transducer interface circuit using a DG538 in its differential mode is shown in Figure 35.

## Data Acquisition System Signal Conditioning

Before sampling and digitizing, an analog signal frequently requires "cleaning up" and ranging, a process known as signal conditioning. System front ends will invariably pick up unwanted signals. Signal carry-
ing leads often pass areas that superimpose mains hum, radio-frequency interference, or digital noise on the analog signal to be processed. A well-designed and balanced differential twisted-pair system, such as the one illustrated in Figure 35, will minimize these common-mode signals.

## Filtering

Filter circuits are widely used in the signal conditioning stage. Most often, they take the form of lowpass, high-pass, or band-pass configurations that remove unwanted signals outside the required bandwidth. Figure 36 shows a general configuration for an active first-order all-pass circuit that can be used for providing a digitally controlled variablephase shift, where the phase shift is given by

$$
\beta(\omega)=2 \tan ^{-1} \omega \mathrm{RC}
$$

and the delay is found from $\quad t_{d}=\frac{2 R C}{(\omega R C)^{2}+1}$
Note: $-\omega C=1 / R C=$ cut-off frequency. For constant delay, $\omega<0.1$ RC.

The circuit shown in Figure 36 may be employed as a phase correction system to equalize phase delays associated with different signal paths. A video crosspoint, for example, will exhibit a varying phase delay due to changing load capacitance on the transmission path when a single input connects to between 1 and n outputs (Figure 25).


Figure 36. A Digitally Controlled Phase Shifter

## Conclusion

This application note has provided information for video, audio, and data acquisition switching system
designers. Using the DG534 and DG538 microproces-sor-compatible multiplexers from Siliconix simplifies the design task and improves system performance.

## APPLICATIONS FOR THE D469 A HIGH CURRENT POWER DRIVER

James A. Harnden
January 1988

## INTRODUCTION

Many applications operate MOSPOWER devices as ON/OFF switches. In applications where device switching speed is of less concern and the MOSPOWER device's gate capacitance $\left(C_{\text {iss }}\right)$ is sufficiently low, they may be driven directly by logic devices such as CMOS or TTL with a pull-up resistor. The prime advantages that encourage use of MOSPOWER devices over bipolar transistors however, is the efficiency gained from reduced rdS(ON) voltage drop and increased switching speeds. The gate of a MOSPOWER device is capacitive ( $C_{\text {iss }}$ ). The value of $\mathrm{C}_{\text {iss }}$ is directly related to the devices size and switching speed is directly proportional to the gate driver's output impedance (R/C). To take advantage of the increased switching speed of larger MOSPOWER devices, a more robust driver than simple logic devices is required.

The D469 was designed as an optimized driver for MOSPOWER devices. It contains four independent
drive channels, and each channel can be configured as a logically inverting or non-inverting driver. Since the D469 is a CMOS device it is compatible with low power CMOS logic and microprocessors and draws minimal quiescent current ( 2.5 mA ). The D469 switching times (typically 25 ns ) are specified with a 500 pF load, but higher capacitive loads may be driven at the penalty of proportionally increased transition times. Output impedance of the D469 (both pull-up and pull-down) is typically less than $8 \Omega$, permitting peak (transient) charging currents of approximately 1.2 amps (at low duty-cycles).

## Applications Of The D469 Quad Driver

The D469 quad driver is well suited to applications such as motor drives. Motors ranging from fractional to integral horsepower can be driven directly with MOSPOWER devices. The D469 provides optimized gate drive signals and simplifies interface to the logic level control circuitry.


Figure 1. Unipolar MOSPOWER Stepper Motor Drive

Figure 1 illustrates a "unipolar" configuration widely used in stepper motor drives. In this application the MOSPOWER devices are operated as "low side" switches with their sources, and the D469 gate driver, referenced directly to ground. Diodes $D_{1}-D_{4}$ protect the MOSPOWER devices from overvoltage as a result of flyback voltage generated by the motor winding when a MOSPOWER device is turned off.

MOSPOWER devices offer distinct advantages in lowvoltage motor drive applications. Mobile, battery powered applications such as automotive, aircraft, boats, satellites, missiles and mobile robotics are improved by the efficiency of MOSPOWER devices. Power consumed during transition decreases motor performance and increases heat that must be dissipated. New low ON resistance MOSPOWER geometries increase current handling capability for a given heat sink or decrease heat sink requirements at any given current level. Using an efficient gate driver like the D469 can further increase efficiency by minimizing quiescent current and transition times as well as providing sufficient gate voltage to minimize the MOSPOWER devices rDS(ON) voltage drop.


Figure 2. Low-voltage Complementary MOSPOWER H-bridge

In figure 2 a low voltage H -bridge configuration is demonstrated which provides the motor with bidirectional (bipolar) current drive capability. This arrangement works particularly well in applications that use a single 12 volt battery to power the motor and electronics. By using N-channel MOSPOWER devices as "low-side" switches (sources referenced to ground) and P-channel MOSPOWER devices as "high-side" switches (sources referenced to the battery voltage) the gates of all four devices can be driven directly by one D469 quad MOSPOWER driver.

P-channel MOSPOWER devices are now available with breakdown voltages up to 500 V . As figure 3 illustrates, driving the gates of P-channel high-side devices in a high voltage bridge is slightly more complex than the previous low voltage applications, but still considerably less complex than when $n$-channel high-side switches are used. Although P-channel devices typically cost more then N -channel devices for a given $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ rating, the added device cost is often offset by the inexpensive gate-drive circuitry.

In figure 3 a depletion mode device is used as a series linear regulator to create a power supply 12 V below the bridge power supply, to power the D469 MOSPOWER gate driver. Current through the series regulator can be calculated based on the average current needed to drive the total gate capacitance at the percentage of the total duty cycle, plus the quiescent current of the D469. Capacitor $C_{1}$ supplies the peak current needed for transient (gate drive) conditions.

One particular advantage inherent to this drive technique is that it holds the P-channel upper devices "normally OFF". Absence of a gate drive signal results in the gate-source of $Q_{1}$ clamped in a safe (low impedance) state. This gate drive technique provides a safe "power-up" condition, as well as additional failure protection should the low supply voltage be interrupted during operation.

## The "All N-Channel" Half-Bridge

Bridges using N -channel devices in both the upper and lower switch locations always offer advantages when pushing the "state-of-the-art". The lowest rDS(ON) and highest breakdown voltage MOSPOWER devices in the marketplace will always be N -channel. N - channel material offers more than twice the cur-rent-carrying efficiency (carrier mobility) of P-channel material, per unit area. A P-channel device of comparable current, voltage, and rDS(ON) ratings, constructed with comparable cell density, will be more than twice the die area of its N -channel complement.

Using N -channel devices in the upper quadrants of the H -bridge complicates gate drive. The gate of the N -channel device must be 10 to 12 V positive (with reference to its source) to turn the device fully ON . In a half-bridge, the high-side N -channel device's source may be at any voltage between a diode

Siliconix incorporated
drop below ground and a diode drop above the motor drive voltage. To drive the gate properly, a separate voltage must be generated that is referenced to the high-side N -channel device's source and capable of going at least 10 volts above the motor voltage.

In Figure 4, a JFET $\left(Q_{3}\right)$ is used to provide the P channel power MOSFET with low gate-source impedance when turned OFF. The J107 has an rDS(ON) rat-
ing of less than $10 \Omega$ when the gate-source voltage is less than 4.0 V (minimum cutoff-voltage). Zener diode $\mathrm{D}_{1}$ protects the P-channel power MOSFET gatesource from excessive voltage. Zener diode $D_{3}$ protects the gate-source of JFET $Q_{3}$ from excessive voltage when $Q_{4} / Q_{5}$ are $O N$. The CR100 ( $\mathrm{D}_{2}$ ) is a con-stant-current ( 1.0 mA ) diode used to turn the JFET $\left(Q_{3}\right)$ ON when $Q_{5}$ is turned OFF.


Figure 3. High-Voltage Complementary MOSPOWER H-bridge


Figure 4. "JFET Clamp" for High-side P-Channel Gate Drive
$Q_{4}, Q_{5}, R_{1}, R_{2}, R_{3}$ and $C_{1}$ form a bi-level current source used to drive the JFET clamp ( $Q_{3}$ ) and upper P-channel power MOSFET $\left(Q_{1}\right)$. When $Q_{4}$ and $Q_{5}$ are driven on by the preceding logic, they initially source current at a level set by $R_{1}$ and $R_{2}$. The gate $D_{3}$ drives the P -channel gate to a voltage level clamped by diode $\mathrm{D}_{1}$, turning the power MOSFET $\left(\mathrm{Q}_{1}\right) \mathrm{ON}$. After the power MOSFET is turned ON the current source value is reduced by approximately an order or magnitude to maintain the power MOSFET's enhancement voltage. Peak current timing is set by the time constant of $\mathrm{R}_{3}$ and $\mathrm{C}_{1}$ and the maintenance current level is set by the value of $R_{2}$.

When the current source driver is turned OFF, constant current diode $D_{2}$ pulls the gate of JFET $Q_{3}$ to the high voltage rail, turning $Q_{1}$ OFF. The P-channel devices gate is driven OFF at essentially the same rate as the rise of $\mathrm{Q}_{3}$ 's gate, and held securely OFF by the low impedance of $\mathrm{Q}_{3}$. JFETs (or N-channel depletion mode power MOSFETs which could also be used in this circuit) can easily provide ON resistance low enough to prevent transients on the MOSFETs drain (dv/dt) from generating enough voltage at the gate to allow spurious turn-ON.

In Figure 5, a high frequency oscillator ( 100 kHz ) and a small bi-filar wound pulse transformer are used to form floating 12 V power supplies, referenced to the source of each upper N -channel device. The value of supply capacitors $C_{1}$ and $C_{2}$ are chosen based on capacitance values of the N -channel gates being driven, the duty-cycle and the quiescent current of
the floating opto-coupler buffer and emitter follower output buffer stage. Diodes $D_{1}$ and $D_{2}$ are added to protect the power MOSFETs gate from overvoltage conditions. An opto-coupler is used to isolate gate drive signals, and the emitter follower output stage provides low impedance gate drive.

The high-side drive configuration in Figure 5 allows "static" operation. The high-side N -channel devices can be held ON in a steady-state condition, providing a switching range from dc to the maximum bridge operating frequency. The oscillator operates continuously to provide power for the two floating gate-drive supplies. In this arrangement, the pulse transformer can be driven at a much higher frequency than the modulation frequency, making the transformer smaller and less critical than in configurations that drive the gate directly through a pulse transformer.

A dynamic "bootstrap" gate drive isolation technique is demonstrated in Figure 6. Dynamic isolation is compatible with several styles of motor drive and current control that result in continuous modulation. If dynamic gate drive techniques can be applied they often result in reduced cost by eliminating high cost items such as high performance opto-isolators. This configuration of isolation has one other inherent feature when compared to the floating power supply technique discussed previously. When the upper MOSPOWER device is turned OFF, its gate is clamped to the source (by low-impedance P -channel device $Q_{2}$ ) to prevent spurious dv/dt turn-ON (See Siliconix MOSPOWER Applications Handbook - dvos/ dt Turn-ON in MOSFETs).


Figure 5. All $N$-channel Bridge with Opto-Coupled Logic Signal


Figure 6. Bootstrap High-side N-channel Gate Drive Isolation

In operation, when $Q_{1}$ is turned $O N$, the P-channel clamp $\left(Q_{2}\right)$ assures the gate-source of $Q_{4}$ remains shorted. While $\mathrm{Q}_{1}$ is $\mathrm{ON}^{2} \mathrm{Q}_{5}$ (the lower output MOSPOWER device) will be turned ON. The bootstrap capacitor is then charged from the low-voltage supply, via $D_{1}$ and $Q_{5}$. When $Q_{1}$ is turned OFF, $Q_{2}$ is also turned OFF releasing the clamp across $\mathrm{Q}_{4}$ 's gate-source. $R_{1}$ is allowed to pull the gate of $Q_{3}$ high, turning it $O N$. This switches current into the capacitive gate of $Q_{4}$, via $D_{1}, Q_{3}$ and $D_{3}$. As $Q_{4}$ begins to turn ON , voltage at the source begins to rise toward the positive motor drive voltage. As it rises it carries with it the reference (low) end of the bootstrap capacitor. $D_{1}$ (which has to be a fast recovery diode) reverses, protecting the bootstrap capacitor's charge. Above this point, remaining gate charge must be supplied by the bootstrap capacitor, which must be at least an order of magnitude larger than the MOSPOWER gate capacitance $\left(Q_{4}\right)$ being driven. When the upper MOSPOWER device $\left(Q_{4}\right)$ is fully enhanced, the source will be an rDs(on) drop below the motor drive voltage and its source will be held at the voltage potential remaining in the bootstrap capacitor, minus voltage drops of $Q_{3}$ and $D_{3}$. The leakage current of MOSPOWER device ( $Q_{4}$ ) will limit the amount of time a high level can be maintained without allowing the stored capacitor voltage to "droop"
to a dangerous voltage level. As a general rule, 8 volts is a reasonable (absolute minimum) gate drive voltage droop to allow. With less than 8 volts of gate drive, the rDS(ON) of $Q_{4}$ will increase rapidly, increasing power dissipation and motor drive voltage losses.

## Summary

Designing a power MOSFET bridge for a motor drive application requires, as with any power circuit, an understanding of economic and performance requirements. Both design requirements will impact the selection of an "optimized" gate drive technique for the MOSPOWER devices. Some methods of isolating the high-side gate drive are advantagous at low voltages but become inefficient or otherwise unsatisfactory at higher voltages. Other isolation techniques work well over a wide range of voltages but are less economical. Still others provide economic advantages but are incompatible with the controller's modulation scheme. Each isolated high-side gate drive technique will be well suited to a range of applications and less than the optimum choice in others. As demonstrated in this applications note, most of these gate drive circuits can benefit from a flexible and economical integrated circuit such as the D469 CMOS quad driver.

Siliconix
incorporated

By Carl Jones and Steve Moore
June 1987

## Conventional Op Amp Limitations

The performance of standard operational amplifier circuits is significantly limited when operating with low-level dc signals. These limitations are caused by the relatively large voltage and current offsets of conventional op amps. The most significant source of error is the input offset voltage, Vos. Even a lowoffset op amp, such as the OP-05, has a typical $V_{\text {os }}$ of $70 \mu \mathrm{~V}$. This offset voltage produces an output error of 70 mV with a circuit gain of 1000 . To reduce this error, most standard op amps offer offset nulling terminals. Offset nulling is accomplished by connecting a potentiometer across the nulling terminals and trimming the offset to an acceptable value. This procedure is time consuming and expensive because the potentiometer for each op amp must be individually adjusted.

Another problem associated with op amps operating with dc signals is offset drift. Because Vos drifts over time, the potentiometers must be periodically re-adjusted. This re-adjustment is both expensive and inconvenient, especially with remotely located circuits. Vos also drifts with changes in temperature, and in some cases, the drift can be hundreds of $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$. This temperature drift is a major limitation when amplifying low-level dc signals in an unstable temperature environment.

In addition to the input offset voltage, there are also offset currents which induce errors at the output. The difference in these currents is called the input offset current (los) and the mean los value is called the input bias current ( $I_{B}$ ). The output offset caused by these small currents depends on the feedback elements and input drive impedance. Figures 1 and 2 show the relationship between the previously discussed input offsets, the feedback network, and the resulting output errors.


TOTAL OUTPUT OFFSET $=-\frac{R_{2}}{R_{1}}\left\{V_{O S} \times \frac{R_{1}+R_{2}}{R_{2}}\right\}+\left\{I_{b^{+}} \times R_{2}\right\}$
Figure 1. An Operational Amplifier in an Inverting Configuration - Equivalent Circuit


TOTAL OUTPUT OFFSET $=\left(1+\frac{R_{2}}{R_{1}}\right)\left\{V_{O S}+\operatorname{IOS} \times R_{3}\right\}$

Figure 2. An Operational Amplifler in a Noninverting Configuration - Equivalent Circult

## The Si7652 Solution for Precision Performance

The Si7652 is designed specifically for low-level dc applications. With a maximum input offset voltage of $5 \mu \mathrm{~V}$ ( $0.7 \mu \mathrm{~V}$ typical), the Si7652 offers designers dramatically improved input resolution. Also, both the temperature and the time drifts in VOS are virtually eliminated. Thus, the external trim potentiometer and the costly and inconvenient periodic adjustments are unnecessary.

To achieve these performance features, the Si7652 utilizes a differential "chopper-stabilized" approach. However, unlike previous chopper amplifiers, the main amplifier is always connected to the output of the device. This allows the Si7652 to operate without the large output glitches that occur with traditional chopper amplifier designs. Careful design of the switching circuitry has minimized the charge injection errors that are normally associated with chopper designs. The design used for the Si7652 has excellent common-mode rejection ratio (CMRR) and power supply rejection ratio (PSRR) ratings, which are both typically 130 dB .

Built with the Siliconix PolyMOS process, the MOSFET input devices of the Si7652 require extremely low bias currents and have low input offset currents, thereby minimizing another potential source of error. Additionally, the Si7652 has extremely low noise. The input $1 / \mathrm{f}$ noise (low frequency) is typically less than $0.2 \mu \mathrm{~V}$ ( $p-p$ ). The input noise current is a negligible $0.01 \mathrm{pA} / \sqrt{\mathrm{Hz}}$.

Another valuable feature of the Si7652 is its very high open-loop voltage gain (AVOL), specified at a minimum of 120 dB (typically 150 dB ).

## The Si7652 Chopper Operation

The very low input offset voltage of the Si7652 is achieved by using an internal nulling amplifier which alternately nulls itself and the main amplifier. A diagram for the basic procedure is shown in Figure 3, and the operating sequence is explained below.

Period 1: Initially, switch A is closed and switch $\bar{A}$ is opened, thus short-circuiting the inputs of the nulling amplifier. Any dc voltage at the output of this amplifier is due to offsets within the amplifier.

Period 2: After allowing the output of the nulling amplifier to settle, switch $B$ is closed. The appropriate nulling potential is then applied to the nulling amplifier. The external capacitor, CEXT A, stores this potential for the second half of the complete cycle.

Period 3: Switches $A$ and $B$ open, and switch $\bar{A}$ closes. This connects the inputs of the nulling amplifier across the inputs of the main amplifier. Since the offsets of the nulling amplifier have already been corrected, the output is now due to the main amplifier offsets.

Period 4: By now, the output of the nulling amplifier has settled. Switch $C$ is now closed and a correcting potential is applied to the main amplifier. This potential is stored on CEXT B while the procedure is repeated.


Figure 3. Functional Block Dlagram

All logic signals required to drive the switches are derived from an internal, $400-\mathrm{Hz}$, oscillator. The 14 -pin version of the Si7652 provides the option of using an external clock. The external clock input may be used to synchronize the Si7652, switching to the system clock to reduce the effects of the input switching glitch.

## Clamp Circuit Prevents Overload Recovery Delays

The basic inverting amplifier configuration is shown in Figure 4. If the input signal is within the correct operating range (determined by the supplies and the gain), then the differential input at the Si7652 inputs $\left(N_{\text {diff }}\right)$ is virtually zero. However, during an overload condition, the amplifier output stage saturates and can no longer drive the feedback network which maintains accuracy. For example, consider a case where R1 $=1 \mathrm{~K}, \mathrm{R} 2=100 \mathrm{~K}$ (this gives a closed-loop voltage gain (Av) $=-100$ ), and supply rails of $\pm 5 \mathrm{~V}$. An input voltage ( $\mathrm{V}_{\mathrm{I}}$ ) of 100 mV will result in an output voltage of $100 \mathrm{mV} x-100=-10 \mathrm{~V}$. This voltage, however, is beyond the range of the power supplies, and the output saturates at -5 V . The feedback network applies a voltage which is less than the voltage required to maintain $V_{\text {diff }}$ at zero. The nulling amplifier can only interpret this voltage as an offset, and when it attempts to correct for the offset, the external capacitor, CEXT B, is charged to the supply rail. When the amplifier comes out of saturation, it may take several seconds to discharge the external capacitor and restore operation of the chopper.


Figure 4. Basic Inverting Amplifier
To overcome the overload recovery problem, the 14-pin version of the Si7652 includes an output clamp circuit (Figure 5). This consists of the two comple-
mentary MOSFETs in paralleI. The common sources of the parallel MOSFETs are tied to the output, and their common drains are brought out via the clamp pin.


Flgure 5. The Use of Complementary MOS to Implement an Output Clamp

The gate threshold voltages are set so that one of the MOSFETs turns on when the output swings within a few hundred millivolts of a supply rail.

If the clamp pin is connected to the summing point of the amplifier, the MOSFETs are effectively in parallel with the feedback resistor (R2). As the output approaches one of the rails, the clamp MOSFETs can be considered variable resistors, reducing the gain of the amplifier (see Figure 6). The effect of using the clamp on the overload recovery time is shown in Figures 7 a and 7 b .


Figure 6. Reduction of Gain Resulting From the Clamp Connection


Figuro 7a. An Oscillograpl Showing the Overload Recovery Time Without Clamp


Figure 7b. An Oscillograph Showing the Overload Recovery Time With Clamp

The clamp circuit has already been discussed as a means of minimizing the overload recovery time of the capacitors. Another method is to inhibit capacitor charging during an overload. In the Si7652, this charging is inhibited by detecting the overload conditions and applying a low strobe signal to EXT CLK IN for the duration of the overload.

## Tips for Ensuring Precision Operation

In systems that resolve microvolts, errors that are often ignored must be taken into consideration. Three of the most common error sources are: thermally generated error voltages [thermal electromotive force (EMF)], leakage currents, and transformer fields.

Thermal EMF is usually the main error source in lowlevel signal applications. Whenever two metals or
semiconductors are connected, a small potential difference, or EMF, is produced across the junction. This EMF increases as the temperature increases. Thermal EMFs can be as large as a few $\mu \mathrm{V}$, a significant value for low-level signals. Also, these EMFs can vary by as much as a few $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$, causing additional drift errors. To avoid offset errors due to thermal EMFs, it may be necessary to add junctions. Since the amplifier is differential, the number of junctions must be equal before each input. An example of this design is shown in Figure 8.


O - Resistor Lead/Solder/Copper Junction

- Copper/Solder/I.C. Lead Junction
-     - Junction Introduced for Thermal Balance

Figure 8. Using Junctions to Equalize Thermal EMF's

To balance the temperature effects apparent at the inputs, it is important to design a symmetrical circuit. Lead lengths on components ahead of the inputs should also be equal. Figure 9 shows a test circuit which illustrates these design features.


Figure 9. A Thermally Balanced Test Clrcult

Siliconix

Placing high-power dissipative (i.e., hot) circuit elements away from the chopper-stabilized amplifier is one precaution. Fans are another source which create large temperature gradients. If cooling is necessary, another method should be employed.

## Leakage Effects

Leakages from circuit elements such as diodes and capacitors must be carefully considered in high-impedance systems. Additionally, leakage from contaminated PC boards and sockets can cause unforeseen errors at the microvolt level. Input guarding, as shown in Figure 10, may be necessary.


Bottom View
Board layout for input guarding with TO-99 package.
Figure 10. Guarding the Input From Board Leakages

## Transformer Fields

Electromagnetic fields are another source of error when dealing with low-level signals. If possible, transformers should be placed on a different board than the chopper-stabilized amplifier. If space restrictions or high-quality grounding requires that a transformer be mounted near the amplifier, use a shielded transformer. If shielded transformers are too costly, careful layout can often produce acceptable results.

It is also advisable to keep low-level signal paths as short as possible and to keep high-energy circuitry away from the low-level signal path.

## Output Loading Considerations

Because the open-loop gain is proportional to the output load, output loading is an important practical
consideration when using a chopper-stabilized amplifier. The wideband frequency of the device deteriorates when the load impedance is less than the typical output impedance of 18 K . Therefore, load impedances should be greater than 18 K . In this case, the open-loop response will be 20 dB per decade from 0.1 Hz to 500 Hz with phase shifts less than $2^{\circ}$ in the transition region where the main amplifier takes over from the nulling amplifier. No problem occurs with dc input signals, since the dc gain is typically greater than 120 dB even with the load impedance of only 1 K .

## Latch-Up-Free Operation

All junction-isolated CMOS devices inherently contain parasitic SCR pnpn structures. If the SCR is turned on, excessive supply current may be drawn, thus destroying the device. However, if no voltage exceeds any supply voltage by more than 0.3 V , excessive supply current is not drawn. In addition, the power supplies should reach their operating voltages either before or at the same time as the input signals. If one of these fault conditions occurs, the input current must be limited to less than 1 mA to avoid latchup.

## Simple Application Circuits

Figures 11 and 12 show the Si7652 in the basic inverting and non-inverting amplifier configurations. The connections for the optional clamp circuit are also shown.


Figure 11. The Si7652 Configured as an Inverting Amplifier


## Increasing the Output Range

A simple circuit used to boost the Si7652 output is shown in Figures 13 and 14. These figures show both the inverting and non-inverting configurations. To ensure stability, it may be necessary to use a small capacitor ( 10 nF ), as illustrated. With these configurations, the precision input characteristics of the Si7652 are maintained while achieving the output voltage and current range of the output op amp.

Figure 12. The Si7652 Configured as a Non-Inverting Amplifier


Figure 13. An Output Boost Circuit for The Si7652 (inverting configuration)


Figure 14. An Output Boost Circuit for The Si7652 (non-inverting configuration)

Figure 15 shows the use of analog switches with the Si7652 to allow a number of inputs and/or gains to be digitally selected. A variation of this concept may also be used to produce a programmable precision
voltage reference suitable for $A / D$ and $D / A$ converters. A circuit for this application is shown in Figure 16.


Figure 15. The Si7652 used with analog switches to obtain digitally selectable inputs and/or gain.


Figure 16. The Si7652 used with analog switches to obtain a programmable precision voltage reference

The precision voltage reference circuit shown in Figure 16 uses a constant current source to feed a bandgap reference diode. This arrangement gives an accurate voltage reference which is stable with temperature (to $10 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ ). The Si7652 has negligible effect on its precision or temperature stability, since it has low input offset voltage, low input bias currents, and virtually no temperature drift. The output reference voltage can be easily programmed to accommodate different ranges for the A/D or D/A converter. However, because the current sourcing capability of the Si7652 is limited to 6 mA , some applications may require an output boost as shown in Figure 13. The DG271 analog switch selects a variety of gain configurations for the Si7652, resulting in a digitally programmable precision voltage reference with very low drift.

## The Si7652 as an A/D Input Amplifier

The Si7652 chopper-stabilized amplifier is ideal for increasing the sensitivity of an A/D converter, such as the $41 / 2$-digit Si7135. The pre-amplifier boosts $V_{I N}$, so the minimum voltage to be measured is much greater than the noise present in the A/D converter.

To do this successfully, the pre-amplifier must have low noise. In the configuration shown in Figure 17, the Si7652 has a bandwidth limited to less than 1 Hz , which gives a typical input noise voltage of $0.2 \mu \mathrm{~V}$. If the pre-amplifier has a gain of 10 , the system is capable of a measurement resolution of $10 \mu \mathrm{~V}$. This circuit supplies a $100 \mu \mathrm{~V}$ input to the Si7135 compared to a total noise of $17 \mu \mathrm{~V}$ (i.e., $2 \mu \mathrm{~V}$ of output noise from the Si7652 plus $15 \mu \mathrm{~V}$ (typical) of noise due to the Si 7135 ).

Other A/D converters with low input impedances require buffering to maintain system accuracy. For example, the high-resolution (12-bit) successive-approximation A/D converter shown in the data acquisition system in Figure 18 has an input impedance of $20 \mathrm{k} \Omega$. The DG508A 8-channel multiplexer has a nominal on-resistance of $500 \Omega$ at the input. If the multiplexer output was used to drive the A/D converter input without buffering, the variations in channel on-resistance that could occur from lot to lot may be as high as $50 \%$ of the nominal value. With a $20-\mathrm{k} \Omega$ load, this configuration produces a system error of $1.5 \%$, or 75 LSB in a 12 -bit system.


Figure 17. The Si7652 as a Pre-amplifler For an A/D Converter


Figure 18. Data Aquisition System

The Si7652 has an input impedance of $10^{12}$ and an input bias current maximum of 30 pA . The Si7652 may be used as a unity-gain buffer between the multiplexer output and the A/D converter input. This configuration reduces system sensitivity to variations in the multiplexer's on-resistance to the point where those variations contribute a negligible error.

## Sample-and-Hold Applications

In the same data acquisition system, if the input sig-
nal varies during the A/D conversion, an error, which is dependent upon both the speed of the A/D converter and the slew rate of the incoming signal, is generated. A sample-and-hold circuit, shown in Figure 19 , reduces this error by taking a sample of the input signal and holding it constant during the A/D conversion. The sample-and-hold performance is determined by the speed of the analog switch, the charge injection of the switch, the size of the hold capacitor, and the input bias current and offset voltage of the op amp.


Figure 19. Basic Sample-and-Hold Circuit

## Precision Sample-and-Hold Amplifier

The precision sample-and-hold circuit shown in Figure 20 uses a DG271 analog switch in conjunction with the Si7652. The DG271 is a high-speed switch (t on/off < 75 ns ) with very low charge injection (typically 9 pC ). Also, to further reduce the effects of charge injection, a capacitor (C1) is added to cancel the charge-induced offsets (pedestal errors). This system keeps pedestal error below 5 mV . If greater accuracy is needed, the capacitor (C2) can be adjusted to totally cancel the coupled charge offsets. The size of the hold capacitor is based on a compromise between input tracking time and droop rate. Aperture time is approximately 100 ns , and the acquisition time is less than $20 \mu \mathrm{~s}$. The measured droop rate ( $1 \mathrm{mV} / \mathrm{sec}$.) is largely due to the analog switch
leakage. Better droop rate can be achieved with a slight loss in acquisition speed, using the DGP201A precision analog switch in place of the DG271.

By offsetting the supplies of the Si 7652 as shown, $\mathrm{V}_{\mathbb{N}}$ will range from 0 to 12 V .

## Low Offset Maintains D/A Linearity

The output amplifier performance often limits the D/A converter accuracy. The popular CMOS D/A converters show an output impedance which is code-dependent, and thus, any offset voltage generated by the D/A output amplifier results in a combination of system offset and nonlinearity which is impossible to trim out. Figure 21 shows the Si7652 used as an output amplifier that performs the current-to-voltage conversion for an Si7541A 12-bit D/A converter. The low offset voltage of the Si7652 is critical to maintaining system linearity.

To demonstrate the importance of a low-offset, lowdrift output amplifier, consider the effect of using a biFET op amp in place of the Si7652. The high slew rate and low noise of the industry-standard OP-15 make it useful as an output amplifier for the Si7541A. The top-grade offset voltage of the OP-15 is $250 \mu \mathrm{~V}$ at $25^{\circ} \mathrm{C}$, and it shows considerable drift over the 0 to $70^{\circ} \mathrm{C}$ temperature range, reaching a worst-case


Figure 20. A Practical Sample and Hold Circuit

Siliconix incorporated


Figure 21. The Si7652 Used as a DAC Output Amplifier
value of 10 mV . A $10-\mathrm{mV}$ offset equals 16 LSB in a 12 -bit system with a $2.5-\mathrm{V}$ full-scale range. The linearity error introduced is calculated by dividing the offset by the deviation in the D/A output resistance; the resulting error current is a fraction of the fullscale D/A converter current. The output resistance of the Si7541A can vary as much as $5 \mathrm{k} \Omega$ over the D/A converter range. Therefore, with a $10-\mathrm{mV}$ offset from the op amp, the error current could reach $10 \mathrm{mV} / 5 \mathrm{k} \Omega=2 \mu \mathrm{~A}$. With a $250 \mu \mathrm{~A}$ full-scale D/A converter current, the LSB is $250 \mu \mathrm{~A} / 4096=61 \mathrm{nA}$. Thus, the linearity error introduced is $2 \mu \mathrm{~A} / 61 \mathrm{nA}$, which equals 33 LSB.

The total offset of the Si7652 over temperature is less than $10 \mu \mathrm{~V}$, three orders of magnitude lower than the 10 mV offset using the OP-15. Hence, significant reductions in offset and nonlinearity are made using the Si7652.

## Differential Thermocouple Amplifier

The circuit shown in Figure 22 is designed to measure the low-level outputs of a thermocouple. Thermocouples usually exhibit a thermal EMF between 7 and $75 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$. These low-level signals require the use of
an amplifier with a low offset voltage and low input bias current. Also, using the standard instrumentation amplifier ensures high input impedance operation. The Si7652 has a maximum input bias current of 30 pA and an input impedance of $10^{12}$. Thus, the measurement error is dominated by the contribution of the analog switch leakage and on-resistance, in addition to thermal EMFs as previously discussed. These errors can be eliminated by using a differential measuring technique and by carefully balancing the thermal EMFs in each branch of the differential amplifier configuration. Figure 23 shows how unwanted thermal EMFs cancel in a differential system. Another advantage of using a differential system is that other common-mode errors (e.g., ac noise, leakage offsets, and switching transients) are also rejected. A temperature reference is also included to provide a zero reading at the reference temperature (often $0^{\circ} \mathrm{C}$ ). The temp-ature reference subtracts a voltage, equal in magnitude to the EMF, which would be generated by the thermocouple. There are various methods of obtaining a temperature reference, including using an ice bath, ice point cells, and electronic coldjunction compensators. Figure 23 shows the effect of using a temperature reference.


Figure 22. Differential Measurement of Low Level Thermocouple Outputs


The total thermocouple potential seen by the instrumentation amplifier is:

$$
-e^{2}+e^{2}+e^{1}-e^{3}+e^{3}-\left.e^{1}\right|_{0^{\circ} C}=e 1-\left.e 1\right|_{0^{\circ} C}
$$

Figure 23. Simple Model to Illustrate the Differential Cancellation of Thermal EMFs

# THE Si7541A 12-BIT CMOS MULTIPLYING DAC THEORY AND APPLICATIONS 

## INTRODUCTION

This application note provides the information needed to understand CMOS digital-to-analog converter (DAC) operation and to implement successful designs using the Si7541A 12-bit DAC. The basic principles of DACs and their main error sources are presented. In addition, a detailed description of the Si7541A 12-bit DAC and the results of a comparative study with respect to other presently available alternate sources is provided. A series of application circuits with practical recommendations is then presented. This note ends with and an appendix covering voltage references and resistance ladders.

## BASIC DAC PRINCIPLES

Some of the basic concepts and definitions associated with DACs are best understood by first understanding the function of a simple DAC.

## Definition

A DAC is essentially a digitally controlled potentiometer that produces an analog output (voltage or current) that is a fraction of the full-scale setting. The full scale setting or value is determined by the magnitude of the reference voltage chosen. If the reference changes, the DAC output changes. Therefore, to improve system accuracy, a precision reference must be used.

## Basic DAC Circuit

A basic DAC can be built using a voltage reference, a set of binary weighted resistors, and a set of switches (Figure 2). An output amplifier converts current to voltage and provides a low-impedance voltage output. In this example, the op amp holds one end of all switches at 0 V . The currents flowing through the resistors are binary-weighted. Each switch is operated by a digital bit, open for a zero and closed for a "one".

A DAC translates digital data from a data processor into an analog waveform containing infomation that can be used in the "real world". Figure 1 shows a simplified block diagram illustrating the use of a DAC to make a computer talk.

Each switch that closes adds a binary-weighted current increment to the summing node connected to the amplifier's inverting input. The negative output voltage is proportional to the total current and, thus, to the binary value represented by the digital input code.

For resolutions exceeding 4 bits, this scheme is not practical. For example, in 8 -bit conversion, the required resistance ratio is $128: 1$ (e.g., $1.28 \mathrm{M} \Omega$ to $10 \mathrm{k} \Omega$ ). If discrete resistors are used, cost and size are increased, and temperature tracking, matching, and parasitic impedances become a problem.


Figure 1. A Basic DAC Application


Figure 2. A Simple DAC Using Binary-welghted Resistors

## Typical Specifications

DAC performance is measured in several areas: accuracy (both absolute and with respect to full scale), linearity (both integral and differential), offset, noise, conversion time, and output transients (glitch impulse). Also of importance are the long-term stability of these parameters as well as their sensitivity to temperature variations.

Transfer Function. Figure 3 is the transfer function of an ideal unipolar 3-bit DAC. It consists of a set of discrete points, corresponding to all the digital codes that can be input to the device. A 12-bit DAC, for example, will have $2^{12}=4096$ points. The ideal DAC has a linear transfer function; that is, all points fall on a straight line.

The transfer function can be unipolar (output values have only one polarity) or bipolar (the output can be either positive or negative), depending on how the DAC is configured. Sometimes the reference quantity is a variable input signal. This produces a multiplying DAC since the output becomes the product of two variables: the analog reference voltage and the number represented by the digital input code. Both variables may vary from zero to full scale and have positive or negative values.


Figure 3. Unipolar Transfer Function for an Ideal 3-blt DAC

Figure 4 shows the transfer function of a bipolar 3-bit DAC. The digital coding used can be offset binary or two's complement [the most significant bit (MSB) is complemented.] In the bipolar mode, the maximum output value is still 1 least significant bit (LSB) below full scale (FS), but an LSB is twice as large as it is in the unipolar mode because the total output swing is now (2 FS - 1 LSB).

Siliconix incorporated


Figure 4. Blpolar DAC Transfer Function

Resolution. Resolution refers to the number of different output voltage levels that the DAC can produce. It also indicates the number of digital input bits. (Twelve-bit DACs resolve the full-scale range into 4096 states.)

Monotonicity. The output of a monotonic DAC is one that either increases or remains constant for increasing input so that the output will always be a single-valued function of the input. This is an important specification, especially in automatic control applications.

Accuracy. The absolute static accuracy of a DAC refers to how closely its transfer function follows the transfer function of an ideal DAC. Three types of error are used to quantify the accuracy of a DAC: offset, gain, and integral (non-) linearity errors.

In many applications, adjustments can be made to trim out or compensate for the offset and gain errors by providing endpoint autocalibration. On the other hand, it is usually impractical to compensate for linearity errors.

Offset Error. Figure 5 shows the result of offset error. The transfer function is parallel to the ideal but offset by 2 LSBs. (For a unipolar 12-bit converter, 1 LSB $=V_{\text {REF }}$ /4096).


Figure 5. An Offset Error of +2 LSB

Gain Error. Figure 6 shows the effect of gain error. In this case, the slope of the transfer function differs from the ideal DAC. Gain error or full-scale error is measured with an all ones input code.


Figure 6. A Gain Error of -3 LSB

Relative Accuracy. This term is also known as integral non-linearity, integral linearity error, or endpoint linearity. Relative accuracy is the maximum deviation from a straight line drawn through zero and full-scale at any point in the transfer function. It is measured after adjusting for zero and full-scale errors, and can be expressed as a percentage of full-scale range or (sub) multiples of 1 LSB. Figure 7 illustrates non-symmetrical integral linearity errors.


Figure 7. Non-symmetrical Integral Linearity Errors
Differential Non-linearity. Also known as differential linearity error, differential non-linearity is the maximum deviation of any analog output step between adjacent input codes, from the ideal step value of 1 LSB. Differential non-linearity is a quantitative measure of monotonicity. It is also a measure of the maximum step size. A specified differential nonlinearity of $\pm 1$ LSB maximum over the operating temperature range guarantees monotonicity.

Gain Temperature Coefficient (Gain TC). Most modern CMOS DACs have gain TCs on the order of $\pm 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. This specification is used to determine the worst-case gain variation caused by temperature variations and the difference between TCs of the feedback resistor and the R-2R ladder. The worstcase corresponds to a $10^{\circ} \mathrm{C}$ segment of the total temperature range. For a temperature variation from -25 to $125^{\circ} \mathrm{C}$, the average TC is generally better than $\pm 3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. However, for worst-case analysis, it is often assumed that the worst-case gain TC applies over the whole operating temperature range.


Figure 8. Gain Trim Circult for CMOS DACs

Gain Trim Circuit. One may compensate for gain error and the ideal full-scale value may be restored by using a fixed resistor and a trim potentiometer, as shown in Figure 8.

The maximum values for R1 and R2 may be calculated using

$$
\begin{aligned}
& \text { R1 } \max =\frac{\left.2\right|_{\theta} \mid R_{\text {max }}}{100} \\
& \text { R2 } \max =\frac{R_{1} \max }{2}
\end{aligned}
$$

where R max $=$ maximum specific value of the $R-2 R$ ladder ( $V_{\text {REF }}$ max)
e = gain error (\%)

The TCs of the DAC, of the external resistors R1 and R2, and of the operational amplifier cause variations in the full-scale output with temperature. The TCs of the R-2R ladder and the feedback resistor are approximately $-300 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$; however, careful design allows their ratio to track so the total effect is better than a $\pm 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \mathrm{TC}$.

The worst-case additional TCs due to R1 and R2 are

$$
\begin{aligned}
& \mathrm{R} 1=\frac{-2|\mathrm{e}| \mathrm{R} \max }{100 \mathrm{R} \min } \quad\left(\gamma_{1}-\gamma\right) \\
& \mathrm{R} 2=\frac{+|\mathrm{e}| \mathrm{R} \max }{100 \mathrm{R} \min } \quad\left(\gamma_{2}-\gamma\right)
\end{aligned}
$$

where $\gamma=$ TC of the DAC resistor material in $\mathrm{ppm} /{ }^{\circ} \mathrm{C} \gamma_{1}$ and $\gamma 2=\mathrm{TCs}$ of R1 and R2, respectively, in $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$

If R1 and R2 have the same TCs, the overall additional TC is given by

$$
\text { additional } \mathrm{TC}=\frac{\mathrm{R} 2-\mathrm{R} 1}{\mathrm{R}}\left(\gamma_{1}-\gamma\right)
$$

The potentiometer's TC usually varies with setting, making it difficult to match the TC of the fixed resistor. Therefore, it is advisable to use "select-on-test" fixed resistors for R1. To minimize the additional TC

Siliconix incorporated
introduced by the trim components, it is preferable to use devices with an improved figure of merit.

$$
\text { figure of merit }=\frac{|\theta| R \max }{R \min }
$$

For instance, selected 12-bit DACs specify gain errors of $\pm 1 \mathrm{LSB}$ at $25^{\circ} \mathrm{C}$. This represents more than a twelvefold improvement in the figure of merit. For most applications, this tight specification either eliminates the need for gain trimming or makes R1 and R2 so small that the additional TC becomes negligible.

Leakage Effects on Gain. In precision applications, gain error shifts with temperature can aiso be caused by op amp offset and input bias drifts, changes in $V_{\text {REF }}$, and leakage currents.

The lout leakage current effect on gain is negligible at and below room temperatures, but above $100^{\circ} \mathrm{C}$, the effect of leakage on gain is considerable. Leakage has two main sources:

1. Leakage which is fairly constant and independent of input code, comes from the $V_{D D}$ supply.
2. In the off state, leakage comes through switches from the R-2R ladder. For an all-zeros input code, this leakage has a maximum effect because all switches are off; however, when there are all ones at the input, a minimum effect results. The leakage current magnitude is a direct consequence of fabrication process, chip layout, and operating temperature.

Although exaggerated, Figures 9 and 10 illustrate the gain shifts produced by the two types of leakage and for the two polarities of VREF.


Figure 9. Gain Shift Due to Leakage From VDD

Leakage from $V_{D D}$ produces a parallel shift; whereas, leakage from the analog switches tends to produce a rotation of the transfer function.


Figure 10. Gain Shift Due to OFF-switch Leakage

With a negative $V_{\text {REF }}$, the two leakage effects tend to cancel each other near zero and give a net gain decrease at full scale. However, the trim resistors R1 and R2 introduce a positive TC; the combined result is a reduction in gain variation with temperature.

For positive values of $V_{\text {REF }}$, the two leakage effects and the TC of R1 and R2 are added, producing more gain variation with temperature than occur with negative reference applications.

Leakages can also be caused by film residues from cleaning solvents used during printed circuit board manufacture. Therefore, such residues should be avoided for precision DAC applications.

Multiplying Feedthrough Error. Multiplying feedthrough error is an ac error that results from capacitive feedthrough from $V_{\text {REF }}$ to OUT1 with the DAC loaded to all zeros.

Output Current Settling Time. The time required for the output current of the DAC to settle to within $1 / 2$ LSB for a zero to full-scale digital input stimulus is known as output current settling time. It is measured with an $R_{L}=100 \Omega, C_{E X T}=15 \mathrm{pF}$.

Digital-to-Analog (D/A) Glitch Impulse. D/A glitch impulse is a measure of the area of the impulse injected to the analog outputs when the digital inputs change state. It is usually specified as the area of the impulse in nV -s. It is measured with $\mathrm{V}_{\text {REF }}=$ GND and an LH0032 as the output op amp and the phase-compensation capacitor $=0 \mathrm{pF}$.

## DETAILED DESCRIPTION OF THE Si7541A

The Si7541A is a 12-bit multiplying DAC consisting of a highly stable thin-film R-2R ladder network and 12 single-pole double-throw (SPDT) current steering NMOS analog switches on a monolithic chip. The binary weighted CMOS level shifters provide low power TTL/CMOS-compatible operation. An external voltage or current reference and an op amp are required for most applications.

The binary weighted currents are switched between the OUT1 and OUT2 bus lines, thus maintaining a constant current in each leg of the ladder, regardless of switch states.

The input resistance at $V_{\text {REF }}$ (Figure 11) is always equal to the "RREF" and is the R-2R ladder characteristic resistance. Since $R_{\text {REF }}$ at the $V_{\text {REF }}$ pin is constant, the reference terminal can be driven by a reference voltage or a reference current, either positive, negative, or ac. If a current source is used, a low value TC external feedback resistor $R_{F B}$ is recommended to define the scale factor.


Figure 11. Si7541A Functional Diagram (All Inputs HIGH)

Figure 12 illustrates the typical NMOS SPDT switch with its associated CMOS level shifter/driver.


Figure 12. Simplified Schematic of One SPDT Switch

## EQUIVALENT CIRCUIT ANALYSIS

Figure 13 shows the equivalent circuit for all digital inputs low. All reference current is switched to OUT2. The current sources ILEAKAGE are composed of surface and junction leakages to the substrate. The 1/4096 current source represents the constant 1 LSB current drain through the ladder termination resistor. For the industry-standard 7541A, the output capacitance on OUT2 (with all its switches turned on) is typically 200 pF , whereas on OUT1, it is typically 70 pF .


Figure 13. Si7541A Equivalent Circuit (All Inputs LOW)

The output capacitances are dependent on the digital input code and vary between the low and high values.

Analysis of the circuit for all digital inputs high, as shown in Figure 14, is similar to Figure 13; however, the on-state switches are now on OUT1, resulting in 200 pF at that terminal.

Siliconix incorporated


Figure 14. SI7541A Equivalent Circuit (All Inputs HIGH)

## COMPARATIVE ANALYSIS

A comparative study was conducted to verify the achievement of design goals. Devices from three other manufacturers were tested against the Si7541A. The Si7541A met or exceeded all the speci-
fications in the industry-standard data sheet. Several areas showed considerable improvement.

Bench tests conducted in the Siliconix applications lab showed that the Siliconix Si7541A can drop into sockets using any other manufacturer's devices. Tests also demonstrated that several improvements, presented in Table 1, resulted. The highlights from this table are given below.

1. Input/Output Capacitances. The Si7541A has the lowest input and output capacitances (considerably lower than the data sheet specification). This translates into better dynamic performance (more speed), as seen later.
2. Input Resistance. The Si7541A devices showed the least unit-to-unit variation ( $\pm 1 \%$ ). Low variation helps to reduce gain error over temperature. The vendor A's AD7541ABQ showed the highest variation of $\pm 8 \%$.

Table 1. Comparative Chart

| Manufacturer Part Number Date Code |  | SiliconixSi7541ASD8642 |  | $\begin{gathered} \text { Vendor A } \\ \text { AD7541ABQ } \\ 8614 \end{gathered}$ |  | Vendor I AD7541BD 8625 |  | Vendor $P$ PM7541EX 8520 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Capacitance: |  |  |  |  |  |  |  |  |  |
| Max Cin | (pf) |  | 7 |  | 8.5 |  | 9.3 |  | 8.3 |
|  |  | (1) | BEST | (2) | BETTER | (4) | GOOD | (1) | BETTER |
| Output Capacitances: |  |  |  |  |  |  |  |  |  |
| All zeros: C1 | (pf) | (1) | 48 |  | 48 |  | 50 |  | 98 |
|  |  |  | BEST | (1) | BEST | (3) | GOOD | (4) | WORST |
| C2 | (pf) |  | 77 |  | 185 |  | 170 |  | 148 |
| All Ones: C1 | (pf) | (1) | BEST 106 | (4) | $\begin{gathered} \text { GOOD } \\ 187 \end{gathered}$ | (3) | $\begin{gathered} \text { GOOD } \\ 160 \end{gathered}$ | (2) | $\begin{gathered} \text { BETTER } \\ 198 \end{gathered}$ |
|  |  | (1) | BEST | (3) | GOOD | (2) | BETTER | (4) | WORST 38 |
| C2 | (pf) |  | 42 |  | 40 |  | 47 |  |  |
|  |  | (2) | BETTER | (2) | BETTER | (4) | GOOD | (1) | BEST |
| Input Resistance | $(k \Omega)$ |  | $\pm 0.5 \%$ |  | $1 \pm 8 \%$ |  | $\pm 0.5 \%$ |  | $15 \pm 1.5 \%$ |
|  |  | (1) | BEST | (4) | WORST | (3) | GOOD | (2) | BETTER |
| Logic Threshold | (V) |  | 1.16 |  | 1.64 |  | 1.5 |  | 1.64 |
|  |  | (1) | BETTER | (2) | GOOD | (2) | GOOD | (2) | GOOD |
| Prop. Delay tp | tp (ns) | (1) | BEST | (3) | GOOD | (2) | 136 WORST | (4) | 95 <br> BETTER |
| Glitch impulse | ( $n \vee-s$ ) |  | 819 |  | 2778 |  | 1030 |  | 3990 |
|  |  | (1) | BEST | (2) | GOOD | (4) | BETTER | (3) | WORST |
| Setting Time | (ns) |  | 640 |  | $1035$ |  | 750 |  | $1360$ |
| (to 0.01\%) |  | (1) | BEST | (3) | GOOD | (2) | BETTER | (4) | WORST |
| Needs Prot. Schottky |  |  | NO |  | NO |  | YES |  | NO |
|  |  | (1) | GOOD | (1) | GOOD | (4) | BAD | (1) | GOOD |
| Overvoltage |  | (1) | BEST | (2) | GOOD | (4) | WORST | (3) | BAD |
| OVERALL RATING <br> ( n ) = Competitive place |  | "(1)" | BEST | (2) | BETTER | (3) | GOOD | (3) | GOOD |

[^12]3. Input Logic Threshold. All parts tested were TTL compatible for $\mathrm{V}+=+15 \mathrm{~V}$, and CMOS compatible for lower values of $\mathrm{V}+$. The Si7541A showed a logic threshold of 1.16 V vs. 1.5 V to 1.64 V for other vendors. This guarantees the best noise immunity for military ( $0.8-\mathrm{V}$ and $2.0-\mathrm{V}$ ) applications.
4. Propagation Delay. The lower input/output capacitances of Siliconix DACs allow from 2 to 8 times shorter delays than the DACs made by the other manufacturers (Figure 15).
5. Settlina Time. The Si7541A devices settle faster, more than twice as fast as the slowest device tested.
6. Glitch Impulse. The Si7541A shows the smallest glitch impulse areas. Figure 16 shows a comparison of glitch impulses between the Siliconix and vendor A's parts.
7. Dynamic Performance. With a slow output op amp (OP-07), there is no appreciable difference among the four manufacturers tested (Figure 17). However, with a faster op amp (OP-27), the Siliconix parts produce the smallest overshoots and settling times (Figure 18). This improves precise operation and allows higher conversion rates.



Si7541A


AD7541A

Figure 15. Propagation Delay and Settling Time Comparison



Si7541A


AD7541A

Figure 16. Glitch Impulse Comparison
8. Overvoltage. Vendor I's data sheet recommends Schottky protection diodes at the DAC output and contains a warning to avoid overvoltages at the logic inputs which could lead to latchup and device destruction. None of the four parts tested latched up; nevertheless, Siliconix devices displayed a superior overvoltage resistance on the
digital input pins, resulting from improved input stage design. Vendor P's parts showed some parasitic transistor action (a tendency to latchup). Vendor I's parts were the most vulnerable with an apparent parasitic diode turning on for both plus and minus polarities.



Vendor A

Scales: 10 V
2 V $5 \mu \mathrm{~s}$

Vendor $\mathbf{P}$



Vendor I


Sillconlx

Figure 17. Similar Dynamic Performance with OP-07. $C=0$



Vendor A


Vendor P

Scales: 10 V
2 V
$5 \mu \mathrm{~s}$


Vendor I


Silliconix

Figure 18. Dynamic Performance with OP-27 C $=22 \mathrm{pF}$

## TYPICAL APPLICATIONS

## Current Steering Mode

Unipolar Binary Operation. The circuit shown in Figure 19 is the basic building block for many DAC applications. A fixed reference voltage is applied and a 12-bit digital word controls the output current, which is converted into a voltage by a suitable buffer amplifier. The output can be selected to a resolution of 12 bits (i.e. 4096 steps) between 0 V and $-(4095 / 4096)$ $\mathrm{V}_{\mathrm{IN}}$.

For best results, the output amplifier should have very low input offset voltage ( $\mathrm{VOS}_{\mathrm{O}}<25 \times 10^{-6} \mathrm{~V}_{\mathrm{IN}}$ ) and low input bias currents ( $\mathrm{O}_{\mathrm{B}}<100 \mathrm{nA}$ ). Resistors R1 and R2 can be used to set up the correct fullscale output $\mathrm{V}_{\mathbb{I N}}$ (i.e. $-(4095 / 4096)$ for a digital input of 11111111 1111).

R2 should be selected according to

$$
\text { R2 }=\frac{(\text { MAX GAIN ERROR } \mathbb{I N} \%) \cdot R_{\text {REF }} \operatorname{Max}}{100}
$$

R1 can then be varied to produce the correct fullscale output. (R1 will be less than twice R2). R1 and R2 must have low, well-matched TCs; therefore, precision metal-film or wire-wound resistors with a TC of
$50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ are recommended. Also, since the TC of potentiometers vary with wiper position, a fixed value resistor (or two in series) should be selected for R1. An alternative method is to adjust the magnitude of $V_{I N}$, thus avoiding any TC mismatch between the external and the on-chip resistors.

The capacitor, C , used for phase compensation affects the overshoot and settling time of the system. The optimum value for $C$ is dependent on the output capacitance of the Si7541A (which is code dependent), the value of the feedback resistor $\mathrm{R}_{\mathrm{FB}}$, and the unity gain-bandwidth product of the output amplifier.

A good approximation for the Si7541A is given by

$$
C=\frac{10^{-7}}{\sqrt{\text { GBW }}}
$$

where GBW = the gain-bandwidth product of the output amplifier

Figures 20 and 21 show the effect of different value compensation capacitors with two popular amplifiers. Although the OP-27 gives a more accurate result, it has a relatively slow slew rate when compared to the faster-slew rate FET-input op amps such as the TLO71. The effect of this on the rise and fall times is apparent in these photographs ( $\mathrm{f}=20 \mathrm{kHz}$ ).


Figure 19. Unipolar Binary (current steering mode)

Siliconix
incorporated

(a)No Compensation Capacitor
( $2 \mathrm{~V} / \mathrm{div}$ )

(b) Compensation Capacitor $=15 \mathrm{pF}$ (2 V/div)

(c) Compensation Capacitor $=39 \mathrm{pF}$ ( $2 \mathrm{~V} / \mathrm{div}$ )

Figure 20. Unipolar Binary Operation Using OP-27 (Slew Rate $=2.8 \mathrm{~V} / \mu \mathrm{s}$ )

(a) No Compensation Capacitor ( $2 \mathrm{~V} / \mathrm{div}$ )

(b) Compensation Capacitor $=15 \mathrm{pF}$ ( $2 \mathrm{~V} / \mathrm{div}$ )

(c) Compensation Capacitor $=39 \mathrm{pF}$ ( $2 \mathrm{~V} / \mathrm{div}$ )

Figure 21. Unipolar Binary Operation Using TL071 (Slew Rate $=13 \mathrm{~V} / \mu \mathrm{s}$ )

A disadvantage of unipolar current-steering DAC circuits is the requirement for opposite polarities of the reference voltage and the output. An advantage, however, is the low component count, which means the circuit is simpler and cheaper than a bipolar system.

Bipolar Binary Operation. There are three different coding possibilities for DACs in the bipolar mode: offset binary, two's complement, and sign and magnitude. In all of these systems, the MSB indicates the polarity. This design limits the resolution to 11 bits (i.e., 1 LSB is equivalent to $(1 / 2048) V_{\text {IN }}$ ).

Offset Binary Operation. The relationship between the offset binary codes and the analog output is shown in Table 2. To calibrate the circuit shown in Figure 22, the digital inputs are first set to 000000000000 . R1 may need to be adjusted to give the required output, $\mathrm{VO}=-\mathrm{V}_{\text {IN }}$. Next, the inputs are set to 11111111 1111, and R2 is adjusted for an output of $\mathrm{VO}=$ (2047/2048) ViN. For best performance, R1 and R2 should be precision metal-film or wire-wound resistors with matched TCs ( $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ give best results as R1, R2, and R3). This circuit has two main disadvantages: a 2-step calibration procedure must be performed and the resolution is reduced to 11 bits.

Table 2. Offset Binary Code

| Digital Input | Analog Output |
| :---: | :---: |
| 111111111111 | $+(2047 / 2048) V_{I N}$ |
| 100000000001 | $+(1 / 2048) V_{I N}$ |
| 100000000000 | 0 V |
| 011111111111 | $-(1 / 2048) V_{I N}$ |
| 000000000000 | $-V_{I N}$ |

Two's Complement. The two's complement is essentially the same as the offset binary coding, with the exception of the MSB, which is inverted. As shown in Figure 23, R1 is adjusted to give an output of $\mathrm{VO}=-\mathrm{V}_{\mathrm{IN}}$ for an input of 100000000000 . R2 is then adjusted for $\mathrm{VO}=(2047 / 2048) \mathrm{V}_{\mathrm{IN}}$ with a digital word of 01111111 1111. This circuit has the same disadvantages as the offset binary bipolar circuit, that is, an 11-bit resolution limitation and a 2-step calibration procedure. Table 3 shows the relationship between the two's complement binary codes and the analog output voltages.


Figure 22. Offset Binary Configuration

Table 3. Two's Complement Binary Codes

| Digital Input | Analog Output |
| :---: | :---: |
| 000000000000 | $-V_{\mathbb{N}}$ |
| 100000000000 | 0 V |
| 111111111111 | $2047 / 2048 \mathrm{~V}_{\text {IN }}$ |



Figure 23. 2's Complement Bipolar Configuration

Sign and Magnitude. With this method of coding, the MSB is used to control an analog switch which selects either a positive or negative reference. The switch output must be buffered to ensure that any change in the rDS(ON) of the switch does not affect the calibrated system (Figure 24).

For the circuit shown in Figure 24, there is only one
calibration step (i.e. selection of R1). This step is the same as described for unipolar binary operation. Also, since the references are buffered, more than one DAC can be driven without a reference for each DAC. One disadvantage, of course, is that systems using a single DAC now need both a positive and a negative reference.


Figure 24. Sign and Magnitude Configuration

## Voltage Switching Mode

A disadvantage of the current-steering mode is that the output impedance (capacitance and resistance) is a function of the digital word input. As mentioned earlier, a compensating capacitor is needed to ensure stability of the op amp. The value of this capacitor depends on the output impedance of the DAC which varies with digital input. The compensation capacitor must, therefore, allow for the worst-case, resulting in increased settling time and reduced bandwidth. In the voltage-switching configuration (Figure 25), this problem is avoided by using the $V_{\text {REF }}$ pin as the output. The impedance seen at this pin is constant and independent of digital input.


Figure 25. Si7541A in Voltage Switching Mode
The output of the Si7541A in the voltage-switching mode is a voltage of the same polarity as the reference. This mode enables a DAC system to operate from a single power supply, however, the DAC loses its multiplying abilities. The input $\mathrm{V}_{\text {IN }}$ must not fall more than 0.3 V below OUT2; otherwise, an internal diode will become forward biased. If not current limited, a large flow of current could result and the device could be destroyed.

Figure 26 shows the effect of supply voltage on differential non-linearity. The best results are obtained with higher supply voltages. The input voltage, $\mathrm{V}_{\mathrm{in}}$, also affects the differential non-linearity (DNL) significantly because OUT1 and OUT2 are no longer at the same potential. As $\mathrm{V}_{\mathbb{I N}}$ (OUT1) increases, the available $\mathrm{V}_{\mathrm{GS}}$ for the NMOS switches connected to OUT1 is reduced, thus increasing the on-resistance of the switch. Since OUT1 and OUT2 are no longer at the same potential, the two NMOS switches in each 2R branch have a different on-resistance. The amount of current flowing in each branch now depends on the switch that is selected (i.e., the digital input), thus degrading the linearity. To minimize this effect, the
input voltage must be limited to approximately 2.5 V for a +15 V supply and 0.7 V for $\mathrm{a}+5 \mathrm{~V}$ supply.


Figure 26. Differential Non-linearity vs. Supply Voltage

Output glitches due to digital switching are reduced for a DAC in this mode since OUT1 and OUT2 are connected to low impedance points and any parasitic capacitances will be discharged through these paths. $R_{F B}$ is not used in this configuration, and the $R_{F B}$ pin is usually tied to OUT1 to reduce any noise pickup.

Figure 27 shòws a practical voltage switching DAC circuit. A buffer amplifier is needed between the reference and OUT1 to eliminate any variation in reference from the changing input resistance of the DAC. Gain is usually introduced at the output amplifier to achieve the desired full-scale output.


Figure 27. Operating the Si7541A from a Single Supply

In Figure 27, the negative supply for the op amp is connected to ground, and the output of the DAC ranges between 0 V and $(4095 / 4096) \mathrm{R}_{\text {REF }}$. It is necessary, therefore, to use an amplifier which has a common-mode input range which includes the negative rail (in this case ground). Suitable amplifiers include the LM324, CA3130, and TLO91.

In some applications, it is possible to offset zero for single-supply operation, as shown in Figure 28. The output can be varied between V2 and [(4095/4096) V1 + (1/4096) V2].


Figure 28. Offsetting Zero for Single Supply Operation

Multiplication/Attenuation. The Si7541A is useful as an analog multiplier or attenuator element. A signal applied at $R_{\text {REF }}$ can be multiplied by a 12-bit digital fraction. Very little noise or distortion is introduced by
the DAC, since the attenuating network consists of well-matched thin-film resistors. Figure 29 shows a digitally controlled attenuator circuit.

The digital inputs can be used to select the amount of attenuation between (4095/4096) $\mathrm{V}_{\mathrm{IN}}$ and 0 V . The maximum attenuation available is $4096: 1$ or 72 dB . Due to the current-to-voltage buffer, the output will be an inverted version of the input.

The low noise and distortion of this circuit makes it attractive for audio applications. The output amplifier, rather than the DAC, limits the frequency response, slew rate and amplitude of signal which can be passed. Table 4 shows the slew rate and frequency response for two different precision op amps.

Table 4. Slew Rate and Frequency Response

| OP-AMP | SLEW RATE | MAX FREQ |  |
| :---: | :---: | :---: | :---: |
|  |  | -5 V to +5 V | -2.5 V to +2.5 V |
| OP07 | $0.17 \mathrm{~V} / \mu \mathrm{s}$ | 10 kHz | 5 kHz |
| OP27 | $2.5 \mathrm{~V} \mu \mathrm{~s}$ | $>120 \mathrm{kHz}$ | $>60 \mathrm{kHz}$ |

This attenuator circuit can be easily converted into a multiplier by using the output amplifier configuration shown in Figure 30. If the input and output must remain in phase, another inverting amplifier must be added to the output.


Figure 29. Attenuator Circuit


Figure 30. Multiplier Circuit

Triangle Wave Generator. In the triangle waveform generator circuit shown in Figure 31, a 12-bit counter is used to produce the digital inputs for the Si7541A. The MSB of the counter is used as a direction bit. When this bit is 0 , the exclusive OR gates allow the other 11 outputs of the counter through to the DAC inputs. This condition gives a ramp of positive gradi-
ent from $0 V$ to $+2047 / 2048$ R REF (assuming a nega- $^{\text {a }}$ tive reference) at the output of IC1. When the MSB = 1, the exclusive OR gates will invert the outputs of the counter, thus producing a ramp with negative gradient. Since the MSB is used as a direction indicator, this system has a resolution of 11 bits.


Figure 31. Triangle Wave Generator

Siliconix incorporated


Figure 32. Programmable Current Sink

The frequency of the triangular wave is controlled simply by the clock frequency, and the amplitude of the signal is $\left(1-2^{-11}\right) V_{\text {REF }}$. IC2 can be used to both invert the polarity and to adjust the dc offset of the triangle if, for example, it must be symmetrical about zero.

Programmable Current Sink. A simple, yet accurate, programmable current sink can be obtained by using a small-signal MOSFET and a single resistor, as shown in Figure 32. The voltage, $\mathrm{V}_{\mathrm{S}}$, is determined by the product of the digital input fraction and the reference voltage (i.e. $\mathrm{V}_{S}=-\mathrm{D} \times \mathrm{V}_{\mathrm{IN}}$ ). Also, $\mathrm{R}_{\mathrm{FB}}$ is in parallel with R1, since OUT1 is held at GND potential by the virtual ground of the output buffer amplifier. Voltage $\mathrm{V}_{\mathrm{S}}$ is across this parallel resistance; therefore, the current drawn through the load is given by
$I=V_{S}\left(R 1+V_{\text {REF }}\right) /\left(R 1 \times V_{\text {REF }}\right)$. Rewriting this in terms of $\mathrm{V}_{\mathrm{IN}}$,
$I=D \frac{V_{I N}}{R 1}\left(1+\frac{R_{1}}{R_{F B}}\right)$
This equation can be approximated to $1=(D \times$ $V_{I N} / / R 1$, provided that $R 1$ is small compared to $R_{F B}$. The ratio of $R 1 R_{F B}$ determines the offset to this approximation. The maximum available current is limited by the potential drops across R1, the MOSFET, and the load. For example, the circuit shown in Figure 32 is capable of 0 to 50 mA in steps of $12.2 \mu \mathrm{~A}$ with a load of $100 \Omega$.

Programmable Current Source. Figure 33 shows a circuit for a programmable current source which is virtually a mirror image of the current sink circuit.


13

Figure 33. Programmable Current Source

Programmable Gain Element. The Si7541A can be configured as the feedback element of an op amp, as shown in Figure 34. In this circuit, the effective feedback resistance can be controlled by a 12-bit digital word. The output voltage is given by $\mathrm{V}_{\mathrm{O}}=$ $-V_{I N} / D$, where $D$ is a digital fraction. Therefore, the digital word 000000000000 is not permissible because it implies infinite gain. Care must be taken not to saturate the op amp when the digital input is small. At the other extreme, a 111111111111 input results in $\mathrm{V}_{\mathrm{O}}=-(4096 / 4095) \mathrm{V}_{\mathrm{IN}}$.


Figure 34. SI7541A as a Programmable Gain Element

Analog-to-Digital Converters. Several types of ana-log-to-digital converters (ADCs) can be easily implemented by using a DAC, a comparator, and a few logic components. The simplest is the counter ADC. This circuit uses a binary counter as the input to the DAC. A comparator compares the DAC output with the analog input signal and stops the counter when both reach the same level. The counter outputs constitute the digital word.

An improved ADC circuit is shown in Figure 35. The up/down counter controls the DAC. Based on the comparator output, the clock pulses increase or decrease the DAC output to reach the appropriate analog input voltage level.

Another popular converter is the successive approximation A/D. This circuit achieves conversion in 12 steps. The process begins by comparing the output produced by the MSB with the analog input. If it is less than $\mathrm{V}_{\text {analog, }}$, the next bit is also turned on. If it is more, the MSB is turned off before the next bit is turned on. This process continues until all 12 bits have been weighted. In Figure 36 an Si2504 successive approximation register (SAR) controls the DAC. After 12 comparisons have been made, the digital output of the SAR produces the desired digital code. Figure 37 shows the Si7541A output during a typical conversion.


Figure 35. A 12-bit Tracking A/D Converter
vanalog


Figure 36. Successive Approximation A/D Converter


Figure 37. si7541A Output for 12-Bit Successive Approximation Conversion

## CONCLUSION

The general DAC operation theory presented in this application note is intended to support successful designs using the Si7541A 12-bit CMOS multiplying DAC. The capabilities of these designs will be enhanced by the improvements shown for the Siliconix Si7541A over similar products, especially in speed and dynamic performance. Example circuits and design hints have also been presented to assist the designer in using the Si7541A 12-bit DAC.

## REFERENCES

Dooley, Daniel. Data Conversion Integrated Circuits. New York IEEE Press, Wiley (1980).

Loriferene, Bernard. Analog-Digital and Digital-Analog Conversion. London. Heyden \& Sons Ltd. (1982).

Analog-Digital Conversion Handbook, Third Edition. Analog Devices (1986).

Burton, Phil. CMOS DAC Application Guide, Second Edition. Analog Devices (1986).

## APPENDIX: OTHER BASIC DAC PRINCIPLES

## Voltage References

The voltage reference provides an accurate voltage for generating binary-weighted currents. Any reference error reduces the overall system accuracy; therefore, the ideal references are characterized by accurate output voltages, low temperature drift, precise load and line regulation, and long-term stability.

Zener References. The least expensive reference devices are Zener diodes. Zener diodes produce a constant voltage drop when passing a constant current derived from a higher voltage. The active portion of a Zener diode is a reverse-biased p-n junction. In the forward-biased region, the diode acts much like a high-conductance silicon diode (Figure A1). In the reverse-biased region, little current flows if $V$ is less than $\mathrm{V}_{\mathrm{Z}}$, the breakdown voltage. The small leakage current that flows is relatively insensitive to the magnitude of reverse voltage for fixed temperatures.


Figure A1. Zener Diode I-V Characteristic

As the reverse voltage approaches $\mathrm{V}_{\mathrm{Z}}$, the current increases rapidly. Therefore, Zener diodes are generally used in series with a resistor to limit the current or driven by a constant current source. These diodes provide voltage capabilities from 2 to 200 V with tolerances of $1 \%$ to $10 \%$ and power dissipations from $1 / 4$ to 50 W .

Attractive as they seem as general-purpose voltage references, Zener diodes have many shortcomings. The voltage tolerance is generally poor, and they are
noisy and very sensitive to changes in current and temperature.

Zener diodes that breakdown in the 6-V range exhibit the best performance with very low TCs ( $+2 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ ) and relatively low sensitivity to current changes. They can be compensated by a $V_{\text {REF }}\left(-2 \mathrm{mV} /{ }^{\circ} \mathrm{C}\right)$, as shown in Figure A2.

IC References. Monolithic ICs provide a more accurate reference (Figure A2). These devices usually include a temperature-compensated Zener diode driven by a constant-current source or a bandgap reference and a buffer output amplifier. These references provide an accurate output voltage that is virtually independent of input voltage, load current, temperature, and time. They provide voltage capabilities from 1.22 to 15 V with voltage tolerances from $0.05 \%$ to $5 \%$, drifts of 0.5 to $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, and current ranges from $400 \mu \mathrm{~A}$ to 200 mA .

For most of these integrated circuits, the output voltage has been established by trimming ultrastable, low-temperature drift thin-film resistors under circuit operating conditions. These devices are usually short-circuit protected in both the current-sourcing and sinking directions. Table A1 illustrates some of the most popular reference voltages available.

Table A1: Typical Reference Output Voltages

| Reverse Breakdown Voltage -- VR (volts) |  |  |  |  |  |  |
| :--- | :--- | :--- | ---: | :--- | :--- | :--- |
| 1.22 | 5.0 | 7.50 | 1.24 | to | 5.3, | Adjustable |
| 1.235 | 6.2 | 10.00 | 5 | to 15, | Adjustable |  |
| 2.49 | 6.9 | 10.24 | -5 | to | -15, | Adjustable |
| 2.5 | 6.95 |  |  |  |  |  |

Band Gap References. A popular voltage reference for monolithic circuitry is the "band gap" reference, which is based on an inherent physical property of the base-emitter voltage in a forward-biased silicon transistor. The $\mathrm{V}_{\mathrm{BE}}$ of a silicon transistor at absolute zero $\left(-273^{\circ} \mathrm{C}\right)$ is 1.205 V . This value is the band gap voltage of silicon at $0^{\circ} \mathrm{K}$. By amplifying the difference between the $\mathrm{V}_{\mathrm{BE}}$ values of similar transistors operating at different current densities, it is possible to obtain a constant 1.205 V at any temperature.

Bandgap reference circuits are based on the circuit shown in Figure A 3 . For the proper ratio, $\mathrm{R} 1 / \mathrm{R} 2 \mathrm{~V}_{\mathrm{Z}}=$ 1.205 V . This, in turn, is amplified by the ratio (R4/R5 + 1) to give the desired output voltage. LowTC thin-film resistors may be laser or zener-zap trimmed to increase accuracy.

Siliconix incorporated


3 terminal reference


Figure A2. IC Reference


Figure A3. Bandgap Reference Regulator

Bandgap references operate from low-voltage supplies (typically VOUT $=+2 \mathrm{~V}$ ) and have an order of magnitude lower output impedances than low-voltage Zener diodes. Bandgap references are low cost, but their output voltage usually must be buffered. In this case, the offset voltage drift of the buffer op amp must also be considered.

Buried Zener Diodes. Zeners have been produced in ICs using the reverse-biased breakdown voltage of the base-emitter junction of a vertical NPN transistor. This pn junction occurs at the surface of the device where breakdown may be affected by crystal imperfections, mobile charges in the oxide, and other forms of contamination. These effects cause noise and long-term stability problems.

In a buried Zener, breakdown occurs well below the surface, thus avoiding surface effects. Long-term stability of $50 \mathrm{ppm} / \mathrm{year}$ are achieved. However, because the diffusion process is less controlled under the surface, there is a greater spread in breakdown values and TCs. Therefore, the circuits are generally designed to allow trimming. Typical accuracies better than $0.1 \%$ and TCs in the order of $+10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ are achieved.

Temperature-compensated buried-Zener references usually have lower noise than bandgap references and are recommended for high-resolution applications.

Temperature-Stabilized References. To improve temperature stability in IC references, on-board heaters may be used to hold the reference elements at a constant, elevated temperature. With this approach, $+1 / 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ TCs are attainable. The heater can draw hundreds of mA, making this type of device incompatible with low power systems.

## Forming DACs with Resistance Ladders

To reduce the number of resistors and their resistance range, a configuration may be used that pro-
vides a suitable attenuation, such as the one shown in Figure A4. The Si7541A is implemented using an R-2R resistance ladder.

This circuit consists of four binary-scaled resistor values for each group of 4 bits, with an attenuation of 16:1 to each successive quad. This scheme can be used for BCD conversion by using a 10:1 attenuation between quads. Furthermore, this approach can be used to design the R-2R ladder circuit illustrated in Figure A5. Most CMOS DACs are based on this circuit. The feedback resistor is integrated on-chip to track the resistance of the ladder independently of ambient temperature changes.

When only the MSB is turned on, the current contributed to the summing node, by the MSB switch, is $\mathrm{I}_{1}=$ $\mathrm{V}_{\text {REF }} / 2 R$. The output voltage is $\mathrm{V}_{\text {OUT }}=-(\mathrm{R} / 2 \mathrm{R}) \mathrm{V}_{\text {REF }}$. For the second bit, $\mathrm{I}_{2}=\mathrm{V}_{\mathrm{REF}} / 4 \mathrm{R}$, and if only bit 2 is on, $\mathrm{V}_{\text {OUT }}=(-R / 4 R) \mathrm{V}_{\text {REF }}$. Continuing down the ladder, each 2R resistor passes one-half of the current. The output voltage is proportional to the sum of all the binary-weighted currents that are switched to the OUT1 node.


Figure A4. 8-Bit DAC using two equal-resistance quads

Siliconix
incorporated


Figure A5. Current-steering DAC Using an R-2R Ladder


Figure A6. DAC in the Voltage Switching Mode

In CMOS DACs, the analog switches are always very close to the ground potential (within the $\mathrm{V}_{\text {Os }}$ of the amplifier) and the thin-film resistors are isolated from the substrate. Therefore, VREF can be either positive or negative, and the device can be used with ac input signals. This operation is called multiplying.

The R-2R ladder can also be used to produce a noninverted output voltage by swapping the $V_{\text {REF }}$ and

OUT1 terminals as shown in Figure A6.
The OUT1 terminal is driven by a low-impedance reference voltage source, and the $V_{\text {REF }}$ terminal is connected to a high-impedance load, such as the input to an operational amplifier. The reference voltage source must be bypassed to minimize the variable load and charge injection effects introduced by the DAC switches. RLOAD should be more than $4096 \times$ Rout to prevent a 0.5 LSB full-scale error.

The output of this circuit follows the equation:

$$
V_{\text {OUT }}=D \times \frac{1+R 2}{R 1} \times V_{R E F}
$$

where

$$
D=B 1 / 2+B 2 / 4+\ldots \ldots+B n / 2^{n}
$$

The numerator of each partial fraction is the value " 0 " or " 1 " corresponding to the logic state of each digital input. Generally, the magnitude of $\mathrm{V}_{\text {REF }}$ is limited due to the nature of the switching elements used. The reference voltage must be less than 2.5 V to reduce the effect of unequal $\mathrm{V}_{\mathrm{GS}}$ applied to the OUT1 vs. the OUT2 switches (rDS(ON) variations).

## Switching

Switching may be performed in either voltage or current modes. The analog switches can be bipolar, CMOS, or NMOS, depending on the technology used. Each technology has advantages and limitations. Important switch characteristics that affect DAC performance are switching speed, charge injection, onresistance, and parasitic capacitances. These characteristics play a role in determining performance such as conversion speed, accuracy, and glitching.

In the current mode (Figure A5), each leg of the ladder conducts the same current regardless of switch position. The current output is changed to a voltage output by the external operational amplifier. This circuit is simple, its constant input resistance facilitates good performance of the reference source, and it can be used for 4-quadrant multiplication. However, it can present linearity problems due to modulation of the op amp offsets caused by the code dependent output resistance. The dynamic response is slowed
down by switch capacitances, and glitches are created from charge injection coupling from the switch drivers.

In the voltage-switching mode (Figure A6), the ladder is used as aggresistive attenuator, and the switches alternate between a low impedance reference voltage source and ground. The currents flowing through each switch change with the input codes. Their magnitude is not as important as the reference source ability for maintaining a fixed input voltage as the codes change. In most cases, it is necessary to decouple the reference with the parallel combination of a $10 \mu \mathrm{~F}$ tantalum and a $0.01 \mu \mathrm{~F}$ ceramic capacitors (see Figure A7).

The constant resistance seen by the op amp input eliminates linearity errors caused by modulation of the amplifier's offset voltage. Additionally, since the output capacitance is less and the switch transients are coupled to low impedance points, the voltagemode circuit results in cleaner and faster response to digital code input changes. Since the output voltage has the same polarity as the reference, it is possible to operate the whole circuit from a single power supply. Finally, only a single operational amplifier is needed for bipolar digital-offset binary or two's complement operation. The accuracy is satisfactory for low values of $V_{\text {REF }}$, but since the $\mathrm{r}_{\mathrm{DS}}(\mathrm{ON})$ of the MOSFET switches is modulated by the magnitude of the reference voltage, large values of $\mathrm{V}_{\text {REF }}$ can produce considerable linearity errors. Additionally, negative voltage references are not allowed in the voltage mode because a parasitic pn junction to ground will be activated, leading to possible destruction of the DAC if current is not limited.


Figure A7. Single Supply Operation Using Voltage Switching

Siliconix
incorporated

# EFFICIENT ISDN POWER CONVERTERS USING THE Si9100 

One of the latest technology revolutions, an integrated worldwide telecommunications network, will be accompanied by another advance in power conversion technology. The integrated services digital network (ISDN) will allow different forms of information (voice, computer data, video, facsimile, etc.) to be transmitted over the telephone network. The International Consultative Committee for Telephone and Telegraph (CCITT) has proposed standards for the interfaces required to implement ISDN. Although the standards have yet to be formally adopted, telecommunications companies are moving ahead with pilot test programs, and semiconductor makers are developing chip sets to build ISDN hardware. Every network terminator (NT), signal regenerator (RG), and terminal equipment (TE) unit used for the implementation of ISDN will require a power converter. ${ }^{[1]}$

A major requirement of these telecom applications (due to the need for emergency-mode operation from a high-impedance source) is high-efficiency energy conversion at fractional-watt power levels. Minimization of parts count, another key factor for the design of these power converters, is sought to simultaneously achieve low cost and high reliability.

D/CMOS integrated circuit technology is ideally suited for the power requirements of ISDN. The analog and digital logic functions needed for pulse-width modulation can be implemented in CMOS to minimize quiescent current to the controller. DMOS transistors provide high-voltage power switching with both very low dynamic and gate drive losses. Integration of the CMOS controller on the DMOS power device yields the best overall performance at the lowest cost and component count.

## Design Objectives

While some differences exist between designs, there are several requirements in addition to efficiency which are common to ISDN power converter applications. These include:

- reliable start-up and operation from the high source impedance of telephone subscriber lines (U-interface only)
- current limiting to prevent failure of other network terminals when one power converter output is shorted (S-interface only)
- a free-running internal oscillator for start-up as well as independent operation, which can be synchronized to an external clock signal
- electromagnetic interference (EMI) filtering to limit conducted emissions during both start-up and normal operation, as well as during equipment connections and disconnections.

The Si9100 power IC facilitates compliance with these design requirements with a minimum number of external parts. To illustrate this capability, a discontinuous conduction mode (DCM) flyback converter was built and tested. Measured efficiency was greater than $80 \%$ for a wide range of loads, and $60 \%$ efficiency was achieved with only a $15-\mathrm{mW}$ load. Before describing the circuit concepts in detail, it is instructive to note the main features of the ISDN powerfeeding concept which has been endorsed by the CCITT.

## ISDN Power Feeding

Figure 1 is a block diagram of the ISDN basic access configuration. The two-wire transmission line defined at the U-interface provides a 192k-bits-per-second (bps) digital data path which connects subscriber equipment to the local telephone exchange. Although ISDN permits many new services to be offered, the basic service of voice transmission remains a vital function. Therefore, the network power feeding from batteries in the local telephone exchange remains an essential part of modern telephone system planning. The network terminal (NT) connects the local loop, called the S-bus, to the U-interface at the customer's premises. ISDN-compatible terminals (TE1) communicate at a standard $64 \mathrm{k}-\mathrm{bps}$ rate over the four-wire S-bus. Non-ISDN-compatible terminal equipment (TE2), such as analog phones, must connect to the S-bus via a terminal adapter (TA).

To minimize noise-coupling problems, the $S$-bus must be galvanically isolated from the two-wire U-interface. The CCITT recommendations call for an offline power converter in the NT to supply 4 W at 40 V


Figure 1. ISDN Basic Access Configuration
nominal to the S-bus during normal operation (for up to four telephones with full features). Other terminal equipment (e.g., fax terminals) would be fed solely from local ac power lines. In the event of a power outage, one telephone at the customer premises must be fed from the central office battery. This procedure is accomplished by reversing the voltage polarity on the S-bus. Non-priority terminals have a diode input which isolates them during emergencymode operation. A single telephone terminal is fed via a full diode bridge, allowing it to operate during the emergency.

A signal regenerator may be required for long loops (U-interface). The Deutsche Bundespost (DBP) proposes to increase the feeding voltage from 60 V to 93 V to compensate for voltage drops on long lines requiring signal regeneration. The standard telephone line voltage used in many other parts of the world is 48 V . Whatever the voltage, the problem for power converters connected to telephone subscriber lines remains the same-they are fed from a high-impedance source.

## Source Impedance Effects

The impedance of telephone subscriber lines limits the amount of power that can be supplied to the load. Referring to Figure 2, for a battery voltage, $\mathrm{V}_{\mathrm{S}}$, and line resistance, Rs, the maximum power to the converter is given by Equation 1, since the power
limit occurs when source and load impedances are equal.

$$
\begin{equation*}
P_{\text {MAX }}=\frac{V_{1}{ }^{2}}{R_{\theta}}=\frac{\left(V_{s} / 2\right)^{2}}{R_{\theta}}=\frac{V_{S}{ }^{2}}{4 R_{\theta}} \tag{1}
\end{equation*}
$$

$R_{e}$ is defined as the effective low-frequency input impedance of the power converter.

For a flyback converter, with waveforms as shown in Figure 3, the calculation of the low-frequency input impedance is straightforward. The coupled inductor is designed to ensure operation in the discontinuous conduction mode (DCM). This operation requires that the core flux be reset to zero during each cycle. The current is zero at turn-on and ramps up at a rate given by $\mathrm{di} / \mathrm{dt}=\mathrm{V}_{1} / \mathrm{L}_{\mathrm{p}}$. The maximum value of the peak primary current, $I_{\mathrm{pk}}$, is

$$
\begin{equation*}
I_{\mathrm{pk}}=\frac{\mathrm{di}}{\mathrm{dt}}(\operatorname{ton}(\max ))=\frac{\mathrm{V}_{1}}{L_{\mathrm{p}}} \frac{\mathrm{t}_{\mathrm{s}}}{2} \tag{2}
\end{equation*}
$$

The $50 \%$ maximum duty ratio imposed by the Si9100 controller limits the "on" time of Q1 to one-half of the switching period. The average value of the current waveform in Figure 3 is the dc current in the inductor, L1. The current ripple in L1 is small, and the average inductor current, IDC, during start-up is onefourth the peak current value, as given by

$$
\begin{equation*}
I_{D C}=\left(I_{p k} / 2\right)\left(D_{(\text {max })}\right)=I_{p k} / 4 \tag{3}
\end{equation*}
$$

Siliconix
incorporated


Figure 2. Power Converter with High Source Impedance


Figure 3. Primary Side Current Waveforms

Substituting this result into Equation 2 gives $R_{e}$ in terms of the primary inductance, $L_{p}$, and switching frequency, $f_{s}\left(f s=1 / \pi_{s}\right)$.

$$
\begin{equation*}
R_{e}=\frac{V_{1}}{I_{D C}}=8 L_{p} f_{s} \tag{4}
\end{equation*}
$$

$L_{p}$ effectively acts as a current limiter during startup, thus eliminating the need for active current limiting circuitry. The value of $L_{p}$ must be chosen between a minimum value, which sufficiently limits start-up current, and a maximum value, which permits the rated throughput power to the load. Assume, for example, the maximum load condition given in Table 1. ${ }^{[2]}$ The input power to the converter is the output power divided by the efficiency.

$$
\begin{equation*}
\mathrm{P}_{\text {IN }}=\mathrm{P}_{\mathrm{O}} / \mathrm{h}=\frac{0.650}{0.80}=0.813 \mathrm{~W} \tag{5}
\end{equation*}
$$

Worst-case efficiency at maximum load is assumed to be equal to $80 \%$. The input power to the converter is given by

$$
\begin{equation*}
P_{\mathrm{IN}}=1 / 2 L_{\mathrm{p}} \mathrm{I}_{\mathrm{pk}}{ }^{2} \mathrm{f}_{\mathrm{s}} \tag{6}
\end{equation*}
$$

As seen from Figure 3, if $L_{p}$ is doubled, $l_{p k}$ is reduced by half. Therefore, $\mathrm{P}_{\text {IN }}$ varies in inverse proportion to $L_{p}$. Referring again to Figure 1, the dc analysis of the input characteristics gives

$$
\begin{equation*}
V_{1}=V_{S}-I_{D C} R_{S} \tag{7}
\end{equation*}
$$

Table 1. ISDN Power Requirements

| OPERATING MODE | LOAD |  |  | MEASURED EFFICIENCY |
| :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & +5 \mathrm{~V} \\ & \text { CURRENT } \end{aligned}$ | $\begin{gathered} -5 \mathrm{~V} \\ \text { CURENT } \end{gathered}$ | OUTPUT POWER |  |
| Normal -- Active | 100 mA | 30 mA | 650 mW | 87\% |
| Normal -- Power Down | 11 mA | 3 mA | 70 mW | 79\% |
| Emergency -- Active | 55 mA | 9 mA | 320 mW | 88\% |
| Emergency -- Power Down | 3 mA | 0 mA | 15 mW | 60\% |

Equations 2, 6, and 7 can be combined to give a quadratic equation which yields the maximum and minimum values for $L_{p}$. A graphical approach, however, gives the same answer and, at the same time, provides more insight into system behavior. After start-up has occurred, the power converter no longer presents a constant impedance at the input terminals. Instead, a constant power characteristic pertains, given by

$$
\begin{equation*}
P_{I N}=\left(V_{1}\right)\left(I_{D C}\right)=\text { constant } \tag{8}
\end{equation*}
$$

The demonstration flyback converter was designed to operate from a battery voltage of 48 V and a maximum line resistance of $600 \Omega$. The constant power
curve for $\left(N_{1}\right)(1 \mathrm{DC})=0.813$, with the load line defined by $V_{S}=48 \mathrm{~V}$ and $R_{S}=600 \Omega$, are plotted in Figure 4. The intersection of the load line with the constant power curve determines two operating points, $A$ and $B$, which occur at $\left(V_{1}, I_{D C}\right)=(14.6 \mathrm{~V}$, 55.7 mA ) and ( $33.4 \mathrm{~V}, 24.3 \mathrm{~mA}$ ). If $\mathrm{V}_{\mathbf{S}}$ is slowly increased from zero, $\mathrm{V}_{1}$ and $\mathrm{I}_{\mathrm{DC}}$ increase along the line, whose slope is $\mathrm{R}_{\mathrm{e}}$, from the origin to the constant power curve. This analysis is an oversimplification since a step increase in voltage is more likely to occur at power-up. However, worst-case start-up conditions occur at maximum Rs, which guarantees that the input filter is heavily overdamped. Therefore, the increase in $\mathrm{V}_{1}$ is monotonic, and the results of the simplified analysis are valid.


Figure 4. Flyback Converter Operating States

Siliconix
incorporated


Figure 5. ISDN Flyback Converter

The lines from the origin to points $A$ and $B$ define the minimum and maximum values for $R_{e}$, and with Equation 4, also determine the limits for $L_{p}$.

$$
\begin{aligned}
& R_{\theta}(\min )=14.6 / 0.0557=263 \Omega \\
& R_{\theta}(\max )=33.4 / 0.0243=1.37 \mathrm{k} \Omega
\end{aligned}
$$

For a switching frequency design value equal to 20 kHz , Equation 4 gives

$$
\begin{aligned}
& L_{p(\min )}=1.64 \mathrm{mH} \\
& L_{p(\max )}=8.65 \mathrm{mH}
\end{aligned}
$$

$L_{p}$ may be chosen near the upper end of the permissible range for maximum start-up current limiting, or it may be chosen for maximum power transfer on a high-resistance line. Setting $R_{e}=R_{S}=600 \Omega$ for maximum power transfer gives

$$
L_{p}=R_{e} / 8 f_{s}=\frac{600}{(8)(20,000)}=3.75 \mathrm{mH}
$$

The latter approach was chosen for the demonstration converter (see schematic in Figure 5). The Si9100 functional diagram is given in Figure 6 for reference.

## Converter Performance

Measured efficiency data for the flyback converter is given in the last column of Table 1. Most notable is
the $60 \%$ efficiency at a load of only 15 mW , which is allowed by the low quiescent current requirement of the CMOS control circuitry in the Si9100. Although power converters can operate at much higher frequencies, the dynamic losses incurred reduce the efficiency during the power-down state. The switching speed ( 30 ns typical) of the DMOS output transistor in the Si9100 permits operation above audible frequencies with very low dynamic and drive losses. Such performance cannot be achieved with bipolar transistors. A single resistor, R3, sets the oscillator frequency at approximately 34 kHz . A positive sync pulse ( 5 V amplitude and $0.5 \mu \mathrm{~s}$ pulse width) at 40 kHz was fed through R7 and C9 to pin 8 to demonstrate the principle of synchronization with an external clock. Typically, the free-running frequency should be set at 10 to $20 \%$ below the external clock frequency (note that the switching frequency is $1 / 2$ of the oscillator frequency).

Start-up characteristics were verified by connecting a 600- $\Omega$ resistance from a dc power supply to the converter input terminals. Reliable start-up was demonstrated at maximum load for supply voltages as low as 44 V . With zero source resistance inserted in the line, the converter maintained regulation down to an input voltage of 23 V . In both cases, the maximum operating voltage is 70 V for the Si 9100 . The inductor, L1, was wound with 540 turns of \#32 magnet wire


Figure 6. Si9100 Functional Dlagram
on a \#55206 molypermalloy powder core. The relatively high series resistance of this inductor ( $6 \Omega$ ) provides series damping of the input filter. This damping reduces peaking of the filter output impedance, preventing degradation of the control loop response at the filter resonant frequency when the supply is operated from a low-resistance source.

Measured ripple on both outputs was less than 50 mV peak to peak, and regulation was better than $5 \%$ over line and load. The $-5-\mathrm{V}$ output increases from -5.05 V to -5.75 V when totally unloaded.

The current-mode controller of the Si9100 provides fast current-limiting response in the event of a shorted output. With either output shorted to ground, the measured value of short-circuit current drawn at the converter input was 30 mA . Any output terminal can be shorted for an indefinite period with no resulting high stress condition on the Si9100. Normal operation resumes when the short circuit is removed.

The input filtering provided by L1 and C1 provides a calculated attenuation of 68 dB at the fundamental of the switching frequency. This allows compliance with FCC Class B and VDE-0871/B requirements; however, conformance testing to these specifications was not performed. Common-mode noise coupling is minimized by the Si9100 since the MOSFET drain is electrically isolated from the package case (a 14 -pin DIP). Therefore, very little parasitic capacitance exists from drain to ground. Since the Si9100 places both the driver and MOSFET on the same chip, gate driver lead lengths are reduced from a few centimeters for discrete designs to a few hundred microns.

The $5-\mathrm{mA} / \mu \mathrm{s}$ dynamic current limit required during connection of equipment to the S-bus ${ }^{[3]}$ is met by selecting a suitably high value, 20 mH , for L 1 . Since several ohms of series resistance is desired, a small wire gauge is used and the inductor is not prohibitively large. A smaller value may be chosen for L1 where the EMI requirements are less critical.

Siliconix incorporated

## Summary

D/CMOS power IC technology is ideally suited for the requirements of low-power dc/dc converters, such as those required for the implementation of ISDN. A circuit design for an 85\%-efficient power converter using the Si9100 SMARTPOWER IC has been presented here. Measured performance data is given, along with a graphical analysis method for ensuring reliable start-up when power is fed from a high-impedance source.

## References

1. Rosenbaum, D. and K.H. Stolp. "The Feeding Conception of the ISDN Basic Access," IEEE INTELEC Conference Proceedings, Munich, FRG, Oct.14-17, 1985, 505-512.
2. Sigloch, R. "Requirements for Small High Efficiency DC/DC Converters in Complex Communication Networks," IEEE INTELEC Conference Proceedings, Toronto, Canada, Oct 19-22, 1986, 197-202.
3. Krautkramer, W. and B. Schickling. "Remote Power Feeding of ISDN-Terminals at the Basic Access," IEEE INTELEC Conference Proceedings, Munich, FRG, Oct. 14-17, 1985, 513-519.

Siliconix incorporated

## A 1-WATT <br> FLYBACK CONVERTER USING THE Si9100

## James Blanc <br> March 1987

The Si9100 is a monolithic D/CMOS SMARTPOWER IC which combines high-efficiency CMOS logic, a highvoltage switching transistor and high-voltage preregulator on a single die. It is the first low-cost, high efficiency regulator designed to operate directly from unregulated high-voltage DC power sources in areas such as telecommunications and avionics. The primary application will be in feature phones and ISDN terminals to power the logic components without exceeding the load limits set by the telecommunications industry. Power integrated circuit technology allows low-power CMOS control circuits to be combined with DMOS power transistors in the Si9100. The resulting reduced parts count decreases system cost, improves reliability, and simplifies circuit design.

The flyback converter presented here uses the Si9100 to provide an isolated $\pm 5 \mathrm{~V}$ supply rated at 1 W . Specifications for this supply are as follows:


A schematic for the flyback converter is found in Figure 1, with a parts list provided in Appendix B. However, before discussing the details of the power supply design, it is instructive to review the functions of the Si9100 integrated circuit.


Figure 1. Schematic Dlagram of the S 19100 Discontinuous Flyback Converter Circuit


Figure 2. S 19100 Simplifled Block Diagram

## Si9100 DESCRIPTION

As shown in the block diagram of Figure 2, the Si9100 combines an oscillator, pre-regulator/start-up circuit, precision voltage reference, error amplifier, current-mode controller, and a MOSFET switching transistor into one 14-pin dual-in-line package. Overcurrent protection, undervoltage lockout, and logic inputs for both latched and unlatched shutdown modes are also included.

## Start-up/Preregulator Circuit

A unique start-up/preregulator circuit, which is shown in Figure 3, permits the Si9100 to operate over a wide input voltage range ( 10 to 70 V ). The input voltage for the device is connected between the $+\mathrm{V}_{\text {IN }}$ (pin 2) and $-V_{\mathbb{I N}}$ (pin 5) terminals. The high-voltage depletion-mode (normally ON) MOSFET acts as a current source during start-up, charging the capacitance at the $V_{C C}$ terminal (pin 6) directly from the input source. When $V_{C c}$ exceeds the 8.1 V undervoltage threshold, the output switch is enabled to provide well-defined start-up characteristics. $V_{C C}$ is then regulated to 8.6 V by the pre-regulator circuit. If an external voltage source greater than 8.6 V is fed to the $V_{\text {Cc }}$ terminal, the depletion-mode MOSFET is shut off to reduce power drain from the input power source.


Figure 3. Schematic Diagram of the startup section of the Si9100

## Oscillator

The oscillator requires a single resistor to set its frequency. The requirements of flux reset in singleended converters generally dictates a maximum duty cycle of $50 \%$. With the oscillator frequency set at two times the desired switching frequency, a flip-flop divides the clock signal by two, and the logic disables the output during every other clock cycle.

## MOSFET Switch

The MOSFET switching transistor has typical rDS(ON) and $\mathrm{V}_{(\mathrm{BR}) \mathrm{DSS}}$ characteristics of $4 \Omega$ and 180 V , respectively. Worst case specifications are $5 \Omega$ and 150 V . The device is a lateral DMOS structure which has external connections for the DRAIN (pin 3) and SOURCE (pin 4). The body of the MOSFET is internally tied to the $-\mathrm{V}_{\mathbb{I}}$ terminal, which must be connected to the most negative input potential in the circuit.

## Error Amplifier

The error amplifier permits compensation of control loops for stable regulator operation. The amplifier uses PMOS input transistors to provide high input impedance ( $2 \mathrm{M} \Omega$ minimum), and is internally compensated for unity gain stability, with 1 MHz (typical) bandwidth and $60^{\circ}$ phase margin.

## Protection

In addition to the undervoltage lockout function already described, the Si9100 provides overcurrent protection and inputs for external logic control. With a sense resistor (typically $1 \Omega$ ) connected from the MOSFET source to the $-\mathrm{V}_{\text {IN }}$ terminal, the voltage at pin 4 is proportional to the output current. When this voltage exceeds a 1.2 V reference the overcurrent comparator disables the output MOSFET. The shutdown delay is typically 100 ns ( 200 ns maximum).

Logic inputs $\overline{\text { SHUTDOWN (pin 11) and RESET (pin }}$ 12) permit the use of latched or unlatched shutdown modes. Internal current source pull-ups normally hold both logic pins high. If the $\overline{\text { SHUTDOWN }}$ pin is pulled low while the RESET is high, then the output switch will be disabled until the $\overline{\text { SHUTDOWN pin is again al- }}$ lowed to go high. This is the unlatched shutdown mode. If, however, the RESET pin is pulled low while the SHUTDOWN pin is also pulled low, then the converter will be latched off until RESET goes high again.

## FLYBACK CONVERTER OPERATION

## Start-up

Applying input voltage to the circuit initiates charging of capacitor, $\mathrm{C}_{1}$, through the filter inductor, $\mathrm{L}_{1}$. The depletion-mode MOSFET, as described above, supplies current to capacitor $\mathrm{C}_{5}$ through the $\mathrm{V}_{\mathrm{CC}}$ terminal of the IC. When $\mathrm{V}_{\mathrm{CC}}$ reaches the undervoltage
threshold ( 8.1 V ), then transistor switching begins. The 4.0 V reference and the voltage divider ratio formed by $R_{5}$ and $R_{6}$ cause the feedback winding, $\mathrm{N}_{\mathrm{S} 3}$, to be regulated to +10 V . After start-up is complete the feedback voltage trips the comparator to turn off the pre-regulator circuit, and the Si9100 derives its bias power from the feedback winding. The power saved by this bootstrap technique is equal to the product of the IC bias current times the difference between $\mathrm{V}_{\mathrm{IN}}$ and $\mathrm{V}_{\mathrm{FB}}$ :

Power Saved $=(600 \mu \mathrm{~A})(48 \mathrm{~V}-10 \mathrm{~V})=23 \mathrm{~mW}$
While this is not a great deal of power, it does represent $2.3 \%$ of the output for a 1 W supply. Integrated Services Digital Network (ISDN) applications require such techniques for bias power minimization in order to meet emergency-mode limits for the power-down state.

## Flyback Operation

Flyback converter operation is illustrated by the basic waveforms shown in Figure 4. When the MOSFET switch is turned on, current will ramp up in the primary at a rate given by:

$$
\frac{\mathrm{di}}{\mathrm{dt}}=\frac{\mathrm{V}}{\mathrm{~L}}=\frac{\mathrm{I}_{\mathrm{pk}}}{\mathrm{t}_{\mathrm{ON}}}
$$



Figure 4. Flyback converter waveforms

Stored energy, given by $1 /\left.2 L_{p}\right|_{p k}{ }^{2}$, is present in $L_{2}$ at the time the MOSFET is switched off. This energy is released to the secondary windings, $\mathrm{N}_{\mathrm{S} 1}$ through $\mathrm{N}_{\mathrm{S3}}$, during the off time, as shown by the total secondary current, $I_{\text {sec }}$, in Figure 4. This is the flyback principle in its simplest terms. A transformer is designed to transfer energy directly from the primary to the secondary, with as little stored energy as possible. A flyback inductor receives energy during one interval of the switching cycle, then releases this stored energy at a later interval of the switching cycle.

During the time that the secondaries are conducting, shown as $t_{\text {rec }}$, the magnetic flux recovers, or "resets" to zero, and the MOSFET must block the sum of the reflected voltage from the secondary and the input voltage. This requires a worst case blocking voltage of:

$$
\begin{aligned}
V_{p k} & =V_{I N}+\frac{N_{P}}{N_{S 1}}\left(V_{O}+V_{D}\right) \\
& =70+\frac{21}{8}(5.0+0.5)=85 \mathrm{~V}
\end{aligned}
$$

A leakage inductance spike appears at the leading edge of the $V_{D S}$ waveform. The spike is less than the 150 V minimum $V_{(B R) D S S}$, and no snubber network is required. Since the flux is reset to zero before the end of each switching cycle, current flow through the secondary is discontinuous. Consequently, this circuit is called a discontinuous-conduction-mode (DCM) flyback converter.

## Regulator Control Loop

The function of the regulator control loop is to maintain the output voltages constant as either the input line voltage or load current vary. These are termed "line regulation" and "load regulation", respectively.

A sense winding has been chosen to close the regulator loop and provide output isolation. Since the secondary windings are coupled on a common core, the volts/turn ratio is the same for $N_{S 1}, N_{S 2}$ and $N_{S 3}$. The resulting secondary voltages will track each other quite closely. There is, however, some degradation in load regulation due to leakage (uncoupled) inductance between the $\pm 5 \mathrm{~V}$ output windings and the sense winding. This effect becomes progressively worse as the switching frequency is increased. The coupled inductor used here has been designed for
good coupling between output and sense windings in order to maintain better than $5 \%$ regulation over the 0.2 W to 1 W load range. Design details for the coupled inductor are included in Appendix A.

To analyze the system closed loop response, begin by reflecting the filter capacitance and load resistance from each output winding to the feedback winding.

$$
\begin{aligned}
C_{\text {eff }} & =C_{5}+\left(\frac{N_{S 1}}{N_{S 3}}\right)^{2} \cdot C_{7}+C_{9} \\
& =1 \mu F+\left(\frac{8}{16}\right)^{2}(100 \mu F+20 \mu F)=31 \mu F
\end{aligned}
$$

The effective load resistance, $R_{\text {eff }}$, can be found by assuming that the entire 1 W load is connected across the sense winding output:

$$
R_{e f f}=\frac{V_{S}^{2}}{P_{O}}=\frac{(10 \mathrm{~V})^{2}}{1 \mathrm{~W}}=100 \Omega
$$

The effective load impedance is determined at low frequency by the 100 ohm resistance and at high frequency by the capacitive reactance given by $X_{C}=$ $1 / \omega C_{\text {eff. The }}$ control-to-output transfer function thus has a pole at:

$$
\begin{aligned}
f_{p} & =\frac{1}{2 \pi R_{\text {eff }} C_{\text {eff }}} \\
& =\frac{1}{2 \pi(100)\left(31 \cdot 10^{-6}\right)}=51 \mathrm{~Hz}
\end{aligned}
$$

To calculate the low frequency gain of the power stage, assume a 1 mV change in the error voltage, $V_{e}$, at the output of the error amplifier, and calculate the voltage change, $\Delta V_{S}$, which results at the feedback winding. Then combine the power stage gain with the error amplifier gain (including the voltage divider) to yield the total loop response. Assume for these calculations that the converter efficiency remains constant at $83.33 \%$.

$$
P_{I N}=\frac{P_{O}}{\eta}=\frac{1 \mathrm{~W}}{0.8333}=1.2 \mathrm{~W}
$$

The power input to the converter is the product of the stored inductive energy times the switching frequency.

$$
P_{I N}=\frac{1}{2} L_{P}\left(I_{p k}\right)^{2} \cdot f_{s}
$$

Rearranging to solve for $I_{p k}$ gives:
$I_{p k}=\sqrt{\frac{2 P_{I N}}{L_{P} \cdot f_{s}}}=\sqrt{\frac{2(1.2)}{(150 \mu H) 10^{5}}}=0.4 \mathrm{~A}$

Since the current sense resistor, $R_{2}$, equals $1 \Omega$, a 1 mV change in the error voltage (at pin 13) will result in a 1 mA change in the peak inductor current, i.e., $\Delta l_{p k}=\Delta V_{e}$. A 1 mA increase in $I_{p k}$ causes $P_{I N}$ to increase to:

$$
\begin{gathered}
P_{\mathrm{IN}}=\frac{1}{2} L_{P}\left(l_{\mathrm{pk}}+\Delta_{\mathrm{pk}}\right)^{2} \cdot f_{s}= \\
\frac{1}{2} \cdot 150 \cdot 10^{-6}(0.400+0.001)^{2} \cdot 10^{5}=1.206 \mathrm{~W}
\end{gathered}
$$

Assuming efficiency remains constant,

$$
P_{\mathrm{O}}=(.833) \cdot P_{\mathrm{IN}}=1.005 \mathrm{~W}
$$

This translates to an increase in the sense voltage to:

$$
V_{S}=\sqrt{P_{O} \cdot R_{\text {eff }}}=\sqrt{(100 \cdot 1.005)}=10.025 \mathrm{~V}
$$

The gain is given by:

$$
\frac{\Delta V_{S}}{\Delta V_{e}}=\frac{10.025 \mathrm{~V}-10 \mathrm{~V}}{1 \mathrm{mV}}=25
$$

At full load the low frequency gain of the power stage is 25 ( 28 dB ), with a single pole in the transfer function at 51 Hz . Performing a similar calculation at the $20 \%$ load condition yields a gain of 56 ( 35 dB ) with a pole at 10 Hz . There will also be a zero in the transfer function at approximately 30 kHz due to capacitor ESR.

The solid line in Figure 5 represents the transfer function of the converter power stage at full load. The corresponding curve at a $20 \%$ load is shown in figure 6. To complete the analysis of the control loop requires accounting for the resistive voltage divider and the error amplifier. The resistor $R_{6}$ sets the $D C$ bias condition, but does not enter into the samll signal analysis.

At high frequencies the gain is R4/R5, with a zero occurring in the transfer function at

$$
f_{z}=\frac{1}{2 \pi(240 \mathrm{k} \Omega)(.022 \mu \mathrm{~F})}=30 \mathrm{~Hz}
$$

The error amplifier response is shown in Figures 5 and 6 as dashed lines. The error amplifier response times the power stage gain gives the total loop gain, which is shown as the gray line for full load in Figure 5 and light load in Figure 6. Actual measurements of loop gain and phase yielded a loop bandwidth of 14 kHz with 68 degrees phase margin. Figure 7 is an oscilloscope photograph of the +5 V output as the load is stepped between $20 \%$ and $100 \%$ of full load. Response time is under $200 \mu s$ with no overshoot.


Figure 5. Loop gain at $100 \%$ load


Figure 6. Loop gain at $20 \%$ load


Figure 7. Step load response

## ISDN APPLICATIONS

Integrated Services Digital Networks (ISDNs) pose some unique problems to telecom systems design engineers. Standards proposed by the International Telephone and Telegraph Consultative Committee (CCITT) recommend that input power to ISDN termi-
nal equipment (TE) meet the limits outlined in Table $1^{1}$.

Table I. ISDN power requirements

|  | Maximum <br> input power <br> to TE | efficiency <br> target |
| :--- | ---: | ---: |
| Operating mode | 900 mW | $70 \%$ |
| Normal-active | 100 mW | $60 \%$ |
| Normal-power down | 400 mW | $70 \%$ |
| Emergency-active | 25 mW | $40 \%$ |

The 25 mW limit during emergency power-down mode operation may be especially troublesome ${ }^{2}$. In order to supply 10 mW to the TE for such functions as memory back-up, total converter losses must be less than 15 mW . Under such light load conditions the major power loss is in the PWM controller. Only controllers implemented in CMOS can presently be expected to meet this requirement.

Although the converter circuit of Figure 1 was not designed specifically for use in ISDN terminals, with some modifications it can be used in these applications. Since CMOS logic circuits consume power only during switching transitions, the first modification which is recommended is to decrease the switching frequency. The coupled inductor, $L_{2}$, can be operated at 40 to 50 kHz (change $\mathrm{R}_{3}$ from $150 \mathrm{k} \Omega$ to $390 \mathrm{k} \Omega$ ) without a redesign. Decreasing the frequency further requires a larger core size.

A second circuit modification which is recommended is to increase the resistances used in the voltage divider network ( $\mathrm{R}_{5}$ and $\mathrm{R}_{6}$ ). The values used in the 1 W converter will dissipate $(10)^{2} /(18 \mathrm{k} \Omega+12 \mathrm{k} \Omega)=$ 3.33 mW . This loss is negligible for the 1 W converter, but it is nearly one forth of the budgeted power loss for the ISDN supply during the emergency power-down state. Setting $R_{5}=51.1 \mathrm{k} \Omega$ and $R_{6}=$ $34.0 \mathrm{k} \Omega$ reduces the voltage divider dissipation to 1.2 mW . With these two minor changes the flyback converter meets the efficiency specifications of Table I. Figure 8 illustrates the efficiency improvement at light load levels which results from the circuit changes outlined above.


Figure 8. Efficiency vs. load curves for the flyback converter

## Other Si9100 Applications Circuits

The Si9100 has been called a "One Watt High-Voltage Switchmode Regulator" in order to describe its
most appropriate type of application--low power converters. The device is not, however, limited to 1 W designs. Figure 9 shows the maximum achievable output power as a function of minimum input voltage for several types of converters, two of which are discussed below.

## CCM Flyback Converter

By redesigning the magnetics for continuous conduction, the flyback circuit of Figure 1 can be made to provide 3 W of output power. Operation in the continuous conduction mode (CCM) introduces a right-half-plane (RHP) zero into the control-to-output transfer function of the power stage. The RHP zero incurs a phase lag without the corresponding gain rolloff caused by left-half-plane poles, and lead compensation cannot be used. Instead, the gain must be rolled off to unity ( 0 dB ) below the RHP zero frequency. The continuous-mode flyback will, therefore, have a slower dynamic response than the DCM flyback. Also, to maintain the same output ripple for the 3 W converter, it is necessary to increase the size of the output filter capacitors.


Figure 9. Maximum output power vs. minimum input voltage

## Forward Converter

Forward converters are not normally used for power supplies rated under 100 W , due to the additional cost of the output filter chokes. However, for 2 to 4 W converter applications requiring ultra-low ripple, the cost of the additional inductor may be warranted. One such application is low power instrumentation for avionics.

The forward converter of Figure 10 was designed to operate from 28 V aircraft power (MIL-STD-704D) to provide 2.5 W at $80 \%$ efficiency. A single core with multiple windings has been used to decrease cost and board space required for the output filter inductors. The input voltage range is 18 to 32 VDC; regulation is $5 \%$; and the switching frequency is 100 kHz . Measured peak-to-peak voltage ripple was 8 mV for the +15 V output, 4 mV for the -15 V output, and 13 mV for the +5 V output, at maximum load.

Toroidal cores were used for both the transformer and the coupled output inductor to achieve very low leakage inductance. The transformer winding data is as follows:

Core - Ferroxcube \#768T188-3C8

$$
\begin{aligned}
\text { Windings }- \text { N1 } & =31 \text { turns (AWG26) } \\
\text { N2 } & =31 \text { turns (AWG34) } \\
\text { N3 } & =22 \text { turns (AWG32) } \\
\text { N4 } & =64 \text { turns (AWG32) } \\
\text { N5 } & =43 \text { turns (AWG34) }
\end{aligned}
$$

The primary and clamp windings are placed on the core first, wound bifilar to minimize leakage inductance. The +5 V output is wound next, followed by the $\pm 15 \mathrm{~V}$ outputs wound bifilar. The 10 V winding was placed on the outside. Each winding is spread over the entire circumference of the toroidal core for optimum magnetic coupling.


Figure 10. 2.5 W forward converter using the Si9100

Coupled inductors must have the same turns ratios as the transformer secondaries or high circulating currents result in very high output ripple. The coupled inductor, $\mathrm{L}_{2}$, is a molypermalloy powder (MPP) toroid (Magnetics \#55120) with three times the number of turns as each of the T1 secondaries. The inductor winding data is as follows:

$$
\begin{array}{r}
+5 \mathrm{~V}-\mathrm{-} 66 \text { turns (AWG30) } \\
+15 \mathrm{~V}-\mathrm{l} 192 \text { turns (AWG30) } \\
-15 \mathrm{~V}-\mathrm{l} 192 \text { turns (AWG34) } \\
+10 \mathrm{~V}--129 \text { turns (AWG34) }
\end{array}
$$

It should be mentioned here that MIL-STD-461 EMI testing was not performed for this supply. To meet CE03 and CS01 limits, some input filter redesign is required. Although current-mode control exhibits excellent audio-susceptibility performance, it is still necessary to damp the input filter to reduce peaking
of its output impedance at the resonant frequency (Reference 3 provides useful design information regarding these requirements).

## References

1) Rosenbaum, D. and Stolp, K. H., "The Feeding Conception of the ISDN Basic Access," IEEE Intelec Conference, Munich, FRG, Oct 14-17, 1985, pp. 505-512.
2) Krautkramer, W. and Schickling, B., "Remote Power Feeding of ISDN Terminals at the Basic Access," IEEE Intelec Conference, Munich, FRG, Oct 14-17,1985, pp. 513-519.
3) Middlebrook, R. D., "Input Filter Considerations in Design and Application of Switching Regulators," IEEE Industry Applications Society Annual Meeting, Oct. 11-14, 1976.

## APPENDIX A FLYBACK INDUCTOR DESIGN

## Inductance Calculation

The first step is to calculate the maximum primary inductance for discontinuous conduction at maximum load. Input power to the coupled inductor is approximately:
1)

$$
P_{\mathrm{IN}}=\frac{1 \mathrm{~W}}{0.8}=1.25 \mathrm{~W}
$$

Input power is also equal to the product of the stored energy in the magnetic field times the switching frequency:
2)

$$
P_{I N}=\frac{1}{2} L_{p}\left(I_{p k}\right)^{2} \cdot f_{s}
$$

The minimum primary current slope occurs at the minimum input voltage condition.

$$
\left.\frac{d i}{d t}\right|_{\min }=\frac{V_{I N(\min )}}{L_{P(\max )}}
$$

If a maximum duty ratio of 0.45 is assumed, then the minimum current peak is given by:

$$
\mathrm{I}_{\mathrm{pk}} \leq\left.\frac{\mathrm{di}}{\mathrm{dt}}\right|_{\min } \cdot(0.45 \mathrm{Ts})
$$

3) 

or

$$
I_{p k} \leq \frac{V_{i N(\min )}}{L_{P(\max )}} \cdot\left(0.45 T_{S}\right)
$$

Combining equations 2 and 3 gives:

$$
\begin{aligned}
P_{I N(\max )} & =\frac{1}{2} L_{P(\max )} I_{\mathrm{pk}(\min )^{2}} \cdot f_{s} \\
& =\frac{1}{2} L_{P(\max )}\left(\frac{V_{I N(\min )}}{L_{P(\max )}}\right)^{2}\left(0.45 \mathrm{~T}_{\mathrm{s}}\right)^{2} \mathrm{f}_{\mathrm{s}} \\
& =\frac{1}{2}{\frac{V_{I N(\min )}}{L_{P(\max )}}}^{2}\left(0.45 \mathrm{~T}_{\mathrm{s}}\right)^{2} \mathrm{f}_{\mathrm{s}} \\
\therefore L_{P(\max )} & =\frac{1}{2}{\frac{V_{I N(\min )}}{P_{I N(\max )}}\left(0.45 \mathrm{~T}_{\mathrm{s}}\right)^{2} \mathrm{f}_{\mathrm{s}}} \\
& =\frac{1}{2} \frac{(15)^{2}}{1.25}\left(0.45 \mathrm{~T}_{\mathrm{S}}\right)^{2} 10^{5}=182 \mu \mathrm{H}
\end{aligned}
$$

To allow for component tolerances choose a nominal primary inductance of $150 \mu \mathrm{H}$. Equation 2 then gives $I_{p k} \approx 0.4$ A.

Siliconix

## APPENDIX A (Cont'd)

## Core Selection

The area product method was used to determine the inductor core size. Refer to "Magnetic Core Selection for Transformers and Inductors" by McLyman, for more information on magnetics design methods (Marcel Dekker, Inc., 1982).

$$
A_{P}=\left(\frac{2(E) \cdot 10^{4}}{B_{m} \cdot K_{u} \cdot K_{j}}\right)^{1.14}
$$

where:

$$
\begin{aligned}
& \mathrm{E}=\text { Core energy storage requirement } \\
& \mathrm{B}_{\mathrm{m}}=\text { Maximum flux density } \\
& \mathrm{K}_{\mathrm{u}}=\text { Window utilization factor } \\
& \mathrm{K}_{\mathrm{j}}=\text { Current density coefficient }
\end{aligned}
$$

$$
E=\left.\frac{1}{2} L_{p}\right|_{p k} ^{2}
$$

Let $B_{m}=1500$, gauss $=.15$ tesla, and $K_{u}=0.10$

$$
\begin{gathered}
A_{P}=\left(\frac{2\left(\frac{1}{2} \cdot 150 \cdot 10^{-6}(.4)^{2}\right) \cdot 10^{4}}{0.15(0.10)(433)}\right)^{1.14} \\
=0.0233 \mathrm{~cm}^{4}
\end{gathered}
$$

Since the empirical equation given above applies for the area product of simple one-winding inductors, multiply by 2 for a coupled inductor. All of the secondaries combined will handle the same energy as the primary, and can therefore be allotted equal portions of the window area. The area product requirement is thus:

$$
A_{P}=2 \cdot 0.0233 \mathrm{~cm}^{4}=0.0466 \mathrm{~cm}^{4}
$$

The EP-13 core has an area product of $0.049 \mathrm{~cm}^{4}$, which meets this requirement. Also, this EP core can be tube-loaded for automatic insertion in high volume manufacturing applications, and is available from multiple sources (Siemens, TDK, and Amperex Ferroxcube).

## Core $A_{L}$ Value Determination

The number of primary turns is found from:

$$
L=\frac{N_{p} \Phi}{I_{p k}}=\frac{N_{p} B_{m} A_{C}}{I_{p k}}
$$

Limiting the peak flux density to 0.15 Tesla gives:

$$
\begin{gathered}
N_{p}=\frac{L_{p} l_{p k}}{B_{m} A_{c}}=\frac{\left(150 \cdot 10^{-6}\right)(.4) \cdot 10^{4}}{(0.15)\left(0.195 \mathrm{~cm}^{2}\right)} \\
=20.5 \text { turns } \simeq 21 \text { turns }
\end{gathered}
$$

This gives the following value for $A_{L}$ :

$$
A_{L}=\left(\frac{1000}{21}\right)^{2}\left(150 \cdot 10^{-6}\right)=340 \mathrm{mH}
$$

## Secondary Turns Calculation

The core flux is reset to zero during the off time for each switching cycle. To guarantee discontinuous conduction mode at the maximum load condition, it is necessary to limit the inductance of the secondary windings to some maximum value. Worst case conditions occur at the maximum switching frequency $(110 \mathrm{kHz})$ and maximum $A_{L}$ value ( $374 \mathrm{mH} / 1000$ turns for $10 \%$ tolerance). The voltage across $\mathrm{N}_{\mathrm{S} 1}$ during the diode conduction interval is $\mathrm{V}_{O}+\mathrm{V}_{D}=5.0$ $+0.5=5.5 \mathrm{~V}$, and the negative current slope is

$$
\frac{\mathrm{di}}{\mathrm{dt}}=\frac{I_{S 1}}{t_{\text {rec }}}=\frac{V_{O}+V_{D}}{L_{S 1}}
$$

where $l_{S 1}$ is the peak current in the $N_{S 1}$ winding, $t_{\text {rec }}$ is the conduction time of CR2, and $L_{S 1}$ is the inductance of $N_{S 1}$. The rectifier conduction duty ratio is defined as:

$$
d_{r}=\frac{t_{\text {rec }}}{T_{s}}
$$

The load current is related to the peak secondary current and duty ratio by the equation:

$$
I_{s 1}=\frac{2 \cdot I_{0}}{d_{r}}
$$

Combining these equations solves for the rectifier conduction duty ratio in terms of load current, inductance, and output voltage.

$$
d_{r}=\sqrt{\left(\frac{2 \cdot I_{O} \cdot L_{S 1}}{\left(V_{O}+V_{D}\right) \cdot T_{S}}\right)}
$$

Setting the duty ratio $<0.45$ gives:

$$
d_{r}=\sqrt{\frac{2(.167) \cdot L_{s 1}}{5.5(9.09)}} \leq .45
$$

Therefore, $L_{S 1}<30.3 \mu H$. Since $A_{\text {LMAX }}=374$ $\mathrm{mH} / 1000$ turns,

$$
\begin{aligned}
L_{S 1}= & \left(\frac{N_{S 1}}{1000}\right)^{2} \cdot(0.374) \leq 30.3 \mu H \\
& \therefore N_{S 1} \leq 9 \text { turns }
\end{aligned}
$$

Use $N_{S 1}=N_{S 2}=8$ turns:

$$
\begin{aligned}
& N_{S 3}=(10 \mathrm{~V}+0.7 \mathrm{~V}) \frac{\mathrm{N}_{\mathrm{S} 1}}{5.5 \mathrm{~V}} \\
& \quad=15.6 \text { turns } \simeq 16 \text { turns }
\end{aligned}
$$

## Winding Order

The primary winding (1-2) is placed first over the bobbin using one strand of AWG31 magnet wire (21 turns). The highest current secondary (3-4) is wound over the primary using two strands of AWG31 (8 turns). The 10 V sense winding (7-8) is put down next, using one strand of AWG36 (16 turns). The -5 $V$ output (5-6) is wound last using one strand of AWG31 wire (8 turns).

## APPENDIX B Si9100 FLYBACK CONVERTER PARTS LIST

| $\mathrm{U}_{1}$ | Si9100 |
| :--- | :--- |
| $\mathrm{L}_{1}$ | Inductor, $100 \mu \mathrm{H} @ 75 \mathrm{~mA} \mathrm{DC}$ |
| $\mathrm{L}_{2}$ | Coupled Inductor, GFS Mfg. \# 85-787-4* |
| $\mathrm{C}_{1}$ | $20 \mu \mathrm{~F}, 100 \mathrm{~V}$, Aluminum Electrolytic, Sprague \# 30D+TE1409 |
| $\mathrm{C}_{2}, \mathrm{C}_{3}, \mathrm{C}_{6}, \mathrm{C}_{8}$ | $0.1 \mu \mathrm{~F}$ ceramic |
| $\mathrm{C}_{4}$ | $.022 \mu \mathrm{~F}$ ceramic |
| $\mathrm{C}_{7}$ | $100 \mu \mathrm{~F}, 10 \mathrm{~V}$, tantalum, Sprague \# 196D107X9010P |
| $\mathrm{C}_{9}$ | $20 \mu \mathrm{~F}, 10 \mathrm{~V}$, tantalum, Sprague \# 196D226X9010J |
| $\mathrm{C}_{5}$ | $1 \mu \mathrm{~F}, 50 \mathrm{~V}, \mathrm{WIMA}$ MKS2 |
| $\mathrm{CR}_{1}$ | 1 N 4148 |
| $\mathrm{CR}_{2}, \mathrm{CR} 3$ | 1 N 5819, Schottky rectifier |
| $R_{1}$ | $390 \mathrm{k} \Omega, 1 / 4 \mathrm{~W}$ Carbon |
| $R_{2}$ | $1 \Omega \Omega, 1 / 2 \mathrm{~W}$ Carbon |
| $R_{3}$ | $150 \mathrm{k} \Omega, 1 / 4 \mathrm{~W}$ Carbon |
| $R_{4}$ | $240 \mathrm{k} \Omega, 1 / 4 \mathrm{~W}$ Carbon |
| $R_{5}$ | $18 \mathrm{k} \Omega, 1 / 4 \mathrm{~W}$ Carbon |
| $R_{6}$ | $12 \mathrm{k} \Omega, 1 / 4 \mathrm{~W}$ Carbon |

* GFS Manufacturing Company, 21 Crosby Road, Dover, NH, USA 03820-1409

Siliconix
incorporated

# THE DG535/536 WIDEBAND MULTIPLEXER SUITS A WIDE VARIETY OF APPLICATIONS 

Gareth Powell
Revised February 1988

## INTRODUCTION

Analog switch IC's traditionally have found limited use in applications involving high-frequency analog or digital signals. Degradation of switch performance and intolerable signal cross-talk between channels has undoubtedly forced many designers to use bulky electromechanical switches or costly discrete designs.

At best, analog switch ICs configured in L or T arrangements (see Siliconix Application Note AN83-15) could be adopted. However, increased board space and layout complexity became major problems in configuring systems with high channel density.

The DG535/536 are compact 16-channel, singleended multiplexer ICs, primarily designed as a costeffective solution to video and wideband switching problems. Other applications that benefit from the devices' superior performance characteristics are:

- Digital switching
- Audio Switching
- PCM routing networks
- ATE systems
- High-channel-density multiplexing or demultiplexing systems
- High-speed multiplexing systems
- Low-level signal multiplexing


## PRODUCT DESCRIPTION

A functional block diagram of the DG535/536 is shown in Figure 1 and the switch configuration is shown in Figure 2. The device is fabricated using self-isolated, silicon-gate D/CMOS technology. This process enables the logic interface and driver circuitry, the gating and latching stages, and the switching elements to be combined in a monolithic structure.

Ease of design for large switching matrices and interface with microprocessors is accomplished with comprehensive logic gating and latching functions
available on the chip. The DG536 is housed in a small, 44-pin J-lead package, thus minimizing board size requirements. The DG535 is packaged in a 28-pin DIP. Chip select pins (CS and $\overline{C S}$ ) permit easy stacking of devices for multichannel multiplexing systems (see Applications Section, Figure 19).


Figure 1. DG535/536 Functional Block Diagram


Figure 2. DG535/536 Switch Configuration

An additional feature, a DIS pin, is an open drain terminal with the source tied to the device substrate. The DIS terminal represents a high impedance to the substrate (normally ground) when the DG535/536 is disabled and a low impedance to ground when the DG535/536 is enabled. This output can be used to indicate which device in a large matrix has been enabled (see Figure 18), or it can be used to switch off circuitry following the multiplexer stages.

## MINIMIZING PARASITIC EFFECTS

The insertion loss and bandwidth of the switch are improved with DMOS transistors that offer a low onresistance and low intrinsic capacitance (see Siliconix SD5000 data sheets). On the DG536 chan-nel-to-channel crosstalk is minimized by physically separat-ing each input channel with a GND pin which extends to the device substrate. This, in conjunction with careful PC board layout (see Figure 11), can yield channel-to-channel crosstalk figures better than -92 dB at 5 MHz .

Further ac performance benefits are obtained through the n-channel DMOS transistor T configurations (Figure 2). This maximizes the off-isolation, since SW2 provides a shunt path to ground for any signals fed through the parasitic capacitance associated with SW1. SW3 (working in phase with SW1) provides an extra stage of off-isolation and prevents the shunt switch (SW2) from affecting consecutive channels.

## TWO-LEVEL SWITCHING

The two-level switching system of the DG535/536 (SW4 and SW5) works in antiphase, effectively isolating half of the switch outputs from the drain (output)
of the multiplexer. These series switches serve several functions:

- They provide an extra stage of off-isolation.
- They reduce the drain output capacitance significantly and increase the multiplexing transition speed.
- They reduce the off-leakage current, which reduces the offset voltage that develops from the total off-leakage current flowing through the load resistance and/or switch ON-resistance. This enables lower analog signal levels to be handled accurately.


## SILICON GATE

Polysilicon is used as the transistor gate material for the DG535/536, as opposed to more conventional metal-gate designs. This technology minimizes the charge coupling of the control-logic signals to the switch output due to the self-aligning properties of the process. Metal-gate technology relies on photolithographically aligning the gate metal with the channel diffusions, resulting in greater overlap tolerances.

As shown in Figure 3, a PN junction exists between the p-type substrate and then n-type channel diffusions. This junction should not become forward biased by the analog signal going more negative than the substrate potential (normally ground).

Device damage could result from the current flow through the forward biased substrate-channel junction, exceeding the aluminum current handling capacity (i.e. 20 mA ). Analog signal DC biasing or offsetting the device power supplies can prevent this problem. These methods are discussed in the applications section of this paper (Figure 12 and Figure 13).


Figure 3. Cross-section of an N-channel, Sillicon-gate DMOS Transistor

Siliconix
incorporated

## DG535/536 DC CHARACTERISTICS

## ON-resistance

ON-resistance must be low to ensure low insertion loss, especially when the switch drives low load resistances. As shown in Figure 3, the ON-resistance remains low and fairly constant over the usable analog signal range. This makes the DG535/536 useful for audio applications that require low harmonic distortion.


Figure 4. ON-resistance vs. Analog Signal Characteristics of the DG535/536

NOMINAL $r_{D S(O N)}=50 \Omega$


Figure 5. $600 \Omega$ Audio System

In a 600-ohm audio system, such as the one represented in Figure 5, the percentage of ON-resistance change relative to the load resistance is only $0.33 \%$. The insertion loss due to the switch ON-resistance is 0.7 dB .

## Leakage Current

The DG535/536 features low OFF and ON leakage currents, reducing low switching errors.

## Power Supply Current Consumption

Until now, most available video multiplexers or digital crosspoint switches relied on high-level supply currents for operation. The DG535/536 requires a total supply current of only $5 \mu \mathrm{~A}$, typical. This feature makes the DG535/536 ideal for systems with high channel density, such as 32-channel crosspoint matrices used in vidio mixing consoles or as ECL digital crosspoint replacements in large data transmission systems.

The total supply current for a 32-channel crosspoint system using the DG535/536 is approximately $320 \mu \mathrm{~A}$, much lower than other video multiplexers.

## DG536 AC CHARACTERISTICS

(Refer to the DG535 data sheet for the 28-pin DIP performance.)

## Bandwidth

This "ON" frequency response, as shown in Figure 6, is expressed as the frequency at which the insertion loss (at dc) increases by $3-\mathrm{dB}$. The measured bandwidth of the DG536 is greater than 300 MHz .

## Crosstalk

Crosstalk is the amount of unwanted signal apparent at a particular node due to the parasitic capacitance of the device. As the most important parameter for many applications, crosstalk is specified in a number of ways.

1. Single-channel crosstalk (Figure 7) is the ratio of the signal seen at the drain (output) to the signal applied to a single OFF-channel input. This is expressed by
$\operatorname{XTALK}_{(S C)}(\mathrm{dB})=20$ LOG $_{10} \frac{\mathrm{~V}_{\text {OUT }}}{\mathrm{V}_{\text {IN }}}$

Most conventional multiplexers specify this parameter on the data sheet as off-isolation. This value for the DG536 is more than twice as good as other 16-channel analog multiplexer ICs, proving the effectiveness of the $T$ switch.


Figure 6. Bandwidth of the DG536. Please refer to the DG535 Data Sheet for 28-pin DIP performance


Figure 7. Single-channel Crosstalk vs. Frequency Graph and Test Circuit (DG536)
2. All hostile crosstalk (Figure 8) is the ratio of the signal measured at the drain to the signal applied simultaneously to all 15 channels (i.e., with one channel ON).
3. Chip-disabled crosstalk is the drain output to signal input ratio. The input signal is applied to all 16 off channels simultaneously.
4. Adjacent input crosstalk (Figure 10) is the ratio of the signal applied to a source (input) to the signal measured at any adjacent source. A low adjacent input crosstalk is required for video applications to avoid ghosting effects that may appear on video monitors or TV screens.

Siliconix


Figure 8. All Hostile Crosstalk vs. Frequency Graph and Test Circuil (DG536)


Figure 9. Chip-Disabled Crosstalk vs. Frequency Graph and Test Clrcult (DG536)

## Switching Time

The DG535/536 switching time enables use of the device at high multiplexing rates. The low transition times (ton $=300 \mathrm{~ns}$ maximum and toff $=150 \mathrm{~ns}$ maximum) make it ideal for fast multi-channel analog or digital multiplexing.

True break=before-make (BBM) switching action is guaranteed by design. This prevents shorting (crosstalk) of time adjacent input channels during transition.

## Capacitance

Capacitance determines the loading effect of the multiplexer on signal sources and affects transition times, as well as system bandwidth.

1. OFF-state input capacitance gives the loading of the device (in the OFF state) to a signal source. With a typical value of 2 pF , this allows efficient paralleling of many device channels in multichannel crosspoint matrices with negligible loading effects.


Figure 10. Adjacent Input Crosstalk vs. Frequency Graph and Test Circult (DG536)
2. ON-state input capacitance also determines the loading effects of the device ON signal sources and limits the number of parallel on channels allowed in a large matrix. In large matrixes buffering of the input signals is recommended.
3. OFF-state output capacitance affects the transition speed of the multiplexer. The output capacitance must be charged and discharged in turning on and off a device; thus, a low value of capacitance enables rapid transition times. Table 1 shows a comparison of DG536 capacitance to comparable 16-channel multiplexers.

## CIRCUIT BOARD LAYOUT

To optimize the high-frequency characteristics of the DG536, care must be taken in circuit board layout and interconnections. Parasitic stray capacitances caused by poor layout could degrade performance significantly. As shown in Figure 11, use of guard planes and traces between signal paths is a good layout practice. Other layout considerations include:

- short signal paths
- sufficient power supply decoupling
- coaxial interconnect of leads, plugs, and sockets.
- sockets should be avoided


Figure 11. Circuil Board Layout for Optimal Performance (DG536)

Siliconix incorporated

TABLE 1. Capacitance Value for 16-Channel Multiplexers

| Parameter | DG526 | DG506A | DG508A | CD4051/2/3 | DG536 |
| :--- | :---: | :---: | :---: | :---: | :---: |
| CS(off) (pF) | 10 | 6 | 5 | 10 | 2 |
| CD(off) (pF) | 35 | 45 | 50 | 60 | 8 |

NOTE: These are typical values taken from data sheets.

## APPLICATIONS

Many applications for the DG535/536 will be in video related systems. Some examples of circuit configurations are included in this section.

## VIDEO

The DG536 was designed primarily for handling broadcast quality video signals. Optimum performance is achieved with a bias between +2.5 V and +3 V . Differential phase linearity is best at this bias level.

A general-purpose 16-channel video multiplexer is shown in Figure 12. DC biasing is achieved with the divider network R1 and R2. A differential video buffer amplifier (NE5539) removes the DC level and enables greater multiplexing rates than achieved with capacitive decoupling. The unity gain buffer amplifier
arrangement is useful for providing impedance matching and greater drive for transmission stages.

Alternatively, the device supplies can be offset to eliminate the need for 16 separate bias circuits. Such an arrangement, shown in Figure 13, could be used in a security system or in a remote industrial monitoring system. The DG535/536 positive supply and ground pins (at -3 V ) should be heavily decoupled to the video camera ground connections.

The switching threshold of the device at a supply voltage of +15 V is approximately between +6 V and +8.5 V above the substrate potential (Figure 14). Since the substrate is held at -3 V , the effective switching threshold referenced to ground is between +3 V and +5.5 V . Thus, the device can still be controlled from CMOS logic signals (provided that the logic $0\left(V_{A L}\right)$ is less than 3 V and logic $1\left(N_{A H}\right)$ is greater than +5.5 V ).


Figure 12. General-purpose 16-channel Video Multiplexer


Figure 13. A Closed-Circuilt Monitoring System


Figure 14. Logic Input Switching Threshold vs. Supply Voltage

In applications involving reduced supply voltages and offset conditions, the input switching threshold $N_{T}$ ) may be reduced below the CMOS logic " 0 ". This may cause the address inputs to appear permanently
as logic "1" regardless of the control logic states. Therefore, control logic level shifting may be needed and can be accomplished in a number of ways with the additional benefit of providing TTL logic compatibility.

As shown in Figure 15, a comparator can be used for address logic level shifting. The Siliconix L161 comparator is ideal for use in conjunction with the DG535/536 since it features exceptionally low power consumption (typically microwatts). TTL compatibility is achieved by setting $\mathrm{V}_{\text {REF }}$ to +1.5 V .

While this solution maintains low power consumption, the transition speed of the system will be degraded by the response time of the comparator. However, at the expense of power consumption, the slew rate and transition speed of the L161 can be increased by reducing $\mathrm{R}_{\text {SET }}$ (see L161 data sheet).

To achieve fast switching, a high-speed analog switch, such as the DG271 shown in Figure 16, can be used as the interface. The high-speed switching ( 75 ns ) and TTL logic compatibility of the DG271 makes it an ideal logic interface for the DG535/536 where "fast" multiplexing is required.


Figure 15. Using the L161 Quad Comparator for Address Logic Level Shifting


Figure 16. Using the DG271 for Address Logic Level Shifting

Another technique for achieving high-speed level translation at a reasonably low cost uses D169 dual driver ICs (see Figure 17). The D169 driver can drive up to +40 mA continuously and is therefore extremely suitable for applications where many DG535/536s are to be driven from a single address bus, such as in
multichannel crosspoints or large switching matrices. For single supply applications, TTL to CMOS level shifting can be easily accomplished using inexpensive CMOS level shifters such as the CD4504 or CD40109.


Figure 17. Level Translation using D169 Dual Driver ICs

## CROSSPOINT SWITCHING

Many analog and digital systems, such as a central router used in a video studio console (Figure 14), require crosspoint switching functions. In this application, many channels route signals to many different outputs. Due to its small outline PLCC package and low power consumption, the DG536 leads itself easily to multichannel crosspoint functions.

Figure 18 illustrates how the DIS (disable) pin can be used to indicate which output is selected. When logic 1 is applied to output select, device 1 is enabled and device 2 is disabled. With device 1 enabled, the DIS pin is connected to signal ground, thus turning LED 1 on. With device 2 disabled (due to $\overline{C S}$ being 1), its DIS pin represents a high impedence to ground and LED 2 is off.

Any one of sixteen inputs can be connected to either output. This is achieved by applying the appropriate

CMOS logic address to the address inputs (AO to A3) and applying the appropriate logic level to output select simultaneously.

The circuit in Figure 18 also illustrates how the chip select inputs can be used. As shown in Figure 19, a 32-channel single-ended multiplexer can be configured without external chip select circuits. This circuit makes use of the CS and CS inputs which allow device selection from a single control line.

The basic circuit shown in Figure 18 can be extended and elaborated to give a $16 \times 16$ matrix for video crosspoint applications such as central routers used in video studios. This circuit, shown in Figure 20, allows source (or video input) to be connected to any video output (or any number of outputs). The strobe input (ST) on each device is used to latch the appropriate address into that particular device. By strobing the required address into each device sequentially, any crosspoint connection can be made.


Figure 18. The DG535/536 as a $16 \times 2$ Matrix Switch

The DG535/536 makes an excellent digital switch due to its low channel-to-channel crosstralk, high off-isolation, and wide bandwidth specifications. In digital data transmission systems, the DG535/536 can easily handle data rates in excess of 100 Mbps .

The circuit shown in Figure 20 can be used as a digital cross-point to replace expensive, power consuming ECL crosspoint ICs. Besides handling raw digital data, the DG535/536 can also be used for other forms of data transmission, such as FSK and PCM systems.

## FSK

Frequency shift keying (FSK), commonly used in data transmission networks, relies on representing the digital code with frequency sine wave bursts. An FSK multiplexing system block diagram is shown in Figure 21. Each digital level has a specific signal frequency. The DG535/536 can be used to multiplex 16 different digital channels into a single transmission line or into a transmitter. Similarly, a DG535/536 may be used to demultiplex the data at the receiving end. Since the device can manipulate higher frequency sine waves, data can be transmitted at a higher rate than with a conventional multiplexer.

## PCM

A more commonly used and faster form of digital data transmission is known as PCM (pulse coded modulation). Used in telecommunications systems, PCM converts analog speech signals into 8-bit digital words for serial transmission. The data transfer rate used (for 4 kHz bandwidth voice signals) is up to 274.176 Mbps.

The DG535/536 can be used to route PCM signals in main telephone exchanges, replacing bulky hardwired distribution frames. PCM highways can thus be rerouted remotely, under computer control, rather than manually.

RZ (returns to zero) PCM data consists of three discrete (ternary) levels to overcome long periods of zeroes (Figure 18). Digital signals can degrade beyond legibility after only a few hundred yards of travel down a transmission line. Therefore, the PCM signals must be regenerated at regular distances to avoid excessive distortion.


Figure 19. 32-Channel Multiplexer


Figure 20. $16 \times 16$ Video Crosspoint Circuit

Figure 23 shows the architecture of a conventional binary distribution frame in a telephone exchange. Signal regeneration is applied to handle degradation during transmission and routing. Code converters are required to change the ternary PCM into binary PCM for routing within the distribution frame. Similarly, code converters are required to reconvert the binary PCM into ternary PCM for transmission.


Figure 21. FSK Multiplexing System Block Dlagram

(a) Analog voice signal converted to digltal signal using 8 blts per sample

(b) Digital signal transmilted and clock regenerated from digital slgnal to get synchronization

Figure 22.

Unlike digital switches which require specific digital signals, using the DG535/536 in the distribution frame (Figure 24) eliminates the need for code conversion and meticulous regenera-tion because it can handle analog signals.

## PROGRAMMABLE GAIN VIDEO AMPLIFIER

The circuit shown in Figure 25 uses the DG535/536 video frequency handling capability to switch feedback resistors in a precision-programmable gainvideo amplifier circuit.
Gain of the op amp is set by

$$
A_{V}=\frac{R 1+R_{\text {Feedback }}}{R 1}
$$



Figure 23. Binary PCM Routing Network


Figure 24. DG536 PCM Distribution Frame

For example, when $\mathrm{R} 1=1 \mathrm{k} \Omega$, the results are

TABLE 2. Gains for the Circuit of Figure 25

| Logic Input | R Feedback | Gain ( $A_{V}$ ) |
| :--- | :---: | :---: |
| 0000 | $0 \Omega$ | 1 |
| 0001 | $1 k \Omega=(R A)$ | 2 |
| 0010 | $2 k \Omega=(R B)$ | 3 |
| 0011 | $3 k \Omega=(R C)$ | 4 |

The low and fairly constant ON-resistance of the DG535/536 gives good gain stability, and the resistor tolerances determine the gain error of the circuit. The accuracy of the circuit is, therefore, limited by the op amp CMRR and offset, and the gain of the circuit is limited by the analog signal range of the DG535/536.


Figure 25. Precision Programmable Gain Video Amplifier

Siliconix incorporated

## ATE

A simple but accurate ATE system, as shown in Figure 26, can be designed for testing digital processing boards.

The propagation delay time for each of the 16 digital signal paths can be tested individually, with negligible errors due to the very small propagation delay through the DG535/536. Also, the variation of delay times from channel to channel is less than 0.25 ns .

DIGITAL SIGNAL
PROCESSING BOARD UNDER TEST


Figure 26. ATE Applications

## MICROPROCESSOR INTERFACE CIRCUITS

On-chip data latches in the DG535/536 simplify interface with a microprocessor data bus. This eliminates the need for peripheral memory devices (such as I/O ports or D-type latch ICs) to maintain switch addressing while the processor uses its data bus for other functions.

The data latches are activated by the DG535/536 strobe input (ST). The latch is transparent when $\mathrm{ST}=$ logic 1, thus the device responds to changes of data at the address inputs. When $\mathrm{ST}=$ logic 0 , the previous data is latched into the device, regardless of new data appearing at the address inputs.

The DG535/536 timing arrangements meet the requirements of popular microprocessors, such as the 8085A, 6800, and Z80. The 8085A to DG535/536 interface is shown in Figure 27, and Table 3 illustrates the timing compatibility of the DG535/536 with the 8085A and the faster 8085A-2 devices.

Figure 24 shows the complete 6800 to DG536 interface circuit. In order to have a data valid signal, it is necessary to nand the $\mathrm{R} / \overline{\mathrm{W}} / \overline{\mathrm{CS}}$ gate output with the $\phi_{2}$ clock (usually connected to the DBE pin). This makes the interface circuit functionally compatible with the 8085A interface shown in Figure 27.


13

Figure 27. 8085A to DG535/536 Interface

| TABLE 3. <br> Timing Compatibility of the DG535/536 with Popular Microprocessors |  |  |  |
| :---: | :---: | :---: | :---: |
| Specification | 8085A ns/min. | 8085A-2 ns/min. | DG536 ns/min. |
| ${ }^{\text {s }}$ SW (strobe pulse width) | 400 | 230 | 200 |
| $t_{\text {DW }}$ (data valld to strobe) | 420 | 230 | 100 |
| $t_{\text {WD ( data }}$ valld after | 100 | 60 | 50 |

Note that open collector gates and buffers could be used to level shift the TTL logic levels from the microprocessor to the CMOS levels required by the DG535/536 logic inputs.

To achieve the correct ST signal in a $\mathbf{Z 8 0}$ processor system, the $\overline{\mathrm{WR}}$ and MREQ signals must be gated with the standard $\overline{C S}$ signal, as shown in Figure 29.

## LOW ANALOG SIGNAL SWITCHING/MULTIPLEXING

The DG535/536 has several uses in handling low-level analog signals (such as in medical equipment or ul-
trasound transducer multiplexing) because the device exhibits inherently low noise and offset voltages. Two factors affect offset voltage:

1. Thermoelectric offset voltage is produced by the incidental thermocouples that exist within the integrated circuit. There are many intermetallic junctions within an IC. These junctions act as individual thermocouple has an identical reversed counterpart. That is, from source to drain, we have gold-aluminum/aluminum/alumi-num-silicon and silicon-aluminum/aluminumgold. Therefore, if the temperature surrounding each junction is constant and equal, the thermal EMFs cancel each other, giving a zero net offset voltage. Since a thermal gradient always exists across the chip, then there is always a net thermoelectric offset voltage. For the DG535/536, the thermal EMFs produced on chip are small since the device exhibits a low power consumption ( $75 \mu \mathrm{~W}$ ), producing a low temperature on the die.
2. Leakage current offset is caused by leakage current flowing through the rDS of an ON switch and/or the load resistance. The offset voltage developed due to leakage current is negligible since the device has very low leakage currents (a benefit incurred by the two-level system) coupled with very low ON-resistance.


Figure 28. 6800 to DG535/536 Interface


Figure 29. $\mathbf{Z 8 0}$ to DG536 Interface

For example:

$$
\begin{aligned}
V \text { (offset) }= & I_{D(O N)} \times \text { rDs(ON) } \\
= & \pm 100 \mathrm{pA} \text { (typical @ } 25^{\circ} \mathrm{C} \text { ) } \\
& \times 55 \Omega \text { (typical) } \\
= & \pm 5.5 \mathrm{nV} \text { (typically) }
\end{aligned}
$$

The circuit shown in Figure 30 can be used to remotely monitor up to 16 different thermocouples with high accuracy. The output of the thermocouples is in the form of a small dc voltage, on the order of millivolts, with typical voltage changes on the order of tens of microvolts per ${ }^{\circ} \mathrm{C}$. Thus, voltage offset developed by the switching devices can frequently limit system accuracy.

Using the differential multiplexing technique shown in Figure 30, high resolution can be achieved since the thermal EMFs produced by each DG535/536 are canceled as common mode voltages at the instrumentation amplifier inputs. To minimize pick-up and noise effects, the same PC board layout rules apply for this type of circuit. Best accuracy is achieved by ensuring


Figure 30. Thermocouple Multiplexing System

Siliconix incorporated

## THEORY AND APPLICATIONS OF THE Si7660 AND Si7661 VOLTAGE CONVERTERS

Doyle L. Slack
Revised February 1988

## INTRODUCTION

Many times a simple digital circuit design can be greatly complicated by the needs of just one or two of the onboard devices. For example, analog devices often used along with digital circuits (such as op amps and data acquisition systems) are notorious for negative voltage requirements of $-5,-10$ or -15 V when everything else in the circuit needs only positive voltages. Until recently, the only answer was to either buy a dc to dc converter module (expensive) or redesign the power supply to generate the negative voltages (expensive and wasteful in parts count and space). This Application Note presents the best alternative to this problem: the Si 7660 and Si 7661 monolithic voltage converters. With the Si7660 and Si7661, negative voltages from 1.5 to 20 V can be generated from a positive supply with minimum parts count and minimum cost.


Figure 1. The Ideal Voltage Doubler

## Theory Of Operation

The basic theory behind the Si7660 and Si7661 is the same and is based on the ideal voltage doubler shown in Figure 1. Capacitor $\mathrm{C}_{1}$ is the pump capacitor, and $\mathrm{C}_{2}$ is the reservoir capacitor. The pairs of switches ( $S_{1}$ with $S_{3}$, and $S_{2}$ with $S_{4}$ ) are driven by
an oscillator/toggle circuit, providing charge and transfer cycles of equal length.

During the charge cycle, $\mathrm{S}_{1}$ and $\mathrm{S}_{3}$ are closed, and current flows into $\mathrm{C}_{1}$, charging it to the value of $\mathrm{V}_{\text {IN }}$. The oscillator toggle then changes state, and the transfer cycle begins. $S_{1}$ and $S_{3}$ are opened while $S_{2}$ and $S_{4}$ are closed, allowing $C_{1}$ to dump charge into $\mathrm{C}_{2}$ until the potential across them has equalized. The oscillator/toggle then switches again, and the process starts over.

For no load conditions, the voltage inversion will be virtually perfect since the amount of charge that must be transferred from $\mathrm{C}_{1}$ to $\mathrm{C}_{2}$ will be limited to losses due to leakage from $\mathrm{C}_{2}$ and any parasitic capacitances. As the load increases, $\mathrm{C}_{1}$ must transfer more and more charge to make up for the depletion of $\mathrm{C}_{2}$ as it supplies current to the output during the charge cycle. This action causes the output voltage to drop, making the circuit appear to be a perfect inverter in series with an output resistor that varies in magnitude with the input voltage. Figure 2 shows this concept in a two port diagram of the device, and Figure 3 illustrates the typical output characteristics of both devices configured in the inverter mode.


Figure 2. Two-Port Dlagram of the Voltage Converter Circuit


Figure 3(a). Output Characteristic of the Si7660 Voltage Converter.


Figure 3(b). Output Characteristic of the Si7661 Voltage Converter.

## Circuit Operation

With the Si7660 and Si7661, the only parts of the doubler not included inside the package are the pump and reservoir capacitors. The internal switches are made with P-channel and N -channel MOSFETs. The main difference between the Si7660 and Si7761 is the breakdown voltage of the MOSFETs which in turn dictates the maximum input voltage. Also, the design of the Si7661 offers a much greater resistance to device latchup, which is discussed later. Since the internal sections of the two devices
are very similar, description of the operation of the Si 7660 and Si 7661 is combined. The internal sections of the circuit are the oscillator, divider, regulator, level translator, and substrate logic. Figure 4 shows a block diagram of the internal sections of the inverter circuit.

The oscillator supplies the signal to the divider section which in turn drives the rest of the circuit. The OSC input has an input impedance of approximately $1 \mathrm{M} \Omega$. This allows the internal oscillator to be overridden by an external clock or to be slowed down by the addition of an external capacitor.

The internal regulator is a series voltage regulator with a zener reference to insure that low voltage components of the circuit are provided with no more than 5 V when the input voltage is greater than 5 V . It also provides current limiting for the oscillator and divider circuits. When the input voltage is less than 3.5 V for the Si7660 (less than 9.0 V for the Si 7661 ), the LV pin is grounded, bypassing the internal regulator. However, when the Si7660 is operated above 3.5 V , the LV pin must be left open to provide latchup protection. For the Si7661, LV should be left open above 9.0 V for proper operation.


Figure 4. Block Diagram of the Voltage Converter Clrcult

The divider is simply a divide-by-two counter that provides complementary outputs. $Q$ and $\bar{Q}$ drive the inputs of the level translators, which in turn provide the necessary switching voltages to drive the MOSPOWER switches. The built-in delay of the translators guarantee that break-before-make action occurs.

The substrate logic network insures that two things happen. First, it makes sure that the substratesource/drain junctions of $Q_{3}$ and $Q_{4}$ are never forward biased, and that the ON resistance of each of the output transistors will be as low as possible for all operating conditions. Second, the network determines the most negative voltage in the device and uses it to supply power to the level translator.

Figure 5 gives the pin configuration of the Si7660 and Si7661. These devices are pin compatible with competitive products. Functionally, the Si 7660 is an exact replacement of the industry standard voltage converter competition while the Si7661 provides the advantage of greater voltage range at the expense of slightly higher output resistance.


Figure 5. Pin Dlagrams of the TO-99 and 8-Pin DIP Packages for the Si7660 and Si7661


Figure 6. Intrinsic SCR Superimposed on a CMOS Gate Structure

## Latchup

Because of the basic internal four-layer geometry of CMOS devices, an SCR action can sometimes occur. Figure 6 depicts the SCR structure. This SCR action can, under certain conditions, cause the Si7660 de-
vice to latch up. As Figure 6 shows, the source of the N -channel device becomes the SCR cathode; the source of the P-channel is the anode; and either drain can act as a gate. Since an SCR does not trigger until certain conditions occur, it can sometimes cause no problems at all, yet sometimes it may be fatal to the CMOS device.

The intrinsic SCR needs three conditions to cause latchup. First, the current gain products (betas) of the two parasitic bipolar transistors must be greater than one. Second, the current flowing through the channels of the devices must be greater than the holding current of the SCR. Finally, some kind of pulse must be applied to one of the gates to trigger the SCR action.

The trigger pulse can come from several different sources. The power-up sequence of the CMOS device may cause problems if the SCR gate receives power before the other terminals. Another possible trigger source is a high slew rate across the intrinsic SCR. When the SCR is triggered, the CMOS devices are suddenly shorted out by the SCR, and the output impedance of the device becomes very low.
$Q_{4}$ of the Si7660 can sometimes experience the conditions to cause SCR latchup when operating at the upper end of the input voltage range. The nearby P channel substrate logic transistors form the complementary part of the intrinsic SCR. When the SCR action does occur, the circuit suddenly appears to be a short circuit between $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {OUT }}$. The reservoir capacitor $\left(C_{2}\right)$ rapidly discharges through this path. After $\mathrm{C}_{2}$ has discharged, the current through $\mathrm{Q}_{4}$ drops below the SCR holding value, and the circuit resets. If the conditions that originally caused the SCR action remain present, the device will latch up repeatedly. If the circuit input is not current limited, this action can sometimes dissipate too much power through $\mathrm{Q}_{4}$ and the substrate logic, resulting in damage to the device.

To prevent damage to the Si7660 when conditions for latchup occur, older versions required a diode in series with the VOUT pin to block the discharge of $\mathrm{C}_{2}$ and keep the current below the holding value of the SCR. This diode was used whenever the input voltage could exceed 6.5 V at room temperature. Figure 7 shows the operating range of the improved Si7660.

Siliconix


Figure 7. Range of Input Voltage and Operating Temperature for the Si7660

The Si7661 is a higher voltage device than the Si7660, and is designed on a different process. This high voltage silicon gate process reduces the parasitic betas in $Q_{4}$ to a value that makes it extremely difficult to produce the conditions for latchup. Because of this, the series diode is not needed for proper operation.

## General Applications

The Si7660 and Si7661 are intended for use as voltage inverters. However, with a few added components, the inverter circuit can be rearranged to provide many different voltage levels. In some configurations, they can even provide more than one voltage output at the same time. The possibilities include voltage inversion, voltage multiplication, and even simultaneous inversion and multiplication.

## Basic Voltage Inversion

With no load, the output voltage magnitude of the basic voltage inverter circuit shown in Figure 8 will typically be within $0.1 \%$ of the $\mathrm{V}+$ (input voltage) magnitude for the Si 7660 and within $0.3 \%$ of the input voltage magnitude for the Si7661. As the load current increases, the output will drop as shown in Figure $9(\mathrm{a})$. The effective output resistance will vary with input voltage as given in Figure 9(b). Once the load current reaches its limit ( $30-40 \mathrm{~mA}$ for the 5 V case), the inverter can no longer regulate the voltage properly and shuts down to protect itself from extreme power dissipation.


Figure 8. Schematic Dlagram of the Basic Inverter Clircuit


Figure 9 (a). Variation of Output Voltage as a Function of Output Current


Figure 9(b). Variation of Output Resistance as a Function of Input Voltage.

CAUTION: At higher input voltages (for either device), the output maximum limit can cause the power dissipation to exceed the maximum rating of the package (especially plastic). Always calculate the maximum power dissipation for your design.

Siliconix
incorporated

TABLE 1

Effect of Varying the Pump and Reservoir Capacitor Size on Output Ripple Noise.

|  | Capacitors <br> $(\mu \mathrm{F})$ | Vout <br> $(\mathrm{V})$ | VR <br> $\left(\mathrm{m} \mathrm{V}_{\mathrm{p}-\mathrm{p}}\right)$ |
| :--- | :---: | :---: | :---: |
| Si7660 | 10 | -3.838 | 150 |
| Inverter Mode | 22 | -3.862 | 75 |
| (see Figure 8) | 47 | -3.873 | 30 |
| V+ = +5 V | 100 | -3.874 | 26 |
| lout $=10 \mathrm{~mA}$ | 470 | -3.879 | 10 |
|  | 1000 | -3.880 | 5 |
|  |  |  |  |
| Si7661 | 10 | -13.849 | 175 |
| Inverter Mode | 22 | -13.872 | 80 |
| (see Figure 8) | 47 | -13.882 | 38 |
| V+=+15 V | 100 | -13.883 | 29 |
| lout $=10 \mathrm{~mA}$ | 470 | -13.885 | 10 |
|  | 1000 | -13.890 | 5 |

The output ripple of the inverter is a function of the oscillator frequency as well as the size of the pump and reservoir capacitors. The nominal oscillator frequency is 12 kHz for the Si 7660 and 10 kHz for the Si7661. Because the output ripple is important in some linear applications where supply noise is critical, Table 1 provides ripple values for different pump and reservoir capacitor values.

It is important to note that increasing the capacitor size can lead to other difficulties. The main problem is that the large capacitors may draw excessive amounts of current at turn-ON. If the current is too great, the power dissipation of the device can be exceeded causing destruction of the converter. Even when the device is running, the charge transfer under heavy loads can push the switches to their limits.


Figure 10. Inverter Circuit Connections for High Voltage Operation

As stated before, the LV pin shorts out the internal regulator at low voltages when it is tied to ground. The LV pin should be grounded for operation below 3.5 V for the Si 7660 and 9.0 V for the Si 7661 . However, it is necessary to leave the LV pin floating for high voltage operation, as shown in Figure 10. Failure to do so could permanently damage the device. Figure 11 shows the inverter configured for low voltage operations.


Figure 11. Inverter Circuit Connections for Low Voltage Operation

## Voltage Multiplication

Since the inverter design is based on the ideal voltage doubler, it is easy to convert the Si7660 and Si7661 devices to provide doubling of the input voltage. Figure 12 gives the schematic diagram of the

Siliconix incorporated
voltage doubler. This circuit requires only two additional diodes and will provide positive voltage multiplication at the expense of the voltage drops of the two diodes in series with the output. This means the positive multiplier will not be able to provide the near perfect output function like the basic inverter circuit does. The output voltage of the multiplier will be:
$V_{\text {OUT }}=2(V+)-2 V_{\text {diode }}$


Figure 12. Voltage Doubler Schematic Diagram

The circuit of Figure 12 can also be used as a Nega-tive-to-Positive voltage converter. To do so, set pin 8 to Ground and pins 3 and 5 to the negative input voltage, V -. The output voltage will then be:
$V_{\text {OUT }}=|V-|-2 V_{\text {diode }}$

## Simultaneous Inversion And Multiplication

The circuit shown in Figure 13 will provide both positive multiplication and inversion at the same time. The output voltages will be the same as those given in equations 1 and 2. This configuration is limited by the load current that can be drawn out of either output before the circuit becomes overloaded.

## Parallel Connection

Although a single Si7660 and Si7661 cannot supply very large amounts of current, higher currents can be provided when several devices are connected in parallel. As shown in Figure 14, two or more inverter circuits can be paralleled to provide a lower output
resistance, providing a smaller output voltage drop for a given current. This circuit will also expand the operating output current ranges slightly. Each device must have its own pump capacitor, but the reservoir capacitor is shared between all of the devices.


Figure 13. Combination Inverter/Multiplier Circuit


Figure 14. Paralleling Multiple Voltage Converters for Increased Current Capability

When two or more devices are paralleled, the output noise (ripple) will contain not only components at frequencies of each of the oscillators, but also at sum and difference frequencies due to a mixing action at the inverter outputs. If such noise cannot be tolerated, the OSC pin of one of the devices can be driven by an exclusive NOR gate that compares the oscillator frequencies of the two devices as shown in Figure 15. This forces the two devices to alternate their charge and transfer cycles, which will not only reduce output noise but also maximize efficiency.


Figure 15. Synchronizing Two Si7660's or Si7661's with a Single Exclusive NOR Gate

## Series Connection

When high voltage inversion is desired, inverter circuits can be placed in series to produce voltage outside of the operating range of a single Si7660 or Si7661. Figure 16 shows two inverters cascaded to double the input voltage magnitude while inverting the voltage at the same time.


Figure 16. Cascading Devices for Greater Output Voltage Range

When cascading devices, however, the power dissipation of each device must be considered. As each new stage is added, the previous stages will be subjected to more and more load current, from both the quiescent current of the new stage and the multiplying action of the load current through each of the stages, as shown in Figure 17. As the number of cas-
caded devices increases, the effective output resistance also increases which will severely reduce the output voltage for a given current level when compared to a single inverter. This effect can be reduced by paralleling devices in the first stages, though the cost in parts increases twofold for every added stage.


$$
\begin{aligned}
& V_{C 1}=V_{B}-R_{O}\left(3 I_{L}+2 I_{Q}\right) \quad V_{O U T}=-\left[3 V_{B}-R_{O}\left(14 I_{L}+8 I_{Q}\right)\right] \\
& V_{C 2}=V_{B}-R_{O}\left(5 I_{L}+3 I_{Q}\right) \\
& V_{C 3}=V_{B}-R_{O}\left(6 I_{L}+3 I_{Q}\right)
\end{aligned}
$$

Figure 17. Current Model of Cascaded Voltage Converters

## Changing The Oscillator Frequency

The typical oscillator frequencies were given in the description of the basic inverter circuit. However, Figure 18(a) shows that the maximum power efficiency is not achieved at the typical oscillator frequency. If maximum power efficiency is desired, an external capacitor can be connected between the OSC pin and ground. Figure 18(b) illustrates the effect of added capacitance on the oscillator frequency.

If synchronization with an external driver or clock is needed, the OSC pin can be driven either by a TTL or CMOS logic gate. Figure 19 provides the proper circuits for interfacing to either logic standard. Note that the TTL interface can only be directly connected to the OSC pin if the circuit is using a 5 V supply. If the input voltage is other than 5 V , some type of buffer circuit will be required. The charge/transfer transitions will occur on each rising edge of the clock.

Siliconix


Figure 18(a). Graph of Efficlency Versus Oscillator Frequency


Flgure 18(b). Graph of Oscillator Frequency Versus Added Capacitance

## Specific Applications

When looking at possible applications for the Si7660 and Si7661, it must be remembered that these devices are VOLTAGE sources, not CURRENT sources. Therefore, any heavy load will either greatly reduce output voltage (possibly out of the desired range) or cause the device to go into power shutdown. If the concept of VOLTAGE conversion is kept in mind, many problems will be avoided.

There are many places where a low current negative supply made with an Si 7660 or Si 7661 would do just as well as a full conventional negative supply or dc-to-dc converter module. Some examples of possible uses are power sources for operational amplifiers, dynamic RAM's, microprocessors, and data conversion products. Several examples of these systems are given below.


Figure 19(a). CMOS Drive Circuit for the Si7660 or Si7661


Figure 19 (b). TTL Drive Circuit for the SI7660 or Si7661 (5 volt input only)

## Memories

Several different memory manufacturers produce $16 \mathrm{~K} \times 1$ dynamic RAM's that have a need for a -5 V low current supply to provide substrate biasing. The National MM5290, AMD AM9016, and THOMSON MK4116 all use this type of arrangement. Table 2 gives the -5 V supply current requirements for each of these devices.

TABLE 2

Current Requirements of Several Different Dynamic RAMs.

| Device | Operating Current <br> $(\mu \mathrm{A})$ | Standby Current <br> $(\mu \mathrm{A})$ | Refresh Current <br> $(\mu \mathrm{A})$ |
| :--- | :---: | :---: | :---: |
| MM5290 $\left(0\right.$ to $\left.70^{\circ} \mathrm{C}\right)$ | 200 | 100 | 200 |
| AM9016 $\left(0\right.$ to $\left.70^{\circ} \mathrm{C}\right)$ | 200 | 100 | 200 |
| AM9016 $\left(-55\right.$ to $\left.85^{\circ} \mathrm{C}\right)$ | 400 | 200 | 400 |
| MK4116 $\left(0\right.$ to $\left.70^{\circ} \mathrm{C}\right)$ | 200 | 100 | 200 |

The only constraint in using the Si7660 or Si7661 for this application is when calculating the voltage fluctuations that will occur when a location is read from or written to. Make sure that the ABSOLUTE MAXIMUM current is considered so that the negative supply for the dynamic RAM will not be pulled down more than $5 \%$ (below 4.75 V ) during a memory read or write. Even with the maximum current taken into account, the Si7660 or Si7661 could easily provide the negative supply voltage supply for an entire $16 \mathrm{~K} \times 8$ dynamic memory bank.

## Op Amps

Operational amplifiers are one of the most commonly used integrated circuits and often use negative supply voltages. Although some op amps can supply high current loads, more often the current requirements involved are well within the capabilities of the Si7661.


Figure 20. Using the Si7661 to Generate the Negative Rail for a 741 Op-amp

Figure 20 shows the Si7661 supplying the negative voltage to a 741 op amp configured as an inverting amplifier. As the current drain through the negative supply terminal of the op amp increases, the output voltage of the Si7661 will decrease. However, this will not affect the output capability of the op amp at its rated output current. Figure 21 illustrates this with a photograph of the input and output of the circuit in Figure 20 when a $1 \mathrm{k} \Omega$ load was placed on the amplifier output. The output was undistorted to 26 V peak-to-peak.

The output ripple of the Si7661 must be taken into consideration when using it as an op amp supply. Some op amps do not have adequate power supply rejection to withstand the ripple noise level of the Si7661. The pump and reservoir capacitors can be chosen to minimize this noise condition (see Table 1). The ripple should be measured at the maximum negative supply current (i.e., rated load) to determine if the Si7661 can be used to supply the op amp.

Figure 21. Output of the 741 Inverting Amplifier at Maximum Undistorted Output


Siliconix
incorporated
AN84-2


Figure 22. Using the Si7661 to Supply a Low-current Analog Switch Current

## Analog Switches

Although in most cases the Si7660 or Si7661 cannot supply sufficient current for analog switch applications, there are some exceptions. For example, Figure 22 gives the schematic diagram of a circuit that was used to interface a Northern Telecom telephone set to an ICOM 2AT2-meter amateur radio transceiver. New designs should use the silicon-gate DG402 SPDT switch.

The analog switch provides isolation for the microphone and speaker connections of the transceiver since the telephone set uses a single path for both transmission and reception. The telephone was operated at 12 V for direct interface to the DG305A, and the supply current from the Si7661 was $<1 \mathrm{~mA}$.

## Microprocessors

Some of the older standard microprocessors need a negative supply for substrate biasing. The Intel 8080
microprocessor is a good example of this. It is an inexpensive 8-bit CPU that has many different support chips available. To provide the negative supply voltage ( -5 V ), a basic inverter circuit (such as in Figure 8) using an Si7660 is connected to pin 11 of the microprocessor. The 8080 negative supply draws a maximum current of 1 mA which will not pull down the supply voltage to any great degree.

## Data Conversion

Data conversion and acquisition products often have the same problem as op amps, in that noisy supply voltages can cause operational problems. However, the problems caused here can have a much greater impact on the operation of an A/D or D/A converter. Since power supply stability can be an important factor in specifying nonlinearity for data conversion products, it is easy to understand that slight fluctuations in supply voltage could be disastrous to a precision measurement system.

The Siliconix Si7135 is a $4-1 / 2$ digit integrating A/D converter that requires a negative supply when operating over a $\pm$ input voltage range. Figure 23 gives the schematic diagram of a DVM circuit using the Si7661 to supply the negative voltage for the Si 7135 .

## Regulator Circuits

This section discusses some of the possible methods for using the Si7660 or Si7661 in constant-voltage output circuits over a given output current range. For low current inverter applications, the circuit shown in Figure 24 can be used. The output impedance of the circuit can be as low as $5 \Omega$ with regulation up to approximately 20 mA . Note that if converters are par-
alleled on the output of this circuit, they should be synchronized to minimize output voltage fluctuations and output noise.

Another regulator application uses the Si7660 or Si7661 in a positive voltage regulator. Conventional three terminal voltage regulators have a voltage drop of greater than 1 volt between the input and output when operating with fairly heavy load currents. The circuit given in Figure 25 uses an Si7660 or Si7661 voltage converter to double the voltage which is then regulated by the op-amp and FET. This configuration allows regulation without the voltage drop as long as the input voltage does not drop below the Zener voltage plus the product of $I_{D}$ times $\mathrm{r}_{\mathrm{DS}}(\mathrm{ON})$.


Figure 23. Si7661 Used in a DVM Circuit


Figure 24. Low Current Inverting Regulator Circuit


For $I_{D}=50 \mathrm{~mA}$ :

$$
\begin{aligned}
V_{I N} & >V_{Z}+\left(I_{D} \times r_{D S(O N)}\right) \\
V_{I N} & >5.2 \mathrm{~V}+(50 \mathrm{~mA} \times 1.2 \Omega) \\
V_{\text {IN }} & >5.26 \mathrm{~V}
\end{aligned}
$$

Figure 25. Schematlc Diagram of the Positive Regulator Circuit

Therefore, as long as the input voltage does not drop below 5.26 V , the input is guaranteed to be regulated as close to the zener voltage as can be attained by the common mode offset voltage of the op-amp. By selecting the correct zener diode, this circuit can supply more than 100 mA and can be adjusted for varying voltage outputs up to the input voltage limit of the voltage converter.

## CONCLUSION

The Si7660 and Si7661 can be inexpensive alternatives to full negative supplies in many different low cost applications. Although they are designed for generation of negative voltages, many different voltage levels can be generated with a few additional parts. The Si7660 and Si7661 are pin compatible to competitive products and function as well or better than the competition in every operating specification. The examples given here are only a few of the many possible applications that could utilize the benefits of reduced board space and cost that the Si7660 and Si7661 provide.

# A SIMPLE APPROACH TO Si7135/8085 INTERFACING 

By Doyle L. Slack

December 1983

## INTRODUCTION

Many A/D conversion designs in use today are both complex and confusing, and for these reasons they are often overlooked for use in more simple applications. Up to now, many Analog-to-Digital (A/D) converter chips have not been microprocessor compatible; the interfacing schemes to make them so have been unnecessarily complicated. But now a simple, straightforward $A / D$ converter can be constructed using only the Siliconix Si7135 and one other IC. It can be easily interfaced to most machine level or high level language computer systems using I/O ports. This system would be ideal for remote/field monitoring or storage of slowly changing conditions with minimum maintenance requirements.

## CIRCUIT COMPONENTS

The Siliconix Si7135 IC is a $41 / 2$ digit integrating A/D converter intended for use as a digital volt meter (DVM) chip. Using the dual slope method of conversion, it can achieve an accuracy of $\pm 1$ count in 20,000 . Some of the other features are overrange, underrange, and polarity indications, allowing autoranging and a measurement range of -1.9999 volts to +1.9999 volts. At the optimum clock rate of 120 kHz , approximately 3 conversions per second are possible. Figure 1 gives the pin diagram of the Si7135.

The other half of the A/D system is the Intel 8085 microprocessor -- an inexpensive 8 -bit general purpose Central Processing Unit (CPU) that can be operated with a minimum of peripheral devices. With its internal clock circuitry, the only external devices needed to make a working system are address demultiplexing, I/O ports, and memory. The latter two are supplied by the Intel 8155 RAM-I/O and 8755 EPROM-I/O chips. By connecting the data and control lines of the Si7135 A/D system to the I/O lines of the microprocessor system, the data can be read and processed in whatever way the user chooses via software.


Figure 1. Pin Diagram of the Si7135
4 1/2 Digit A/D Converter

## CIRCUIT DESCRIPTION

Figure 2 shows the schematic diagram of the Si 7135 A/D converter circuit connections to an Intel 8085 mi croprocessor system. The si7135 outputs are straightforward in their functions. The OVERRANGE output goes to a logic 1 when an overrange condition (down count exceeds 20,000 ) has occurred on the previous measurement. The UNDERRANGE output goes to a logic 1 when the input measurement is less than $10 \%$ of full scale. The POLARITY output goes high for positive readings and goes low for negative signals. RUN/HOLD is the only control signal from the microprocessor and can be used to stop the measurement cycle of the Si7135 and hold the last reading for as long as the line is held low. The other direct outputs from the Si 7135 are the data lines which provide the data in BCD format for each of the 5 digits. The tricky part of the interface is the digit strobe decoding circuitry between the A/D converter and the microprocessor.

Figure 3 gives a simplified timing diagram of the A/D system. When the Si7135 BUSY line (PA7) goes high, either the data from the last reading is valid or the OVERRANGE line (PBO) is high. If an overrange is indicated, the microprocessor displays OL and waits for the next reading. If the data is valid, each of the
digit drive signals from the Si7135 goes high one at a time, sequencing from D5 to D1 repeatedly. The 4532 priority encoder condenses the 5 digit drive signals into 3 bits (PA4-PA6) which are combined with BUSY to make up the upper nibble of the input data. The BCD data lines (PAO-PA3) make up the lower nibble, and the BCD data presented corresponds to the digit drive that is high at the time. This byte, con-
taining both status and data information is decoded, and the port is read again to verify the data for the particular digit being input. After the entire voltage reading has been input, the POLARITY line (PB1) is checked, and the reading and polarity are displayed by the microprocessor. The system then waits for the next conversion. For more details on how the microprocessor handles the data, see SOFTWARE.


Figure 2. Schematic Dlagram of the Si7135 to 8085 System Interface


Figure 3. Timing Diagram of the Si7135 A/D Conversion System

## MULTIPLEXING Si7135 SYSTEMS

It would be desirable to be able to monitor more than one analog signal at a time, since often several different events or conditions of interest occur simultaneously. Since the conversion time of integrating converters is relatively slow, the outputs of several A/D converters can be multiplexed without the loss of time that multiplexing the inputs of a single A/D converter entails. The Si7135 system lends itself to this type of use very easily without typing up a large number of additional I/O lines. By multiplexing the outputs of each of the A/D converters, many inputs can be monitored with little additional hardware.

Figure 4(a) shows how the A/D converter systems can be multiplexed quite simply by using tri-state buffers. The RUN/HOLD line of the desired converter is pulled low when a reading is needed from that particular A/D system. The buffers for that system are then enabled, and the data from the Si7135 is read in the same manner as before. The RUN/HOLD line is then sent high, and the other converters are read sequentially in the same way. This method uses only two extra I/O lines and two 4503 buffer chips for each additional A/D converter added to the system. Figure 4 (b) shows a detailed schematic of $1 / 3$ of the multiplexed system. Each section that is added to the system is wired identically and connected to the I/O bus.


Figure 4 (a). Schematic Dlagram of the Multiplexed SI7135 A/D Converter System


Figure 4 (b). Schematic Dlagram of $1 / 3$ of the Multiplexed A/D System Shown in Figure 4(a), Including Pin Dlagrams of the Components

## SOFTWARE

The software used to read the data from the Si7135 system is shown in Table 1 along with comments on what each command does. This software was written for the Intel SDK85 monitor. The UPDAD and UPDDT subroutines display the data by writing to the 8279 display controller. The OUTPT subroutine outputs the data stored at the location pointed to by the H and L registers. Only minor changes or additions to the software shown here would be required to store large amounts of readings or read several different inputs simultaneously. Also, this program does not utilize the RUN/HOLD or UNDERRANGE lines.

This program was written to run by itself on the Intel

SDK85 system. However, if the A/D converter routine is to be used as a subroutine of another program, the starting address of the subroutine should be changed to 2003 H , or NO-OPs (00) should be placed in locations $2000-2002 \mathrm{H}$ to eliminate unintentional resetting of the stack pointer. Also, RET (C9) should replace the JUMP instructions at address locations 2037 H and 207FH. The instructions at locations 202EH through 2037H should be deleted.

If multiple $A / D$ units are to be connected to the microprocessor, a routine like the one shown in Table 2 would work well. The program shown in Figure 5 has been modified and named READ for this example, and ports 0,1 , and 8 of the SDK85 system are used for the data transfer.

## TABLE 1

Program for reading in and displaying the data frorn the Si7135 A/D converter system.

| ADDRESS | MNEMONIC | OP-CODE |  |  | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2000 | LXI SP, 20C2H | 31 | C2 | 20 | Load stack pointer |
| $\begin{aligned} & 2003 \\ & 2005 \\ & 2007 \\ & 2009 \end{aligned}$ | $\begin{aligned} & \text { MVI A, } 00 \mathrm{H} \\ & \text { OUT O2 } \\ & \text { MVIA, } 08 \mathrm{H} \\ & \text { OUT O3 } \end{aligned}$ | $\begin{aligned} & \text { 3E } \\ & \text { D3 } \\ & \text { 3E } \\ & \text { D3 } \end{aligned}$ | $\begin{aligned} & 00 \\ & 02 \\ & 08 \\ & 03 \end{aligned}$ |  | Set up data direction register for 1/0 ports |
| $\begin{aligned} & 2008 \\ & 200 \mathrm{D} \\ & 200 \mathrm{~F} \\ & 2011 \end{aligned}$ | IN 00 ANI 80H SUI 80H JNZ 200BH | $\begin{aligned} & \mathrm{DB} \\ & \mathrm{E} 6 \\ & \mathrm{D} 6 \\ & \mathrm{C} 2 \end{aligned}$ | $\begin{aligned} & 00 \\ & 80 \\ & 80 \\ & 0 B \end{aligned}$ | 20 | Check for BUSY, if not, walt |
| $\begin{aligned} & 2014 \\ & 2016 \\ & 2017 \end{aligned}$ | IN 01 RRC JNC 203AH | $\begin{aligned} & \text { DB } \\ & \text { OF } \end{aligned}$ | 01 3A | 20 | Check for OVERRANGE. If not, continue with reading |
| 201 A 201 C 201 E 2021 2024 2026 2028 2028 | MVI A, 01H <br> MVIB, 00 H <br> LXI H, 2082 H <br> CALL'OUTPT <br> MVI A, 00 H <br> MVI B, OOH <br> LXI H, 2084H <br> CALL OUTPT | $3 E$ 06 21 21 CD 3 E 06 21 CD | 01 00 82 17 00 00 84 87 | $\begin{aligned} & 20 \\ & 02 \\ & \\ & 20 \\ & 02 \end{aligned}$ | Output OL to display |
| $\begin{aligned} & 202 \mathrm{E} \\ & 2030 \\ & 2032 \\ & 2034 \end{aligned}$ | IN 00 ANI 80H SUI 80 H JZ 202EH | DB E6 D6 CA | $\begin{aligned} & 00 \\ & 80 \\ & 80 \\ & 2 \mathrm{E} \end{aligned}$ | 20 | Walt for next measurement cycle |
| 2037 | JMP 200BH | C3 | OB | 20 | Return |
| 203A | MVI B, ODOH | 06 | DO |  | Set pointer to value of first strobe |
| $\begin{aligned} & 203 \mathrm{C} \\ & 203 \mathrm{~F} \end{aligned}$ | CALL DIGIT MOV D, A | $\begin{aligned} & C D \\ & 57 \end{aligned}$ | AO | 20 | Get first digit and put it in the proper register |
| 2040 | MVI B, OCOH | 06 | CO |  | Set pointer to value of second strobe |
| $\begin{aligned} & 2042 \\ & 2045 \\ & 2046 \\ & 2047 \\ & 2048 \\ & 2049 \end{aligned}$ | CALL DIGIT <br> RLC <br> RLC <br> RLC <br> RLC <br> MOV E, A | CD 07 07 07 07 57 | $\text { AO } 20$ |  | Get second digit and put it in the proper register |
| 204A | MVI B, OBOH | 06 | B0 |  | Set pointer to value of third strobe |
| $\begin{aligned} & 204 \mathrm{C} \\ & 204 \mathrm{~F} \\ & 2050 \end{aligned}$ | $\begin{aligned} & \text { CALL DIGIT } \\ & \text { ADD E } \\ & \text { MOV E, A } \end{aligned}$ | $\begin{aligned} & C D \\ & 83 \\ & 5 \mathrm{~F} \end{aligned}$ | A0 | 20 | Get third digit and put it with the second digit |
| 2051 | MVI B, OAOH | 06 | AO |  | Set pointer to value of fourth strobe |
| $\begin{aligned} & 2053 \\ & 2056 \\ & 2057 \\ & 2058 \\ & 2059 \\ & 205 A \end{aligned}$ | CALL DIGIT <br> RLC <br> RLC <br> RLC <br> RLC <br> MOV C, A | CD 07 07 07 07 $4 F$ | A0 | 20 | Get fourth digit and put it in the proper register |
| 205B | MVI B, 90H | 06 | 90 |  | Set pointer to value of fifth strobe |
| $\begin{aligned} & 205 D \\ & 2060 \\ & 2061 \end{aligned}$ | $\begin{aligned} & \text { CALL DIGIT } \\ & \text { ADD C } \\ & \text { PUSH PSW } \end{aligned}$ | $\begin{aligned} & \text { CD } \\ & 81 \\ & \text { F5 } \end{aligned}$ | AO | 20 | Get fifth digit and put it with the fourth digit Save the lowest two digits |
| 2062 | CALL UPDAD | CD | 63 | 03 | Display the upper three digits |
| 2065 | POP PSW | F1 |  |  | Restore the lowest two digits |
| 2066 | CALL UPDDT | CD | 6E | 03 | Display the lowest two digits |

Siliconix
incorporated
TABLE 1 (Cont'd)

| ADDRESS | MNEMONIC |
| :--- | :--- |
| 2069 | IN 01 |
| $206 B$ | ANI 02H |
| 206 B | SUl 02H |
| 206 F | JNZ 207AH |
| 2072 | MVI A, OFFH |
| 2074 | STA 1800H |
| 2077 | JMP 202EH |
| 207 A | MVI A, OFBH |
| 207 C | STA 1800H |
| 207 F | JMP 202EH |
| 2082 | data |
| 2083 | data |
| 2084 | data |
| 2085 | data |
| 2086 | data |
| 2087 | data |
|  |  |
| Subroutine DIGIT |  |
| $20 A 0$ | IN 00 |
| 20A2 | ANI OFOH |
| 20A4 | SUB B |
| 20A5 | JNZ 20AOH |
| 20A8 | IN OO |
| 20AA | ANI OFH |
| 20AC | RET |


| OP-CODE |  |  |
| :--- | :--- | :--- |
| DB | 01 |  |
| EE | 02 |  |
| D6 | 02 |  |
| C2 | $7 A$ | 20 |
| $3 E$ | FF |  |
| 32 | 00 | 18 |
| C3 | $2 E$ | 20 |
| $3 E$ | FB |  |
| 32 | 00 | 18 |
| C3 | $2 E$ | 20 |
| 00 |  |  |
| 11 |  |  |
| 15 |  |  |
| 15 |  |  |
| 15 |  |  |
| 15 |  |  |


| DB | 00 | Read port |
| :--- | :--- | :--- |
| E6 | F0 | Mask lower byte of data |
| 90 |  | Compare byte to pointer, if not equal then walt |
| C2 | AO 20 |  |
| DB | O0 | Read port |
| E6 | OF | Mask upper byte of data <br> C9 |

## TABLE 2

| ADDRESS | MNEMONIC |
| :---: | :--- |
| 2080 | LXI SP, 20C2H |
| 2083 | MVI A, OFFH |
| 2085 | OUT OA |
| 2087 | OUT O8 |
| 2089 | MVI A, 0OH |
| $208 B$ | OUT 02 |
| $208 D$ | OUT 03 |
| $208 F$ | MVI A, ODFH |
| 2091 | MVI B, ODBH |
| 2093 | OUT O8 |
| 2095 | RRC |
| 2096 | PUSH PSW |
| 2097 | LXI D, A700H |
| $209 A$ | CALL' DELAY |
| $209 D$ | MOV A, B |
| $209 E$ | OUT O8 |
| $20 A 0$ | RRC |
| $20 A 1$ | MOV B, A |
| $20 A 2$ | PUSH B |
| $20 A 3$ | CALL READ |
| $20 A 6$ | POP B |
| $20 A 7$ | RLC |
| $20 A 8$ | RRC |
| $20 A 9$ | JC 20BOH |
| $20 A C$ | POP PSW |
| $20 A D$ | JMP 208FH |
| $20 B 0$ | POP PSW |
| $20 B 1$ | JMP 2093H |


|  | CO |  | COMMENTS |
| :---: | :---: | :---: | :---: |
| 31 | C2 | 20 | Load stack |
| $\begin{aligned} & \text { 3E } \\ & \text { D3 } \\ & \text { D3 } \\ & \text { 3E } \\ & \text { D3 } \\ & \text { D3 } \end{aligned}$ | FF $0 A$ 08 00 02 03 |  | Set up data direction register for 1/0 ports |
| $\begin{aligned} & 3 E \\ & 06 \\ & \text { DB } \end{aligned}$ | $\begin{aligned} & D F \\ & D B \\ & 08 \end{aligned}$ |  | Hold present A/D Converter |
| OF |  |  | Set pointer to next A/D Converter |
| F5 |  |  | Save pointer data |
| $\begin{aligned} & 11 \\ & C D \end{aligned}$ | $\begin{aligned} & 00 \\ & \text { F1 } \end{aligned}$ | $\begin{aligned} & \text { A7 } \\ & 05 \end{aligned}$ | Delay for 1/3 second |
| $\begin{aligned} & 78 \\ & \mathrm{D} 3 \end{aligned}$ | 08 |  | Enable Buffers |
| $\begin{aligned} & 0 F \\ & 47 \end{aligned}$ |  |  | Set Enable to next A/D Converter |
| C5 |  |  | Save Enable Data |
| CD | 00 | 20 | Read Data from A/D Converter |
| C1 |  |  | Restore Enable Data |
| $\begin{aligned} & 07 \\ & 0 \mathrm{~F} \\ & \mathrm{DA} \end{aligned}$ | B0 | 20 | Check if all A/D Converters have been read |
| F1 |  |  | Restore Pointer Data |
| $\begin{aligned} & \text { C3 } \\ & \text { F1 } \\ & \text { C3 } \end{aligned}$ |  | 20 20 | Return Clear the Stack Start Over |

## COMMENTS

Check polarity blt for positive or negative sign

Blank the polarity position
Return
Put a minus sign in the polarity position
Return

## TABLE 2 (Cont'd)



## TABLE 2 (Cont'd)

| ADDRESS | MNEMONIC | OP-CODE | COMMENTS |
| :---: | :---: | :---: | :---: |
| Subroutine DIGIT 2070 | IN 00 | DB 00 | Read port |
| 2072 | ANI OFOH | E6 F0 | Mask lower byte of data |
| 2074 | SUB B | 90 | Compare byte to pointer, If not equal then wait |
| 2075 | JNZ 2070H | C2 $70 \quad 20$ |  |
| 2078 | IN 00 | DB 00 | Read port |
| 207A | ANI OFH | E6 OF | Mask upper byte of data |
| 207C | RET | C9 | Return |

## CONCLUSION

The Siliconix Si7135 is an inexpensive, simple integrated circuit that can solve the problems associated with a design that seems far too complex for the job it is intended to do. Note that the Intel 8085 is not the only microprocessor one could interface to the Si7135. This scheme is easily adaptable to other mi-
croprocessor architectures. However it is also important to know that the comparatively slow conversion time makes multiplexing of several Si7135's to one microprocessor more practical than multiplexing the inputs to a single Si7135. With multiplexed converters, a fast, easy method of data acquisition can be achieved for a reasonable price.

# Si8601 DATA ACQUISITION SYSTEM INTERFACES FOR I/O OR MEMORY MAPPED OPERATION 

By Doyle L. Slack
Revised January, 1988

## INTRODUCTION

The Siliconix Si8601 is an 8 channel, 8 -bit silicon gate CMOS Data Acquisition System containing an 8 channel multiplexer, an 8-bit A/D converter, and an output latching circuit. The A/D converter uses a binaryweighted capacitor successive approximation technique allowing fast conversion time and a true sample and hold function with low power consumption. The 8 channel multiplexer offers great flexibility by providing multi-channel data collection with only one A/D converter. However, the outstanding advantage of this device is its ease of interfacing to microprocessor systems. Both the address inputs and data outputs are latchable which minimizes the time that the microprocessor and the data acquisition system must dedicate to data transfer. The outputs are tristate, allowing direct connection to the system data bus for memory mapping. Since the Si8601 is easily wired for either I/O or memory mapped operation,
interfacing hardware and associated software for both schemes are presented here.

The Si8601 can be easily interfaced to the Intel 8085, an inexpensive 8-bit microprocessor with many available peripheral devices. The 8085 was chosen for interfacing because it makes a good example for wiring to any one of the several other similar microprocessor architectures.

The Intel 8155 RAM-I/O and 8755 EPROM-I/O chips provide both memory and I/O ports for the 8085 system and can be used to interface the Si8601 and the 8085. If the A/D converter output of the Si8601 is to be monitored at an $1 / O$ port, it can be left running constantly. The port can be sampled whenever a reading is desired. On the other hand, the memory mapped data acquisition system costs less to build because there is no need for an I/O port.


Figure 1. Block Diagram of the Si8601 Data Conversion System

## CIRCUIT DESCRIPTION

Figure 1 shows a block diagram of the Si8601. Address inputs $A_{0}, A_{1}$, and $A_{2}$ allow selection of the 8 channels of the multiplexer. Since the multiplexer works asynchronously with respect to the A/D converter section, care must be exercised not to change input channels during the first 9 clock cycles (sampling phase) after the SC (start conversion) pulse. Each channel has a single-ended input which has an analog range from -REF to +REF, giving a conversion range from 3 to 6.5 V . Note that only a $5 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$ and +REF will allow TTL compatibility. The -REF input allows separation of analog and digital grounds which helps to keep noise spikes that might be present on the digital system ground from affecting the accuracy of the analog input to the Si8601. The eight tri-state data outputs provide the data to the microprocesosr. A square wave signal is needed for the CLOCK input. Maximum clock frequencies of 1.4 MHz are possible. Clock duty cycle can be anywhere from 20 to $80 \%$. The OUTPUT CONTROL (OC), START CONVERSION (START), and ADDRESS LOAD CONTROL (ALC) provide the means for the microprocessor to control the Si8601. The END OF CONVERSION (EOC) output
goes high when the conversion is finished and when the output is available at the data pins. Figure 2(a) shows the pin diagram of the Si8601, and Figure 2(b) gives the relationship of the input and output signals of the data acquisition system.


Figure 2(a). Pin Dlagram of the Si8601 8-channel Data Acquisition System



Figure 3. Schematic Diagram of the I/O Version of the Si8601 Interface

## I/O OPERATION

In the I/O mode, the Si8601 is in a free-running loop; the data outputs of the A/D converter are always enabled. The data outputs and address inputs of the data acquisition system are connected to the I/O port, and the START input is tied to the EOC line so that the system is constantly measuring the selected input channel (see Figure 3). The data handling is then accomplished by a machine language program that reads in the converted data and processes it in whatever way desired by the user. The data transfer is verified in the program by checking the EOC pin for data stability before accepting the next input.

## MEMORY MAPPED OPERATION

When operating in the memory mapped mode, the data outputs and address inputs are tied directly to their corresponding busses. The OC, START, and ALC lines are used to tri-state the Si8601 when appropriate. Figure 4 shows the schematic diagram of the memory mapped data acquisition system. Note that $\mathrm{A}_{15}$ is the only address decoding line used for this example. To eliminate memory map redundancy, a more sophisticated address decoding circuit would be needed. The NOR gates of the 4001 combine the address decoding, $\overline{\text { READ }}$, and WRITE signals to control the data acquisition system. The EOC pin is tied to RST 6.5 of the 8085 to notify the microprocessor when the conversion has been completed and when the data outputs are ready to be read.

## SOFTWARE

The software shown here was written for use with the Intel SDK-85 development system monitor with the 8 channels of the Si8601 memory mapped at $8000 \mathrm{H}-8007 \mathrm{H}$ and $\mathrm{I} / \mathrm{O}$ mapped through ports 0 and 1 . The UPDDT and UPDAD routines are used to display the contents of the $\mathrm{A}, \mathrm{D}$, and E registers. Both programs are written in subroutine form so they can be utilized by more than one calling program. If data storage or comparison is desired, minor changes or additions to the software shown here will be necessary. The I/O oriented programs are shown in Tables 1 (a) and 1 (b). Table 1 (a) shows a simple routine that reads in and displays a single channel selected by the data stored at location 20 AOH . The program in Table 1 (b) reads each of the channels and displays them for approximately $1 / 3$ second each. Since the I/O system is constantly running, the EOC pin is monitored by the program, and data is only taken if EOC is high (data is valid).

The memory mapped system must be started when a reading is desired. This is done in Tables 2(a) and 2(b) by writing to the desired memory location, which starts the conversion. The EOC line signals an interrupt for the microprocessor, making it jump to the READ subroutine and then returning back to the main program. Table 2(a) uses the $H$ and $L$ registers to point to the desired channel and then displays the reading from that channel. Table $2(b)$ reads all 8 channels and displays each one for approximately $1 / 3$ second.


Figure 4. Schematic Dlagram of the Memory Mapped Version of the Si8601 Interface

Note the asterisks in tables 1 (a) and 2(a). These mark the locations where the desired input channel is selected. Figure 5 gives the locations of the channels in both the I/O and memory mapped configurations.

## CONCLUSION

The Si8601 Data Acquisition System features built-in
multi-channel capability with easy interface to most microprocessor systems. The 8085 is just one example of how this system can be constructed using only an external clock circuit and the Si8601. It has a $25 \mu \mathrm{~s}$ conversion time and extremely low power consumption which makes it ideal for battery powered monitoring of multiple parameters or conditions in the field.

| INPUT <br> CHANNEL | I/O LOCATION | MEMORY MAPPED <br> LOCATION |
| :--- | :---: | :---: |
| 0 | 00 | 8000 H |
| 1 | 10 | 8001 H |
| 2 | 20 | 8002 H |
| 3 | 30 | 8003 H |
| 4 | 40 | 8004 H |
| 5 | 50 | 8005 H |
| 6 | 60 | 8006 H |
| 7 | 70 | 8007 H |

FIGURE 5. Channel locations for the Si8601 in both I/O and memory mapped configurations

TABLE 1 (a)
Program for reading one channel of the Si8601 in the I/O configuration

| ADDRESS | MNEMONIC | OP-CODE |  |  | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Calling Program |  |  |  |  |  |
| 2000 | LXI SP, 20C2H | 31 | C2 | 20 | Load stack pointer |
| 2003 | LXI H, 20AOH | 21 | AO | 20 | Reserve location for channel selector |
| *2006 | MVI M, OOH | 36 | 00 |  | Load channel selector with desired Input |
| 2008 | MVI A, 00 H | 3E | 00 |  | Set up data direction registers for 1/O ports |
| 200A | OUT 03 | D3 | 03 |  |  |
| 200C | MVI A, 7FH | 3E | 7F |  |  |
| 200E | OUT 02 | D3 | 02 |  |  |
| 2010 | CALL READ | CD | 16 | 20 | Read the I/O port |
| 2013 | JMP 2003H | C3 | 03 | 20 | Start over |
| Subroutine READ |  |  |  |  |  |
| 2016 | MOV A, M | 7E |  |  | Start conversion |
| 2017 | OUT 00 | D3 | 00 |  |  |
| 2019 | IN 00 | DB | 00 |  | Check to see if conversion is finished, if done, read in data |
| 201B | RLC | 07 |  |  |  |
| 201C | JNC 2019H | D2 | 19 | 20 |  |
| 201F | IN 01 | DB | 01 |  | Read in data |
| 2021 | CALL UPDDT | CD | 6E | 03 | Display data |
| 2024 | RET | C9 |  |  | Return |

TABLE 1 (b)
Program for reading all 8-channels of the Si8601 in the I/O configuration

| ADDRESS | MNEMONIC | OP-CODE |  |  | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Calling Program |  |  |  |  |  |
| 2000 | LXI SP, 20C2H | 31 | C2 | 20 | Load stack pointer |
| 2003 | LXI H, 20AOH | 21 | A0 | 20 | Reserve location for channel selector |
| 2006 | MVI M, ${ }^{\text {OOH }}$ | 36 | 00 |  | Load channel selector with desired input |
| 2008 | MVI A, OOH | 3E | 00 |  | Set up data direction registers for 1/O ports |
| 200A | OUT 03 | D3 | 03 |  |  |
| 200C | MVI A, 7FH | 3E | 7F |  |  |
| 200E | OUT 02 | D3 | 02 |  |  |
| 2010 | CALL READ | CD | 16 | 20 | Read the I/O port |
| 2013 | JMP 2003H | C3 | 03 | 20 | Start over |
| Subroutine READ |  |  |  |  |  |
| 2010 | MOV A, M | 7E |  |  | Start conversion |
| 2011 | PUSH PSW | F5 |  |  |  |
| 2012 | OUT 00 | D3 | 00 |  | Check to see if conversion is finished, if done, read-in data |
| 2014 | IN 00 | DB | 00 |  |  |
| 2016 | RLC | 07 |  |  |  |
| 2017 | JNC 2014H | D2 | 14 | 20 |  |
| 201A | IN 01 | DB | 01 |  | Read-In data |
| $201 C$ | CALL UPDDT | CD | 6E | 03 | Display data |
| 201F | POP PSW | F1 |  |  | Restore channel selector |
| 2020 | SUI 70H | D6 | 70 |  | Check to see if all channels have been read, if not, keep going |
| 2022 | JZ 2029H | CA | 29 | 20 |  |
| 2025 | INR M | 34 |  |  | Increment channel selector |
| 2026 | JMP 2010H | C3 | 10 | 20 | Read next channel |
| 2029 | RET | C9 |  |  | Return |

Siliconix
incorporated

TABLE 2 (a)


TABLE 2 (b)
Program for reading all 8 channels of the Si8601 in the memory mapped configuration


* $=$ Location where desired input channel is selected.


## A HIGH QUALITY AUDIO CROSSPOINT SWITCH

By Bob Zavrel
Revised January 1988

## INTRODUCTION

Recent advances in analog switch integrated circuits have made superior audio switch specifications possible. A crosspoint switch for the most demanding audio applications is described here. Although this switch may be used in recording studio and radio broadcast mixers where little compromise is acceptable, the low cost and small size makes this switch ideal for a much more diverse range of applications. Such applications can include audio crosspoint switches found in video systems, audio synthesizers, high quality multiplexers, and home entertainment systems.

A high quality audio frequency switch should have the following features:

1. Reasonable cost
2. Unity or variable gain
3. Very low harmonic distortion (< $0.01 \%$ )
4. Flat response ( $D C$ to $>1 \mathrm{MHz}$ )
5. Low crosstalk
6. High OFF Isolation
7. Excellent phase linearity
8. High speed switching
9. Freedom from switch "popping"
10. Small size
11. Use of DC coupling only

The size of a complex audio switching array can be greatly reduced by using IC analog switches. The prototype array is an $8 \times 2$ stereo crosspoint switch mounted on a $4 \times 7$ inch board. Other switch configurations may be fabricated with little effect on the switch characteristics. This single board can replace a score of rotary switches and the bundles of audio cable often found in audio mixers. Furthermore, ground loop problems are reduced by eliminating the cable bundles.

Siliconix SD5002s were chosen because of low ON resistance, low switch capacitance, and very fast switching times. The LF347 quad op amp was chosen for its excellent audio characteristics in a quad package. Two LF347s are used in this switch providing a summing and output amplifier for each of four channels. Since the SD5002s switch into virtual grounds, they are held "normally open" by applying


Figure 1
-15 V the switch gates. To turn them on it is sufficient to apply a $V+$ level to the gates. For any switch configuration, the appropriate switch(es) are closed by biasing the appropriate gate(s) to the positive voltage supply. In this circuit pairs of switches are controlled together to affect the left and right channels of a stereo input simultaneously. This is accomplished simply by tying the applicable switch gates together and using a common bias.

Figure 1 shows how a single SD5002 is configured as a $2 \times 1$ stereo switch. Figure 2 shows how the circuit can be expanded into a switch matrix. Eight SD5002s are required to construct the $8 \times 2$ stereo matrix array. One $R_{L}$ is required for each channel input for termination while four Rs's are employed to feed the signal from the swiitches to the amplifiers. Input buses are consequently formed in front of these resistors.


Figure 2. A High Quality $8 \times 2$ Stereo Crosspoint Switch
$\boldsymbol{E}$ Silionix
incorporated

The SD5002 drains are connected to these input buses. A larger array will cause reduced system performance due to longer lead lengths and increased circuit capacitance. Nevertheless, large matrices can be configured with little performance compromise because of the low initial switch capacitance. R $\mathrm{R}_{\mathrm{L}}$ 's value should reflect the value of the source impedance. Deletion of $R_{L}$ will seriously degrade crosstalk and off isolation performance while lower values of $R_{L}$ will improve these specifications. R $\mathrm{R}_{\mathrm{C}}$ may be adjusted for a wide range of system gain while a value of about $150 \mathrm{k} \Omega$ will set the circuit to unity gain. R $\mathrm{R}_{\mathrm{D}}$ sets the value of the output impedance and if the switch is to feed a high impedance load, $\mathrm{R}_{\mathrm{O}}$ should be included to maintain system performance.

Electrolytic and mica capacitors are used on the cir-
cuit board for bypassing the two power supply voltages. Supply voltage bypassing will reduce both high and low frequency noise and help stabilize the system. The entire circuit should be well shielded particularly if it will be exposed to strong rf or power line fields. Conductors carrying high current should be kept away from the circuit. Double sided PC board should be used creating a ground plane on the component side as an additional precautionary measure.

Table 1 shows the switch performance of the $8 \times 2$ crosspoint configuration. $R_{L}$ was set to $10 \mathrm{k} \Omega$, reflecting the high impedance of the test oscillator's output. Regulated power supply voltages of plus and minus 9 to 15 volts may be used. The signal voltages should be kept under about $3.5 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ to maintain switch performance.

## TABLE 1

| Frequency <br> $(\mathrm{Hz})$ | Crosstalk <br> $(\mathrm{dB})$ | "Off" Isolation <br> $(\mathrm{dB})$ | THD |
| ---: | :---: | :---: | :---: |
|  |  |  |  |
| 50 | -74 | -75 | 0.006 |
| 100 | -74 | -75 | 0.005 |
| 200 | -74 | -75 | 0.004 |
| 500 | -74 | -75 | 0.003 |
| 1 | -74 | -75 | 0.003 |
| 2 | -73 | -74 | 0.003 |
| 5 | -70 | -71 | 0.003 |
| 10 | -67 | -68 | 0.004 |
| 20 | -62 | -62 | 0.006 |
| 50 | -55 | -55 | 0.020 |
| 100 | -50 | -49 | 0.045 |

Signal voltages: $3 \mathrm{Vp}-\mathrm{p}$
Supply voltages: $\pm 12$ volts

Siliconix
incorporated

# A SYSTEM SOLUTION TO HP-IL EQUIPMENT INTERFACE 

Robert J. Zavrel Jr.

December 1983

## INTRODUCTION

Siliconix manufactures several high performance components which lend themselves nicely to portable equipment. For a $4-1 / 2$ digit HP-IL compatible DVM, Siliconix now offers a "systems solution" to the designer of such a device. With the exception of a few standard 4000 series CMOS ICs, all the special integrated circuits are offered by Siliconix. The DVM is based on the Si7135, a high-quality, single chip, dual-slope integrating A/D converter. The prototype circuit used to interface the Si7135 to the HP-IL contained 23 standard 4000 series CMOS ICs. This hardware interface solution may be simplified to a custom 28 pin DIP Interface IC "gate array". This interface allows direct connection to the Hewlett-Packard HP-IL standard "GPIO". Additionally, Siliconix offers three devices which complete the specialized DVM IC requirement. The DF412 provides a local LCD driver which allows the DVM to operate as a stand-alone device. Two SD5002 analog switches are arranged to provide an analog input multiplexer which boasts over 100 dB channel-to-channel isolation. Finally, an Si7661 voltage converter eliminates the need for a negative power supply, thus a single 5 V supply is all that is necessary.

The HP-IL "interface loop" is a data communication system designed as a portable, low cost, and high quality instrument controller. It is quite suitable for lab environments where easy programming is desirable. The powerful and popular HP-41 handheld computer or the HP-75C portable computer can be used as controllers for up to 31 "HP-IL devices" in the loop. Hewlett-Packard manufactures a wide variety of HP-IL compatible devices including a printer, timer, video interface, and DVM (Reference 1). For convenience the HP-41 will be used as the controller in this paper. A detailed description of HP-IL is beyond the scope of the paper, but a basic understanding of HPIL is necessary to render this interface technique meaningful.

## HP-IL INTERFACE CIRCUIT/INTERFACE IC HANDSHAKING

Care must be taken to avoid confusion of terms. The HP-IL interface circuit contains two basic ICs. It is this circuit which takes the serial IL pulses and routes the data to the two-way data bus, the appropriate handshake and other control pins. Taken together this assemblage of data and control pins is called "GPIO" or "general purpose input/output". Hewlett-Packard offers four approaches to realizing the HP-IL interface circuit. Details of these approaches are available from Hewlett-Packard. The "Interface IC" interfaces the Si7135 digital outputs to the GPIO bus. (Figure 1)

Contained within the HP-IL interface circuit are the 28 pin DIP ILB3-0003 from Hewlett-Packard and the Mostek 1820-2810 40 pin single chip microcomputer. The ILB3-0003 contains multiple registers and extensive circuitry for the HP-IL interface. The microcomputer acts as an HP-IL device controller and provides the GPIO data and control pins, later to be discussed in detail. This Mostek microcomputer is made with a special mask for HP-IL and must be purchased from Hewlett-Packard. These ICs are arranged around two 8 -bit data busses labeled as DA and DB. In the DVM and multiplexer circuits, the DB bus is used only for data transfers between the 1820-2810 and the ILB3-0003. The DA is used as the bi-directional bus between the 1820-2810 and the DVM. Because ASCII characters are seven-bit words, the eighth bit of the eight-bit bus should be held low when ASCII is being transmitted. The circuits described here link the GPIO standard interface to the specialized data and control pins of the Si7135 4-1/2 digit DVM chip and a multiplexer. The multiplexer circuit is also relatively simple, needing only a few standard CMOS ICs.

ASCII characters are used for all data transfer in HPIL. Data transfer can flow to an external device such as a printer or from an external device such as a DVM. Two device modes are consequently defined


Figure 1. HP-IL Multiplexer/DVM System
as listener and talker. Data transfer between an HP-IL station and its corresponding peripheral device can utilize six "handshake" and additional command pins located on GPIO. Three handshake pins are used for the listener mode, and three are used for the talker mode. The two handshake modes are very similar. When listener is ready to accept data, a "Ready" pin is taken low (logic true). The talker may respond at this point if it has data to send with an ASCII character on the data bus and a low "Data Valid" pin. Finally, if the listener receives the data, it sets the "Data Confirmed" pin low, completing the handshake sequence.

Several levels of handshaking are possible using the three handshake pins in different combinations. For the Siliconix DVM, the talker handshaking is very simple. "Data confirmed" is not used, and the "Ready"
and "Data Valid" pins are hardwired together. "Ready" and "Data Valid" correspond to the RDYO and DAVI pins for the talker handshake. In addition, the GETO pin is used to initialize a reading which is fed to the controller. The GETO pin is set low by a "TRIGGER" command in the computer software program. The "IND" command is used after the "TRIGGER" command to actually read in decimal data from the HP-IL device. The low GETO pin sets a latch in the interface IC in turn allowing a counter to sequence seven ASCII characters to the HP-IL. The counter is sequenced as the RDYO pin is set low if three conditions are met. Sequencing is prevented during the $\overline{\text { GETO }}$ pulse by the first of three conditional "AND" gates controlling the counter. The second gate is activated by the "TRIGGER" latch. In addition, an optional third gate is provided by the "Interface IC's" ENABLE pin (to be discussed later).


Figure 2. Optional Condition Circuit


Figure 3. Si7135 Pin Out

The seven ASCII characters provide for a polarity character, five digits, and a hardwired ASCII "LF" command. This character is recognized by the controller as an "End of Data" statement. The counter is allowed to sequence one more step after the "LF" command which resets itself and the "TRIGGER" latch. The read cycle is now complete, and the interface IC is ready to send another reading. A very simple seven line program in the HP-41 will initialize the DVM, read in the data, display the data, and loop back to take another reading. This ATD program is shown in Table 1.

Table 1. ATD Program

| 01 | LBL DVM1 |
| :--- | :--- |
| 02 | LBL 01 |
| 03 | TRIGGER |
| 04 | IND |
| 05 | VIEW X |
| 06 | GTO 01 |
| 07 | END |

Figure 1 shows a functional block diagram of the system that contains several levels of asynchronism. The HP-41 is asynchronous to HP-IL; HP-IL is asynchronous to the interface IC: and the "Interface IC" is asynchronous to the Si7135. The "Interface IC" must account for random events at all three levels and convert the polarity and strobed BCD outputs to the proper ASCII characters. A subtle but desirable trait of the interface is that it should not allow a reading by the HP-IL while the Si7135 is latching in new data. Additionally, the interface should not allow the latching of data while the HP-IL is reading. Either condition would result in an invalid entry. The ENABLE pin when used with the circuit in Figure 2 will prevent the counter from sequencing the ASCII characters. The result will be a repetition of a single character which will fill the HP-41 X Register. In turn, this may be checked with HP-41 software, and the data will be deleted preventing an HP-IL read during a latch change. Alternatively, this gate may be held high if an occasional invalid reading is permissible. With this configuration, about $3 \%$ of the readings will be invalid. "Invalid" is used here to describe the condition of reading in the five digit number from two separate Si 7135 writings. For example, if the Si 7135 latches in new data to the interface IC while the HP-IL is reading, perhaps the first two digits may be from the old voltage reading while three would be from new data. The other invalid condition is prevented by stopping the Si7135 with the "TRIGGER" activated latch. This is accomplished by setting the RUN/HOLD pin low and thus stopping the Si7135 cycle until the reading is complete.

## Si7135/"INTERFACE IC" HANDSHAKING

Data is latched into the "Interface IC" from the Si7135 by means of the four BCD data lines (Figure 4). They are routed to the proper character latch by the digit strobe pins. The polarity and most significant
digit are simultaneously latched with Digit Strobe One. The $\overline{\text { STROBE }}$ pin, which should not be confused with the five digit strobe pins, goes low five times after each voltage measurement in tandem with the sequencing five digit strobes. Thus, the latching of Si7135 data into the interface IC occurs only once during each measurement cycle as a condition of the Digit Strobe pins and the STROBE pin. There is one latch for each variable bit of the six variable ASCII characters. Non-variable bits, including the entire
"LF" command, are hardwired. These latches and hard wires feed tri-state buffers which are sequentially activated by the counter and consequently present their data to the ASCII output bus (DA) on GPIO.

Autoranging or multiple input select functions can be implemented using similar straightforward programming techniques. The under-range and over-range pins of the Si7135 are connected to the most significant digit buffer.


Figure 4. Simplified Circuit of Interface IC

Valid readings on the Si7135 range from -19999 to +19999 . The under-range and over-range pins on the Si7135 are tied to the second and third bits of the most significant digit latch. Thus, during underrange, a numerical value slightly greater than or equal to 20,000 will be read, and 40,000 will be read during an over-range condition. These values along with the full register condition of the invalid reading discussed earlier can be checked by software. In the case of over or under-range, a subroutine can be called selecting an appropriately higher or lower scale. The scale called can also indicate the proper coefficient for correct numerical display and decimal placement. Therefore, meter calibration may take place in software if the sensor cannot be adjusted. Under and over-range as well as other Si7135 functions are optionally used by the designer. The "Interface IC" was designed to allow customizing the interface for a given set of functions and applications. The "Interface IC" is also useful with other A/D converters including the Siliconix "LD" family. Additionally, the great flexibility afforded by the software allows special readings such as $\mathrm{dBm}, \mathrm{dB}$ gain, and radian measure, etc. Indeed, applications of this system seem infinite (bfd).

## HP-IL/MULTIPLEXER INTERFACE

In the case of input selection, autoranging and function select, etc., the circuit in Figure 5 may be used. Here, eight inputs are used to feed the Si7135. When the multiplexer is receiving instructions, it actually becomes a listener. A relatively simple circuit is required for the interface between the SD5002s and the HP-IL; furthermore, this SD5002 circuit may be used as a stand-alone circuit for a wide range of analog switching functions. SD5002s can be configured into superior video, audio, or RF switching circuits featuring excellent cross-talk and low-distortion performance (Ref. 2 \& 3). Additionally, Siliconix offers a wide range of analog switches and multiplexers to suit any application. Power control is possible with up to 650 volt power FETs and simple standard control circuits. Thus, Siliconix can be a single supplier of specialized components from the HP-IL "Interface IC" to HP-IL controlled high voltage FETs!

Three 4000 series CMOS ICs are required to interface data from HP-IL to the switch control gates. A sepa-
rate Si 7661 is shown on the multiplexer circuit in case the multiplexer is built independently of the DVM. (Figure 1) If it is built independently, a higher supply voltage can be used. This will allow higher analog voltages to be switched. Siliconix also manufactures the SD210 series which are discrete switch devices; these may be used if superior channel isolation is required and/or higher signal voltages must be switched.

HP-IL/multiplexer handshaking is very straightforward. The DAVO pin is used to enable a CMOS latch which stores the last three bits of the transmitted ASCII character. The RDYO pin is not used while the $\overline{\mathrm{DACl}}$ pin is tied to ground. This is the simplest handshake scheme possible with HP-IL.

In the multiplexer, the three least significant bits of the ASCll character taken from the DA bus are used to select one of the eight analog inputs. The "OUTA" command in HP-41 software sends the contents of the Alpha Register to the IL device. The very simple hardware interface requires some special compensation in software. The most important constraint with this circuit is to send only one ASCII character at a time. This will prevent "glitches" and false data from being latched. In its normal operations mode, the HP-41 will automatically send an "End of Data" ASCII character at the end of an alpha string. The last ASCII character sent is the one which is latched into the multiplexer. For this reason, the "End of Data" character must be restrained. This is accomplished by setting Flag 17 "SF17" in the software. A more complex problem involves mathematical manipulations of numbers specifying the multiplexer channel. Such manipulations must take place with digital information - not alpha characters. Since HP-IL can only send data from the Alpha Register, these digital characters must be sent to the Alpha Register for transmission to the multiplexer. A problem arises because a decimal point "rides along" with the number to the Alpha Register. The decimal point is consequently read by the IL interface and sent as an ASCll character to the multiplexer causing a "glitch" or an invalid latch. This problem can be solved by clearing Flag 29 "CF29" and not displaying fraction data "FIXO". With these two additional simple commands, the desired numeric ASCll character will be latched into the multiplexer.


Figure 5. Multiplexer Schematic Dlagram

## SOFTWARE EXAMPLE

Table 2 shows a simple program which will sequence the eight input multiplexer, display the input channel number, read in the voltage, display the voltage, and loop back. It is included to provide a sample program to get the system working and illustrate how the necessary commands can be arranged. The power of the HP-IL system may be appreciated when one sees only 29 lines of programming! The user will in most instances modify or rewrite programs to meet individual needs.

Details of HP software are contained in the literature provided with the applicable HP devices. The

HP82166C Interface Kit includes a very comprehensive system description of HP-IL contained in multiple volumes. One word of caution to the hardware designer; there are numerous errors and misleading diagrams in the HP booklet entitled "HP 82166A HP-IL Converter Technical Manual" (Nov. 81). The corrections to these errors are in a follow-up booklet "HPIL/GPIO Interface HP-IL Converter Manual Supplement".

In conclusion, Siliconix offers the necessary integrated circuits to easily facilitate HP-IL interface to a low cost DVM design. This solution reduces the problem of such an interface to an easy layout task.

Table 2

| 01 | LBL DVM1 | 16 | - |
| :--- | :--- | :--- | :--- |
| 02 | 0 | 17 | $\mathrm{X}=0 ?$ |
| 03 | STO 01 | 18 | GTO 03 |
| 04 | LBL 02 | 19 | RCL 01 |
| 05 | VIEW X | 20 | 1 |
| 06 | TRIGGER | 21 | + |
| 07 | IND | 22 | LBL 03 |
| 08 | .0001 | 23 | STO 01 |
| 09 | $\star$ | 24 | CLA |
| 10 | FIX 4 | 25 | ARCL 01 |
| 11 | VIEW X | 26 | SF 17 |
| 12 | FIX 0 | 27 | OUTA |
| 13 | CF 29 | 28 | GTO 02 |
| 14 | RCL 01 | 29 | END |
| 15 | 7 |  |  |
|  |  |  |  |

## REFERENCES:

1. Electronic Design, Parzybok, Hanson, Dec. 24, 1981.
2. Siliconix Application Note: "A High Performance Video Switch", Zavrel.
3. Siliconix Application Note: "A High Quality Audio Crosspoint Switch", Zavrel.

## IMPROVED SYSTEM PERFORMANCE USING MICROPROCESSOR COMPATIBLE MULTIPLEXERS

Brian Wadsworth
Walt Heinzer
Revised January, 1988

## INTRODUCTION

These Siliconix CMOS multiplexers, the DG526, DG527, DG528 and DG529, feature the excellent characteristics of the DG506A-DG509A series with a bonus: latching logic. Microprocessor based systems are rapidly taking on more control tasks in electronic equipment. On-chip latching logic in a multiplexer does therefore greatly simplify the microprocessor interface design and improves system performance.

When the microprocessor is used in the "real world" of analog signals, it is often used in conjunction with analog multiplexers. Until recently, to interface the microprocessor to the multiplexer has meant the use
of some external memory device. These methods sometimes impaired system performance by compromising processor speed and always meant an increased component count. Two of these methods are illustrated in Figure 1.

With the introduction of these new multiplexers, the method of interface has been simplified. These devices have the latch function incorporated into the control circuitry of the multiplexer. Figure 2 illustrates functional diagrams of these multiplexers.

To examine the mode of operation, let us consider the DG528. The addition of the data latches on-chip has meant that two new control lines had to be introduced, i.e. $\overline{W R}$ and $\overline{\mathrm{RS}}$. Figure 3 shows a detailed diagram of these input latches.

MICROPROCESSOR
PERIPHERAL INTERFACE
ADAPTER



Figure 1. Traditional Methods of Driving the DG508 MUX/DMUX with a Memory Device


Figure 2.


Figure 3. Detail of DG528 Input Latches

The first of these new control lines, $\overline{W R}$ (WRITE BAR, active low) is connected to the gating input of the latches. These latches become transparent whenever $\overline{W R}$ is driven to a logic low. During this state, data present on the address inputs is directly decoded and the appropriate switch closes. In fact, in this mode of operation ( $\overline{W R}=$ low), the device functions identically to an earlier generation analog multiplexer, the DG508A. When $\overline{W R}$ returns to logic high, it will save the data present on the address lines in the data register. This ensures that the switches remain in their selected state irrespective of excursions on the address inputs.

The second new control line, $\overline{R S}$ ( RESET BAR, active low), is an over riding direct reset facility. When the reset input is activated, all data latch $Q$ outputs are forced low and all switches opened. This reset facility is especially useful in processor based systems during power-up conditions. 'At this time all switches can be cleared, "opened", preventing any undesirable switch action during initialization. If this initialization were left to software, it could easily take 10 to 30 instruction cycles to disable all switches. At an average $1.3+\mu \mathrm{s}$ each, it means 13 to $39 \mu \mathrm{~s}$ of undesirable switch contact could take place. Therefore the
direct reset facility provides a known safe power up initializing sequence.

The truth table shown in Figure 4 summarizes the logic control functions of the DG52X series.

## PERFORMANCE

## Logic Inputs

The logic interface circuitry of the address inputs and control lines have been designed to simplify microprocessor interfacing. Each of these inputs, due to their CMOS construction, draws very low current (<10 $\mu \mathrm{A}$ ) and provides extremely low capacitive loads (typ. 25 pF ). Switching thresholds of these inputs have been designed to be fully TTL compatible. These features combine to ensure that each device can be driven directly from the microprocessor data bus.

All the logic inputs to the device carry input protection circuitry to protect the device against static damage. This input protection circuit consists of diodes to both positive and negative supply rails and a series resistor. The diodes forward bias to discharge any static energy into the supply rails while the resistor limits the current during this time to protect the diodes.

DG526

| $A_{3}$ | $A_{2}$ | $A_{1}$ | $A_{0}$ | EN | $\overline{\mathrm{WR}}$ | $\overline{\mathrm{RS}}$ | On Switch |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Latching |  |  |  |  |  |  |  |
| X | X | X | X | X | F | 1 | Maintains previous <br> switch condition |
| Reset |  |  |  |  |  |  |  |
| X | X | X | X | X | X | 0 | NONE <br> (latches cleared) |
| Transparent Operation |  |  |  |  |  |  |  |
| $X$ | $X$ | $X$ | $X$ | 0 | 0 | 1 | NONE |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 1 | 0 | 1 | 2 |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 3 |
| 0 | 0 | 1 | 1 | 1 | 0 | 1 | 4 |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 5 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 6 |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 | 7 |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 8 |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 9 |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 10 |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 11 |
| 1 | 0 | 1 | 1 | 1 | 0 | 1 | 12 |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 13 |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 | 14 |
| 1 | 1 | 1 | 0 | 1 | 0 | 1 | 15 |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 | 16 |

DG527

| $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | EN | $\overline{\mathrm{WR}}$ | $\overline{\mathrm{RS}}$ | On Switch |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Latching |  |  |  |  |  |  |
| X | X | X | X | F | 1 | Maintains previous switch condilion |
| Reset |  |  |  |  |  |  |
| K | X | X | X | X | 0 | NONE <br> (latches cleared) |
| Transparent Operation |  |  |  |  |  |  |
| x | $x$ | x | 0 | 0 | 1 | NONE |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 | 2 |
| 0 | 1 | 0 | 1 | 0 | 1 | 3 |
| 0 | 1 | 1 | 1 | 0 | 1 | 4 |
| 1 | 0 | 0 | 1 | 0 | 1 | 5 |
| 1 | 0 | 1 | 1 | 0 | 1 | 6 |
| 1 | 1 | 0 | 1 | 0 | 1 | 7 |
| 1 | 1 | 1 | 1 | 0 | 1 | 8 |

Logic " 1 ": $\mathrm{V}_{\mathrm{AH}} \geq 2.4 \mathrm{~V}$
Logic " 0 ": $\mathrm{V}_{\mathrm{AL}} \leq 0.8 \mathrm{~V}$

DG528


DG529

| $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | EN | $\overline{W R}$ | $\overline{\mathrm{RS}}$ | On Switch |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Latching |  |  |  |  |  |
| X | X | X | 5 | 1 | Maintains previous switch condition |
| Reset |  |  |  |  |  |
| X | x | x | x | 0 | NONE <br> (latches cleared) |
| Transparent Operation |  |  |  |  |  |
| X | X | 0 | 0 | 1 | NONE |
| 0 | 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 2 |
| 1 | 0 | 1 | 0 | 1 | 3 |
| 1 | 1 | 1 | 0 | 1 | 4 |

Logic " 1 ": $\mathrm{V}_{\mathrm{AH}} \geq 2.4 \mathrm{~V}$
Logic " 0 ": $\mathrm{V}_{\mathrm{AL}} \leq 0.8 \mathrm{~V}$

Figure 4.

## On Chip Regulator

Also provided on-chip is a regulator which has been designed to provide stability against power supply and temperature variations. The design of this regulator ensures that:
(a) TTL compatibility is maintained over a wide power supply variation.
(b) Reduces the effects of temperature allowing the microprocessor timing specifications to be guaranteed over the full military temperature range, -55 to $125^{\circ} \mathrm{C}$.

## Interfacing

The DG52X series was designed to be fully compatible with the more popular NMOS microprocessors. In fact, the timing arrangements of the control lines were designed to be fully compatible with the 8085A-2 microprocessor. These minimum input timing arrangements are shown in Table 1. The diagrams shown in Figures 5 to 7 illustrate the ease with which these devices can be interfaced to various microprocessors.

Figure 5 illustrates the method of interfacing a DG528 to the 8085A processor. Notice that no additional
bus buffering is required between the processor data bus and the multiplexer address inputs. A standard address decoder chip is still required to generate the chip select, $\overline{\mathrm{CS}}$, signal. This $\overline{\mathrm{CS}}$ is gated with the processor $\overline{W R}$ output to generate the $\overline{W R}$ signal for the DG528. These signals ensure that only when the DG528 is being addressed will information on the data bus affect switch states. This connection satisfies the processor's timing requirements since $\overline{W R}$ will only go active low once the information on the data bus has stabilized. Figure 5 also illustrates the direct connection between the processor system $\overline{\text { RESET }}$ and the multiplexer $\overline{\mathrm{RS}}$.

The method of interface between the multiplexer and 6800 microprocessor bus is illustrated in Figure 6. In order to have a data valid signal, it is necessary to gate the $\$ 2$ clock (often directly connected to the DBE) with $R / \bar{W}$ line. The gating of the chip select with the $\phi 2$. $R / \bar{W}$ combination is functionally identical to the 8080 connection.

The Z80 to multiplexer interface is shown in Figure 7. Simply by gating the $\overline{\mathrm{WR}}$ and $\overline{\mathrm{MREQ}}$ signals with the standard $\overline{\mathrm{CS}}$ signal allows the correct $\overline{\mathrm{WR}}$ signal for the multiplexer to be achieved.


Figure 5. Complete 8085 Microprocessor to DG528 Interface

Siliconix
incorporated
AN83-4


FIGURE 6. Complete 6800 Microprocessor Bus to DG529 Interface


13

Figure 7. Z80 TO DG528 Interface

## The Process

These devices have been constructed using a high voltage CMOS process called PLUS 40. This process was designed to provide a more rugged device while at the same time offer performance improvements over the original CMOS process. Basically, two features improve the ruggedness of the device:
(a) The gate oxides of the MOS transistors have been thickened, improving the DC rupture voltage by $33 \%$. Combining this benefit with the improved input protection circuits and body clamped switch design results in improved static voltage immunity.
(b) The process maximum rating has been increased. PLUS 40 CMOS devices have an absolute maximum rating of 44 V between supply rails. This means that devices can be operated at $\pm 15 \mathrm{~V}$ supplies and still be within $75 \%$ of their maximum ratings.

Another important improvement achieved on the PLUS 40 process was the introduction of an ion-implantation technique. This technique allows much greater process control which results in very uniform, repeatable device parameters. In the case of analog multiplexers, for example, we achieve better matching characteristics switch to switch.

## CHARACTERISTICS

Having discussed the performance of the device, we can now look at some of the important characteristics involved:

1. First, the most critical specification of the device is its microprocessor timing arrangements. As was mentioned earlier, the timing of these devices was designed to be compatible with the 8085A. In actual fact the timing is such that the 8085A-2 can be operated on its maximum 5 MHz clock rate. The waveforms shown in Figure 8 illustrate the timing specifications for the DG52X series.

| Minimum Input Timing Requirements |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Parameter | Measured Terminal | Min Limits over full temp. range | Unit |
| ${ }^{\text {t WW }}$ | WRITE Pulse Width | $\overline{W R}$ | 300 |  |
| ${ }^{t}$ DW | A, EN Data Valid to WRITE (Stabilization Time) | $\frac{A_{0}, A_{1},\left(A_{2}\right), E_{n}}{W R}$ | 180 |  |
| ${ }^{\text {t }}$ WD | A, EN Data Valid after WRITE 3 (Hold Time) | $\overline{W R}$ $A_{0}, A_{1},\left(A_{2}\right), E_{n}$ |  |  |
| $\mathrm{t} \overline{\mathrm{RS}}$ | RESET Pulse Width | $\overline{\mathrm{RS}}$ | 500 |  |



Figure 8. Timing Dlagrams

Siliconix
2. Another parameter of importance, especially in such applications as sample and hold, is that of charge injection. The graph shown in Figure 9 shows a typical curve for this parameter. In fact all PLUS 40 devices have compensation on the output switches to reduce switching errors due to charge injection.


Figure 9. Charge Injection vs. Analog Signal
3. The $V_{\text {ERROR }}$ figure of merit is sometimes used as a parameter for evaluating switch performance. This parameter is the product of rDS(ON) and $\mathrm{ID}(\mathrm{ON})$ switch leakage current. It is a primary contributor to switch voltages errors when switching very low level signals such as thermo-couple voltages. The DG528 has a worst case specified $V_{\text {ERROR }}$ of $100 \mu \mathrm{~V}$ at $125^{\circ} \mathrm{C}$, while at room temperature this figure reduces to $4 \mu \mathrm{~V}$ maximum.

## SUMMARY

We are now in a position to analyze this information to identify user benefits. These benefits can be itemized as shown below:

1. The ease of interfacing means that component count is reduced. This has the obvious benefit that overheads are reduced because component, inventory, manufacturing and production costs are reduced. Also, because component count is reduced, the systems reliability is increased.
2. Because the timing arrangements are fully microprocessor compatible, then a more efficient system performance is obtainable.
3. Much simpler power supply requirements are facilitated due to the on-chip regulator and the PLUS 40 construction.
4. Its PLUS 40 construction also means a more reliable, high performance device.

## APPLICATIONS

## Temperature Monitoring

In these systems, an array of transducers are switched one at a time to an analog-to-digital converter. Figure 10 illustrates the necessary steps in designing the front-end system. This system assumes that the transducers generate small differential signals upon which fairly large common-mode noise is superimposed. This common-mode signal can be assumed to be 50 or 60 Hz power line pickup. Transducers with this type of characteristic would be thermistors wired in a bridge configuration.

To calculate the errors introduced by the multiplexer, assumptions about the range of the differential signal, Vdiff, need to be made. A weighted thermistor bridge will easily have an output voltage swing of 0 to 100 mV , representing an input temperature range of 0 to $100^{\circ} \mathrm{C}$. The second assumption is that the common mode noise pick-up is approximately 2 V -p. Finally, a measurement accuracy of $1 \%$, or $1^{\circ} \mathrm{C}$ is required from a bridge with nominal output impedance of $500 \Omega$.

There are basically two sources of errors to analyze:
(a) DC errors contributed by the multiplexer. Figure 11 shows the steady-state differential voltage input path for one switch closed. As can be seen, the primary error source is the product of leakage currents in the signal path resistances. These leakage currents generate additional system offset voltages which, even though the bridge presents an unbalanced resistance, are acceptable.
(b) Common-mode voltage becoming a differential error due to the resistively unbalanced signal paths. This is the major contributor toward system error.


Figure 10.


Figure 11. Steady State Errors

The total error voltage due to the DG529 is calculated as:
$V_{\text {error }}$
$=I_{D(O N)} \times\left(\right.$ rDSS $\left._{\text {(ON }) a}+500\right)-I_{D(O N)} \times($ rDSS(ON $\left.) b+100\right)$
$=10 n A \times(306+500)-10 n A \times(300+100)=4.06 \mu \mathrm{~V}$
Thus the multiplexer contributes negligible offset error.
The differential input A/D would contribute an additional offset of:
Verror
$=I_{\mathrm{BIAS}}(+) \times\left(\right.$ rDS $\left.\left._{\text {(ON }}\right) \mathrm{a}+500\right)-I_{\mathrm{BIAS}}(-) \times\left(\mathrm{r}_{\mathrm{DS}}(\mathrm{ON}) \mathrm{b}+100\right)$

Figure 12 shows how the common-mode voltage directly adds to the differential signal representing temperature. The net result is a 50 Hz differential error signal, superimposed on the DC temperature signal, of 1.6 mV p-p. This represents an error of $2^{\circ} \mathrm{C}$ which can be eliminated using an integrating A/D sampling at an integer multiple of the 50 Hz noise frequency.

It is worth pointing out at this point that if the bridge resistances were balanced, i.e. RS1 $=$ RS2 $=500 \Omega$, then the multiplexer would only contribute a $0.024 \%$ error (assuming a $2 \%$ match for switch on-resistance). The dynamic characteristics of the switches are relatively unimportant in this application since temperature is a slowly varying signal.

Siliconix incorporated


Figure 12.

The instantaneous voltage appearing at the input to the A/D due to the 2 volt peak to peak common mode voltage is:
$V_{\text {diff }}=(500 k /(500+306+500 k)-500 k /(100+300+500 k))$ $\times 2=1.6 \mathrm{mV}$

The 1.6 mV adds to the thermistor output voltage signal as a superimposed 50 Hz normal mode voltage. This signal can be ejected by using an integrating A/D converter sampling at an integer multiple of the 50 Hz nolse period.

## AUTOMATIC TESTERS

In this application the dynamic performance of the switch is of importance. Figure 13 illustrates a PC board continuity tester, and this can be used to demonstrate the advantages of the DG528. To ensure that no paths (dendrites) for electro-migration are present, these testers require 30 V bias between tracks.

Figure 14 shows a technique for applying the 30 volt bias to the PC board to perform the insulation test. The sense resistor is connected in series with the insulation resistance to form a voltage divider. The output of the divider is measured by the high input impedance sense amplifier. The sense amplifier output is then compared with a programmable limit to determine the test result. The critical multiplexer specifications in this application are leakage currents
and capacitances. Leakage currents limit the maximum measurable resistances while capacitance increases the measurement settling time.

Switch leakage currents should be $10 \%$ of measured current to enable $100 \mathrm{M} \Omega$ resistances to be measured. Therefore maximum leakage should be:
$\frac{10}{100} \times \frac{10}{100} \mu \mathrm{~A}=30 \mathrm{nA}$

The DG528 has a maximum $I_{D(O N)}$ leakage of 10 nA at $+25^{\circ} \mathrm{C}$.

Capacitive loading is only critical for the test-node since it must charge through the insulation resistance. The force node is low impedance, therefore does not have a critical capacitance requirement. This capacitive loading on the test-node defines the maximum achievable speed.
$C_{\text {D(OFF) }}$ is specified as 25 pF for the DG528. Assuming a $100 \mathrm{M} \Omega$ test limit, this loading results in a 2.5 ms circuit test time-constant. If multiplexers are being cascaded and sharing the test-node then the time constant can be calculated using the formula: $N$ X Insulation Resistance X 25 pF , where $\mathrm{N}=$ number of multiplexers.

The second function of the tester is continuity testing, and this is illustrated in Figure 15. This circuit design uses 4 wire sensing to eliminate errors generated by $\mathbb{R}$ drops in the forcing current path. Switch and probe-to-PC Board contact-resistance no longer limit the measurement of the copper foil continuity. Testing speed is fairly fast since all impedances are low, keeping circuit time constants short. To minimize the total test time a high slew rate sense amplifier should be used.

One final point is that because the DG528 has full bidirectional switching capabilities, the insulation and continuity tests share the same set of matrix switches.


Figure 13. PC Board Continulty Tester


Figure 14. Simplified Circuit Highlighting the Insulation Test


Figure 15. Simplified Circuit Highlighting the Continuity Test Using Kelvin (4 wire)Sensing

Siliconix incorporated

## DATA ACQUISITION

The circuit shown in Figure 16 is intended to highlight the benefits of the microprocessor compatibility of the DG526-8. Note that this circuit also contains DG221 analog switches. The DG221 is a quad SPST switch with the same microprocessor timing arrangements and compatibility as the DG528 (with the exception of $\overline{\mathrm{RS}}$ ).

The adaptive gain software control algorithms available for process control systems make microprocessor based systems very attractive in these applications. Now, with the advent of the DG528, complete data acquisition systems can be simply interfaced to the processor. The software can then be written to maximize the efficiency of the system by managing the system organization.

All the components used in this circuit have been selected due to their microprocessor compatibility.

Because the gain of the sample and hold amplifier is programmable, the DG528 can multiplex signals of various magnitudes. The sample and hold amplifier
can then condition these signals for the input requirements of the A/D converter.

Conversely, the 'back-end' system utilized the DG528 as a demultiplexer where signal outputs from the D/A can be used for various functions. For example, it may be a corrective signal to a controller to reduce system error or simply a signal for an analog display.

## PROCESS CONTROL

Figure 17 illustrates a novel use of the DG527. Differential multiplexers are generally used in process control applications to eliminate errors due to common mode signals. In this circuit however, advantage is taken of the dual multiplexing capability of the switch. This is achieved by using the multiplexer to select pairs of RC networks to control the pulse width of the multivibrator. This can be a particularly useful feature in process control applications where there is a requirement for a variable width sample "window" for different control signals.


Figure 16. Enhanced System Performance using DG221, DG526 \& DG528

5
Siliconix
incorporated

## EXAMPLE PROGRAM

| Hex Add. | Hex Code | Assembler Code | Description |
| :---: | :---: | :---: | :---: |
| (20)00 | 31 | LXI SP, 2080H | Initialize stack pointer. |
| 01 | 8 $\phi$ |  |  |
| 02 | $2 \phi$ |  |  |
| 03 | 3E | MVI A, ¢A | Set interrupt register value. |
| 04 | $\phi$ A |  |  |
| 05 | $3 \phi$ | SIM | Set interrupt mask (loads interrupt register from accumulator). |
| 06 | FB | EI | Enable interrupt at this point (when interrupt key is pressed, program runs until this point). |
| 07 | 3E | MVI A, $\phi$ F | Load the accumulator with the |
| 08 | ¢F |  | value $\phi \mathrm{F}$ Hex (this represents "enable" switch 8). |
| 09 | 32 | STA, 8400H | Store the accumulator value memory location |
| OA | $\phi \phi$ |  | (8400H is the location of the 528 in this |
| OB | 84 |  | application.) |
| OC | 3E | MVI A, $\phi 8$ | Load accumulator with the value |
| OD |  |  | \$8 Hex (this represents "enable" for switch 1). |
| OE | 32 | STA, 8400H | Store the accumulator value |
| OF | 00 |  | at memory location 8400 Hex . |
| 10 | 84 |  |  |
| 11 | C3 | JMP, 2006H | Jump (loop)back to the enable |
| 12 | 06 |  | Interrupt at location 2006 Hex |
| 13 | 20 |  | and start again. |
| CE | FB | El | When Interrupt (VECT INT) key |
| CF | 76 | HLT | is pressed, the monitor transfers |
| DO | C9 | RET | control to location 20CE Hex. |

Example Program Run in the Circult Setup of Figure 16 with the SDK-85 Development System.


Figure 17. $\mu \mathrm{P}$ Selected Pulse Width Control

Siliconix

# A MICROPROCESSOR COMPATIBLE ANALOG SWITCH MAKES INTERFACING EASY 

Brian Wadsworth

Revised January, 1988

## INTRODUCTION

The advances made over recent years in the field of microprocessor programming have made the microprocessor a very attractive tool for systems designers. Not only does the processor significantly reduce systems component count, but the increasingly complex algorithms developed give the microprocessor greater flexibility especially for the measurement or control of analog signals.

Until recently, to interface the digital world of the microprocessor to the "real world" of analog switches has meant the use of some type of memory device. If these memory devices are not used then the processor data bus had to remain tied to the logic inputs of the analog switch. This memory function employed one of the following devices: A shift register, a flipflop, or a special peripheral interface adapter. Some of these methods are shown in Figure 1.

The DG221 quad latching analog switch combines both functions on a single chip. These latches eliminate the requirement of "WAIT STATES" used to accommodate slower I/O functions which compromise processor speed. This simplifies the interface methods and facilitates more efficient microprocessor performance.

The data latches are activated by the $\overline{\mathrm{WR}}$ (active low) input. These latches become transparent whenever $\overline{W R}$ is driven to a logic 0 . At this time, the

A. USING EXTERNAL LATCHES TO MAINTAIN SWITCH CLOSURE

DG221 is functionally identical to the popular DG201A to which it is also pin compatible, except for pin 12 which is used for the $\overline{W R}$ input. The logic truth table and pin configuration for the DG221 are shown in Figure 2 .

## Circuit Details

The circuit shown in Figure 3 is a simplified schematic of a single channel. It shows the logic interface circuitry, coupled with input protection, followed by D-type latches, level shift and driver circuitry, and finally the CMOS output switch.

The logic interface circuit has been designed to make microprocessor interfacing as simple as possible. The digital inputs, due to their CMOS construction, draw negligible current and provide extremely low capacitive loads ( 5 pF typ.). Full TTL input compatibility is guaranteed without the external pull-up resistor. These features combine to ensure that the DG221 can be driven directly from the microprocessor data bus without overloading the bus. The input protection circuitry consists of internal diodes to both supply rails which forward bias to discharge any static energy into the supply rails. A series resistor is included to limit the current to the forward biased diodes.

The D-type latches are driven from the $\overline{\mathrm{WR}}$ input and in its normal high state will isolate the output switches from excursions as the processor data change.

Figure 1. Traditional Methods of Interfacing using Memory Devices


Figure 2. Pin Configuration

The level shift and driver circuitry enables a full $\pm 15$ volt analog signal to be switched by the CMOS output switch. The switch uses body snatcher transistors in its construction to improve switching performance by snatching the body of the N-channel MOSFET to different potentials, depending on the switch state. In the OFF-state, the body is snatched to the negative rail which improves OFF-isolation by providing a low impedance path for high-frequency signals. In the ON-state, the body and source of the N -channel MOSFET are shorted, which reduces the threshold value.

A measure of switch performance is the error voltages introduced by the switching element, often referred to as the VERROR figure of merit. This error is the product of $\mathrm{r}_{\mathrm{DS}}(\mathrm{ON})$ and $\mathrm{I}_{\mathrm{D}(\mathrm{ON})}$ maximum leakage quoted for the device. The extremely low leakage of 5 nA max. ( 10 pA typ.), combined with the low ON resistance of $90 \Omega$ max. ( $60 \Omega$ typ.) of the DG221, combine to give an error voltage of $0.45 \mu \mathrm{~V}$ maximum at room temperature. A signal level of 4.5 mV would remain $99 \%$ accurate. This switch is very suitable for low level signal switching applications.

Finally, the regulator used for the DG221 is a feature which is unique to the data latch analog switch range produced by Siliconix. It is used to maintain a constant internal reference voltage for defining digital input switching thresholds at 1.4 V , allowing the device to maintain its TTL input compatibility over large power supply variations. The regulator has also been designed to reduce the effects of temperature on parameters such as switching threshold and switching speed, thus minimizing drift due to ambient conditions over the full military temperature range of -55 to $125^{\circ} \mathrm{C}$.

## Interfacing The DG221

The latch timing arrangements have been designed to be fully compatible with the more popular NMOS microprocessors, e.g. 8085A, 6800, Z80. The timing arrangements for DG221 are given in Figure 4. The timing requirements of the 8085A have also been included for comparison to illustrate the full microprocessor compatibility of the DG221.


Figure 3. Functional Schematic (single channel shown)

Siliconix incorporated

Although the DG221 was designed primarily to be compatible with the 8085A, it can also be used in conjunction with the MC6800 series and Z80 family of processors, as the interface circuits shown in Figures 5,6 and 7 illustrate.


Figure 4.
tWW Width of Control Low (WR)
tDW Data Valid to Trailing Edge of Write
twD Data Valid after Trailing Edge of Write

| 8085 A | $8085 \mathrm{~A}-2$ | DG211 |
| :---: | :---: | :---: |
| $400(\mathrm{~min})$ | $400(\mathrm{~min})$ | $400(\mathrm{~min})$ |
| $420(\mathrm{~min})$ | $420(\min )$ | $420(\min )$ |
| $100(\mathrm{~min})$ | $60(\min )$ | $30(\mathrm{~min})$ |

This also illustrates how the DG221 more than meets the timing requirements of the faster 8085A-2.

All times are in nano seconds.


Figure 5. 8085-221 Interface


Figure 6. 6800 Interface


Figure 7. Z80 Interface

## Typical Applications

The DG221 is intended for use in microprocessor applications where the data latch facility can be of great benefit. The circuits included in this article are intended to highlight the benefits offered by the DG221, while at the same time generating some ideas for design engineers.

Figure 8 shows the use of the DG221 in an alarm system. The low loading offered by the DG221 to processor outputs enables several DG221's to be operated in parallel without overloading the processor outputs. A lower component count results by using the DG221 as a Mux in the alarm sensor circuit.

The amplifier shown in Figure 9 has processor-controlled gain and inputs enabling analog signals of varying magnitudes to be switched to a common amplifier. This is achieved by ensuring the amplifier has the appropriate value of feedback resistance for the correct output level. The DG221 looks into the high input impedance of the op amp so the effects of rDS(ON) are negligible. Furthermore, since the DG221 can handle positive and negative signals, the


Figure 8. $\mu \mathrm{P}$ Controlled Alarm Monitor


Figure 9. $\mu \mathrm{P}$ Controlled Variable Galn-Amplifier

Figure 10 highlights the combined use of the DG221 and DG528 in a 32-channel MUX system. Because the timing arrangements for theses devices are identical, they can readily be used together. The reset facility on the DG528 is particularly useful for synchronization of channel 1 during "power up" condition. The 2-level system has several advantages over a single-level system. These are:
(i) reduced output capacitance.
(ii) reduced output leakage current.
(iii) much faster switching speed, thus higher data transmission rates.

The switching of intensity and position in a CRT video display is simplified by using the DG221 in a proces-sor-based system, as is illustrated in Figure 11. This circuit can also be adapted for radar multiplexing because the DG221 allows both the radar trace and a marker to be displayed simultaneously since it can be "programmed" to have more than one switch closed at any one instant.

The final circuit shown in Figure 12 shows the use of the DG221 and the DG528 in a remote, processorcontrolled measurement system.


Figure 10. 2-Level 32 Channel Mux System

The DG221 is used to condition the input signals to suit the input requirements of the A/D, allowing the system to be used to measure signals of various magnitudes.

The typical area where this may be use is in automatic test equipment. In this application, the DG528 can be used as a demultiplexer to effect the illumination of the required status lamp to indicate the test result.

As was mentioned earlier, these are only example applications. Other application areas for the DG221 include: communication systems, home security, avionics, instrumentation, data acquisition, etc.


Figure 11. Simple Multiplexing


Figure 12. Remote/Processor Controlled Measurement System

## CONCLUSION

The DG221 quad switch is an extremely reliable and rugged analog switch designed primarily for microprocessor applications. The on board latches have been designed to simplify microprocessor interfacing techniques while at the same time allowing more efficient processor use.

The on board regulator gives much greater stability against circuit and ambient conditions, while switch performance achieves very low switching errors.

In short, the DG221 is synonymous with high performance, real-world microprocessor applications.

## THE PROCESS

The DG221 is fabricated on our high voltage CMOS process developed by Siliconix called PLUS 40. This process continues to use the buried layer technique for prevention of CMOS latch-up. This new process was originally designed to provide a more rugged device in transient environments. To achieve this, first
the gate oxides were made thicker to increase the dc rupture voltage by $33 \%$. When this is combined with the logic input protection and CMOS switch bodyclamping diodes, an overall improvement in static damage immunity is achieved. Secondly, the increased voltage rating means normal operation is accommodated with less stress to the device; thus, the PLUS 40 process improves reliability as well as the immunity to static damage.

To achieve this increase in process maximum breakdown voltage, an ion-implantation technique is used. This technique has the benefit of allowing greater process control to be achieved which enables very uniform repeatable device parameters to be realized. One example of this is that switch-to-switch ON resistance variation has been improved to less than $2 \%$.

Finally, due to its PLUS 40 CMOS structure and on board regulator, a much simpler power supply design has been facilitated. The 44 V rating allows a greater margin for overvoltage while the on board regulator allows for large power supply variations.

Siliconix
incorporated

## The DG308A Digitally Switches Analog Signals

Walt Heinzer

September 1983

## INTRODUCTION

The latch proof CMOS DG308A interfaces easily to system power supplies since it operates from $\pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$, or it operates with a single supply from +5 V to +25 V , all CMOS logic compatible. Additionally, the DG308A consumes negligible standby power and can switch in less than 200 ns . To minimize analog signal error the DG308A has a maximum rDS(ON) of $100 \Omega$ over the full analog signal range which extends to the positive and negative power supply, at the same time OFF state signal errors are kept small by low leakage currents.

## More About The DG308A:

One channel of the four channel DG308A is shown in Figure 1 which displays the input protection, logic interface, internal level shifting and switch contact circuitry. With $\mathrm{V}_{+}=15 \mathrm{~V}$ and $\mathrm{V}-=-15 \mathrm{~V}$, a logic " 1 " control input ( $V_{I H}=11 \mathrm{~V}$ minimum) will close the switch, and a logic " 0 " $V_{\mathrm{IL}}=3.5 \mathrm{~V}$ maximum) will open the switch. The ON resistance of the switch over the analog signal range has the characteristic double peaked curve shown in Figure 2. The OFF re-
sistance plotted as a leakage current in Figure 3, combined with the ON resistance characteristic of Figure 2, guarantees full ON/OFF operation between the $V+$ and $V-( \pm 15 \mathrm{~V})$ power supply rails.


FIGURE 2. $r_{\text {DS(ON) }}$ vs. $V_{D}$ and Power Supply Voltage


Figure 1. CMOS Schematic Diagram


Figure 3. DG308A: $I_{D(O F F)} \& I_{D(O N)} v s . V_{D}$


Figure 4. DG308A: Device Power Dissipation vs. Switching Frequency

Only residual leakage current flows when the circuit is either ON or OFF resulting in a power dissipation of less than 10 mW . However, as the switch toggles,
the power consumption increases in proportion to the increasing toggle frequency. Figure 4 shows the increase in power dissipation as toggling rate increases.

The actual switching time to turn ON ( $\mathrm{t}_{\mathrm{ON}}$ ) and turn OFF (tOFF) the switch consists of two distinct intervals: propagation delay and switch actuation. During the propagation delay interval, the CMOS logic input control signal amplifies, level shifts and begins to drive the output FET switch contacts. Switch actuation occurs rapidly as current through the switch begins or is interrupted generally occurring within 20\% of the total switching time (see Figure 5). To a first approximation the turn ON time ( t ON ) is independent of the external circuit characteristics; however, turn OFF time (tOFF) depends on external circuit time constants. The ( $90 \%$ - 10\%) settling time portion of switch turn off calculates as:

$$
\mathrm{t}_{\text {settling }}=2.2 \mathrm{R}_{\mathrm{L}}\left[\mathrm{C}_{\mathrm{L}}+\mathrm{C}_{\mathrm{D}(\mathrm{OFF})}\right]
$$

from $90 \%$ to $10 \%$ of $V_{0}$ (see Figure 6). For the load conditions $R_{L}=1 \mathrm{k} \Omega$ and $C_{L}=35 \mathrm{pF}$ :
t settling $=2.2 \times 1 \mathrm{k} \Omega \times(35+8) \mathrm{pF}=95 \mathrm{~ns}$
In order to minimize the external loading effects on the t OFF parameter, the DG308A specification measures between $50 \%$ of the logic control input and $90 \%$ of the output voltage $\mathrm{V}_{0}$ (Figure 5 ), thus only a portion of the settling time ( $70 \%$ of one time constant) is included in the toFF measurement. The additional settling time to the $50 \%$ point of $\mathrm{VO}_{\mathrm{O}}$ is 29 ns .

The turn ON time exceeds the turn OFF time over the full temperature and analog signal range by design. This approach results in guaranteed break-beforemake switch operation in multiplexing applications.


Figure 5. Switching Time Test Circult


LEGEND
A - TURN ON PROPAGATION DELAY
B - TURN ON SWITCH ACTUATION
A+B - TOTAL SPECIFIED TURN ON TIME
C- TURN OFF PROPAGATION DELAY
D - TOTAL SPECIFIED TURN OFF TIME OFF $90 \%$ E - TURN OFF RC DELAY DUE TO R $\times$ ( $C_{D(O F F)}{ }^{+} C_{L}$ )

Figure 6. Switching Time

B.B.M. INTERNAL (DEAD TIME)


Figure 7. Four Channel Analog Multiplexer

## A Four Channel Analog Multiplexer:

The four channel input multiplexer (Figure 7) displays the characteristic dead time achievable between channel selections resulting from $t_{0 N}$ being longer than toff. This desirable dead time (break-beforemake operation) prevents transducer signal sources from being momentarily shorted together during channel selection.

While looking at multiplexing applications of the quad switch array, a few important comments apply to signals occurring outside of the normal analog signal range of $V+$ to $V-$. Often analog multiplexers receive their input signals from sources located far away. The signal sources sometimes pickup transient signals which exceed the $V+$ and $V$ - power rails. Under this condition the DG308A acts as a voltage clamp which can shunt transients up to 30 mA to the $V+$ or V - power supplies. Figure 8 gives a working model of the transient clamping diodes during both switch ON and OFF states. Remember, the DG308A is constructed with a latch proof CMOS process (Reference 1).


RCHANNEL $=100 \Omega$ Max when $\operatorname{IN}_{\mathrm{X}}=" 1 "$
$R_{\text {CHANNEL }}=100>1000 \mathrm{Meg}$ Ohm when $\mathrm{IN}_{\mathrm{X}}=" 0 "$
Figure 8. Typical Single Channel Overvoltage Model

When transient signals exceed the capability of the DG308A's clamping diodes, external protection circuits are required. One of the most often used and effective protection circuits are clamped series input resistors (Figure 9). This circuit has some important subtleties worth mentioning. First, the series resistor combined with the switch input capacitance of 7 pF

## AN83-1

5
Siliconix incorporated
provides a low pass filter action that rapidly attenuates very large fast transient voltages e.g., electrostatic discharge. Second, the series connection of diodes (Zeners) tends to balance the individual leakage currents which could become a serious problem when the circuit operates at high ambient temperatures. Diode leakage current doubles with every $10^{\circ} \mathrm{C}$ increase in temperature. The diode leakage current flowing in the signal path generates undesirable temperature sensitive offset voltages. These offsets cause problems with low level voltage switching applications, e.g. thermocouples. The Zener diodes perform the initial voltage clamping of a transient signal. It turns out that very fast transients, like ESD, are more effectively clamped by zeners than by forward biased diodes. Regarding placement of 8 -bit and 12-bit A/D converters ( $0.2 \%$ and $0.01 \%$ ), let's look at the accuracies attainable in programmable gain amplifiers.


Figure 9. Series Resistance Diode Clamped Overvoltage Protection Circuit

Figure 11 shows a common switchable gain amplifier. This circuit has two gain states X5 and X50. If the analog switch had $0 \Omega$ ON resistance ( $r_{D S(O N)}$ ), the given values of $R_{f 1}, R_{f 2}$ and $R_{1}$ would produce the circuit gains of X 5 when switch 2 was closed and X 50 when switch 2 was open. The rDS(ON) of the analog switch produces a gain error of $0.19 \%$.

Actual switch gain calculation: $\mathrm{r}_{\mathrm{DS}}(\mathrm{ON})=100 \Omega$

$$
\begin{aligned}
& A_{V}(X 50)=\frac{R_{f 1}}{R_{i}+r_{D S(O N)}}+1=\frac{2450 K}{50 K+100}+1 \\
& =49.9021 \\
& (X 50) \text { Gain Error }=\frac{(50-49.9) 100}{50}=0.2 \% \text { error }
\end{aligned}
$$

$$
\begin{aligned}
A V(X 5) & =\frac{R_{f 1} /\left[R_{f 2}+r_{D S}(O N)\right]}{R_{1}+r_{D S}(O N)}+1 \\
& =\frac{2450 K /(217.78 K+100)}{5 K+100}=4.99374
\end{aligned}
$$

(X5) Gain Error $=\frac{5-4.99374}{5} \times 100=0.12$ error


Figure 10. Series Inductance Overvoltage Protection Circuil

The low rDS(ON) of the DG308A allows us to meet the $0.2 \%$ accuracy requirement imposed by the 8 -bit A/D converter. Note that the percent error in gain accuracy is larger in the high gain (X50) rather than the low gain mode (X5).

The circuit of Figure 11 also has a dummy switch (SW1), which is always closed to provide some temperature tracking between the feedback resistors and input resistors. The rDS(ON) of most analog switches has a positive temperature coefficient of $0.7 \%$ per degree centigrade. The rDS(ON) will double if the temperature increases by $140^{\circ} \mathrm{C}$.

In order to achieve the $0.01 \%$ accuracy requirement of a 12-bit A/D converter measuring system, the programmable gain circuit can be rearranged which almost eliminates the rDS(ON) gain sensitivity. The circuit of Figure 12 achieves the required $0.01 \%$ gain
accuracy by placing the analog switch in series with the high input impedance of the FET op amp. In this circuit gain accuracy is determined by the resistor ratios, which can be chosen to properly track over the operating temperature range. It turns out the weak component of the circuit (Figure 12) becomes rDS(ON) the op amp due to its input offset and CMR capability.

The circuit (Figure 12) also provides high input impedance and non-inverting operation. Additionally, using suitable wide band-width clamping Zener diodes between the series resistor and analog switch is not preferred since this would increase offset error generation due to the differential diode leakage flowing across the series resistor causing an lxr offset error voltage.


Figure 11. Programmable Gain Amplifier

One disadvantage of the series input resistor protection circuit, in Figure 9, is the increased total resistance in the signal path which will increase system noise pickup, thus degrading effective transducer signal-to-noise ratio. An alternate fast transient protection circuit shown in Figure 10 does not increase total transducer resistance but still dampens fast transients. Taking advantage of the basic properties of lossy inductance, the ferrite bead allows signal frequencies generally close to D.C. (e.g. thermal couple) to pass through the system to the amplifier. The low frequency resistance of the ferrite bead surrounding the signal lead is very low which minimizes the additional resistive contribution to the transducer signal-to-noise ratio. The high frequency operation of the series lossy inductance combined with the input
capacitance of the analog switch provide a very effective damped two-pole low-pass filter. Basically, the inductor blocks the high voltage transient from passing to the analog switch. Additionally, the lagging current passing through the inductor to a first approximation integrates according to:
$i_{L}=$ transient time $V_{I N}-V_{\text {switch }} \approx 0 \mathrm{dt}$.
So far we have been discussing the transient handling capability of the DG308A at the source or drain terminals. The logic inputs ( $\mathrm{N}_{\mathrm{X}}$ ) have protection circuits shown in Figure 1. The protection circuit will stand off input voltage transients going positive to 22 V or negative to 44 V with respect to the $\mathrm{V}+$ power supply terminal. The power supply terminals will handle 44 V transients from $V+$ to $V-$, which translates to 22 V for a dual supply application.


Figure 12. Precision Weighted Resistor Programmable Gain Amplifier

## Important Applications Of The DG308A

The quad single-pole single-throw DG308A is a generalized building block found in several types of electronic test equipment. Some of the electronic equipment using analog switches include intelligent instruments, computer peripheral equipment, and automatic test equipment.

We will be looking at some of the basic circuits found in these applications including programmable gain amplifiers, peak detection, velocity integrators, remote switching, and programmable filters.

## Programmable Gain Circuits:

One of the most important analog circuits found in intelligent instruments and automatic test equipment are the programmable amplifiers and programmable attenuators. The programmable gain amplifier scales the measured signal into the full-scale range of the instruments analog-to-digital converter. Consequently, the programmable gain amplifier should have better accuracy than one-half of the least significant bit of the system's A/D converter. For an 8 -bit A/D converter, $1 / 2$ LSB represents $0.2 \%$ of fullscale.

For a 12-bit A/D converter, $1 / 2$ LSB represents $0.01 \%$ of full-scale. Keeping in mind the accuracy requirements, op amp frequency response and settling time can be easily optimized. In this circuit design it was not necessary to make rDS(ON) small compared


Figure 13. Precision Programmable Amplifier
to the gain setting resistor values. Consequently, the gain setting resistor values can be reduced until the op amp can no longer drive the total resistive load. Constructing Figure 13 (only resistor values change from Figure 12) proved that not only settling time improved, but so was the magnitude of the ever present charge injection of the analog switch. Figure 14a to 14b shows the improvement in settling time when the total divider resistance is decreased by an order of magnitude. We quantify the magnitude of charge injection originating from the analog switch in terms of $Q$ (pico-Coulombs). The DG308A injects approximately 35 pC of charge during every switch transition.

If the amplitude of the charge injection caused transients is still objectionable, the addition of an extra buffer amplifier results in the charge compensated circuit of Figure 15.


Figure 14. Logic Timing


Figure 15. Charge Compensated Inverting Programmable Gain Amplifier

## Peak Detector Applications:

The basic peak detector circuit shown in Figure 16 utilizes the DG308A as a zero-offset reset switch. That is, no voltage will be left on the capacitor after reset. A maximum of $\pm 10 \mathrm{~V}$ may be discharged directly by the DG308A since it has a maximum switch current rating of 100 mA for 1 ms . Capacitor values up to $10 \mu \mathrm{~F}$ maximum are allowed. This peak detector circuit is commonly found in computer disk and tape drive equipment.


Figure 16. Basic Peak Detector

## Integrators:

Velocity integration used in motor head positioning circuits takes advantage of settable time integrators such as Figure 17. This circuit results in precise linear integration since the set point is determined by the set voltage and $R_{3} R_{2}$ ratio.


FEATURES

- MINIMAL INTEGRATION ERROR DUE TO LOW CHARGE FEED THROUGH
- Low leakage

Figure 17. Three Mode Integrator

## Programmable Filters:

An active filter is sometimes used at the front end of programmable test equipment. The first order active filter shown in Figure 18 can digitally select four different break frequencies. In order to minimize the effect of switch capacitance on frequency response,the DG308A is located between the low output impedance of the op amp and the frequency determining feedback capacitors.


The $100 \Omega$ rDS(ON) of the DG308A results in an outside of selected frequency range maximum attenuation of 40 dB .

## REFERENCE:

1. Analog Switches and Their Applications, June 1980, AN75-1, pg. 7-57.

$A_{L}$ (VOLTAGE GAIN BELOW BREAK FREQUENCY)

$$
=\frac{R_{3}}{R_{1}}=100(40 \mathrm{~dB})
$$

$f_{c}($ BREAK FREQUENCY $)=\frac{1}{2 \pi^{R_{3} C_{x}}}$
$f_{L}\left(\right.$ UTILITY GAIN FREQUENCY) $=\frac{1}{2 \pi C_{X}}$
MAX ATTENUATION $=\frac{r_{D S(O N)}}{10 \mathrm{k}}=-40 \mathrm{~dB}$

Figure 18. Active Low Pass Filter with Digitally Selected Break Frequency

Siliconix
incorporated

## FUNCTION/APPLICATION OF THE L161 MICROPOWER COMPARATOR

## INTRODUCTION

The L161 is a monolithic quad micropower comparator with an external control for varying its AC and DC characteristics. The variation of a single programming resistor will simultaneously alter parameters such as supply current, input bias current, slew rate, output drive capability, and gain. By making this resistor large, operation at very small supply current levels and power dissipations - typically in the low microwatt region - is possible. The L161 is therefore ideal for systems requiring minimum power drain, such as battery-powered instrumentation, aerospace systems, CMOS designs, and remote security systems.

## Description

The L161 is fabricated using standard bipolar processing. The circuit (Figure 1) is composed of five major blocks - four comparators and a common bias network. $Q_{1}-Q_{6}$ and $D_{1}$ form a Darlington differential amplifier with double-to-single ended conversion. $Q_{6}$ is a dual current source whose outputs are exactly twice the current flowing through $Q_{8}$. The collector current of $Q_{8}$ is a function of the current supplied externally to $Q_{9}-Q_{10}$, which in turn is known as the set current or ISET. This set current is established by a resistor connected between the ISET terminal and a voltage source, most commonly the
positive supply. $Q_{11}$ prevents excessive current from flowing through $Q_{9}$ and $Q_{10}$ in the event the ISET terminal is shorted to the positive supply; it has no effect on circuit operation under normal conditions.

The set current can be expressed as:

$$
\begin{equation*}
I_{S E T}=\frac{\left[(+V)-\left(2 V_{B E}\right)-(-V)\right]}{R_{S E T}} \tag{1}
\end{equation*}
$$

where $+V$ is the voltage to which the control resistor is connected, -V is the negative supply voltage, $\mathrm{V}_{\mathrm{BE}}$ is the base emitter drop of $Q_{9}$ or $Q_{10}$ (about 0.7 V ), and RSET is the value of the external control resistor or set resistor. Equation 1 is simply a derivative of Ohms law. There is also an analytical relationship between ISET and the total supply current:
$I_{\text {SUPPLY }}=\left[I_{\text {SET }}\right.$ (current sourced by $Q_{6}$ to $Q_{8}$ ) $+2 I_{\text {SET }}$ (current sourced to the differential amplifier by $Q_{6}$ )
$+2 I_{\text {set }}$ (current sourced to the comparator output by $Q_{6}$ ]
X 4 (the total numbers of comparators)
$+I_{\text {SET }}$ (current sourced through $Q_{11}$,
$Q_{10}$, and $Q_{9}$ to $-V$ )
$=\left[I_{S E T}+2 I_{S E T}+2 I_{\text {SET }}\right] \times 4+I_{\text {SET }}$
$=21 l_{\mathrm{SET}}$


Figure 1. Schematic of One Channel of the L161 Plus the Common Blas Network

The output current pulldown capability ( OL ) of the L161 is about 2 orders of magnitude greater than the high output drive current, (ОН), which allows wireORing the outputs. $\mathrm{I}_{\mathrm{OH}}$ is simply the current sourced by $Q_{6}$ :

$$
\begin{equation*}
\mathrm{IOH}_{\mathrm{OH}}=2 \times\left.\right|_{\mathrm{SET}} \tag{3}
\end{equation*}
$$

IOL is found by multiplying the current sourced by the collector of $Q_{6}$ by the gain of $Q_{7}$ :

$$
\begin{equation*}
I_{O L}=\beta\left(Q_{7}\right) \times 2 I_{S E T} \tag{4}
\end{equation*}
$$

The beta of $Q_{7}$ is about 75-150.
Input bias current is a function of the betas of input devices $Q_{1}-Q_{2}$ and $I_{\text {SET }}$. This is difficult to express analytically because $\beta$ varies greatly with both processing and collector current; however it is roughly proportional to the set current and can easily be determined experimentally (see Figure 2 ).


Figure 2. Input Blas Current vs. Supply Current

Gain varies logarithmically with changes in supply voltage and linearly with changes in set current. Primary causes are the decrease in output impedance of $Q_{7}$ with decreasing supply voltage and an increase in transistor betas with increasing set current. Other AC parameters such as slew rate and transition time are also affected by set current; however current dependent parameters such as beta and chip capacitances make mathematical expressions imprecise. These relationships have been determined empirically and are presented in Figures 3 and 4.

The designer's ability to program the key parameters of the L161 enables him to program just enough supply current to meet his design objectives. This coupled with the L161's performance using only microwatts of power makes it ideal for any micropower or battery-powered system, as well as a replacement for existing higher power comparators. The following applications illustrate the flexibility and unique capabilities of the L161.


Figure 3. Slew Rate vs. Supply Current


Figure 4. Rise and Fall Times vs. Supply Current With One CMOS Load

## Micropower Applications

A classic comparator application is the doubleended limit detector or window comparator shown in Figure 5. Vout is high whenever the input voltage is within the two limits. Because the Darlington input stage extends the common-mode input range below

Siliconix incorporated
the negative supply, the lower limit may be as low as -0.4 V with the V - terminal at ground. A comparison about ground is therefore possible with only one supply.


Figure 5. Double-Ended Limit Comparator with Wire OR'd Outputs

The L161 is especially suited for this application because of its wire-OR capability; low output on either comparator will pull both outputs to ground. For this example a supply current of $90 \mu \mathrm{~A}$ was chosen to provide a slew rate of about $5 \mathrm{~V} / \mu \mathrm{s}$. If greater output drive current or decreased transition times are needed, lower R SET.

The zero crossing detector shown in Figure 6 is useful in sine wave squaring circuits and A/D converters. This circuit also takes advantage of the L161's ability to detect signals below its negative rail, so only a positive supply is needed. The positive input may either be grounded or connected to a nulling voltage which cancels input offsets and enables accuracy to within microvolts of ground. The CMOS output will switch to within a few millivolts of either rail for an input voltage change of less than $200 \mu \mathrm{~s}$.


Figure 6. Zero Crossing Detector

The circuit in Figure 6 may be modified to produce a line receiver (Figure 7). The trip point is set half way between the supplies by $R_{1}$ and $R_{2} ; R_{3}$ provides over 200 mV of hysteresis to increase noise immunity. With $800 \mu \mathrm{~A}$ of quiescent supply current the maximum frequency of operation is about 300 kHz . If response to TTL levels is desired, change $\mathrm{R}_{2}$ to $39 \mathrm{k} \Omega$. The trip point is now centered at 1.4 V .


Figure 7. CMOS LIne Receiver

Mating the L161 with CMOS logic is natural since the L161 draws microamps from a single 5 V supply. However, the L161 will also drive TTL when a suitable pull-up resistor is provided. Figure 8 shows this combination. Total power drain of the circuit is much heavier due to the presence of the 7401. Propagation delays through the circuit are about $1 \mu \mathrm{~s}$.


Figure 8. Driving TTL

In many situations further power savings can be achieved by reducing or eliminating I SET during part of the operating time. This is desirable, for example, when a system is multiplexed at a low duty cycle. The L161 may be strobed off completely by reducing $I_{\text {SET }}$ to zero as shown in Figure 9. The 3N163 Pchannel MOSFET is OFF when the strobe input is high so no set current flows into the L161. For a low strobe input, the 3N163 turns ON, pulling R SET to the positive supply and turning on the comparator. The drain-source resistance of the 3N163 (250 $\Omega$ ) is negligible compared to R SET. If the negative supply terminal of the L161 is returned to ground, the 3N163 may be eliminated and RSET connected directly to the output of a CMOS gate. When the L161 is strobed OFF, its outputs assume a high-impedance state; this "three state" operation facilitates the connection of many outputs to a single bus.


Figure 9. Strobing the L161 ON and OFF

The L161 will switch itself into a standby mode if one of its outputs is connected to the ISET terminal as illustrated in Figure 10.




Figure 10. Switching the L161 to a Low Current "Standby" Mode

The diode blocks current when the output of $A_{1}$ is HIGH, and operation of the other three comparators is normal. When the output goes low, however, the IN914 conducts most of ISET to the negative supply. $I_{O L}$ is therefore nearly equal to $I_{\text {RSET }}$, and (from Equations 2 and 4),

$$
\begin{align*}
I_{\text {SUPPLY }} & =21 \mathrm{I}_{\text {SET }} \text { (actual) }  \tag{5}\\
& =\frac{21 \mathrm{I} \mathrm{IOL}}{2 \mathrm{~B}}=\frac{\mathrm{I}_{\mathrm{SET}}}{10}
\end{align*}
$$

if a $\beta$ of 105 is assumed. Equation (5) states that the supply current of the L161 is reduced from $21 \times$ $I_{\mathrm{R} 1}$ (normal operation) to $\mathrm{I}_{\mathrm{R} 1} / 10$, a factor of 210 (or twice whatever $\beta$ of $Q_{7}$ is). Total supply drain is simply the current through R RET. This circuit has an important advantage over the previous strobe circuit: even though the L161 is operating at a greatly reduced supply current, it is still ON and continues to function. If a lesser reduction in supply current is desired, connect a resistor in series with the diode.

Figure 11 shows an L161 low battery indicator which flashes an LED when the battery voltage drops below a certain threshold. The 2 N4274 emitter-base junction serves as a zener which establishes about 6 V on the L161's positive input. As the battery dies, the voltage at the negative input drops more quickly; when the low battery threshold (typically 7.5 V ) is
reached, the L161 output goes HIGH. This turns on the FET lington, which discharges $\mathrm{C}_{1}$ through the LED. The interval between flashes is roughly equal to $\mathrm{R}_{1} \mathrm{C}_{1}$, which in this case is 2 seconds. By flashing the LED at a very low duty cycle, this circuit gives a low battery warning with only $10 \mu \mathrm{~A}$ average power drain.


Figure 11. A Low Battery Indicator


Figure 12. Squarewave Oscillator

## Waveform Generators

Figure 12 is a square wave generator which is operable to over 100 kHz while Figure 13 depicts the typical frequency vs capacitance performance of the circuit. The low frequency limit is determined only by the size of $\mathrm{C}_{1}$. Frequency is constant for supply volt-
ages down to +5 V ; below that the charging rate of $\mathrm{C}_{1}$ in the positive direction is determined by $\mathrm{IOH}_{\mathrm{O}}$ and not $R_{4}$. For lower voltage operation, increase $R_{4}$ (and lower C accordingly) or decrease R SET.


Figure 13. Frequency vs. the Value of for the Squarewave Oscillator

To generate pulses the positive and negative charging rates of the capacitor must be unequal. Figure 14 illustrates a method using diodes and unequal resistors. The duty cycle of the output pulse is equal to $R_{4} /\left(R_{4}+R_{5}\right) \times 100 \%$. For duty cycles of more than $50 \%, D_{1}$ can be eliminated and the duty cycle set according to the formula,

$$
\begin{equation*}
\text { duty cycle }=\frac{R_{4}+R_{5}}{R_{4}+2 R_{5}} \tag{6}
\end{equation*}
$$

A similar analysis could be made for eliminating $D_{2}$ when $t<50 \%$. Figure 13 may be used to determine frequency ( $=1 /$ period) if $1 / 2\left(R_{4}+R_{5}\right)=100 \mathrm{k} \Omega$.

The versatile two phase clock generator of Figure 15 uses two L161's to generate pulses of adjustable widths and phase relationships. $\mathrm{IC}_{1}$ is the heart of a ramp generator which feeds two variable window comparators formed by $I C_{2 A}-I C_{2 B}$ and $I C_{2 C}-I C_{2 D}$ respectively. The voltage on pin 1 of $I C_{2 A}$ ramps up as $C_{1}$ charges through $R_{1}$. When this voltage exceeds approximately 5 V (the potential on pin 2 of ${ }^{I C} C_{1 A}$ ), the output of $I C_{1 A}$ goes HIGH, forcing $I C_{1 B}$ and $\mathrm{IC}_{1 \mathrm{C}}$ LOW. $\mathrm{C}_{1}$ is quickly discharged by $\mathrm{IOL}_{\mathrm{O}}$ of $\mathrm{IC} \mathrm{C}_{1 \mathrm{~B}}$, and the comparators reset to their normal state ( $\mathrm{IC}_{1 \mathrm{~A}}$ LOW, $I C_{18}$ and $\mathrm{IC}_{1 \mathrm{C}} \mathrm{HIGH}$ ).


As the ramp rises, its value passes through the two windows defined by the differences between the voltages on $R_{4}$ and $R_{5}$ in the case of $\phi_{1}$, and $R_{6}-R_{7}$ for $\phi_{2} . \mathrm{IC}_{2}$ is set for a supply current of $20 \mu \mathrm{~A}$; at this level its slew rate is too slow for the window comparators to respond to the fast negative transition of the ramp. By adjusting $R_{4}-R_{6}, \phi_{1}$, and $\phi_{2}$ may be set for any width up to the period of the ramp (Figure 16 contains typical waveforms). If longer pulse lengths are needed, increase $\mathrm{C}_{1}$ since t (ramp) $=0.7 \mathrm{R}_{1} \mathrm{C}_{1} \quad$ (neglecting $\mathrm{I}_{\mathrm{OH}}$ of $\mathrm{I}_{\mathrm{C} 1 \mathrm{~B}}$ and $\mathrm{I}_{\mathrm{C} 1 \mathrm{C}}$ ). A higher rep rate is obtained by lowering $C_{1}$ but $R_{S 1}$ and $R_{\text {S2 }}$ may also need to be lowered to insure $I_{1}$ and $\mathrm{IC}_{2}$ have adequate slew rates.

Figure 14. Pulse Generator


Figure 15. A Versatile $2 \phi$ Pulse Generator


Figure 16. Waveforms of the Two Phase Pulse Generator


Figure 17. A Regulated DC to DC Converter

Figure 17 is a low power DC to DC converter obtained by adding a flyback circuit to the square wave oscillator. Operating frequency is 20 kHz to minimize the size of $L_{1}$ and $C_{2}$. Regulation is achieved by zener diode $\mathrm{D}_{2}$; when the output is less than -12 V , the zener breaks down and discharges $\mathrm{C}_{1}$ slightly which reduces the duty cycle of the oscillator below $50 \%$. Maximum current available before the converter drops out of regulation is 5.5 mA at an overall efficiency of $71 \%$. With no load the converter draws $590 \mu \mathrm{~A}$.

## Operational Amplifiers

While designed primarily as a comparator, the L161 will perform as an op-amp if proper compensation is applied. Figure 18 is a simple gain of 100 amplifier with a gain-bandwidth product of 20 MHz ! The primary limitation in the performance is the low slew rate ( $0.3 \mathrm{~V} / \mu \mathrm{s}$ ) imposed by $\mathrm{IOH}_{\mathrm{O}}$ charging $\mathrm{C}_{\text {COMP }}$. The effects of slew rate and compensation are shown in Figure 19.


Figure 18. The L161 as an $\times 100$ Operational Amplifier


Figure 19. Frequency Response and Maximum Output for the X 100 Op Amp

A lower gain amplifier requires a larger CCOMP, which in turn further reduces slew rate. For this reason it may actually be advantageous in certain cases to lower the gain by placing a resistive divider at the input rather than raising $R_{1}$. Figure 20 shows a 700 microwatt $\times 10$ op amp whose slew rate is $0.02 \mathrm{~V} / \mu \mathrm{s}$ and is 3 dB down at 100 kHz .


Figure 20. A Micropower X10 Op Amp

Siliconix
incorporated

# DG300A Series Analog Switch Applications 

Thomas J. Mroz

Revised December 1984

## INTRODUCTION

To round out its analog switch line, Siliconix has introduced the DG300A to DG307A analog switch family. The DG300A to DG307A switches were designed to approach the industry standard DG180 family of JFET switches in performance while keeping the economy and low power of CMOS circuitry, and offer fast switching (typically < 150 ns ) and low ON resistance (< $50 \Omega$ ). Four switch functions, (dual SPST, SPDT, dual DPST, dual SPDT) are offered with TTL or CMOS compatible logic input options. The low ON resistance, fast switching speed and low power of these switches makes the DG300A family an excellent choice for sample and hold, digital-to-analog converters, and multiplexing elements as well as other applications requiring low offsets, fast charging of capacitors and fast switching of analog signals. The SPDT functions offer break-before-make action which aids in simplification of system design.

## DG300A Family Switch Structure

Figure 1 shows a partial schematic of a DG300A switch.

Device Q1 along with the Zener diode provide the input protection. This is accomplished by Q1 being turned off whenever the input voltage exceeds the positive supply ( $\mathrm{V}+$ ) and by the Zener breakdown whenever the input goes more negative than V+ - $V_{\text {ZENER }}$. Q2 and Q3 form the first input buffer and are designed to set the proper input threshold. The DG300A to DG303A thresholds are typically between 1.5 and 2.5 V and are designed to interface with TTL gates employing pullups to +5 V . These switches can also be driven from CMOS gates using 5 to $15 \vee$ supplies. If $15 \vee C M O S$ drive is available, faster switching can be accomplished by using the CMOS input DG304A to DG307A switches.

DG304A to DG307A switch inputs have thresholds typically between 4 V and 6 V with $\pm 15 \mathrm{~V}$ supplies and are designed to interface with inputs switching between ground and the +15 V supply. Q4 through Q15 form additional buffers and create the necessary driving voltages for the switch devices, Q16 and Q19. Q17 and Q18 are referred to as being body snatchers, not because of midnight escapades, but because they connect the body of Q19 to either its source or the negative supply. This reduces the ON resistance and the OFF leakage of this device.


FIgure 1.

## PERFORMANCE CHARACTERISTICS

## Switching Time

In measuring switching time it is important to remember that the turn-off time as seen at the load is highly dependent on the load time constant. The switching time test circuit is shown in Figure 2 below.


Figure 2. Switching Time Test Circuit

Turn-on time in the circuit shown in Figure 2 is governed primarily by the logic delay path and the rDS(ON) of the switch. The rDS(ON), CLOAD time constant is normally shorter than the $R_{L} C_{L}$ time constant. The two time constants are:
$\frac{r_{D S(O N)} \times R_{L}}{r_{D S(O N)}+R_{L}} \times C_{L}$ for toN and $R_{L} \times C_{L}$ for tofF
These two time constants determine rise and fall times of the analog switch. When the switch is driving
a high impedance, high capacitance load such as that shown in Figure 3, which is the input of a summing amplifier having some noise filtering, it may be necessary to add a second switch (Figure 4) for rapid discharge of the filter capacitor thus preventing offsets from occurring at the summing amplifier output.


Figure 3. Summing Amplifier


Figure 4. Improving Summing Amplifier

## Channel ON Resistance

Another important specification of an analog switch is the channel ON resistance, rDS(ON). The rDS(ON) of the DG300A family of switches is typically below $40 \Omega$ over the operating temperature range.

The two figures below show variations of $\mathrm{rDS}(\mathrm{ON})$ with respect to temperature (Figure 5) and supply voltage applied to the switches (Figure 6).


Figure 5. $r_{D S(O N)}$ vs. $V_{D}$ and Temperature


Figure 6. $r_{D S(O N)}$ vs. $V_{D}$ and Power Supply Voltage

As shown by Figure 5, rDS(ON) increases as temperature increases. This is a typical FET characteristic due to the decreasing conductivity of silicon as temperature increases. This decrease in conductivity is due to the shortening of the mean free path seen by the majority carriers of the device. The change of switch resistance with respect to temperature is approximately $0.1 \Omega /{ }^{\circ} \mathrm{C}$.

Figure 6 also shows rDS(ON) variations with respect to analog signal voltage as a function of supply voltages. Supply variations are important because the maximum gate drive available for the switch output
devices is determined by the supply voltages. Thus the change in $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ is proportional to the change in supply voltage.

The variation of $\mathrm{rDS}(\mathrm{ON})$ with respect to the analog voltage is due to the variation in the gate-source voltage of the "ON" switches as shown in Figure 7.


Figure 7. Resistance vs. Source Voltage of P-Channel and N-Channel FETs

In Figure 8, the complementary output pair (for illustrative purposes) is shown in a very basic schematic. When the switch is $O N, G_{1}$ is tied to the negative supply and $G_{2}$ is tied to the positive supply. $V_{D 1}=$ $V_{S 1}=V_{S 1}=V_{S 2}$. In order to understand the variation of $\mathrm{rDSS}_{(O N)}$ with respect to analog voltage, the complementary pair will be broken apart and the rDS(ON) of each device with respect to analog voltage examined.


Figure 8. Complimentary Output Devices (Simplified)

As Figure 7 indicates, the N -channel device with its gate tied to +15 V , begins to turn ON as its source voltage drops a threshold voltage below +15 V . Thus as the analog voltage decreases from +15 V to $-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{Gs}}$ increases from 0 V to 30 V , thus increasing the channel conductivity. The P-channel device has its gate tied to -15 V , thus as the analog signal increase from -15 V to +15 V , its $\mathrm{V}_{\mathrm{GS}}$ goes from 0 V to -30 V . This results in a decreasing channel resistance. The switch resistance is the parallel combination of these two devices and the bottom curve in Figure 7 results.

## APPLICATIONS

The DG300A series of analog switches, having fast switching and low rDS(ON), lend themselves to applications such as sample and hold and high speed multiplexing. Low rDS(ON) also means small offsets when switching integrators or amplifiers. Nearly constant ON resistance also means lower distortion when switching into lower impedance loads.

## Charging and Discharging Capacitors

When charging or discharging capacitors, it is important not to exceed maximum ratings of the switch. Current through the switch must be limited to 30 mA continuous or a 100 mA pulse for 1 millisecond or less having a $10 \%$ duty cycle. Exceeding maximum ratings could mean poorer reliability than could otherwise be expected. One method of preventing excessive current is by using current limiting resistors in series with the switch as shown in Figure 9. If voltage differentials between the switch input and the capacitor are small, these resistors may not be necessary because the switch resistance itself would be sufficient to limit current.

In the integrator of Figure $10, R_{L}$ controls the discharge rate of the capacitor. During reset to zero V , the reset switch is closed and the start/stop switch is open. Opening the start/stop switch with the reset open will hold the output of the integrator at its present value.


Figure 9. Using Current Limiting Resistors In Capacitive charge/Discharge Circuits

$R \leq 50 \Omega$
$50<R_{L}<100$ FOR 15 VOLT OUTPUT SWINGS

Figure 10. Integrator with Analog Reset and Start/Stop Capability

## Charge Cancellation

Figure 11 shows a sample and hold circuit using the DG303A dual SPDT switch. Any analog switch when opened will inject charge into the source and drain nodes due to gate to source and gate to drain capacitance. This charge when injected into a sample and hold capacitor will create offset errors in the sample and hold output during hold. This error can be eliminated using another switch to inject charge into a small storage capacitor ( 200 pF ) during the same period which is then subtracted off during the hold period.


Figure 11. Sample and Hold

Fast switching times and low rDs(on) of the DG303A allow fast data acquisition with acquisition times of $3 \mu \mathrm{~s}$ possible.

## Fast Data Multiplexing

switches are ideal for fast multiplexing of data. Figures 12, 13, and 14 are applications of various DG300A switches employing their high speed in switching data.

Having high switching speed, the DG300A series


Figure 12. Basic Switched Differential Amp


Figure 13. 2-Channel to 1-Channel Chopping Differential Amplifier With Position Adjustment

The high switching speed of the DG304A is taken advantage of in the 64 -channel two level multiplex system of Figure 14. This circuit employs 4 each DG506A 16-channel multiplexers as the first MUX level and uses the high speed DG304A's in the second level to switch between DG506A outputs. CMOS digital logic forms the address logic for the multiplexers as well as the DG304's.

As one multiplexer is being sampled at the output, the other multiplexers are being switched to the next address line. This allows the overall system transition time to be shortened from $1.5 \mu \mathrm{~s}$ to $0.25 \mu \mathrm{~s}$. The two level system also lowers output node capacitance and output leakage (refer to Reference 5 for details).

## Battery or Low Power Applications

The DG300A series of switches are inherently low power and are ideal candidates for applications using battery supplies. Figure 15 shows the variation of device power dissipation versus the switching frequency of the switch. It can be seen that in low frequency switching the power dissipation is negligible. One application for which this switch is ideal is in autoranging circuits for battery operated Digital Volt Meters.

Figure 16 is the schematic of a binary addressed amplifier in which the gain increases by decades as the binary input decreases from 1,1 to 0,0 . Its minimum gain, as shown in the table, is 1 and its maximum gain is 1000 . Since the switch is static in this type of amplifier the power dissipation of the switch will be less than a tenth of a milliwatt.

Siliconix
incorporated
AN76-6


Figure 14. 64-Channel 2-Level Multiplex System Using DG304A as High Speed Switches


Figure 15. Device Power Dissipation vs. Switching Frequency


Figure 16. Low Power Binary to $10^{n}$ Gain Low Frequency Amplifier

The low power of the DG307A also makes it ideal for use with the low power programmable triple op amp, the L144, in an active filter. Figure 17 shows the use of the DG307A in a switchable center frequency ac-
tive filter, allowing a decade change in center frequency. Additional information on the L144 and the active filter circuit can be found in References 6 and 7.

Siliconix
incorporated


Figure 17. Low Power Active Filter with Digitally Selectable Center Frequency

## Table 1

Design Procedure for the State Variable Active filter
Given: fo (Resonant Frequency),
$H_{0}$ (Gain at the Resonant Frequency) and Q0

## STANDARD DESIGN

(Assumes Infinite Op-Amp Gain)

1. Chose $C_{1}=C_{2}=C, A$ CONVENIENT VALUE
2. LET $R_{1}=R_{2}=R$
3. THEN $R=\frac{1}{2 \pi \times f_{0} \times c}$
4. $\mathrm{CHOOSE} \mathrm{R}_{11}=\mathrm{R}_{12}=K \mathrm{~K}$,

WHERE $\mathrm{R}_{11}, \mathrm{R}_{12}=\mathrm{A}$ CONVENIENT VALUE

$$
\text { AND } K=\frac{H_{0}}{Q_{0}}
$$

IF HO IS UNIMPORTANT (i.e., GAIN CAN BE ADDED BEFORE AND/OR AFTER THE FILTER), CHOOSE K = 1
5. LET R $_{\mathrm{Q} 1}=\mathrm{A}$ CONVENIENT VALUE
6. THEN $R_{Q 2}=\frac{R_{Q 1}}{(2+K) \times Q_{0}-1}$

A $\left(f_{0}\right)=$ THE NOMINAL OP AMP GAIN AT THE RESONANT FREQUENCY.

GBWP $=$ THE NOMINAL GAIN-BANDWIDTH PRODUCT OF THE OPERATIONAL AMPLIFIER


Figure 18. Long Term Supply Standby


Figure 19. Short Term Supply Standby

An advantage of the DG304A to DG307A family of switches, due to their low power consumption, is the
ability to use batteries or capacitors to supply standby power to the switch. In this way errors at analog output and shorting of signals can be avoided when supply power fails. This method would also prevent loading of the analog signal by the switch which could prevent the use of the signal in other portions of a system. Figure 18 and 19 show methods of implementing standby power.

Battery lifetime should be well over 1 year with continuous standby.

## Thermocouple Applications

Because silicon in contact with aluminum creates a thermocouple, low power dissipation by the integrated analog switch will mean lower offset voltages added to thermocouple voltage. Thus, lower power dissipation translates into better potential accuracy. The DG300A series of analog switches do quite well in this type of application. Figure 20 shows a typical schematic of a thermocouple switching circuit. It is necessary to switch the thermocouples differentially in order to cancel any thermal offsets due to the switch.

## Single Supply Operation

The DG300A series of analog switches will switch positive analog signals while using a single positive supply. This will allow use in many applications where only one supply is available. The trade-offs (or performance given up) while using single supplies are: 1) Increased rDS(ON); 2) slower switching speed. Typical curves for aid in designing with single supplies are supplied in Figures 21 to 23. As stated in the absolute maximum ratings section of the data sheet, the analog voltage should not go above or below the supply voltages which in single supply operation are $\mathrm{V}+$ and 0 V .


Figure 20. Thermocouple Multiplexing


Figure 21. $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ vs. Analog and Positive Supply Voltage With V-=0 V


Figure 22. Switching Time vs. Power Supply Voltage

Siliconix
incorporated


Single Supply Range:
( $\mathrm{V}-=\mathrm{GND}$ )
$\mathrm{V}+:+5 \mathrm{~V}$ to +25 V
Analog Signal Range:
$\mathrm{V}-\leq \mathrm{V}_{\text {ANALOG }} \leq \mathrm{V}_{+}$

Figure 23. Input Threshold Voltage vs. Positive Supply


Figure 24. Switching Single Supply Amplifiers Using the DG300A


Figure 25. Single Supply Op Amp Switching

As shown in Figure 26 when switching capacitor-coupled analog signals, the coupling capacitor should appear either before or after but not on both sides of
the switch. This is necessary to keep a positive bias on the switch drain and source when the switch is turned on.


Figure 26. Proper Methods for Interfacing Capacitive Coupled Outputs to Analog Switches


Figure 27. Low Power Non-Inverting Amplifier with Digitally Selectable Inputs and Gain


Figure 28. Low Power Inverting Amplifier with Digitally Selectable Gain

Siliconix incorporated

TTL LOGIC DIGITAL INPUT LOW $=$ NON-INVERTING


Figure 29. Polarity Reversing Low Power Amplifier

$R_{\text {SET }}$ programs L144 power dissipation, gain-bandwidth product.
Refer to AN73-6 and the L144 data sheet
Voltage gain of the Instrumentation amplifier is:

$$
A_{V}=1+\frac{2 R_{2}}{R_{1}}\left(\operatorname{In} \text { the circuil shown, } A_{V 1}=10.4, A_{V 2}=101\right)
$$

13

Figure 30. Low Power Instrumentation Amplifie Digitally Selectable Inputs and Gain

## REFERENCES

1. Lee Shaeffer, "CMOS Analog Switches - A Powerful Design Tool," Siliconix Application Note AN75-1, July 1975.
2. Gary Dixon, "Analog Switches in Sample and Hold Circuits," Siliconix Application Note AN74-2, Jan. 1976.
3. Gary Grandbois, "Build an Autoranging DMM with the LD130 A/D Converter," Siliconix Design Aid DA76-3, June 1976.
4. "Siliconix Analog Switch Data Book", June 1976.
5. J. Jenkins, "IC Multiplexer Increases Analog Switching Speeds", Siliconix Application Note AN73-2, April 1976.
6. Marvin K. Vander Kooi, "L144 Programmable Micro-Power Triple Op Amp", Siliconix Application Note AN73-6, Jan. 1975.
7. Lee Shaeffer, "Op Amp Active Filters - Simple to Design Once You Know the Game", EDN Magazine, April 20, 1976.

Siliconix
incorporated

# CMOS ANALOG SWITCHES A POWERFUL DESIGN TOOL 

## INTRODUCTION

Siliconix CMOS analog switches combine large voltage handling capability, low power dissipation, low leakage, and direct TTL/CMOS interface capability for maximum design flexibility. In addition, a family of multiplexers is available which provides binary decoding on the chip for system simplicity. This application note describes the Siliconix CMOS DG20X switch family and DG50X multiplexers. It offers circuits which illustrate their capabilities.

## Properties of CMOS

CMOS (Complementary Metal-Oxide-Semiconductor) combines P -channel and N -channel enhancementmode FETs in a common substrate. P-channel en-hancement-mode FETs have a negative threshold voltage (the gate must be several volts more negative than the source or drain in order for current to flow between the source and the drain), while N channel FETs have a positive threshold (Figure 1). When a P-channel FET is used as a switch (standard PMOS devices), the gate is held at the negative supply when in the ON condition, and the FET conducts for most voltages applied to the source. However, when the source voltage approaches the negative supply, the resistance approaches infinity. The result is a dead-band equal to the threshold voltage of the FET.

This problem is overcome by connecting an N -channel FET in parallel with the P-channel device. The N channel gate is tied to the positive supply, and the FET is turned on hardest when the source is most negative. The resistance curve of the P-channel and N -channel FETs in parallel is shown in Figure 1.

The resistance curve is nearly flat for $\mathrm{V}_{-} \leq \mathrm{V}_{\mathrm{S}} \leq \mathrm{V}_{+}$ (only CMOS is capable of this) but some resistance variation is normal. $20 \%$ peaking is typical for $\pm 15 \mathrm{~V}$ power supplies, with greater peaking at lower supply voltages. If the P - and N -channel FET have different
thresholds the peaks will not be symmetrical. As the switch heats up the resistance increases $0.5 \% /{ }^{\circ} \mathrm{C}$.


Figure 1. Resistance vs. Source Voltage of P-Channel and N -Channel FETs

Because the gates of the P - and N -channel FETs are internally switched to opposite supply voltages, one would expect that leakage currents and switching glitches would cancel when $\mathrm{V}_{S}=0$. This would indeed be true if the FETs were identical except for polarity. However, because the conductance of the N -doped silicon is 2.5 times greater than that of equally doped P-type silicon, it is a practical impossibility to make the leakage currents and capacitances equal for FETs of equal resistance (the P-channel is physically 2.5 times larger than the N -channel). Therefore, cancellation takes place at some intermediate voltage. Because the measured leakage is the P-channel leakage minus the N -channel leakage, small variation in the absolute value of either can make a large change in the difference. Since small amounts of impurities can greatly influence the leakage, both the magnitude and polarity of the leakage measured at the source or drain will vary greatly from unit to unit, and will depend on the analog voltage and the temperature. Even though the leakage is unpredictable, it is still less than a comparable PMOS or bipolar switch.

Siliconix incorporated


Figure 2. A CMOS Inverter
In addition to a large analog voltage capability, a second advantage of CViOS is low power dissipation. Figure 2 shows a digital inverter with virtually no static power dissipation. When the input is pulled high, the N -channel turns ON and the P-channel OFF. Thus the
output is tied to the negative supply through rDS(ON) of the N -channel FET, while the P-channel device draws no current. If the input is changed to a negative voltage the state of the FET is reversed, pulling the output high. When a CMOS device is turned ON, the load is turned OFF; this overcomes a major disadvantage of PMOS structures, where the load is ON at all times and considerable power is drawn when the FET is ON.

The DG201A circuit can be divided into 6 sections. There is the input comparator, the bias circuit and voltage reference, the level shifter, buffer and inverter and the switch circuit. Figure 3 is the DG201A circuit.


Figure 3. Schematic of a Typical CMOS Switch Channel (DG200A and DG201A)

Siliconix incorporated

The input comparator is a differential amplifier whose threshold is set by the voltage reference, a 10 to 1 voltage divider, which is further stabilized by the "bias circuit". The threshold voltage is derived from a voltage divider and varies as V+ varies. Several feedback schemes are used to sharpen the switching point.

The level shifter buffer and inverter are CMOS and consume virtually no power. The inverter is necessary to drive the parallel connected CMOS switch.

In the switch two transistors are used to drive the body of the N -channel MOSFET. When ON, the body is tied to the N -channel source and when OFF, it is tied to $V$-. This eliminates any modulation of ON switch resistance and when OFF, reduces leakage.

Because only the voltage divider and comparator differential amplifier draw any current other than leakage, the circuit consumes very little current.

All of the multiplexers (DG50XA, DG52X, etc.) contain decode circuitry enabling a binary logic input to select one of 4,8 , or 16 channels. Each multiplexer also contains an ENABLE-INHIBIT control, which shuts the device OFF when in the INHIBIT mode. This allows the common connection (drains) of several multiplexers to be paralleled, and the units can then be enabled one at a time. This is useful when more than 16 channels are involved. Also, when the device is inhibited, its power dissipation is typically less than
one-fourth the normal dissipation, for low total system power dissipation.

## Latch-Proof Operation

Latchup was a thorny problem in first-generation CMOS switches. A cross section of two CMOS FETs (Figure 4) shows both a PNP and an NPN structure, which is connected as an SCR (PNPN). Under abnormal conditions, one or more of the PN junctions becomes forward biased, activating the bipolar transistor. This in turn activates the SCR, which appears as a short between the substrate (positive supply) and ground or V-. Since the product of of the NPN and PNP betas is often greater than 1000, this short would persist until power was removed or until the device burned up. When 200 ohm resistors were placed in series with the power supply leads, device destruction was prevented; however, only removal of the power supply would return the circuit to normal operation.

By using a "buried layer" configuration (Figure 5), Siliconix has reduced the product of the NPN and PNP betas to less than one, making latch-up impossible under any normal circumstance. The switches retain their desirable features such as low leakage, high OFF isolation, and high breakdown voltage. In addition, the latch-proof switches now have a much higher current capability ( 20 mA continuous, up to 100 mA peak of the DG200A).


Figure 4. A Cross Section of Two CMOS FETs Showing the Parasitic Transistors and Equivalent Circuit


Figure 5. A Cross Section of the Siliconix "Buried Layer"

## General Switching Applications

One of the significant advantages of the CMOS structure is its ability to handle large analog voltages, since only CMOS can allow signal swings to the power supplies. A logical application is switching the outputs of operational amplifiers. The entire system can be run on $\pm 15 \mathrm{~V}$, and the full output of the op amps (typically $\pm 14 \mathrm{~V}$ ) can be used. In most cases it is advantageous to switch at the relative low impedance output of an op amp rather than at the summing junction, to minimize the effects of switch capacitance and leakage.

Figure 6 shows a novel multiplexing application. It is an adapter that allows 4 inputs to be displayed simultaneously on a single trace scope. For low frequency signals ( $<500 \mathrm{~Hz}$ ) the adapter is used in the "chop" mode at a frequency of 50 kHz . The clock may be run faster, but switching glitches and the actual switching time of the DG201A limit the maximum frequency to 200 kHz . High frequencies are best viewed in the alternate mode, with a clock frequency of 200 Hz . When the clock is below 100 Hz , trace flicker becomes objectionable. One of the 4 inputs is used to trigger the horizontal trace of the scope.

Figure 7 shows a variable low-pass filter with break frequencies at $1,10,100$ and 1 kHz . The break frequency is expressed in (1):

$$
\begin{equation*}
f_{C}=\frac{1}{2 \pi R_{3} C_{x}} \tag{1}
\end{equation*}
$$

The low frequency gain is

$$
\begin{equation*}
A_{L}=\frac{R_{3}}{R_{1}}=100(40 \mathrm{~dB}) \tag{2}
\end{equation*}
$$

A second break frequency (zero) is introduced by rDS(ON) of the DG201A, causing the minimum gain to be

$$
\begin{equation*}
A_{M I N}=\frac{r_{D S(O N)}}{R_{1}}=\frac{100 \Omega}{10 \mathrm{k} \Omega}=0.01 \tag{3}
\end{equation*}
$$

a maximum attenuation of 40 dB ( 80 dB relative to the low frequency gain).

The amplifier shown in Figure 8 has digitally-programmable gain and inputs. The DG200A "looks" into the high input impedance of the op amp, so the effects of $\mathrm{rDS}(\mathrm{ON})$ are negligible. The DG201A is also connected in series with $\mathrm{r}_{\mathrm{IN}}$ and is not included in the feedback dividers, thus contributing negligible error to the overall gain. Because the DG200A and DG201A can handle $\pm 15 \mathrm{~V}$, the unity gain follower connection ( $\times 1$ ) is capable of the full op-amp output range ( $\pm 12 \mathrm{~V}$ ).


A1 IS OP AMP WITH SUITABLE BANDWIDTH, SLEW RATE, ETC., FOR DESIRED SIGNALS.
$R$ IS ADDED FOR EXTRA GAIN ACCORDING TO FORMULA VOLTAGE GAIN $=2+\frac{100 \mathrm{k} \Omega}{\mathrm{R}}$

Figure 6. The "Scope Extender" Which Displays Four Channels Simultaneously on a Single Trace Scope


$A_{L}$ (Voltage Gain Below Break Frequency)

$$
=\frac{R_{3}}{R_{1}}=100(40 \mathrm{~dB})
$$

$f_{C}($ Break Frequency $)=\frac{1}{2 \pi R_{3} C_{x}}$
$f_{L}$ (Unity Gain Frequency) $=\frac{1}{2 \pi R_{1} C_{X}}$
Max Attenuation $=\frac{r_{\mathrm{DS}(\mathrm{ON})}}{10 \mathrm{k} \Omega}$

Figure 7. Active Low Pass Filter with Digitally Selected Break Frequency


Figure 8. A Precision Amplifier with Digitally Programmable Inputs and Gains

A single DG201A contains all the switches necessary for the sample-and-hold circuit shown in Figure 9. Switch 4 provides cancellation of coupled charge (glitches), keeping the sample-to-hold offset below 5 mV over the analog voltage range ( -10 to +10 V ). Aperture time is typically $1 \mu \mathrm{~s}$. Acquisition time is $25 \mu \mathrm{~s}$, but this can be improved by using a faster slewing op amp. Droop rate is typically less than 5 $\mathrm{mV} / \mathrm{sec}$ at $25^{\circ} \mathrm{C}$.
$D_{1}$ and $D_{2}$ prevent the capacitor from charging to over 15 V .

It is possible to operate a CMOS switch from a single supply by shifting the ground and logic inputs to an intermediate voltage, as shown in Figure 11. This allows an analog voltage range of 0 to +30 V .

A latching SPDT switch is shown in Figure 12. This is recommended when the switch is activated by a peak or limit detector, or with mechanical switches (to eliminate contact bounce). The inputs are normally low, and the switches are held in predetermined states. When either $A_{1}$ or $A_{2}$ receive a HIGH pulse, the switches assume the states given in the Truth Table (Figure 13). Simultaneously holding $A_{1}$ and $A_{2} \mathrm{HIGH}$ will cause both switches to be OFF; the last input to go LOW upon release of the commands will determine the eventual states of the switches.


Figure 9. DG201A Sample and Hold


Figure 10. A Resettable Integrator


NOTE: PIN CONNECTIONS SHOWN ARE FOR METAL CAN PACKAGE.

$$
0 \mathrm{~V} \leq \mathrm{V}_{\text {ANALOG }} \leq 30 \mathrm{~V}
$$

Figure 11. Operation from a Unipolar Supply


Figure 12. A Latching SPDT Switch

## TRUTH TABLE

| Command |  | State of Switches <br> after Command |  |
| :---: | :---: | :---: | :---: |
| $A_{2}$ | $A_{1}$ | $S_{2}$ | $S_{1}$ |
| 0 | 0 (normal) | same | same |
| 0 | 1 | OFF | ON |
| 1 | 0 | ON | OFF |
| 1 | 1 | INDETERMINATE |  |

Figure 13.

(SIMPLIFIED)

When switching high frequency signals (> 100 kHz ), some knowledge of the OFF characteristics are helpful. Figure 14 shows the equivalent OFF circuit of a DG200A and the accompanying graph gives the isolation under the conditions specified. 40 dB isolation at 6 MHz is good for general purpose video switching. A DG200A can achieve this easily, using the circuit shown in Figure 15 (assuming careful P.C. board layout). When greater isolation is needed, the circuit shown in Figure 16 is recommended. The " $T$ " configuration provides over 40 dB more OFF isolation with only a slight increase in ON insertion loss.


Figure 14. Equivalent "OFF" Circuits and OFF Isolations of the DG200 and DG506A

Siliconix incorporated


Figure 15. General Purpose Video Swltch (f = DC to 10 MHz )


Figure 16. Video Switch with Very High OFF Isolation

Figure 14 also shows the high frequency characteristics of the DG506A and a simplified OFF equivalent circuit. The DG506A has OFF isolation which is constant when working into a capacitive load, allowing the designer to model the OFF DG506A as a capacitor of nominal value 1.13 pF . Not all sources have equal OFF isolation, however. $S_{9}$ has the greatest isolation, while $\mathrm{S}_{8}$ is worse due to its proximity to the
drain. Grounding the metal lid on the package (it normally floats) increases the isolation an average of 3 dB .

An in-depth study of switching high frequency signals is presented in Siliconix applications note AN73-3, "Switching High Frequency Signals with FET Integrated Circuits."

## Multiplexing

Multiplexing allows a number of signals to be processed simultaneously through a single cable, amplifier, and data conversion system. Numerous industrial and commercial uses include factories and warehouses where conditions at remote parts of a building can be monitored and sent to a central control point over a single cable. Airplanes take great advantage of multiplex systems, both receiving and transmitting information from central points with a minimum of wire. Many hotels and motels pipe up to 16 channels of music to each room. The music desired is selected by the guest in the room. When digitizing information, the economies are readily apparent between using a $\$ 50$ multiplex system and a single $A$ to D converter, as compared to employing a separate expensive $A$ to $D$ converter for each of several channels.

Figure 19 shows a typical multiplex system intended to carry one of 8 inputs into a remote location. A 5 V pulse train is sent down a separate channel to perform timing and synchronizing functions. A 15 V reset pulse is superimposed on the 5 V clock, which is detected by the MM74C00 in the receiver. Using this system, many remote points can be monitored, one at a time, at any of several locations.

A number of signals may be sent between two points simultaneously by making a slight modification in the receiver circuit (Figure 20). A second DG508A is used as a demultiplexer, allowing all 8 channels to be monitored continuously.

Often information is multiplexed into a conversion system which has a relatively slow processing time, necessitating a sample-and-hold after the multiplexer. Using the DG508A as a sample-and-hold switch combines both functions, as shown in the "one of eight sample-and-hold" circuit (Figure 17).

## Overvoltage

In certain applications the analog signal may exceed +15 V , or be present when the power supplies are off. This is a condition known as overvoltage, and it can present problems unless certain precautions are taken.

When the analog voltage exceeds the supply voltage, the source-body junction will forward bias, as shown in Figure 18. Current will flow from the signal source into the supply. If the current source capability of the
signal source and the current sink capability of the power supply are each greater than 20 mA , a resistor should be connected in series with source to limit the current.


Figure 17. A One of 8-channel Sample and Hold


Figure 18. Current Paths During An Overvoltage Condition

If the analog signal is present when the supplies are off, diodes in series with the supplies will allow the supply pins to float and prevent excessive current from flowing. A DG508A with full overvoltage protection is shown in Figures 21a and 21b.


Figure 19. A One of 8-channel Transmission System


Figure 20. An 8-channel Mux/Demux System


(B) A DG508A Protected Against Analog Voltages Being Present When the Power Supplies are OFF
(A) A DG508A Protected Against Analog Signals Which Exceed 15 V

Figure 21. Overvoltage Protection (shown for DG508A) is Normally Used Only When the Analog Voltage Exceeds the Power Supply Voltages, and the Signal Source is Capable of Generating Greater than 20 mA .

## 2-Level Multiplexing

When a large number of channels are multiplexed, the outputs of two or more multiplexers can be connected together and each multiplexer sequentially enabled. In the INHIBIT mode the multiplexer draws less power and its output and inputs act as open circuits. Theoretically, an infinite number of channels can be accommodated in this way; in practice the accumulated output capacitance and leakage of many paralleled multiplexers limits the speed and accuracy of the system. A much better method is the two level multiplex system, shown in Figure 22. The two level system has a bank of high speed switches at the output which sequentially switch between the 4 DG506A's. Each DG506A is able to switch during the time the other 3 are being interrogated, and they contribute leakage and capacitance at the output only when they are switched on by the DG181 (1/4 of the time). This circuit has several important advantages over a multi-unit single-level system, such as:

1. The switching speed of the system is dependent on the DG181, which is a high speed 2-channel SPST ( $\mathrm{t}_{\mathrm{ON}} \sim 150 \mathrm{~ns}$ ). The slower switching time
of the DG506A ( $\sim 1 \mu \mathrm{~S}$ ) is not important because this switching transition can take place while the other DG506A's are being interrogated. In this way a very fast multiplex system can be made with a large number of low cost, moderate speed multi-channel multiplexers and several high speed SPST switches.
2. The output capacitance of the 2-level system is much lower than that of the single level. It consists of a single DG506A ( 40 pF ) and several DG181's ( 6 pF OFF, 15 pF ON) which is much less than several DG506A's in parallel. If 64 channels are multiplexed, for instance, C OUT of the 2-level system would be 72 pF , vs 160 pF for the single-level system.
3. The output leakage current is reduced by a similar amount. (From $\pm 40 \mathrm{nA}$ to $\pm 10 \mathrm{nA}$ in a 64-channel system).

The two level multiplex system is very useful in communications links, high speed interfacing with comparators, or wherever a large number of channels must be multiplexed at high speeds. ${ }^{1}$


Figure 22. 64-Channel 2-Level Multiplex System

## Low Level Multiplexing

When multiplexing low level signals, extra care must be used because the signal may be masked by ac noise pickup and dc voltages generated by thermocouple effects at the connections of dissimilar metals. Much greater accuracy is obtained if the signal is handled differentially, so that ac noise and dc thermocouple effects appear as common-mode signals which can eventually be rejected. For this reason a line of differential multiplexers is available which allows improved thermal tracking and differential cancellation of leakage and switching glitches.

Figure 23 shows a thermocouple representation of a typical multiplexer mounted in a socket. If connection $J_{1 s}$ is at the same temperature as connection $J_{1 D}$, then $\mathrm{V}_{1 S}=\mathrm{V}_{1 \mathrm{D}}$. If all " S " junctions are at the same temperature as the corresponding " D " junctions, the total voltage across the multiplexer is zero. Conversely, if a temperature imbalance exists between side "S" and side "D" then the voltages will not exactly cancel and a net error voltage will appear. For this reason the multiplexer and associated connections should be mounted in a thermally-stable environment, away from hot components and with as few drafts around the chip as possible. When a DG509A is mounted in a thermally-stable environment, the


Figure 23. Thermocouple Representation of a Typlcal Multiplexer Switch (73)


Figure 24. A Thermocouple Multiplex System

Siliconix incorporated
typical error developed across the switch is about $\pm 3 \mu \mathrm{~V}$ over the operating temperature range of the device. In free air, with random room drafts, it can be as high as 7 to $10 \mu \mathrm{~V}$. When heated with a thermal probe at $85^{\circ} \mathrm{C}$ (resulting in uneven temperature across the device) the absolute voltage across a switch is about $100 \mu \mathrm{~V}$ with a $30 \mu \mathrm{~V}$ differential error. IC multiplexers are therefore ideal in low level applications if care is exercised to insure an even temperature.

Figure 24 shows a DG509A thermocouple multiplexer. To decouple the sensors from the meter amplifier, either a reference junction a $0^{\circ} \mathrm{C}$ or a bucking voltage set at room temperature may be used. The latter method is simpler, but is sensitive to changes in ambient temperature. Table I shows the output of several common types of thermocouples versus temperature. ${ }^{2}$


Table 1. Output Voltage vs. Temperature of Several Common Thermocouples

## REFERENCES

(1) J.O.M. Jenkins, "IC Multiplexer Increases Analog Switching Speeds," Siliconix Application Note AN73-2, February 1973.
(2) The Omega Temperature Measurement Handbook(1975), Omega Engineering, Inc., Stamford, Conn.

## ANSI SYMBOL

T Copper vs Constantan
E Chromel vs Constantan
J Iron vs Constantan
K Chromel vs Alumel
G* Tungsten vs Tungsten 26\% Rhenium
C* Tungsten 5\% Rhenium vs Tungsten $26 \%$ Rhe nium
R Platinum vs Platinum 13\% Rhodium
S Platinum vs Platinum 10\% Rhodium
B Platinum 6\% Rhodium vs Platinum 30\% Rho dium
*Not ANSI Symbol

Used with permission of Omega Engineering, Inc., Stamford, Conn. 06907

# ANALOG SWITCHES IN SAMPLE-AND-HOLD CIRCUITS 

Gary Dlxon
Revised January 1988

## INTRODUCTION

In many cases the designers of sample-and-hold circuitry have relied upon "cut-and-try" methods to achieve good circuit performance. This Application Note provides analytic design information regarding sample-and-hold circuitry and practical design examples.

FET analog switches will meet the basic performance requirements for sample-and-hold circuitry. The criteria for choosing a given FET analog switch may seem rather simple since many of the dc data sheet parameters are similar from one switch or from one technology (JFET, PMOS, or CMOS) to another. However, the dynamic features of a switch are the primary characteristics that must be examined. This task is not easy since any measurement assumes a given set of conditions and circuitry. This Application Note will consider two major characteristics of FET analog switches. The first area is that of the large current-handling characteristics of various switches, which can have a pronounced effect on circuit settling times. The second subject involves the offset characteristics of sample-and-hold circuits which may affect the basic accuracy of system design.

For high speed sample-and-hold circuits, the large current handling capabilities of the switch can play an important role in determining settling time. As a rule, the data sheet specifications for switch ON resistance are made at low current levels, such as those found in analog signal coupling circuits. When an analog switch is required to charge a capacitor, the switch may be required to handle large instantaneous currents and voltages. The switch dynamic characteristics will vary depending upon the type of switch and the drive circuitry used.

Of the many JFET switches, the DG181-191 series is recommended for its low ON resistances and its eas-
ily determined high current characteristics. Figure 1 illustrates that the DG181, a $30 \Omega$ device, typically enters IDSS limiting at 80 mA . Further investigation indicates the DG182, a $75 \Omega$ device, typically encounters current limiting at 30 mA . If we compare the DG181 with a CMOS device, the DG200A, we will find the DG200A has a somewhat more resistive characteristic. The DG411 series of silicon gate analog switches rivals JFET's low ON resistance and fast speeds plus offering a full $\pm 15 \mathrm{~V}$ input signal range with very low power dissipation.

Figure 2 shows the resistance characteristics of a PMOS switch, the DG172. The average ON resistance for settling purposes may be assumed to be between the minimum resistance at the most positive signal excursion and the maximum ON resistance at the most negative excursion.


Figure 1. Current Characteristics of JFET Analog Switches (DG181 and DG182) and a CMOS Switch the DG200A


Figure 2. Characteristics of a PMOS Analog Switch
Figure 2 is based on a negative supply voltage to the DG172 of -20 V . If the supply were -15 V , the currents through the switch would decrease, which is a disadvantage of PMOS. The DG181 current is independent of supply voltage, while the DG200A is designed to work with $\pm 15 \mathrm{~V}$ supplies.

Let us now turn to the second subject to be covered, that of switch charge transfer or charge injection. In the past, this subject has been called switching transients, "glitches", and various other names. Switching transients affect the intrinsic accuracy of any sample-and-hold design. During the sample interval, the capacitor charges to the sample voltage. Then during the transition from sample to hold, an offset voltage is introduced into the charged capacitor. The major phenomenon is that of a capacitive voltage divider formed by the capacitive coupling between the control gate with its associated switch terminals and the storage capacitor, as shown in Figure 3.


Figure 3. Equivalent Switch Circuit

Charge transfer characteristics will vary to quite an extent, depending upon various switch and circuit configurations. To provide a method of comparison for various switches, the preferred terminology is charge transfer presented in pico coulombs.

Charge transfer (Pico Coulombs) = Voltage offset x Hold capacitance (Pico Farads).

The DG181 series of JFET switches provides very good transient coupling characteristics. One of the reasons for this performance is the decrease in gate voltage swing, because the FET gate is initially clamped at the analog voltage. The JFET construction also provides an optimization of low coupling capacitance along with low ON resistance. If we now compare a PMOS switch with the JFET characteristic we are able to see a major difference.

As may be seen from the two curves of Figures 4 and 5, the charge transfer characteristics for the DG181 and DG172 are similar at $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ and $\mathrm{R}_{\mathrm{S}}=0$. It should be noted, however, that the DG172 has a typical ON resistance of $200 \Omega$, an increase in ON resistance of 6 times more than that of the DG181. For values of capacitance greater than 100 pF , the charge transfer characteristics of the DG172 are seen to be inferior to those of the DG181. The major factor which causes the storage capacitance to be value-dependent is the large distributed gate-tochannel capacitance, plus the related circuit time constants.


Figure 4. Typical Charge Transfer Characteristic of the DG181 JFET Switch


Figure 5. Typical Charge Transfer Characteristics of the DG172 PMOS Switch

CMOS devices provide an improvement over the JFET and PMOS devices since two gates with complementary control signals are involved. The two resulting "glitches" tend to cancel each other. The transient is therefore greatly reduced but is not eliminated due to design compromises. This is shown in Figure 6.


Figure 6. CMOS Charge Transfer Characteristics

When the various tradeoffs are considered, the DG181-191 family and DG411 series of analog switches provide the best overall performance for critical sample-and-hold designs. This is due in large part to their fast ( 150 ns ) switching speeds, which allows a fast aperture time. The CMOS DG200A se-
ries comes in a distant third, with its somewhat slower switching speed ( 1000 ns ) and higher ON resistance.

## Inverting DG181 Sample-and-Hold Circuit

The inverting sample-and-hold circuit has several inherent advantages over the other design approaches. The switch operates at a constant voltage each time, thus reducing the aperture time jitter considerably. The input configuration reduces surge currents that are usually supplied by the signal source. A slight disadvantage of this circuit is the requirement that the two feedback resistors be matched to obtain reasonable accuracy. The feedback resistance value must be carefully chosen so that the amplifier output does not enter a current-limiting mode. General purpose amplifiers with a 20 mA limit will operate with a $5 \mathrm{k} \Omega$ feedback network. The linear time response of the circuit is determined by the time constant ( $\mathrm{R}_{\mathrm{f}}+2$ $\mathrm{R}_{\mathrm{sw}} \mathrm{C}_{\mathrm{L}}$ ). In this example, $\mathrm{R}_{\mathrm{sw}}<\mathrm{R}_{\mathrm{fl}}$; therefore, the settling time is determined by the feedback resistance. This circuit is current-limited by the amplifier and the feedback resistance, so the large current characteristics of the switch are of little importance. The circuit is also limited by the slew rate of the amplifier. If a 1500 pF storage capacitor is used, the amplifier slew rate should be greater than $2.7 \mathrm{~V} / \mu \mathrm{s}$. If, as shown in Figure 7, an LM101A op amp is used (with a slew rate of $0.5 \mathrm{~V} / \mu \mathrm{s}$, an additional $25 \mu \mathrm{~s}$ will be required during slew rate limiting. For the circuit shown, an acquisition time of $98 \mu \mathrm{~s}$ was measured for a swing of 20 V settling into a 1 mV error band. If we now turn the task of determining the sample-tohold offset, we must first examine the charge transfer characteristics of the switch. Since the source resistance is $5 \mathrm{k} \Omega$; which is much greater than the $30 \Omega \mathrm{rDS}(\mathrm{ON})$, we must examine the characteristics near the high impedance curves ( $\mathrm{R}_{\mathrm{S}}=100 \mathrm{k} \Omega$ ) on the charge transfer chart of Figure 4. The DG181 provides an offset voltage of 43 mV . The DG200A may be used in this circuit with a voltage jump of 18 mV . If a DG172 switch is used a 91 mV jump should be expected.

## Improved DG181 Inverting Sample-and-Hold Circuit

If these foregoing charge transfer errors are too large for practical use, several methods of reducing the charge transfer are possible. The first method involves increasing the capacitor size which improves the droop rate, but also requires a direct trade-off of accuracy versus speed. A second method involves
reducing the size of the switching FET, which also decreases charge transfer but increases the ON resistance. This method also requires that a trade-off be made due to the relationship of speed versus accuracy. A third and more practical method is to compensate for the charge transfer. Many circuits have been proposed in the past which vary from simple capacitors in logic circuitry to rather complex systems. The inverting sample-and-hold circuit is rather easy to compensate since it operates at a single voltage level. The basic concept involves an equal but opposite direction of the FET gate voltage. A rather unique circuit using this principle uses the two switches normally found in analog switch packages.

The compensation circuit shown in Figure 8 employs three additional components ( $\mathrm{R}_{3}, \mathrm{C}_{2}$ and $\mathrm{C}_{3}$ ) to provide total offset errors which are adjustable to much less than 1 mV . One feature that the DG181 device offers is a $20 \%$ larger charge transfer from the $D_{2}$ terminal. This actually makes compensation much easier since only one side of the network must be adjusted. With other switches (such as the DG200A) parameter variations may require that hold capacitors of two different sizes be used to provide adjustability. An added feature of this circuit configuration of Figure 8 is a net reduction in the system droop due to a balancing effect of the leakage currents.


Figure 7. Inverting Sample \& Hold Circuit


Figure 8. Improved Inverting Sample and Hold CIrcuit


Figure 9. High Performance Non-Inverting Sample-and-Hold Circult

## High Performance DG181 Non-Inverting Sample-and-Hold Circuit

For those designers who require much faster settling times, the high-performance sample-and-hold circuit shown in Figure 9 should be used.

As mentioned previously the DG181 JFET switch provides the best combination of settling speed and inherent charge transfer accuracy.

A typical DG181 analog switch is capable of charging a 1500 pF capacitor in 500 ns to within a 1 mV error band for a 20 V swing. This statement assumes that the signal source is able to supply the capacitor charging current of 80 mA (zero source impedance).

The offset is adjusted to zero offset for zero analog signal by changing $R_{1}$, which also provides a normalization for both source impedance and the differential charge transfer characteristic between switches. The offset varies with analog voltage from +1.4 mV at 5 V to -1.5 mV at -5 V . This reduction provides an order-of-magnitude improvement over an uncompensated circuit. In general, for the faster sample-and-hold cir-
cuits which use the non-inverting technique, the charge transfer may be adjusted to zero at one voltage only. The compensated inverting sample-andhold approach will provide much better offset characteristics, but a sacrifice in overall speed. The non-inverting sample-and-hold circuit, however, has the disadvantages of CMRR gain errors and the source may be loaded with large sampling-surge currents.

## High-Quality DG201A Sample-and-Hold

Figure 10 shows a high-quality sample-and-hold using DG201A. The LM101A provides gain and buffers the input from storage capacitor $\mathrm{C}_{2} . \mathrm{R}_{2}$ adds a zero in the open loop response to compensate for the pole caused by the switch resistance and $C_{2}$, improving the closed loop stability. $\mathrm{R}_{1}$ provides a slight delay in the digital drive to pins 1 and 9.
$\mathrm{C}_{1}$ provides cancellation of coupled charge, keeping the sample-to-hold offset below 5 mV over the analog signal range of -10 to +10 V . Aperture time is typically $1 \mu \mathrm{~s}$, the switching time of the DG201A. Acquisition time is $25 \mu \mathrm{~s}$, but this can be improved by using a faster slewing op amp. Droop rate is typically less than $5 \mathrm{mV} / \mathrm{sec}$ at $25^{\circ} \mathrm{C}$.


Figure 10. DG201A Sample-and-Hold

## A Fast Sample-and-Hold

Figure 11 shows a circuit where the addition of SW1 improves accuracy and settling time by putting the voltage drop across SW2 inside the feedback loop.

Acquisition times are as fast as those attainable with the DG181 and accuracy is improved thanks to the low charge injection characteristics of the DG411. The DG411 is characterized and specified for single supply operation and has ESD protection on all pins.


Figure 11. Fast Sample and Hold

In Figure 12 the switching transients are attenuated by synchronizing the turn-ON and turn-OFF times of one switch with those of another.

Figure 13 is a charge injection compensated sample-and-hold with less than $\pm 5 \mathrm{pC}$ of charge transfer ( $<5 \mathrm{mV}$ offset when $\mathrm{C}_{\mathrm{L}}=1,000 \mathrm{pF}$ ).


Figure 12. Attenuating Switching Transients


Figure 13. Charge Compensated Sample-and-Hold


Figure 14. Simplified Compensation Method

Figure 14 is another inexpensive charge injection compensation circuit that can be tailored to get a good first order compensation. The values of $R$ and $C$ are chosen to obtain the proper timing. $\mathrm{C}_{\mathrm{C}}$ is sized to dump the proper amount of compensation charge onto the hold capacitor.

## REFERENCES

(1) Lee Shaeffer, "CMOS Analog Switches - A Powerful Design Tool," Siliconix Application Note AN75-1, July 1975.

# FUNCTION/APPLICATION OF THE L144 PROGRAMMABLE MICROPOWER TRIPLE <br> OP AMP 

## INTRODUCTION

The L144 is a monolithic triple operational amplifier circuit with an external programming feature for power dissipation and input bias current control. It finds application in RC active filters, amplifiers, micropower comparators, and numerous general signal processing circuits. The L144 is a practical op amp wherever low current drain, low voltage, low power, or very small physical size are the controlling criteria.

This Application Note describes the L144, how to program it, what the effects of slew rate limiting are, and some practical circuit applications.

The L144 has three operational amplifiers programmed by one external current setting resistor. It operates from power supplies ranging from $\pm 18 \mathrm{~V}$ to as low as $\pm 1.5 \mathrm{~V}$ with quiescent supply currents from $10 \mu \mathrm{~A}$ to greater than 1 mA independent of supply voltage. The schematic shown in Figure 1 reveals a general-purpose PNP input transistor op amp with an
outstanding difference. The master bias current is not set by an internal resistor strung from $\mathrm{V}+$ to $\mathrm{V}-$, but is brought out to an external pin. This allows the user to determine the operating currents of each stage through a system of current mirrors. Of special interest to the designer are the equal collector currents of $Q_{1}$ and $Q_{2}$, which are derived from the output of $\mathrm{Q}_{4}$. These collector currents, divided by a beta of approximately 50, determine the input bias currents for each amplifier. The ratio between the set current and the collector current of $Q_{4}$ is unity, which allows one to program the input bias current simply by changing the set current input of the device.

## Input Bias Current and Supply Current

The relationship between supply current, supply voltage, and the setting resistor is shown in the graph and set current model of Figure 2. The two diodes of the set current model correspond to the base-emitter junctions of $Q_{16}$ and $Q_{17}$.


Figure 1. L144 Schematic

Siliconix
incorporated
AN73-6


L144 SET CURRENT MODEL


Figure 2. Supply Current vs Blas Resistor and Supply Voltage


Figure 3. Input Blas Current vs. Supply Current

Figure 3 shows the essentially linear relationship between input bias current and total quiescent supply current for the L144. The low input bias currents at low supply current levels allow the L144 to maintain good input specifications even with the large feedback and load resistor values normally encountered in micropower applications.

The slightly lower input bias currents at the higher supply voltages are due to the narrower base width and higher beta encountered at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$.

## Frequency Response

At the data sheet standard supply current of $250 \mu \mathrm{~A}$ the typical Bode plot is as shown in Figure 4. The low frequency gain of approximately 95 dB rolls into a uniform $-20 \mathrm{~dB} /$ decade slope until after the 0 dB unity gain crossing point. The variation of open loop gain with temperature is typically -2 dB per $100^{\circ} \mathrm{C}$ of temperature rise. The 600 kHz unity gain crossover gives a gain bandwidth product (GBWP) of 600,000. Figure 5 shows the variation of GBWP with supply current.


Figure 4. L144 Open Loop Gain vs. Frequency


Figure 5. L144 Gain Bandwidth Product vs. Supply Current

The vertical axis is linear whereas the horizontal lCC axis is logarithmic, demonstrating that the GBWP does vary with $\mathrm{I}_{\mathrm{Cc}}$, but at much less than the 1-to-1 ratio observed for other parameters.

## Slew Rate

Slew rate is almost a direct function of supply current as shown in Figure 6. This follows from the fact that slew rate limiting is actually caused by the finite limits of the internal current sources (which charge and discharge the second stage compensation capacitor) varying with the externally-determined set current. An amplifier output changes from the small signal response shown on the Bode plot to a slew-rate-limited response when the rate of change of the output voltage exceeds the rate of change determined by the slew rate limit of the amplifier. Since the maximum rate of change of a sine wave is a function of peak amplitude it is possible to trade maximum frequency for peak signal amplitude when operating at low power dissipation levels. Figure 7 shows the derivation ${ }^{1}$ of an equation relating slew rate $S_{R}$, sine wave amplitude VPEAK, and frequency. The zero crossing of a sine wave is the point of maximum rate of change as shown after the derivative is taken and maximized. In both of the examples shown the maximum undistorted operating frequency is kept constant while juggling power dissipation, slew rate, and peak amplitude in an engineering tradeoff.


Figure 6. Slew Rate Limits vs. Supply Current

$V_{\text {OUT }}=V_{\text {peak }} \sin 2 \pi \mathrm{ft}$
$\frac{d V_{\text {OUT }}}{d t}=V_{\text {peak }} 2 \pi f \cos 2 \pi f t$
$\left.\frac{d V_{\text {OUT }}}{d t}\right|_{t=0}=V_{\text {peak }} 2 \pi f$ $\mathrm{S}_{\mathrm{R}} \equiv \frac{\mathrm{d} V_{\text {OUT }}}{\mathrm{dt}} \equiv \mathrm{V}_{\text {peax }} 2 \pi f_{\text {max }}$
$I_{\text {SUPPLY }}=820 \mu \mathrm{~A}, \mathrm{~S}_{\mathrm{R}}=1.5 \mathrm{~V} / \mu \mathrm{sec}$

$$
P_{D}=24 \mathrm{~mW}, V_{\text {peak }}=10 \mathrm{~V}
$$

$$
f_{\max }=\frac{S_{R}}{v_{\text {peak }} 2 \pi}=24 \mathrm{kHz}
$$

1 SUPPLY $=60 \mu A_{1}=0.15 \mathrm{~V} / \mu \mathrm{sec}$
$P_{D}=1.8 \mathrm{~mW}, V_{\text {peak }}=1 \mathrm{~V}$
$f_{\text {max }}=\frac{S_{R}}{v_{\text {peak }} 2 \pi}=24 \mathrm{kHz}$

Figure 7. Slew Rate Limiting

## Instrumentation Amplifier

Figure 8 shows a single L144 chip used to construct a three-amplifier classical instrumentation amplifier. The entire circuit consumes only $135 \mu \mathrm{~W}$ of power from a $\pm 1.5 \mathrm{~V}$ power supply. With a gain of 101 the instrumentation amplifier is ideal in sensor interface and biomedical preamplifier applications.


Figure 8. L144 Instrumentation Amplifier

The first stage provides all of the gain while the second stage is used to provide common mode-rejection and double-ended to single-ended conversion. The resistor $\mathrm{R}_{1}$ determines the gain of the circuit according to the equation:
$A_{V}=1+\frac{2 R_{2}}{R_{1}}$

The reference point at the base of $R_{7}$ can be used to determine the quiescent output voltage when there is
no differential input voltage. This provides an easy single point to zero any net offset voltage (typically 0.45 mV referred to input) and/or to insert a trim resistor to improve common mode rejection ratio (CMRR). The CMRR depends heavily on the match between $R_{4} / R_{6}$ and $R_{5} / R_{7}$ and can be nulled if $R_{7}$ is broken into a resistor and a small-value trim potentiometer. Figure 9 shows the voltage gain and CMRR versus frequency for a typical instrumentation amplifier. The upper curve shows a calculated CMRR referred to input. The falloff and final rise in CMRR is due to the mismatch in gain rolloff between amplifiers in the first stage followed by a falloff in gain and consequent increase in rejection of the second stage.


Figure 9. Common Mode Rejection Ratio and Gain vs. Frequency


Figure 10. Tone Detector Circuit

## Tone Detector

Another example of a single L144 providing the amplifiers for an entire system is shown in Figure 10. This tone detector circuit is made up of a two-amplifier multiple feedback bandpass filter followed by an AC-to-DC detector section and a Schmitt Trigger. The bandpass filter (with a Q of 25) passes only 500 Hz inputs which are in turn rectified by $D_{1}$ and filtered by $\mathrm{R}_{9}$ and $\mathrm{C}_{\mathrm{A}}$. This filtering action in combination with the trigger level of 5 V for the Schmitt device insures that at least 55 cycles of 500 Hz input must be present before the output will react to a tone input. The actual integrating capacitor waveform shown in Figure 11 was taken with a 1 volt peak 500 Hz sine wave input. The ratio between capacitor $\mathrm{C}_{\mathrm{A}}$ charge and discharge is $1: 11$, due to resistors $\mathrm{R}_{9}$ and $\mathrm{R}_{10}$.

For frequencies other than the 500 Hz center frequency shown in the example the relevant bandpass filter ${ }^{2}$ equations are:

GIVEN: $Q, f_{0}, H_{o}$ (Q normally from 10 to 50 )

LET:

$$
\begin{align*}
& C=C_{3}=C_{4}  \tag{2}\\
& 1 \leq k \leq 10 \tag{3}
\end{align*}
$$

( $k$ chosen for component value convenience)

THEN:

$$
\begin{align*}
& R_{7}=\frac{Q}{2 \pi f_{0} C}  \tag{4}\\
& R_{7}=R_{5}  \tag{5}\\
& R_{1}=\frac{k R_{7}}{H_{0}}  \tag{6}\\
& R_{2}=\frac{R_{7}}{Q^{2}-\frac{H_{0}+1}{k}}  \tag{7}\\
& R_{8}=k R_{7}=R_{6} \tag{8}
\end{align*}
$$

In the example shown in Figure 10 the chosen value of $k=2$ and the passive components used resulted in a measured $Q$ of 23.1. The center frequency of
495.7 Hz and $\mathrm{H}_{0}$ of 9.9 were close to the calculated values of 500 Hz and 10 .

The detector RC was designed to have a 3 dB down frequency of:
$f_{3} d B=\frac{f_{0}}{100}$
while the Schmitt trigger operated around the reference voltage with trip points determined by:
$V_{\text {HIGH }}=\frac{V_{\text {REF }} R_{B}+14 R_{A}}{R_{A}+R_{B}}$
$V_{\text {LOW }}=\frac{V_{\text {REF }} R_{B}-14 R_{A}}{R_{A}+R_{B}}$
where $\pm 14 \mathrm{~V}$ is the output swing with $\pm 15 \mathrm{~V}$ supplies. The measured trip points agreed with the calculated values of 5.089 V and 4.81 V within $0.2 \%$ in the circuit of Figure 10.


Figure 11. Detector Output Voltage vs.

## 3 Amplifier Active Filter

The active filter shown in Figure 12 is a state variable filter with band-pass, high-pass and low-pass outputs. It is a classical analog computer method of implementing a filter using three amplifiers and only two capacitors. With the L144 triple op amp it becomes cost-effective to use this configuration with its attendant high $Q$ values and low sensitivities. ${ }^{3}$

The practical maximum value of $Q$ is:
$Q_{\max }=\frac{A_{f o}}{3}$
where $A_{f}$ is the open loop gain of amplifier $A_{1}$ at the resonant frequency.

The controlling design equations are:

GIVEN: Q, $f_{0}$, and $H_{O}$ (bandpass output)

$$
\begin{equation*}
\text { LET: } \quad R_{5}=R_{6}=R_{7}, \quad C_{1}=C_{2} \tag{13}
\end{equation*}
$$

(Chosen for component value convenience)

$$
\begin{align*}
& \frac{R_{4}}{R_{3}}=3 H_{0}-1 \text { for } H_{0} \ll \frac{A_{f}}{3}  \tag{15}\\
& R_{2} C_{2}=\frac{H_{0}}{2 \pi f_{0} Q}  \tag{16}\\
& R_{1} C_{1}=\frac{Q}{2 \pi f_{0} H_{0}} \tag{17}
\end{align*}
$$

The design example shown in Figure 12 was calculated as follows:

$$
\text { LET: } \quad \begin{align*}
\mathrm{Q} & =26 \\
\mathrm{f}_{\mathrm{o}} & =1 \mathrm{kHz} \\
\mathrm{H}_{0} & =26  \tag{18}\\
\mathrm{R}_{5} & =\mathrm{R}_{6}=\mathrm{R}_{7}=20 \mathrm{k} \\
\mathrm{C}_{1} & =\mathrm{C}_{2}=0.008 \mu \mathrm{~F} \\
\mathrm{R}_{3} & =10 \mathrm{k}
\end{align*}
$$

THEN:

$$
\begin{align*}
R_{4} & =\left(3 H_{0}-1\right) R_{3}  \tag{19}\\
& =770 \mathrm{k} \approx 750 \mathrm{k} \\
R_{2} & =\frac{H_{0}}{2 \pi f_{0} Q C_{2}}=19.9 \mathrm{k} \approx 20 \mathrm{k}  \tag{20}\\
R_{1} & =\frac{Q}{2 \pi f_{0} Q H_{0} C_{1}}=19.9 \mathrm{k} \approx 20 \mathrm{k} \tag{21}
\end{align*}
$$

giving an actual calculated $f_{o}$ and $H_{o}$ of

$$
\begin{align*}
H_{0} & =1 / 3\left(1+\frac{R_{4}}{R_{3}}\right)=25.3  \tag{22}\\
f_{0} & =\frac{Q}{2 \pi R_{1} C_{1} H_{0}} \\
& =\frac{H_{0}}{2 \pi R_{2} C_{2} Q}=994.7 \mathrm{~Hz} \tag{23}
\end{align*}
$$



Figure 12. 3 Amplifler Active Filter

The measured values of $\mathrm{Q}, \mathrm{H}_{\mathrm{O}}$, and $\mathrm{f}_{\mathrm{o}}$ using $1 \%$ components were $26.9,26.3$ and 996 respectively. Figure 13 shows the Bode plots of the high-pass, band-pass, and low pass outputs.


Figure 13. Bode Plots of Ac:ive Filter Output

## Micropower Double-Ended Limit Detector

The double-ended limit detector shown in Figure 14 uses three sections of an L144 and a CD4011 type CMOS NAND gate to make a very low power voltage monitor. If the input voltage $V_{I N}$ is above $V_{\text {HIGH }}$ or below $V_{\text {LOW }}$ the output will be a logical high. If (and only if) the input is between the limits will the output
be low. The $1 M \Omega$ resistors $R_{1}, R_{2}, R_{3}$ and $R_{4}$ translate the bipolar $\pm 10 \mathrm{~V}$ swing of the op amps to a 0 to 10 V swing acceptable to the ground-referenced CMOS logic.

Total power dissipation is typically $290 \mu \mathrm{~W}$ while in limit and $330 \mu \mathrm{~W}$ while out of limit. Within the $\pm 9 \mathrm{~V}$ input range of the circuit the comparator resolution is typically 2 mV with the offset adjust determined by trimming $\mathrm{V}_{\text {HIGH }}$ and $\mathrm{V}_{\text {LOW }}$. Since the L144 is operating at only $14.5 \mu \mathrm{~A}$ of supply current the slew rate is a corresponding low . $063 \mathrm{~V} / \mu \mathrm{sec}$.


> VOUT $=$ "LOW" WHEN:
> V HIGH $^{\text {L }}$ VIN $>$ V LOW
> DIRECT CMOS OUTPUT

Figure 14. Double-Ended Limit Detector

## CONCLUSION

The preceding practical circuit examples are intended to show a few of the many possible applications of the L144 micropower triple op amp.

## REFERENCES

1. M.K. Vander Kooi, "Slew Rate Limiting of IC Op Amp is Easy to Predict and to Avoid," EDN, October, 1972; pp. 36-37.
2. J.G. Graeme, G.E. Tobey, and L.P. Huelsman; "Operational Amplifiers Design and Application", McGraw-Hill Co., New York, N.Y., 1971, pp. 293-295.
3. S.K. Mitra, "Active Inductorless Filters", IEEE Inc., New York, N.Y., 1971, pp. 74-78.

# IC MULTIPLEXER INCREASES ANALOG SWITCHING SPEEDS 

J. O. M. Jenkins

Revised March 1988

## INTRODUCTION

A two-level IC multiplexing system, that has significant advantages over conventional single-level systems, can improve effective switching speeds of analog systems by approximately one order of magnitude.

Analog multiplexing is the simultaneous transmission of two or more analog signals on to a single transmission line. Time-division multiplexing is widely used, each analog input being sampled sequentially and conveyed into a common output line. The signals can be transmitted directly in their analog form or they can be digitally coded by means of A/D converters and then transmitted. The latter method is used in applications requiring a very high degree of transmission accuracy.

In a system having ' $n$ ' analog inputs, a multiplexing/ demultiplexing system will generally require $1 / n$ of the total transmitting and receiving circuitry of a nonmultiplexed system. Hence, system cost is reduced drastically in the former case.

Present-day requirements for analog multiplexers have necessitated the development of special circuits. These incorporate multichannel FET multiplexers which are now available in integrated-circuit form, and which possess numerous advantages over their discrete counterparts:
(1) The use of IC's introduces a higher degree of circuit reliability;
(2) Switch for switch, IC's are much more compact;
(3) System layout cost is less;
(4) Lower cost per switch.

## Single-level Multiplexing System

Fast IC multiplexers, having rapid open and close switch times, are required in many applications in
which rapid sampling of analog signals is required. In any application in which it is necessary to sample analog signals and convey them at maximum transmission rates, the ratio of $t_{1}: t_{2}$ must be as small as possible (where $t_{1}$ represents the time between samples and $t_{2}$ the sample duration time).

Applications requiring microsecond sample times clearly present considerable difficulty, because IC multiplexers which are commercially available have $t_{\text {ON }}$ and toff times in the region of $1-2 \mu \mathrm{~s}$. When used in the conventional single-level mode, a substantial loss in transmission efficiency results. Figure 1 shows a simple single-level system for analog multiplexing.


Figure 1. DG506A Used as a Single-Level Multiplex System

With a single-level system one can obtain either (a) the wave-forms shown in Figure 2(a), and be faced with inter-channel interference due to overlapping samples or, (b) the waveforms of Figure $2(b)$ which result in delayed channel switching, in order to eliminate interference between channels.


Figure 2(a). Overlapping Channels


Figure 2(b). Delayed Channel Switching

If the analog sample time needed is $3 \mu \mathrm{~s}$, for example, system 2(a) would not be a practical proposition. System 2(b) would certainly be practical but would introduce a large wastage of transmission time due to the large ratio of $\mathrm{t}_{1}: \mathrm{t}_{2}$ (Figure 2(b), in fact, indicates a $50 \%$ loss in transmission efficiency).

This problem is manifest in all commercially available IC multiplexers used in single-level systems. Other problems that result from using a single-level system are:
(1) With a large number of separate analog inputs, the leakage currents through the OFF switches can introduce an appreciable percentage voltage error into the common output line. This is important if the analog signal beinging conveyed through the closed switch is in the millivolt range.
(2) The common node output capacitance increases with the total number of analog channels being multiplexed. With 64 channels (i.e., $4 \times 16$ channel DG506A), the common node output capacitance will be typically 180 pF .

The charging time ( $\mathrm{t}_{1}$ ) necessary for the analog signal to reach $0.25 \%$ of its final value (six time constants) will then be approximately
$6 \times$ Cout (rDs(on) + Ranalog source $^{\text {and }}$
If the source resistance is $1 \mathrm{k} \Omega, \mathrm{t}_{1}$ will be
$\left.6 \times(180): 10^{-12} \mathrm{~F}\right) \times(400 \Omega+1 \mathrm{k} \Omega)$
$=1.51 \mu \mathrm{~s}$
This decreases the effective switching speed of the multiplexer.

## Two-Level Multiplexing System

These problems can be overcome if a two-level multiplexer is used, which inherently provides a much faster switching system. Figure 3 shows an example of a two-level system capable of 32 channels. The first level consists of 16 -channel DG506A multiplexers, the use of which offers the advantages stated in the introduction. The second level consists of two or more single channels of a DG181; this has switch op?n and close times of, typically, 100 ns , and has a break-before-make switching action. The DG181 is available in a dual-in-line package.

The two-level system uses the bank of high speed DG181 switches at the output to sequentially switch between the outputs of the DG506A's. Each DG506A is able to switch channels during the time the others are being interrogated. It contributes capacitance and leakage at the output only when it is switched into the output bus by a DG181.

The use of the two-level system achieves the following:

Effectively reduces the common output node capacitance of the system. It will consist of a single multiplexer output, DG506A ( 45 pF ) and several DG181's ( 6 pF OFF, 14 pF ON). For a 64 -cinannel 2 -level system, for example, the outp it capacitance is reduced to 77 pF , compared to 180 pF of the single-level system.


Figure 3. 32-Channel, Two-Level Multiplex System, Comprising Two DG506s in the First Level, and a DG181 in the Second
(2) Reduces the amount of error voltage developed as a result of leakage current flow through the OFF switches into the common output node. The leakage through the OFF switch of Figure 3 into the common output node is effectively that of a single OFF channel of the DG181 (from $\pm 40 \mathrm{nA}$ to $\pm 10 \mathrm{nA}$ in a 64-channel system).
(3) Allows the system to operate in such a way that the ratio $t_{1}: t_{2}$ is very small. In the example, $\mathrm{t}_{1}=200 \mathrm{~ns}$ and $\mathrm{t}_{2}=3 \mu \mathrm{~s}$.

The switching speed of the system is dependent on the DG181, which is a high-speed 2-channel SPST (ton $\sim 100 \mathrm{~ns}$ ). The slower switching time of the DG506A ( $\sim 1 \mu \mathrm{~s}$ ) is not important because this switching transition can take place while the other DG506A's are being interrogated.

With the two-level system design, more data can be transmitted with a very fast multiplex system utilizing a large number of low-cost, moderate-speed multichannel multiplexers and several high-speed SPST switches.

## Details of the System

A 32-channel two-level multiplexing system is shown in Figure 3. Figure 4 shows the analog switching waveforms, including the segments of the multiplexer outputs being sampled. Notice that as one multiplexer is being sampled, the other is switching. The example of the output samples shows the edge-toedge sampling achieved by the two-level system. The logic timing diagram for the system of Figure 3 is shown in Figure 5. This illustrates the timing used by the DG181 switches to give the two-level multiplexing.


Figure 4. Two-Phase Timing Method That Eliminates the Switching Delays of the 16-Channel Multiplexers in a 32-Channel System

## Logic Control System

The digital control logic consists of a multi phase clock generator and recirculating binary counters. The number, N , of clock phases and binary counters necessary is equal to the number of multiplexers used in the first level of the system. With 16-channel DG506A's, 4-bit binary counters are needed (such as TTL DM7493) to give addressing to all 16 -channels.

## 64-Channel Two-Level Multiplexer

Figure 6 shows a complete 64-channel two-level multiplex system. For the 64-channel system, $\mathrm{N}=4$ and the four clock phases are generated with a two-bit
counter and decoding logic (these four phases are also shown in Figure 6). Two J-K flip-flops (TTL DM7473) are connected as a two-bit counter and toggle on the high-to-low clock edge. The NAND gates (DM7400) decode the flip-flop outputs into the four clock phases shown. The low state of the clock phase is the ON state of the corresponding DG181 switch. As a clock phase goes from a low-to-high state, the DG181 it feeds turns off and the corresponding 4-bit binary counter (DM7493) is triggered to its next address state. This causes the multiplexer to change as the output of the next multiplexer is being sampled at the output. For synchronization there is a reset available to set the system to start on the first channel when power is first applied.

Siliconix


Figure 5. Logic Timing Diagram Showing Waveform Timing Sequences for a 32-Channel System

## CONCLUSION

This system may be used for increasing data transmission rates in analog switching systems. One particular application is found in telephone switching
where, for instance, it is necessary to multiplex 32 or more channels of analog information in the form of $4 \mu \mathrm{~s}$ samples (edge-to-edge) on to a common output line.


Figure 6. 64-Channel 2-Level Multiplex System

Siliconix
incorporated

# ELIMINATE THE GUESSWORK IN YOUR ANALOG SWITCHING ERROR ANALYSIS 

By Steve Moore and Van Brollini
September 1987

## The "DGP" Philosophy

To design a precision analog system, errors must be identified and reduced to levels within the guard bands dictated by the overall system accuracy requirements. For worst-case design with analog switches and multiplexers, one must rely on data sheet minimum and maximum limits to determine the error contribution of a given channel. Many devices, however, do not have 100\% tested limits for parameters critical for precision such as charge injection, variations in on-resistance, and variations in switching time. Furthermore, other parameter limits are specified on a "not tested, guaranteed-by-design" basis. Therefore, precision system designers must screen incoming devices, living with uncertainty about the actual performance of their system, or compensate by adding circuitry or selecting other expensive components.

The "DGP" family of analog switches and multiplexers brings new levels of precision to monolithic devices. This family embodies a new philosophy for the specification and testing of analog ICs. In contrast to "typical" or "guaranteed by design" specifications, all limits on the DGP family data sheet are $100 \%$ tested. Superior CMOS processing tightens the limits for leakage and extends the analog range beyond anything previously available. Devices are tested with $10 \%$ guard bands on the power supplies at the most commonly used voltages. Using new analog test capabilities, charge injection, variations in on-resistance, and switching times are also 100\% tested.

## Eliminating Data Sheet Guesswork

When designing a precision data acquisition system with existing analog switch and multiplexer families, the errors introduced by these switches can be the major source of system inaccuracy. The limits for switch on-resistance and leakage currents have always had well-defined data sheet limits--even over temperature. However, it has been impossible to find
tested limits for the variations in on-resistance as the power supply, drain, or source voltages are varied. So while it is easy to predict the offsets caused by "ON"-resistance under nominal conditions, the designer must guess what effect varying supply and input levels will have. With the new DGP family of switches and multiplexers, these variations are specified to within $5 \%$ over a wide range of supply and analog voltage ranges. Therefore, it is now possible to design a fully guard-banded system.

What happens to an analog switch when the power supply voltage is varied from +13.5 V to +16.5 V (a typical $\pm 10 \%$ tolerance in a nominally +15 V supply)? With the previous generation of switches, the designer either characterized the device or used the manufacturer's typical performance curves to estimate the guard bands required to ensure system accuracy under all rated conditions. Switch "ON"-resistance could vary as much as $20 \%$ between channels and with changes in supply voltage and analog input voltage. These variations translate directly into nonlinearity and gain errors. The DGP devices are tested at worst-case supply voltages to define firm design limits for operation with $\pm 10 \%$ variations in nominally $\pm 12 \mathrm{~V}, \pm 15 \mathrm{~V}$, and $\pm 20 \mathrm{~V}$ systems.

The change in "ON"-resistance from switch to switch in multiple switches and multiplexers can limit a system's channel-matching and common-mode rejection. This change has never been specified below $10 \%$, and it is usually listed as a "typical" value, not a tested one. Variations from switch to switch are included in the DGP family tests for on-resistance variation. For example, a total of 24 supply voltage combinations and analog voltages are tested across the four channels of the DGP201A to determine changes in on-resistance specified with less than $5 \%$ total variation.

Leakage current at the source or drain can result in significant errors in sample-and-hold amplifiers and high-impedance systems. While other switch families offer leakages as low as 1 nA , the DGP family offers
a factor of four times improvement in leakage performance (down to 250 pA ). Additionally, tight limits are established for the most adverse leakage condi-tions--that is, the worst-case extremes of the temperature and voltage ranges.

Most analog switch/multiplexer families for precision applications operate with $\pm 15 \mathrm{~V}$ supplies. CMOS technology, which allows an analog signal swing from rail to rail, provides operation with up to $\pm 15 \mathrm{~V}$. The enhanced metal-gate CMOS technology used for the DGP family (see "Process Evolution" below) allows operation with supplies up to $\pm 22 \mathrm{~V}$ supplies, with "ON"-resistance and leakage specifications tested for those supply levels. Therefore, a wider signal range is achieved, resulting in greater system headroom and better dynamic range. These features are essential for high-resolution applications such as precision data acquisition and professional audio equipment.

## Improved AC Performance

In today's world of high-speed data acquisition, the requirements of precision systems extend into the realm of the dynamic accuracy as well as the traditionally specified dc parameters. Switch and multiplexer specifications of particular importance are charge injection (or charge transfer) and switching speed (or transition time). Charge injection occurs when the parasitic FET switch capacitance transfers a charge into a channel that is being switched on or off. Seen as a glitch which accompanies all on/off transitions, charge injection is a major source of inaccuracy in sample-and-hold amplifiers as the charge is dumped into the hold capacitor (see Figure 1). Because testing this parameter in production is difficult, the tested maximum limits for charge injection have never been specified on analog switch and multiplexer data sheets. However, the DGP201A is fully tested for charge injection with a maximum limit of 50 pC (at $\mathrm{Vs}=\mathrm{OV}$ ). The maximum error contribution of charge injection to a sample-and-hold circuit can be calculated using:


Using this formula, the maximum voltage error for a $10,000-\mathrm{pF}$ hold capacitor is 5 mV .

Switching speed can vary from channel to channel. These variations can create sampling errors, resulting in system dynamic channel mismatch. The DGP
family uses advanced ac test capability to specify a maximum variation in switching time of 50 ns .

## 1/4 DGP201A



Figure 1. Simple Sample-and-Hold Circuit

## Full Range of Standard Functions

With the DGP family, Siliconix is offering the most commonly used analog switch and multiplexer configurations. These parts are all pin-for-pin replacements for existing devices, making it easy to upgrade system precision and quality. For example, the DGP201A may be used for quad switch applications, the DGP303A for dual SPDTs, the DGP508A for 8-channel multiplexers, and the DGP509A for dual 4-channel systems.

## Process Evolution

The DGP family is built using a mature metal-gate CMOS technology. Since its introduction in the early 1970s, this process has been significantly enhanced, improving to the point where today the breakdown voltage is consistently above 50 V without trade-offs for leakage or on-resistance performance. This extremely well-controlled process specification results in leakages typically below 50 pA , allowing vastly improved maximum leakage limits.

## Improved Sample-and-Hold Performance

A precision sample-and-hold amplifier can be built with the DGP201A quad analog switch. Figure 2 shows a practical sample-and-hold amplifier that uses buffering at the input and output. This circuit includes charge cancellation circuitry to minimize pedestal error due to switch charge injection.

During the sampling phase (logic input low), SW2 and SW4 are on, while SW1 and SW3 are off. This design forms a closed-loop amplifier that charges the hold capacitor, C2, through the on-state switch, SW4. C2 is charged to the value of the input voltage


Figure 2. High Performance Sample-and-Hold Circuit with Reduced Pedestal Error and Droop Rate
being sampled. During the hold phase (logic input high), SW2 and SW4 are open, while SW1 and SW3 are closed. This configuration opens the overall loop, so the output of the sample-and-hold circuit remains fixed at the voltage stored on the hold capacitor. Closing SW3 keeps the input buffer at unity gain in the absence of overall negative feedback. Closing SW1 transfers a charge, which is equal and opposite in magnitude to the amount injected by SW4. This charge would otherwise feed into the hold capacitor and appear at the output as a pedestal (or range dependent offset) error in the sample. Using the DGP201A, with its maximum charge injection of 50 pC , the value of the charge compensation can be intelligently selected to achieve the desired level of precision.

The extremely low leakage of the DGP201A and the JFET input buffer gives this sample-and-hold function an excellent droop rate. Worst-case droop rate is calculated by

$$
\Delta \mathrm{V} / \Delta \mathrm{t}=\Delta \mathrm{I} / \mathrm{C}
$$

where 1 is the sum of leakage from the switch ( 250 pA maximum) and the JFET ( 250 pA maximum), and $C$ is the value of the hold capacitor.

In this circuit, the maximum droop rate is $500 \mathrm{pA} / 1000 \mathrm{pF}=0.5 \mathrm{~V} / \mathrm{sec}$.

## Differential Data Acquisition System

Figure 3 shows a 4 -channel 4 1/2-digit differential data acquisition system. The Si7135 A/D converter uses a 2.0 V full-scale range, resolving 20,000 counts which translates into a $100 \mu \mathrm{~V}$ step size. Typical leakage currents of most multiplexers can seriously degrade system accuracy, especially with highimpedance sources such as strain gauges and transducer bridges. The DGP509A, with its 2 nA maximum leakage, contributes a maximum $100 \mu \mathrm{~V}$ error ( 1 LSB ) with a $50 \mathrm{k} \Omega$ source impedance. Using the DGP509A, 4-channel precision differential multiplexing is accomplished without degrading commonmode rejection or without additional decode logic.

## Precision Gain Switching Differential Amplifier

Figure 4 shows an instrumentation amplifier which uses an OP-07 precision op amp and a DGP303A to digitally select one of two gain settings. This circuit features low noise, excellent common-mode rejection, low drift, and well-defined limits for gain accuracy. Analyzing this circuit using the original DG303A and comparing it to the performance using the new DGP303A illustrates the dramatic improvement possible by upgrading to the DGP family without redesigning the circuit.


Figure 3. 4 1/2 Digit Differential Data Aquisition System

The most dramatic improvement is seen at the industrial temperature range maximum $\left(85^{\circ} \mathrm{C}\right)$. The DGP303A switches are modeled using a resistor ( ${ }^{\text {DSS(ON) }}$ ) in parallel with a current source (ID(ON)) for an on-state switch. For the off-state condition, the switches are modeled only as a current source (s(off)).

In this example, the gain selection is unity for logic high at the logic input, and a gain of 10 is selected for a logic low. The sources for error (at maximum over temperature of -40 to $+85^{\circ} \mathrm{C}$ ) under consideration are:

$$
\begin{gathered}
I_{B}(\mathrm{OP}-07 \mathrm{~A})=4 \mathrm{nA} \\
\mathrm{ID}_{\mathrm{ION})}(\mathrm{DG} 303 \mathrm{AB})=200 \mathrm{nA} ; \\
\mathrm{ID}_{\mathrm{D}(\mathrm{ON})}(\mathrm{DGP303A})=2 \mathrm{nA}
\end{gathered}
$$

$$
\begin{gathered}
I_{S(O F F)} \text { or } I_{D(O F F)}(D G 303 A)=100 \mathrm{nA} ; \\
I_{S(O F F)} \text { or } I_{D(O F F)}(D G P 303 A)=1 \mathrm{nA} \\
\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}=75 \Omega \\
R 1=R 3=10 \mathrm{k} ; R 2=100 \mathrm{k}
\end{gathered}
$$

The input error voltage (Verti) caused by switch leakages can be approximated by:

$$
V_{\text {ert }}=10 \mathrm{k}\left(I_{D(O N)}+I_{S(O F F)}+I_{B}\right)
$$

For the DG303A,
Using the DGP303A precision analog switch, the error is:

$$
V_{\text {ert }}=10 \mathrm{k} \times(1 \mathrm{nA}+2 \mathrm{nA}+4 \mathrm{nA})=70 \mu \mathrm{~V}
$$

These calculations show that with the DGP switch, the error is dominated by the OP-07 bias current.


Figure 4. Precision Gain-Selectable Differential Amplifier

## MULTIPLEXER ADDS EFFICIENCY TO 32-CHANNEL TELEPHONE SYSTEM

by John A. Roberts and J.O.M. Jenkins

Revised January 1988

Time-division multiplexing has gained wide acceptance in recent years as a means of combining multiple telephone channels on two-wire-pair transmission lines that previously accommodated only one channel. Combined with pulse-code-modulation (PCM) circuitry to convert the sampled signals to a digital format, the multiplexing techniques have generally reduced size, power consumption, and costs of plant equipment.

To achieve minimum signal loss and distortion in such systems, much effort has been directed toward building multiplexers that switch from channel to channel with minimum output rise and fall times. Such a multiplexer design, recently built and tested, provides 150 ns switching time, an order of magnitude faster than presently available circuits.

This high speed switching is achieved by applying biphase control logic to a two-level multiplexer arrangement that takes advantage of the fast rise times and the break-before-make action of newly developed intergrated circuit multiplexers.

## Telephone System Requirements

A generalized system used to time-division multiplex voice signals is shown in Figure 1. After the signals on each of analog channels have been sampled, each sample is quantized and coded into a PCM format. The new design focuses on the analog multiplexer, which feeds the analog-to-digital converter.

The sampling rate for each of the incoming channels is determined by the desired bandwidth of the voice signals being sampled, while sampling dwell time is fixed by the number of channels that must be sampled. Nyquist's sampling theory 1,2 states that any transmitted waveform that is band-limited to a maxi-
mum frequency of $f_{L}$ can be accurately reconstructed from periodic samples taken at a rate as slow as $2 \mathrm{f}_{\mathrm{L}}$.


Problems in overcrowding of wire-pair telephone-transmission lines are lessened by using analog timedivision multiplexers followed by A/D converters.

Figure 1. Telephone's Answer

In practice, however, filters do not provide ideal cutoff at $f_{L}$, and a somewhat higher sampling rate must be tolerated. For example, to achieve less than $1 \%$ error in reconstruction accuracy, the sampling rate must be at least twice the frequency at which the unwanted signals above cutoff are reduced by $40 \mathrm{~dB} .^{2,3}$ Thus, to relax difficult filtering requirements at the input-to-sampling circuitry, a voice bandwidth that is nominally limited to about 2.3 kHz is usually sampled at an 8 kHz rate, or once every $125 \mu \mathrm{~s}$.

## Single-Level Multiplexers

The standard configurations of today's telephone systems dictate that a fundamental group of 32-channels be multiplexed onto one line.

Therefore, with a sample frame time of $125 \mu \mathrm{~s}$ each of 32 multiplexed channels is sampled for $125 / 32$ or $3.906 \mu \mathrm{~s}$, as Figure 2 indicates.

Siliconix
incorporated


For accurate reconstruction of a 3.3 kHz telephone signal, It must be sampled at a rate of about 8 kHz , or once every $125 \mu \mathrm{~s}$. The hlerarchy of today's telephone system makes it highly desirable to multiplex 32 speech channels during this period.

Figure 2. Tight Fit
Conventional multiplexing networks can be implemented with either discrete components or integrated circuits, such as the Siliconix DG508A (see table). This circuit multiplexes eight input channels with a switching time between channels of 1 to $1.5 \mu \mathrm{~s}$. A 32-channel multiplexer is constructed simply by paralleling four DG508A's. Thus, in single-level switching, each of the 32 analog input channels is multiplexed through a single switching bank.


The problem with such a system stems from the relatively slow 1-1.5 $\mu \mathrm{s}$ switching times between channels. Depending on the design of the particular multi-
plexer, there can either be an overlap or "aliasing" between sampling pulses, which leads to crosstalk between channels, or a large separation between samples, which reduces the sampling time of a particular channel. The reduced sampling time results in lower multiplexer efficiency.

Added to the $1-1.5 \mu \mathrm{~s}$ switching time is a delay associated with the increased output-node capacitance when multiple channels are combined. For four DG508A's ( 32 channels), the added delay is about 200 ns . These delays further reduce the effective sampling time and bring some uncertainty into the timing strobe for the A/D converter. The node-capacitance problem can be lessened to some extent by a high performance sample-and-hold circuit between the multiplexer and the A/D converter. However, the $1-1.5 \mu \mathrm{~s}$ switching times remain, and this problem becomes acute for signals obtained from sources with output impedances of $2 \mathrm{k} \Omega$ and above.

## Two-Level Multiplexing

System response time can be improved by reducing the output-node capacitance. This is achieved by using a two-level multiplexing system as shown in Figure 3. ${ }^{4}$ Here, circuits with lower output capacitance (such as the DG181, with performance shown in the table) are placed in the second multiplexing level, which feeds the A/D converter.

The DG181 can switch at a speed of 150 ns . The full advantages of these speeds, however, are not realized, since interchannel sampling time is still limited by the $1-1.5 \mu \mathrm{~s}$ rise times of the DG508A's.

A timing sequence that makes maximum use of switching rise times of the DG181s (and therefore results in extremely high sampling efficiency) can be achieved by applying control logic to the two-level multiplexer in a manner which will give the sampling sequence shown in Figure 4. The faster switching speed and the break-before-make action of the DG181 virtually removes the possibility of overlap.

The problems caused by the relatively slow switching time of the DG508A are eliminated by ensuring that the first channels of multiplexer switches $1 A$ and $2 A$ (Figure 3) are already fully closed when $2 B$ and $3 B$, respectively, are closed. This sequence is then repeated for each of the eight channels of the DG508A's, and the complete cycle is again repeated.


Output-node capacitance is significantly reduced when a second level of multiplexers is added. Interchannel switching time; however, is still determined primarily by the speed of the first-level switches.

Figure 3. Two-level Multiplexing


By adding two-phase control logic to the two-level multiplexer of Figure 3, the full advantage of the 150 ns switching speed of the DG181 circuits is realized. Channel numbers correspond with those in Figure 3.

Figure 4. Phase II timing

Siliconix
incorporated

(B) TIMING

TTL control circuits (a) Implement timing (b; required in two-phase, two-level multiplexing system. First-level DG508A switches are MOS circuits, and JFET technology gives the faster switching times needed in the DG181 second-level switches.

(a) $20 \mu \mathrm{~s} / \mathrm{DIV}$

(b) $200 \mathrm{~ns} / \mathrm{DIV}$

Thirty-two dc levels are sampled in a prototype multiplexer to demonstrate switching speed of the two-level two-phase design. Largest single transition, from -3 to +3 V is expanded in the lower trace. Verticle scale for both traces: 2 V per division.

Figure 6. Quick Switch

## Two-Phase Control Logic

The timing requirement and logic control layout for the complete circuit are shown in Figures 5a and 5b. Waveforms $A$ and $B$ are obtained from the input clock waveform by an asynchronous divider. The $A$ and $B$
waveforms are combined to give $A B, A \bar{B}, \bar{A} B$ and $\bar{A} \bar{B}$ which are needed to close the DG181 gates sequentially. Functions $X A B$ and $X A \bar{B}$ then clock two 3-bit asynchronous counters. A delay of two clock periods exists between $X A B$ and $X A \bar{B}$ so that the count sequence applied to the second and third multiplexer is suitably delayed.

A prototype multiplexer with two-phase control logic has been constructed and successfully tested. Series 7400 TTL circuitry is used to implement the timing and control logic. First-level DG508A switches are MOS circuits, while JFET technology gives the faster switching times needed in the DG181 second-level switches.

To simulate all 32 analog inputs to the multiplexer, a voltage-divider network of series resistors is connected across a +3 V supply. Thus, 32 dc voltage levels are consecutively tapped off the network and applied to the multiplexer input. The multiplexer output is displayed on the oscilloscope, as shown in Figure 6a. As can be seen, the largest transition is from -3 to +3 V . In Figure 6 b , this 6 V transition is demonstrated as being accomplished in less than 100 ns .

If low-power TTL or diode-transistor logic is used in the control circuits, synchronous counters may be necessary to eliminate cumulative flip-flop delays. Although the system shown is designed for negative-edge-triggered J-K flip-flops, the circuitry can be rearranged quite simply for almost any bistable logic element.

## References

1. Schwartz, M., "Information Transmission Modulation and Noise," 2nd ed. p. 174, McGraw-Hill Book Co. 1970.
2. Shannon, C., "A Mathematical Theory of Communications," Bell System Technical Journal. pp 379-423, July 1948 and pp 623656, October 1948.
3. English, M., "Multiple systems" Electronic Products pp 28-31, May 1969.
4. Yoder, D., "Two-Level Multiplexing for Data-Acquisition Systems," pp 67-72, EEE July 1970.

Siliconix incorporated

## PUBLICATIONS INDEX

Siliconix Incorporated wants to keep you informed about our available technical literature.
The listing that follows shows publication year and section contents for each book. For complimentary copies, please contact your local Siliconix sales office. A listing of sales offices is included at the end of this book.

We are interested in your comments and suggestions about our technical literature. Please send them to

```
Siliconix Incorporated
Attn: Technical Literature Dept. M/S 05
2201 Laurelwood Road Santa Clara, CA 95054
```

or give us a call at (800)554-5565.

## INTEGRATED CIRCUITS DATA BOOK - 1988

Introduction. Quality And Reliability. Process Option Flows. Analog Switches and Multiplexers. Digital To Analog Converters. Analog To Digital Converters. Wideband/Video Switches And Multiplexers. Operational Amplifiers, Comparators. FET Drivers. Display Drivers. Voltage Converters. Switchmode Controllers, Regulators. Application specific IC's (ASIC). Application Notes.

FET DATA BOOK - 1986
Introduction. Process Option Flows. Design Alternatives. Junction FETS. Current Regulator Diodes. Pico Amp Diodes. Double Diffused (DMOS) FETs. Low Power N \& P channel MOSFETs. Application Notes.

## MOSPOWER DATA BOOK - 1988

Process flows. Selector Guide. N \& P Channel Power MOSFETs. Switching Regulator and Controller ICs. Technical Information on Ratings and Characteristics, ESD Sensitivity, Gate Drive and Thermal Considerations.

## OEM PRICE LIST WITH CROSS REFERENCE

## SILICONIX SHORT FORM CATALOG

## MOSPOWER APPLICATIONS HANDBOOK - 1985

Rudy Severns et al, Siliconix Incorporated. Introduction to MOSPOWER FETs. Power MOSFET Structures. MOSFET Electrical Characteristics. Thermal Design And SOA. Practical Design Considerations. Applications Information. MOSFET Testing and Reliability Appendices. (This handbook contains over 70 articles and application notes written by 31 experts in power processing. Hardbound. 488 p.p.)

## DESIGNING WITH FIELD-EFFECT TRANSISTORS - 1981

Edited by Arthur D. Evans. Available at your technical bookstore or write to Suite 26-1; McGraw Hill Book Co, 1221 Avenue of the Americas; New York, NY 10020.

## POWER FETS AND THEIR APPLICATIONS - 1982

Edwin S. Oxner, Staff Engineer, Siliconix, Inc. Available at your technical bookstore or write to: Mail Order billing, Prentice-Hall,Inc., Tappan Road, Old Tappan, NJ 07675.

## RELIABILITY REPORTS

Siliconix is dedicated to the manufacture of high quality, reliable products that meet the needs defined by our customers. Reliability Reports exist for most of our products and ne'w reports are continuously being generated as new data becomes available. Customers that require reliability reports for specific devices are encouraged to request them by calling (800) 554-5565.

## APPLICATION NOTES \& TECHNICAL ARTICLES

KEY

- $I C=1988$ Integrated Circuits Data Book
- $F=1986$ FET Data Book
- $M=1988$ MOSPOWER Data Book
- MAH = 1985 MOSPOWER Applications Handbook


## CATALOG DOCUMENT <br> (SEE KEY) NUMBER

## APPLICATION NOTES

| F | AN70-2 | FETs for Video Amplifiers |
| :---: | :---: | :---: |
| F | AN72-1 | FETs in Balanced Mixers |
| F | AN73-1 | FETs as Voltage-Controlled Resistors |
| IC | AN73-2 | IC Multiplexer Increases Analog Switching Speeds |
| F | AN73-4 | FETs in Balanced Mixers |
| IC | AN73-6 | Function/Application of the L144 Programmable Micro-power Triple Op Amp |
| F | AN73-7 | An Introduction to FETs |
| IC | AN74-2 | Analog Switches in Sample and Hold Circuits |
| F | AN74-4 | Audio-Frequency Noise Characteristics of Junction FETs |
| IC | AN75-1 | CMOS Analog Switches - A Powerful Design Tool |
| IC | AN76-6 | DG300A Series Analog Switch Applications |
| IC | AN76-7 | Function/Application of the L161 Micropower Comparator |
| MAH | AN79-1 | A 500 kHz Switching Inverter for 12 V Systems |
| MAH | AN79-6 | Using VMOS Transistors to Interface from IC Logic to High Power Loads |
| F | AN81-3 | Composite Op Amp for High Performance |
| MAH | AN82-1 | Solving the Stepper Motor Interface Problems |
| IC | AN83-1 | The DG308A Digitally Switches Analog Signals |
| MAH | AN83-2 | Applying 240 Volt MOSPOWER Transistors and Current Limiting Diodes to Electronic Pulse Dialer Circuits |
| IC | AN83-3 | A Microprocessor Compatible Analog Switch Makes Interfacing Easy |
| IC | AN83-4 | Improved System Performance Using Microprocessor Compatible Multiiplexers |
| MAH | AN83-5 | Boost OP-AMP Output Power with Complementary Power MOSFETS |
| IC | AN83-6 | A System solution to HP-IL Equipment Interface |
| F | AN83-7 | A High-Quality Audio Crosspoint Switch |
| MAH | AN83-8 | Frequency Response Analysis of the MOSFET Source-Follower |
| MAH | AN83-10 | Safe Operating Area and Thermal Design for MOSPOWER Transistors |
| MAH | AN83-11 | The D469: An Optimized CMOS Quad Driver for MOSPOWER FET Switches |
| IC | AN83-13 | Si8601 Data Acquisition System Interfaces for I/O or Memory Mapped Operation |
| IC | AN83-14 | A Simple Approach to Si7135/8085 Interface |
| F | AN83-15 | A High Performance Video Switch Using the SD5002 |
| F | AN84-1 | Applications for Si1000 Series JFET Amplifier |
| IC | AN84-2 | Theory and Applications of the Si7660 and Si7661 Voltage Converters |
| F | AN85-2 | Designing a Super High Dynamic Range Double-Balanced Mixer |
| F | AN85-3 | DMOS FET Analog Switches and Switch Arrays |

Siliconix incorporated

## APPLICATION NOTES (Cont'd)

| IC | AN86-1 | The DG536 Wide Band Multiplexer Suites a Wide Variety of Applications. |
| :---: | :---: | :---: |
|  | AN86-2 | MOSPOWER in Motor Drives |
| IC, M | AN87-1 | A 1-Watt Flyback Converter Using the Si9100 |
| IC, M | AN87-2 | Efficient ISDN Power Converters Using the Si9100 |
| IC | AN87-3 | 12 Bit CMOS Multiplying DAC |
| IC | AN87-4 | Improve System Precision with the Si7652 Chopper-Stablized Operational Amplifier |
| IC | AN88-1 | Application for the D469 MOSPOWER Driver |
| IC | AN88-2 | Microprocessor Compatible Multiplexers Facilitate Video Switching Designs |
| DESIGN AIDS |  |  |
| MAH | DA80-1 | A Low Cost Regulator for Microprocessor Applications |
| DESIGN IDEAS |  |  |
|  | D185-1 | Designing a One Cell NiCd Powered VHF Oscillator |
| F | D171-1 | The FET Constant Current Source |
| F | D171-9 | Wideband UHF Amplifier with High Performance FETs |
| F | D173-2 | High Performance FETs in Low-Noise VHF Oscillators |

TECHNICAL ARTICLES

|  | TA | A Monolithic High Voltage ACTFEL Row Driver for Symmetric Drive Schemes |
| :---: | :---: | :---: |
|  | TA | Monolithic Video Multiplexer Directs 300 MHz Data in 300 ns . |
|  | TA | A High Efficiency Power MOSFET used as the Control Element in an 800 V Switch |
|  | TA | The Use of MOSFETs in High Dose Rate Radiation Environments |
|  | TA | Special Features of Power MOSFETs in High Frequency Switching Circuits |
|  | TA | A DI and JI Compatible Monolithic High Voltage Mux |
|  | TA | Using the Si9100 for Design of 1 Watt Power Supply |
|  | TA | What Do We Think Of The 6" Wafer |
| F | TA70-2 | FET Biasing |
| IC | TA73-1 | Multiplexer Adds Efficiency to 32-channel Telephone System |
| MAH | TA83-1 | Using Power MOSFETs as High-Efficiency Synchronous and Bridge Rectifiers in Switch-Mode Power Supplies |
| MAH | TA83-2 | Controlling Oscillation in Parallel Power MOSFETS |
| MAH | TA83-3 | Correlating the Charge-Transfer Characteristics of Power MOSFETS with Switching Speed |
| MAH | TA84-1 | Understanding MOSPOWER Transistor Characteristics Minimizes Incoming Testing Requirements |
| MAH | TA84-2 | MOSFETs Move in on Low Voltage Rectification |
| MAH | TA84-3 | Power MOSFETs and Radiation Environments |
| MAH | TA84-4 | $d V_{\text {DS }} / \mathrm{dt}$ Turn-on in MOSFETs |
| MAH | TA84-5 | Parallel Operation of Power MOSFETs |
| IC | TA87-1 | Eliminate the Guess Work in Your Analog Switch Error Analysis |

Siliconix
incorporated

## U.S. Sales Representatives



IDAHO
See Washington
ILLINOIS (Southern)
See Kansas
ILLINOIS (Northern)
Des Plaines (60018)
Electron Marketing Corp
3158 Des Plalnes Avenue
(312) $298-2330$

FAX: 312-298-0650
INDIANA
Indlanapolls (46268)
Wilson Technical Sales, inc.
Pī․ Box 681038

| (317) |
| :--- |
| FAX: |
| $317-2513$ |
| $172-06$ |

LOWA
Cedar Rapids (52403)
1500 2nd Avenue S. E .
Sulte 205
(319) 362-6413

FAX: 319-362-6535
KANSAS
Lenexa (66219)
Midwest Technical Sales
15301 W. 87th Pkwy.
Suite 200
(913) 888-5100

FAX: 913-888-1103
Wichlta (67052)
Midwest Technical Sales
21901 La Vista
(316) $794-8565$
KENTUCKY
See Indiana
LOUISIANA
See Texas
MAINE
See Massachusetts
MARYLAND
Columbla (21046)
Pro Rep, Inc.
8310 Gullford Road
(301) 381-7460

TWX: 710-862-0862 Easylink: 62811006
FAX: 301-381-5846

MASSACHUSETTS
Towksbury (01876
ro Comp Associates, Inc.
1049 East Stree
(617) 858-0100
FAX: 617-858-0110

MICHIGAN
Brighton (48116)
A.P. Assoclates
(313 E. Grand Rlve
(329-6550
tLX: 287310 (APAIUR)
FAX: 313-229-9356

## MINNESOTA

Burnsville (55337)
lectromec Sales, Inc
601 East Highway 13
(612) 894-8200

TWX: 910-576-0232
FAX: 612-894-9352

MISSISSIPPI
See Alabama
MISSOURI
St. Charles (63303)
Midwest Technical Sales
(314) Robertridge

FAX: 314-447-3657
MONTANA
See Washington
NEBRASKA
See Missourl
NEVADA (Northern)
See Californla (Northern)
NEVADA (Clark County)
See Arizona
NEW HAMPSHIRE
See Massachusetts
NEW JERSEY (Northern)
Wayne (07470)
Astrorep Incorporated
1479 Route 23
(201) $696-8200$
FAX: $201-696-6497$

NEW JERSEY (Southern)
Mariton (08053)
B.G.R. Assoclates

Evesham Commons
525 Route 73
Suite 100
(609) 983-1020

TWX: 710-940-1358
EASy: 609-983-1879
NEW MEXICO
Albuquerque (87111)
Quatra Assoclates, Inc.
9704 Admiral Dewey NE
FAX: 602-820-7054
NEW YORK (Upstate)
Endwell (13760)
Tri-Tech Electronics, Inc
(607) 754-1094

Easylink: 62953445
FAX: 607-785-4557
Fayetteville (13066)
Tri-Teoh Electronics, Inc.
6836 E. Genasee Street
tWX: 710-541-0604
FAX: 315-446-3047
Fishkill (12524)
Tri-Tech Eloctronics, Inc.
(914) $897-56111^{2}$

Easyllink: 62906505
FAX: 914-897-5611 (Manual Receive)
E. Rochester (14445)

Tri-Tech Electronics, Inc.
300 Main Street
(716) $385-6500$

FASy: 716-385-7655
NEW YORK (Metro/Long

## Island)

Babylon (11702)
Astrorep Incorporated
103 Cooper Street
(516) 422-2500

TLX: 286852
FAX: 516-422-2504

NORTH CAROLINA
Charlotte (28212)
Rep, Inc.
independence Office Park
407 dilewild Road, Ste. 425
(704) 563-5554

Easylink: 62637570
FAX: 704-535-7507
Morrisville (27560)
2500 Gateway Centre Blvd.,
Ste. 400
(919) 469-9997

Easyllink: 62637570
NORTH DAKOTA
See lowa
앵ㅇ
Cleveland (44143)
A6thu Beta Barlve, Stempany
(216) 461-6161

FAX: 216-461-9091
Dayton (45414)
Arthur H . Baier Company
4940 Profit Way
FAX: 513 (513) 276 -276-5486
OKLAHOMA
See Texas (Grand Pralrie)

## OREGON

Portland (97224)
Crown Electronic Sales
17020 S. W. Upper Boones Ferry Rd.
FAX: 503-639-4023
PENNSYLVANIA (Eastern)
See New Jersey (Southern)
PENNSYLVANIA (Western)
See Ohio
PUERTO RICO
Hato Rey (00918)
Semtronic Assoclates, Inc
Mercantll Plaza Bldg.
Suite 816
(809) $766-0700 / 0701$
FAX: $809-763-8071$

RHODEISLAND
Seo Massachusetts
SOUTH CAROLINA
See North Carolina
SOUTH DAKOTA
See lowa
TENNESSEE
Jefferson City (37760)
Rep. Inc. 728
113 So. Branner Avenue
(615) 475-9012/3

EAsylink: 626576-475-6340
TEXAS
Austin (78759)
Ion Associates, Inc.
12731 Research Blivd.
Suite 100, Bildg. A
(512) $\begin{aligned} & 331-7251 \\ & \text { FAX: } 512-331-7254\end{aligned}$

## U.S. Sales Representatives (Cont'd)

| IEXAS (Cont'd) |
| :---: |
|  |
| Houston (77014-1696) Ion Assoclates, Inc. 14347-A Torroey Chase Blva. FAX: 713-537-5612 |

UTAH
Salt Lake City (84115)
Sage Sales
3341 South Main Street
(8AX) $801-467-5452$
VERMONT
See Massachusetts
VIRGINIA
See Maryland

WASHINGTON
Bellevue (98007)
Crown Eloctronlc Sales
14400 Bel-Red Road, Ste. 108 FAX: 206-747-6861

WEST VIRGINIA
See Ohlo

## Canadian Sales Representatives

Islington, Ontario (M9B6E3)<br>5468 Thompson, Ltd. $W$<br>Sulte 206<br>(416) $236-2355$ FAX: $416-236-3387$

## Chip Distributor

## ELORIDA

Orlando (32810)
7725 N. Orange. Blossom Trail
(305). 298-7100

TWX: 810-850-0103
FAX: $305-290-0164$

## U.S. Distributors

| ALABAMA |
| :---: |
| Huntsville (35805) Hamiliton/Avnet H23 4940 Research brive (205) $837-7210$ FAX: 205-721-0356 |
| Huntsville (35801) Marshall 3313 Memorlal Parkway South (205) 881-9235 FAX: 205-881-1490 FAX: 205-881-1490 |
| Huntsville (35805) Ploneer Huntsville 4825 University Square (205) 837-9300 $205-837-9358$ |
| Huntsville (35816) Quality Components 4900 Unlversity Square Ste. \#20 (205) 830-1881 FAX: 205-837-3330 |
| ARIZONA |
| Chandler (85226) <br> Hamiliton/Avnet, \#04 <br> 30 S. Mc Kemy Ave. <br> (602) 231-5100 <br> TWX: 910-950-0077 <br> FAX: 602-961-4555 |
| Phoenix (85044) <br> Marshall <br> 9830 S. 51st Street, Ste. B121 <br> (602) 496-0290 <br> TWX: 910-950-1946 <br> FAX: 602-893-9029 |
| Phoenix (85023) <br> Wyle Laboratorles-EMG <br> 17855 N. Black Canyon Hwy. $\text { (602) } 249-2232$ <br> TWX: 910-951-4282 |
| CALIFORN1A |
| Agoura Hills (91301) <br> Zeus Components <br> 5236 Colodny Drive <br> (818) 889-3838 |

WISCONSIN
Wauwatosa (53226)
Larsen Assoclates, Inc.
(414): 414-258-9655

WYOMING
See Colorado
DISTRICT OF COLUMBIA
See Maryland

North Gower, Ontario (M9B6E3)
Pipe Thompson, Ltd.
(613) 258-4067

ALABAMA
Huntsville (35805)
Hamilton/Avnet 4940 Research Hrive
(205) 837-7210
FAX: 205-721-0356

Huntsville (35801)
3313 Memorlal Parkway South
FAX: 205-881-1490
Huntsville (35805)
4825 University Square
AX: 205-837-935
Huntsville (35816)
4900 Unlversity Square
Ste. H20
FAX: $205-837-3330$
ARIZONA
Chandler (85226)
30 S. Mc Kemy Ave.
TWX: 910-950-0077
Phoenix (85044)
9830 S. 51 st Street, Ste. B121
602). 496-0290

FAX: 602-893-9029
Phoenlx (85023)
17855 N. Black Canyon Hwy.
TWX: $9240-2232$
CALIFORNIA
Zous Coms (81301)
5236 Colodny Driv
FAX: 818-889-2464

| Calabazas (91302) | Irvine (92715) |
| :---: | :---: |
| Wyle Laboratories-EMG | Wyle |
| 26677 W. Agoura Road | 18910 Teller Ave. |
| (818) 880-9000 | (714) 851 |
| Chatsworth (91311) | FAX: 714-851-8366 |
| Hamilton Electro Sales, | Milpitas (95035) |
| \#718.\#48 | Marshall |
| 9650 DeSoto Avenue | 336 Los Coches |
| (818) 700-6500 | (408) 942-4600 |
| TWX: 910-321-3639 | TWX: 910-339-9298 |
| Chatsworth (91311) | FAX: 408-262-1224 |
| Marshall | Ontario (91764) |
| 9710 DeSoto Avenue | Hamilton/Avnet, \#49 |
| (818) 407-4100 | 3002 E. "G" Street |
| FAX: 818-709-5334 | (714). 989-830 |
| Costa Mesa (92626) | FAX: 714-980-7129 |
| Avo McCormick Avenue | Rancho Cordova (95670) |
| (714) 754-6111 | Marshall |
| †WX: 910-595-1928 | 3039 Kilgore Ave. \#140 |
| Culver Clty (90230) | (916) 635-9700 |
| Hamilton/Avnet Corporate | Rancho Cordova (95670) |
| 10950 Washington Blvd. | Wyle Distribution Group |
| (213) 558-2000 | Sacramento Division |
| FAX: 213-837-9446 | 11151 Sun Center Drive |
|  | (916) 638-5282 |
| Marshall Corporate | Reseda (91335) |
| 9674 Telstar Avenue | JAN Devices |
| (818) 459-5500 | 6925 Canby, Bidg. 109 |
| FAX: 818-442-5231 | (818) 708-1100 |
| Gardena (90248) | FAX: 810-997-1130 |
| Hamilton Electro Sales, H01 | (1) |
|  | Roseville (95678) |
| (213) 217-6700 | Bell Industries |
| TWX: 910-340-6364 | 500 Gulseppe Ct, \#6 |
| irvine (92718) | WX: 910-367-2095 |
| Mars |  |
| 1 Morgan | Sacramento (95348) |
| (714) 859-5050 | Hamilton/Avnet, \#35 |
| TWX: 910-595-1969 | 4103 Northgate Blvd. |
| Irvine (92714) | (916) 920-3150 |
| Wyle Laboratories-EMG | San Diogo (92123) |
| 17872 Cowan Avenue | Hamilton/Avnet, \#02 |
| (714) 863-9953 | 4545 Viewridge Avenue |
| TWX: 910-595-1572 | 619) 571-7510 |
| FAX: 714-863-0473 | Nx. 910-35-1216 |
|  | San Diego (92123) |
|  | Marshall |
|  | 10105 Carroll Canyon Road <br> (619) 578-9600 <br> FAX: 619-586-0469 |

(619) $578-9600$
FAX: 619-586-0469

San Diego (92123)
9525 Laboratories-EMG
(619) 565-9171

FAX: 619-565-9171
San Jose (95131)
Zeus Component
1580 Old Oakland Road
(408) 998-5121
FAX: 408-998-0285

Santa Clara (95052)
3000 Distribution Group
3000 Bowers Avenue
(408) 727-2500

FAX: 408-727-2500, $\times 303$
Sunnyvale (94086)
Bell industries
1161 No. Falroaks Avenue
(408) $734-8570$
(408) 734-8570

TWX: $910-339-9378$
FAX: $213-258-6932$
Sunnyvale (94086)
Hamilton/Avnet, \%03
1175 Bordeaux Avenue
(408) $743-3300$

Yorba Linda (92686)
Zeus Components
22700 Savrl Ranch Pkwy.
(714) 921-9000

AX: 714-921-2715
COLORADO
Englewood (80111)
8765 E. Orchaard Road
Suite 708
(303) 740-1000

TWX: 910-931-0510
FAX: 303-740-1001
Thornton (80241)
Marshall
12351 N . Grant St.
(303) 451-8444
$\begin{array}{ll}\text { FAX: } & 303-457-2899\end{array}$

Siliconix incorporated

## U.S. Distributors (Continued)

| Thornton (80241) | Norcross (30071) |
| :---: | :---: |
| Wyle Distribution Group | Future Electronics |
| 451 E. 124th Avenue | 3000 Northwoods Parkway |
| (303) 457-9853 | Sulte 295 |
| FAX: 303-457-4831 | (404) 441-7676 |
| Wheatridge (80033) | FAX: 404-441-7580 |
| Bell Industries | Norcross (30093) |
| 12421 W. 49th Avenue | Marshall |
| (303) 424-1985 | 5300 Oakbrook Pkwy., Ste. 240 |
| TWX: 910-938-0393 | (404) 923-5750 |
| FAX: 303-424-0832 | TWX: 810-766-3 |
|  |  |
| CONNECTICUT | Norcross (30071) |
| Danbury (06810) | 3100 F Northwoods Place |
| Hamliton/Avnet, \#21 | (404) 448-1711 |
| Commerce Drive | FAX: 404-446-8270 |
| Commerce Park |  |
| (203) 797-2800 | LLLNOIS |
| TWX: 710-456-9974 | 1 m 込 |
| Milford (06460) | Bensenvilie (60106) |
| Falcon Electronics | Hamilton/Avnet, \#10 |
| 5 Higgins Drive | 1130 Thorndale Avenue |
| (203) 878-5272 | (312) 860-7780 |
| FAX: 203-877-2010 | TWX: 910-227-0060 |
| Norwalk (06851) | FAX: 312-860-8530 |
| Pioneer/Connecticut | Elk Grove Village (60007) |
| 112 Main Street | Pioneer/Chicago |
| (203) 853-1515 | 1551 Carmen Drive |
| TWX: 710-468-3373 | (312) 437-9680 |
| FAX: 203-838-9901 | TWX: 910-222-1834 |
| Wallingford (06492) | FAX: 312-437-0551 |
| Marshall | Schaumburg (60195) |
| 20 Sterling Drive | Marshall |
| Barnes Industrial Park North | 1261 Wiley Road, \#F |
| (203) 265-3822 | (312) 490-0755 |
| FAX: 203-284-9285 | TWX: 910-256-0036 |
|  | FAX: 312-490-0569 |
| FLORIDA |  |
| Altamonte Springs (32701) | INDIANA |
| Future Electronics | Carmel (46032) |
| 380 S. Northlake Blvd., | Hamilton/Avnet, \#28 |
| Sulte 1048 | 485 Gradle Drive |
| (407) 767-8414 | (317) 844-9333 |
| FAX: 407-834-9318 | FAX: 317-844-5921 |
| Altamonte Springs (32701) | Indianapolis (46278) |
| Marshall |  |
| 380 S. Northlake Blvd., Ste. 1024 | 6990 Corporate Drive |
| (407) 767-8585 | (317) 297-0483 |
| FAX: 407-841-1916 | FAX: 317-297-2787 |
| Altamonte Springs (32701) | Indianapolis (46250) |
| Ploneer Electronics | Ploneer Indiana |
| 221 North Lake Blvd. | 6408 Castleplace Drive |
| (407) 834-9090 | (317) 849-7300 |
| TWX: 810-850-0177 | TWX: 810-260-1794 |
| FAX: 407-834-0865 | FAX: 317-842-5998 |
| Clearwater (34620) |  |
| Future Electronics | IOWA |
| 4900 N. Creekside Drive |  |
| (813) 578-2770 <br> FAX: 813-576-7600 | Cedar Rapids (52404) Hamilton/Avnet |
| Deerfleld Beach (33441) | 915 33rd Avenue |
| Pioneer Electronics | (319) 362-4757 |
| (305) ${ }^{\text {674 }}$ M28-8877 ${ }^{\text {a }}$ | KANSAS |
| tWX: 510-955-9653 | KANSAS |
| FAX: 305-481-2950 | Lenexa (66214) |
| Ft. Lauderdale (33309) | Marshall |
| Hamilton/Avnet, \#17 | 8321 Melrose Drive (913) 492-3121 |
| 6801 N.W. 15th Way |  |
| (305) 971-2900 | Overland Park (66215) |
| TWX: 510-956-3097 | Hamilton/Avnet, \#58 |
| FAX: 305-971-5420 | 9219 Quivira Road |
| Ovelda (00700) | TWX: 910-743-0005 |
| Zeus Components | FX: 910-743-0005 |
| 1750 W. Broadway |  |
| (407) 365-3000 | MARYLAND |
| FAX: 407-365-2356 |  |
| St. Petersburg (33702) | Columbia (21045) ${ }_{\text {(2) }}$ |
| Hamilton/Avnet, H25 | 6822 Oak Hall L'ane |
| 3197 Tech Drive No. | (301) 995-3500 (MD) |
| (813) 576-3930 | (301) 621-5410 (DC) |
| TWX: 810-863-0374 | FAX: 301-995-3593 |
| FAX: 813-577-6004 | Columbla (21045) |
| Winter Park (32792) | Zeus Components |
| Hamilton/Avnet | 8930-A Route 108 |
| 6947 University Blvd. | (301) 997-1118 |
| (407) 657-9018 | FAX: 301-964-9784 |
| TWX: 810-853-0322 |  |
| FAX: 407-678-1878 | Galthersburg (20877) <br> Marshall |
| GEORGIA | 8445 Helgerman Court $\text { (301) } 840-9450$ |
|  | TWX: 710-828-9748 |
| Norcross (30092) ${ }_{\text {H15 }}$ | FAX: 301-840-8538 |
| Hamilton/Avnet, \#15 5825 Peachtree Corners E-D |  |
| 5825 Peachtree Corners E-D |  |
| (404) 447-7500 |  |
| $\begin{aligned} & \text { TWX: } 810-766-0432 \\ & \text { FAX: } 404-447-7526 \end{aligned}$ |  |


| Gaithersburg (20760) | NEW JERSEY |
| :---: | :---: |
| Ploneer/Washington | Cherry HIII (08003) |
| $\begin{aligned} & 9100 \text { Gaither Road } \\ & \text { (301) } 921-0660 \end{aligned}$ | Hamilton/Avnet, \#14 |
| TWX: 710-828-0545 | One Keystone Avenue |
| FAX: 301-921-4255 | (609) 424-0100 |
|  | TWX: 710-940-0262 |
| MASSACHUSETTS |  |
| Lexington (02173) |  |
| Pioneer |  |
| 44 Hartwell Ave. | Fairfield (07006) |
| (617) 861-9200 | Hamilton/Avnet, ${ }^{\text {H1 }} 19$ |
| FAX: 617-863-1547 | 10 Industrial Road |
| Lexington (02173) | TWX: 710-734-4388 |
| Zeus | FAX: 201-882-0095 |
| 429 Marrett Road $\text { (617) } 863-8800$ | Falrfield (07006) |
| FAX: 617-863-8807 | Marshall |
| Peabody (01960) | 101 Fairfleid Road <br> (201) 882-0320 |
| Hamilton/Avnet Electronics | TWX: 710-989-7052 |
| 100 Centennial Drive | FAX: 201-882-0095 |
| Easylink: 62912457 | Mt. Laurel (08054) |
| Westborough (01581) | 158 Galther Dri |
| Future Electronics | (609) 234-9100 (NJ) |
| 133 Flanders Road | (215) 627-1920 (PA) |
| (617) 366-2400 | TWX: 710-897-1364 |
| FAX: 617-366-1195 | FAX: 609-778-1819 |
| Wilmington (01887) | Pinebrook (07058) |
| Marshall | Pioneer/NJ |
| 33 Upton D | 45 Route 46 |
| (617) 658-0810 | (201) 575-3510 |
| FAX: 617-658-7608 | TWX: 710-734-4382 |
|  | FAX: 201-575-3454 |
| MICHIGAN |  |
| Grand Rapids (49508) | NEW MEXI |
| Hamilton/Avnet, \#67 | Albuquerque (87123) |
| 2215 29th Street S.E. A-5 | Bell industries |
| (616) 243-8805 | 11728 Linn N.E. |
| FAX: 616-243-0028 | (505) 292-2700 |
| Grand Raplds (49508) | TWX: 910-989-0625 |
| Ploneer | Albuquerque (87106) |
| 4505 Broadmoor Ave. SE | Hamiton/Avnet, \#22 |
| (616) 698-1800 | 2524 Baylor Drive S.E. |
| FAX: 616-698-1831 | tWX: 910-989-0614 |
| Livonia (48150) | FAX: 505-243-1395 |
| Hamilton/Avnet, \#66 |  |
| (313) 522-4700 | NEW YORK |
| TWX: 810-242-8775 | Binghamton (13904) |
| FAX: 313-522-2624 | Ploneer/Binghamton |
| Livonia (48150) | 69 Corporate Dr. (607) 722-9300 |
| Marshall <br> 31067 Schooloraft | $\begin{aligned} & (607) 722-9300 \\ & \text { twx: } 510-252-0893 \end{aligned}$ |
| (313) 525-5850 | FAX: 607-722-9562 |
| FAX: 313-525-5855 | Buffalo (14202) |
| Llvonla (48150) | Summit, Inc. |
| Ploneer/Michigan | 916 Main Street |
| 13485 Stamford | (716) 887-2800 |
| (313) 525-1800 | TWX: 710-522-1692 |
| TWX: 810-242-3271 | FAX: 716-887-2866 |
| FAX: 313-427-3720 | East Syracuse (13206) |
|  | Hamilton/Avnet, \#08 |
| MINNESOTA | 103 Twin Oaks Drive |
|  | tWX: 710-541-1560 |
| Eden Prairie (55344) | FAX: 315-432-0740 |
| 7625 Golden Triangle Dr., Ste. G | Fairport (14450) |
| (612) 944-3355 | Ploneer/Rochester |
| TWX: 910-576-2738 | 840 Fairport Park |
| FAX: 612-944-3794 | (716) 381-7070 |
| Minnetonka (55343) | FAX: 716-381-5955 |
| Hamilton/Avnet, \#63 | Hauppauge (11788) |
| 12400 Whitewater Dr. | Hamilton/Avnet, \#20 |
| $\text { (612) } 932-0600$ | 933 Motor Parkway |
| TWX: 910-576-2720 | (516) 231-9800 |
| Plymouth (55441) | TWX: 510-224-6166 |
|  | Hauppauge (11788) |
| 3800 Annapolis Lane | Marshall |
| $\begin{aligned} & (612) 559-2211 \\ & \mathcal{F A X}: 612-559-8321 \end{aligned}$ | 275 Oser Avenue |
| FAX: 612-559-8321 | FAX: 516-434-4775 |
| MISSQURI | Johnson City (13790) |
|  | 129 Brown Street |
| Earth City (63045) <br> Hamilton/Avnet, \#05 | (607) 798-1611 |
| 13743 Shoreline Court | TWX: 510-252-0194 |
| (314) 344-1200 | FAX: 607-797-7031 |
| TWX: 910-762-0606 | Port Chester (10523) Zeus Components |
| NEW HAMPSHIRE | 100 Midland Avenule |
| Manchester (03103) | FAX: 914-937-2553 |
| Hamilton/Avnet, \#75 | Rochester (14623) |
| 444 E . Industrial Park Drive | Hamilton/Avnet, \#61 |
| (603) 624-9400 | 333 Metro Park |
| $\begin{aligned} & \text { †WX: } 710-474-3255 \\ & \text { FAX: } 603-624-2402 \end{aligned}$ | (716) ${ }_{\text {fWX: }}$ 475-9130 |

Siliconix incorporated

## U.S. Distributors (Continued)

NEW YORK (Cont'd).
Rochester (14624)
Marshall
1250 Scottsville Road
(716), 235-7620

TWX: 510-253-5526
Ronkonkoma (11779)
2110 Components
(516) $\begin{gathered}737-4500 \\ 516-737\end{gathered}$

FAX: 516-737-4520
Westbury (11590)
Hamilton/Avnet, \#39
1065 Old Country Road
(516) 997-6868
$\begin{array}{ll}\text { TWX: } & 510-221-0676 \\ \text { FAX: } & 516-997-6375\end{array}$
Woodbury (11797)
Ploncor/Long island $W$
(516) 921-8700

FAX: 516-921-2143
NORTHCAROLINA
Charlotte (28209)
Future Electronics 1515 Mockingbird Lane, Ste. 801
(704) 529-5500
FAX: 704-527-2222

Charlotte (28210)
9801-A Southern Pine Blvd.
(704). 527-8188
fWX: 810-620-03

FAX: 704-522-8564
Raleigh (27604)
Hamiton/Avnet, H24
3510 Spring Forrest Road
(919) 878-0819

TWX: 510-928-1836
FAX: $919-872-4435$
Raleigh (27604)
Marshall
5221 N. Blvd.
(919) 878-9882

## OHIO

Cleveland (44105) loneer/Cleveland
216) $587-3600$

TWX: 810-422-2210
Dayton (45458)
Dayton (45459)
Hamiliton/Avnet, \#64
(513) 439-6700

TWX: $810-450-2531$
FAX: $513-439-6711$
Dayton (45414)
Marshall
3520 Park Center Dr.
TWX: 810-459-1735
FAX: 513-236-0870

Dayton (45424)
4433 Interpoint Blvd
4433 interpoint $236-9900$
TWX: $810-459-1622$
FAX: $513-236-8133$
Dayton (45414)
3500 Park Center Drive
(513) $454-1225$
FAX: $513-454-0494$

Solon (44139)
30325 Bainbridge Rd., Bidg. A
(216) 349-5100

FAX: 216-349-1894
Solon (44139)
30700 Bainbridge Rd. Unit A
(216) 248-1788
FAX: 216-248-2312

Westerville (43081)
Hamilton/Avnet, 179
777 Brooks Edge Boulevard
(614) 882-7004
FAX: 614-882-8650

OKLAHOMA
Tulsa (74129)
3158 S. 108th E. Ave., Ste \# 274
(918) 664-8812

OREGON
Beaverton (97005)
Marshali
Marshall
833
S. W. Cirrus Dr.
(503) $644-5050$

FAX: 503-646-8256
Hillsboro (97123)
Wyle Laboratories-EMG
5250 N. E. Elam Young Parkway
Sulte 600
(503) 640-6000

WX: 910-460-2203
Lake Oswego (97034)
Hamilton/Avnet, \#27
6024 S.W. Jean Road
Bldg: C. Sulte 10
TWX: 910-455-8179
PENNSYLVANIA
Horsham (19044)
261 Glbralter Road
(215) 674-4000

TWX: 510-665-6778
FAX: $215-674-3107$
Pittsburgh (15222)
Hamilton/Avnet, $\# 43$
2800 Liberty Avenue, BIdg. E.
(412) $281-4150$
FAX: $412-281-8662$

Pittsburgh (15238)
Pioneer/Pittsburgh
-259 Kappa Drive
(412)
$782-2300$
(412): 782-2300

IEXAS
Addison (75001)
Quality Components
(214) $733-4300$

TWX: $910-860-5459$
FAX: $214-250-0216$
Austin (78758)
Hamilton/Avnet, \#26
1812) 837-8911 Lan

TWX: 910-874-1319
Austin (78754)
8504 Cross Park D
8504 Cross Park Dr.
(512). $837-1991$
$7 w \times 10-997-5196$
Austin (78758)
Pioneer/Austin
1826 Kramer Lane
(512) $835-4000$
FAX: 512-835-9829
Austin (78758)
Quality Components
2120-M Braker Lane
(512) $835-0220$
fLX: 324930

Austin (78758)
Wyle Distribution
2120-F W. Braker Lane
(512) 834-9957
(512) 834-9957

Carroliton (75006)
Marshall
2045 Chenault St.
(214) $233-5200$
Dallas (75240)
13710 Omega Road
(214) 263-3168
FAX: $214-490-6419$

Houston (77040)
Marshall
(713) 895-9200

Houston (77036)
5853 Point West Drive
(713)
fWX: $988-5555$
$910-881-1606$

Houston (77099)
Wyle Distribution
11001 S. Wilcrest, Ste. 100
(713) $879-9953$
(713) 879-9953
lrving (75062)
Hamilton/Avnet, \#16
2111 W. Walnut Hill Lane
(214) $550-7755$
tWX: $910-860-5929$

Richardson (75083)
Wyle Distribution
(214) $235-9953$

TWX: 310-378-7663

Richardson (75081)
Zeus Components
1800 N. Glenville Drive
Sulte 120
(214) $\begin{aligned} & 783-7010 \\ & \text { TWX: } 910-867-9422\end{aligned}$

Stafford (77477)
Hamilton Avnet, \#11
4850 Wright Road 190
(713) $240-7733$
TWX: $910-881-5523$

Sugarland (77478)
1005 Industrial Boulevard
At Bournewood
(713) $240-2255$
(713) $240-2255$
FAX: $713-240-6988$

UTAH
Salt Lake City (84119)
1585 West 2100 South
(801) 972-2800

TWX: 910-925-4018
Salt Lake City (84115)
466 Lawndale Dr., Ste. \#C
(801) 485-1551
FAX: 801-487-0936

West Valley City (84119)
1325 W. 2200 S.
Ste. E
(801) $974-9953$
FAX: $801-972-252$

WASHINGTON
Bellevue (98007)
Marshall
14102 N.E. 21st St.
(206) 747-9100

Redmond (98052)
Hamiliton/Avnet, H07
17761 N.E. 78th Pl.
FAX: 206-867-0159
Redmond (98052)
Wyle Distribution Group
15385 N.E. 90 th Street
(206) $881-1150$

FAX: 206-881-1567
WISCONSIN
Milwaukee (53214)
1563 South 101 st Street
(414) 475-6000

TWX: 910-262-3321
FAX: 414-771-2847
New Berlin (53151)
Hamiliton/Avnet $\$ 57$
2975 Moorland Road
(414) 784-4510

TVX: 910-262-118
Waukesha (53186)
Bell industries
W227N913 W. Mound Dr.
(414) $547-8879$
FAX: $414-547-6547$

## Canadian Distributors

BRITISH COLUMBIA
Burnaby (VSM 3Z3)
Hamliton Avnet H45
2550 Boundary Road
Ste. \#115
(604) 437-6667
FAX: 604-294-1206
Burnaby (V5G 4J7)
1TT Multicomponents
3455 Gardner Court
604) 291-8866
TWX: 610-9299065
FAX: 604-291-1227


TWX: 610-492-8867

## QUEBEC

Pointe Claire (H9R 5C7)
Future Electronics
237 Hymus Boulevard
(514) 694-7710

TWX: 610-421-3251
FAX: $514-695-3707$
St. Laurent (H45 1P8)
Hamilton/Avnet, \#65
2795 Rle Halpern
(514) $335-1000$
TWX: $610-421-3731$

Siliconix
incorporated

## European Representatives/Distributors

AUSTRIA<br>Bacher Electronics GmbH<br>Rotenmühlgasse 26<br>A-1120 Wien<br>FEL: ( 0222 ) 835646-0<br>FAX: (0222) 834276<br>BELGIUM<br>J.P. Lemaire S.A<br>Av. Limburg Stirum 243<br>-1810 Wemmel<br>TLX: 24610<br>FAX: (02) 460-00-271<br>DENMARK<br>Delco A.S.<br>Hejrevang 13<br>TEL: (02) 27-77.33<br>FAX: (02) 27-77-70<br>EIRE (IRELAND)<br>Hill Electronics<br>Klymore Park North<br>Ballyfermot<br>ubin 10<br>TLX: 90708<br>\section*{EINLAND}<br>instrumentarium Elektronlikka P. O. Box 64<br>TEL: 90 Espoo 63<br>TEL: 124426 HAVVUL SF<br>FAX: (90) 5021073<br>\section*{FRANCE}<br>Almex<br>48 Rue de L'Aubepine<br>B.P. 102<br>92164 Antony Cedex<br>TLX: $250{ }^{46}$<br>FAX: (1) 46.66 .60 .28<br>C. G.E. Composants<br>32. Rue Grange Dame Rose<br>92360 Meudon La Foret<br>TEL: (1) 46.30 .24 .25<br>\section*{Feutrier}<br>5 Rue Jean Zay<br>42271 St. Priest En Jarez Cedex<br>TEL: (1) 77.93.40.40<br>FAX: (1) 77.93.26.3<br>I.T.T. Multicomposants<br>Z.I. de Courtaboeut<br>91940 Les Ulis<br>TEL: (1) 64.46 .02 .00<br>FAX: (1) 64.46.95.95<br>SCAIB<br>80 Rue d' Arcuell<br>94523 Rungis Cedex<br>TEL: (1) 46.87.23.13<br>FAX: (1) 45.60.55.49

|  | GERMANY |
| :---: | :---: |
|  | Ditronic GmbH <br> Julius-Hoelder Str. 42 <br> 7000 Stuttgart 70 <br> TEL: (0711) 720010 <br> TLX: 7255638 <br> FAX: (0711) 7200132 |
|  | EBV Elektronik GmbH Oberweg 6 <br> D-8025 Unterhaching <br> TEL: 089-61105-1 <br> TLX: 524535 <br> FAX: 089-61105-230 |
|  |  |
|  | EBV Elektronlk GmbH <br> Vlersener Strasse 24 <br> 4040 Neuss <br> TEL: (02101)530072 <br> TLX: 8517605 <br> FAX: 02101-593087 |
|  | $\begin{aligned} & \text { EBV Elektronik GmbH } \\ & \text { Klebitrain } 18 \\ & \text { 3006 Burgwodel } 1 \text { Hannover } \\ & \text { TEL: (05139) } 80870 \\ & \text { TLX: } 923694 \end{aligned}$ |
|  | EBV Elektronik GmbH Schenckstr 99 <br> 6000 Frankfurt M. 90 <br> TEL: (069) 785037 <br> TLX: 413590 <br> FAX: (069) 7894458 |
|  | Ing. Büro Rainer König Könlgsbergerstrasse 16A D. 1000 Berlin <br> TEL: 030-772-8009 <br> TLX: 184707 |
|  | Ing. Büro K.H. Dreyer <br> Albert Schweitzer-Ring 36 <br> 2000 Hamburg 70 <br> TEL: (040) 669027 <br> TLX: 2164484 |
|  | Ing. Büro K.H. Dreyer Flensburger Strasse 3 2380 Schleswig <br> TEL: (04621) 24055 <br> TLX: $£ 21334$ |
|  | Ultratronlk GmbH Gewerbestr, 4 8036 Herrsching <br> TEL: (08152) 3709-0 <br> TLX: 526459 <br> FAX: (08152) 5183 |
|  | ITALY |
|  | Dott Ing. Giuseppe De Mico S.P.A. <br> 20060 CassIna de Pecchi Via Vittorio Veneto 8 |
|  | Milano <br> TEL: (02) 95.20.551 <br> TLX. 330869 <br> FAX: (02) 9522227 |

## NETHERLANDS

Koning en Hartman
Elektrotechniek BV
P.O. Box 125

TEL: 015-609906
TLX: 38250
FAX: 015-619194
NORWAY
A.S. Kjell Bakke
©vre Raellngsvel 20
P.O. Box 27

- Lllestr申m

TEL: (02) 83-02-20
FAX: (02) 831455

## PORTUGAL

Cristalonica Lda.
$5 \mathrm{r} / \mathrm{c}$ Dto.e. Esq.
1100 Lisboa
TEL: (1) $534631,540314,561755$

SPAIN
Redislogar S.A.
Corazon de Maria, No. 7
8002 Madrid
TEL: (91) 4139111
FAX: (91) 4161971
Redislogar S. A.
Aragon 208-210
Barcelona 11.
SWEDEN
Komponentbolaget NAXAB

## Box 4115

S-171-04 Solna
TLX: 17912 KOMP
FAX: $08-7645451$

## SWITZERLAND

Abalec A. G
Grabenstrasse 9
3952 Schlleren
TEL: 01-730-0455
FAX: 01-730-9801
TURKEY
Türkelek Electronic Co. Ltd
Hatay Sokak No. 8
Ankara
TEL: (4) 1189483
TLX: 44580

UNITED KINGDOM
Abacus Electronics Ltd.
Abacus House
Abacus Lane
Newbury, Berks RG14 5SF
TEL: (0635) 33311
FAX: $(0635) 38670$
TLX: 847589
Abercorn Electronics Ltd
Suite 1A
17 Waterloo Place
Edinburgh, Scotland EH1 3BG
TEL: 031-557-4700
TLX: 727229
FAX: 031-556-7246
Barlec-Richfield Ltd.
Foundry Lane, Horsham
West Sussex RH13 5PX
TEL: 0403-5188
TLX: 877222
Farnell Electronic
Components Ltd
Canal Road
Leeds LS12 2TU
TEL: $0532-636311$
FAX; 55147-633404
Hartech Ltd.
7 West Pallan
West Sussex P019 1TD
TEL: 0243-773511
TEL: $0243-773511$
HB Electronics Ltd
HB Electronic
Lever Street
Bolton BL3 6B
TEL: (0204) 386361
TLX: 63478
FAX:
$(0204)$
384911
Hill Electronics
290 Antrim Road
Belfast, N. Ireland
TEL: 755611
Macro-Marketing Ltd.
Burnham Lane
TEL: (06286) 4422
TLX: 847945 68
Semiconductor Specialist
(UK) Ltd.
159 High Stre
West Drayton
Middlesex UB7 7XB
TEL: (0895) 445522, 446415
FAX: 0895-422044

YUGOSLAVIA
Contact: Belram S. A.
Avenue des Mimosas B-1150 Brussels, Belgium
$T E L .734-33-32,734-26-19$

Siliconix incorporated

## Rest of World Representatives/Distributors



| Dodwell industrial $8 / \mathrm{FWal}$ Yau Bidg. <br> 181 Johnston Road <br> Wanchal <br> TEL: 5-8616200 <br> TLX: 66623GILND HX <br> CABLE: GILMAN |
| :---: |
| INDIA |
|  <br> Consultants Pvt. Ltd. <br> 4. Kurla industrial Estate <br> Narayan Nagar, L. B. S. Marg. <br> Ghatkopar TEL: 512 2973 $/ 5113621$ <br> TLX: 011-72102 |
| ISRAEL |
| Telsys Ltd. <br> Atidum Ind. Park, Bldg. 3 <br> Neve Hhanevia st. <br> Tel-Aviv 6143 <br> TEL: (3) 442001 <br> FAX: (3) 497407 |
| JAPAN |
| Tomen Electronics Corporation Chiycda-Ku, Tokyo 100 TLX: 50.2354879 |
| KOREA |
| Buseok Trading Co. <br> Rm. 411 F.K.T.U.: Bidg. <br> 35 Yoido-Dong Youngdeungpo-Ku <br> Seoul <br> TEL: (02) 7824877/8 <br> FAX: (02) 7847702 |
| Tong Baek Trading Co. Ltd. <br> Rm. H201 Now Hanil Bldg. <br> 156-1 Yumri-Dong Mapo-Ku Seoul 121 <br> MEL: (02) 7166625 <br> TLX: K28569 TBTRACO <br> FAX: (02) 7190818 |
| MALAYSIA |
| GE Industries SDN BHD 15/FI. UMBC Bldg. <br> Jalan Sultan Sulaiman <br> KL 50000 <br> Kuala Lumpur <br> TLEL: (03) 238-1703 |

MEXICO
Grand Prairie, Texas (75050)
Ion Assoclates inc.
1504 109th Street
(214) $647-8225$

FAX: 214-641-9839
NEW ZEALAND
Warburton - Frankle
Unit B, 192 Walrau Rd.
TEL: (09) 4442645

## PHILIPPINES

Alexan Commercial
812 Elcano Street
Binando
Manila
TEL: (3) 402-223
SINGAPORE
Carter Semiconductor (S) PTE Ltd.
$07-03$ Cuppage Centre
55 Cuppage Road
Singapore 0922 R.O.S.
TEL: 7347424
TLX: 36443 CARSIN
FAX: 734-2449
DOS Electronics PTE Ltd.
DOS Electronics PTE Ltd
No Genting Lane
No. $02-09$ Genting Block
Ruby Ind. Complex
Singapore 1334 , R. O.S.
TEL: 7433312 , R.O.
TLX: RS 35382 DOS
FAX: $743-7435$
SOUTH AFRICA
Electrollink (PTY) Ltd.
P.O. Box 1020

Capetown 8000
TLX: 527-7320
IAIWAN
Don Business Corp.
$6 \mathrm{~F}, \mathrm{No.33}$, Alley 24
6F, No. 33, Alley 24
Lane 251 ,
Nanking East Road
Sec. 5
TEL: (02) 7636670/6
TLX: 25641 DONBC
CABLE: DONBC TAIPE
FAX: (02) 763-1241
Top-Mast Enterprises Co. Ltd.
$8 / F 1$., Room 6
2 Wu Fu One Street
Kaohslung (07) 2517791

THAILAND
Oynamic Supply. Engineoring A. O.P. Sukhumvit 63 Bangkok 10110 TEL: (02) $392-8532$ CABLE: DYNASUPPLY

VENEZUELA
P. Benavides S. R.L. Avilanas a Rio Edificio
Rlo Caribe, Local 9
Caracas
TLX: 21801 PBTH

Siliconix incorporated

## U. S. Sales Offices



## Europe Sales Offices



## Far East Sales Offices

## HONG KONG

Siliconix (H.K.) Ltd.
5th Floor
Liven House
61-63 King Yip Street
Kwun Tong, Kowloon
TEL: $\quad 3-427151$
TLX: 44449 SILXHX
CABLE: Siliconix

JAPAN
Tomen/Nippon Siliconix Inc. 1-1 Uchisalwal-Cho 2-Chome Chiyoda-Ku, Tokyo 100
TEL: 03-506-3490
TLX: J-23548
FAX: $\quad 03-506-3497$

## APPLICATIONS ASSISTANCE

Siliconix (H.K.) Ltd.
5th Floor
Liven House
61-63 King Yip Street
Kwun Tong, Kowloon, Hong Kong
$\begin{array}{ll}\text { TEL: } & 3-427151 \\ \text { TLX: } & 44449 S I L X X X\end{array}$
FAX: $\quad 34455906$
CABLE: Sillconix

## Manufacturing Locations

| UNITED STATES | UNITED KINGDOM | HONG KONG | TAIWAN |
| :---: | :---: | :---: | :---: |
| Siliconix incorporated 2201 Laurelwood Road Santa Clara, CA 95054 | Slliconix Ltd. <br> Morriston, Swansea SA6 6NE | Siliconix (H.K.) Ltd. <br> 5/6/7/8th Floors <br> Liven House <br> 61-63 King Yip Street <br> Kwun Tong, Kowloon | Siliconlx (Talwan) Ltd. <br> Nantze Export Processing Zone Kaohslung |

## ERRATA

The data sheets for the devices listed below contain a typographical error in the electrical tables. You will notice we have incorporated into one test table the room temperature and $\mathrm{min} / \mathrm{max}$ temperature parameter limits. Some of the tables incorrectly show the minimum temperature limits for ON resistance and leakages to be the same as the $25^{\circ} \mathrm{C}$ room temperature specifications. This should be changed so that the minimum temperature limits match the $125^{\circ} \mathrm{C}$ limits.

The corrections required are to change the minimum temperature test (referenced as test \#2) to be on the same line as the maximum temperature test (referenced test \#3).

Example:
Incorrect

| Drain-Source ON <br> Resistance | $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ | $I_{\mathrm{S}}=-10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}}= \pm 8.5 \mathrm{~V}$ <br> $\mathrm{~V}_{+}=13.5 \mathrm{~V}, \mathrm{~V}-=-13.5 \mathrm{~V}$ | 1,3 <br> 2 | 25 |  | 35 |  | 35 | $\Omega$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 45 |  | 45 | $\Omega$ |  |  |  |  |  |  |

Correct

| Drain-Source ON <br> Resistance | $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ | $\mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}}= \pm 8.5 \mathrm{~V}$ <br> $\mathrm{~V}+=13.5 \mathrm{~V}, \mathrm{~V}-=-13.5 \mathrm{~V}$ | 1 <br> 2,3 | 25 |  | 35 |  | 35 | $\Omega$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

The data sheets affected are:

| D125 | DG221 | DG508A/509A |
| :--- | :--- | :--- |
| D129 | DG243 | DG526/527 |
| D169 | DG300A/301A/302A/303A | DG528/529 |
| D470 | DGP303A | DG534 |
| DG123 | DG304A/305A/306A/307A | DG535 |
| DG125 | DG308A/309 | DG536 |
| DG126/129/140 | DG381A/384A/387A/390A | DG538 |
| DG133/134/141 | DG411/412/413 | DG540 |
| DG139/142/145 | DG421/423/425 | DG541 |
| DG143/144/146 | DG441/442 | DG542 |
| DG172 | DG444/445 | DG5040-5045 |
| DG180/181/182 | DG480 | DG601 |
| DG183/184/185 | DG485 | G118 |
| DG186/187/188 | DG501 | G119 |
| DG189/190/191 | DG503 | Si3002 |
| DG200A | DG506A/507A |  |
| DGP201A | DGP508A |  |

## is Siliconix

2201 Laurelwood Road, Santa Clara, CA 95054-1516, U.S.A.

TEL (408) 988-8000
TWX 910-338-0227
FAX 408-727-5414

Morriston, Swansea SA6 6NE, U.K. TEL (0792) 310100

TLX 48197
FAX (0792) 310401


[^0]:    If $R_{\text {gen }}, R_{L}$, or $C_{L}$ is increased, there will be proportional increases in rise and/or fall times.

[^1]:    *Switches Shown for Logic "1" Input

[^2]:    * Switches Shown for Logic "1" Input
    ** Logic " 0 " $\leq 0.8 \mathrm{~V}$, Logic " 1 " 24.0 V

[^3]:    * Refer to figure 1a for test conditions
    ** REFER TO FIGURE 1B FOR TEST CONDITIONS

[^4]:    * For supply voltages of 10 V and $\mathbf{- 2 0 ~ V}$

[^5]:    * Application Hints are for DESIGN AID ONLY, not guaranteed and not subject to production testing.
    **Electrical parameters chart based on $\mathrm{V}+=10 \mathrm{~V}, \mathrm{~V}-=-20 \mathrm{~V}$.

[^6]:    * Leakage currents in this region are determined by extrapolation. Attempts to measure in production are limited by the ability to control humidity and leakages pin to pin below the dew point (where water condenses).

[^7]:    *Switches Shown for Logic "1" Input

[^8]:    *Switches Shown for Loglc "1" Input

[^9]:    $H=H I G H$ Voltage Level, $L=$ LOW Voltage Level, $X=$ Don't Care, $N C=$ No Change, $Z=H I G H$ Impedance

[^10]:    Ceramic: Si9552AM
    Plastic: Si9552CN

[^11]:    * Pins 1, 4, 6, 13, 15 and 19 = N/C

[^12]:    *Disclaimer: Tests were conducted using a limited number of devices. However, the results were consistent for each manufacturer's parts, and therefore, they are considered truly representative of typical performance.

