GAL

## DATABOOK

## 1 st EDITION

## 3

# LOGIC DEVICES <br> PROGRAMMABLE 

# GAL <br> PROGRAMMABLE LOGIC DEVICES 

DATABOOK
$1^{\text {st }}$ EDITION

MAY 1992

## USE IN LIFE SUPPORT DEVICES OR SYSTEMS MUST BE EXPRESSLY AUTHORIZED.

SGS-THOMSON PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS OF LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF SGS-THOMSON Microelectronics.

1. Life support devices or systems are those which (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided with the product, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose fallure to perform can reasonably be expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## TABLE OF CONTENTS

GENERAL INDEX ..... 5
INTRODUCTION ..... 7
GAL DATASHEETS ..... 13
ST-CUPL DOCUMENTATION ..... 89
LOGIC CONCEPT ..... 95
DEVELOPMENT TOOLS ..... 111
PROGRAMMING THE GAL6001S ..... 117
PROGRAMMING EXAMPLES ..... 141
MEMORY CELL ..... 201
LATCH-UP IMMUNITY ..... 207
POWER CONSUMPTION ..... 215
QUALITY AND RELIABILITY ..... 227
Page
INTRODUCTION
GAL IN PLD SCENARIO ..... 9
DC PARAMETERS ..... 11
AC PARAMETERS ..... 12
DATASHEETS
GAL6001S ..... 15
GAL16V8AS ..... 29
GAL20V8AS ..... 43
GAL16V8S ..... 57
GAL20V8S ..... 73
ST-CUPL DOCUMENTATION
ST-CUPL PACKAGE ..... 91
LOGIC CONCEPT
LOGIC DESIGN FUNDAMENTALS ..... 97
PLD REPRESENTATION ..... 99
PAL DEVICES ..... 100
GAL DEVICES ..... 102
GAL CONFIGURATION EXAMPLE ..... 104
DEVELOPMENT TOOLS
SOFTWARE AND HARDWARE TOOLS ..... 113
PROGRAMMING THE GAL6001S ..... 117
PROGRAMMING EXAMPLES ..... 141
MEMORY CELL ..... 201
GAL: THE MEMORY STRUCTURE IN THE AND ARRAY ..... 203
LATCH-UP IMMUNITY ..... 207
POWER CONSUMPTION
EVALUATING THE POWER CONSUMPTION OF A GAL ..... 217
POWER DISSIPATION IN CMOS CIRCUITS ..... 217
THE DC COMPONENT ..... 217
THE AC COMPONENT ..... 222
CONSUMPTION VERSUS SUPPLY VOLTAGE ..... 223
CONSUMPTION VERSUS TEMPERATURE ..... 223
A PRACTICAL EXAMPLE ..... 223
QUALITY AND RELIABILITY ..... 227


## INTRODUCTION

## GAL ${ }^{\circledR}$ IN PLD SCENARIO

SGS-THOMSON is today committed to serving the market with high volume families including Programmable Logic Devices (PLDs), which shows one of the fastest growth rates in the semiconductor market.

## PLDs IN THE ASIC SCENARIO

PLDs represent today one of the largest families in the ASIC market.
The devices in the ASIC category offer advantages over other alternatives, in that they perform a function defined by the user that is optimized for a specific application. The ASIC family can be segmented into sub-families of devices - according to the degree of physical specialization that the customer design imprints into the device - as shown in Figure 1.

Figure 1. The ASIC scenario


The standard cell approach uses pre-configured, pre-tested and pre-characterized logic blocks to construct a custom silicon chip for the designer. The chip is usually designed by hand, using a graphics terminal. The outcome is a fairly efficient logic design that may take weeks or months to complete, while incurring a hefty up-front engineering charge, or non-recurring expense (NRE).
In addition, the custom piece of silicon will take additional weeks, if not months, to manufacture. The development time and complexity of a standard cell design severely impacts the ability to incorporate changes or corrections to the design. In addition, the customer is typically obligated for some minimum production lot size to cover the manufacturer's expenses. Since most logic designs are subject to revision during the debug phase, the time and dollar penalties of the standard cell approach make this a relatively high risk one.

The gate array approach has gained extensive market recognition as a more optimum "bridge" between the standard cell (full custom) and programmable alternatives. The gate array is a premanufactured silicon matrix that awaits only a custom interconnected pattern to establish functionality. The designer can choose from NAND gates, flip-flops, and various types of buffers to construct the logic.
The flexibility of a gate array is less than that of a standard cell device, since the user must interconnect existing structures. However, since the device usually has many pins (68 or more) it offers greater logic functionality than a typical PLD. This increased functionality, however, comes at the penalty of lower speed performance.
Since the gate array relies on only one or two custom mask layers, the wafer fabrication can be done much more quickly than with a standard cell. The turn time from design completion to final chip for a gate array is, at best, 4 to 8 weeks. Although not as costly up front as a standard cell, there is still an up front development cost, a minimum lot size, and a long and costly cycle for logic changes. These features make this, too, a risky approach.

## Advantages of PLDs

The previous alternatives are ideal choices for high volume applications where, once debugged, the design is not subject to change. The average customer, however, uses hundreds to thousands of devices of a given logic pattern, each year. He cannot afford the NRE of a gate array or standard cell, since the volume is not high enough to dilute this expense. Figure 2 shows the cost and development time relationships of the various design alternatives.

Figure 2. Costs vs Development Time


The PLD offers a solution to these woes. The simple, but powerful and affordable development tools, associated with the low unit cost, flexibility, high performance, and proven reliability of these devices result in a cost-efficient, higher-performance, lower-risk, and more timely design cycle.
Programmable logic is ideal for simplifying the design process, because the designer can implement the exact logic function whenever and wherever required. Programmable logic offers more efficient utilization, as well as reduced chip count, by simplifying the lay-out process at both conceptual and implementation stage.
As a consequence PLDs contributes to increase substantially system reliability. It has been statistically demonstrated that systems with higher levels of integration such as those designed with programmable logic, have much higher reliability than equivalent systems designed with many low density standard components.

## GAL ${ }^{\circledR}$

SGS-THOMSON has decided to enter the PLD market by producing the $\mathrm{GAL}^{\circledR}$ (Generic Array Logic) family of devices. GAL ${ }^{\circledR}$ are ideal devices among PLDs for several reasons:

- GAL ${ }^{\circledR}$ devices are fabricated using very high speed Electrically Erasable CMOS technology which offers the highest degree of testability and quality of any process technology. In fact AC, DC and functionality can be $100 \%$ tested and that guarantees $100 \%$ programming and functional yield to the customer with no further board rework. With PLDs in bipolar technologies, complete testing is not possible and manufacturers must rely on complex schemes using test rows and columns to simulate and correlate device performances, since the fuse array cannot be tested prior to programming. Due to the incomplete test of these bipolar PLDs, rejects may be found when the user programs them, with no recovery possibility since mis-programmed parts must be discarded. Instant erasability, instead, makes $\mathrm{GAL}{ }^{\circledR}$ ideal for unforecasted design changes.
- GAL ${ }^{\circledR}$ switching speed is as fast as any other bipolar programmable logic devices except

ECL, but they have the low power consumption of CMOS.

- GAL ${ }^{\circledR}$ devices utilize the Output Logic Macrocell (OLMC) which allows the user to configure outputs as needed and to replace several other programmable logic devices and low complexity gate arrays.
The main advantage of $\mathrm{GAL}^{\circledR}$ devices comes from their intrinsic "genericity" that allows the user to define the architecture and functionality of each output and also has advantages at the shop floor level: users can put in inventory one generic GAL ${ }^{\circledR}$ type instead of many different PAL ${ }^{\circledR}$ device types; this will not only save money, but also minimize the paper work, reduce manufacturing flow because the handling process is simplified, reduce the risk or running out of inventory. For example, the GAL16V8AS can replace 21 different bipolar PAL ${ }^{\circledR}$.


## GAL ${ }^{\circledR}$ Development Tools

GAL ${ }^{\circledR}$ devices have been developed to support the philosophy that users should not be required to purchase special development tools. GAL ${ }^{\circledR}$ are in fact supported by existing programmable logic development tools and device programmers.
Software packages such as ABEL ${ }^{\circledR}$ from DATA I/O and CUPL ${ }^{\text {TM }}$ from Logical Devices, offer generic development support for all programmable logic devices.
They allow an almost instantaneous compilation of a description of the logic circuit that the GAL ${ }^{\circledR}$ is expected to implement.
Their output is a file (the JEDEC file) that can be fed into the hardware programming tool (the device programmer), which in turn performs the task of writing the corresponding pattern into the GAL ${ }^{\circledR}$ memory.
SGS-THOMSON, together with Logical Devices, supplies a dedicated GAL ${ }^{\circledR}$ high level software development tool, named ST-CUPL ${ }^{\text {TM }}$.
GAL ${ }^{\circledR}$ are supported by several device programmers that ensure the highest quality.
An updated list of device programmers, qualified by SGS-THOMSON for its GAL ${ }^{\circledR}$, may be obtained from the nearest SGS-THOMSON sales office.

SGS-THOMSON
MacRoElRERDOWICS

## INTRODUCTION

## DC PARAMETERS

| Symbol | Parameter | Description |
| :--- | :--- | :--- |
| VCC | Supply Voltage | The range of power supply voltage over which the device <br> is guarantied to operate within specified limits. |
| VIH | Input HIGH Voltage | The range of input voltages that represents a logic HIGH <br> in the system. |
| VIL | Input LOW Voltage | The range of input voltages that represents a logic LOW <br> in the system. |
| VOH | Output HIGH Voltage (min.) | The minimum voltage at an output terminal for the <br> specified output current loH and the minimum value of <br> VCC. |
| VOL | Output LOW Voltage (max.) | The maximum voltage at an output terminal sinking the <br> maximum specified LOW current loL. |
| ICC | Supply Current | The current flowing into the VCC supply terminal of a <br> circuit with the specified inputs conditions and the <br> outputs open. When not specified, input conditions are <br> chosen to guarantee worst case operation. |
| IIH | Input Leakage Current (High) | The current flowing into an input when a specified HIGH <br> level voltage is applied to that input. |
| IIL | Input Leakage Current (Low) | The current flowing out of an input when a specified <br> LOW voltage is applied to the input. |
| IOH | Output High Current | The current flowing out of an output which is in the HIGH <br> state. |
| IOL | Output Low Current | The current flowing into an output which is in the LOW <br> state. |
| IOS | Output Short Circuit Current | The current flowing out of an output which is in the HIGH <br> state when that output is connected to a reference of <br> 0.5 V. |
| IBH | Bidirectional pin Leakage <br> Current HIGH | The current flowing into a disabled 3-state output with a <br> specified HIGH output voltage applied. |
| IBL | Bidirectional pin Leakage <br> Current LOW | The current flowing out of a disabled 3-state output with a <br> specified LOW output voltage applied. |

## AC PARAMETERS

| Symbol | Parameter | Description |
| :---: | :---: | :---: |
| $\begin{aligned} & f_{\mathrm{cclk}}, \\ & f_{\mathrm{clkf}} \end{aligned}$ | Clock Frequency without and with Feedback | The maximum input frequency at a clock input for predictable performance. Above this frequency the device may cease to function. |
| $\begin{aligned} & \text { tpd, } \\ & \text { tco } \end{aligned}$ | Combinational Propagation Delay and Clock to Output Delay | The time between the specified reference points on the input and output waveforms with the output changing from the defined LOW level to the defined HIGH level or vice versa. |
| tdis, tdisr | Product Term Output Disable to Output and Output Register Disable to Output | The delay time between the specified reference points on the input and output voltage waveforms with the 3 -state output changing from the HIGH (or LOW) level to a high impedance "off" state. |
| ten, tenr | Product Term Output Enable to Output and Output Register Enable to Output | The delay time between the specified reference points on the input and output voltage waveforms with the 3 -state output changing from a high impedance "off" state to the HIGH (or LOW) level. |
| th | Input or Feedback Hold Time (after Clock Rise) | The interval immediately following the active transition of the timing pulse (usually the clock pulse) or following the transition of the control input to its latching level, durng which interval the data to be recognized must be maintained at the input to ensure its continued recognition. A negative set-up time indicates that the correct logic level may be released prior to the active transition of the timing pulse and still be recognized. |
| tsu | Input or Feedback Set-up Time (before Clock Rise) | The interval immediately preceding the active transition of the timing pulse (usually the clock pulse) or preceding the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure its recognition. A negative set-up time indicates that the correct logic level may be initiated sometimes after the active transition of the timing pulse and still be recognized. |
| twh, twl | Minimum Clock Width, High and Low | The time between the specified reference points on the leading and trailing edges of a pulse. |

## GAL DATASHEETS

## E²PROM CMOS PROGRAMMAbLE LOGIC DEVICE

## - ELECTRICALLY ERASABLE CELL

 TECHNOLOGY- Instantly reconfigurable logic
- Instantly reprogrammable cells
- Guaranteed 100\% yields
- HIGH PERFORMANCE E²CMOS TECHNOLOGY
- Low power: 90mA typical
- High speed: 12ns max. clock to output delay, 25ns max. setup time, 30ns max. propagation delay
- TTL COMPATIBLE INPUTS AND OUTPUTS
- UNPRECEDENTED FUNCTIONAL DENSITY
- 10 Output Logic Macrocells
- 8 Buried Logic Macrocells
- 20 Input and I/O Logic Macrocells
- HIGH-LEVEL DESIGN FLEXIBILITY
$-78 \times 64 \times 36$ FPLA Architecture
- Separate buried register and input clock pins
- Functionally supersets existing 24 pin PAL ${ }^{\circledR}$ and IFL ${ }^{\text {M }}$ devices
- Asynchronous or Synchronous clocking
- SPACE SAVING 24 PINS, 300 MILS DIP
- HIGH SPEED PROGRAMMING ALGORITHM
- 20 YEAR DATA RETENTION


## DESCRIPTION

Using a high performance $E^{2} \mathrm{CMOS}$ technology, SGS-THOMSON has produced a next-generation programmable logic device, the GAL6001S. Using FPLA architecture known for its superior flexibility in state machine design, the GAL6001S offers the highest degree of functional integration and flexibility currently available in a 24 pin, 300 mils package.
The GAL6001S has 10 programmable Output Logic Macrocells (OLMCs) and 8 programmable Buried Logic Macrocells (BLMCs). In addition, there are 10 Input Logic Macrocells (ILMCs) and 10 I/O Logic Macrocells (IOLMC). Two Clock inputs are provided for independent control of the Input and Output Macrocells.
Advanced features that simplify programming and reduce test time, coupled with $E^{2}$ PROM CMOS reprogrammable cells, enable complete AC, DC, programmability, and functionality test of each GAL6001S during manufacture. This allows SGS-THOMSON to guarantee $100 \%$ field programmability and functionality to datasheet specifications.


Pin Connections


Pin Names

| I $_{0}-\mathrm{l}_{10}$ | Input |
| :---: | :--- |
| Fo-F9 | I/O |
| ICLK | Input Clock |
| OCLK | Output Clock |
| VCC | Power |
| GND | Ground |

$G A L^{\oplus}$ is a registered trademark of Lattice Semıconductor Corp.; $P A L^{\oplus}$ is a registered trademark of Monolithic Memorres Inc.

GAL6001S Logic Diagram

(*) See "Differential Product Term Switching" section

GAL6001S Jedec Map


Programming is accomplished using standard hardware and software tools. SGS-THOMSON guarantees a minimum of 100 erase write cycles, and data retention to exceed 20 years. An Electronic Signa-
ture word has been provided for user-defined data. In addition, a security cell is available to protect proprietary designs.

GAL6001S Functional Block Diagram


## Macrocells Names

| ILMC | Input Logic Macrocell |
| :---: | :---: |
| IOLMC | I/O Logic Macrocell |
| BLMC | Buried Logic Macrocell |
| OLMC | Output Logic Macrocell |

## Absolute Maximum Ratings

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply Voltage | -0.5 to +7 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input Voltage Applied | -2.5 to VCC +1 | V |
| $\mathrm{~V}_{\mathrm{B}}$ | Off-State Output (Bidirectional) Voltage Applied | -2.5 to $\mathrm{VCC}+1$ | V |
| TSTG | Storage Temperature | -65 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{TJ}_{\mathrm{J}}$ | Junction Temperature (Operating) | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TL | Lead Temperature (Soldering) | 260 (for 10 s max.) | ${ }^{\circ} \mathrm{C}$ |

Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied.

Switching Test Conditions

| Input Pulse Levels | GND to 3.0V |
| :---: | :---: |
| Input Rise and Fall Times | 3ns $10 \%-90 \%$ |
| Input Timing Reference <br> Levels | 1.5 V |
| Output Timing Reference <br> Levels | 1.5 V |
| Output Load | See figure |

3-state levels are measured 0.5 V from steady-state active level.

## Test Conditions

| $\#$ | $\mathrm{R}[\Omega]$ | $\mathrm{C}_{\mathrm{L}}[\mathrm{pF}]$ |
| :---: | :---: | :---: |
| 1 | 300 | 50 |
| 2 | Active High: $\infty$ <br> Active Low: 300 | 50 |
| 3 | Active High: $\infty$ <br> Active Low: 300 | 5 |

Switching Test Circuit



| Symbol | Parameter | Test Conditions | Maximum ${ }^{\circ}$ | Units |
| :---: | :---: | :---: | :---: | :---: |
| $C_{I}$ | Input Capacitance | $V_{I}=2 \mathrm{~V}$ | 8 | pF |
| $C_{B}$ | Bidirectional Pin Capacitance | $V_{B}=2 \mathrm{~V}$ | 10 | pF |

*Guarantied but not $100 \%$ tested

## DC Operating Conditions

| Symbol | Parameter | Commercial Temperature Range |  | Industrial Temperature Range |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| Vcc | Supply Voltage | 4.75 | 5.25 | 4.5 | 5.5 | V |
| TA | Ambient Temperature | 0 | 70 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| VIL | Input Low Voltage | VSS ${ }^{\text {- }} 0.0 .5$ | 0.8 | VSs ${ }^{\diamond}-0.5$ | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 | VCC+1 | 2.0 | Vcc+1 | V |
| IOL | Low Level Output Current | - | 16 | - | 16 | mA |
| IOH | High Level Output Current | -3.2 | - | -3.2 | - | mA |

[^0]Electrical Characteristics Over Operating Conditions

| Symbol | Parameter | Test Conditions | Commercial Temperature Range |  | Industrial Temperature Range |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| IIH, IIL | Input Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}^{\text {CC }}{ }_{\text {Max }}$ | - | $\pm 10$ | - | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{BH}}, \mathrm{I}_{\text {BL }}$ | Bidirectional Pin Leakage Current | GND $\leq \mathrm{V}_{1} \leq \mathrm{V}^{\text {CC }}$ Max | - | $\pm 10$ | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Icc | Operating Power Supply Current | $\begin{aligned} & \mathrm{f}=15 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{IL}}=0.5 \mathrm{~V} \\ & \mathrm{~V}_{1 H}=3.0 \mathrm{~V} \end{aligned}$ | - | 150 | - | 180 | mA |
| los ${ }^{\text {\% }}$ | Output Short Circuit Current | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0.5 \mathrm{~V}$ | -130 | -30 | -130 | -30 | mA |
| VOL | Output Low Voltage | - | - | 0.5 | - | 0.5 | V |
| VOH | Output High Voltage | - | 2.4 | - | 2.4 | - | V |

*One output at a tıme for a maximum duration of one second.
Switching Characteristics Over Operating Conditions

| Symbol | Parameter | From | To | 6001S-30 | 6001S-35 | Units | Test Cond. ${ }^{+}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Max.* | Max. ${ }^{+}$ |  |  |
| tpda | Combinational Propagation Delay (ILMC Async.) | Input | Output | 30 | 35 | ns | 1 |
| tpdf | Combinational Propagation Delay (With Feedback) | Output, Registered Output | Output | 30 | 35 | ns | 1 |
| tpdl | Combinational Propagation Delay (ILMC Latch) | Input | Output | 35 | 40 | ns | 1 |
| tcoir | Input Clock to Output Delay (ILMC Reg., OLMC Comb.) | ICLK | Output | 35 | 40 | ns | 1 |
| tcoil | Input Clock to Output Delay (ILMC Latch, OLMC Comb.) | ICLK | Output | 35 | 40 | ns | 1 |
| tcoo | Output Clock to Registered Output Delay (OLMC D/E Reg.) | OCLK | Registered Output | 12 | 13.5 | ns | 1 |
| tcos | Sum Term Clock to Registered Output Delay (OLMC D Reg.) | STCLK | Registered Output | 35 | 40 | ns | 1 |
| ten | Product Term Output Enable to Output Delay | Input, I/O | Output, Registered Output | 25 | 30 | ns | 2 |
| tdıs | Product Term Output Disable to Output Delay | Input, I/O | Output, Registered Output | 25 | 30 | ns | 3 |
| tres | Register Reset Delay | Input, I/O | Registered Output | 35 | 35 | ns | 1 |

[^1]
## AC Operating Conditions

| Symbol | Parameter | 6001S-30** |  | 6001S-35* |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| tsuil | Input Setup Time Before ICLK Fall (ILMC Latch) | - | 2.5 | - | 3.5 | ns |
| tsuir | Input Setup Time Before ICLK Rise (ILMC Reg.) | - | 2.5 | - | 3.5 | ns |
| tsuo | Input or Feedback Setup Time Before OCLK Rise (OLMC D/E Reg.) | - | 25 | - | 30 | ns |
| tsus | Input or Feedback Setup Time Before STCLK Rise (OLMC D Reg.) | - | 7.5 | - | 10 | ns |
| tsuio | ICLK Rise Setup Time Before OCLK Rise (OLMC D/E Reg.) | - | 30 | - | 35 | ns |
| tsuis | ICLK Rise Setup Time Before STCLK Rise (OLMC D Reg.) | - | 15 | - | 17 | ns |
| thil | Hold Time After ICLK Fall (ILMC Latch) | - | 5 | - | 5 | ns |
| thir | Hold Time After ICLK Rise (ILMC Reg.) | - | 5 | - | 5 | ns |
| tho | Hold Time After OCLK Rise (OLMC D/E Reg.) | - | 5 | - | 5 | ns |
| ths | Hold Time After STCLK Rise (OLMC D Reg.) | - | 10 | - | 12.5 | ns |
| twioh | ICLK or OCLK Pulse Duration High | - | 10 | - | 10 | ns |
| twiol | ICLK or OCLK Pulse Duration Low | - | 10 | - | 10 | ns |
| twsh | STCLK Pulse Duration High | - | 15 | - | 15 | ns |
| twsl | STCLK Pulse Duration Low | - | 15 | - | 15 | ns |
| twr | Reset Pulse Duration | - | 15 | - | 15 | ns |
| treco | Reset to OCLK Recovery Time | - | 20 | - | 20 | ns |
| trecs | Reset to STCLK Recovery Time | - | 10 | - | 10 | ns |
| $\mathrm{f}_{\mathrm{Clk}}$ | OCLK or STCLK Maximum Frequency | 27 | - | 22.9 | - | MHz |

*Commercial Temperature range only
*Industrial Temperature range only
Switching Waveforms


## INPUT LOGIC MACROCELL (ILMC) AND I/O LOGIC MACROCELL (IOLMC)

The GAL6001S features two configurable input sections.
The ILMC section corresponds to the dedicated input pins (2-11) and the IOLMC section to the I/O pins (14-23). Each input section is configurable as a block for asynchronous, latched, or registered inputs. Pin 1 (ICLK) is used as an enable input for latched macrocells (transparent when high) and as a clock for registered macrocells (positive edge triggered).
Configurable input blocks can be used to advantage by system designers. Registered inputs are popular for synchronization and data merging. Transparent
latches are useful when the input data is invalid outside a known time window. Direct inputs are used in systems where the input data is well ordered in time. With the GAL6001S, external registers and latches are not necessary.
The various configurations of the Input and I/O Macrocells are controlled by programming four architecture control bits (LATCH and SYN both for Input and I/O Macrocells) within the 68 bits Architecture Control Word. The SYN bits determine whether the macrocells will have register/latch capability or will be strictly asynchronous. The LATCH bits select between latched and registered inputs.
The three valid macrocell configurations are shown in the macrocell equivalent diagrams shown below.

Asynchronous Input (LATCH=1, SYN=1)


Latched Input (LATCH=0, SYN=0)


Registered Input (LATCH=1, SYN=0)


## OUTPUT LOGIC MACROCELL (OLMC) AND BURIED LOGIC MACROCELL (BLMC)

The outputs of the OR array feed two groups of macrocells. One group of eight macrocells is buried; its output feed back directly into the AND array rather than to device pins. These cells are called the Buried Logic Macrocells (BLMC): they are useful for building state machines. The second group of macrocells consists of 10 cells whose outputs, in addition to feeding back into the AND array, are available at the device pins. Cells in this group are known as Output Logic Macrocells (OLMC).
Like the ILMCs and IOLMCs discussed above, Output and Buried Logic Macrocells are configured by programming specific bits in the Architecture Control Word (CKS(i), OUTSYN(i), XORD(i), XORE(i)),

## OLMC/BLMC Generic Block Diagram



D/E Type Registered
(CKS $(\mathrm{i})=1$, $\operatorname{OUTSYN}(\mathrm{i})=0$ )

but unlike the Input Macrocells which must be configured in blocks, these macrocells are configurable on a macrocell-by-macrocell basis. Throughout this data sheet, $\mathrm{i}=[14 . .23]$ for OLMCs and $\mathrm{i}=[0 . . .7]$ for BLMCs.

Buried and Output Logic Macrocells may be set to one of three valid configurations: combinational, D type registered with sum term (asynchronous) clock or D/E type registered.
Output macrocells always have I/O capability, with directional control provided by the 10 output enable (OE) product terms. Additionally, the polarity of each OLMC output is selectable through the XORD(i) architecture bits. Polarity selection is available for BLMCs, since both the true and complemented forms of their outputs are available in the AND array.

Combinational (CKS $(\mathrm{i})=0$, OUTSYN( i$)=1$ )


Polarity of all " $E$ " sum terms is selectable through the $\mathrm{XOR}_{E}(i)$ architecture control bits.
When CKS (i) $=1$ and OUTSYN $(\mathrm{i})=0$, macrocell " i " is set as "D/E type registered". In this configuration, the register is clocked from the common OCLK and the register clock enable input is controlled by the associated " $E$ " sum term. This configuration is useful for building counters and state-machines with state hold functions.
When the macrocell is configured as a "D type registered with a sum term asynchronous clock" (CKS $(\mathrm{i})=0$ and OUTSYN(i) $=0$ ), the register is always enabled and its " $E$ " sum term is routed directly to the clock input. This permits asynchronous programmable clocking, selected on a register-by-register basis.
When CKS (i) $=0$ and OUTSYN(i) $=1$, macrocell " i " is set as "combinational". Configuring a BLMC in this manner turns it into a complement array. Complement arrays are used to construct multi-level logic. Registers in both the Output and Buried Logic Macrocells feature a common RESET product term. This active high product term allows the registers to be asynchronously reset. Registers are reset to a logic zero. If connected to an output pin, a logic one will occur because of the inverting output buffer.
There are two possible feedback paths from each OLMC: one directly from the OLMC (this feedback is before the output buffer and always present), and one from OLMC after the output buffer through the IOLMC. The second path is usable as a feedback only when the associated bidirectional pin is being used as an output. With this dual feedback arrangement, the OLMC can be permanently buried (the associate OLMC pin is an input), or dynamically buried with the use of the output enable product term. The D/E registers used in this device offer the designer the ultimate in flexibility and utility. The D/E register architecture can emulate RS, JK, and T type registers with the same efficiency as a dedicated RS, JK, or T register.
The three valid macrocell configurations are shown in the macrocell equivalent diagrams shown in the previous page.

## ARRAY DESCRIPTION

The GAL6001S $\mathrm{E}^{2}$ reprogrammable array is subdivided into two smaller arrays; the first is an AND and the second is an OR array. These arrays are described in detail below.

## AND ARRAY

The AND array is organized as 78 input terms by 75 product term outputs. The 10 ILMC, 10 I/O Logic Macrocells, 8 BLMC feedbacks, 10 OLMC feedbacks, and ICLK comprise the 39 inputs to this array (each available in true and complemented forms). Product terms $0-63$ serve as inputs to the OR array. Product term 64 is the RESET PT; it generates the RESET signal described in the earlier discussion of Output and Buried Logic Macrocells. Product terms

65-74 are the output enable product terms; they control the output buffers, thus enabling device pins 14-23 to be bidirectional or 3-state.

## OR ARRAY

The OR array is organized as 64 inputs by 36 sum term outputs. 64 product terms from the AND array serve as the inputs to the OR array. Of the 36 sum term outputs, 18 are data ("D") terms and 18 are enable/clock (" $E$ ") terms. These terms feed into the 10 OLMCs and 8 BLMCs, one " $D$ " term and one " $E$ " term to each.
The programmable OR array offers unparalleled versatility in product term usage. This programmability allows from 1 to 64 product terms to be connected to a single sum term. A programmable OR array is more flexible than a fixed, shared, or variable product term architecture.

## ARCHITECTURE CONTROL WORD

The various configurations of the GAL6001S are enabled by programming cells within the Architecture Control Word. This 68 bits word contains all of the chip configuration data. This data includes: XORD(i), XORE(i), CKS(i), OUTSYN(i), and LATCH and SYN bits both for ILMCs and IOLMCs. The function of each of these bits has been previously explained.

## USER ELECTRONIC SIGNATURE WORD

An User Electronic Signature word (UES) is provided with GAL6001S device. The User Electronic Signature word is a 72 bits user definable storage area, which can be used to save inventory control data, pattern revision numbers, manufacture date, etc. Signature data is always available to the user, regardless of the state of the security cell.
Note: UES is included in checksum calculations. Changing the UES will alter the checksum.

## SECURITY CELL

A security cell is provided with GAL6001S device as a deterrent to unauthorized copying of the array patterns. Once programmed, this cell prevents further read access to the AND and OR arrays. This cell can be erased only during a bulk erase cycle, so the original configuration can never be examined once this cell is programmed. User Electronic Signature data is always available to the user, regardless of the state of this control cell.

## BULK ERASE

Before writing a new pattern into a previously programmed part, the old pattern must first be erased. This erasure is done automatically by the programming hardware as part of the programming cycle and takes only 50 milliseconds.

## REGISTERED PRELOAD

When testing state machine designs, all possible states and state transitions must be verified, not just those required during normal operations. This verification is necessary because in system operation
certain events may occur that cause the logic to assume an illegal state: power-up, brown out, line voltage glitches, etc. To test a design for proper management of these conditions, a method must be provided to break the feedback paths and force any desired state (e.g. an illegal state) into the registers. Then the machine can be sequenced and the outputs tested for correct next state generation. All registers in the GAL6001S can be preloaded, including the ILMC, IOLMC, OLMC, and BLMC registers. The programming hardware takes care or all preload timing and voltage requirements.

## INPUT BUFFERS

GAL devices are designed with TTL level compatible input buffers. These buffers, with their characteristically high impedance, load driving logic much less than traditional bipolar devices.
This allows for a greater fan out from the driving logic.
GAL6001S does not include active pull-ups within its input structures. As a result, SGS-THOMSON recommends that all unused inputs and 3 -state I/O pins be connected to another active input, $\mathrm{V}_{\mathrm{cc}}$, or GND. This precaution improves the noise immunity and reduces the Icc consumption.

## POWER-UP RESET

Circuitry within the GAL6001S provides a reset signal to all registers during power-up. All internal registers will have their $Q$ outputs set low after a specified time (treset $=10 \mu \mathrm{~s}$ ). As a result, the state on the registered output pins (if they are enabled) will always be high after power-up, regardless of the programmed polarity of the output pins. This feature can greatly simplify state machine design by providing a known state upon power-up.
The timing diagram for power-up is shown below. Because of the asynchronous nature of system power-up, the $V_{c c}$ rise must be monotonic to guarantee a valid power-up reset of the GAL6001S. The registers will reset within a maximum of treset time. As in normal system operation, avoid clocking the
device until all input and feedback path setup times have elapsed (i.e. avoid clocking before the $t_{p r}=t_{r e s e t}+t_{\text {su }}$ time interval).

## differential product term switching (DPTS)

The number of "Differential Product Term Switching" (DPTS) for a given design is calculated by taking the absolute value of:

- the total number of product terms that are switching from a logical level high to a logical level low
- minus the total number of those switching from a logical level low to a logical level high
within a 5 ns time window.

$$
\text { DPTS }=\left|P T_{L H}-P T_{H L}\right|
$$

The correct behaviour of the device is guaranteed for applications where the number of DPTS is not greater than 15 . This limit is believed to be largely conservative. For the device to exhibit an incorrect behaviour, other conditions of supply voltage, clock timing, temperature, etc., should be simultaneously present. As each of these conditions may, to some extent, lay partly within the operating range limits, it is simpler to refer to a DPTS boundary that ensures ample margin in all conditions for a correct operation.

There is no limit on the number of product terms that can be used at the same time.

## LATCH-UP PROTECTION

GAL6001S devices are designed with an on-board charge pump to negatively bias the substrate. The negative bias is of sufficient magnitude to prevent external disturbances from causing the circuitry to latch. Additionally, outputs are designed with nchannel pull-ups instead of the traditional p-channel pull-ups to eliminate any possibility of SCR induced latching.

## Power-Up Reset Timing Diagram



## PDIP 24 Pins



## PLCC 28 Pins



## Ordering Informations*

SGS-THOMSON GAL ${ }^{®_{S}}$ are available in a variety of package and temperature ranges.
General ordering code is reported below.

```
GAL6001S - s w p t
    Temperature \(10^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) (only for 30 ns Speed selection)
                            \(3-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) (only for 35 ns Speed selection)
    Package B 24 Pins PDIP
    C 28 Pins PLCC
    H Half Power
    30 30ns (Commercial Temperature range only)
    35 35ns (Industrial Temperature range only)
```

Example: ordering code for a GAL6001S, 30ns speed and Half Power in PDIP is GAL6001S-30HB1

[^2]
## $E^{2}$ PROM CMOS PROGRAMMABLE LOGIC DEVICE

- HIGH PERFORMANCE SGS-THOMSON SINGLE-POLY E2PROM CMOS TECHNOLOGY
- 10 ns maximum propagation delay (GAL16V8AS-10xxx)
- $\mathrm{F}_{\text {max }}=62.5 \mathrm{MHz}$
- 7ns max. from clock input to data output
- TTL compatible 24 mA outputs
- SGS-THOMSON proprietary Single-Poly F3-G ${ }^{\text {TM }}$ technology
- GLITCH FREE DEVICE
- Enhanced design minimises ground bounce
- VERY LOW POWER
- 90mA typ. (115mA max.) Icc Half power selection, 45 mA typ. ( 55 mA max.) Icc Quarter power selection, 27 mA typ. ( 30 mA max.) Icc Eighth power selection
- ELECTRICAL ERASABLE CELL TECHNOLOGY
- Reconfigurable logic/reprogrammable cells
- 100\% tested: guaranteed $100 \%$ final programming yield
- High speed electrical program \& erase
- EIGHT OUTPUT MACROCELLS
- Maximum flexibility for complex logic design
- Programmable output polarity
- Also emulates 21 types of 20 pin PAL ${ }^{\circledR}$ devices with full function/fuse map/parametric compatibility
- PRELOAD AND POWER-ON RESET OF ALL REGISTERS
- 100\% functional testability
- ELECTRONIC SIGNATURE FOR USER'S IDENTIFICATION


## DESCRIPTION

The GAL16V8AS, at 10 ns maximum propagation delay time, combines a high performance CMOS process with Electrical Erasable Single-Poly F3-G ${ }^{\text {TM }}$ technology - SGS-THOMSON proprietary - to provide one of the highest speed-power performance products available in PLD market.

CMOS circuit allows GAL16V8AS to consume just 27 mA typ. Icc (Eighth power selection, 15 ns ) which represents a $75 \%$ saving in power when compared to its bipolar counterparts. Its $E^{2}$ PROM CMOS technology offers high speed ( 50 ms ) erase time providing the ability to reprogram or reconfigure the device quickly and efficiently.


B
PDIP20


C
PLCC20

Pin Connections


Pin Names

| $\mathrm{I}^{0-19}$ | Input |
| :---: | :--- |
| CLK | Clock Input |
| $\mathrm{F}_{0}-\mathrm{F}_{7}$ | I/O |
| $\overline{\mathrm{OE}}$ | Output Enable |
| VCC | Power |
| GND | Ground |

$G A L^{\odot}$ is a regıstered trademark of Lattice Semiconductor Corp ; PAL ${ }^{\odot}$ is a registered trademark of Monolithic Memories Inc.

GAL16V8AS features 8 programmable Output Logic Macro Cells (OLMCs) allowing each output to be configured by the user. Additionally, the GAL16V8AS is capable of emulating, in a functional/fuse map/parametric compatible mode, 21 types of 20 pin $\mathrm{PAL}^{\circledR}$ devices. Unique test circuits
and reprogrammable cells allow complete AC, DC and functional testing during manufacture.
Therefore, SGS-THOMSON guarantees $100 \%$ field programmability and functionality of $\mathrm{GAL}^{\circledR}$ devices. SGS-THOMSON also guarantees 100 erase/write cycles and data retention exceeding 20 years.

## GAL16V8AS Block Diagram



GAL16V8AS PAL ${ }^{\circledR}$ Architecture Emulation

| 16 L 8 | 16 R 8 | 16 RP 6 | 16 L 2 | 14 L 4 | 12 L 6 | 10 L 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 16 H 8 | 16 RP 8 | 16 R 4 | 16 H 2 | 14 H 4 | 12 H 6 | 10 H 8 |
| 16 P 8 | 16 R 6 | 16 RP 4 | 16 P 2 | 14 P 4 | 12 P 6 | 10 P 8 |

GAL16V8AS Logic Diagram


## Absolute Maximum Ratings

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | -0.5 to +7 | V |
| V I | Input Voltage Applied | -2.5 to VCC+1 | V |
| VB | Off-State Output (Bidirectional) Voltage Applied | -2.5 to VCC +1 | V |
| TstG | Storage Temperature | -65 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TJ | Junction Temperature (Operating) | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TL | Lead Temperature (Soldering) | 260 (for 10s max.) | ${ }^{\circ} \mathrm{C}$ |

Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied.

## ESD Immunity

Test Method: Human Body Model (HBM)
ESD Tolerance $\geq 2000 \mathrm{~V}$
(See MIL-STD 883c).
Test Method: Charge Device Model (CDM)
ESD Tolerance $\geq 500 \mathrm{~V}$
Test Instrument: KeyTek ZapMaster
CDM is an additional test only for $\mathrm{GAL}^{\circledR}$ S not yet adopted as a company standard test.

Switching Test Conditions

| Input Pulse Levels | GND to 3.0V |
| :---: | :---: |
| Input Rise and Fall Times | 3ns $10 \%-90 \%$ |
| Input Timing Reference <br> Levels | 1.5 V |
| Output Timing Reference <br> Levels | 1.5 V |
| Output Load | See figure |

3-state levels are measured 0.5 V from steady-state active level.

## Test Conditions

| $\#$ | $\mathbf{R}[\Omega]$ | $\mathbf{C}_{\mathrm{L}}[\mathrm{pF}]$ |
| :---: | :---: | :---: |
| 1 | 200 | 50 |
| 2 | Active High: <br> Active Low: 200 | 50 |
| 3 | Active High: $\infty$ <br> Active Low: 200 | 5 |

## Switching Test Circuit



Capacitance ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}, \mathrm{V}_{\mathrm{C}} \mathrm{C}=5 \mathrm{~V}$ )

| Symbol | Parameter | Test Conditions | Maximum* | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Cl}_{\mathrm{I}}$ | Input Capacitance | $\mathrm{V}_{1}=2 \mathrm{~V}$ | 8 | pF |
| $\mathrm{C}_{\mathrm{B}}$ | Bidırectional Pin Capacitance | $\mathrm{V}_{\mathrm{B}}=2 \mathrm{~V}$ | 10 | pF |

$\because$ Guarantied but not $100 \%$ tested

DC Operating Conditions

| Symbol | Parameter | Commercial Temperature Range |  | Industrial Temperature Range |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| Vcc | Supply Voltage | 4.75 | 5.25 | 4.5 | 5.5 | V |
| $\mathrm{T}_{\mathrm{A}}$ | Ambient Temperature | 0 | 70 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| VIL | Input Low Voltage | VSS ${ }^{+\prime-0.5}$ | 0.8 | $V_{S S}{ }^{*}-0.5$ | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 | VCC +1 | 2.0 | VCC+1 | $\checkmark$ |
| IOL | Low Level Output Current | - | 24 | - | 24 | mA |
| IOH | High Level Output Current | -3.2 | - | -3.2 | - | mA |

${ }^{*} V_{\text {SS }}$ is the voltage applied to the GND pin
Electrical Characteristics Over Operating Conditions (Commercial Temperature Range)

| Symbol | Parameter | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{IIH}, \mathrm{IL}$ | Input Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}^{\text {CC }}$ Max |  | - | $\pm 10$ | $\mu \mathrm{A}$ |
| IBH, IBL | Bidirectional Pin Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}^{\text {CC }}$ Max |  | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Icc | Operating Power Supply Current | $\begin{gathered} f=15 \mathrm{MHz}(Q, E) \\ f=25 \mathrm{MHz}(H) \\ V_{C C}=V C C \text { Max } \\ V_{I L}=0.5 \mathrm{~V} \\ V_{I H}=3.0 \mathrm{~V} \end{gathered}$ | Half Power | - | 115 | mA |
|  |  |  | $\begin{aligned} & \text { Quarter Power } \\ & \text { (only } 15 \\ & \text { and } 20 \mathrm{~ns} \text { ) } \\ & \hline \end{aligned}$ | - | 55 |  |
|  |  |  | Eighth Power (only 15ns) | - | 30 |  |
| los* | Output Short Circuit Current | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0.5 \mathrm{~V}$ |  | -150 | -30 | mA |
| VoL | Output Low Voltage | - |  | - | 0.5 | V |
| VOH | Output High Voltage | - |  | 2.4 | - | V |

Electrical Characteristics Over Operating Conditions (Industrial Temperature Range)

| Symbol | Parameter | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IIH, IIL | Input Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}^{\text {CC }} \mathrm{Max}$ |  | - | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{IBH}^{\text {I }}$ IBL | Bidirectional Pin Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}^{\text {CC }} \mathrm{Max}$ |  | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Icc | Operating Power Supply Current | $\begin{gathered} f=15 \mathrm{MHz}(Q, E) \\ f=25 \mathrm{MHz}(\mathrm{H}) \\ \mathrm{VCC}=\mathrm{V} C \mathrm{C} \text { Max } \\ V_{\mathrm{IL}}=0.5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IH}}=3.0 \mathrm{~V} \end{gathered}$ | Half Power | - | 130 | mA |
|  |  |  | Quarter Power (only 15 and 20ns) | - | 65 |  |
|  |  |  | Eighth Power (only 15ns) | - | 40 |  |
| los: | Output Short Circuit Current | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0.5 \mathrm{~V}$ |  | -150 | -30 | mA |
| VOL | Output Low Voltage | - |  | - | 0.5 | V |
| VOH | Output High Voltage | - |  | 2.4 | - | V |

[^3]SCS-THOMSON

## Switching Characteristics Over Operating Conditions

| Symbol | Parameter | From | To | $\begin{gathered} \text { 16V8AS } \\ 10 \end{gathered}$ | $\begin{gathered} \hline 16 \text { V8AS } \\ 12 \end{gathered}$ | $\begin{gathered} \hline 16 \text { V8AS } \\ 15 \end{gathered}$ | $\begin{gathered} \text { 16V8AS } \\ 20 \end{gathered}$ | Units | Test Cond. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Max.* | Max.* | Max. | Max. |  |  |
| tpd | Combinational Propagation Delay | Input | Output | 10 | 12 | 15 | 20 | ns | 1 |
| tco | Clock to Output Delay | Clock | Registered Output | 7 | 10 | 10 | 15 | ns | 1 |
| ten | Product Term Output Enable to Output | Input | Output | 10 | 12 | 15 | 20 | ns | 2 |
| tenr | Output Register Enable to Output | $\overline{\mathrm{OE}}$ | Registered Output | 10 | 12 | 15 | 18 | ns | 2 |
| tdis | Product Term Output Disable to Output | Input | Output | 10 | 12 | 15 | 20 | ns | 3 |
| tdisr | Output Register Disable to Output | $\overline{\mathrm{OE}}$ | Registered Output | 10 | 12 | 15 | 18 | ns | 3 |

## AC Operating Conditions

| Symbol | Parameter | $\begin{gathered} \text { 16V8AS } \\ 10^{* *} \end{gathered}$ |  | $16 \text { V8AS }$ |  | $\begin{gathered} \hline \text { 16V8AS } \\ 15 \end{gathered}$ |  | $\begin{gathered} \text { 16V8AS } \\ 20 \end{gathered}$ |  | Units | Test Cond. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| $t_{\text {su }}$ | Input or Feedback Setup Time (Before Clock Rise) | - | 10 | - | 12 | - | 12 | - | 15 | ns | - |
| th | Input or Feedback Hold <br> Time (After Clock Rise) | - | 0 | - | 0 | - | 0 | - | 0 | ns | - |
| twh | Minimum Clock Width High | - | 8 | - | 8 | - | 10 | - | 12 | ns | - |
| twl | Minımum Clock Wıdth Low | - | 8 | - | 8 | - | 10 | - | 12 | ns | - |
| $\mathrm{fclk}^{\text {® }}$ | Clock Frequency Without Feedback | 62.5 | - | 62.5 | - | 50 | - | 41.7 | - | MHz | 1 |
| $\mathrm{f}_{\mathrm{Clkf}}{ }^{+}$ | Clock Frequency <br> With Feedback | 58.8 | - | 48.5 | - | 41.6 | - | 33.3 | - | MHz | 1 |

${ }^{*}$ Commercial Temperature range only.
' Refer to "Switching Test Conditions"
${ }^{*} \mathrm{f}_{\mathrm{clk}}=\frac{1}{\mathrm{t}_{\mathrm{wh}}+\mathrm{t}_{\mathrm{wl}}}{ }^{+} \mathrm{f}_{\mathrm{clkt}}=\frac{1}{\mathrm{t}_{\mathrm{su}}+\mathrm{t}_{\mathrm{co}}}$

## Switching Waveforms



## FUNCTIONAL DESCRIPTION

GAL16V8AS has a programmable AND array whose output terms feed a fixed (non programmable) OR array, as bipolar PAL ${ }^{\circledR}$. The $2 \times 8$ input lines enter the AND array as true or complemented form. 64 product terms are available allowing standard Sum of Products Logic implementation. Each product term is obtained by appropriate connections between the input lines and the product term line. The connections can be made by programming the $E^{2}$ PROM memory cell at each intersection of the AND matrix ( 2048 memory cells). The 64 product terms are divided into eight groups of 8 terms each. One product term for each group can be used to provide Output Enable control for combinational output, the others are connected with an OR gate into the corresponding OLMC (Output Logic Macrocell). The output buffer is in 3 -state when the corresponding output enable signal is low.

## OUTPUT LOGIC MACROCELL (OLMC)

The following discussion pertains to configuring the output logic macrocells. It should be noted that
actual implementation is accomplished by development software/hardware and is completely transparent to the user.

The outputs of the AND array are fed into an OLMC, where each output can be individually set to active high or active low, with either combinational (asynchronous) or registered (synchronous) configurations. A common output enable is connected to all registered outputs; product terms can be used to provide individual output enable control for combinational outputs. All outputs have always programmable polarity.

The output logic macrocell provides the designer with maximum output flexibility in matching signal requirements, thus providing more functions than existing 20 pin $\mathrm{PAL}^{\circledR}$ devices.

Three different configuration modes of the OLMCs are possible: registered, complex and simple. The output of an OLMC in registered mode can be either registered or combinational. Different modes cannot be mixed: i.e. all OLMCs of a device have to be configured in simple, complex or registered mode.

GAL16V8AS Output Logic Macrocell Pin 12 and 19


GAL16V8AS Output Logic Macrocell Pin 13 to 18


SGS-THOMSON

## REGISTERED MODE

In registered mode macrocells are configured as registered outputs or combinational inputs/outputs. Any macrocell can be configured as registered output or combinational input/output. Up to 8 registered outputs or up to 8 inputs/outputs are possible in this mode.

All registered macrocells share common clock and output enable control. Registered outputs have 8 data product terms per output, while combinational inputs/outputs have only 7 data product terms per output: in the latter case the eighth product term serves as individual output enable control for each macrocell.

Registered Output with Programmable Polarity


## Combinational Input/Output with Programmable OE and Polarity



## COMPLEX MODE

In complex mode macrocells are configured as combinational inputs/outputs or outputs only. The two outermost macrocells (12 and 19) do not have input capability: so only 6 inputs/outputs are possible in this mode. Applications requiring 8 inputs/outputs must be implemented in registered mode.

All macrocells have 7 data product terms per output; the eighth product term is used as individual output enable control for each macrocell. The clock and output enable pins (pins 1 and 11 respectively) are always available as inputs.

## Combinational Input/Output with Programmable OE and Polarity



## Combinational Output with Programmable OE and Polarity

$$
\begin{array}{rr}
\text { SYN } & 1 \\
\text { AC0 } & 1 \\
\mathrm{AC1}(\mathrm{n}) & 1
\end{array}
$$

In Complex Mode the two outermost macrocells are permanently configured in this mode

The other six macrocells can emulate this function by not using the feedback into the AND array


## SIMPLE MODE

In simple mode macrocells are configured as dedicated inputs or as dedicated, always active, combinational outputs. All macrocells have 8 data product
terms per output. The clock and output enable pins (pins 1 and 11 respectively) are always available as inputs.

## Dedicated Input Mode



## Dedicated Combinational Output with Feedback and Programmable Polarity



Dedicated Combinational Output with Programmable Polarity


## ROW ADDRESS MAP DESCRIPTION

There are a total of 36 unique row addresses available to the user when programming the GAL16V8AS device. Row addresses 0-31 each contain 64 bits of input term data. This is the AND array where the custom logic pattern is programmed. Row 32 is the Electronic Signature Word. It has 64 bits available for any user defined purpose. Row 33-59 are reserved by the manufacturer and are not available to users.
Row 60 contains the architecture and output polarity information. The 82 bits within this word are programmed to configure the device for a specific application. Row 61 contains a one bit security cell that when programmed prevents further pattern verification of the array. Row 63 is the row that is addressed to perform a bulk erase of the device, resetting it back to a virgin state. Each of these functions is described in the following sections.

## GAL16V8AS Row Addresses Map Block Diagram



## ELECTRONIC SIGNATURE WORD DESCRIPTION

An electronic signature word is provided with every GAL16V8AS device. It resides at row address 32 and contains 64 bits of reprogrammable memory that can contain user-defined data. Some uses include user ID codes, revision numbers, or inventory control. This signature data is always available to the user independent of the state of the security cell.

## ARCHITECTURE CONTROL WORD

All the various output configurations of the GAL16V8AS devices are controlled by programming cells within the 82 bit Architecture Control Word that resides at row 60 . The location of specific bits within the Architecture Control Word is shown in the control word diagram in figure below. The function of the SYN, ACO and AC1(n) bits have been explained in the OUTPUT LOGIC MACROCELL description. The eight polarity bits determine each output's polarity individually. The numbers below the $\mathrm{XOR}(\mathrm{n})$ and $\mathrm{AC1}(\mathrm{n})$ bits in the architecture control word diagram shows the output device pin number that the polarity bits control.

## SECURITY CELL

Row address 61 contains the Security Cell (one bit). The Security Cell is provided on all GAL16V8AS devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, the circuitry enabling array access is disabled, preventing further verification of the array (rows $0-31$ ). The cell can be erased only in conjunction with the array during a bulk erase cycle, so the original configuration can never be examined once this cell is programmed. Signature data is always available to the user.

## BULK ERASE MODE

By addressing row 63 during a programming cycle, a clear function performs a bulk erase of the array and the Architecture Control Word. In addition, the Electronic Signature Word and the Security Cell are erased. This mode resets a previously configured device back to its virgin state.

## OUTPUT REGISTER PRELOAD

When testing state machine designs, all possible

GAL16V8AS Architecture Control Word Diagram

states and state transitions must be verified in the design, not just those required in the normal machine operations. This is because in system operation, certain events occur that may throw the logic into an illegal state (power-up, line voltage glitches, brown-outs, etc.). To test a design for proper management of these conditions, a method must be provided to break the feedback paths, and force any desired (e.g. illegal) state into a register. Then the machine can be sequenced and the outputs tested for the correct next state condition. The GAL16V8AS device includes circuitry that allows each registered output to be synchronously set either high or low. Thus, any present state condition can be forced for test sequencing. If necessary, approved GAL programmers capable of executing test vectors can perform output register preload automatically.
The figure on the right shows the pin functions necessary to preload the register. This test mode is entered by raising PRLD to $\mathrm{V}_{\text {IES }}$ (register preload input voltage, typically 15 V ), which enables the serial data in (SDIN) buffer and the serial data out (Sdout) buffer. Data is then serially shifted into the registers on each rising edge of the clock, Dclk. Only the macrocells with registered output configurations are loaded. If only 3 outputs have registers, then only 3 bits need be shifted in. The registers are loaded from the bottom up as shown in the figure on the right.

## LATCH-UP PROTECTION

GAL ${ }^{\circledR}$ devices are designed with an on board charge pump to negatively bias the substrate. The negative bias is of sufficient magnitude to prevent input undershoots from causing the circuitry to latch. Additionally, outputs are designed with nchannel pullups instead of the traditional p-channel pullups to eliminate any possibility of SCR induced latching.

## POWER-UP RESET

Circuitry within the GAL16V8AS provides a reset signal to all registers during power-up. All internal registers will have their $Q$ outputs set low after a

## Output Register Preload Pinout


specified time (treset $=10 \mu \mathrm{~s}$ ). As a result, the state on the registered output pins (if they are enabled through $\overline{O E}$ ) will always be high on power-up, regardless of the programmed polarity of the output pins. This features can greatly simplify state machine design by providing a known state on powerup.
The timing diagram for power-up is shown below. Because of the asynchronous nature of system power-up, the $V_{c c}$ rise must be monotonic to guarantee a valid power-up reset of the GAL16V8AS. The registers will reset within a maximum of treset time: before this time any clock transition from low to high is forbidden to avoid undesired commutations. As in normal system operation, avoid clocking the device until all input and feedback path setup times have been met (i.e. avoid clocking before the $t_{p r=}=$ treset $+\mathrm{t}_{\text {su }}$ time interval).

## DEVICES PROGRAMMING

SGS-THOMSON strongly recommends the use of qualified programming hardware. Programming on unapproved equipment will invalidate all guarantees.

Power-Up Reset Timing Diagram


12/14

## PACKAGE MECHANICAL DATA

## PDIP 20 Pins



## PLCC 20 Pins



## Ordering Informations*

SGS-THOMSON GAL ${ }^{\circledR}$ S are available in a variety of package and temperature ranges.
General ordering code is reported below.


Example: ordering code for a GAL16V8AS, 12ns speed and Half Power in PDIP is GAL16V8AS-12HB1

* Please contact local Product Marketing for latest update on package / temperature range availability.

GAL20V8AS

## E²PROM CMOS PROGRAMMABLE LOGIC DEVICE

- HIGH PERFORMANCE SGS-THOMSON SINGLE-POLY E²PROM CMOS TECHNOLOGY - 10ns maximum propagation delay (GAL20V8AS-10xxx)
- $\mathrm{F}_{\text {max }}=62.5 \mathrm{MHz}$
- 7ns max. from clock input to data output
- TTL compatible 24 mA outputs
- SGS-THOMSON proprietary Single-Poly F3-G ${ }^{\text {TM }}$ technology
- GLITCH FREE DEVICE
- Enhanced design minimises ground bounce
- VERY LOW POWER
- 90mA typ. (115mA max.) Icc Half power selection, 45 mA typ. (55mA max.) Icc Quarter power selection, 27mA typ. ( 30 mA max.) Icc Eighth power selection
- ELECTRICAL ERASABLE CELL TECHNOLOGY
- Reconfigurable logic/reprogrammable cells
- 100\% tested: guaranteed $100 \%$ final programming yield
- High speed electrical program \& erase
- EIGHT OUTPUT MACROCELLS
- Maximum flexibility for complex logic design
- Programmable output polarity
- Also emulates 21 types of 24 pin PAL ${ }^{\circledR}$ devices with full function/fuse map/parametric compatibility
- PRELOAD AND POWER-ON RESET OF ALL REGISTERS
- 100\% functional testability
- ELECTRONIC SIGNATURE FOR USER'S IDENTIFICATION


## DESCRIPTION

The GAL20V8AS, at 10 ns maximum propagation delay time, combines a high performance CMOS process with Electrical Erasable Single-Poly F3-G ${ }^{\text {TM }}$ technology - SGS-THOMSON proprietary - to provide one of the highest speed-power performance products available in PLD market.
CMOS circuit allows GAL20V8AS to consume just 27 mA (typ.) Icc (Eighth power selection, 15ns) which represents a $75 \%$ saving in power when compared to its bipolar counterparts. Its $\mathrm{E}^{2} \mathrm{PROM}$ CMOS technology offers high speed ( 50 ms ) erase time providing the ability to reprogram or reconfigure the device quickly and efficiently.


Pin Connections


Pin Names

| $\mathrm{I}_{0}-\mathrm{I}_{13}$ | Input |
| :---: | :--- |
| CLK | Clock Input |
| $\mathrm{F}_{0}-\mathrm{F}_{7}$ | $\mathrm{I} / \mathrm{O}$ |
| $\overline{\mathrm{OE}}$ | Output Enable |
| $\mathrm{V}_{\mathrm{CC}}$ | Power |
| GND | Ground |

GAL20V8AS features 8 programmable Output Logic Macro Cells (OLMCs) allowing each output to be configured by the user. Additionally, the GAL20V8AS is capable of emulating, in a functional/fuse map/parametric compatible mode, 21 types of 24 pin $\mathrm{PAL}^{\circledR}$ devices. Unique test circuits
and reprogrammable cells allow complete AC, DC and functional testing during manufacture.
Therefore, SGS-THOMSON guarantees $100 \%$ field programmability and functionality of $\mathrm{GAL}^{\circledR}$ devices. SGS-THOMSON also guarantees 100 erase/write cycles and data retention exceeding 20 years.

## GAL20V8AS Block Diagram



GAL20V8AS PAL ${ }^{\circledR}$ Architecture Emulation

| 20 L 8 | 20 R 8 | 20 RP 6 | 20 L 2 | 18 L 4 | 16 L 6 | 14 L 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 20 H 8 | 20 RP 8 | 20 R 4 | 20 H 2 | 18 H 4 | 16 H 6 | 14 H 8 |
| 20 P 8 | 20 R 6 | 20 RP 4 | 20 P 2 | 18 P 4 | 16 P 6 | 14 P 8 |

GAL20V8AS Logic Diagram


## Absolute Maximum Ratings

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply Voltage | -0.5 to +7 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input Voltage Applied | -2.5 to $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{~V}_{\mathrm{B}}$ | Off-State Output (Bidirectional) Voltage Applied | -2.5 to $\mathrm{VCC}_{\mathrm{C}}+1$ | V |
| TSTG | Storage Temperature | -65 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{TJ}_{J}$ | Junction Temperature (Operating) | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature (Soldering) | 260 (for 10 s max.) | ${ }^{\circ} \mathrm{C}$ |

Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied.

## ESD Immunity

Test Method: Human Body Model (HBM)
ESD Tolerance $\geq 2000 \mathrm{~V}$
(See MIL-STD 883c).
Test Method: Charge Device Model (CDM)
ESD Tolerance $\geq 500 \mathrm{~V}$
Test Instrument: KeyTek ZapMaster
CDM is an additional test only for $\mathrm{GAL}^{®_{\mathrm{S}}}$ not yet adopted as a company standard test.

## Switching Test Conditions

| Input Pulse Levels | GND to 3.0V |
| :---: | :---: |
| Input Rise and Fall Times | 3ns 10\%-90\% |
| Input Timing Reference <br> Levels | 1.5 V |
| Output Timing Reference | 1.5 V |
| Levels |  |$\quad$ See figure

3 -state levels are measured 0.5 V from steady-state active level.

Test Conditions

| $\#$ | $\mathrm{R}[\Omega]$ | $\mathrm{C}_{\mathrm{L}}[\mathrm{pF}]$ |
| :---: | :---: | :---: |
| 1 | 200 | 50 |
| 2 | Active High: $\infty$ <br> Active Low: 200 | 50 |
| 3 | Active High: $\infty$ <br> Active Low: 200 | 5 |

## Switching Test Circuit



Capacitance ( $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5 ^ { \circ } \mathrm { C } , \mathrm { f } = 1 . 0 \mathrm { MHz } , \mathrm { V } _ { \mathrm { Cc } } = 5 \mathrm { V } \text { ) } ) ~ ( 1 )}$

| Symbol | Parameter | Test Conditions | Maximum: | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Cl}_{\mathrm{I}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{I}}=2 \mathrm{~V}$ | 8 | pF |
| $\mathrm{C}_{\mathrm{B}}$ | Bidirectonal Pın Capactance | $\mathrm{V}_{\mathrm{B}}=2 \mathrm{~V}$ | 10 | pF |

* Guarantied but not $100 \%$ tested

4/14

DC Operating Conditions

| Symbol | Parameter | Commercial Temperature Range |  | Industrial Temperature Range |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| Vcc | Supply Voltage | 4.75 | 5.25 | 4.5 | 5.5 | V |
| TA | Ambient Temperature | 0 | 70 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| VIL | Input Low Voltage | VSS $^{*}-0.5$ | 0.8 | VSS ${ }^{+}-0.5$ | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 | $\mathrm{V}_{\mathrm{CC}}+1$ | 2.0 | VCC+1 | V |
| IoL | Low Level Output Current | - | 24 | - | 24 | mA |
| OH | High Level Output Current | -3.2 | - | -3.2 | - | mA |

${ }^{*} V_{\text {SS }}$ is the voltage applied to the GND pin.
Electrical Characteristics Over Operating Conditions (Commercial Temperature Range)

| Symbol | Parameter | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IIH, IIL | Input Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}^{\text {CC }}$ Max |  | - | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{BH}}$, IBL | Bidirectional Pin Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}^{\text {c }} \mathrm{Cmax}^{\text {max }}$ |  | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Icc | Operating Power Supply Current | $\begin{gathered} f=15 \mathrm{MHz}(\mathrm{Q}, \mathrm{E}) \\ \mathrm{f}=25 \mathrm{MHz}(\mathrm{H}) \\ \mathrm{V}_{\mathrm{CC}}=\mathrm{V} \text { CC Max } \\ \mathrm{V}_{\mathrm{IL}}=0.5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IH}}=3.0 \mathrm{~V} \end{gathered}$ | Half Power | - | 115 | mA |
|  |  |  | Quarter Power (only 15 and 20ns) | - | 55 |  |
|  |  |  | Eighth Power (only 15ns) | - | 30 |  |
| los ${ }^{\text {\% }}$ | Output Short Circuit Current | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0.5 \mathrm{~V}$ |  | -150 | -30 | mA |
| VOL | Output Low Voltage | - |  | - | 0.5 | V |
| VOH | Output High Voltage | - |  | 2.4 | - | V |

Electrical Characteristics Over Operating Conditions (Industrial Temperature Range)

| Symbol | Parameter | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IIH, IIL | Input Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}^{\text {C }}{ }_{\text {Max }}$ |  | - | $\pm 10$ | $\mu \mathrm{A}$ |
| IBH, IBL | Bidirectional Pin Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}^{\text {CC }}$ Max |  | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Icc | Operating Power Supply Current | $\begin{gathered} \mathrm{f}=15 \mathrm{MHz}(\mathrm{Q}, \mathrm{E}) \\ \mathrm{f}=25 \mathrm{MHz}(\mathrm{H}) \\ \mathrm{V}_{\mathrm{CC}}=\mathrm{V} \mathrm{CC} \text { Max } \\ \mathrm{V}_{\mathrm{IL}}=0.5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IH}}=3.0 \mathrm{~V} \end{gathered}$ | Half Power | - | 130 | mA |
|  |  |  | Quarter Power (only 15 and 20ns) | - | 65 |  |
|  |  |  | Eighth Power (only 15 ns ) | - | 40 |  |
| 10s\% | Output Short Circuit Current | $V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0.5 \mathrm{~V}$ |  | -150 | -30 | mA |
| VOL | Output Low Voltage | - |  | - | 0.5 | V |
| VOH | Output High Voltage | - |  | 2.4 | - | V |

[^4]Switching Characteristics Over Operating Conditions

| Symbol | Parameter | From | To | $\begin{gathered} \text { 20V8AS } \\ 10 \end{gathered}$ | $\begin{gathered} \text { 20V8AS } \\ 12 \end{gathered}$ | $\begin{gathered} 20 \text { V8AS } \\ 15 \end{gathered}$ | $\begin{gathered} \text { 20V8AS } \\ 20 \end{gathered}$ | Units | Test Cond |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Max. ${ }^{\text {* }}$ | Max. ${ }^{\text {² }}$ | Max. | Max. |  |  |
| tpd | Combinational Propagation Delay | Input | Output | 10 | 12 | 15 | 20 | ns | 1 |
| tco | Clock to Output Delay | Clock | Registered Output | 7 | 10 | 10 | 15 | ns | 1 |
| ten | Product Term Output Enable to Output | Input | Output | 10 | 12 | 15 | 20 | ns | 2 |
| tenr | Output Register Enable to Output | $\overline{\mathrm{OE}}$ | Registered Output | 10 | 12 | 15 | 18 | ns | 2 |
| tdıs | Product Term Output Disable to Output | Input | Output | 10 | 12 | 15 | 20 | ns | 3 |
| tdisr | Output Register Disable to Output | $\overline{\mathrm{OE}}$ | Registered Output | 10 | 12 | 15 | 18 | ns | 3 |

## AC Operating Conditions

| Symbol | Parameter | $\begin{gathered} 20 \mathrm{~V} 8 A S \\ 10^{-\infty} \end{gathered}$ |  | $\begin{gathered} \text { 20V8AS } \\ 12^{-8} \end{gathered}$ |  | $\begin{gathered} \text { 20V8AS } \\ 15 \end{gathered}$ |  | $\begin{gathered} \text { 20V8AS } \\ 20 \\ \hline \end{gathered}$ |  | Units | Test Cond. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| tsu | Input or Feedback Setup Time (Before Clock Rise) | - | 10 | - | 12 | - | 12 | - | 15 | ns | - |
| th | Input or Feedback Hold Time (After Clock Rise) | - | 0 | - | 0 | - | 0 | - | 0 | ns | - |
| twh | Minimum Clock Width High | - | 8 | - | 8 | - | 10 | - | 12 | ns | - |
| twl | Minimum Clock Width Low | - | 8 | - | 8 | - | 10 | - | 12 | ns | - |
| $\mathrm{fclk}^{\text {s }}$ | Clock Frequency Without Feedback | 62.5 | - | 62.5 | - | 50 | - | 41.7 | - | MHz | 1 |
| fclkf ${ }^{+}$ | Clock Frequency With Feedback | 58.8 | - | 48.5 | - | 41.6 | - | 33.3 | - | MHz | 1 |

*Commercial Temperature range only
*Refer to "Switching Test Conditions".
${ }^{*} f_{c l k}=\frac{1}{t_{w h}+t_{w l}}+f_{c \mid k t}=\frac{1}{t_{s u}+t_{c o}}$

## Switching Waveforms



## FUNCTIONAL DESCRIPTION

GAL20V8AS has a programmable AND array whose output terms feed a fixed (non programmable) OR array, as bipolar PAL ${ }^{\circledR}$. The $2 \times 10$ input lines enter the AND array as true or complemented form. 64 product terms are available allowing standard Sum of Products Logic implementation. Each product term is obtained by appropriate connections between the input lines and the product term line. The connections can be made by programming the $E^{2}$ PROM memory cell at each intersection of the AND matrix ( 2560 memory cells). The 64 product terms are divided into eight groups of 8 terms each. One product term for each group can be used to provide Output Enable control for combinational output, the others are connected with an OR gate into the corresponding OLMC (Output Logic Macrocell). The output buffer is in 3 -state when the corresponding output enable signal is low.

## OUTPUT LOGIC MACROCELL (OLMC)

The following discussion pertains to configuring the output logic macrocells. It should be noted that
actual implementation is accomplished by development software/hardware and is completely transparent to the user.
The outputs of the AND array are fed into an OLMC, where each output can be individually set to active high or active low, with either combinational (asynchronous) or registered (synchronous) configurations. A common output enable is connected to all registered outputs; product terms can be used to provide individual output enable control for combinational outputs. All outputs have always programmable polarity.
The output logic macrocell provides the designer with maximum output flexibility in matching signal requirements, thus providing more functions than existing 24 pin $P A L{ }^{\circledR}$ devices.
Three different configuration modes of the OLMCs are possible: registered, complex and simple. The output of an OLMC in registered mode can be either registered or combinational. Different modes cannot be mixed: i.e. all OLMCs of a device have to be configured in simple, complex or registered mode.

GAL20V8AS Output Logic Macrocell Pin 15 and 22


## GAL20V8AS Output Logic Macrocell Pin 16 to 21



## REGISTERED MODE

In registered mode macrocells are configured as registered outputs or combinational inputs/outputs. Any macrocell can be configured as registered output or combinational input/output. Up to 8 registered outputs or up to 8 inputs/outputs are possible in this mode.

All registered macrocells share common clock and output enable control. Registered outputs have 8 data product terms per output, while combinational inputs/outputs have only 7 data product terms per output: in the latter case the eighth product term serves as individual output enable control for each macrocell.

Registered Output with Programmable Polarity


Combinational Input/Output with Programmable OE and Polarity


## COMPLEX MODE

In complex mode macrocells are configured as combinational inputs/outputs or outputs only. The two outermost macrocells ( 15 and 22) do not have input capability: so only 6 inputs/outputs are possible in this mode. Applications requiring 8 inputs/outputs must be implemented in registered mode.

All macrocells have 7 data product terms per output; the eighth product term is used as individual output enable control for each macrocell. The clock and output enable pins (pins 1 and 13 respectively) are always available as inputs.

Combinational Input/Output with Programmable OE and Polarity


## Combinational Output with Programmable OE and Polarity

| SYN 1 | In Complex Mode the two outermost macrocells are permanently <br> configured in this mode <br> The other six macrocells can emulate this function <br> by not using the feedback into the AND array |
| :--- | :--- | :--- |
| AC1 n ) 1 |  |

## SIMPLE MODE

In simple mode macrocells are configured as dedicated inputs or as dedicated, always active, combinational outputs. Only the two outermost macrocells
(15 and 22) can be configured as dedicated inputs. All macrocells have 8 data product terms per output. The clock and output enable pins (pins 1 and 13 respectively) are always available as inputs.

## Dedicated Input Mode



## Dedicated Combinational Output with Feedback and Programmable Polarity



## Dedicated Combinational Output with Programmable Polarity



## ROW ADDRESS MAP DESCRIPTION

There are a total of 44 unique row addresses available to the user when programming the GAL20V8AS device. Row addresses 0-39 each contain 64 bits of input term data. This is the AND array where the custom logic pattern is programmed. Row 40 is the Electronic Signature Word. It has 64 bits available for any user defined purpose. Row 41-59 are reserved by the manufacturer and are not available to users.
Row 60 contains the architecture and output polarity information. The 82 bits within this word are programmed to configure the device for a specific application. Row 61 contains a one bit security cell that when programmed prevents further pattern verification of the array. Row 63 is the row that is addressed to perform a bulk erase of the device, resetting it back to a virgin state. Each of these functions is described in the following sections.

## GAL20V8AS Row Addresses Map Block Diagram



ELECTRONIC SIGNATURE WORD DESCRIPTION
An electronic signature word is provided with every GAL20V8AS device. It resides at row address 40 and contains 64 bits of reprogrammable memory that can contain user-defined data. Some uses include user ID codes, revision numbers, or inventory control. This signature data is always available to the user independent of the state of the security cell.

## ARCHITECTURE CONTROL WORD

All the various output configurations of the GAL20V8AS devices are controlled by programming cells within the 82 bit Architecture Control Word that resides at row 60 . The location of specific bits within the Architecture Control Word is shown in the control word diagram in figure below. The function of the SYN, AC0 and $A C 1(n)$ bits have been explained in the OUTPUT LOGIC MACROCELL description. The eight polarity bits determine each output's polarity individually. The numbers below the $\mathrm{XOR}(\mathrm{n})$ and $\mathrm{AC1}(\mathrm{n})$ bits in the architecture control word diagram shows the output device pin number that the polarity bits control.

## SECURITY CELL

Row address 61 contains the Security Cell (one bit). The Security Cell is provided on all GAL20V8AS devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, the circuitry enabling array access is disabled, preventing further verification of the array (rows 0-39). The cell can be erased only in conjunction with the array during a bulk erase cycle, so the original configuration can never be examined once this cell is programmed. Signature data is always available to the user.

## BULK ERASE MODE

By addressing row 63 during a programming cycle, a clear function performs a bulk erase of the array and the Architecture Control Word. In addition, the Electronic Signature Word and the Security Cell are erased. This mode resets a previously configured device back to its virgin state.

## OUTPUT REGISTER PRELOAD

When testing state machine designs, all possible states and state transitions must be verified in the

GAL20V8AS Architecture Control Word Diagram

design, not just those required in the normal machine operations. This is because in system operation, certain events occur that may throw the logic into an illegal state (power-up, line voltage glitches, brown-outs, etc.). To test a design for proper management of these conditions, a method must be provided to break the feedback paths, and force any desired (e.g. illegal) state into a register. Then the machine can be sequenced and the outputs tested for the correct next state condition. The GAL20V8AS device includes circuitry that allows each registered output to be synchronously set either high or low. Thus, any present state condition can be forced for test sequencing. If necessary, approved GAL programmers capable of executing test vectors can perform output register preload automatically.

The figure on the right shows the pin functions necessary to preload the register. This test mode is entered by raising PRLD to $\mathrm{V}_{\text {IES }}$ (register preload input voltage, typically 15 V ), which enables the serial data in (SDIN) buffer and the serial data out (SDOUT) buffer. Data is then serially shifted into the registers on each rising edge of the clock, Dclk. Only the macrocells with registered output configurations are loaded. If only 3 outputs have registers, then only 3 bits need be shifted in. The registers are loaded from the bottom up as shown in the figure on the right.

## LATCH-UP PROTECTION

GAL ${ }^{\circledR}$ devices are designed with an on board charge pump to negatively bias the substrate. The negative bias is of sufficient magnitude to prevent input undershoots from causing the circuitry to latch. Additionally, outputs are designed with n-channel pullups instead of the traditional $p$-channel pullups to eliminate any possibility of SCR induced latching.

## POWER-UP RESET

Circuitry within the GAL20V8AS provides a reset signal to all registers during power-up. All internal registers will have their Q outputs set low after a specified time (treset $=10 \mu \mathrm{~s}$ ). As a result, the state on

Output Register Preload Pinout

the registered output pins (if they are enabled through $\overline{O E}$ ) will always be high on power-up, regardless of the programmed polarity of the output pins. This features can greatly simplify state machine design by providing a known state on powerup.
The timing diagram for power-up is shown below. Because of the asynchronous nature of system power-up, the Vcc rise must be monotonic to guarantee a valid power-up reset of the GAL20V8AS. The registers will reset within a maximum of treset time: before this time any clock transition from low to high is forbidden to avoid undesired commutations. As in normal system operation, avoid clocking the device until all input and feedback path setup times have been met (i.e. avoid clocking before the $t_{p r}=t_{r e s e t}+t_{\text {su }}$ time interval).

## DEVICES PROGRAMMING

SGS-THOMSON strongly recommends the use of qualified programming hardware. Programming on unapproved equipment will invalidate all guarantees.

## Power-Up Reset Timing Diagram



## PACKAGE MECHANICAL DATA

## PDIP 24 Pins



## PLCC 28 Pins



## Ordering Informations*

SGS-THOMSON GAL ${ }^{®_{S}}$ are available in a variety of package and temperature ranges.
General ordering code is reported below.
GAL20V8AS-s w p t j


Example: ordering code for a GAL20V8AS, 12ns speed and Half Power in PLCC (Jedec pinout) is GAL20V8AS-12HC1J

* Please contact local Product Marketing for latest update on package / temperature range availability.


## $E^{2}$ PROM CMOS PROGRAMMABLE LOGIC DEVICE

- HIGH PERFORMANCE SGS-THOMSON SINGLE-POLY E²PROM CMOS TECHNOLOGY
- 20ns maximum propagation delay (GAL16V8S-20Exx)
$-F_{\max }=41.6 \mathrm{MHz}$
- 15ns max. from clock input to data output
- TTL compatible 24 mA outputs
- SGS-THOMSON proprietary Single-Poly F3-G ${ }^{\text {TM }}$ technology
- VERY LOW POWER
- 24mA typ. (27mA max.) Icc
- ELECTRICAL ERASABLE CELL TECHNOLOGY
- Reconfigurable logic/reprogrammable cells
- 100\% tested: guaranteed $100 \%$ final programming yield
- High speed electrical program \& erase
- EIGHT OUTPUT MACROCELLS
- Maximum flexibility for complex logic design
- Programmable output polarity
- Also emulates 21 types of 20 pin PAL ${ }^{\circledR}$ devices with full function/fuse map/parametric compatibility
- PRELOAD AND POWER-ON RESET OF ALL REGISTERS
- 100\% functional testability
- ELECTRONIC SIGNATURE FOR USER'S IDENTIFICATION


## DESCRIPTION

The GAL16V8S, at 20ns maximum propagation delay time, combines a high performance CMOS process with Electrical Erasable Single-Poly F3-G ${ }^{\text {TM }}$ technology - SGS-THOMSON proprietary - to provide one of the highest performancecost2 produsct available in PLD market.
CMOS circuit allows GAL16V8S to consume just 24 mA (typ.) Icc which represents a $85 \%$ saving in power when compared to its bipolar counterparts. Its $E^{2} P R O M C M O S$ technology offers high speed ( 50 ms ) erase time providing the ability to reprogram or reconfigure the device quickly and efficiently.
GAL16V8S features 8 programmable Output Logic Macro Cells (OLMCs) allowing each output to be configured by the user. Additionally, the GAL16V8S is capable of emulating, in a functional/fuse


Pin Connections


Pin Names

| $\mathrm{I}_{0}-\mathrm{I}_{9}$ | Input |
| :---: | :--- |
| CLK | Clock Input |
| $\mathrm{F}_{0}-\mathrm{F}_{7}$ | $\mathrm{I} / \mathrm{O}$ |
| $\overline{\mathrm{OE}}$ | Output Enable |
| VCC | Power |
| GND | Ground |

map/parametric compatible mode, 21 types of 20 pin $\mathrm{PAL}^{\circledR}$ devices. Unique test circuits and reprogrammable cells allow complete AC, DC and functional testing during manufacture.

Therefore, SGS-THOMSON guarantees $100 \%$ field programmability and functionality of $\mathrm{GAL}^{\circledR}$ devices. SGS-THOMSON also guarantees 100 erase/write cycles and data retention exceeding 20 years.

GAL16V8S Block Diagram


GAL16V8S PAL ${ }^{\circledR}$ Architecture Emulation

| 16 L 8 | $16 R 8$ | $16 R P 6$ | 16 L 2 | 14 L 4 | 12 L 6 | 10 L 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 16 H 8 | $16 R P 8$ | $16 R 4$ | 16 H 2 | 14 H 4 | 12 H 6 | 10 H 8 |
| 16 P 8 | $16 R 6$ | $16 R P 4$ | 16 P 2 | 14 P 4 | 12 P 6 | 10 P 8 |

GAL16V8S Logic Diagram


## Absolute Maximum Ratings

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | -0.5 to +7 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input Voltage Applied | -2.5 to $\mathrm{VCC}+1$ | V |
| $\mathrm{~V}_{\mathrm{B}}$ | Off-State Output (Bidirectional) Voltage Applied | -2.5 to $\mathrm{VCC}+1$ | V |
| TSTG | Storage Temperature | -65 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{TJ}_{\mathrm{J}}$ | Junctıon Temperature (Operatıng) | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TL | Lead Temperature (Soldering) | 260 (for 10 s max.) | ${ }^{\circ} \mathrm{C}$ |

Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied.

## ESD Immunity

Test Method: Human Body Model (HBM)
ESD Tolerance $\geq 2000 \mathrm{~V}$
(See MIL-STD 883c).
Test Method: Charge Device Model (CDM)
ESD Tolerance $\geq 500 \mathrm{~V}$
Test Instrument: KeyTek ZapMaster
CDM is an additional test only for $\mathrm{GAL}^{®_{S}}$ not yet adopted as a company standard test.

Switching Test Conditions
$\left.\begin{array}{|c|c|}\hline \text { Input Pulse Levels } & \text { GND to } 3.0 \mathrm{~V} \\ \hline \text { Input Rise and Fall Times } & \text { 3ns } 10 \%-90 \% \\ \hline \text { Input Timing Reference } \\ \text { Levels }\end{array}\right) 1.5 \mathrm{~V}$

3 -state levels are measured 0.5 V from steady-state active level.

Test Conditions

| $\#$ | $\mathrm{R}[\Omega]$ | $\mathrm{C}_{\mathrm{L}}[\mathrm{pF}]$ |
| :---: | :---: | :---: |
| 1 | 200 | 50 |
| 2 | Active High: $\infty$ <br> Active Low: 200 | 50 |
| 3 | Active High: $\infty$ <br> Active Low: 200 | 5 |

Switching Test Circuit


Capacitance ( $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}, \mathrm{V}_{\mathrm{C}}=5 \mathrm{~V}$ )

| Symbol | Parameter | Test Conditions | Maximum ${ }^{\circ}$ | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{I}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{I}}=2 \mathrm{~V}$ | 8 | pF |
| $\mathrm{C}_{\mathrm{B}}$ | Bidirectional Pin Capacitance | $\mathrm{V}_{\mathrm{B}}=2 \mathrm{~V}$ | 10 | pF |

$\therefore$ Guarantied but not $100 \%$ tested.

## DC Operating Conditions

| Symbol | Parameter | Commercial Temperature Range |  | Industrial Temperature Range |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| VCC | Supply Voltage | 4.75 | 5.25 | 4.5 | 5.5 | V |
| TA | Ambient Temperature | 0 | 70 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| VIL | Input Low Voltage | VSS $^{+}-0.5$ | 0.8 | $\mathrm{VSS}^{+}-0.5$ | 0.8 | V |
| VIH | Input High Voltage | 2.0 | VCC+1 | 2.0 | VCC+1 | V |
| IOL | Low Level Output Current | - | 24 | - | 24 | mA |
| IOH | High Level Output Current | -3.2 | - | -3.2 | - | mA |

${ }^{*} V_{\text {ss }}$ is the voltage applied to the GND pIn
Electrical Characteristics Over Operating Conditions (Commercial Temperature Range)

| Symbol | Parameter | Test Conditions | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IIH, IIL | Input Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}^{\text {CC }}$ Max | - | $\pm 10$ | $\mu \mathrm{A}$ |
| IBH, IBL | Bidirectional Pin Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\text {cc }}^{\text {max }}$ | - | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC | Operating Power Supply Current | $\begin{gathered} f=15 \mathrm{MHz} \\ V_{C C}=V_{C C} \mathrm{Max} \\ V_{I L}=0.5 \mathrm{~V} \\ V_{I H}=3.0 \mathrm{~V} \end{gathered}$ | - | 27 | mA |
| 10s ${ }^{\text {\% }}$ | Output Short Circuit Current | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0.5 \mathrm{~V}$ | -150 | -30 | mA |
| VOL | Output Low Voltage | - | - | 0.5 | V |
| VOH | Output High Voltage | - | 2.4 | - | V |

## Electrical Characteristics Over Operating Conditions (Industrial Temperature Range)

| Symbol | Parameter | Test Conditions | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| lıh, IIL | Input Leakage Current | GND $\leq \mathrm{V}_{1} \leq \mathrm{V}^{\text {CC }}{ }_{\text {Max }}$ | - | $\pm 10$ | $\mu \mathrm{A}$ |
| IBH, IBL | Bidırectional Pin Leakage Current | GND $\leq \mathrm{V}_{1} \leq \mathrm{V}^{\text {CC }}$ Max | - | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC | Operating Power Supply Current | $\begin{gathered} f=15 \mathrm{MHz} \\ V_{C C}=V C C \text { Max } \\ V_{I L}=0.5 \mathrm{~V} \\ V_{I H}=3.0 \mathrm{~V} \end{gathered}$ | - | 36 | mA |
| los: | Output Short Cırcuit Current | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0.5 \mathrm{~V}$ | -150 | -30 | mA |
| VOL | Output Low Voltage | - | - | 0.5 | V |
| VOH | Output High Voltage | - | 2.4 | - | V |

[^5]Switching Characteristics Over Operating Conditions

| Symbol | Parameter | From | To | Max. | Units | Test <br> Cond. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tpd | Combinational Propagation Delay | Input | Output | 20 | ns | 1 |
| tco | Clock to Output Delay | Clock | Registered Output | 15 | ns | 1 |
| ten | Product Term Output Enable to Output | Input | Output | 20 | ns | 2 |
| tenr | Output Register Enable to Output | $\overline{\mathrm{OE}}$ | Registered Output | 18 | ns | 2 |
| tdis | Product Term Output Disable to Output | Input | Output | 20 | ns | 3 |
| tdisr | Output Register Disable to Output | $\overline{\mathrm{OE}}$ | Registered Output | 18 | ns | 3 |

## AC Operating Conditions

| Symbol | Parameter | Min. | Max. | Units | Test <br> Cond. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{su}}$ | Input or Feedback Setup Time (Before Clock Rise) | - | 15 | ns | - |
| th | Input or Feedback Hold Time (After Clock Rise) | - | 0 | ns | - |
| $\mathrm{t}_{\mathrm{wh}}$ | Minimum Clock Width High | - | 12 | ns | - |
| $\mathrm{t}_{\mathrm{wl}}$ | Minimum Clock Width Low | - | 12 | ns | - |
| $\mathrm{f}_{\mathrm{Clk}}{ }^{\diamond}$ | Clock Frequency Without Feedback | 41.6 | - | MHz | 1 |
| $\mathrm{f}_{\mathrm{clkf}}{ }^{\star}$ | Clock Frequency With Feedback | 33.3 | - | MHz | 1 |

"Refer to "Switching Test Conditions".
${ }^{\diamond} \mathrm{f}_{\mathrm{clk}}=\frac{1}{\mathrm{t}_{\mathrm{wh}}+\mathrm{t}_{\mathrm{wl}}}+\mathrm{f}_{\mathrm{ckf}}=\frac{1}{\mathrm{t}_{\mathrm{su}}+\mathrm{t}_{\mathrm{co}}}$

## Switching Waveforms



## FUNCTIONAL DESCRIPTION

GAL16V8S has a programmable AND array whose output terms feed a fixed (non programmable) OR array, as bipolar PAL ${ }^{\circledR}$. The $2 \times 8$ input lines enter the AND array as true or complemented form. 64 product terms are available allowing standard Sum of Products Logic implementation. Each product term is obtained by appropriate connections between the input lines and the product term line. The connections can be made by programming the $E^{2}$ PROM memory cell at each intersection of the AND matrix ( 2048 memory cells). The 64 product terms are divided into eight groups of 8 terms each. One product term for each group can be used to provide Output Enable control for combinational output, the others are connected with an OR gate into the corresponding OLMC (Output Logic Macrocell). The output buffer is in 3 -state when the corresponding output enable signal is low.

## OUTPUT LOGIC MACROCELL (OLMC)

The following discussion pertains to configuring the output logic macrocells. It should be noted that
actual implementation is accomplished by development software/hardware and is completely transparent to the user.

The outputs of the AND array are fed into an OLMC, where each output can be individually set to active high or active low, with either combinational (asynchronous) or registered (synchronous) configurations. A common output enable is connected to all registered outputs; product terms can be used to provide individual output enable control for combinational outputs. All outputs have always programmable polarity.
The output logic macrocell provides the designer with maximum output flexibility in matching signal requirements, thus providing more functions than existing 20 pin $\mathrm{PAL}^{\circledR}$ devices.

Three different configuration modes of the OLMCs are possible: registered, complex and simple. The output of an OLMC in registered mode can be either registered or combinational. Different modes cannot be mixed: i.e. all OLMCs of a device have to be configured in simple, complex or registered mode.

GAL16V8S Output Logic Macrocell Pin 12 and 19


## GAL16V8S Output Logic Macrocell Pin 13 to 18



SGS-THOMSON

## REGISTERED MODE

In registered mode macrocells are configured as registered outputs or combinational inputs/outputs. Any macrocell can be configured as registered output or combinational input/output. Up to 8 registered outputs or up to 8 inputs/outputs are possible in this mode.

All registered macrocells share common clock and output enable control. Registered outputs have 8 data product terms per output, while combinational inputs/outputs have only 7 data product terms per output: in the latter case the eighth product term serves as individual output enable control for each macrocell.

Registered Output with Programmable Polarity


Combinational Input/Output with Programmable OE and Polarity


## COMPLEX MODE

In complex mode macrocells are configured as combinational inputs/outputs or outputs only. The two outermost macrocells (12 and 19) do not have input capability: so only up to 6 inputs/outputs are possible in this mode. Applications requiring 8 inputs/outputs must be implemented in registered mode.

All macrocells have 7 data product terms per output; the eighth product term is used as individual output enable control for each macrocell. The clock and output enable pins (pins 1 and 11 respectively) are always available as inputs.

Combinational Input/Output with Programmable OE and Polarity


## Combinational Output with Programmable OE and Polarity



## SIMPLE MODE

In simple mode macrocells are configured as dedicated inputs or as dedicated, always active, combinational outputs. The two central macrocells (15 and 16) cannot be used in the input configuration.

All macrocells have 8 data product terms per output. The clock and output enable pins (pins 1 and 11 respectively) are always available as inputs.

## Dedicated Input Mode



Dedicated Combinational Output with Feedback and Programmable Polarity


## Dedicated Combinational Output with Programmable Polarity



## ROW ADDRESS MAP DESCRIPTION

There are a total of 36 unique row addresses available to the user when programming the GAL16V8S device. Row addresses 0-31 each contain 64 bits of input term data. This is the AND array where the custom logic pattern is programmed. Row 32 is the Electronic Signature Word. It has 64 bits available for any user defined purpose. Row 33-59 are reserved by the manufacturer and are not available to users.
Row 60 contains the architecture and output polarity information. The 82 bits within this word are programmed to configure the device for a specific application. Row 61 contains a one bit security cell that when programmed prevents further pattern verification of the array. Row 63 is the rew that is addressed to perform a bulk erase of the device, resetting it back to a virgin state. Each of these functions is described in the following sections.

GAL16V8S Row Addresses Map Block Diagram


ELECTRONIC SIGNATURE WORD DESCRIPTION An electronic signature word is provided with every GAL16V8S device. It resides at row address 32 and contains 64 bits of reprogrammable memory that can contain user-defined data. Some uses include user ID codes, revision numbers, or inventory control. This signature data is always available to the user independent of the state of the security cell.

## ARCHITECTURE CONTROL WORD

All the various output configurations of the GAL16V8S devices are controlled by programming cells within the 82 bit Architecture Control Word that resides at row 60 . The location of specific bits within the Architecture Control Word is shown in the control word diagram in figure below. The function of the SYN, AC0 and AC1(n) bits have been explained in the OUTPUT LOGIC MACROCELL description. The eight polarity bits determine each output's polarity individually. The numbers below the $\operatorname{XOR}(\mathrm{n})$ and $\mathrm{AC} 1(\mathrm{n})$ bits in the architecture control word diagram shows the output device pin number that the polarity bits control.

## SECURITY CELL

Row address 61 contains the Security Cell (one bit). The Security Cell is provided on all GAL16V8S devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, the circuitry enabling array access is disabled, preventing further verification of the array (rows $0-31$ ). The cell can be erased only in conjunction with the array during a bulk erase cycle, so the original configuration can never be examined once this cell is programmed. Signature data is always available to the user.

## BULK ERASE MODE

By addressing row 63 during a programming cycle, a clear function performs a bulk erase of the array and the Architecture Control Word. In addition, the Electronic Signature Word and the Security Cell are erased. This mode resets a previously configured device back to its virgin state.

## OUTPUT REGISTER PRELOAD

When testing state machine designs, all possible states and state transitions must be verified in the

GAL16V8S Architecture Control Word Diagram

design, not just those required in the normal machine operations. This is because in system operation, certain events occur that may throw the logic into an illegal state (power-up, line voltage glitches, brown-outs, etc.). To test a design for proper management of these conditions, a way must be provided to break the feedback paths, and force any desired (e.g. illegal) state into a register. Then the machine can be sequenced and the outputs tested for the correct next state condition. The GAL16V8S device includes circuitry that allows each registered output to be synchronously set either high or low. Thus, any present state condition can be forced for test sequencing. If necessary, approved GAL programmers capable of executing test vectors can perform output register preload automatically.
The figure on the right shows the pin functions necessary to preload the register. This test mode is entered by raising PRLD to VIES (register preload input voltage, typically 15 V ), which enables the serial data in (Sin) buffer and the serial data out (SDout) buffer. Data is then serially shifted into the registers on each rising edge of the clock, Dclk. Only the macrocells with registered output configurations are loaded. If only 3 outputs have registers, then only 3 bits need be shifted in. The registers are loaded from the bottom up as shown in the figure on the right.

## LATCH-UP PROTECTION

GAL ${ }^{\circledR}$ devices are designed with an on board charge pump to negatively bias the substrate. The negative bias is of sufficient magnitude to prevent input undershoots from causing the circuitry to latch. Additionally, outputs are designed with n-channel pullups instead of the traditional $p$-channel pullups to eliminate any possibility of SCR induced latching.

## POWER-UP RESET

Circuitry within the GAL_16V8S provides a reset signal to all registers during power-up. All internal registers will have their Q outputs set low after a specified time (treset $=10 \mu \mathrm{~s}$ ). As a result, the state on the registered output pins (if they are enabled

## Output Register Preload Pinout


through $\overline{\mathrm{OE}}$ ) will always be high on power-up, regardless of the programmed polarity of the output pins. This features can greatly simplify state machine design by providing a known state on powerup.
The timing diagram for power-up is shown below. Because of the asynchronous nature of system power-up, the $V_{c c}$ rise must be monotonic to guarantee a valid power-up reset of the GAL16V8S. The registers will reset within a maximum of treset time: before this time any clock transition from low to high is forbidden to avoid undesired commutations. As in normal system operation, avoid clocking the device until all input and feedback path setup times have been met (i.e. avoid clocking before the $\mathrm{t}_{\mathrm{pr}}=\mathrm{t}_{\text {reset }}+\mathrm{t}_{\text {su }}$ time interval).

## DEVICES PROGRAMMING

SGS-THOMSON strongly recommends the use of qualified programming hardware. Programming on unapproved equipment will invalidate all guarantees.

## Power-Up Reset Timing Diagram



## TYPICAL CHARACTERISTICS

OPERATING CURRENT vs TEMPERATURE $1 / I_{0}$


RELATIVE DELAY vs CAPACITIVE LOAD $\Delta t$ (ns)


RELATIVE DELAY vs PULL-UP RESISTOR $\Delta t$ (ns)


NORMALIZED DELAY vs TEMPERATURE


OPERATING CURRENT vs FREQUENCY $1 / 10$


RELATIVE DELAY vs CAPACITIVE LOAD $\Delta t$ (ns)


RELATIVE DELAY vs PULL-UP RESISTOR


NORMALIZED $t_{P D}$ vs SWITCHING OUTPUTS $t t_{0}$.


## PACKAGE MECHANICAL DATA

## PDIP 20 Pins



| Dim. | mm |  |  | inches |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| a1 | 0.254 |  |  | 0.010 |  |  |
| B | 1.39 |  | 1.65 | 0.054 |  | 0.064 |
| b |  | 0.45 |  |  | 0.017 |  |
| b1 |  | 0.25 |  |  | 0.009 |  |
| D |  |  | 25.4 |  |  | 1.000 |
| E |  | 8.50 |  |  | 0.334 |  |
| e |  | 2.54 |  |  | 0.100 |  |
| e3 |  | 22.86 |  |  | 0.900 |  |
| F |  |  | 7.10 |  |  | 0.279 |
| I |  |  | 3.93 |  |  | 0.154 |
| L |  | 3.30 |  |  | 0.129 |  |
| Z |  | 1.27 | 1.34 |  | 0.050 | 0.052 |

PLCC 20 Pins


| Dim. | mm |  |  | inches |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A | 9.78 |  | 10.03 | 0.385 |  | 0.395 |
| B | 8.89 |  | 9.04 | 0.350 |  | 0.356 |
| D | 4.20 |  | 4.57 | 0.165 |  | 0.180 |
| d1 |  | 2.54 |  |  | 0.100 |  |
| d2 |  | 0.56 |  |  | 0.022 |  |
| E | 7.37 |  | 8.38 | 0.290 |  | 0.330 |
| e |  | 1.27 |  |  | 0.050 |  |
| F |  | 0.38 |  |  | 0.015 |  |
| M |  | 1.27 |  |  | 0.050 |  |
| M1 |  | 1.14 |  |  | 0.045 |  |

Seating Plane: $0.101 \mathrm{~mm} / 0.004$ inches

## Ordering Informations*

SGS-THOMSON GAL ${ }^{\circledR}$ S are available in a variety of package and temperature ranges.
General ordering code is reported below.
GAL16V8S - s w p t


Example: ordering code for a GAL16V8S, 20ns speed and Eighth Power in PDIP is GAL16V8S-20EB1

* Please contact local Product Marketing for latest update on package / temperature range availability.

GAL20V8S

## $E^{2}$ PROM CMOS PROGRAMMABLE LOGIC DEVICE

- HIGH PERFORMANCE SGS-THOMSON SINGLE-POLY E²PROM CMOS TECHNOLOGY
- 20ns maximum propagation delay (GAL20V8S-20Exx)
$-F_{\text {max }}=41.6 \mathrm{MHz}$
- 15ns max. from clock input to data output
- TTL compatible 24 mA outputs
- SGS-THOMSON proprietary Single-Poly F3-G ${ }^{\text {TM }}$ technology
- VERY LOW POWER
- 24mA typ. (27mA max.) Icc
- ELECTRICAL ERASABLE CELL TECHNOLOGY
- Reconfigurable logic/reprogrammable cells
- 100\% tested: guaranteed $100 \%$ final programming yield
- High speed electrical program \& erase
- EIGHT OUTPUT MACROCELLS
- Maximum flexibility for complex logic design
- Programmable output polarity
- Also emulates 21 types of 24 pin PAL ${ }^{\circledR}$ devices with full function/fuse map/parametric compatibility
- PRELOAD AND POWER-ON RESET OF ALL REGISTERS
- 100\% functional testability
- ELECTRONIC SIGNATURE FOR USER'S IDENTIFICATION


## DESCRIPTION

The GAL20V8S, at 20 ns maximum propagation delay time, combines a high performance CMOS process with Electrical Erasable Single-Poly F3-G ${ }^{\text {TM }}$ technology - SGS-THOMSON proprietary - to provide one of the highest performancecost products available in PLD market.

CMOS circuit allows GAL20V8S to consume just 24 mA (typ.) Icc which represents a $85 \%$ saving in power when compared to its bipolar counterparts. Its $E^{2}$ PROM CMOS technology offers high speed ( 50 ms ) erase time providing the ability to reprogram or reconfigure the device quickly and efficiently.

GAL20V8S features 8 programmable Output Logic Macro Cells (OLMCs) allowing each output to be configured by the user. Additionally, the GAL20V8S is capable of emulating, in a functional/fuse


Pin Connections


Pin Names

| IO-l $_{13}$ | Input |
| :---: | :--- |
| CLK | Clock Input |
| $\mathrm{F}_{0}-\mathrm{F}_{7}$ | l/O |
| $\overline{\mathrm{OE}}$ | Output Enable |
| $\mathrm{V}_{\mathrm{CC}}$ | Power |
| GND | Ground |

$G A L^{\oplus}$ is a registered trademark of Lattice Semiconductor Corp.; $P A L^{\oplus}$ is a registered trademark of Monolithic Memories Inc.
map/parametric compatible mode, 21 types of 24 pin PAL ${ }^{\circledR}$ devices.
Unique test circuits and reprogrammable cells allow complete $A C$, $D C$ and functional testing during manufacture.

Therefore, SGS-THOMSON guarantees $100 \%$ field programmability and functionality of GAL ${ }^{\circledR}$ devices. SGS-THOMSON also guarantees 100 erase/write cycles and data retention exceeding 20 years.

## GAL20V8S Block Diagram



GAL20V8S PAL ${ }^{\circledR}$ Architecture Emulation

| 20 L 8 | 20 R 8 | 20 RP 6 | 20 L 2 | 18 L 4 | 16 L 6 | 14 L 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 20 H 8 | 20 RP 8 | 20 R 4 | 20 H 2 | 18 H 4 | 16 H 6 | 14 H 8 |
| 20 P 8 | 20 R 6 | 20 RP 4 | 20 P 2 | 18 P 4 | 16 P 6 | 14 P 8 |

GAL20V8S Logic Diagram


Absolute Maximum Ratings

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | -0.5 to +7 | V |
| $V_{1}$ | Input Voltage Applied | -2.5 to VCC+1 | V |
| VB | Off-State Output (Bidirectional) Voltage Applied | -2.5 to VCC+1 | V |
| TSTG | Storage Temperature | -65 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TJ | Junction Temperature (Operating) | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TL | Lead Temperature (Soldering) | 260 (for 10s max.) | ${ }^{\circ} \mathrm{C}$ |

Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied.

## ESD Immunity

Test Method: Human Body Model (HBM)
ESD Tolerance $\geq 2000 \mathrm{~V}$
(See MIL-STD 883c).
Test Method: Charge Device Model (CDM)
ESD Tolerance $\geq 500 \mathrm{~V}$
Test Instrument: KeyTek ZapMaster
CDM is an additional test only for $\mathrm{GAL}^{\circledR}$ S not yet adopted as a company standard test.

## Switching Test Conditions

$\left.\begin{array}{|c|c|}\hline \text { Input Pulse Levels } & \text { GND to 3.0V } \\ \hline \text { Input Rise and Fall Times } & \text { 3ns 10\%-90\% } \\ \hline \text { Input Timing Reference } \\ \text { Levels }\end{array}\right] 1.5 \mathrm{~V}$

3 -state levels are measured 0.5 V from steady-state active level.

## Test Conditions

| $\#$ | $\mathbf{R}[\Omega]$ | $\mathbf{C}_{\mathrm{L}}[\mathrm{pF}]$ |
| :---: | :---: | :---: |
| 1 | 200 | 50 |
| 2 | Active High: $\infty$ <br> Active Low: 200 | 50 |
| 3 | Active High: $\infty$ <br> Active Low: 200 | 5 |

## Switching Test Circuit



Capacitance ( $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5 ^ { \circ }} \mathrm{C}, \mathrm{f}=\mathbf{1 . 0} \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ )

| Symbol | Parameter | Test Conditions | Maximum ${ }^{*}$ | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{I}}$ | Input Capacitance | $\mathrm{V}_{1}=2 \mathrm{~V}$ | 8 | pF |
| $\mathrm{C}_{\mathrm{B}}$ | Bidirectional Pin Capacitance | $\mathrm{V}_{\mathrm{B}}=2 \mathrm{~V}$ | 10 | pF |

${ }^{*}$ Guarantied but not $100 \%$ tested.

## DC Operating Conditions

| Symbol | Parameter | Commercial <br> Temperature Range |  | Industrial <br> Temperature Range |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.75 | 5.25 | 4.5 | 5.5 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient Temperature | 0 | 70 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage | $\mathrm{VSS}^{*}-0.5$ | 0.8 | $\mathrm{VSS}^{*}-0.5$ | 0.8 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 | $\mathrm{VCC}_{\mathrm{C}}+1$ | 2.0 | $\mathrm{VCC}_{\mathrm{C}}+1$ | V |
| IOL | Low Level Output Current | - | 24 | - | 24 | mA |
| IOH | High Level Output Current | -3.2 | - | -3.2 | - | mA |

${ }^{\star} V_{\text {ss }}$ is the voltage applied to the GND pin.

## Electrical Characteristics Over Operating Conditions (Commercial Temperature Range)

| Symbol | Parameter | Test Conditions | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{IfH}, \mathrm{ILL}$ | Input Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}^{\text {CC }}$ Max | - | $\pm 10$ | $\mu \mathrm{A}$ |
| IBH, IbL | Bidirectional Pın Leakage Current | GND $\leq \mathrm{V}_{1} \leq \mathrm{V}^{\text {CC }}$ Max | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Icc | Operating Power Supply Current | $\begin{gathered} f=15 \mathrm{MHz} \\ \mathrm{VCC}_{\mathrm{C}}=\mathrm{VCC} \\ \mathrm{~V}_{\mathrm{IL}}=0.5 \mathrm{~V}=3.0 \mathrm{~V} \end{gathered}$ | - | 27 | mA |
| los: | Output Short Circuit Current | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0.5 \mathrm{~V}$ | -150 | -30 | mA |
| Vol | Output Low Voltage | - | - | 0.5 | V |
| VOH | Output High Voltage | - | 2.4 | - | V |

## Electrical Characteristics Over Operating Conditions (Industrial Temperature Range)

| Symbol | Parameter | Test Conditions | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{IIH}, \mathrm{IIL}$ | Input Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}^{\text {cc }}$ Max | - | $\pm 10$ | $\mu \mathrm{A}$ |
| IBH, IBL | Bidirectional Pin Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\text {cc }}^{\text {Max }}$ | - | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC | Operating Power Supply Current | $\begin{gathered} f=15 \mathrm{MHz} \\ \mathrm{VCC}=\mathrm{VcC} \\ \mathrm{~V}_{\mathrm{IL}}=0.5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IH}}=3.0 \mathrm{~V} \end{gathered}$ | - | 36 | mA |
| los $\%$ | Output Short Circuit Current | $V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0.5 \mathrm{~V}$ | -150 | -30 | mA |
| VOL | Output Low Voltage | - | - | 0.5 | V |
| VOH | Output High Voltage | - | 2.4 | - | V |

[^6]Switching Characteristics Over Operating Conditions

| Symbol | Parameter | From | To | Max. | Units | Test <br> Cond. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tpd | Combinational Propagation Delay | Input | Output | 20 | ns | 1 |
| tco | Clock to Output Delay | Clock | Registered Output | 15 | ns | 1 |
| ten | Product Term Output Enable to Output | Input | Output | 20 | ns | 2 |
| tenr | Output Register Enable to Output | $\overline{\mathrm{OE}}$ | Registered Output | 18 | ns | 2 |
| tdıs | Product Term Output Disable to Output | Input | Output | 20 | ns | 3 |
| tdisr | Output Register Disable to Output | $\overline{\mathrm{OE}}$ | Registered Output | 18 | ns | 3 |

## AC Operating Conditions

| Symbol | Parameter | Min. | Max. | Units | Test <br> Cond. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{su}}$ | Input or Feedback Setup Time (Before Clock Rise) | - | 15 | ns | - |
| $\mathrm{th}_{\mathrm{h}}$ | Input or Feedback Hold Time (After Clock Rise) | - | 0 | ns | - |
| $\mathrm{t}_{\mathrm{wh}}$ | Minimum Clock Width High | - | 12 | ns | - |
| $\mathrm{t}_{\mathrm{wl}}$ | Mınimum Clock Width Low | - | 12 | ns | - |
| $\mathrm{f}_{\mathrm{clk}} \stackrel{ }{ }{ }^{\star}$ | Clock Frequency Without Feedback | 41.6 | - | MHz | 1 |
| $\mathrm{f}_{\mathrm{clkf}}{ }^{\star}$ | Clock Frequency With Feedback | 33.3 | - | MHz | 1 |

"Refer to "Switching Test Conditions".
${ }^{\Delta} \mathrm{f}_{\mathrm{clk}}=\frac{1}{\mathrm{t}_{\mathrm{wh}}+\mathrm{t}_{\mathrm{wl}}}{ }^{+} \mathrm{f}_{\mathrm{clkt}}=\frac{1}{\mathrm{t}_{\mathrm{su}}+\mathrm{t}_{\mathrm{co}}}$

## Switching Waveforms



## FUNCTIONAL DESCRIPTION

GAL20V8S has a programmable AND array whose output terms feed a fixed (non programmable) OR array, as bipolar $\mathrm{PAL}^{\circledR}$. The $2 \times 10$ input lines enter the AND array as true or complemented form. 64 product terms are available allowing standard Sum of Products Logic implementation. Each product term is obtained by appropriate connections between the input lines and the product term line. The connections can be made by programming the $E^{2}$ PROM memory cell at each intersection of the AND matrix ( 2560 memory cells). The 64 product terms are divided into eight groups of 8 terms each. One product term for each group can be used to provide Output Enable control for combinational output, the others are connected with an OR gate into the corresponding OLMC (Output Logic Macrocell). The output buffer is in 3 -state when the corresponding output enable signal is low.

## OUTPUT LOGIC MACROCELL (OLMC)

The following discussion pertains to configuring the output logic macrocells. It should be noted that
actual implementation is accomplished by development software/hardware and is completely transparent to the user.
The outputs of the AND array are fed into an OLMC, where each output can be individually set to active high or active low, with either combinational (asynchronous) or registered (synchronous) configurations. A common output enable is connected to all registered outputs; product terms can be used to provide individual output enable control for combinational outputs. All outputs have always programmable polarity.
The output logic macrocell provides the designer with maximum output flexibility in matching signal requirements, thus providing more functions than existing 24 pin $\mathrm{PAL}^{\circledR}$ devices.
Three different configuration modes of the OLMCs are possible: registered, complex and simple. The output of an OLMC in registered mode can be either registered or combinational. Different modes cannot be mixed: i.e. all OLMCs of a device have to be configured in simple, complex or registered mode.

GAL20V8S Output Logic Macrocell Pin 15 and 22


GAL20V8S Output Logic Macrocell Pin 16 to 21


## REGISTERED MODE

In registered mode macrocells are configured as registered outputs or combinational inputs/outputs. Any macrocell can be configured as registered output or combinational input/output. Up to 8 registered outputs or up to 8 inputs/outputs are possible in this mode.

All registered macrocells share common clock and output enable control. Registered outputs have 8 data product terms per output, while combinational inputs/outputs have only 7 data product terms per output: in the latter case the eighth product term serves as individual output enable control for each macrocell.

## Registered Output with Programmable Polarity



Combinational Input/Output with Programmable OE and Polarity


## COMPLEX MODE

In complex mode macrocells are configured as combinational inputs/outputs or outputs only. The two outermost macrocells ( 15 and 22) do not have input capability: so only up to 6 inputs/outputs are possible in this mode. Applications requiring 8 inputs/outputs must be implemented in registered mode.

All macrocells have 7 data product terms per output; the eighth product term is used as individual output enable control for each macrocell. The clock and output enable pins (pins 1 and 13 respectively) are always available as inputs.

Combinational Input/Output with Programmable OE and Polarity


## Combinational Output with Programmable OE and Polarity

| SYN 1 | In Complex Mode the two outermost macrocells are permanently <br> configured in this mode <br> The other six macrocells can emulate this function <br> by not using the feedback into the AND array |
| :--- | :--- |
| AC1 n ) 1 |  |

## SIMPLE MODE

In simple mode macrocells are configured as dedicated inputs or as dedicated, always active, combinational outputs. The two central macrocells (18 and 19) cannot be used in the input configuration.

All macrocells have 8 data product terms per output. The clock and output enable pins (pins 1 and 13 respectively) are always available as inputs.

## Dedicated Input Mode



## Dedicated Combinational Output with Feedback and Programmable Polarity



## Dedicated Combinational Output with Programmable Polarity



## ROW ADDRESS MAP DESCRIPTION

There are a total of 44 unique row addresses available to the user when programming the GAL20V8S device. Row addresses $0-39$ each contain 64 bits of input term data. This is the AND array where the custom logic pattern is programmed. Row 40 is the Electronic Signature Word. It has 64 bits available for any user defined purpose. Row 41-59 are reserved by the manufacturer and are not available to users.
Row 60 contains the architecture and output polarity information. The 82 bits within this word are programmed to configure the device for a specific application. Row 61 contains a one bit security cell that when programmed prevents further pattern verification of the array. Row 63 is the row that is addressed to perform a bulk erase of the device, resetting it back to a virgin state. Each of these functions is described in the following sections.

GAL20V8S Row Addresses Map Block Diagram


ELECTRONIC SIGNATURE WORD DESCRIPTION
An electronic signature word is provided with every GAL20V8S device. It resides at row address 40 and contains 64 bits of reprogrammable memory that can contain user-defined data. Some uses include user ID codes, revision numbers, or inventory control. This signature data is always available to the user independent of the state of the security cell.

## ARCHITECTURE CONTROL WORD

All the various output configurations of the GAL20V8S devices are controlled by programming cells within the 82 bit Architecture Control Word that resides at row 60 . The location of specific bits within the Architecture Control Word is shown in the control word diagram in figure below. The function of the SYN, ACO and AC1 ( n ) bits have been explained in the OUTPUT LOGIC MACROCELL description. The eight polarity bits determine each output's polarity individually. The numbers below the $\operatorname{XOR}(\mathrm{n})$ and AC 1 (n) bits in the architecture control word diagram shows the output device pin number that the polarity bits control.

## SECURITY CELL

Row address 61 contains the Security Cell (one bit). The Security Cell is provided on all GAL20V8S devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, the circuitry enabling array access is disabled, preventing further verification of the array (rows $0-39$ ). The cell can be erased only in conjunction with the array during a bulk erase cycle, so the original configuration can never be examined once this cell is programmed. Signature data is always available to the user.

## BULK ERASE MODE

By addressing row 63 during a programming cycle, a clear function performs a bulk erase of the array and the Architecture Control Word. In addition, the Electronic Signature Word and the Security Cell are erased. This mode resets a previously configured device back to its virgin state.

## OUTPUT REGISTER PRELOAD

When testing state machine designs, all possible states and state transitions must be verified in the

GAL20V8S Architecture Control Word Diagram

design, not just those required in the normal machine operations. This is because in system operation, certain events occur that may throw the logic into an illegal state (power-up, line voltage glitches, brown-outs, etc.). To test a design for proper management of these conditions, a method must be provided to break the feedback paths, and force any desired (e.g. illegal) state into a register. Then the machine can be sequenced and the outputs tested for the correct next state condition. The GAL20V8S device includes circuitry that allows each registered output to be synchronously set either high or low. Thus, any present state condition can be forced for test sequencing. If necessary, approved GAL programmers capable of executing test vectors can perform output register preload automatically.

The figure on the right shows the pin functions necessary to preload the register. This test mode is entered by raising PRLD to VIES (register preload input voltage, typically 15 V ), which enables the serial data in (SDin) buffer and the serial data out (SDout) buffer. Data is then serially shifted into the registers on each rising edge of the clock, Dclk. Only the macrocells with registered output configurations are loaded. If only 3 outputs have registers, then only 3 bits need be shifted in. The registers are loaded from the bottom up as shown in the figure on the right.

## LATCH-UP PROTECTION

GAL ${ }^{\circledR}$ devices are designed with an on board charge pump to negatively bias the substrate. The negative bias is of sufficient magnitude to prevent input undershoots from causing the circuitry to latch. Additionally, outputs are designed with n-channel pullups instead of the traditional $p$-channel pullups to eliminate any possibility of SCR induced latching.

## POWER-UP RESET

Circuitry within the GAL20V8S provides a reset signal to all registers during power-up. All internal registers will have their Q outputs set low after a specified time (treset $=10 \mu \mathrm{~s}$ ). As a result, the state on

## Output Register Preload Pinout


the registered output pins (if they are enabled through $\overline{O E}$ ) will always be high on power-up, regardless of the programmed polarity of the output pins. This features can greatly simplify state machine design by providing a known state on powerup.
The timing diagram for power-up is shown below. Because of the asynchronous nature of system power-up, the $V_{c c}$ rise must be monotonic to guarantee a valid power-up reset of the GAL20V8S. The registers will reset within a maximum of treset time: before this time any clock transition from low to high is forbidden to avoid undesired commutations. As in normal system operation, avoid clocking the device until all input and feedback path setup times have been met (i.e. avoid clocking before the $t_{p r}=$ treset $^{\text {t }}$ su time interval).

## DEVICES PROGRAMMING

SGS-THOMSON strongly recommends the use of qualified programming hardware. Programming on unapproved equipment will invalidate all guarantees.

## Power-Up Reset Timing Diagram



## TYPICAL CHARACTERISTICS

OPERATING CURRENT vs TEMPERATURE $1 / /{ }^{1}$


RELATIVE DELAY vs CAPACITIVE LOAD


RELATIVE DELAY vs PULL-UP RESISTOR $\Delta \mathrm{t}$ (ns)


NORMALIZED DELAY vs TEMPERATURE $t / t$ 。


OPERATING CURRENT vs FREQUENCY $1 / I_{0}$


RELATIVE DELAY vs CAPACITIVE LOAD


RELATIVE DELAY vs PULL-UP RESISTOR $\Delta \mathrm{t}$ (ns)


NORMALIZED $t_{\text {pD }}$ vs SWITCHING OUTPUTS $t / t$ 。


GAL20V8S

## PACKAGE MECHANICAL DATA

PDIP 24 Pins


## PLCC 28 Pins


## Ordering Informations*

SGS-THOMSON GAL ${ }^{\circledR}$ S are available in a variety of package and temperature ranges.
General ordering code is reported below.


Example: ordering code for a GAL20V8S, 20ns speed and Eight Power in PLCC (Jedec pinout) is GAL20V8S-20EC1J

[^7]
## ST-CUPL DOCUMENTATION

ST-CUPL Package

The ST-CUPL ${ }^{\text {TM }}$ Package is a complete software development tool for design implementations with $G A L^{\circledR} \mathrm{s}$, based on the popular CUPL $^{\text {TM }} 4.0$ compiler. It includes a high level description language - that permits truth tables, state machines and boolean equations entry - a logic simulator, a design partitioning tool and a schematic capture (together with a conversion utility).

On a standard PC platform, this software allows you to develop a complete design and to simulate the logic behaviour of the devices.

## ST-CUPL ${ }^{T M}$ Language

ST-CUPL ${ }^{\text {TM }}$ features command line and menu driven operation, making it a functional and easy to use tool. It offers a choice of four logic minimization algorithms (i.e. Quick, Quine-McCluskey, Presto and Espresso minimization) that can be selected globally or on an equation by equation basis, in order to have the best exploitation of the device.

The ST-CUPL ${ }^{\text {TM }}$ preprocessor provides string substitution, file inclusion and conditional compilation. Together with a user definable syntax and high level macro and function definition, these capabilities allow modular definition of the design and utilization of general purpose units to be customized later for different applications. Indexed variables, set operations and bit field notation allow short and readable coding.

Designs can be entered in several ways:

- Boolean Equations: this is the simpler form to describe a design with a logic language; usually, the other forms of expression (truth table and state machine syntax) are first translated by the compiler to this form and then into the final file for the programmer.
The general form of a boolean equation is any valid combination of variables made with the logical operators NOT ("!"), AND ("\&'), OR ("\#"), XOR (" $\$$ "). The compiler minimizes the equa-
tions, generating, at the end of the optimization process, a sum of products form of the original equations.

This boolean notation can be used for small designs, but becomes unmanageable when the size of the project grows. In order to preserve readability and maintainability, other more powerful notations must be used.

- Truth Tables: truth tables are a means to express the values some variables (output variables) must assume in function of the corresponding values of other variables (input variables).

For example, a simple two to four decoder may be expressed in the following way:

```
field Input = (A1..O);
field Output = (N3..0);
table Input => Output
{
    'b'00 => 'b'0001;
    'b'01 => 'b'0010;
    'b'10 => 'b'0100;
    'b'l1 => 'b'1000;
}
```


where the ' $b$ ' in front of a sequence of digits indicates that the binary base is used and the field notation is used to group variables together.

- State Machines: the general structure of a sequential machine (or state machine) - i.e. a machine whose functioning depends both on the values of the input lines and on the history (the state of the machine conserved in its memory by means of bistables $M_{i}$ ) - is very similar to the physical structure of a GAL and so can be easily implemented in it. In fact the combinatorial part of the machine can fit into the AND and the OR arrays; its outputs then come into a series of flip-flops or go directly to the external outputs and eventually feed back into the combinatorial parts.

However, it is very useful to describe the state machine diagram in a high level notation that is translated automatically by the software into a series of logic equations.

In ST-CUPL ${ }^{\text {TM }}$ there are many different types of statement that permit you to specify conditional or unconditional transitions and synchronous or asynchronous outputs, allowing in this way implementation of both Mealy and Moore machines.



Multiple state machines can be easily handled in one design, with the ability to have them communicate and synchronize state transitions among each other.

An example of implementing a simple 2 bit counter with synchronous clear and carry out signals is listed below:

```
field Count = (Q1..0);
$define SO 'b'00
$define S1 'b'01
$define S2 'b'10
$define S3 'b'll
sequence Count
{
    present SO
        if Clr next SO;
        default next S1;
    present Sl
        if Clr next SO;
        default next S2;
    present S2
        if Clr next SO;
        default next S3;
    present S3
        next SO;
        out Carry;
}
```

Clr is an input signal, Carry is connected to an output pin while Count defines the flip-flops that will contain the present state of the machine (its memory); the \$DEFINE section simply assigns symbolic names (more readable and manageable) to corresponding values of the state memory elements.
As you can see, this kind of notation is easily readable: it also permits implementation of complicated state machines with a very small possibility of making errors.


- Schematic Capture: the schematic representation of an application can be directly translated into a form manageable by a logic compiler using software utilities that usually transform the schematic into a net list form and then into boolean equation syntax.
This file can be compiled and the device programmed.

Included in the ST-CUPL ${ }^{\text {TM }}$ package there is the Schema-Quik ${ }^{\text {TM }}$ schematic entry, together with a software utility - named onCUPL ${ }^{\text {TM }}$ - that translate a netlist generated by the graphics software into the ST-CUPL ${ }^{\text {TM }}$ syntax. It can translate netlists in EDIF format - so STCUPL ${ }^{\text {TM }}$ can be interfaced with every graphics package that can handle such a format.

## Simulation Tool

The simulator provides table oriented simulation to help the designer verify the logic design and generate the test vectors. Extra features are the handling of don't care and high impedance values, and the optional use of a "*" in the output field to indicate a generated rather than a supplied output value.

Simulation results can be displayed and stored on file as tables or waveforms for logic function check and design documentation purposes. The supplied test values can be added automatically to the JEDEC file as test vectors.

The simulation input file is kept separate from the logic description file. This lets you run successive simulations without having to re-compile each time.

## ST-PLPartition ${ }^{\text {TM }}$ (Interactive PLD Partitioning Software)

ST-PLPartition ${ }^{\text {M }}$ is a design partitioning software that takes a design created and compiled with ST-CUPL ${ }^{\text {TM }}$ and fits it into one or more GALs.

ST-PLPartition ${ }^{\text {TM }}$ reads the ST-CUPLTM ${ }^{\text {TM }}$ generated document, allows you to select the desired GAL devices and then provides a list of design solutions.

PLD designs can be optimized with respect to device cost, power consumption and least number of devices.

Major features of the ST-PLPartition ${ }^{\text {M }}$ software tool are:

- User Selectable Algorithms: best fit algorithm or first fit algorithm are available to provide the results best suited to your particular design. Best fit determines the best devices for use from the list of available GAL devices on hand. First fit selects from the list of available devices the first fit device that will implement the design.
- History-Based Partition Option: allows you to modify your design without disturbing previous pin assignment. PLDs can be upgraded without re-laying out your PC board.
- User-Specified Device Utilization: designers can specify the percentage of usage of product terms per output to leave space for future ex-


# -OCCMB DEVICES, INC. 

pansion of product terms without requiring a different device.

- Specify Maximum Number of Devices: allows more control over final design.
- Sorted Solution List: resulting solutions can be sorted according to several criteria: cost, power consumption or number of devices.
- Chip Connection Diagram: the resulting chip connection can be displayed on any monitor with EGA or VGA capability.
- Split Product Terms: an option is provided to split product terms. Resulting split terms always reside in the same device. This feature should only be used when propagation delays are not critical.
To work with ST-PLPartition ${ }^{\text {TM }}$ you have only to supply it with a list of available devices, select the optimization criteria and tell the software to find all possible solutions or a specific number of solutions. ST-PLPartitionTM generates a list of possible solutions that define the types and quantities of the devices needed.

Best solutions are generated first so, if you choose to see only a few designs, the best solutions are always included. A design solution can be selected from those offered and then ST-PLPartition ${ }^{\text {TM }}$ provides full information (including pin numbers) for device implementation on device programmers such as Logical Devices' ALLPRO Universal Programmer or SGS-THOMSON GAL Starter Kit programmer.

The input to ST-PLPartition ${ }^{\text {TM }}$ is a ST-CUPL ${ }^{\text {TM }}$ documentation file, and the resulting output is composed by ST-CUPL ${ }^{\text {TM }}$ source files and a detailed report.

ST-CUPL ${ }^{\text {TM }}$ package is distributed by all SGSTHOMSON and Logical Devices sales offices, authorized Distributors and Representatives.

Included in the package there is a rebate coupon valid for buying the complete library version of CUPL'M as well as Logical Devices' ALLPRO Universal Programmers.

## Ordering Information

Ordering code for the ST-CUPLTM package is: ST-CUPL.

For more information, please contact:
PLD Marketing Group
SGS-THOMSON Microelectronics
via C. Olivetti, 2
20041 Agrate Brianza (MI)
Italy
FAX +39 396035360
Tel. +3939603 5225/5438
Logical Devices, Inc.
1201 NW 65th Place.
Ft. Lauderdale, FL 33309
FAX +1 3059748531
Tel. +13059740967

## LOGIC CONCEPT

.

## LOGIC DESIGN FUNDAMENTALS

The digital logic design process is based on Boolean algebra. Here we deal only with the fundamentals of Boolean algebra necessary to implement basic logic functions in a programmable logic device.

## Boolean Algebra - Basic Functions

The Boolean algebra is based on only two possible values: "yes" or "no" conditions, that can also be expressed as "true" or "false", "high" or "low", or in digital electronic terms as " 1 " or " 0 ".
All the operations in Boolean algebra are expressed in terms of these two states through the three basic functions: AND, OR and NOT as summarized in Figure 1.
As in normal algebra, the order of precedence in evaluating a formula follows the priority of the operators. Here NOT is first, then comes AND, then OR. To override such order of precedence, parentheses may be used: the operations within parentheses are performed first. For example:

$$
\begin{align*}
& C=\bar{A}+\bar{B}  \tag{1}\\
& D=(\bar{A}+B) \tag{2}
\end{align*}
$$

In case [1], values of $A$ and $B$ are inverted before evaluating the OR. In the case [2] the OR operator has to be evaluated before the inverting operator because of the parenthesis.
With the addition of a minimum of simple properties and postulates, the structure of the Boolean algebra is created.

Commutative property:

$$
\begin{aligned}
& X \cdot Y=Y \cdot X \\
& X+Y=Y+X
\end{aligned}
$$

Associative property:

$$
\begin{aligned}
& (X+Y)+Z=X+(Y+Z) \\
& (X \cdot Y) \cdot Z=X \cdot(Y \cdot Z)
\end{aligned}
$$

Additive and multiplicative identity elements:

$$
\begin{aligned}
& X+0=X \\
& X \cdot 1=X
\end{aligned}
$$

Distributive property:

$$
\begin{aligned}
& X+(Y \cdot Z)=(X+Y) \cdot(X+Z) \\
& X \cdot(Y+Z)=(X \cdot Y)+(X \cdot Z)
\end{aligned}
$$

Complementation:

$$
\begin{aligned}
& x+\bar{x}=1 \\
& x \cdot \bar{x}=0
\end{aligned}
$$

Hereunder the most fundamental and useful theorems that can be deduced from the above.
Idempotence:

$$
\begin{aligned}
& X \cdot X=X \\
& X+X=X
\end{aligned}
$$

Special properties of 0 and 1 :

| $X \cdot 0=0$ | $\overline{0}=1$ |
| :--- | :--- |
| $X+1=1$ | $\overline{1}=0$ |
| $0 \cdot 0=0$ | $1+1=1$ |
| $0+0=0$ | $1 \cdot 1=1$ |

Absorption:

$$
\begin{aligned}
& X \cdot(X+Y)=X \\
& X+(X \cdot Y)=X
\end{aligned}
$$

Figure 1. Boolean Operators


| $A$ | $B$ | $C$ |
| :--- | :--- | :--- |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

OR

$$
C=A+B
$$



| $A$ | $B$ | $C$ |
| :--- | :--- | :--- |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

AND

$$
C=A \cdot B
$$



| $A$ | $C$ |
| :---: | :---: |
| 0 | 1 |
| 1 | 0 |

NOT

$$
C=\bar{A}
$$

Alternative notations for the AND operator - to the dot notation - are " $\&$ " or " $\wedge$ " (e.g. $A$ \& $B$ or $A \wedge B$ ). Alternative notations for the OR operator - to the plus notation - are "\#", "l" or " " (e.g. $A \# B$ or $A \mid B$ or $A \vee B$ ).

Alternative notations for the NOT operator - to the bar notation - are "!" or "/" (e.g. !A or /A).

DeMorgan's Law:

$$
\begin{aligned}
& (\overline{X+Y+Z+\ldots})=\bar{X} \cdot \bar{Y} \cdot \bar{Z} \cdot \ldots \\
& (\overline{X \cdot Y \cdot Z \cdot \ldots})=\bar{X}+\bar{Y}+\bar{Z}+\ldots
\end{aligned}
$$

Also very important in Boolean algebra is the Duality principle that states that if the following replacements are made, a logically equivalent expression can be generated:
replace every TRUE with a FALSE replace every FALSE with a TRUE replace every AND with an OR replace every OR with an AND
Boolean algebra (or switching algebra) became popular and its use widespread because it perfectly fits the abstract description of digital electronics, long after the work of the late Mr. Boole had been forgotten.

## Karnaugh Maps

Once the function to implement has been defined, it is very important to optimize it using the theorems already illustrated, or using the visual tool known as Karnaugh maps. This maps aid in the reduction of logic functions to one of two special formats that are easily transferred into PLD logic maps: these formats are the Sum Of Products (SOP) and the Product Of Sums (POS).
The goal of the development software designer is to transform the logic definition into an acceptable format. The POS format can be used to describe any combinatorial logic function. This two-level format consists of logical OR terms that are ANDed together. Thus

$$
\begin{equation*}
Y=A \cdot(C+D)+B \cdot C+B \cdot D \tag{1}
\end{equation*}
$$

can be simplified to:

$$
\begin{equation*}
Y=A \cdot(C+D)+B \cdot(C+D) \tag{2}
\end{equation*}
$$

and then

$$
\begin{equation*}
Y=(A+B) \cdot(C+D) \tag{3}
\end{equation*}
$$

which is an AND of sum terms.
The most common representation is the dual of the Product Of Sums format and is known as the Sum Of Products. The basic PLD array interconnects are of this form. The Sum Of Products (SOP) consists of several AND terms ORed (summed) together. Equation [1] can also be simplified to a SOP from:

$$
\begin{equation*}
Y=A \cdot(C+D)+B \cdot C+B \cdot D \tag{4}
\end{equation*}
$$

and then

$$
\begin{equation*}
Y=A \cdot C+A \cdot D+B \cdot C+B \cdot D \tag{5}
\end{equation*}
$$

The above transformations are shown in Figure 2.

Figure 2. POS and SOP Formats


## DeMorgan's Law

A closer examination of the above two implementations of the same function in POS (equation [3]) and SOP (equation [5]) formats shows that the number of terms feeding into the final gate varies with the implementation. The SOP format required only 4 terms. This observation is critical, since the total number of terms in any PLD is limited. DeMorgan's law (defined earlier in this section) is a simple rule that can quickly convert SOP to POS or viceversa, without altering the final logic function. This can allow the number of terms to be reduced
by as much as $50 \%$, to overcome device limitations. Equation [3] can be converted to SOP as follows:

$$
\begin{equation*}
Y=(A+B) \cdot(C+D) \tag{3}
\end{equation*}
$$

using duality:

- the first step is to change every TRUE into a FALSE:

$$
\begin{equation*}
\bar{Y}=(\bar{A}+\bar{B}) \cdot(\bar{C}+\bar{D}) \tag{6}
\end{equation*}
$$

- the second step is to change every AND into an OR and every OR into an AND:

$$
\begin{equation*}
\bar{Y}=(\bar{A} \cdot \bar{B})+(\bar{C} \cdot \bar{D}) \tag{7}
\end{equation*}
$$

Equation [5] is the SOP form. Note, however, that the output function is inverted (or "active low"). A subsequent inversion function will be required to produce the original output function.

## Reduction of Equations

Generally a complex logic function must be represented in a specific and reduced format to be implemented into a PLD. The various methods touched on above - Karnaugh maps, DeMorgan's law - are used to manipulate the equations in conjunction with the basic postulates and theorems.
Present generation software handles all equation minimisations and will actually allow the use of higher level notations, such as state description, truth tables and macro functions.

## PLD REPRESENTATION

Let us now look at the logic conventions used to describe PLD devices. A typical PLD input buffer is shown in Figure 3. Its two outputs are the true and the complement of the input.

Figure 3. PLD Input Buffer


Figure 4 illustrates the convention used to reduce the complexity of a logic diagram without any loss of clarity. The traditional representation of an AND shows three inputs: $A, B$ and $C$.

Figure 4. AND Gate Representations


The PLD representation has the same three inputs. This shorthand reflects the three distinct input terms of the prior drawing. The structure of a multiple-input AND gate is known as a Product Term.
Referring to Figure 5, we see that the solid-dot connection in the previous figure represents a permanent connection. A programmable interconnection would appear as an X over the intersection, as shown. The X implies that the connection is intact, whereas the absence of an X implies no connection.

Figure 5. PLD Connections


Figure 6 details the default conditions for AND gates.

Figure 6. AND Gate Default Conditions


From the diagram, you can see that the AND gate for output $D$ is connected to all the input terms. The equation for $D$ is

$$
D=A \cdot \bar{A} \cdot B \cdot \bar{B}
$$

which can be simplified using Boolean algebra

$$
\begin{aligned}
& D=(A \cdot \bar{A}) \cdot(B \cdot \bar{B}) \\
& D=(0) \cdot(0) \\
& D=0
\end{aligned}
$$

The connection of both the true and complement of a given input buffer to a single product term results in that product term always being a logic 0 .
A shorthand notation for leaving all of the input buffers connected is illustrated on output $E$. Since logic diagram maps are usually supplied without any of the connections shows as intact, it is much simpler for the designer to connect a whole product term (the device default) by simply drawing "Xs" within the AND gates. Again, this product term will always output a logic 0 .
Output F, in contrast, does not have any input terms connected to its product term. This product term will always float to a logic 1, resulting in a 1 on the output. In the following sections, where various PLD architectures will be examined in detail, we will see why this design practice is not recommended.

## PAL ${ }^{\circledR}$ DEVICES

The PAL ${ }^{\circledR}$ structure in Figure 7 shows that a $P A L{ }^{\circledR}$ consists of a programmable AND array that feeds a fixed OR array. This approach offers the highest performance and the most efficient architecture for most logic functions.

Figure 7. Basic PAL ${ }^{\circledR}$ Architecture


The quantity of product terms per output is fixed by the hardwired OR array. The typical logic function requires some 3 to 4 product terms, well under the 7 to 8 available on current generation devices. $P A L{ }^{\circledR}$ device architectures (the number of inputs, outputs and product terms) have been fixed by the manufacturers, based on the cumulated experience on what the designers most often need. However, the dozens of device types introduced over the last 10 years essentially offer various permutations of three basic output structures.

Eignolusizonics

The first is shown in Figure 8, which illustrates an input and an output with six product terms. The output is always enabled and active low (note the inversion at the output of the OR gate). The true and complement of each input are available to the AND array.
The second output structure is actually an I/O pin, shown in Figure 9. The output logic is an active-low function of seven product terms. The signal from the I/O pin, also feeds back into the AND array.
Note that the output buffer is controlled by its own product term, allowing dynamic I/O control. This dynamic control can be used either to determine
the ratio of device inputs to outputs, or to disable the outputs when connected in a bus environment. Third is a sequential (or registered) output, shown in Figure 10. The logic OR of eight products terms is available to the designer. Here, the register state (both true and complement) feeds back into the array, as well as into an output buffer with a bankcontrolled output enable feature. The clock is common as well, minimizing switching skew between buffers, and the register is a high speed D type. The feedback of the register data into the AND array allows the current state data (in the registers) to be part of the next state function. This is necessary for most sequential functions, such as counting and shifting operations.

Figure 8. Dedicated Output Structure


Figure 9. Asynchronous I/O Structure


Figure 10. Sequential (Registered) Output Structure


## GAL ${ }^{\circledR}$ DEVICES

GAL ${ }^{\circledR}$ devices have the same programmable AND array driving a fixed OR array. The difference is in the architecture and flexibility of the output functions.
The GAL ${ }^{\circledR}$ device integrates an Output Logic Macrocell (OLMC) on each of its output pins. The GAL16V8 and its eight OLMCs are shown in Figure 11.
The programmable polarity feature of each of the output macrocells deserves a special investigation. Located in the heart of the OLMC, the programmable polarity function is implemented by the exclu-sive-OR (XOR) gate that follows the OR gate from the array. Recalling the truth table of an XOR gate, it can be shown that the data can be inverted (control=1) or not inverted (control=0), depending on the state of the second input, as shown in the table below.

## Programmable Polarity Function

| Signal | Control | XOR Output |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 1 | 0 |

Programmable output polarity is used extensively in DeMorgan's Law to reduce the number of pro-
duct terms required to implement a function. As a result, the GAL device can generally implement functions that appear to require more than 8 product terms per output. For example:

$$
\mathrm{K}=\mathrm{A}+\mathrm{B}+\mathrm{C}+\mathrm{D}+\mathrm{E}+\mathrm{F}+\mathrm{G}+\mathrm{H}+\mathrm{I}
$$

is a function of 9 product terms, each representing one input variable. This equation can be reduced to one product term if DeMorgan's Law is applied:

$$
\overline{\mathrm{K}}=\overline{\mathrm{A}} \cdot \overline{\mathrm{~B}} \cdot \overline{\mathrm{C}} \cdot \overline{\mathrm{D}} \cdot \overline{\mathrm{E}} \cdot \overline{\mathrm{~F}} \cdot \overline{\mathrm{G}} \cdot \overline{\mathrm{H}} \cdot \overline{\mathrm{I}}
$$

$\bar{K}$ is now a function of only 1 product term. To obtain K again, we only need to invert the function using the polarity feature of the $\mathrm{GAL}^{\circledR}$ OLMC.
The OLMCs are configurable by the designer to perform the various functions. For example, the designer merely specifies two active-low registers, one active-high register and the device is configured instantly.
Since each of the OLMCs contains the same logic, it is also possible to "tweak" an existing design for the convenience of the manufacturing department. One example might be moving a function to an adjacent pin to optimize board layout.
This could eliminate an interconnect level on a multi-level board, by swapping two functions and eliminating the need to cross traces. The GAL architecture is not fixed until the user specifies the requirements.

Figure 11. GAL16V8 Logic Diagram


## GAL ${ }^{\circledR}$ CONFIGURATION EXAMPLE

This example shows how the various GAL16V8 architecture bits are derived to implement a device whit 12 inputs and 6 programmable combinatorial outputs (Figure 12). In practice, the users need not be concerned with these architecture bits, since they are automatically handled by qualified programming equipment.

Figure 12. Basic Gates Example


## Deriving the Architecture Control Word

The architecture control word bits for this example are determined as follows:

$$
\operatorname{AC1}(12)=1 \quad \text { Input pin }{ }^{(1)}
$$

$\mathrm{AC} 1(13)=0 \quad$ Output pin ${ }^{(2)}$
AC1(14)=0 Output pin ${ }^{(2)}$
AC1(15)=0 Output pin ${ }^{(2)}$
AC1(16) $=0 \quad$ Output pin ${ }^{(2)}$
AC1(17) $=0 \quad$ Output pin ${ }^{(2)}$
AC1(18) $=0 \quad$ Output pin ${ }^{(2)}$
AC1(19)=1 Input pin ${ }^{(1)}$
ACO $=0 \quad$ No tri-state control on outputs
SYN = $1 \quad$ All outputs are combinatorial (no registers; pin 1 and 11 available as inputs in this configuration).
XOR(12) Input pin, XOR not used
$\operatorname{XOR}(13)=0 \quad$ Invert
XOR(14)=1 Non-invert
$\operatorname{XOR}(15)=0 \quad$ Invert
$\operatorname{XOR}(16)=0 \quad$ Invert
XOR(17)=1 Non-invert
XOR(18)=1 Non-invert
XOR(19) Input pin, XOR not used
${ }^{(1)}$ Output buffer disabled, tri-state.
${ }^{(2)}$ Output buffer enabled.

## Programming Basic Logic Gates

The examples of implementation of the basic gates AND, OR and XNOR, taken from the previous example, are shown here in greater detail. Programming of the other basic logic gates NAND, NOR and XOR can be obtained similarly.
In the following figures, the numbers within parentheses indicate how many input terms are fixed at the specified logic level.

Figure 13. The AND Basic Gate


The address of a memory cell may be obtained by adding the corresponding "input line number" to the "product line first cell number" found in the logic diagram.
To implement the AND, the cells 258 and 262 must be programmed; Figure 13 shows the equivalent circuit for the AND function.

Every programmed cell connects an input (or its negation) to a product term; for example the cell 258 connects the input pin 19 (A) to the first product term of the output pin 18 (AND).
Two product terms are involved in the implementation of the OR. The cells 512 and 548 must be programmed. The equivalent circuit for the OR function is shown in Figure 14.

Figure 14. The OR Basic Gate


Figure 15. The XNOR Basic Gate


Also in the case of the XNOR function (Figure 15) two product terms are involved.
The Sum Of Product format of such function is then:
$\overline{M \oplus N}=M \cdot \bar{N}+\bar{M} \cdot N$
so four cells have to be programmed, specifically the ones at the locations 1563, 1566, 1594

The Resulting Programming Pattern
When a GAL16V8 has been programmed for the application shown in Figure 12, the logic diagram becomes that of Figure 16.

Figure 16. Basic Gates Logic Diagram

and 1599.

## Basic Gates with ST-CUPL ${ }^{\text {TM }}$

The previous example can be very quickly implemented using the ST-CUPL ${ }^{\text {TM }}$ development software, as shown here below.

## Basic Gates - Source File

| Name | Basic_Gates; |
| :--- | :--- |
| Partno | B_GATES; |
| Date | None; |
| Revision | $00 ;$ |
| Designer | None; |
| Company | SGS-THOMSON; |
| Assembly | None; |
| Location | None; |
| Device | G16V8; |

/* Inputs */

Pin $19=A$;
/* AND input */
Pin $1=B ; \quad / *$ AND input */
Pin $2=C ; \quad / *$ OR input $* /$
Pin $3=\mathrm{D} ; \quad / *$ OR input */
Pin $4=\mathrm{E} ; \quad / *$ NAND input */
Pin $5=\mathrm{F} ; \quad / *$ NAND input */
Pin $6=G ; \quad / *$ NOR input */
Pin $7=\mathrm{H}$; /* NOR input */
Pin $8=$ I; /* XOR input */
Pin $9=\mathrm{J} ; \quad / *$ XOR input */
Pin $11=\mathrm{K} ; \quad / *$ XNOR input */
Pin $12=\mathrm{L} ; \quad / *$ XNOR input */
/* Outputs */

```
Pin 18 = U; /* AND output */
Pin 17 = V; /* OR output */
Pin 16 = W; /* NAND output */
Pin 15 = X; /* NOR output */
Pin 14 = Y; /* XOR output */
Pin 13 = Z; /* XNOR output */
```

```
X = !(G # H); /* NOR */
Y = I & !J # ! I & J; /* XOR */
Z = !(K & !L # ! K & L); /* XNOR */
```

Basic Gates - Documentation File
***********************************

```
Basic_Gates
```

***********************************
ST-CUPL 4.0a Serial\# ST-15000002
Device g16v8s
Library DLIB-h-200-9
Created Mon Nov 04 15:42:08 1991
Name Basic_Gates
Partno B_GATES
Revision 00
Date None
Designer None
Company SGS-THOMSON
Assembly None
Location None
Expanded Product Terms
$U=A \& B$
$\mathrm{V}=\mathrm{C} \# \mathrm{D}$
$W=E \& F$
$X=G$ \# H
$Y=I \&!J \#!I \& J$
$Z=K \&!L \#!K \& L$
/* Logic Equations */

```
U = A & B;
```

U = A \& B;
/* AND */
/* AND */
V = C \# D;
V = C \# D;
/* OR */
/* OR */
W = !(E \& F);
W = !(E \& F);
/* NAND */

```
    /* NAND */
```



Pin \#13 02054 Pol $x 02126$ Acl $x$


01568 - x - x
01600 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01632 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01664 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01696 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01728 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01760 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx Pin \#12 02055 Pol x 02127 Ac1 -

01792 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01824 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01856 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01888 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01920 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01952 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01984 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 02016 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx

LEGEND

```
X : fuse not blown
    - : fuse blown
```

Chip Diagram



The alert reader would remark that the fuse map generated in this case by the ST-CUPL ${ }^{\text {TM }}$ replicates the fuse map reported in Figure 16, but that it also shows the use of the polarity inversion implemented in the outputs 13, 15 and 16 (as well as all the architecture bits).

## DEVELOPMENT TOOLS

## SOFTWARE AND HARDWARE TOOLS

SGS-THOMSON Microelectronics is specialized in the business of designing and manufacturing EECMOS programmable logic device as well as a broad range of commodity and semi-custom semiconductor components. In addition SGS-THOMSON supplies software and hardware to program our line of GAL ${ }^{\circledR}$ devices (ST-CUPLTM and GAL Starter Kit). Moreover many excellent third party suppliers provide software and hardware which fully support the SGS-THOMSON $G A L{ }^{\circledR}$ devices as well as other PLD devices.
Most current vendors of PLD programming hardware and software support GAL ${ }^{\circledR}$ devices. However, an upgrade of some programming hardware may be necessary to support GAL ${ }^{\circledR}$. Vendors and equipment model numbers which have been qualified on $\mathrm{GAL}^{\circledR}$ devices are on file and may be obtained from SGS-THOMSON sales offices, a listing of which is provided at the back of this handbook.
It may be instructive for the user to contact the local SGS-THOMSON sales office to determine if a specific vendor's hardware is qualified for programming GAL ${ }^{\circledR}$ devices. SGS-THOMSON recommends that only qualified hardware be used to program GAL ${ }^{\circledR}$ devices as this will ensure the $100 \%$ functional and programming yield of SGS-THOMSON GAL ${ }^{\circledR}$ devices.

## Software Tools

The availability of user-friendly and functional software tools is the main contribution to the tremendous upsurge in the usage of PLD devices. In the early 70's PLDs had a difficult time being accepted by systems and board designers due to the lack of good programming software. At that time it was necessary to load each individual fuse location into the devices, after extensive analysis of the design requirements. As this was a slow, cumbersome process requiring the designer to learn the architecture of many different devices in addition to the fact that logic errors could not be automatically identified, the acceptance of PLDs into mainstream system design was quite limited.
The late 70's saw the development of assembler software by various PLD vendors in order to help the sales of these devices. The most popular of these assemblers is PALASM ${ }^{\circledR}$, from Monolithic Memories. This assembler allows inputs only as Boolean equations, has a difficult command structure, allows equations only in a sum-of-products format, works on PAL devices only and has no intelligence i.e. unable to do logic minimisation or identify specific device types which will or will not work with a given set of Boolean equations.

Of course the alternative, manual fuse patterning of the device, was much worse so assemblers found wide market acceptance for PAL device programming. The most severe restriction of this type of approach was the inflexibility of the software to work on other vendors devices thus forcing designers to learn many different assemblers in order to have more than one device supplier to choose from. Fortunately for PLD manufactures and system designers a more generic software approach was not far away.
The development of compiler based software in the early 80's was a response to the need for more flexibility and utility in development tools. The original packages were developed by third-party manufacturers, not device vendors, with the goal of supporting all device types and all manufacturers. These original packages - CUPL ${ }^{\text {TM }}$ by Logical Devices Inc. (Fort Lauderdale, FL) and ABEL ${ }^{\text {TM }}$ from Data I/O Corp. (Redmond, WA) - had the capability of logic equation minimisation, macros, truth table and state machine syntax, logic simulation and self-documentation (examples of use of the ST-CUPLTM package are contained in this guide).
The latest advance in the PLD development software technology has occurred in the mid-'80s. These programs allow schematic capture using pre-programmed macros in the software which allow a designer to simply create a logic schematic as the input to a translator. The translator converts the graphic representation to a network list that is then compiled to the fuse maps by the software tool. All the other functions of the software such as logic minimisation are then available to streamline the design before it is downloaded into a device. The most widely used of these tools are OrCAD ${ }^{\circledR}$ (OrCAD L.P., Hillsboro, Oregon) and DASH from FutureNet ${ }^{\oplus}$ (Data I/O Corp., Redmond, WA).

## Hardware Tools

The hardware used to program GAL ${ }^{\circledR}$ devices (a list of qualified hardware vendors is available from SGS-THOMSON sales offices, listed at the back of this manual) can be divided roughly into two types:

- the so-called "universal programmers" (in this case "universal" means with respect to PLD device only and this terminology should not be confused with the broader sense of "universal" programmers, meaning those that program EPROM memories or EPROM arrays in microprocessors as well as PLDs, although many of the programmers listed do program the above mentioned device families too);
- the "GAL ${ }^{\circledR}$ only" type programmers.

In the category of universal type programmers are those from Data I/O, Logical Devices and Stag Microsystems, as well as many others. These pro-
grammers support many different PLD devices, including ECL, CMOS EPROM, standard bipolar PALs and GAL ${ }^{\circledR}$ EECMOS device types. These universal programmers also support many advanced functions such as test vectors, register preload and even chip handlers for automated handling in a production environment. The second type of programmers are the "GAL ${ }^{\circledR}$ only" type programmers such as those from Qwerty and the GAL Starter Kit programmer. The Qwerty also supports test vectors and register preload for full functional testing of the GAL ${ }^{\circledR}$ devices. The big advantage of the $G A L{ }^{\circledR}$ only programmers is, of course, their low cost which is from one-fourth to one-tenth of the cost of universal programmers. This makes them an excellent low cost development system for $\mathrm{GAL}^{\circledR}$ devices.
A further division can be made with respect to the operating mode of the programmers i.e. the "standalone" type units and those which require an IBM ${ }^{\text {® }}$ PC or equivalent to operate.
Generally the stand-alone units can read a device, store the JEDEC file in a memory and download the information to a newly loaded device including test vectors such that a volume "program and test" operation is possible without having a PC attached to each programmer.
Of course a connection to a peripheral such as a PC is still necessary to load a software developed JEDEC file into the programmer's memory.
The type of tool chosen should reflect the environment it will be used in: e.g. a GAL ${ }^{\circledR}$ only programmer could be considered in an operation where $G A L{ }^{\circledR}$ only development or a small volume of production is occurring in a situation where a low-cost evaluation and programming of $\mathrm{GAL}^{\circledR}$ is necessary. However in a large development lab where many types of PLDs are being evaluated or a high volume production environment where automated handling of devices is necessary, a universal type programmer with chip handler may be more appropriate. A prime consideration should also be the necessary functions of the programmer as well. For example, although SGS-THOMSON guarantees a $100 \%$ programming yield on our devices, test vector and register preload support capability is recommended for the designer to verify that the device is doing exactly what was planned.
This is especially important in state machine design where bringing the outputs to a certain state simply by cycling the inputs can take an inordinate amount of time or may not even be possible.
With register preload the outputs can be driven to a specific state (one which may not occur in normal operation) and then next state operation can be checked to verify that the device returns to a normal, expected state. Where this can become an issue is after a power "glitch" in the system or after
a power outage when the $\mathrm{GAL}^{\circledR}$ outputs may be driven to an unknown or illegal state. Then when the power to the device returns to normal the $G A L^{\circledR}$ outputs may be in one of these indeterminate states.
Thus the concept of register preload allows the designer to test output conditions which may not normally occur, but which the designer wishes to know anyway what the next state will be.
The designer can then verify that his design ensures the return of the device, from any preloaded illegal state, at its next transition, into one of the legal states. This is just one example of the utility of the register preload function.
Applying test vectors is simply the process of forcing specific inputs to the device and monitoring the outputs to verify the correct logical functioning of the device.
Programming the $\mathrm{GAL}^{\circledast}$ is the process of providing it with the JEDEC file to perform a function and applying the specific series of voltage pulses to actually "burn" the JEDEC "fuse" map into the device. Also, if included in the JEDEC file, the programmer then applies the specific voltage pulses and looks at the outputs to run the test vector verification for functional testing of the device.
"Support" by a hardware manufacturer refers to his ability to provide the correct voltages and timing pulses and make the correct measurements on the outputs, if applicable, for the device. Given this the remainder of the process is merely downloading the JEDEC file to the GAL ${ }^{\circledR}$.
Downloading is the process of loading the JEDEC "fuse" map into the programmer. This "fuse" map can come from a pre-programmed device (i.e. master device), from a computer (a PC or mainframe with appropriate software to construct the JEDEC file from a number of logic or graphic entry methods), or from an attached peripheral such as a tape drive. If the file is transferred in JEDEC format (which is recommended by SGS-THOMSON), a checksum is calculated and verified at the end of data transmission to ensure that data was not lost or corrupted during transfer. Most programmers require a simple keystroke or pushbutton to put the hardware into the download mode.
The programming of the $\mathrm{GAL}^{\circledR}$ is controlled by the programming hardware and therefore, to ensure complete reliability of the SGS-THOMSON GAL ${ }^{\circledR}$ device, SGS-THOMSON recommends that only approved programmers be used. A list of qualified vendors is available from SGS-THOMSON upon request.
Since the GAL ${ }^{\circledR}$ device is fabricated using an EECMOS technology it is erasable and reprogrammable. In fact the first step in the programming
process is a bulk erase of the device. The actual number of program and erase cycles the device will tolerate is guarantee by SGS-THOMSON to be at least 100. We have seen devices in our lab, however, which have thousands of cycles on them and still continue to function.
The ultimate test is a successful verification of the device which occurs automatically after programming. If no error occur during the verify cycle the part is programmed and usable no matter how many program-erase cycles it has been through.
The patterning of the $G A L{ }^{\circledR}$ device array is done using a parallel programming scheme. This allows the device to be programmed very quickly and in fact it takes less than a second on most programming hardware. This is up to an order of magnitude faster than devices using the UV-CMOS approach.

During this programming cycle, the logic array, the architecture matrix programming and the verify cycle are executed. The verify cycle checks programming and margins conservatively such that a minimum data retention of 20 years is ensured.
Finally the $\mathrm{GAL}^{\circledR}$ device has a security cell which is programmable and erasable (but it can only be erased during a bulk erase when the entire array will also be erased). This prevents a "read" and therefore does not allow re-verification of the device.
This feature is provided to protect proprietary designs from competitive eyes. The fact that the security cell is erasable (simultaneously with the rest of the device) allowing the device to be reused, is a unique cost saving feature of EECMOS technology.

PROGRAMMING THE GAL6001S

## PROGRAMMING THE GAL6001S

GAL6001S is a device with a complex architecture, that can be exploited only with a deep knowledge of its internal features.

The architecture of this device offers a flexibility never before achieved with $\mathrm{GAL}^{®_{\mathrm{S}}}$, providing proportionally higher performance in a much larger range of potential applications.
This note describes the building blocks inside the device, and explains how to configure and program each block.

The ST-CUPL ${ }^{\text {TM }}$ development software is used in the descriptions and examples given, because of its versatility and power.

## Examples Format

All the examples are given using the ST-CUPL ${ }^{\text {TM }}$ format. To describe syntax the following conventions are used:

- angular brackets indicate a parameter that must be provided by the user;
- a symbol in square brackets is optional, i.e. it may be stated or not; for example
PIN <pin_n> = [!] <var_name>;
means that you can write

$$
\text { PIN } 3=r w ;
$$

or

$$
\text { PIN } 4 \text { = !wr_en; }
$$

Variables can be grouped using the list notation, in the form:

$$
\left[<\operatorname{var}_{1}>,<\operatorname{var}_{2}>, \ldots,<\operatorname{var}_{k}>,<\operatorname{var} X>. .<\operatorname{var} Y>\right]
$$

where <vari> is any variable name, while $<\operatorname{var} X>. .<\operatorname{var} Y>$ are indexed variables, i.e. variables ending with a number; an example of a valid list is
[a0..2,a5,a8,a10..13,a16]
that is equivalent to

$$
[\mathrm{a} 0, \mathrm{a} 1, \mathrm{a} 2, \mathrm{a} 5, \mathrm{a} 8, \mathrm{a} 10, \mathrm{a} 11, \mathrm{a} 12, \mathrm{a} 13, \mathrm{a} 16]
$$

Of course, in the case of lists, square brackets do not indicate optional parameters, but are part of the notation.
The table below reports the logic operators - in order of precedence (from highest to lowest) that can be used to write equations; the pre-
cedence may be changed by grouping sub-expressions within parentheses.

| Operator | Symbol |
| :---: | :---: |
| NOT | $!$ |
| AND | $\&$ |
| OR | $\#$ |
| XOR | $\$$ |

## GAL6001S Architecture

GAL6001S has an FPLA architecture, with both the AND and the OR array programmable: this means that the exact number of product terms needed for an equation can be employed, allowing the implementation of more complex logic functions and a better exploitation of the device.
The AND array is a $78 \times 75$ matrix organized as 39 inputs (each available both in true and complemented form and coming from Input, Input/Output, Buried and Output Logic Macrocells) and 75 product term outputs. Sixty-four of these product terms serve as inputs to the OR array, one is the reset signal for the Output and Buried Logic Macrocells while ten act as output enable for pins 14 through 23.
The OR array is a $64 \times 36$ matrix organized as 64 inputs coming from the AND array and 36 outputs towards Buried and Output Logic Macrocells; in each macrocell feeds one Data ("D") term and one Enable/clock ("E") term.
The device includes a total of 38 logic macrocells, divided into two major sections: the first is used for the input and input/output pins, while the other determines the configuration of the outputs and the "buried nodes".

## Input Logic Macrocells (ILMC) and Input/Output Logic Macrocells (IOLMC)

The GAL6001S features two configurable input sections. The ILMC section corresponds to the dedicated input pins (from 2 to 11) and the IOLMC section to the input/output pins (from 14 to 23): both sections are configurable as a block for asynchronous, latched or registered inputs.
Pin 1 (ICLK) is used as an enable signal for latched macrocells (transparent when high) and as a clock for registered macrocells (positive edge triggered). In any case, it is also available as direct input (without macrocell) to the AND array and can be used in any equation as any other signal.
Registered inputs can be efficiently used for synchronization and data merging; transparent latches are useful when the input data is invalid outside a
known time window; direct inputs are used in systems where the input data is always valid. With the GAL6001S, external registers and latches are no longer needed: it is sufficient to employ the internal features of the device.
In order to configure ILMCs and IOLMCs, two different extensions are provided in the ST-CUPL ${ }^{\text {TM }}$ language: if the signal coming from an input pin is used in an equation with the extension ".LQ", the whole block to which that input belongs (ILMC or IOLMC) is configured as latched; if the extension used is ".DQ" it is configured as registered; finally, if the signal is used without extensions, the block of macrocells is configured as asynchronous.
Extensions are added to a signal in the form

```
<name>.<ext>
```

where <name> is any valid variable name; for example

```
/* Inputs */
pin 2 = In_A;
/* Outputs */
pin 17 = L_Out;
/* Logic Equations */
L_Out = In_A.LQ;
```

configures the ILMCs as latched, and connects the output of the latch (pin 2) to the output pin 17.
You can not mix different extensions for signals coming from the same block of macrocells: for example, if you use the extension ".LQ" for a signal coming from input pin 2, you can not use the extension ".DQ" for a signal coming from input pin 5.
The following table reports the extensions used by ST-CUPL ${ }^{\text {TM }}$ to configure ILMCs and IOLMCs, together with the side of equations (i.e. the side of the equal sign) in which the extension can be used.

| Extension | Side of <br> Equation | Description |
| :---: | :---: | :---: |
| .$D Q$ | Right | Q output of D-type register |
| . LQ | Right | Q output of latch |

## Output Logic Macrocell (OLMC) and Buried Logic Macrocell (BLMC)

The outputs of the OR array feed two groups of macrocells. One group of eight macrocells, called Buried Logic Macrocells (BLMC), is buried; its output feeds back directly into the AND array rather than to device pins. These cells are useful for building state machines. The second group of macrocells consists of 10 cells whose outputs - in
addition to feeding back into the AND array - are available at the device pins. Cells in this group are known as Output Logic Macrocells (OLMC).
Output Logic Macrocells always have I/O capability, with directional control provided by 10 output enable product terms, selected with the extension ".OE" after the pin name: when the output enable signal is low, the buffer is in tri-state and you can use the corresponding pin as input.
There are two possible feedback paths from each OLMC to the AND array: one directly from the OLMC (this feedback is before the output buffer and always present), and one from the OLMC after the output buffer through the IOLMC. The second path is usable as a feedback only when the associated bidirectional pin is being used as an output. With this dual feedback arrangement, the OLMC can be permanently buried (and in that case the associate pin is an input), or dynamically buried with the use of the output enable product term.
The two different feedbacks from the OLMCs can be selected by means of extensions; more precisely:

- the extension ".INT" selects the feedback before the output buffer, i.e. not affected by the output enable control;
- the extension ".IO" selects the feedback after the output buffer through IOLMCs configured as asynchronous;
- the extension ".IOL" selects the feedback after the output buffer through IOLMCs configured as latched;
- the extension ".IOD" selects the feedback after the output buffer through IOLMCs configured as registered.
In order to use Buried Logic Macrocells, a symbolic name must be assigned to them. This can be done in two different ways:
- using the keyword PINNODE with the following syntax
PINNODE <node_n> = [!] <var_name>;
where <node_n> is a valid node number; in this case the macrocell corresponding to <node_n> is associated to <var_name>;
- with the statement NODE in the form


## NODE [!] <var_name>;

which allows the compiler to select any Buried Logic Macrocell not yet allocated.
By means of the keyword PINNODE, it is also possible to configure the Output Logic Macrocells as buried nodes, using the corresponding pin as an input, in addition to the feedback into the AND array (before the output buffer).

The pin numbers to be used with the PINNODE keyword are reported below.

| Logic Macrocell | Node Number |
| :---: | :---: |
| BLMC 0 | 25 |
| BLMC 1 | 26 |
| BLMC 2 | 27 |
| BLMC 3 | 28 |
| BLMC 4 | 29 |
| BLMC 5 | 30 |
| BLMC 6 | 31 |
| BLMC 7 | 32 |
| OLMC 14 | 33 |
| OLMC 15 | 34 |
| OLMC 16 | 35 |
| OLMC 17 | 36 |
| OLMC 18 | 37 |
| OLMC 19 | 38 |
| OLMC 20 | 39 |
| OLMC 21 | 40 |
| OLMC 22 | 41 |
| OLMC 23 | 42 |

For instance, a declaration of inputs, outputs and buried nodes is:

```
/* Inputs */
pin 2 = In_A;
pin 6 = Out_En0;
pin 7 = Out EnI;
pin 23 = In_B;
/* Outputs */
pin [22..19] = [Y0..3];
/* Declarations and Intermediate
    Variable Definitions */
pinnode 42 = Bur_Feed;
node L;
pinnode 30 = M;
```

Output Logic Macrocell 23 is declared as buried node (node number 42) and the corresponding pin
is used as input ( $I n-B$ ). Output logic macrocell can be treated as buried registers (using the extension ".D" to specify the data input) or as buried combinatorial nodes (referring to the macrocell name without extensions).
The statement

$$
\text { pinnode } 30=\mathrm{M}
$$

assigns the symbolic name $M$ to the Buried Logic Macrocell 5 , while $L$, named in the statement

```
node L;
```

is any available BLMC.
The extensions to be used to select feedbacks from BLMCs and OLMCs are the followings.

| Extension | Side of <br> Equation | Description |
| :---: | :---: | :---: |
| INT | Right | Internal feedback <br> (before the output buffer) |
| . IO | Right | Feedback after the output <br> buffer through <br> asynchronous IOLMC |
| . IOD | Right | Feedback after the output <br> buffer through registered <br> IOLMC |
| . IOL | Right | Feedback after the output <br> buffer through latched <br> IOLMC |

Assuming the declarations of the previous example, consider the following:

```
/* Logic Equations */
YO = In_B;
Y0.OE = Out_En0;
Bur_Feed = In_A;
Y1 = Bur_Feed;
Y1.OE = Out_En1;
Y2 = Y0.INT;
Y3 = YO.IO;
```

In this case OLMC 23 is used as a buried combinatorial node, assigning to its input the signal $\ln \_A$ without using extensions.
The feedback signal from the Output Logic Macrocell 23 (Bur_Feed) is used in the equation

Y1 = Bur_Feed

The $Y 2$ signal is the feedback of $Y 0$ before the output buffer (i.e. not affected by the output enable control $Y 0 . O E=$ Out_EnO) and $Y 3$ is the feedback of the same signal ( $\overline{Y O}$ ) after the buffer, through an asynchronous Input/Output Logic Macrocell.
The last equation is equivalent to one in which no extension is used.
The default feedback path from the Output Logic Macrocells is different depending on the macrocell configuration:

- if the OLMC is asynchronous then the default feedback is after the output buffer, i.e.

```
pin [22..21] = [Y1..0];
Y0 = In0;
Y1 = YO.IO;
```

is equivalent to:

```
pin [22..21] = [Y1..0];
Y0 = In0;
Y1 = Y0;
```

of course, the internal feedback can be always chosen using the extension ".INT".

- if the OLMC is registered then the default feedback is the internal one, i.e.

```
pin [22..21] = [Y1..0];
Y0.D = In0;
Y1 = YO;
```

selects the feedback before the output buffer (not affected by the output enable control); it is not possible to use the ".INT" extension with registered output logic macrocells; the feedback after the output buffer can be selected with the extension ".IO".
Buried and Output Logic Macrocells may be set to one of three valid configurations: combinatorial, D type registered with sum term (asynchronous) clock or D/E type registered; these macrocells can be configured on a macrocell by macrocell basis, regardless to which block they belong.
The Enable/clock sum terms are used as asynchronous clocks in the asynchronous D type registered configuration or as clock enable signals in the D/E type registered configuration.
The data input of any registered macrocell is specified by adding the extension ".D" to the macrocell name. The asynchronous clock input is selected by the extension ".CK", while the extension ".CE" specifies the clock enable signal for D/E type registers. In both cases the corresponding macrocell is automatically configured in the correct way. Of course,
you can not add both the extensions ".CK" and ".CE" to the same macrocell name.
Registers in both the Output and Buried Logic Macrocells feature a common reset product term; this active high product term allows the registers to be asynchronously reset to a logic zero. If connected to an output pin, a logic one will occur because of the inverting output buffer.
The asynchronous reset signal can be specified using the extension ".AR"; for instance:

```
/* Inputs */
pin 3 = Rst;
/* Logic Equations */
L.AR = Rst;
M.AR = Rst;
```

The reset signal is generated by a unique product term, common to all the device: so it is not possible to write different reset expressions for the various macrocells.
Moreover the reset signal can not be generated by an equation not reducible to a logic product (because the product term is only one); for example:

$$
M \cdot A R=C \& E \# G ;
$$

is not a valid equation because the sum can not be eliminated (the implementation of such an equation would require two different product terms summed together).
The extensions reported below can be used to manage OLMCs and BLMCs.

| Extension | Side of <br> Equation | Description |
| :---: | :---: | :---: |
| .D | Left | Data input of register |
| .OE | Left | Output enable signal |
| AR | Left | Asynchronous reset signal |
| .CE | Left | Clock enable signal of <br> D/E type register |
| .CK | Left | Asynchronous clock of <br> D type register |

## Fuse Plot Format in Documentation Files

The ST-CUPL ${ }^{\text {TM }}$ compiler can generate a documentation file containing useful information about the design, such as expanded product terms, symbol table and chip diagram.
It comprehend also a fuse plot that represents in a more readable way the Jedec file that will be used to program the device; by means of this plot you can see how the part will be really programmed.

Examples of fuse plots can be found in Figures 3 and 8.
Assuming that a " 0 " (zero) in the Jedec file means that the corresponding memory cell in the device is programmed (i.e. the connection is made) and that a " 1 " (one) means that the cell is not programmed (i.e. there is no connection), the symbols used in the fuse plot are the following:

| Fuse Plot Symbol | Jedec File Bits |
| :---: | :---: |
| A | 0 |
| $\cdot$ | 1 |
| O | 00 |
| H | 01 |
| L | 10 |
| - | 11 |

The first two symbols are used in the macrocell configuration and in the OR array sections.
The last four symbols stand for two bits and are used in the AND array part; more precisely "-" means that no connection is made, " 0 " means that both connections are present (i.e. the corresponding product term is always at a logic level low), "L" means that the complemented input is connected, while "H" selects the true input.
The first lines of the plot show the configuration of the logic macrocells; more precisely:

- the first eight lines are referred to BLMCs; the node number, the starting memory address (i.e. the memory address of the first bit mentioned) and the mode of configuration (CKS(i), OUTSYN(i) and XORE(i) bits) are reported for every BLMC;
- the next ten lines contain pin number, node number, starting memory address and mode of configuration (CKS(i), OUTSYN(i), XORE( $^{(i)}$ and XORD(i) bits) for every OLMC;
- then the configuration bits for the ILMC and IOLMC blocks are reported.

After these lines, there is the memory map of the AND and OR arrays:

- lines with starting address from 0000 to 7182 are referred to the AND array (first part of the line) and to the OR array (second part of the line);
- the ten output enable product terms are reported in lines from 7296 to 7998;
- the last line is the reset product term.

The address of any bit can be calculated adding the cardinal position of this bit in the line to the number reported at the beginning (taking care that bits in the AND section are two for every symbol).

## Simulation File Format

The logic simulator included in the ST-CUPL ${ }^{\text {TM }}$ package accepts as input an ASCII file composed by:

- the same header contained in the source file;
- an ORDER statement in which the signals involved in the simulation are declared (in the correct order);
- a VECTORS section that specifies the inputs and outputs signal values; this part can contain optional \$MSG directives that indicate some strings to be included in the simulation output.
Input signals value must be specified with the following symbols:

| Symbol | Signal Value |
| :---: | :---: |
| 0 | Input low |
| 1 | Input high |
| C | Clock input low, high, low |
| K | Clock input high, low, high |

Output signals can be tested using the following symbols:

| Symbol | Signal Value |
| :---: | :---: |
| $L$ | - Test output low |
| $H$ | Test output high |
| $Z$ | Test output for high impedance (tri-state) |
| $X$ | Don't care value, the output value is <br> undefined (it may be high or low) |

If the simulator finds that some values do not match, the user is alerted and both the expected and the actual values are specified.
It is also possible to specify asterisks ("*") instead of output test values. In this case the simulator will calculate the output test values.
Moreover, the waveform simulation output can be automatically obtained.

## PROGRAMMING EXAMPLES

Two programming examples that show how to configure the GAL6001S are reported below.

## ILMC/IOLMC Programming Example

The example reported in Figure 1 (called "ILMC/IOLMC example") shows how to configure ILMCs and IOLMCs as latched or registered inputs; more precisely Input Logic Macrocells are configured as latched, while Input/Output Logic Macrocells are registered. Two output pins are directly connected to the macrocell outputs in order to
monitor their behaviour.
The functioning of the device can be checked with the logic simulator of the ST-CUPL ${ }^{\text {TM }}$ (whose output is reported in Figure 2). As you can see, the input clock (ICLK) acts as a clock for the registers (triggering on the rising edge) and as enable for the latches (transparent when high). The corresponding timing diagram is shown in Figure 5.
Figure 3 reports the documentation file generated by ST-CUPL ${ }^{\text {TM }}$, while Figure 4 contains the input file used by the simulator.

Figure 1. ILMC/IOLMC Example - Source Code

```
Name ILMC6001 - ILMC/IOLMC GAL6001 Programming Example;
Partno ILMC 6001;
Date January 1992;
Revision 00;
Designer Ernesto;
Company SGS-THOMSON Microelectronics;
Assembly None;
Location None;
Device G6001;
/* Inputs */
pin 1 = Iclk; /* Clock of ILMCs and IOLMCs */
pin 2 = In_A; /* Dedicated input pin */
pin 14 = In_B; /* Bidirectional pin used as input */
/* Outputs */
pin 17 = L_Out;
pin 18 = R_Out;
/* Logic equations */
L_Out = In_A.LQ; /* Input Logic Macrocells configured */
/* as Latched Inputs */
R_Out = In_B.DQ; /* Input/Output Logic Macrocells configured */
/* as Registered Inputs */
```

Figure 2. ILMC/IOLMC Example - Simulation Results


Figure 3. ILMC/IOLMC Example - Documentation File

| ILMC6001 |  |
| :---: | :---: |
|  |  |
| CUPL | 4.0a Serial\# ST-15000002 |
| Device | g6001 Library DLIB-h-200-13 |
| Created | Tue Jan 7 12:00:00 1992 |
| Name | ILMC6001 - ILMC/IOLMC GAL6001 Programming Example |
| Partno | ILMC 6001 |
| Revision | 00 |
| Date | January 1992 |
| Designer | Ernesto |
| Company | SGS-THOMSON Microelectronics |
| Assembly | None |
| Location | None |

## Expanded Product Terms

L_Out =
In_A.lq
R_Out =
In_B.dq
L_Out.oe =
1
R_Out.oe =
1

Symbol Table


Total product terms merged: 0
Total product terms used by OR Arrays: 2

Figure 3. ILMC/IOLMC Example - Documentation File (continued)


00228000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 00342000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 00456000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 00570000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 00684000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 00798000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 00912000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 01026000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 01140000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 01254000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 01368000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 01482000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 01596000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 01710000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 01824000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 01938000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 02052000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 02166000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 02280000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 02394000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 02508000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 02622000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 02736000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 02850000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 02964000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 03078000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 03192000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 03306000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 03420000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 03534000000000000000000000000000000000000000 AАAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 03648000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 03762000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
scs-Thomson
NAGROELECTIONUCS

Figure 3. ILMC/IOLMC Example - Documentation File (continued)
03876000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 03990000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 04104000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 04218000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 04332000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 04446000000000000000000000000000000000000000 AАAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 04560000000000000000000000000000000000000000 АААААААААААААААААААААААААААААААААААА 04674000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 04788000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 04902000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 05016000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 05130000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 05244000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 05358000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 05472000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 05586000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 05700000000000000000000000000000000000000000 АААААААААААААААААААААААААААААААААААА 05814000000000000000000000000000000000000000 AАAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 05928000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 06042000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 06156000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 06270000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 06384000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 06498000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 06612000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 06726000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 06840000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 06954000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 07068000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 07182000000000000000000000000000000000000000 АААААААААААААААААААААААААААААААААААА 07296000000000000000000000000000000000000000 07374000000000000000000000000000000000000000 07452000000000000000000000000000000000000000 07530000000000000000000000000000000000000000 07608000000000000000000000000000000000000000 07686 07764 $\qquad$
07842000000000000000000000000000000000000000 07920000000000000000000000000000000000000000 07998000000000000000000000000000000000000000 08076000000000000000000000000000000000000000

LEGEND single fuse
$L$ : active level low $H$ : active level high
A : active fuse not blown double fuse
0 : neither fuse blown
L : first fuse blown
A : generate
. : active fuse blown

- : both fuses blown

H : second fuse blown
. : propagate

Figure 3. ILMC/IOLMC Example - Documentation File (continued)


|  | 1 | ILMC6001 \| |  |
| :---: | :---: | :---: | :---: |
| Iclk | $x--11$ | 241--x | Vcc |
| In_A | $x--12$ | 231--x |  |
|  | $x-13$ | 221--x |  |
|  | $x--14$ | 21--x |  |
|  | $x--15$ | 201--x |  |
|  | $x--16$ | 191--x |  |
|  | $x--17$ | 18\|--x | R_Out |
|  | $x--18$ | 17\|--x | L_Out |
|  | $x--19$ | 16\|--x |  |
|  | $x-110$ | 15\|--x |  |
|  | $x--111$ | 14\|--x | In_B |
| GND | $x--\mid 12$ | 131--x |  |
|  | I | _1 |  |

Figure 4. ILMC/IOLMC Example - Input File for Simulation


Figure 4. ILMC/IOLMC Example - Input File for Simulation (continued)

| 0 | 11 ** |
| :---: | :---: |
| 0 | 00 ** |
| 0 | 00 ** |
| 0 | 11 ** |
| 0 | 11 ** |
| 0 | 00 ** |
| 0 | 00 ** |
| 0 | 11 ** |
| 0 | 11 ** |
| 0 | 00 ** |
| 0 | 00 ** |
| 0 | 11 ** |
| 0 | 11 ** |
| 0 | 00 ** |
| 1 | 00 ** |
| 1 | 11 ** |
| 1 | 11 ** |
| 1 | 00 ** |
| 1 | 00 ** |
| 1 | 11 ** |
| 1 | 11 ** |
| 0 | 00 ** |
| 0 | 00 ** |
| 0 | 11 ** |
| 0 | 11 ** |
| 0 | 00 ** |
| 0 | 00 ** |
| 0 | 11 ** |
| 1 | 11 ** |
| 1 | 00 ** |
| 1 | 00 ** |
| 1 | 11 ** |
|  | 11 ** |

Figure 5. ILMC/IOLMC Example - Timing Diagram of the Simulation


## OLMC/BLMC Programming Example

An example of the use of Output and Buried Logic Macrocells - together with other features of the device - is reported in Figure 6 (this example is called "OLMC/BLMC example").
The bidirectional pin 23 is permanently used as an input utilizing the corresponding Output Logic Macrocell as a buried node by means of the statement:

```
pinnode 42 = Bur_Feed;
```

that associates the symbolic name Bur_Feed to OLMC 23.

Output $Y 0$ is directly connected to $I n \_B$; the output enable control is provided by the signal Out_EnO.

OLMC 23 is configured as combinatorial buried node and its output is monitored from the external by directly connecting it to the output pin 21 (Y1). The output signals $Y 2$ and $Y 3$ are the feedbacks of YO (Output Logic Macrocell 22), respectively before and after the output buffer. Being the OLMC 22 configured as asynchronous, the default feedback is the internal one; so the equation for $Y 3$ should have been written as

$$
Y 3=Y 0 ;
$$

form completely equivalent to the one used in the example.
The use of D/E type registers is illustrated with the statements for $Y R O$ and $L$; the clock enable signal

Figure 6. OLMC/BLMC Example - Source Code

```
Name OLMC6001 - OLMC/BLMC GAL6001 Programming Example;
Partno OLMC 6001;
Date
Revision
Designer
Company
Assembly
Location None;
Device G6001;
/* Inputs */
pin 13 = Oclk; /* Clock of BLMCs and OLMCs */
pin 2 = In_A; /* Dedicated input pin */
pin 23 = In_B; /* Bidirectional pin used as input */
pin 3 = Rst; /* Signal used as Asynchronous Reset of */
    /* registered OLMCs and BLMCs */
pin 4 = As_Clk; /* Signal used as Asynchronous Clock */
pin 5 = Hold; /* Signal used as Clock Enable for D/E Registers */
pin 6 = Out_En0; /* Signal used as Output Enable */
pin 7 = Out_Enl; /* Signal used as Output Enable */
/* Outputs */
pin [22..17] = [Y0..5]; /* Combinatorial outputs */
pin [16..15] = [YR0..1]; /* Registered outputs */
/* Declarations and Intermediate Variable Definitions */
pinnode 42 = Bur_Feed; /* OLMC 23 declared as Buried Node */
node L; /* BLMC automatically selected */
pinnode 30= M; /* Selects BLMC 5 */
/* Logic equations */
YO = In_B; /* Signal coming from pin 23 used as input */
Y0.OE =-Out_En0; /* Output Enable control */
Bur_Feed = In_A; /* Input of OLMC 23 used as buried node */
```

is generated by connecting the negation of the input named Hold to the CE input of the registers. When the Hold signal is low (i.e. !Hold is high) the clock is enabled, so the flip-flop acts as a normal D type; if Hold is high, every commutation of the registers is forbidden, i.e. it is in a blocked state.
Output logic macrocell 18 (YR1) and buried logic macrocell $5(M)$ are configured as $D$ type registers with asynchronous clock; the clock signal is the one coming from input pin 4 (named As_Clk).
The $M$ and $L$ signals are brought to the external world connecting them to the output pins 17 and 18 ( $Y 5$ and $Y 4$ ).
In the example, for the sake of clarity, the expressions assigned to the clock enable and asynchronous clock signals are very simple (only a connection of a signal) and are the same for all the registers; obviously it is possible to use a different signal for every flip-flop, generated in any ex-
pression that can be implemented using the " $E$ " sum term of the macrocells.
The reset signal - common to all registers comes from input pin 3 (Rst); also in this case the expression used in the example is simple, but can be any one implementable using a single product term.
The results of the logic simulation is reported in Figure 7; the behaviour of every output signal is:

- the value of $Y 0$ is equal to $I n-B$, except when Out EnO is low (vectors 4 to 6,12 to 14 and 19 to 21); in these cases the output is in tri-state;
- Y1 is equal to Bur_Feed (buried OLMC 23) that in turns is equal to In_A; again the output is in tri-state when Out_En1 is low;
- the signal $Y 2$ is equal to the value assumed by Output Logic Macrocell 22 (YO); so it is equal to In_B even when Y0 is in tri-state (the feedback taken is the internal one);

Figure 6. OLMC/BLMC Example - Source Code (continued)

```
Y1 = Bur Feed; /* Feedback of OLMC 23 before the output buffer */
Y1.OE = Out_En1; /* Output Enable control */
Y2 = Y0.INT; /* Feedback before the output buffer */
Y3 = Y0.IO; /* Feedback after the output buffer */
    /* This equation is equivalent to Y3 = Y0; */
L.AR = Rst; /* Asynchronous Reset of registers */
M.AR = Rst; /* Asynchronous Reset of registers */
YRO.AR = Rst; /* Asynchronous Reset of registers */
YR1.AR = Rst; /* Asynchronous Reset of registers */
YRO.CE = !Hold; /* Clock Enable for D/E type register */
YRO.D = In_B; /* Data input of the register */
YR1.CK = As_Clk; /* Asynchronous Clock for D type register */
YR1.D = In_B; /* Data input of the register */
L.CE = !Hold; /* Clock Enable for D/E type register */
I.D = In_A; /* Data input of the register */
M.CK = As_Clk; /* Asynchronous Clock for D type register */
M.D = In_\overline{A}; /* Data input of the register */
Y4 = L;
Y5 = M;
```

- the value of $Y 3$ is the same as $Y 0$ : when $Y 0$ is in tri-state, the value of $Y 3$ is undefined; in this case the feedback is affected by the output enable signal;
- Y4 is the monitoring of $L$ (a BLMC configured as $D / E$ type register, having $I n \_A$ as data input and Hold negated as clock enable input); from the simulation it can be noticed that when the Hold signal is high (vectors from 5 to 8) the state of the register is blocked (i.e. transitions are forbidden); outside this windows, the flipflop acts as a D type register clocked by the Oclk signal;
- the monitoring of $M$ (a BLMC configured as $D$ type register, having $\operatorname{In} A$ as data input and As_Clk as asynchronous clock input) is $Y 5$; this flip-flop is clocked by the As_Clk signal;
- macrocell 16 (YRO) is configured as D/E type register, with $I n \_B$ as data input and Hold negated as clock enable signal; its behaviour is analogous to that of $L$;
- macrocell 15 (YR1) is configured as D type asynchronous register, with $\operatorname{In} B B$ as data input and As_Clk as asynchronous clock signal; its behaviour is analogous to that of $M$.
All registers feature a common reset signal (in this case Rst): this signal causes a reset to a low state of all registers (vector 10). If the registers are connected to an output pin ( $Y R 0$ and $Y R 1$ ) a high value will be present on that pin, due to the inversion of the output buffer.
Figure 8 reports the documentation file generated by the ST-CUPL ${ }^{\text {TM }}$ compiler, while Figure 9 contains the input file used by the simulator.

Figure 7. OLMC/BLMC Example - Simulation Results
 Simulation Results
$\begin{aligned} &========================================================================== \\ & \text { Oclk In_A In_B Rst Hold As_Clk Out En0 Out_En1 Y0 Y1 Y2 Y3 Y4 Y5 YR0 YR1 }\end{aligned}$

| $0001:$ | C | 0 | 1 | 0 | 0 | 0 | 1 | 1 | H | L | H | H | L | L | H | H |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $0002:$ | C | 1 | 1 | 0 | 0 | 1 | 1 | 1 | H | H | H | H | H | H | H | H |
| $0003:$ | C | 0 | 0 | 0 | 0 | 0 | 1 | 1 | L | L | L | L | L | H | L | H |
| $0004:$ | C | 1 | 1 | 0 | 0 | 0 | 0 | 1 | Z | H | H | X | H | H | H | H |
| $0005:$ | C | 0 | 1 | 0 | 1 | 1 | 0 | 1 | Z | L | H | X | H | L | H | H |
| $0006:$ | C | 1 | 1 | 0 | 1 | 0 | 0 | 0 | Z | Z | H | X | H | L | H | H |
| $0007:$ | C | 0 | 0 | 0 | 1 | 0 | 1 | 0 | L | Z | L | L | H | L | H | H |
| $0008:$ | C | 1 | 0 | 0 | 1 | 1 | 1 | 0 | L | Z | L | L | H | H | H | L |
| $0009:$ | C | 1 | 1 | 0 | 0 | 0 | 1 | 1 | H | H | H | H | H | H | H | L |
| $0010:$ | C | 0 | 1 | 1 | 0 | 0 | 1 | 1 | H | L | H | H | L | L | H | H |
| $0011:$ | C | 0 | 1 | 0 | 0 | 1 | 1 | 1 | H | L | H | H | L | L | H | H |
| $0012:$ | C | 1 | 0 | 0 | 0 | 0 | 0 | 1 | Z | H | L | X | H | L | L | H |
| $0013:$ | C | 0 | 1 | 0 | 0 | 0 | 0 | 1 | Z | L | H | X | L | L | H | H |
| $0014:$ | C | 1 | 1 | 0 | 0 | 1 | 0 | 0 | Z | Z | H | X | H | H | H | H |
| $0015:$ | C | 0 | 1 | 0 | 0 | 1 | 1 | 0 | H | Z | H | H | L | H | H | H |
| $0016:$ | C | 1 | 0 | 0 | 0 | 0 | 1 | 0 | L | Z | L | L | H | H | L | H |
| $0017:$ | C | 0 | 0 | 0 | 0 | 1 | 1 | 1 | L | L | L | L | L | L | L | L |
| $0018:$ | C | 1 | 0 | 0 | 0 | 0 | 1 | 1 | L | H | L | L | H | L | L | L |
| $0019:$ | C | 0 | 1 | 0 | 0 | 0 | 0 | 1 | Z | L | H | X | L | L | H | L |
| $0020:$ | C | 1 | 1 | 0 | 0 | 1 | 0 | 1 | Z | H | H | X | H | H | H | H |
| $0021:$ | C | 0 | 1 | 0 | 0 | 0 | 0 | 1 | Z | L | H | X | L | H | H | H |

Figure 8. OLMC/BLMC Example - Documentation File

```
CUPL
Device
Created
Name
Partno
Revision
Date
Designer
Company
Assembly
Location
4.0a Serial\# ST-15000002
g6001 Library DLIB-h-200-13
Tue Jan 7 12:00:00 1992
OLMC6001 - OLMC/BLMC GAL6001 Programming Example
OLMC 6001
00
January 1992
Ernesto
SGS-THOMSON Microelectronics
None
None
```

Expanded Product Terms

Bur_Feed $=$
L.ar =

Rst
L.ce =
! Hold
L.d $=$

In_A
M.ar $=$

Rst
$\mathrm{M} . \mathrm{Ck}=$
As_Clk
M.d =

In_A
$Y 0=$
In_B
Y0.oe =
Out_En0
Y1 =
Bur_Feed
Y1.oe =
Out_En1
$\mathrm{Y} 2=$
Y0.int
$Y 3=$
YO.io
Y4 =
L
Y5 =
M
YRO.ar =
Rst
YRO.Ce =
! Hold

Figure 8. OLMC/BLMC Example - Documentation File (continued)

```
YRO.d =
    In_B
YR1.ar =
    Rst
YRI.ck =
    As_Clk
YR1.d =
    In B
In_B.oe =
Y2.oe =
    1
Y3.oe =
    1
Y4.oe =
    1
Y5.oe=
    1
YRO.oe =
    1
YR1.oe =
    1
```



Symbol Table

| $\begin{aligned} & \text { Pin } \\ & \text { Pol } \end{aligned}$ | Variable Name | Ext | Pin | Type | Pterms Used | Max <br> Pterms | Min Level |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | As_Clk |  | 4 | V | - | - | - |
|  | Bur_Feed |  | 42 | N | 1 | 64 | 1 |
|  | Hold |  | 5 | V | - | - | - |
|  | In_A |  | 2 | V | - | - | - |
|  | In_B |  | 23 | V | - | - | - |
|  | L |  | 25 | N | - | - | - |
|  | L | ar | 25 | M | 1 | 1 | 1 |
|  | L | ce | 25 | M | 1 | 64 | 1 |
|  | L | d | 25 | M | 1 | 64 | 1 |
|  | M |  | 30 | N | - | - | - |
|  | M | ar | 30 | M | 1 | 1 | 1 |
|  | M | ck | 30 | M | 1 | 64 | 1 |
|  | M | d | 30 | M | 1 | 64 | 1 |
|  | Oclk |  | 13 | V | - | - | - |
|  | Out_En0 |  | 6 | V | - | - | - |
|  | Out_En1 |  | 7 | V | - | - | - |
|  | Rst |  | 3 | V | - | - | - |
|  | YO |  | 22 | V | 1 | 64 | 1 |
|  | YO | int | 22 | X | - | - | - |
|  | YO | io | 22 | X | - | - | - |
|  | Y0 | oe | 22 | X | 1 | 1 | 1 |
|  | Y1 |  | 21 | V | 1 | 64 | 1 |
|  | Y1 | oe | 21 | X | 1 | 1 | 1 |
|  | Y2 |  | 20 | V | 1 | 64 | 1 |
|  | Y3 |  | 19 | V | 1 | 64 | 1 |

Figure 8. OLMC/BLMC Example - Documentation File (continued)

| Y4 |  | 18 | V | 1 | 64 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Y5 |  | 17 | V | 1 | 64 | 1 |
| YR0 |  | 16 | V | - | - | - |
| YR0 | ar | 16 | X | 1 | 1 | 1 |
| YRO | ce | 16 | X | 1 | 64 | 1 |
| YRO | d | 16 | X | 1 | 64 | 1 |
| YR1 |  | 15 | V | - | - | - |
| YR1 | ar | 15 | X | 1 | 1 | 1 |
| YR1 | ck | 15 | X | 1 | 64 | 1 |
| YR1 | d | 15 | X | 1 | 64 | 1 |
| In_B | oe | 23 | D | 1 | 1 | 0 |
| Y2 | oe | 20 | D | 1 | 1 | 0 |
| Y3 | oe | 19 | D | 1 | 1 | 0 |
| Y4 | oe | 18 | D | 1 | 1 | 0 |
| Y5 | oe | 17 | D | 1 | 1 | 0 |
| YR0 | oe | 16 | D | 1 | 1 | 0 |
| YR1 | oe | 15 | D | 1 | 1 | 0 |



Total product terms merged: 6
Total product terms used by OR Arrays: 9

## Fuse Plot

| Node \#25 08154 Mode . AA |  |
| :---: | :---: |
| Node \#26 08157 Mode AAA |  |
| Node \#27 08160 Mode AAA |  |
| Node \#28 08163 Mode AAA |  |
| Node \#29 08166 Mode AAA |  |
| Node \#30 08169 Mode AAA |  |
| Node \#31 08172 Mode AAA |  |
| Node \#32 08175 Mode AAA |  |
| Pin \#14 Node \#33 08178 Mode | AAAA |
| Pin \#15 Node \#34 08182 Mode | AAA. |
| Pin \#16 Node \#35 08186 Mode | . AA. |
| Pin \#17 Node \#36 08190 Mode | A. A. |
| Pin \#18 Node \#37 08194 Mode | A.A. |
| Pin \#19 Node \#38 08198 Mode | A.A. |
| Pin \#20 Node \#39 08202 Mode | A.A. |
| Pin \#21 Node \#40 08206 Mode | A.A. |
| Pin \#22 Node \#41 08210 Mode | A.A. |
| Pin \#23 Node \#42 08214 Mode | A. AA |
| INSYN 08218. ILATCH 08219 | . IONSYN 08220 . IOLATCH 08221 |
| $00000-\mathrm{H}$ | . .A. . . . A. . . . . . . .A. |
| 00114 -L | . A. . . . . . . . . . . . . . . . . . . . . . . . . A |
| 00228 -H- | . A. . . . . . . . . . . . . . . . . . . A |
| 00342 - H- | A.A. . . . . . . . . $A$ |
| 00456 - H | A |
| $00570-\mathrm{H}$ | . A |
| $00684-\mathrm{H}-\mathrm{H}-$ | A. |
|  |  |

Figure 8. OLMC/BLMC Example - Documentation File (continued)
00912 -H— . . . . . . A. . . . . . . . . . . . . . . . . . . . . . . . . . . .
01026000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 01140000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 01254000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 01368000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 01482000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 01596000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 01710000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 01824000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 01938000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 02052000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 02166000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 02280000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 02394000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 02508000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 02622000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 02736000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 02850000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 02964000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 03078000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 03192000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 03306000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 03420000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 03534000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 03648000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 03762000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 03876000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 03990000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 04104000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 04218000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 04332000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 04446000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 04560000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 04674000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 04788000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 04902000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 05016000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 05130000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 05244000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 05358000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 05472000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 05586000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 05700000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 05814000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 05928000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 06042000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 06156000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 06270000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 06384000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 06498000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 06612000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 06726000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 06840000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 06954000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 07068000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 07182000000000000000000000000000000000000000 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA 07296000000000000000000000000000000000000000

Figure 8. OLMC/BLMC Example - Documentation File (continued)


## Chip Diagram



|  | \| | OLMC6001 |
| :---: | :---: | :---: |
|  | $x--11$ | 241--x Vcc |
| In_A | $x--12$ | 231--x In_B |
| Rst | $x-13$ | 221--x Y0 |
| As_Clk | $x--14$ | 21\|--x Y1 |
| Hold | $x--15$ | 201--x Y2 |
| Out_En0 | $x--16$ | 191--x Y3 |
| Out_En1 | $x-17$ | 18\|--x Y4 |
|  | $x-18$ | 171--x Y5 |
|  | $x-19$ | 161--x YR0 |
|  | $x-110$ | 15\|--x YR1 |
|  | $x-111$ | 14\|--x |
| GND | $x--112$ | 13\|--x Oclk |
|  |  | । |

Figure 9. OLMC/BLMC Example - Input File for Simulation

```
Name OLMC6001 - OLMC/BLMC GAL6001 Programming Example;
Partno OLMC 6001;
Date
Revision
Designer
Company
Assembly
Location
Device
January 1992;
00;
Ernesto;
SGS-THOMSON Microelectronics;
None;
None;
G6001;
```

order:
Oclk, $\% 4$, In_A, $\% 4$, In_B, $\% 4$,Rst, $\% 3$, Hold, $\% 4$, As_Clk, $\% 7$, Out_En0, $\% 7$, Out_En1, $\% 4, Y 0, \%$ $2, Y 1, \% 2, Y 2, \% 2, Y 3, \% \overline{2}, Y 4, \% 2, Y 5, \% 3, Y R 0, \% 3, Y R \overline{1}$;
vectors:
\$msg "";
\$msg " Oclk In_A In_B Rst Hold As_Clk Out_En0 Out_En1 Y0 Y1 Y2 Y3 Y4 Y5 YRO YR1";
\$msg " ——"; \$msg "";
C 0100011
C 1100111
C 0000011
C 1100001
C 0101101
C 1101000
C 0001010
C 1001110
C 1100011
C 0110011
C 0100111
C 1000001
C 0100001
C 1100100
C 0100110
C 1000010
C 0000111
C 1000011
C 0100001
C 1100101
C 0100001

## PROGRAMMING EXAMPLES

## PROGRAMMING EXAMPLES

The following examples demonstrate some typical application that can be implemented using GAL16V8 and GAL20V8. The ST-CUPL ${ }^{\text {TM }}$ compiler is used for all the examples; a brief explanation of its syntax is reported below.

## THE ST-CUPL ${ }^{\text {TM }}$ SYNTAX

To describe syntax the following conventions are used:

- angular brackets indicate a parameter that must be provided by the user;
- a symbol in square brackets is optional, i.e. it may be stated or not; for example

PIN <pin_n> = [!] <var_name>;
means that you can write

$$
\text { PIN } 3 \text { = rw; }
$$

or

$$
\text { PIN } 4 \text { = !wr_en; }
$$

## File Header

The header contains information useful for archive and documentation purposes; some of them are effectively interpreted by the compiler:

- Name determines the name of the Jedec file generated by the compiler;
- Partno specifies the contents of the User Electronic Signature;
- Device indicates the type of device in which the design will be physically implemented (G16V8 for the GAL16V8 and G20V8 for the GAL20V8); the compiler automatically selects the correct configuration of the device, depending on the specific application; it is also possible to force the configuration using as device names the followings:
- G16V8S or G20V8S to configure the device in simple mode (small mode);
- G16V8MA or G20V8MA to configure the device in complex mode (medium asynchronous mode);
- G16V8MS or G20V8MS to configure the device in registered mode (medium synchronous mode);
sometimes it is useful to force the configuration of the device in order to exploit some special features (see the "Eight Set-Reset Flip-Flops" example).


## Comments

Comments are an important part of the logic description file: they improve readability and are es-
sential for documentation purposes (e.g. for subsequent modifications and maintenance of the design). Every text enclosed between the "/*" and the "*/" symbols is considered as a comment and therefore is completely ignored by the compiler.

## Number Format

The default base in ST-CUPL ${ }^{\text {TM }}$ for all numbers is hexadecimal, except for pin numbers and indexed variables that are always decimal. Different bases can be used by preceding the numbers with a prefix (chosen among those listed in table below).

| Base Name | Base | ST-CUPL'M Prefix |
| :---: | :---: | :---: |
| Binary | 2 | 'b' |
| Octal | 8 | 'o' |
| Decimal | 10 | 'd' |
| Hexadecimal | 16 | 'h' |

For example:
'b'1101
is a binary number equivalent to the decimal 13.

## Preprocessor Commands

There are several preprocessor commands available in ST-CUPL™; these commands operate before the file is passed to the compiler, and include macro definition capabilities, conditional compilation, file inclusion and others.
The only preprocessor command used in the examples is \$DEFINE, which has the following format:

## \$DEFINE <arg ${ }_{1}>$ <arg ${ }_{2}>$

where <arg ${ }_{1}>$ is a variable name or an ASCII character while <arg ${ }_{2}>$ is a valid operator, a number or a variable name. For instance:
\$DEFINE ON 'b'1.
will replace every occurrence of the string $O N$ with the text 'b'1.

## List Notation

Variables can be grouped using the list notation, in the form:

$$
\left[<\operatorname{var}_{1}>,<\operatorname{var}_{2}>, \ldots,<\operatorname{var}_{k}>,<\operatorname{var} X>. .<\operatorname{var} Y>\right]
$$

where <varis is any variable name, while $<\operatorname{var} X>. .<\operatorname{var} Y>$ are indexed variables, i.e. variables ending with a number; an example of a valid list is

$$
[a 0 . .2, a 5, a 8, a 10 . .13, a 16]
$$

that is equivalent to
[a0,a1,a2,a5,a8,a10,a11,a12,a13,a16]

Of course, in the case of lists, square brackets do not indicate optional parameters, but are part of the notation.

## Bit Field Declaration

A bit field declaration assigns a single variable name to a group of bits, using the format:

$$
\begin{aligned}
\text { FIELD }<\text { var }>= & {\left[<\operatorname{var}_{1>}>,<\operatorname{var}_{2}>, \ldots,<\text { var }_{k}>,\right.} \\
& \left.<\text { varX>.. }<\operatorname{varr}_{>}>\right] ;
\end{aligned}
$$

where <var> is any valid variable name, while in square brackets is enclosed a group of variable in the list notation.
For example:
FIELD addr = [a0..3,a7,a9];
is a legal bit field declaration.
The variable name assigned to a group of bits can then be used in any expression; the operation specified in the expression is applied to each bit in the group.

## Pin Declaration

Pin declaration statements declare the pin numbers and assign to them symbolic names. The format of a pin declaration statement is:
PIN <pin_n> = [!] <var_name>;
where <pin_n> is a valid pin number, while <var_name> is any legal variable designator.
Pin numbers can be grouped using the list notation; for instance:
PIN [12..10] = [q2..0];
is a valid statement, that assigns to pins 10, 11 and 12 respectively the names $q 0, q 1$ and $q 2$.

## Logic Operators

The table below reports the logic operators - in order of precedence (from highest to lowest) that can be used to write equations; the pre-
cedence may be changed by grouping sub-expressions within parentheses.

| Operator | Symbol |
| :---: | :---: |
| NOT | $!$ |
| AND | $\&$ |
| OR | $\#$ |
| XOR | $\$$ |

## Equality Operator

The equality operator in ST-CUPL™ is represented by a colon; the format is
<var>:<constant>;
where <var> is a list of variables or a bit field variable, while <constant> is a number (hexadecimal by default).
The equality operator checks for bit equality and evaluates to a single Boolean value.
Alternatively this operator can work on a constant field constituted by a range of values instead of a single number. The format is as follows
<var>: [<constant/ow>..<constanthigh>];
The operators evaluates to true if <var> is a value comprised in the constant range indicated. For example:
sel = address: [C..F];
causes sel to be true if address is $\mathrm{C}, \mathrm{D}, \mathrm{E}$ or F and is equivalent to the expression
sel = address:C \# address:D \# address:E \# address:F;
that uses the equality operator with single number constant field.

## Extensions

Extensions are added to a variable name in the form
<var>.<ext>
and can be used to configure the Output Logic Macrocells. The extensions that can be used with
the GAL16V8 and GAL20V8 are reported in the below table.

| Extension | Side of <br> Equation | Description |
| :---: | :---: | :---: |
| .D | Left | Data input of D-type register |
| .$O E$ | Left | Output enable signal |

Using the extension ".D", will configure automatically the corresponding OLMC as registered.

## State Machine Syntax

The ST-CUPL'TM syntax allows the user to describe the state machine diagram in a high level notation which is automatically translated by the compiler into a series of logic equations.
The general ST-CUPL ${ }^{\text {TM }}$ notation to express the transitions of a state machine is the following:

```
SEQUENCE <state_vars_list>
{
    PRESENT <state 1> <statement 11>;
        <statement12>;
        <statement_k>;
    PRESENT <state2> <statement21>;
        <statement22>;
        <statement2_>;
    PRESENT <staten> <statementn1>;
        <statementn2>;
    <statementnh>;
}
```

where <state_vars_list> is a list of variables that keep the state of the machine, <state $\gg$ is a value of that variables and <statementmn> specifies the next state and the value of the outputs.
There are many different types of statement that permit the specification of conditional or unconditional transitions and the implementation of both Mealy and Moore machines (in a Moore machine the outputs depend only on the present state while in a Mealy machine they depend both on the present state and on the current value of the inputs).
The simpler statement is the unconditional transition:

> NEXT < stateر>;
indicating that the next state is <state ${ }_{j}$ independently from the current value of inputs.

If you want to specify conditional transition the syntax is:

```
IF <cond }\mp@subsup{>}{>}{> NEXT < <tate }\mp@subsup{}{>}{>}
IF <cond 2> NEXT <state 2>;
IF <cond d}> \ NEXT <<taten>;
[DEFAULT NEXT <statem>;]
```

where <cond ${ }_{1}$ is any valid logic expression, depending both on external inputs and/or current state; the optional DEFAULT statement specifies a next state <state $m$ > which is reached if all the previous conditions fail.
All the above listed statements can be followed by the expression:

```
OUT [!]<var1> OUT [!]<var2> ...
OUT [!]<varh>;
```

where <var ${ }_{1}$ is a variable name associated with an output pin. In this case you are implementing a Moore machine, because the outputs are synchronous.
If you omit the NEXT section of the statement adding the OUT part, you will obtain asynchronous outputs, resulting in a Mealy machine.

## Documentation File Format

The ST-CUPL ${ }^{\text {TM }}$ compiler can generate a documentation file containing various information about the implementation of the design.
The first part of this file consist of a listing of the expanded product terms, i.e. the sum of product form of the original design. Infact, every application must be expressed in this form before it can be implemented in a GAL ${ }^{\circledR}$ device; this listing give an idea of the final physical form of the implementation.
The compiler accomplishes the job of translating the high level notation (complex equations, state machine, etc.) in the sum of product form and possibly minimize the equations using several algorithms.
Then a symbol table is reported, that contains all the variables used and some statistics on their physical implementation.
The documentation file also comprehends a fuse plot, that shows the memory map that will be written into the device. This plot is a more readable form of the Jedec file, used by the physical programmer to program the device.
Assuming that a " 0 " (zero) in the Jedec file means that the corresponding memory cell in the device is programmed (i.e. the connection is made) and that a " 1 " (one) means that the cell is not programmed
(i.e. there is no connection), the corresponding symbols in the fuse plot are:

| Fuse Plot Symbol | Jedec File Bits |
| :---: | :---: |
|  | 1 |
| $x$ | 0 |

The first row in the fuse plot shows the SYN and ACO bits (and the corresponding memory addresses) that are used to configure the whole device.
After follow eight sections (one for each output pin) containing:

- the pin number;
- the corresponding polarity bit (preceded by its memory address);
- the AC1 bit (with the memory address) that configures the specific OLMC;
- eight rows that represent the product terms feeding into the OLMC; each row begins with a number, representing the memory address of the first cell in the product term: the address of the other cell can be simply obtained adding to this number the cardinal position of the cell in the row.
Finally is reported a chip diagram, showing the name of each input and output pin.


## Simulation File Format

The logic simulator included in the ST-CUPL ${ }^{\text {TM }}$ package accepts as input an ASCII file composed by:

- the same header contained in the source file;
- an ORDER statement in which the signals involved in the simulation are declared (in the correct order);
- a VECTORS section that specifies the inputs and outputs signal values; this part can contain optional \$MSG directives that indicate some strings to be included in the simulation output.

Input signals value must be specified with the following symbols:

| Symbol | Signal Value |
| :---: | :---: |
| 0 | Input low |
| 1 | Input high |
| C | Clock input low, high, low |
| K | Clock input high, low, high |
| P | Preload internal registers |

Output signals can be tested using the following symbols:

| Symbol | Signal Value |
| :---: | :---: |
| $L$ | Test output low |
| $H$ | Test output high |
| $Z$ | Test output for high impedance (tri-state) |
| $X$ | Don't care value, the output value is <br> undefined (it may be high or low) |

If a preload operation is performed - indicating a "P" on the clock input - then output values must be specified (i.e. forced) using " 0 " and " 1 " instead of " L " and " H ".
If the simulator finds that some values do not match, the user is alerted and both the expected and the actual values are specified.
It is also possible to specify asterisks ("*") instead of output test values. In this case the simulator will calculate the output test values.
Moreover, the waveform simulation output can be automatically obtained.
The \$REPEAT directive, expressed in the form:

## \$REPEAT <n>

where $<n>$ is a decimal value, can be used - in conjunction with asterisks as output values - to repeat $n$ times the same input vector.
This directive is particularly useful when testing counters and state transitions.

## Simple Gates Example

This example shows how ST-CUPLTM can implement a design containing simple gates; the design schematic is reported in Figure 1.

Figure 2 shows the source file, in Figure 3 are reported the simulation results, while Figures 4 and 5 contain respectively the documentation file generated by ST-CUPL ${ }^{\text {TM }}$ and the input file for the simulator.

Figure 1. Simple Gates - Design Schematic


Figure 2. Simple Gates - Source Code

```
Name Gates;
Partno CA0001;
Revision 00;
```

Date
Designer
Company
Location
Assembly
Device

Gates;
CA0001;
00 ;
None;
G. Woolhiser;

Logical Devices, Inc.;
None;
None;
G16V8;

```
/*******************************************************************
/* */
/* This is a example to demonstrate how ST-CUPL */
/* compiles simple gates. */
/* */
/******************************************************************
/* Target Device: G16V8 */
/*********************************************************************
```

/* Inputs: define inputs to build simple gates from */
$\operatorname{Pin} 1=A$;
$\operatorname{Pin} 2=B$;
/* Outputs: define outputs as active HI levels */
Pin $12=$ InvA;
Pin 13 = InvB;
Pin $14=$ And;
Pin $15=$ Nand;
Pin $16=$ Or;
Pin $17=$ Nor;
Pin $18=$ Xor;
Pin $19=$ Xnor;
/* Logic: examples of simple gates expressed in ST-CUPL */
InvA $=$ ! A; /* Inverters */
InvB $=$ ! B; /* Inverters */
And $=A$ \& $B ; \quad / *$ And gate */
Nand $=$ ! (A \& B); /* Nand gate */
Or $=A$ \# B; $/ *$ Or gate */
Nor $=$ ! ( $\mathrm{A} \# \mathrm{~B})$; $/ *$ Nor gate */
Xor $=A$ S B; /* Exclusive Or gate */
Xnor $=$ ! (A \$ B); /* Exclusive Nor gate */

Figure 3. Simple Gates - Simulation Results

```
Simulation Results
```

Simple Gates Simulation


Figure 4. Simple Gates - Documentation File

| CUPL | $4.0 a$ Serial\# ST-17202000 |
| :--- | :--- |
| Device | g16v8s Library DLIB-h-200-9 |
| Created | Tue Jan 7 12:00:00 1992 |
| Name | Gates |
| Partno | CA0001 |
| Revision | 00 |
| Date | None |
| Designer | G. Woolhiser |
| Company | Logical Devices, Inc. |
| Assembly | None |
| Location | None |

## Expanded Product Terms

And $=$
$A \& B$

InvA =
! A

InvB =
! B

Nand =
$A \& B$

Nor $=$
A
\# B

Or $=$
A
\# B

Xnor $=$
$A \&!B$
\# ! A \& B

Figure 4. Simple Gates - Documentation File (continued)

```
Xor =
            A & !B
    # !A& B
```


## Symbol Table



Fuse Plot

Syn 02192 - Ac0 02193 x

Pin \#19 02048 Pol $x 02120$ Ac1 $x$

$00032 \mathrm{x}-\mathrm{x}$
00064 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx






Figure 4. Simple Gates - Documentation File (continued)

```
Pin #18 02049 Pol - 02121 Ac1 x
    00256 -xx
    0 0 2 8 8 ~ x - x -
```








```
Pin #17 02050 Pol x 02122 Acl x
    00512 -x——
    00544 x
```







```
    00736 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Pin #16 02051 Pol - 02123 Ac1 x
    00768 -x
    00800 x
    00832 <xXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
    00864 \XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
    00896 \XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
    00928 %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
    00960 xXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
    00992 <XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
Pin #15 02052 Pol x 02124 Ac1 x
    01024 x-x——
```








```
    01248 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Pin #14 02053 Pol - 02125 Ac1 x
    01280 x-x——
```



```
    01344 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
    01376 xXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
    01408 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
    01440 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
    01472 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
    01504 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
```

Figure 4. Simple Gates - Documentation File (continued)


LEGEND $X$ : fuse not blown

- : fuse blown

Chip Diagram


Figure 5. Simple Gates - Input File for Simulation


```
/* Order: define order, polarity, and output
    * spacing of stimulus and response values */
```

Order: A, \%2, B, \%4, InvA, $\% 3$, InvB, $\% 5$, And, $\% 8$, Nand, $\% 7$, Or, $\% 8$, Nor, $\% 7$, Xor, $\% 8$, Xnor;
/* Vectors: define stimulus and response values, with header * and intermediate messages for the simulator listing. */

Vectors:
\$msg "";
\$msg " Simple Gates Simulation";
\$msg "";
\$msg " Inverters And Nand Or Nor Xor Xnor";
\$msg " A B ! A ! B A \& B ! (A \& B) A \# B ! (A \# B) A \$ B ! (A \$ B) ";
\$msg " - - - - - - - - - - - - ";

00 HHLHLHLH
01 HLLHHLHL
10 LHLHHLHL
11 LLHLHLLH
1X LXXXHLXX
X1 XLXXHLXX
OX HXLHXXXX
X0 XHLHXXXX
XX XXXXXXXX

## Two-Bit Counter Example

In this example four different ways to implement a two-bit counter using D-type registers are shown. The flip-flops are clocked on the rising edge of the clock signal.

Figurue 6. Two-Bit Counter - Source Code

Figure 6 reports the source file, Figure 7 the simulation results, Figure 8 contains the documentation file and finally in Figure 9 there is the input file for the ST-CUPL ${ }^{\text {TM }}$ simulator.

| Name | Flops; |
| :--- | :--- |
| Partno | CA0002; |
| Revision | $00 ;$ |
| Date | None; |
| Designer | G. Woolhiser; |
| Company | Logical Devices, Inc.; |
| Location | None; |
| Assembly | None; |
| Device | G16V8; |

```
/* */
/* This example demonstrates the use of D-type flip-flops, */
/* and flexibilty of expression with ST-CUPL. The */
/* following are four implementations of a two bit */
/* counter, which use the following timing diagram. */
/* __ _ _ _ _/
```



```
/* ___ */
/* q0 \_ l l__l__l
/* ___ */
/* q1 l__l |___ */
/* */
/********************************************************************
/* Target Device: G16V8 */
/*********************************************************************
```

Pin $1=$ clock;
Pin 2 = reset;
Pin 11 = !enable;
/* Outputs: define outputs and output active levels */
Pin $19=q a 0 ;$
Pin $18=$ qa1;
Pin $17=q b 0 ;$
Pin $16=q b 1 ;$
Pin $15=q c 0$;

Figure 6. Two-Bit Counter - Source Code (continued)

```
Pin 14 = qc1;
Pin 13 = qdO;
Pin 12 = qd1;
```

/* Logic: examples of two-bit counters using D-type flip-flops */
/* Two-bit counter example no. 1 */
/* Using software emulated exclusive or's */
qa0.d = !reset \& !qa0;
qa1.d = !reset \& (qa1 \$ qa0);
/* Two-bit counter example no. 2 */
/* Using expanded exclusive or's */

```
qb0.d = !reset & (!qb0 & !qb1
        # !qb0 & qb1);
qb1.d = !reset & (!qb0 & qb1
        # qb0 & !qb1);
```

/* Two-bit counter example no. 3 */
/* Using bit fields on the right hand side of the equals sign */
field state $=$ [qc1,qc0];
qc0.d = !reset \& (state:0 \# state:2);
qc1.d = !reset \& (state:1 \# state:2);
/* Two-bit counter example no. 4 */
/* Using bit fields on the left hand side of the equals sign */
field q = [qdo,qdl];
q. $\mathrm{d}=$ !reset \& ([!qd0,qd1] \& [!qd1,!qd0]
\# [!qd0,!qd1] \& [qd1,qd0]);

Figure 7. Two-Bit Counter - Simulation Results

## Simulation Results



|  |  | counterA | counterB | counterC | counterD |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| clock !enable | reset | q0 | q1 | q0 | q1 | q0 | q1 | q0 |

Reset to Zero

| $0001:$ | C | 0 | 1 | L | L | L | L | L | L | L | L |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $0002:$ | C | 0 | 0 | H | L | H | L | H | L | H | L |
| $0003:$ | C | 0 | 0 | L | H | L | H | L | H | L | H |
| $0004:$ C | 0 | 0 | H | H | H | H | H | H | H | H |  |
| $0005:$ C | 0 | 0 | L | L | L | L | L | L | L | L |  |

Register Preload

| $0006: ~ P ~$ | 0 | X | 1 | 1 | 1 | 0 | 0 | 1 |  | 0 | 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $0007:$ | 0 | 0 | 0 | H | H | H | L | L | H | . | L | L |
| $0008:$ | C | 0 | 0 | L | L | L | H | H | H | H | L |  |
| $0009:$ | C | 0 | 0 | H | L | H | H | L | L | L | H |  |
| $0010:$ C | 0 | 0 | L | H | L | L | H | L | H | H |  |  |
| $0011: ~ C ~$ | 0 | 0 | H | H | H | L | L | H | L | L |  |  |

Figure 8. Two-Bit Counter - Documentation File

## Flops

| CUPL | 4.0a Serial\# ST-17202000 |
| :--- | :--- |
| Device | g16v8ms Library DLIB-h-200-11 |
| Created | Tue Jan 7 12:00:00 1992 |
| Name | Flops |
| Partno | CA0002 |
| Revision | 00 |
| Date | None |
| Designer | G. Woolhiser |
| Company | Logical Devices, Inc. |
| Assembly | None |
| Location | None |

Expanded Product Terms

```
q =
    qd0 , qd1
qa0.d =
    !qa0 & !reset
```

qa1.d =
qa0 \& !qa1 \& !reset
\# !qa0 \& qal \& !reset
qb0.d =
!qb0 \& !reset
qb1.d =
qb0 \& !qb1 \& !reset
\# !qb0 \& qb1 \& !reset
qc0.d =
!qc0 \& !reset
qc1.d =
!qc0 \& qc1 \& !reset
\# qc0 \& !qc1 \& !reset

Figure 8. Two-Bit Counter - Documentation File (continued)

```
qd0.d =
    !qd0 & !reset
qd1.d =
        qd0 & !qd1 & !reset
    # !qd0 & qdl & !reset
state =
    qc1 , qc0
```

Symbol Table

| Pin Variable |  |  | Pterms | Max | Min |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pol Name |  | Ext | Pin | Type | Used | Pterms Level |


| clock |  | 1 | V | - | - | - |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| enable |  | 11 | V | - | - | - |
| q |  | 0 | F | - | - | - |
| qa0 |  | 19 | V | - | - | - |
| qa0 | d | 19 | X | 1 | 8 | 1 |
| qa1 |  | 18 | V | - | - | - |
| qa1 | d | 18 | X | 2 | 8 | 1 |
| qb0 |  | 17 | V | - | - | - |
| qb0 | d | 17 | X | 1 | 8 | 1 |
| qb1 |  | 16 | V | - | - | - |
| qb1 | d | 16 | X | 2 | 8 | 1 |
| qco |  | 15 | V | - | - | - |
| qco | d | 15 | X | 1 | 8 | 1 |
| qc1 |  | 14 | V | - | - | - |
| qc1 | d | 14 | X | 2 | 8 | 1 |
| qd0 |  | 13 | V | - | - | - |
| qdo | d | 13 | X | 1 | 8 | 1 |
| qd1 |  | 12 | V | - | - | - |
| qdi | d | 12 | X | 2 | 8 | 1 |
| reset |  | 2 | V | - | - | - |
| state |  | 0 | F | - | - | - |

LEGEND

| $\mathrm{F}:$ field | $D$ : default variable | $M$ : extended node |
| :--- | :--- | :--- |
| $N$ : node | $I$ : intermediate variable | $T$ : function |
| $V$ : variable | $X$ : extended variable | $U$ : undefined |

Figure 8. Two-Bit Counter - Documentation File (continued)


Figure 8. Two-Bit Counter - Documentation File (continued)

| 01088 |  |
| :---: | :---: |
| 01120 |  |
| 01152 |  |
| 01184 |  |
| 01216 |  |
| 01248 |  |
| Pin \#14 | 02053 Pol - 02125 Ac1 x |
| 01280 | $-\mathrm{x}-\mathrm{x}-\mathrm{x}$ - - |
| 01312 |  |
| 01344 |  |
| 01376 |  |
| 01408 |  |
| 01440 |  |
| 01472 |  |
| 01504 |  |
| Pin \#13 | 02054 Pol - 02126 Acl x |
| 01536 | $-\mathrm{x}-\mathrm{x}-$ |
| 01568 |  |
| 01600 |  |
| 01632 | (xxmxx |
| 01664 |  |
| 01696 |  |
| 01728 |  |
| 01760 | xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx |
| Pin \#12 | 02055 Pol - 02127 Ac1 x |
| 01792 | $-\mathrm{x}-\mathrm{x}-\mathrm{x}$ |
| 01824 | -x-x- |
| 01856 |  |
| 01888 |  |
| 01920 |  |
| 01952 |  |
| 01984 |  |
| 02016 |  |

LEGEND $\quad$\begin{tabular}{rl}
X \& $:$ fuse not blown <br>

- \& fuse blown
\end{tabular}

Figure 8. Two-Bit Counter - Documentation File (continued)

## Chip Diagram



|  | 1 | Flops | 1 |
| :---: | :---: | :---: | :---: |
| clock | $x--11$ |  | 201--x Vcc |
| reset | $x--12$ |  | 191--x qa0 |
|  | $x-13$ |  | 18\|--x qal |
|  | $x-14$ |  | 171--x qb0 |
|  | $x--15$ |  | 16\|--x qb1 |
|  | $x--16$ |  | 15\|--x qc0 |
|  | $x--17$ |  | 14\|--x qc1 |
|  | $x--18$ |  | 13\|--x qd0 |
|  | $x--19$ |  | 121--x qdi |
| GND | $x--110$ |  | 11\|--x !enable |
|  | 1 |  |  |

Figure 9. Two-Bit Counter - Input File for Simulation


Figure 9. Two-Bit Counter - Input File for Simulation (continued)

```
Order: clock, %8, !enable, %8, reset, %6, qa0, %3, qa1, %6, qb0,
    %3, qb1, %6, qc0, %3, qc1, %6, qd0, %3, qd1;
```

Vectors:
\$msg "";
\$msg " counterA counterB counterC counterD";
\$msg " clock !enable reset q0 q1 q0 q1 q0 q1 q0 q1 ";
\$msg " -_ -_ -_ -_ -_";
\$msg "";
\$msg "Reset to Zero";
\$msg "";
C01 LLLLLLLL
\$repeat 4;
C00 ********
\$msg "";
\$msg "Register Preload";
\$msg "";
p0x 11100100
000 ********
\$repeat 4;
c00

## Decade Up/Down Counter Example

This example describes a four-bit decade up/down counter with synchronous clear capacity and asynchronous carry output for cascading multiple devices; the state diagram is reported in Figure 10.
The input signal dir determines the direction of the counter: when dir is high the counter goes down, while when dir is low it goes up.
The bit field mode is used to combine the clr and dir inputs; the following equations

$$
\begin{aligned}
& \text { up = mode:0; } \\
& \text { down = mode:1; } \\
& \text { clear = mode:[2.3]; }
\end{aligned}
$$

define three different variables:

- up is true when both dir and clr are low;
- down is true when dir is high and clr is low;
- clear is true when clr is high regardless of the value of dir.
Then these three signals are used in the definition of the state machine transitions: the code obtained in this way is certainly easily readable and maintainable.
The source file is contained in Figure 11, Figure 12 shows the simulation results, while Figure 13 and Figure 14 hold respectively the documentation file and the input file for the simulator.

Figure 10. Decade Up/Down Counter - State Diagram


Figure 11. Decade Up/Down Counter - Source Code

| Name | Count10; |
| :--- | :--- |
| Partno | CA0018; |
| Date | None; |
| Revision | $00 ;$ |
| Designer | Kahl; |
| Company | Logical'Devices, Inc.; |
| Assembly | None; |
| Location | None; |
| Device | G16V8; |

```
/********************************************************************
/* */
/* Decade Counter */
/* */
/* This is a 4-bit up/down decade counter with synchronous */
/* clear capability. An asynchronous ripple carry output is */
/* provided for cascading multiple devices. */
/* ST-CUPL state machine syntax is used. */
/*******************************************************************/
/* Allowable Target Device Types : GAL16V8 */
/*********************************************************************
/** Inputs **/
pin 1 = clk; /* Counter clock */
pin 2 clr; /* Counter clear input */
pin 3 dir; /* Counter direction input */
pin 11 = !oe; /* Register output enable */
/** Outputs **/
pin [14..17] = [Q3..0]; /* Counter outputs */
pin 18 = carry; /* Ripple carry out */
/** Declarations and Intermediate Variable Definitions **/
field count = [Q3..0]; /* declare counter bit field */
$define S0 'b'0000 /* define counter states */
$define S1 'b'0001
$define S2 'b'0010
$define S3 'b'0011
$define S4 'b' 0100
$define S5 'b'0101
$define S6 'b'0110
$define S7 'b'0111
```

Figure 11. Decade Up/Down Counter - Source Code (continued)

```
$define S8 'b'1000
$define S9 'b'1001
field mode = [clr,dir];
up = mode:0;
down = mode:1;
clear = mode:[2..3];
/* declare mode control field */
/* define count up mode */
/* define count down mode */
/* define count clear mode */
/** Logic Equations **/
sequence count {
present S0
present S1
present S2
    if up
    if down
    if clear
    if up
    if down
    if clear
    if up
    if down
    if clear
    if up
    if down
    if clear
    if up
    if down
    if clear
    if up
    if down
    if clear
    if up
    if down
    if clear
    if up
    if down
    if clear
    if up
}
```

Figure 12. Decade Up/Down Counter — Simulation Results

| 0001: | C | 1 | 0 | 0 | L | L | L | L | L |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0002: | C | 0 | 0 | 0 | L | L | L | H | L |
| 0003: | C | 0 | 0 | 0 | L | L | H | L | L |
| 0004: | C | 0 | 0 | 0 | L | L | H | H | L |
| 0005 : | C | 0 | 0 | 0 | L | H | L | 工 | L |
| 0006: | C | 0 | 0 | 0 | L | H | L | H | L |
| 0007: | C | 0 | 0 | 0 | L | H | H | 工 | L |
| 0008: | C | 0 | 0 | 0 | L | H | H | H | L |
| 0009: | C | 0 | 0 | 0 | H | L | L | I | L |
| 0010: | C | 0 | 0 | 0 | H | L | L | H | H |
| 0011: | C | 0 | 0 | 0 | L | L | L | L | L |
| 0012: | C | 0 | 1 | 0 | H | L | L | H | L |
| 0013: | C | 0 | 1 | 0 | H | L | L | L | L |
| 0014: | C | 0 | 1 | 0 | L | H | H | H | L |
| 0015: | C | 0 | 1 | 0 | L | H | H | L | L |
| 0016: | C | 0 | 1 | 0 | L | H | L | H | I |
| 0017: | C | 0 | 1 | 0 | L | H | L | L | L |
| 0018: | C | 0 | 1 | 0 | L | L | H | H | L |
| 0019: | C | 0 | 1 | 0 | L | L | H | L | L |
| 0020: | C | 0 | 1 | 0 | L | L | L | H | L |
| 0021: | C | 0 | 1 | 0 | L | L | L | L | H |
| 0022: | C | 0 | 0 | 1 | Z | Z | Z | Z | L |
| 0023: | C | 0 | 0 | 0 | L | L | H | L | L |
| 0024: | C | 1 | 0 | 0 | L | L | L | L | L |

Figure 13. Decade Up/Down Counter - Documentation File

CUPL
Device
Created
Name
Partno
Revision
Date
Designer
Company
AssembIy
Location
4.0a Serial\# ST-17202000
g16v8ms Library DLIB-h-200-11
Tue Jan 7 12:00:00 1992
Count10
CA0018
00
None
Kahl
Logical Devices, Inc.
None
None

```
QO.d =
        !Q0 & !Q1 & !Q2 & Q3 & !clr
    # !Q0 & !Q3 & !clr
```

```
Q1.d =
```

Q1.d =
!Q0 \& !Q1 \& !Q2 \& Q3 \& !clr \& dir
!Q0 \& !Q1 \& !Q2 \& Q3 \& !clr \& dir
\# QO \& !Q1 \& !Q3 \& !clr \& !dir
\# QO \& !Q1 \& !Q3 \& !clr \& !dir
\# !Q0 \& Q1 \& !Q3 \& !clr \& !dir
\# !Q0 \& Q1 \& !Q3 \& !clr \& !dir
\# QO \& Q1 \& !Q3 \& !clr \& dir
\# QO \& Q1 \& !Q3 \& !clr \& dir
\# !QO \& !Q1 \& Q2 \& !Q3 \& !clr \& dir
\# !QO \& !Q1 \& Q2 \& !Q3 \& !clr \& dir
Q2.d =
!Q0 \& !Q1 \& !Q2 \& Q3 \& !clr \& dir
\# QO \& Q1 \& !Q2 \& !Q3 \& !clr \& !dir
\# !Q1 \& Q2 \& !Q3 \& !clr \& !dir
\# QO \& Q2 \& !Q3 \& !clr \& dir
\# !Q0 \& Q1 \& Q2 \& !Q3 \& !clr
Q3.d =
Q0 \& !Q1 \& !Q2 \& Q3 \& !clr \& dir
\# !QO \& !Q1 \& !Q2 \& !Q3 \& !clr \& dir
\# Q0 \& Q1 \& Q2 \& !Q3 \& !clr \& !dir
\# !Q0 \& !Q1 \& !Q2 \& Q3 \& !clr \& !dir

```

Figure 13. Decade Up/Down Counter - Documentation File (continued) *
```

carry =
!Q0 \& !Q1 \& !Q2 \& !Q3 \& !clr \& dir
\# QO \& !Q1 \& !Q2 \& Q3 \& !clr \& !dir
clear =
clr
count =
Q3 , Q2 , Q1 , Q0
down =
!clr \& dir
mode =
clr , dir
up =
!clr \& !dir
carry.oe =
1

```

Symbol Table


Figure 13. Decade Up/Down Counter - Documentation File (continued)


Fuse Plot

Syn \(02192 \times \operatorname{Ac0} 02193\) -

Pin \#19 02048 Pol \(x 02120\) Ac1 -





00160 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx


Pin \#18 02049 Pol - 02121 Ac1 -
00256
\(00288-x-x-x--x--x-x-x\)
\(00320-x--x-x-x--x-x-\)




00480 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Pin \#17 02050 Pol - 02122 Ac1 \(x\)
\(00512-x--x-x-x-x-\)


00608 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
00640 xxXXXXXXXXXXXXXXXXXXXXXXXXXXXX
00672 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
00704 xxXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
00736 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx

Figure 13. Decade Up/Down Counter - Documentation File (continued)
\begin{tabular}{|c|c|}
\hline Pin \#16 & 02051 Pol - 02123 Ac1 x \\
\hline 00768 - & \(-x-x-x-x--x-x-1\) \\
\hline 00800 & \(-x--x-x-\) \\
\hline 00832 - & \(-x--x--x-x\) \\
\hline 00864 & \(-x-x--x\) \\
\hline 00896 & \(-x-x-x--x-x\) \\
\hline 00928 x &  \\
\hline 00960 x &  \\
\hline 00992 x &  \\
\hline Pin \#15 & 02052 Pol - 02124 Ac1 x \\
\hline 01024 & \(-x-x-x--x-x-x\) \\
\hline 01056 & \(-x--x-x--x-x--x\) \\
\hline 01088 & \(-x--x--x-x\) \\
\hline 01120 & \(-x-x-1-x-x\) \\
\hline 01152 & \(-\mathrm{x}-\mathrm{-}-\mathrm{x}-\mathrm{x}-\mathrm{x}\) \\
\hline 01184 x &  \\
\hline 01216 x &  \\
\hline 01248 x &  \\
\hline Pin \#14 & 02053 Pol - 02125 Ac1 x \\
\hline 01280 - & \(-x-x--x-x--x-x-\) \\
\hline 01312 & \(-x-x-x--x--x--x\) \\
\hline 01344 & \(-x--x-x--x-x-x-\) \\
\hline 01376 & \(-x--x--x--x--x-x\) \\
\hline 01408 x &  \\
\hline 01440 x &  \\
\hline 01472 x &  \\
\hline 01504 x &  \\
\hline Pin \#13 & 02054 Pol x 02126 Ac1 - \\
\hline 01536 x &  \\
\hline 01568 x &  \\
\hline \(01600 \times\) &  \\
\hline 01632 x &  \\
\hline 01664 x &  \\
\hline 01696 x &  \\
\hline 01728 x &  \\
\hline 01760 x &  \\
\hline Pin \#12 & 02055 Pol x 02127 Acl - \\
\hline 01792 x &  \\
\hline 01824 &  \\
\hline 01856 &  \\
\hline 01888 x &  \\
\hline 01920 &  \\
\hline 01952 x &  \\
\hline
\end{tabular}

Figure 13. Decade Up/Down Counter — Documentation File (continued)

02016 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx

LEGEND \(X\) : fuse not blown
- : fuse blown

Chip Diagram


Figure 14. Decade Up/Down Counter - Input File for Simulation
```

| Name | Count10; |
| :--- | :--- |
| Partno | CA0018; |
| Date | None; |
| Revision | $00 ;$ |
| Designer | Kahl; |
| Company | Logical Devices, Inc.; |
| Assembly | None; |
| Location | None; |
| Device | G16V8; |

/*******************************************************************
/* */
/* Decade Counter */
/* */
/*******************************************************************/

```
ORDER: \(\quad \% 1, \operatorname{clk}, \% 4, \operatorname{clr}, \% 4, \operatorname{dir}, \% 4,!\mathrm{oe}, \% 3, Q 3, \% 3, Q 2, \% 3, Q 1, \% 3, Q 0, \% 5, \operatorname{carry} ;\)

Figure 14. Decade Up/Down Counter — Input File for Simulation (continued)
VECTORS:
\$msg "";
\$msg " clk clr dir !oe Q3 Q2 Q1 Q0 carry";
\$msg "
\(\xrightarrow{\text { cle'; }}\)
\$msg "";

C 100 LLLL L
C 000 LLLH L
C 000 LLHL L
C 000 LLHH L
C 000 LHLL L
C 000 LHLH L
C 000 LHHL L
C 000 LHHH L
C 000 HLLL L
C 000 HLLH H
C 000 LLLL L
C 010 HLLH L
C 010 HLLL L
C 010 LHHH L
C 010 LHHL L
C 010 LHLH L
C 010 LHLL L
C 010 LLHH L
C 010 LLHL L
C 010 LLLH L
C 010 LLLL H
C 001 ZZZZ L
C 000 LLHL L
C 100 LLLL L
```

/* synchronous clear to state 0 */
/* count up to state 1 */
/* count up to state 2 */
/* count up to state 3 */
/* count up to state 4 */
/* count up to state 5 */
/* count up to state 6 */
/* count up to state 7 */
/* count up to state 8 */
/* count up to state 9 - carry */
/* count up to state 0 */
/* count down to state 9 */
/* count down to state 8 */
/* count down to state 7 */
/* count down to state 6 */
/* count down to state 5 */
/* count down to state 4 */
/* count down to state 3 */
/* count down to state 2 */
/* count down to state 1 */
/* count down to state 0 - carry*/
/* test tri-state */
/* count up to state 2 */
/* synchronous clear to state 0 */

```

\section*{Seven-Segment Display Decoder Example}

This is an example of implementing a decoder that accepts as input an hexadecimal digit and generates seven signals able to control a seven-segment display driver. The design incorporates both a ripple-blanking input to inhibit the display of leading zeros and a ripple-blanking output for easy cascading of digits.
The signals that drive the display are grouped in the bit field segment; the equation for segment is written as a logical sum of several lines in the form:
\(\left.\left[<s t_{a}>,<s t_{b}\right\rangle,<s t_{c}\right\rangle,\left\langle s t_{d}\right\rangle,\left\langle s t_{e}\right\rangle,<s t_{>}>\), \(\left.<s t_{g}>\right]\) \& data: <n>
where <st \(t_{k}>\) is the status of the corresponding segment (i.e. ON or OFF, respectively binary 1 or

0 ), while \(<n>\) is a hexadecimal digit; the display of all possible digits is shown in Figure 15.
When data is equal to \(<n>\), then segment assumes the value of the bits contained in the list. The expression for zero is ANDed with the negation of the input signal rbi: zeros are displayed only if rbi is low.
The ripple-blanking output signal is generated by the equation:
\[
\text { rbo = rbi \& data: } 0 \text {; }
\]
so rbo is high only if \(r b i\) is high (i.e. the display of leading zeros is inhibited) and the digit is a zero.
Figures 16 through 19 contain source file, simulation results, documentation file and the input file for the simulator.

Figure 15. Seven-Segment Display Decoder — Display of all possible Digits


Figure 16. Seven-Segment Display Decoder - Source Code
\begin{tabular}{ll} 
Name & Hexdisp; \\
Partno & CA0007; \\
Date & None; \\
Revision & \(00 ;\) \\
Designer & T. Kahl; \\
Company & Logical Devices, Inc.; \\
Assembly & None; \\
Location & None; \\
Device & G16V8;
\end{tabular}
```

/************************************************************************
/* This is a hexadecimal-to-seven-segment
a */
/* decoder capable of driving common-annode
/* LEDs. It incorporates both a ripple-
/* blanking input (to inhibit displaying
/* leading zeroes) and a ripple-blanking
/* output to allow for easy cascading of
/* digits.
/*
/*
/*
/* d d/
/**********************************************************************/
/* Allowable Target Device Types: G16V8 */
/***********************************************************************

```
/** Inputs **/
pin [2..5] = [D0..3]; /* Data input lines to display */
pin 6 ! !rbi; /* Ripple blanking input */
/** Outputs **/
\(\operatorname{pin}[12 . .18]=![a, b, c, d, e, f, g] ; / *\) Segment output lines */
pin 19 ! 19 /* Ripple blanking output */
/** Declarations and Intermediate Variable Definitions **/
field data \(=\) [D3..0]; /* Hexadecimal input field */
field segment \(=[a, b, c, d, e, f, g] ; \quad / *\) Display segment field */
\$define ON 'b'1 /* Segment LIT when logically "ON" */
\$define OFF 'b'0 /* Segment DARK when logically "OFF" */

Figure 16. Seven-Segment Display Decoder - Source Code (continued)
```

/** Logic Equations **/

```
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & \(/\) & a & b & c & d & e & f & g & */ & & \\
\hline segment & & & & & & & & & & & \\
\hline /* 0 */ & & [ ON, & ON, & ON, & ON, & ON, & ON, & OFF] & & \& data:0 & \& ! rbi \\
\hline /* 1 */ & \# & [OFF, & ON, & ON, & OFF, & OFF, & OFF, & OFF] & & \& data:1 & \\
\hline /* 2 */ & \# & [ ON, & ON, & OFF, & ON, & ON, & OFF, & ON] & & \& data:2 & \\
\hline /* 3 */ & \# & [ ON, & ON, & ON, & ON, & OFF, & OFF, & ON] & & \& data:3 & \\
\hline /* 4 */ & \# & [OFF, & ON, & ON, & OFF, & OFF, & ON, & ON] & & \& data: 4 & \\
\hline /* 5 */ & \# & [ ON, & OFF, & ON, & ON, & OFF, & ON, & ON] & & \& data:5 & \\
\hline /* 6 */ & \# & [ ON, & OFF, & ON, & ON, & ON, & ON, & ON] & & \& data: 6 & \\
\hline /* 7 */ & \# & [ ON, & ON, & ON, & OFF, & OFF, & OFF, & OFF] & & \& data:7 & \\
\hline /* 8 */ & \# & [ ON, & ON, & ON, & ON, & ON, & ON, & ON] & & \& data:8 & \\
\hline /* 9 */ & \# & [ ON, & ON, & ON, & ON, & OFF, & ON, & ON] & \& & \& data:9 & \\
\hline /* A */ & \# & [ ON, & ON, & ON, & OFF, & ON, & ON, & ON] & \& & \& data:A & \\
\hline /* B */ & \# & [OFF, & OFF, & ON, & ON, & ON, & ON, & ON] & & \& data:B & \\
\hline /* C */ & \# & [ ON, & OFF, & OFF, & ON, & ON, & ON, & OFF] & \& & \& data:C & \\
\hline /* D */ & \# & [OFF, & ON, & ON, & ON, & ON, & OFF, & ON] & \& & \& data:D & \\
\hline /* E */ & \# & [ ON, & OFF, & OFF, & ON, & ON, & ON, & ON] & \& & \& data:E & \\
\hline /* F */ & \# & [ ON, & OFF, & OFF, & OFF, & ON, & ON, & ON] & \& & \& data:F; & \\
\hline
\end{tabular}

Figure 17. Seven-Segment Display Decoder - Simulation Results

Simulation Results
!rbi D3 D2 D1 D0 !a !b !c !d !e !f !g !rbo
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 0001: 0 & 0 & 0 & 0 & 0 & H & H & H & H & H & H & H \\
\hline 0002: 1 & 0 & 0 & 0 & 0 & L & L & L & L & L & L & H \\
\hline 0003: X & 0 & 0 & 0 & 1 & H & L & L & H & H & H & H \\
\hline 0004: X & 0 & 0 & 1 & 0 & L & L & H & L & L & H & L \\
\hline 0005: X & 0 & 0 & 1 & 1 & L & L & L & L & H & H & L \\
\hline 0006: X & 0 & 1 & 0 & 0 & H & L & L & H & H & L & L \\
\hline 0007: X & 0 & 1 & 0 & 1 & L & H & L & L & H & L & L \\
\hline 0008: X & 0 & 1 & 1 & 0 & L & H & L & I & L & L & L \\
\hline 0009: X & 0 & 1 & 1 & 1 & L & L & L & H & H & H & H \\
\hline 0010: X & 1 & 0 & 0 & 0 & L & L & L & I & L & L & L \\
\hline 0011: X & 1 & 0 & 0 & 1 & L & L & L & L & H & L & L \\
\hline 0012: X & 1 & 0 & 1 & 0 & L & L & L & H & I & L & L \\
\hline 0013: X & 1 & 0 & 1 & 1 & H & H & L & L & L & L & L \\
\hline 0014: X & 1 & 1 & 0 & 0 & L & H & H & L & L & L & H \\
\hline 0015: X & 1 & 1 & 0 & 1 & H & L & L & L & L & H & L \\
\hline 0016: X & 1 & 1 & 1 & 0 & L & H & H & L & L & L & L \\
\hline 0017: X & 1 & 1 & 1 & 1 & L & H & H & H & L & L & L \\
\hline
\end{tabular}

Figure 18. Seven-Segment Display Decoder — Documentation File

\section*{Hexdisp}
\begin{tabular}{ll} 
CUPL & \(4.0 a\) Serial\# ST-17202000 \\
Device & g16v8s Library DLIB-h-200-9 \\
Created & Thu Jan 7 12:00:00 1992 \\
Name & Hexdisp \\
Partno & CA0007 \\
Revision & 00 \\
Date & None \\
Designer & T. Kahl \\
Company & Logical Devices, Inc. \\
Assembly & None \\
Location & None
\end{tabular}

\section*{Expanded Product Terms}
```

a =
!DO \& !D1 \& !D2 \& !D3 \& !rbi
\# D0 \& D1 \& D2 \& D3
\# D1 \& !D2 \& !D3
\# D0 \& D2 \& !D3
\# !D0 \& D1 \& D2
\# !D1 \& !D2 \& D3
\# !D0 \& D1 \& !D2 \& D3
\# !D0 \& !D1 \& D2 \& D3
b =
!D0 \& !D1 \& !D2 \& !D3 \& !rbi
\# D0 \& !D2 \& !D3
\# !D0 \& D1 \& !D2
\# !D0 \& !D1 \& D2 \& !D3
\# D0 \& !D1 \& D2 \& D3
\# D0 \& D1 \& D2 \& !D3
\# !D1 \& !D2 \& D3
c =
!DO \& !D1 \& !D2 \& !D3 \& !rbi
\# D0 \& !D2 \& !D3
\# D0 \& !D1 \& D2 \& D3
\# !D2 \& D3
\# D2 \& !D3

```

SGS-THOMSON
\(35 / 57\)
WMCROELSCTRONSS

Figure 18. Seven-Segment Display Decoder — Documentation File (continued)
```

d =
!DO \& !D1 \& !D2 \& !D3 \& !rbi
\# !D0 \& !D1 \& D2 \& D3
\# D1 \& !D2 \& !D3
\# D0 \& !D1 \& D2
\# !D0 \& D1 \& D2
\# !D1 \& !D2 \& D3
\# D0 \& D1 \& !D2 \& D3
data =
D3, D2, D1 , D0
e =
!DO \& !D1 \& !D2 \& !D3 \& !rbi
\# !D0 \& D1 \& D2 \& D3
\# !D0 \& D1 \& !D3
\# !D0 \& !D2 \& D3
\# D0 \& D1 \& D3
\# !D1 \& D2 \& D3
f =
!DO \& !D1 \& !D2 \& !D3 \& !rbi
\# DO \& D1 \& D2 \& D3
\# !D1 \& D2 \& !D3
\# !D0 \& D1 \& D2
\# !D0 \& !D1 \& D2 \& D3
\# !D2 \& D3
g =
D0 \& D2 \& D3
\# D1 \& !D2
\# !D1 \& D2 \& !D3
\# !D0 \& D1 \& D2
\# !D1 \& !D2 \& D3
rbo =
!DO \& !D1 \& !D2 \& !D3 \& rbi
segment =
a , b , c , d, e, f, g

```

Figure 18. Seven-Segment Display Decoder - Documentation File (continued)

Symbol Table

Pin Variable
Pol
Name

\section*{Fuse Plot}
Syn 02192 - Ac0 02193 x
Pin \#19 02048 Pol \(x \quad 02120\) Ac1 \(x\)
\(00000-x--x--x--x-x-x\)

00032 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx

00096 x \(0 \times x \times x \times x \times x \times x \times x \times x \times x \times x \times x \times x \times x \times x \times x\)
00128 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx


00224 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx

Figure 18. Seven-Segment Display Decoder — Documentation File (continued)


Figure 18. Seven-Segment Display Decoder - Documentation File (continued)


Chip Diagram
\begin{tabular}{|c|c|c|c|}
\hline & 1 & Hexdisp & 1 \\
\hline & \(x--11\) & & 201--x Vcc \\
\hline D0 & \(x--12\) & & 191--x ! rbo \\
\hline D1 & \(x--13\) & & 181--x ! g \\
\hline D2 & \(x--14\) & & 171--x ! f \\
\hline D3 & \(x--15\) & & 16|--x ! e \\
\hline !rbi & \(x--16\) & & 151--x ! d \\
\hline & \(x--17\) & & 14|--x ! c \\
\hline & \(x-18\) & & 131--x ! b \\
\hline & \(x-19\) & & 12|--x ! a \\
\hline GND & \(x-110\) & & 11|--x \\
\hline & | & & _1 \\
\hline
\end{tabular}

Figure 19. Seven-Segment Display Decoder - Input File for Simulation
```

Name
Hexdisp;
Partno
CA0007;
Date
Revision
Designer
Company
Assembly
Location
Device
None;
00;
T. Kahl;
Logical Devices, Inc.;
None;
None;
G16V8;
ノ*****************************************************************)
/* Allowable Target Device Types: G16V8 */
/**********************************************************************/

```

ORDER:
!rbi, \%2, D3, \%2, D2, \%2, D1, \%2, D0, \%3, !a, \%2, !b, \%2, !c, \%2,!d, \%2,!e, \%2, !f, \%2, !g, \%4,!rbo;

VECTORS:
```

\$msg"";
\$msg" !rbi D3 D2 D1 D0 !a !b !c !d !e !f !g !rbo";
\$msg" __";
\$msg"";

```


\section*{Memory Decoder Example}

This is an implementation of a memory decoder; the peculiar feature of the language utilised in this application is the equality operator used to check
the inclusion of a variable value in a range of constants.
The corresponding files are reported in Figures from 20 to 23.

Figure 20. Memory Decoder - Source Code
\begin{tabular}{ll} 
Name & Mdecode; \\
Partno & \(1 ;\) \\
Revision & \(00 ;\) \\
Date & None; \\
Designer & You; \\
Company & Logical Devices, Inc.; \\
Assembly & Forgotten Memory; \\
Location & \(1 ;\) \\
Device & G20V8;
\end{tabular}
```

/******************************************************************************
/* This device generates the memory RAS signals and initiates the */
/* generation of CAS. It also enables the data bus transceiver for */
/* both the memory and I/O read cycles. */
/*****************************************************************************
/* Allowable Target Device Types: GAL20V8 */
/***************************************************************************/

```
/** Inputs **/
pin 2 ! !ioacc ; /* I/O cycle access */
pin [3..6] \(\quad\) [A19..16] ; /* System addresses A16 - A19 */
pin 7 = altloc ; /* Map RAM to 4000 thru 7FFFF */
pin 8 ! !refcyc ; /* Memory refresh cycle */
pin [9,10] \(=\) ! [memw, memr] ; /* Memory read \& write strobes */
pin 11 ! !ior ; /* I/O read strobe */
pin 14 = raminh ; * System RAM inhibit */
pin 23 ! !memacc ; /* On-board memory access */
/** Outputs **/
pin \(15 \quad=\) !casacc ; /* Enable CAS generation */
pin [16..19] \(=\) ! [ras0..ras3] ; /* RAM RAS signals */
pin 20 rdbuff ; /* Xceiver enable for reads */
/** Declarations and Intermediate Variable Definitions **/
field memaddr \(=\) [A19..16] ;
memreq \(=\) memw \(\#\) memr ;

Figure 20. Memory Decoder - Source Code (continued)
```

memacc_eqn = !raminh \& !refcyc \& (memaddr:[00000..3FFFF] \& !altloc
\# memaddr:[40000..7FFFF] \& altloc) ;
/** Logic Equations **/
ras0 = !raminh \& memreq \& !refcyc \& (memaddr:[00000..0FFFF] \&
!altloc \# memaddr:[40000..4FFFF] \& altloc) \# refcyc ;
ras1 = !raminh \& memreq \& !refcyc \& (memaddr:[10000..1FFFF] \&
!altloc \# memaddr:[50000..5FFFF] \& altloc) \# refcyc ;
ras2 = !raminh \& memreq \& !refcyc \& (memaddr:[20000..2FFFF] \&
!altloc \# memaddr:[60000..6FFFF] \& altloc) \# refcyc ;
ras3 = !raminh \& memreq \& !refcyc \& (memaddr:[30000..3FFFF] \&
!altloc \# memaddr:[70000..7FFFF] \& altloc) \# refcyc ;
casacc = memreq \& memacc_eqn ;
rdbuff = memacc \& memr \# ioacc \& ior ;

```

Figure 21. Memory Decoder - Simulation Results


Figure 22. Memory Decoder - Documentation File


\section*{Expanded Product Terms}
```

casacc =
A18 \& !A19 \& altloc \& memw \& !raminh \& !refcyc
\# Al8 \& !A19 \& altloc \& memr \& !raminh \& !refcyc
\# !A18 \& !A19 \& !altloc \& memw \& !raminh \& !refcyc
\# !A18 \& !A19 \& !altloc \& memr \& !raminh \& !refcyc

```
memacc_eqn \(=\)
            !A18 \& !A19 \& !altloc \& !raminh \& !refcyc
    \# A18 \& ! A19 \& altloc \& !raminh \& !refcyc
memaddr =
        A19 , A18 , A17 , A16
memreq \(=\)
            memw
    \# memr
```

ras0 =
!A16 \& !A17 \& !A18 \& !A19 \& !altloc \& memw \& !raminh \& !refcyc
\# !A16 \& !A17 \& !A18 \& !A19 \& !altloc \& memr \& !raminh \& !refcyc
\# !A16 \& !A17 \& A18 \& !A19 \& altloc \& memr \& !raminh \& !refcyc
\# !A16 \& !A17 \& A18 \& !A19 \& altloc \& memw \& !raminh \& !refcyc
\# refcyc

```

Figure 22. Memory Decoder - Documentation File (continued)
```

ras1 =
A16 \& !A17 \& !A18 \& !A19 \& !altloc \& memw \& !raminh \& !refcyc
\# A16 \& !A17 \& !A18 \& !A19 \& !altloc \& memr \& !raminh \& !refcyc
\# A16 \& !A17 \& A18 \& !A19 \& altloc \& memr \& !raminh \& !refcyc
\# A16 \& !A17 \& A18 \& !A19 \& altloc \& memw \& !raminh \& !refcyc
\# refcyc

```
```

ras2 =

```
ras2 =
            !A16 & A17 & !A18 & !A19 & !altloc & memw & !raminh & !refcyc
            !A16 & A17 & !A18 & !A19 & !altloc & memw & !raminh & !refcyc
        # !A16 & A17 & !A18 & !A19 & !altloc & memr & !raminh & !refcyc
        # !A16 & A17 & !A18 & !A19 & !altloc & memr & !raminh & !refcyc
        # !A16 & A17 & A18 & !A19 & altloc & memr & !raminh & !refcyc
        # !A16 & A17 & A18 & !A19 & altloc & memr & !raminh & !refcyc
        # !A16 & A17 & A18 & !A19 & altloc & memw & !raminh & !refcyc
        # !A16 & A17 & A18 & !A19 & altloc & memw & !raminh & !refcyc
        # refcyc
```

        # refcyc
    ```
ras3 =
            A16 \& A17 \& ! A18 \& ! A19 \& !altloc \& memw \& !raminh \& !refcyc
        \# A16 \& A17 \& ! A18 \& ! A19 \& !altloc \& memr \& !raminh \& !refcyc
        \# A16 \& A17 \& A18 \& ! A19 \& altloc \& memr \& !raminh \& !refcyc
        \# A16 \& A17 \& A18 \& !A19 \& altloc \& memw \& !raminh \& !refcyc
        \# refcyc
rdbuff =
    memacc \& memr
    \# ioacc \& ior

Symbol Table


Figure 22. Memory Decoder - Documentation File (continued)


Fuse Plot

Syn 02704 - Ac0 02705 x
Pin \#22 02560 Pol \(x 02632\) Ac1 -

00040 x


00160 x \(0 x \times x \times x \times x \times x \times x \times x \times x \times x \times x \times x \times x \times x \times x \times x \times x \times x\)


00280 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Pin \#21 02561 Pol \(x 02633\) Ac1 -










Figure 22. Memory Decoder - Documentation File (continued)


\footnotetext{
02400 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
}

Figure 22. Memory Decoder - Documentation File (continued)
\begin{tabular}{|c|c|}
\hline 02440 &  \\
\hline 02480 & XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX \\
\hline 02520 &  \\
\hline
\end{tabular}

LEGEND X : fuse not blown
- : fuse blown

Chip Diagram


Figure 23. Memory Decoder - Input File for Simulation
\begin{tabular}{|c|c|c|c|}
\hline Name & \multicolumn{3}{|l|}{Mdecode;} \\
\hline Partno & \multicolumn{3}{|l|}{1;} \\
\hline Revision & \multicolumn{3}{|l|}{00;} \\
\hline Date & \multicolumn{3}{|l|}{None;} \\
\hline Designer & \multicolumn{3}{|l|}{You;} \\
\hline Company & \multicolumn{3}{|l|}{Logical Devices, Inc.;} \\
\hline Assembly & \multicolumn{3}{|l|}{Forgotten Memory;} \\
\hline Location & \multicolumn{3}{|l|}{1;} \\
\hline Device & \multicolumn{3}{|l|}{G20V8;} \\
\hline \multicolumn{4}{|l|}{} \\
\hline \multicolumn{4}{|l|}{/* This device generates the memory RAS signals and initiates the */} \\
\hline \multicolumn{4}{|l|}{/* generation of CAS. It also enables the data bus transceiver for} \\
\hline \multicolumn{4}{|l|}{/* both the memory and I/O read cycles. */} \\
\hline \multicolumn{4}{|l|}{} \\
\hline \multicolumn{4}{|l|}{\multirow[t]{2}{*}{}} \\
\hline & & & \\
\hline
\end{tabular}

Figure 23. Memory Decoder — Input File for Simulation (continued)
ORDER: A19, \%1, A18, \%1, A17, \%1, A16, \%2, !memw, \%1, !memr, \%1, !ior, \%1, !ioacc, \%1, !memacc, \%2, !refcyc, \(\% 1\), raminh, \(\% 1\), altloc, \(\% 2\), !ras3, \%1, !ras2, \%1, !ras1, \%1, !ras0, \%1, !casacc, \%1, rdbuff;

VECTORS:

\$msg ";


\section*{Eight Set-Reset Flip-Flops Example}

This example shows how to configure a GAL20V8 in order to have eight feedbacks into the AND array in a device that does not use any macrocell as registered.
For a GAL16V8, the original specifications indicate that it is possible to use the feedbacks from pins 12 and 19 only if at least one macrocell is configured as registered.
The reason for this limitation is that using the feedback from pin 19 forbids the use of pin 1 as an input: this fact is not relevant if at least one macrocell is registered, because in this case pin 1 is the clock input.
If no macrocell is configured as registered, pin 1 could be used as an input, but in mutual exclusion with the feedback from pin 19: as shown in Figure 24, the FMUX multiplexer of Output Logic Macrocell 19 route to the AND array either the signal coming from pin 1 or the feedback from pin 19. More precisely:
- if SYN is 0 (registered mode) the feedback into the AND array is from the flip-flop ( \(\mathrm{AC1}\) (19) \(=0\), registered output) or from the output pin (AC1(19)=1, combinatorial output);
- if SYN is 1 (complex or simple mode) the signal coming from pin 1 is directed into the AND array.

Actually, there is no reason to forbid the use of the feedback from pin 19 if pin 1 is not utilized as an input.
So, it is possible to use the feedback from pin 19 if:
- all the macrocell are combinatorial and pin 1 is not used, or
- at least one macrocell is registered, so pin 1 is the clock input.

A similar reasoning applies to pin 12 (in mutual exclusion with pin 11, used as global output enable of registered macrocells).
The compiler does not accept a feedback from pin 19 (or pin 12) if all the macrocells are combinatorial, without controlling if pin 1 (or pin 11 respectively) is declared or not.
The only way to force the compiler to accepts a feedback from pin 19 (or pin 12) also if no one macrocell is registered, is to force the device to be configured in registered mode, specifying G16V8MS as device type. Of course, in this case pin 1 (or pin 11) must be left unused.
If the device is a GAL20V8 then the feedbacks forbidden are those from pins 15 and 22.
Figures 25 to 28 contain the source file, the simulation results, the documentation file and the input file for simulation.

Figure 24. GAL16V8AS Output Logic Macrocell Pin 19


Figure 25. Eigth Set-Reset Flip-Flops - Source Code
```

Name Flop_SR;

```

Partno
Revision
Date
Designer
Company
Location
Assembly
Device

Flop_SR;
None;
00;
None;
Ernesto;
SGS-THOMSON Microelectronics;
None;
None;
G20V8MS ;
```

/* Inputs */
Pin [2..9] = [S1..8]; /* The Sx signal is the SET of the flip-flop x */
Pin 10 = RST; /* Common RESET for all flip-flops */
/* Outputs - The Qx signal is the output of the flip-flop x */
Pin [22..15] = [Q1..8];
/* Logic equations implementing 8 SET-RESET flip-flops */
[Q1..8] = [S1..8] \# !RST \& [Q1..8];

```

Figure 26. Eigth Set-Reset Flip-Flops — Simulation Results
\begin{tabular}{llllllll} 
& S1 & S2 & S8 & RST & Q1 & Q2 & Q8 \\
\cline { 2 - 7 } \(0001:\) & 0 & 0 & 0 & 1 & L & L & L \\
\(0002:\) & 0 & 0 & 1 & 0 & L & L & H \\
\(0003:\) & 0 & 1 & 0 & 0 & L & H & H \\
\(0004:\) & 1 & 0 & 0 & 0 & H & H & H \\
\(0005:\) & 0 & 0 & 0 & 1 & L & L & L \\
\(0006:\) & 0 & 1 & 1 & 0 & L & H & H \\
\(0007:\) & 0 & 0 & 0 & 1 & L & L & L \\
\(0008:\) & 1 & 1 & 0 & 0 & H & H & L \\
\(0009:\) & 0 & 0 & 0 & 1 & L & L & L \\
\(0010:\) & 1 & 0 & 1 & 0 & H & L & H \\
\(0011:\) & 0 & 0 & 0 & 1 & L & L & L \\
\(0012:\) & 1 & 1 & 1 & 0 & H & H & H \\
\(0013:\) & 0 & 0 & 0 & 1 & L & L & L
\end{tabular}

Figure 27. Eigth Set-Reset Flip-Flops - Documentation File

\section*{Flop_SR}
\begin{tabular}{ll} 
CUPL & \(4.0 a\) Serial\# ST-17202000 \\
Device & g20v8ms Library DLIB-h-200-3 \\
Created & Tue Jan 7 12:00:00 1992 \\
Name & Flop_SR \\
Partno & None \\
Revision & 00 \\
Date & None \\
Designer & Ernesto \\
Company & SGS-THOMSON Microelectronics \\
Assembly & None \\
Location & None
\end{tabular}
Q2 =
S2
\# Q2 \& ! RST
Q3 =
S3
\# Q3 \& ! RST
Q4 =
S4
\# Q4 \& ! RST
Q5 =
S5
\# Q5 \& ! RST
Q6 =
S6
\# Q6 \& ! RST

Figure 27. Eigth Set-Reset Flip-Flops — Documentation File (continued)
```

Q7 =
S7
\# Q7 \& !RST
Q8 =
S8
\# Q8 \& !RST
Q1.0e =
1
Q2.oe =
1
Q3.0e =
1
Q4.oe =
1
Q5.0e =
I
Q6.0e =
1
Q7.0e =
1
Q8.0e =
1

```

                                    Symbol Table


Figure 27. Eigth Set-Reset Flip-Flops - Documentation File (continued)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Q6 & & 17 & V & 2 & 7 & 1 \\
\hline Q7 & & 16 & V & 2 & 7 & 1 \\
\hline Q8 & & 15 & V & 2 & 7 & 1 \\
\hline RST & & 10 & V & - & - & - \\
\hline S1 & & 2 & V & - & - & - \\
\hline S2 & & 3 & V & - & - & - \\
\hline S3 & & 4 & V & - & - & - \\
\hline S4 & & 5 & V & - & - & - \\
\hline S5 & & 6 & V & - & - & - \\
\hline S6 & & 7 & V & - & - & - \\
\hline S7 & & 8 & V & - & - & - \\
\hline S8 & & 9 & V & - & - & - \\
\hline Q1 & oe & 22 & D & 1 & 1 & 0 \\
\hline Q2 & oe & 21 & D & 1 & 1 & 0 \\
\hline Q3 & oe & 20 & D & 1 & 1 & 0 \\
\hline Q4 & oe & 19 & D & 1 & 1 & 0 \\
\hline Q5 & oe & 18 & D & 1 & 1 & 0 \\
\hline Q6 & oe & 17 & D & 1 & 1 & 0 \\
\hline Q7 & oe & 16 & D & 1 & 1 & 0 \\
\hline Q8 & oe & 15 & D & 1 & 1 & 0 \\
\hline
\end{tabular}


Fuse Plot
```

Syn 02704 x Ac0 02705 -
Pin \#22 02560 Pol - 02632 Acl -
00000
00040
00080 -x-x
00120 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

```



```

    00280 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    Pin \#21 02561 Pol - 02633 Ac1 -
00320
00360 -x - -
00400 -x-x-

```

Figure 27. Eigth Set-Reset Flip-Flops — Documentation File (continued)


\section*{PROGRAMMING EXAMPLES}

Figure 27. Eigth Set-Reset Flip-Flops - Documentation File (continued)
\begin{tabular}{|c|c|}
\hline 02080 x & xxxxxxy \\
\hline 02120 x & x \({ }^{\text {chex }}\) \\
\hline 02160 x &  \\
\hline 02200 x &  \\
\hline Pin \#15 & 02567 Pol - 02639 Ac1 - \\
\hline 02240 & \\
\hline 02280 & x \\
\hline 02320 & x \\
\hline 02360 x &  \\
\hline 02400 x &  \\
\hline 02440 x &  \\
\hline 02480 x &  \\
\hline 02520 x &  \\
\hline
\end{tabular}

LEGEND \(X\) : fuse not blown
- : fuse blown

Chip Diagram
\begin{tabular}{|c|c|c|c|}
\hline & 1 & Flop_SR & 1 \\
\hline & \(x--11\) & & 24|--x Vcc \\
\hline S1 & \(x-12\) & & 231--x \\
\hline S2 & \(x-13\) & & 22|--x Q1 \\
\hline S3 & \(x--14\) & & \(21 \mid--x\) Q2 \\
\hline S4 & \(x-15\) & & 201--x Q3 \\
\hline S5 & \(x--16\) & & 191--x Q4 \\
\hline S6 & \(x-17\) & & 18|--x Q5 \\
\hline S7 & \(x--18\) & & 171--x Q6 \\
\hline S8 & \(x--19\) & & 16|--x Q7 \\
\hline RST & \(\mathrm{x}-\mathrm{-1} 10\) & & 151--x Q8 \\
\hline & \(x-111\) & & 14|--x \\
\hline GND & \(\mathrm{x}-\mathrm{-} 12\) & & 131--x \\
\hline & 1 & & _1 \\
\hline
\end{tabular}

Figure 27. Eigth Set-Reset Flip-Flops — Input File for Simulation
\begin{tabular}{ll} 
Name & Flop_SR; \\
Partno & None; \\
Revision & \(00 ;\) \\
Date & None; \\
Designer & Ernesto; \\
Company & SGS-THOMSON Microelectronics; \\
Location & None; \\
Assembly & None; \\
Device & G20V8MS;
\end{tabular}
/* Only some flip-flops are simulated, */
/* because the behaviour of the others is identical. */
Order: \(\mathrm{S} 1, \% 3, \mathrm{~S} 2, \% 3, \mathrm{~S} 8, \% 4, \operatorname{RST}, \% 2, \mathrm{Q} 1, \% 3, \mathrm{Q} 2, \% 3, \mathrm{Q} 8\);
Vectors:
\$msg "";
\$msg " S1 S2 S8 RST Q1 Q2 Q8";
\$msg "
0001 LLL
0010 LLH
0100 LHH
1000 HHH
0001 LLL
0110 LHH
0001 LLL
1100 HHL
0001 LLL
1010 HLH
0001 LLL
1110 HHH
0001 LLL

\section*{MEMORY CELL}

\section*{GAL \({ }^{\circledR}\) : THE MEMORY STRUCTURE IN THE AND ARRAY}

The so called "AND array" makes use of the main part of the EEPROM memory of the GAL \({ }^{\circledR}\). (Smaller memory sections are present to implement the OLMC architecture options, the electronic signature, the security bit and some others bits for the device manufacturer use, that do not affect the operation of the device).
The AND array is basically made up of a repeated structure (64 times in a GAL16V8 or in a GAL20V8) called the "product term".
The functional representation of a product term is (see also the chapter "Logic Concepts"):

INPUT TERMS


The interconnections of an input signal (or of its negation) to the horizontal connection (which is an actual metal strip in the chip, called BIT LINE because of its similarity to normal memory circuits) can be programmed by the EEPROM cell present in each crossing.
The circuit implementing each crossing is:


An active input signal turns on the select transistor. If the corresponding floating gate transistor has been programmed for a short circuit, the select transistor sinks current from the bit line. If, instead, the floating gate transistor has been programmed for an open circuit, the input signal has no effect whatsoever.
A current limiter gathers all the select transistors of a bit line, and limits the maximum amount of current that can be sunk from the bit line. (There may be up to 16 select transistors active at the same time in a GAL16V8. There are 32 [ 33 including the PTD, see below] of them, but each pair is driven by an input and its complement).

\section*{The Product Term Function}

Unlike in standard memory circuits, in the GAL \({ }^{\circledR}\) array more than one select transistor may be active at the same time. This allows the implementation of a "wired NOR" function of the input signals complements, i.e. the AND of the input signals.
Consequently a current limiter is needed, to limit the power dissipation and to limit the voltage swing of the bit line, so reducing the slow-down effect of the parasitic capacitances affecting the long bit line.
At the end of each bit line, a current-to-voltage converter (the "sense amplifier") detects whether at least one crossing is sinking current from its input, and translates this info into a CMOS level.

> No one sinking =
> \(=\) no programmed cell is selected \(=\)
> = NOR
> + taking into account, when generating the programming pattern, the use of inverted inputs =
> = AND =
> = PRODUCT TERM

The sense amplifier must operate at very high speed with an input signal in the range of tens of millivolts. It is an analog piece of circuitry, and all of them together ( 64 in a GAL16V8) account for most of the d.c. power consumption of the GAL \({ }^{\circledR}\).

\section*{The Product Term Disable}

It is common practice that in the unused bit lines all the cells are programmed for a short circuit, thereby ensuring a constant 0 at the output of the product term.
In a \(\mathrm{GAL}^{\circledR}\) it is possible to reduce the associated power consumption, that corresponds in the above situation to the current saturating the current limiter.
There is an additional cell that can ground the bit line as well: the Product Term Disable, or PTD.
By programming the PTD and leaving unprogrammed all the other cells of an unused product
term, a steady saving of about \(500 \mu \mathrm{~W}\) comes free from every unused product term so set.

GAL single poly EEPROM cell cross section

(What appears as two separate parts of the floating gate in the above figure, correspond in actuality to a unique element, that has the joining part behind the plane of the section shown, where it passes below the aluminium strip of the bit line).

\section*{The Voltage on the Floating Gate}

To apply the programming voltage to the floating gate (that is electrically insulated) the cell is designed in order to exploit the capacitive coupling of the floating gate itself to its own source diffusion and to the main control gate.
The floating gate creates a relatively large capacitor with the diffusion of the main control gate beneath, and a significantly smaller capacitor with the small pieces of the memory transistor beneath (source, drain diffusions, channel area and tunnel oxide area; the tunnel oxide is thinner ( \(90 \AA\) A) than the oxide elsewhere in the described capacitors, ( 300 to \(350 \AA\) ) but its surface is so small that the associated capacitance gives a small contribution).


When programming, the bit line is disconnected, and the main control gate is grounded, while the
high voltage is applied to the product term ground. In this case, if a given select transistor is on, the associated memory transistor can expel electrons from its floating gate.
In fact the high capacitive coupling with the main control gate attracts the floating gate close to ground, while the other side of the small capacitance, where the tunnel oxide is, receives the high voltage from the select transistor. The floating gate is set more positive, and in normal operation afterwards, the memory transistor acts as a short circuit.
Viceversa, always with the bit lines disconnected, the high voltage is given to the main control gate and ground to the PTG.
Selecting then the memory positions where to put open circuits, the relevant select transistors will insert electrons in the floating gates they address. (In practice the programming is done first with a bulk erase of the entire memory, followed by the programming, one product term at a time, of only the cells that are to become short circuits)

\section*{Single Poly Versus Double Poly}

It has been emphasized that the data retention is good if the floating gate is free from any leakage of the programmed charge.
The oxide surrounding the floating gate must be flawless all over, not only the small section of it made very thin on purpose to allow the programming via the tunnel effect. Moreover, the tunnel oxide must not be affected by any subsequent process step after its growth.
In this respect the single poly process used presently by SGS-THOMSON offers an additional security in comparison with the double poly process previously used for its \(G A L{ }^{\circledR}\), and still used by some competitors.
A double poly technology implements the capacitive structure described in the figure above putting the main control gate armature above the floating gate. This MCG armature is implemented by a second poly layer on top of the poly layer of the floating gate.
Apart from a general complexity increase of the process (the additional layer requires at least two more masking steps), the second poly layer implies additional processing of the wafers after the delicate tunnel oxide has been manufactured.
These additional steps are necessarily different in the case of the double poly, because the interpoly
oxide must be relatively thin and well controlled in its thickness to implement the desired capacitor between the MCG and the floating gate.
The interpoly oxide must then be grown with a dry oxidation at high temperature, to precisely control its thickness. It is this high temperature that stresses the tunnel oxide beneath the first poly.

GAL double poly EEPROM cell cross section


In the case of the single poly process, the oxide that seals the floating gate needs not to be neither thin nor tightly controlled in its thickness. It is grown with a steam oxidation process at lower temperature, is thicker and seals at least as well, without jeopardizing the tunnel oxide integrity.

\section*{GAL \({ }^{\circledR}\) MEMORY CELL CONVENTIONS}

The following table shows the conventions used to indicate the status of a memory cell.
\begin{tabular}{|c|c|c|}
\cline { 2 - 3 } \multicolumn{1}{c|}{} & Written & Erased \\
\hline Floating Gate & \begin{tabular}{c} 
Missing \\
Electrons \\
(Positive)
\end{tabular} & \begin{tabular}{c} 
With Electrons \\
(Negative)
\end{tabular} \\
\hline \begin{tabular}{c} 
Voltage \\
Threshold
\end{tabular} & Low & High \\
\hline Logic Level & 0 & 1 \\
\hline Bit Map & XXX & --- \\
\hline
\end{tabular}

\section*{LATCH-UP IMMUNITY}

\section*{LATCH-UP IMMUNITY}

\section*{Abstract}

The users of CMOS integrated circuits are aware of the inherent risk of latch-up in those devices. \(\mathrm{GAL}^{\circledR}\) are by design practically immune from this risk.
The basics of latch-up are recalled, and the solutions implemented in the \(\mathrm{GAL}^{\circledR}\) devices are outlined, to offer a description on how their latch-up immunity has been designed-in since their conception.

\section*{The Latch-up}

A CMOS structure cannot be implemented without implementing at the same time a parasitic PNPN structure, connected between \(V_{c c}\) and ground.
Such parasitic structure has, in all practical cases of CMOS devices, a capability of being triggered into a runaway state where it absorbs power from the power supply and quickly causes the chip destruction with the high power dissipation associated.
However, in the range of supply voltages, temperatures and external disturbances of practical use of the CMOS devices, they can be, and are, designed and manufactured so that the latch-up almost never presents itself.

A CMOS product can (according to its diffusion process and chip design) be more or less (but always only in extreme conditions) inclined to latch-ing-up.
Figure 1 shows the essential elements of a CMOS inverter stage, along with the parasitic bipolar structures.

The figure shows the case of an N -well implementation (like \(\mathrm{GAL}^{\oplus}\) ); a perfectly dual figure would hold good for a P-well CMOS.
As Figure 1 may suggest, the substrate is often (but not in \(\mathrm{GAL}^{\circledR}\) ) connected to ground.
The P-channel transistor, from its source and drain diffusions, forms PN junctions with the N -well into which it is located. Taking into account also the \(P\) substrate, two PNP transistors can be identified. Their bases are biased to \(\mathrm{V}_{\mathrm{cc}}\), but such connection is affected by a relatively high resistance, due to the N -well resistivity. Consequently they do not conduct, unless a transient disturbance can make current flow through the N -well and generate a voltage drop higher than a PN threshold ( 0.6 volt) across the base junctions, so that a base current can be made flow from the transistor bases.
Similarly, the source and drain diffusions of the N -channel transistor form the emitters of NPN structures, where the bases are made up by the substrate itself, and the collectors by the adjacent N -well. Again the bases of such NPN transistors

Figure 1. Parasitic Latch-up Structures

\section*{Output}

are negatively biased by the connection to the substrate bias contact on the chip surface. The connection exhibits unfortunately a non negligible resistance, so that an unwanted transient may make the substrate voltage oscillate and even reach the dangerous point where the bases become forward biased.
Figure 2 shows the equivalent circuit of the parasitic bipolar structures of Figure 1.
On the left side of Figure 2, the standard case of a CMOS logic is shown.
It is now easier to realize how a transient in the P-substrate (or in the N -well) can momentarily forward bias the transistor base that is one and the same with it.
This base current, amplified by the bipolar transistor gain, becomes a collector current. The magnitude of such collector current may, in turn, be enough to forward bias the other transistor shown in the left hand part of Figure 2. If this is the case, then the situation may become regenerative, with the second transistor reciprocating the gift from the first, providing further base current to it from its collector. The initial trigger current is no longer needed, and the permanent latch-up situation has been reached.
Once the latch-up has been triggered, the latch-up current rises to a very high value and can only be terminated by removing the supply voltage from the chip or (unfortunately more often) by the chip self
destruction subsequent to the very high power dissipation generated.

\section*{Conditions For The Latch-up}

Although the possibility of the latch-up always exists, it can be reduced to a level of negligible risk in a practical application. It is important to consider the factors influencing the phenomenon.
- The parasitic transistors gain. It is necessary that the product of the gains of the two parasitic transistors in each PNPN structure be greater than one. If not, the PNPN structure cannot be triggered into a regenerative condition. Unfortunately, in practice there are always in a CMOS chip several PNPN structures with high enough a gain. It must also be kept into consideration that a higher chip temperature corresponds to higher gains of the bipolar transistors, and to a reduced latch-up immunity.
- The base-to-emitter resistances. Lower resistances require more current before a voltage of 0.6 volt can be created across them. This means that a stronger disturbance is needed to reach the triggering point where a base current starts flowing into the base of a parasitic bipolar transistor.
- The level of the disturbance itself. It must be pointed out that the latch-up can only be trig-

Figure 2. Equivalent Circuit of the Parasitic Structure

gered by a signal generated outside the chip. As an immediate consequence it can be understood that the input and output stages of the chip are by far the best candidates for the latch-up because the external noises are reaching them first, with the minimum attenuation. The structures susceptible to the latch-up can be laid out in the chip with additional circuit solutions so that the external noise reaches them only after having undergone a substantial attenuation anyway. The waveform of the disturbance is also important. A square wave with a low duty-cycle is considerably less dangerous than a DC waveform of the same average DC value.
The input stages can be designed so that the voltage applied to them by external circuits has a negligible coupling with the parasitic PNPN structure associated (the input resistances are extremely high, the capacitances very low, and the input protection circuits can be implemented without adding regenerative PNPN structures).
The internal stages generate waveforms that are totally predictable, and the latch-up can be excluded at the design stage.
The output stages and the \(V_{C c}\) connection are left as the only possible entry points for noise pulses able to trigger the latch-up.
Figure 3 shows the circuit corresponding to the structure of Figure 1, where the output connection with the parasitic structures is identified.

\section*{Precautions against the Latch-up}

Several precautions altogether are normally implemented during a product design. The most common make use of:
- Diffusion process parameters. The doping concentrations of the substrate and of the wells play a role in the sense that lower concentrations are associated with higher gains of the parasitic transistors.
- Minimum distances between the relevant \(N\) and \(P\) diffusions, to get wide enough bases in the parasitic bipolar transistors, and accordingly lower gains.
- Additional guard rings. They are diffusion layout patterns guarding the path between two diffusions of the same type that may be part of a PNPN structure latching-up. These rings are biased to \(V_{C C}\) (or to the substrate bias voltage, according to their \(P\) or \(N\) characteristic) and intercept the current that may otherwise generate spurious bias voltages and the latch-up. The guard rings act either as:
- additional collectors of some parasitic bipolar transistors, and they gather current that

Figure 3. CMOS Output: the Structure that may Latch-up

they deliver directly to \(\mathrm{V}_{\mathrm{cc}}\) or ground (or \(-V_{B B}\) if the substrate bias is implemented), taking such current away from the regenerative path of a PNPN structure; or
- redundant contacts for the biasing of the substrate (at ground or at \(-V_{B B}\), according to the device family) and of the wells (at \(V_{c c}\) ), so that the parasitic resistances are kept at as low a value as possible.
Any current, that may otherwise affect the substrate (or a well) bias, shall find a short and conductive path very easily towards a nearby contàct or an extra-collector, in all cases.

\section*{Solutions Implemented in the GAL \({ }^{\circledR}\)}

Apart from the mentioned points of:
- careful evaluation of the diffusion parameters,
- proper distances between diffusions for wide parasitic transistor bases,
- additional guard rings,
the \(G A L{ }^{\circledR}\) have taken advantage, for their latch-up immunity, of two drastic and effective circuit solutions:
- negative bias ( -2.5 volt) of the substrate,
- disconnection of the major part of the chip during the power-up transient.

\section*{Substrate Bias}

All the SGS-THOMSON GAL \({ }^{\circledR}\) have an on-chip generator (driven by an oscillator free-running at 16 MHz ) that, since a few microseconds after the supply voltage \(V_{c c}\) has been applied to the chip, forces the voltage of the chip substrate down to - 2.5 volt.
This fact has two main beneficial effects:
- the N -channel transistors become faster, adding considerably to the overall switching speed of the device, and
- the latch-up becomes practically impossible, due to the very strong negative bias forced into the NPN transistors of the parasitic structures (see also the right hand side of Figure 2).

\section*{Power-on Protection}

However the body bias is not effective during the short period since \(V_{c c}\) is applied until the body generator output has reached its final value.
To ensure the latch-up immunity also during such interval, the GAL \({ }^{\circledR}\) are equipped with a set of ancillary circuits, very effective in completing the shield against the latch-up.
Figure 4 shows the block diagram of these last circuits.

The circuits that are connected directly to the external supply voltage are made only with N -channel transistors, so that no parasitic regenerative structures are present.
Only after the body bias has been acknowledged as reached and stable by the \(V_{B B}\) detector, are the circuits with P-channel transistors given the supply voltage.
A large pass transistors takes care of blocking the \(V_{C C}\) until a completely safe situation has been reached.
\(V_{\text {Cc }}\) is directly connected to circuits made with N -channel transistors only. In addition to the ones shown in Figure 4, there are also the output stages and some sections of the sense amplifiers.

\section*{Output Buffer}

A last precaution taken in the \(\mathrm{GAL}^{\circledR}\) against the latch-up and worth mentioning is in fact the exclusive use of N -channel transistors in the last stage of the output circuits.
It can be seen from Figure 5 that the \(\mathrm{GAL}^{\circledR}\) outputs are not CMOS stages, and that the upper N -channel transistor, with is gate at \(\mathrm{V}_{\mathrm{cc}}\), can only yield an output level of \(\left(\mathrm{V}_{\mathrm{cc}}-\mathrm{V}_{\text {th }}\right)\), where \(\mathrm{V}_{\text {th }}\) is its threshold voltage, and has a value of about 1.0 volt.

Figure 4. Block Diagram of the Power-on Protection


The output swing is then from 0 to 4 volt, still well adequate for a TTL compatible signal, and the stages are totally immune from latch-up.

\section*{Experimental Evidence}

The latch-up immunity is checked every time a new GAL \({ }^{\circledR}\) is introduced, running a set of tests on samples taken from different production lots.
Amongst others, the following tests are preformed on the parts:
- injection of overcurrent (positive and negative) into each input and I/O terminal (the I/O being programmed as an input),
- positive and negative overvoltages applied to the same terminals,
- positive overvoltage on the \(V_{c c}\) terminal.

At each test, the supply current readings, in normal operation before and after the applied stress, are contrasted.
Any variation is significant to the detection of a latch-up somewhere in the chip.
The upper temperature limits are also explored with the same methods, as well as a set of different (and sometimes even very unlikely!) power-up transients.
All the results gathered during such characterization exercises have always confirmed that the
latch-up can not be induced, unless stresses well outside the absolute maximum ratings are applied.
Further evidence has been collected in the running activity of analysing the field rejects. Here again no failure could ever be suspected as a latch-up failure caused by stresses within the absolute maximum ratings (although a device destroyed by an upsidedown insertion into its socket, with ground and \(V_{C C}\) inverted, simulates with its melted metal strips a latch-up failure!).
The most effective way to deliberately trigger a latch-up in one of these parts is to force \(V_{c c}\) values well in excess of 7.5 volt.
During such an experiment, a \(10 \Omega\) series resistor (between the power supply and the \(\mathrm{V}_{\mathrm{cc}}\) terminal) and a quick power-off action, are useful to reduce the risk of a device destruction following the activation of the latch-up.

\section*{Conclusion}

The several precautions taken during the design of the \(\mathrm{GAL}^{\circledR}\) products have reached their objective, and an effective immunity from the latch-up could be achieved.
The theory and the experimental evidence both demonstrate that the GAL \({ }^{\circledR}\) can be used without the least concern about the latch-up.

Figure 5. Output Circuits


\section*{POWER CONSUMPTION}

\section*{EVALUATING THE POWER CONSUMPTION OF A GAL \({ }^{\circledR}\)}

Due to its characteristic property of being programmable, a \(\mathrm{GAL}^{\circledR}\) can be configured in one of several different modes.

According to the designer's choice, the logic function that the \(\mathrm{GAL}^{\circledR}\) performs can vary substantially.
Moreover, the \(\mathrm{GAL}^{\circledR}\) will absorb a supply current at a level that varies greatly (up to a few times!) as a direct consequence of that same choice.
The ability to predict the the GAL \({ }^{\circledR}\) supply current (or its power dissipation, which is basically the same thing) by calculation, when evaluating design alternatives, may be an important issue.

This note reports a simple but effective (and rather accurate) method for predicting the power dissipation in different situations of:
- architecture programmed into the \(\mathrm{GAL}^{\circledR}\);
- supply voltage;
- operating frequency;
- output load.

\section*{POWER DISSIPATION IN CMOS CIRCUITS}

The power dissipation of a CMOS circuit can be separated into two components:
- DC power dissipation;
- AC power dissipation.

In several practical cases (and always with \(\mathrm{GAL}^{\circledR}\) ) both the DC and the AC components are significant.
Figures 1, 2 and 3 show the lcc consumption of a GAL20V8S-25EB1, a GAL20V8AS-15QB1 and a GAL20V8AS-12HB1, respectively.

\section*{THE DC COMPONENT}

In Figures 1, 2 and 3 the power consumption at very low frequencies of the input signals is still significant.
This "DC" component is associated with:
- the analog circuits. In the \(\mathrm{GAL}^{\circledR}\) :
- the sense amplifiers;
- the bias generators (resistive dividers) that bias the analog circuitry;
- the circuitry generating (and switching with) a frequency of their own, i.e. the body bias generator and charge pump.

Figure 1. GAL20V8S-25EB1 Dissipation versus Frequency and Voltage

\section*{GAL consumption - Icc vs frequency \\ GAL20V8S-25EB1 Complex mode \\ 8 combinational outputs with 12 input signals}


Ambient temperature \(=25\) degrees centigrades

Figure 2. GAL20V8AS-15QB1 Dissipation versus Frequency and Voltage

\section*{GAL consumption - Icc vs frequency \\ GAL20V8AS-15QB1 Complex mode 8 combinational outputs with 12 input signals}


Ambient temperature \(=25\) degrees centigrades
Figure 3. GAL20V8AS-12HB1 Dissipation versus Frequency and Voltage

\section*{GAL consumption - Icc vs frequency}

GAL20V8AS-12HB1 Complex mode
8 combinational outputs with 12 input signals


Ambient temperature \(=25\) degrees centigrades

\section*{The Fixed Pedestal}

For the purpose of predicting the power consumption of a GAL \({ }^{\circledR}\), the DC part due to the body biasing and to the other signal biasings can be considered fixed for all chips, with a value of:
\[
2.8 \mathrm{~mA}
\]

\section*{The Input Buffers}

It must be emphasised that the actual levels of the input signals may contribute to the \(\mathrm{GAL}^{\circledR}\) consumption.
Each of the input stages is in fact a CMOS circuit, with the classic Pch/Nch transistors. The dimensions of the two transistors are not perfectly complementary, in order to set the threshold not at \(\mathrm{V}_{\mathrm{cc}} / 2\), but rather at about 1.6 volt, because the input specifications require a behaviour of the "TTL compatible" type.
Figures 4,5 and 6 show the current that an input buffer of each of three popular GAL \({ }^{\circledR}\) types absorbs from VCc when its input is set at different voltage levels.
The data reported in Figure 4, 5 and 6 describe the dissipation in the input buffers only. They can be
used to infer the total dissipation associated with an input level below 0.5 volt and above 3.0 volt.
Outside this range of \(0.5-3.0\) volt input levels, the output level of such buffer is a true CMOS level. However, if the input was set at a voltage close to 1.7 volt, the output level of the input buffer would be itself such as to set other internal stages in a condition of DC dissipation.
This condition must be avoided, and need not be discussed further.
The transient condition that occurs at every switching transition does in fact generate a very quick transient of dissipation in each CMOS stage, but this amount of energy is taken into account when characterising the AC component of the dissipation (see below).
Several consequences of practical significance may be drawn:
- the input stages do not contribute to the overall DC consumption as long as their input levels are within 1 volt from \(\mathrm{Vcc}_{\mathrm{cc}}\) or ground (more precisely, as long as \(0 \leq \mathrm{V}_{\text {IL }}<1\) volt and ( \(\mathrm{V}_{\mathrm{CC}}-1\) volt) < \(\mathrm{V}_{\mathrm{IH}}<\mathrm{V}_{\mathrm{CC}}\) );
- when using input signals switching between 0.5 volt \(\mathrm{V}_{\mathrm{IL}}\) and 3 volt \(\mathrm{V}_{\mathrm{IH}}\) (normal assumption

Figure 4. GAL20V8S-25EB1 Input Buffer Consumption

\section*{GAL supply consumption}
(per input not within 1V of Vcc/ground)
GAL20V8S-25EB1 @ 5V, 25 degree cent


SCS-THOMSON

Figure 5. GAL20V8AS-15QB1 Input Buffer Consumption
GAL supply consumption
(per input not within 1V of Vcc/ground)
GAL20V8AS-15QB1 @ 5V, 25 degree cent


Figure 6. GAL20V8AS-12HB1 Input Buffer Consumption

\section*{GAL supply consumption}
(per input not within 1 V of \(\mathrm{Vcc} /\) ground)
GAL20V8AS-12HB1 @ 5V, 25 degree cent

in the data sheet specifications) the input buffer:
- does not absorb with input @ 0.5 volt;
- absorbs during the transition from 0.5 to 3 volt and from 3 to 0.5 volt according to the AC characterization described in this note (in this note, as well as in the data sheets, the transition times, both low-to-high and high-to-low, are 3 ns );
- absorbs in DC mode when the input signal is at 3 volt continuous ( \(147 \mu \mathrm{~A}\) Icc per input @ 3 volt is the value that can be found in Figure 4 for a GAL20V8S-25EB1).
- where the power dissipation must be minimized, a \(\mathrm{V}_{\mathrm{IH}}\) of 4 volt or more should be preferred (it can be seen that the trade-off with the dissipation of the external circuits on the input parasitic capacitances is more advantageous with lower input frequencies).
As a practical example, let's consider a GAL20V8S-25EB1 with an input switching at 5 MHz .
If the input swings between 0.5 and 3 volt, the power dissipation in the input circuits associated with that pin is:
\[
\begin{array}{ll}
\text { DC } & 0 \mu \mathrm{~A} \cdot 50 \%+147 \mu \mathrm{~A} \cdot 50 \%+ \\
\text { AC } & \frac{28 \mu \mathrm{~A}}{\mathrm{MHz}} \cdot 5 \mathrm{MHz}=213.5 \mu \mathrm{~A}
\end{array}
\]
where the DC contribution is \(73.5 \mu \mathrm{~A}\), i.e. \(38 \%\).
If the input signal swings between 0.5 and 4 volt, then only the \(A C\) contribution remains, i.e.:
\[
\mathrm{AC} \frac{28 \mu \mathrm{~A}}{\mathrm{MHz}} \cdot 5 \mathrm{MHz}=140 \mu \mathrm{~A}
\]

The advantage of a higher \(\mathrm{V}_{\mathbb{I}}\) is more apparent if the input is switching at a low frequency, or steadily high.

\section*{The Sense Amplifiers}

The DC component associated with the DC operation of each sense amplifier is also fixed (but the dependence to the supply voltage should be taken into account), but it is different according to whichever one of the two states the amplifier can assume while decoding the input signals.
The sense amplifier decodes whether one (or more) cell(s) are sinking current from the bit line connected to its input.
(Remember that the sense amplifier physically implements a NOR function of the signals routed to the bit line through the cells that have been written. The programming software writes the cells along the path of the signals inverted with respect to the ones specified by the designer when describing the circuit to implement. The overall result is the implementation of the AND function that each product term in the \(G A L^{\circledR}\) has to perform.)
When switching with a \(50 \%\) duty cycle, the DC part of the consumption of the sense amplifier can be calculated as the average of the consumption in the two states.
In practice several Product Terms are often unused, and may be set in the low state with one cell (the Product Term Disable - PTD) steadily keeping it there. However most programming software implement the disabling of the unused product terms not via the PTD, but by programming as connected all the signal cells of the bit line. If a signal is not at the right level to sink from the bit line, then its negation will, or vice-versa.
This latter approach came into use with the bipolar PAL \({ }^{\circledR}\) that normally do not have provision for the PTD function, but the use of the PTD alone should be preferred with \(\mathrm{GAL}^{\circledR}\), because the power consumption can be, though slightly, reduced.
Table 1 gives the typical values for the most popular device types.

Table 1. DC Current Consumption Associated with each Product Term
\begin{tabular}{|c|c|c|c|}
\hline \multirow[b]{2}{*}{State} & \multicolumn{3}{|c|}{Icc@ 5 volt Vcc [ \(\mu \mathrm{A}\) ]} \\
\hline & GAL16V8S-xxEyy and GAL20V8S-xxEyy & GAL16V8AS-xxQyy and GAL20V8AS-xxQyy & GAL16V8AS-xxHyy and GAL20V8AS-xxHyy \\
\hline High - no cell sinking & 165 & 451 & 965 \\
\hline Low - just the PTD (= one cell) sinking & 261 & 350 & 505 \\
\hline Low-3 or more cells sinking & 280 & 437 & 568 \\
\hline
\end{tabular}

For instance, for each Product Term of a GAL20V8S-25EB1:
\begin{tabular}{|c|c|}
\hline State & Icc @ 5 volt Vcc \\
\hline High - no cell sinking & \(165 \mu \mathrm{~A}\) \\
\hline Low - 3 or more cells sinking & \(280 \mu \mathrm{~A}\) \\
\hline
\end{tabular}

If the PT is made switch at low frequency with duty cycle 50\%:
\[
\frac{(280 \mu \mathrm{~A}+165 \mu \mathrm{~A})}{2}=223 \mu \mathrm{~A}
\]

\section*{THE AC COMPONENT}

In a CMOS circuit this component is generated by the continuous charging and discharging, every switching cycle, of the parasitic capacitances in every node of the circuit, and of the external load capacitances.
When charging a capacitor \(C\) from a fixed voltage source V , the energy involved during the transient, no matter how quick the transient is, results in:
- energy taken from the source \(C V^{2}\)
- energy stored in the capacitor \(\frac{\mathrm{CV}^{2}}{2}\)
- energy dissipated in the Pch driving transistor \(\frac{C V^{2}}{2}\)
When, during the next coming transition of the switching cycle, the capacitor is discharged to ground:
- energy taken from the source 0
- energy given back
by the capacitor
\[
\begin{equation*}
\frac{C V^{2}}{2} \tag{J}
\end{equation*}
\]
- energy dissipated in
the Nch driving transistor
\[
\begin{equation*}
\frac{C V^{2}}{2} \tag{J}
\end{equation*}
\]

The total energy (taken from the supply and dissipated in the circuit), at every switching cycle, is:
\[
\begin{equation*}
C \cdot v^{2} \tag{J}
\end{equation*}
\]

As long as the charging time constant of such capacitances in the CMOS circuit is much shorter than half of the switching period (which is always the case in practice), at a frequency of \(f\) switching cycles per second, the energy dissipated every second, i.e. the power dissipation, is:
\[
\begin{equation*}
f \cdot c \cdot v^{2} \tag{W}
\end{equation*}
\]

The AC dissipation does receive a contribution also from the Pch/Nch pair of each CMOS stage that is in a transient short-circuit at every commutation.
However, the overall result is pretty much equivalent to the effect of an additional parasitic capacitance put across a CMOS stage without short-circuit transient.
Therefore it is convenient to use the above theoretical model in the discussion of the internal AC dissipation.

\section*{The Load Capacitances}

The formula \(\mathrm{f} \cdot \mathrm{C} \cdot \mathrm{V}^{2}\) can be almost straightforwardly applied to obtain the power dissipation induced by the external capacitances.
Considering that the GAL \({ }^{\circledR}\) output ensures an output swing of about:
\[
\text { from } 0 \text { to ( } \mathrm{V} \text { cc }-1 \text { volt }) \quad[\mathrm{V}]
\]
it can be seen that the current drawn from the supply with a capacitive load \(\mathrm{C}_{\text {ext }}\) is:
\[
\begin{equation*}
C_{e x t} \cdot(V c c-1) \cdot f \tag{A}
\end{equation*}
\]
and that the power dissipation is:
\[
\begin{equation*}
V c c \cdot C_{\text {ext }} \cdot\left(V_{c c}-1\right) \cdot f \tag{W}
\end{equation*}
\]

The evaluation of this item depends on the external circuit, is independent from the specific GAL \({ }^{\circledR}\) device, and can easily be calculated by the circuit designer. It is not discussed any further in this note.

\section*{Internal AC dissipation}

The chip can be partitioned into blocks, that are or are not switching, according to the programmed architecture and to the input signals, in every given implementation.
Every such block can be characterized by an AC dissipation, measured as the current drawn from the supply per every MHz of the switching frequency.
The AC dissipation can then be obtained by adding, for all the blocks that are made switch in the application, the following amount:

> V cc • I cc drawn by the block per MHz . frequency in MHz

\section*{Different AC Blocks}

The internal blocks, that must be separately considered to achieve an accurate prediction of the AC power dissipation, are:
- each switching input (that includes the associated internal row drivers);
- each I/O switching (that includes the associated internal row drivers);
- each switching Product Term (the bit line and the sense amplifier);
- each switching output (that includes the associated feed-back row drivers, when connected to it), distinguishing whether:
- programmed as a registered* output;
- programmed as a combinatorial output;
and also distinguishing whether its output buffer is enabled or not.
The typical values for the different types of SGS-THOMSON devices are shown in Table 2.
From Table 2, one interesting remark can be obtained, if the technological difference between the \(-S\) and the -AS types is taken into consideration.
Both the \(-S\) and the -AS devices are built with the SGS-THOMSON single-poly technology, for state of the art performances in memory retention.
However the -S devices are built with a single-metal process, to implement the best complexity/performance trade-off for these (relatively!) slow devices. The -AS parts instead, where a faster switching is required, are built with a double-metal process. This last choice allows the implementation of a faster logic.
It can be seen that the -AS parts, that pay a cost in terms of DC dissipation to achieve high speed performances in the input buffers and the sense amplifiers - with respect to the -S counterparts - , are on the other hand characterized by lower specific AC consumptions because of their doublemetal construction.

\section*{CONSUMPTION VERSUS SUPPLY VOLTAGE}

Once the consumption at 5.0 volt \(V_{c c}\) has been evaluated, a simple, but accurate rule can be used if \(\mathrm{V}_{\mathrm{cc}}\) is not 5.0 volt:
- the DC component of the supply current varies \(+2.2 \%\) per every 100 mV above 5.0 volt \(\mathrm{V}_{\mathrm{cc}}\), or
- the DC component of the supply current varies \(-2.2 \%\) per every 100 mV below 5.0 volt Vcc.
The \(2.2 \% / 100 \mathrm{mV}\) coefficient can be used for all devices.
Note: the variation of the AC component of the supply current is just directly proportional to the VCc variation.

\section*{CONSUMPTION VERSUS TEMPERATURE}

The DC component, for all GAL16V8 and GAL20V8, can be estimated to vary:
- \(-0.23 \%\) per every degree centigrade of temperature increase.
For example:
- \(5.75 \%\) less at \(50^{\circ} \mathrm{C}\) than it is at \(25^{\circ} \mathrm{C}\)
- \(8.05 \%\) more at \(-10^{\circ} \mathrm{C}\) than it is at \(25^{\circ} \mathrm{C}\)

Note: the AC component can be considered independent from the ambient temperature.

\section*{A PRACTICAL EXAMPLE}

All throughout this note, a GAL20V8S-25EB1 has been used whenever an example was shown.
When a GAL20V8S-25EB1 is tested to verify the compliance with the datasheet limit of 27 mA for Icc (Maximum Operating Power Supply Current), the pattern of Figure 7 is programmed in it.
* The signal frequency is the reference for the number of MHz to be used when calculating the supply current. The clock frequency is twice as high as the signal frequency.

Table 2. AC Consumption ( \(\mu \mathrm{A} / \mathrm{MHz}\) ) of the different Blocks @ 5 volt \(\mathrm{V}_{\mathrm{cc}}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow{2}{*}{Switching Input} & \multirow{2}{*}{Switching I/O} & \multirow[t]{2}{*}{Switching Product Term} & \multicolumn{2}{|l|}{Switching
Registered \({ }^{*}\) Output} & \multicolumn{2}{|l|}{Switching Combinatorial Output} \\
\hline & & & & Output Not Enabled & \begin{tabular}{l}
Output \\
Enabled
\end{tabular} & Output Not Enabled & Output Enabled \\
\hline GAL16V8S-xxEyy and GAL20V8S-xxEyy & 28 & 30 & 4 & 45 & 93 & 15 & 105 \\
\hline GAL16V8AS-xxQyy and GAL20V8AS-xxQyy & 20 & 22 & 3 & 52 & 82 & 10 & 82 \\
\hline GAL16V8AS-xxHyy and GAL20V8AS-xxHyy & 20 & 22 & 3.5 & 52 & 82 & 10 & 82 \\
\hline
\end{tabular}
\(V_{C C}\) is set at 5.25 volt, the pins 2 and 3 are driven with a square wave at 15 MHz while all the other input pins are kept to ground.
The architecture is set with \(A C 0=S Y N=A C 1(n)=1\), which corresponds to Complex Mode, with combinational Output Logic Macrocells and programmable OE and polarity.
An analysis of the pattern shown in Figure 3 would demonstrate that all outputs are constantly enabled, but only the outputs 22 and 18 switch at 15 MHz .
In order to predict the power consumption, let's first evaluate the DC component of the supply current:
\begin{tabular}{lc} 
Fixed pedestal & 2.8 mA \\
\begin{tabular}{l} 
Inputs 2 and 3 at \(0 / 3.0\) volt \\
\(147 \mu \mathrm{~A} \cdot 50 \% \cdot 2\)
\end{tabular} & 0.147 mA \\
Sense amplifiers & \\
8 PTO high \(8 \cdot 165 \mu \mathrm{~A}\) & 1.32 mA \\
7 PTs of pins \(15,16,17,19,20,21\) \\
all high \(7 \cdot 6 \cdot 165 \mu \mathrm{~A}\) & 6.93 mA \\
7 PTs of pins 18,22 switching at \(50 \%\) \\
\(7 \cdot 2 \cdot \frac{165 \mu \mathrm{~A}+261 \mu \mathrm{~A}}{2}\) & 2.982 mA \\
Subtotal DC & 14.179 mA
\end{tabular}

We can now evaluate also the \(A C\) contribution:
2 switching inputs
\[
2.28 \mu \mathrm{~A} / \mathrm{MHz} \cdot 15 \mathrm{MHz} \quad 0.84 \mathrm{~mA}
\]

14 switching PTs
\[
14 \cdot 4 \mu \mathrm{~A} / \mathrm{MHz} \cdot 15 \mathrm{MHz} \quad 0.84 \mathrm{~mA}
\]

2 switching combinational outputs \(2 \cdot 105 \mu \mathrm{~A} / \mathrm{MHz} \cdot 15 \mathrm{MHz} \quad 3.15 \mathrm{~mA}\)
Subtotal AC \(\quad 4.83 \mathrm{~mA}\)
and the resulting total
Total
18.969 mA

To estimate this consumption at 5.25 volt instead of at 5.0 volt, the DC component of the supply current requires a correction of:
\(14.179 \mathrm{~mA} \cdot 2.2 \% / 100 \mathrm{mV} \cdot 2.5 \cdot 100 \mathrm{mV}\)
\(=0.78 \mathrm{~mA}\)
and the AC component of the supply current a correction of:
\[
4.83 \mathrm{~mA} \cdot 0.25 \mathrm{~V} / 5 \mathrm{~V} \quad=0.2415 \mathrm{~mA}
\]

The total current consumption at 5.25 volt Vcc adds up to 19.99 mA , which is slightly overestimated when compared with the experimental result of 19.08 mA .
The datasheet limit is 27 mA , valid at \(0^{\circ} \mathrm{C}\). The value of 19.99 mA at \(25^{\circ} \mathrm{C}\) must be corrected by:
\[
\begin{aligned}
& 14.179 \mathrm{~mA}-0.23 \% /{ }^{\circ} \mathrm{C} \cdot-25^{\circ} \mathrm{C}= \\
& =0.815 \mathrm{~mA}
\end{aligned}
\]
and becomes 20.81 mA at \(0^{\circ} \mathrm{C}\).
It can also be concluded that the typical device considered here is a good "eighth power" part.

Figure 7. GAL20V8S-25EB1 — Pattern for the Dissipation Test


\section*{QUALITY AND RELIABILITY}

\section*{THE RELIABILITY APPROACH}
"Architects and designers have for millenia tried to design structures and products for long life. What is new is the movement to quantify reliability."

Dr. Joseph M Juran
In a customer's finished product, semiconductor devices must function normally in a stable manner under the given operational conditions throughout the specified life of the product.
SGS-THOMSON therefore, exercises meticulous care in the design and manufacturing stages and studies the various factors that affect the reliability of semiconductors such as operational and environmental conditions.
Component reliability is described in quantitative terms. The failure rate distribution of a typical device population follows the familiar bathtub curve shown in Figure 1. This curve is divided into three time zones, the length of which depends on device type and operation stresses. Zone A covers the infant mortality period which, as the name implies, represents the early failure of devices. These failures are usually associated with one or more manufacturing defects and are usually open or short circuits, complete functional failures or seriously degraded performance.
The predominant failure mechanisms are related to assembly defects (weak bonds, contamination, bad seal, etc.). Actions and checks throughout the process allow infant mortality failures to be reduced.
Zone B represents the random failure portion of the distribution curve related to the useful life of the device. This time duration, generally very long (more than hundreds of thousands of hours), depends on the stress (temperature, applied voltage, applied power, circuit complexity, etc.). Failure mechanisms include overstressed devices and residual wafer fab and process defects.
Failure in zone C are wear out failures consisting of catastrophic failures and degraded parameters. They are characterized by a rapid rising failure rate over time as devices wear out physically and electrically.
Figure1. Failure Rate distribution curve
(failure rote)

\section*{Reliability Testing}

Reliability testing is an on-going process adopted to identify and improve reliability performance. Accelerated tests are an important tool for evaluating long term reliability and stability of process and product parameters.
SGS-THOMSON performs rigourous tests throughout production to ensure that devices have the properly designed reliability.
Reliability tests are conducted at wafer and finished product level.
At wafer level, first a complete evaluation of all presently known reliability failure mechanisms is performed on all new processes/technologies through dedicated test patterns. Accelerated tests and targets are then selected for statistical reliability control on production lots.
At finished product level, engineering samples, during design and development stages, are tested to see if their Q\&R corresponds to that called for in the design.
Reliability testıng is usually performed on a small sample but for long periods or under very accelerated conditions to investigate wearout failures and to determine tolerances and limits of the design. For these tests it is also possible to use the step-stress procedure (e.g. ESD resistance evaluation).
A second type of test is performed periodically during production to check, maintain and improve the assured Q\&R levels.
The reliability tests involve both environmental and endurance examination and are performed under conditions more severe than those met in the field. These conditions are chosen to accelerate the occurrence of failures that would appear in actual operation, and care is taken to ensure that the failure modes and mechanisms are unchanged. The data from reliability tests provide an objective tool for product performance evaluation under a wide range of conditions.
When a failure occurs, the SGS-THOMSON engineers conduct an in-depth analysis of the failure mechanism/mode to immediately apply suitable corrective actions.
Reliability testing activity during recent years has been extended to all SGS-THOMSON factories with new and advanced equipment enabling all the plants to perform all the main tests.

\section*{RELIABILITY PREDICTION MODELS}

Reliability prediction for semiconductor devices is a very important tool in each stage of product life, from the design to the application by the users.
Since to prove reliability performance in normal application conditions is so expensive and time
consuming, it is quite impractical to do it. The component manufacturer's usual approach is to obtain the estimated failure rate, derating the data collected from accelerated tests (generally operating life tests performed at \(T_{j}\) max.) to normal operating conditions.
Figure 2 shows the normalized time/temperature regression for various activation energy values.

Figure 2. Arrhenius Plot


The various lines correspond to the activation energies associated with the different failure mechanisms involved as shown, for typical values, in the following table.
\begin{tabular}{|c|c|l|}
\hline Failure Mode & \begin{tabular}{c} 
Activation \\
Energy \\
\((\mathrm{eV})\)
\end{tabular} & \multicolumn{1}{|c|}{\begin{tabular}{c} 
Accelerating \\
Factors
\end{tabular}} \\
\hline Surface charge & \(1.0-1.05\) & High temp. bias \\
Ionic contamination & \(1.0-1.4\) & High temp. bias \\
Dielectric defects & \(0.3-0.6\) & High temp. bias \\
Electromigration & \(0.5-1.2\) & High temp. bias \\
Intermetallic growth & \(1.0-1.05\) & \begin{tabular}{l} 
High temp. bias, \\
Storage
\end{tabular} \\
Metal corrosion & \(0.6-0.8\) & High humidity bias \\
\hline
\end{tabular}

For equipment manufacturers, on the other hand, knowing the reliability figures (failure rates) means having the possibility of adopting different alternatives during the design phases of the apparatus.

These considerations have increased the role of reliability predictions, and now we are facing an increasing number of customer purchasing specifications including reliability requirement in terms of failure rates.
Naturally, to make reliability predictions, in addition to the knowledge of the functional characteristics of the equipment, it is mandatory to know the reliability of the components used.
Even if sometimes the reliability figures can be obtained by manufacturers and national reliability data banks (thanks to the existence of international standards and to the presence in the semiconductor market of similar technologies), difficulties are present mainly due to:
- different applications
- fast technological evolution
- continuous reliability improvement
- trend to increase the use of VLSI components where failure definition is sometimes difficult.
To combat these difficulties, some reliability prediction models were created.
Current reliability prediction models, such as MIL-HDB-217, CNET and some others, give useful predictions for a wide variety of technologies in the low and medium complexity range. These models are derived from accelerated life tests, screening, burn-in, reliability tests, field experience, device characterization and failure data based on historical results.
MIL-HDBK-217 MODEL (USA)
\[
\lambda_{\mathrm{P}}=\pi\left\llcorner\pi \mathrm{Q}\left(\mathrm{C}_{1} \pi \mathrm{~T} \pi \mathrm{~V}+\mathrm{C}_{2} \pi_{\mathrm{E}}\right) 10^{-6} \mathrm{~h}^{-1}\right.
\]

CNET MODEL (FRANCE)
\[
\lambda_{\mathrm{p}}=\left(\mathrm{C}_{1} \pi \mathrm{~T} \pi \mathrm{v}+\mathrm{C}_{2} \pi \mathrm{~B} \pi \mathrm{E} \pi \mathrm{~S}\right) \pi \mathrm{Q} \pi \mathrm{~L} 10^{-9} \mathrm{~h}^{-1}
\]

OTHER MODELS (i.e. NOKIA \({ }^{(1)}\) - FINLAND)
\[
\lambda_{\mathrm{p}}=\lambda_{0} \pi \mathrm{~T} \pi \mathrm{E} \pi \mathrm{~L} \pi \vee \pi \mathrm{~S} \pi \mathrm{~F} \mathrm{~h}^{-1}
\]
where
\begin{tabular}{rl}
\(\lambda_{\mathrm{p}}\) & \(=\)\begin{tabular}{l} 
reference failure rate (manufacturing \\
period related)
\end{tabular} \\
\(\lambda_{0}\) & \(=\) device fallure rate \\
\(\pi \mathrm{Q}\) & \(=\) quality factor \\
\(\pi \mathrm{T}\) & \(=\) temperature acceleration factor \\
\(\pi \mathrm{V}\) & \(=\) voltage derating stress factor \\
\(\pi \mathrm{E}\) & \(=\) environmental stress factor \\
\(\mathrm{C}_{1}\) & \(=\) circuit complexity factor \\
\(\pi \mathrm{S} 1 \pi \mathrm{~S} 2 \mathrm{C}_{2}\) & \(=\) package complexity factors \\
\(\pi \mathrm{L}\) & \(=\) learning factor \\
\(\pi \mathrm{F}\) & \(=\) field experience factor \\
h & \(=\) hours. \\
(1) \begin{tabular}{l} 
From Nokia Electronic Corporation
\end{tabular}
\end{tabular}

\footnotetext{
\({ }^{(1)}\) From Nokia Electronıc Corporation
}

SGS-THOMSON
microulecreowics

The MIL-HDBK-217 is the most popular up to date model and when semiconductor manufacturers data are missing or a reliability comparison is requested, reference to this HDBK represents for
users one of the most widely available possibilities, even if the results obtained are generally very conservative and big caution has to be taken in their use.

Wafer Fab Typical Production Process Flow Chart

Key:

\(100 \%\) operation or screening
\(100 \%\) operation with SPC
In-process control (monitor)

Q.A. Gate inspection (sample acceptance)

Material Inspection
Starting materials are inspected following written specifications and records are maintained for traceability. Certified suppliers supply STS materials.

\section*{Wafer fabrication}

2
Masking, etching, diffusion and metallization processes produce finished dice in wafer form. Critical parameters are under SPC.

In-process control
Wafers and process environment are inspected at the main process steps.

Electrical parameter testing
Test patterns or wafers are tested following statistical rules.

\section*{Electrical wafer sort (probing)}

Each die is electrically tested and identified when it doesn't meet electrical requirements.

Finished wafer inspection
Active surface and back finish are inspected on each diffusion lot before release for die fab and assembly.

\section*{In-Process Control During Wafer Fabrication}

The table emphasizes the most important fabrication steps with the relevant SPC measures and/or monitors performed.
\begin{tabular}{|c|c|}
\hline Process Steps & In-Process Inspection/Monitoring \\
\hline Oxidation & \begin{tabular}{l}
- Visual \\
- Thickness \\
- Refractive Index \\
- CV plot (stability of ionic concentration and contamınation control)
\end{tabular} \\
\hline Deposition: Nitride, Poly Si & \begin{tabular}{l}
- Visual \\
- Thickness \\
- Refractive index \\
- Doping content
\end{tabular} \\
\hline Photo Lithography & \begin{tabular}{l}
- Mask and wafer cleanliness \\
- Alignment and focusing accuracy \\
- Critical dimensions
\end{tabular} \\
\hline Etching & \begin{tabular}{l}
- Quality of etching and wafer cleanliness \\
- Critical dimensions
\end{tabular} \\
\hline Doping by Implant (P, As, B) & - Sheet resistance (dose and implant uniformity) \\
\hline Doping by Diffusion ( \(\mathrm{POCl}_{3}, \mathrm{As}\) ) & \begin{tabular}{l}
- Sheet resistance \\
- Thickness \\
- CV plot (stability of ionic concentration and contamination control)
\end{tabular} \\
\hline Metallization & \begin{tabular}{l}
-Wafer cleanliness \\
- Visual \\
- SEM (step coverage and film quality) \\
- Thickness \\
- CV plot (stability of ıonic concentration and contamınation control)
\end{tabular} \\
\hline Intermediate and Final Passivation & \begin{tabular}{l}
- Thickness \\
- Doping content \\
- Passivation integrity (density of pinholes and cracks) \\
- Visual
\end{tabular} \\
\hline Back Finishing & \begin{tabular}{l}
- Wafer thickness \\
- Back metal thickness \\
- Metal adherence
\end{tabular} \\
\hline Electrical Characterization & - Main parameters for active and parasitic structures (e.g. threshold voltage, saturation current, hFE, resistance, capacitances ...) \\
\hline Wafer Inspection & - Visual (microscope and/or laser surface inspection system) \\
\hline All Depositions and Photolithography & - Surface scan (to detect and to measure foreign particles) \\
\hline
\end{tabular}

\section*{Assembly Typical Production Process Flow Chart}

Key: \(\begin{aligned} & \text { 100\% operation or screening } \\ & 100 \% \text { operation with SPC } \\ & \\ & \quad \begin{array}{l}\text { In-process control (monitor) } \\ \text { Q.A. Gate inspection (sample acceptance) }\end{array}\end{aligned}\)

\section*{Material inspection} Starting materials are inspected following written specifications and records are maintained for traceability. Certified suppliers
supply STS materials.

\section*{Die separation}

Wafers are separated into individual dice and electrical rejects are removed

Visual screening*
Dice are inspected and selected at
high magnification.
Quality inspection
Each die lot is accepted before assembly (visual inspection of active surface).

Die attach
Wire bond

Precap visual*
Assembled but unsealed units are individually inspected using low and high power magnification.

Quality inspection
Each lot is accepted before sealing to verify compilance to precap inspection specifications.


\footnotetext{
* Omitted when the intrinsic quality meets the specified quality level.
** These reliability tests can be performed after step 18 on \(100 \%\) electrically tested samples (when requested).
}

\section*{In-Process Control During Assembly Process}

The table emphasizes the most important fabrication steps with the relevant SPC measures and/or monitors performed.
\begin{tabular}{|c|c|c|}
\hline Process Steps & Tests & Description \\
\hline 11 & Die Attach & MIL-STD-883 Method 2010 cond B (internal visual) and Method 2019 (die shear strength); CECC 90000 \\
\hline 12 & Wire Bond & MIL-STD-883 Method 2010 cond. B (internal visual) and Method 2011 cond. D (bond strength); CECC 90000 \\
\hline 14 & Quality Inspection & MIL-STD-883 Methods 2010 cond. B (internal visual); CECC 90000 \\
\hline 15 & Moulding and Stabilization Bake & - Visual and temperature process control \\
\hline 16 & Trim \& Form and Lead Finish & \begin{tabular}{l}
- Dimensions, thickness and contamination control \\
- Solderability control: \\
Aging as per groups B, C and D tests, subgroup 3 \(215 \pm 5^{\circ} \mathrm{C}\) for \(3 \pm 0.5 \mathrm{sec}\). (SMD only) \\
\(235 \pm 5^{\circ} \mathrm{C}\) for \(2 \pm 0.5 \mathrm{sec}\). \\
\(245 \pm 5^{\circ} \mathrm{C}\) for \(5 \pm 0.5 \mathrm{sec}\).
\end{tabular} \\
\hline 17 & Final Bake & For SMD only (according to internal specifications) \\
\hline 18 & Raw Line Inspection & \begin{tabular}{l}
External Visual \\
MIL-STD-883 Method 2009; CECC 90000 \\
Note: at this step some reliability tests (pressure pot, temperature cycling, life test etc.) are performed as a monitor, generally on a weekly basis, to have fast feedback on process behaviour (Real Time Control Tests)
\end{tabular} \\
\hline 20 & Group A Inspection & See relative table \\
\hline 21 & Groups B, C and D Tests & Performed on the product family representative types (by rotation); the results are extended to all the other devices of the same family according to the structure similarity concept \\
\hline 23 & Packing and Documentation Inspection & \begin{tabular}{l}
Inspection for: \\
- right quantity \\
- right type \\
- right boxing \\
- right labelling \\
- right documentation \\
- various
\end{tabular} \\
\hline
\end{tabular}

\section*{Group A Inspection - Finished Product Acceptance}
\begin{tabular}{|c|l|c|c|}
\hline Subgroup & \multicolumn{1}{|c|}{ Parameters } & \begin{tabular}{c} 
Minimum \\
Sample Size
\end{tabular} & \begin{tabular}{c} 
Acceptance \\
Number
\end{tabular} \\
\hline A1 & Visual and mechanical inspection & 315 & 0 \\
\hline A2 + A3 + A4 & Cumulative electrical and inoperative mechanical failures & 315 & 0 \\
\hline
\end{tabular}

\section*{Notes}
- This product acceptance is valid for standard production: for agreed customer programs other samplingplans can be applied.
- Specified temperature ranges according to SGS-THOMSON databooks

\section*{Groups B, C and D tests}

Every week or every three months on raw line and/or finished products
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 을
은
0
0
0 & Test Procedure &  &  & SGS-THOMSON Conditions &  &  & (1) \\
\hline 1 & Physical dimension & 2016 & 4.3 & Data Sheet Drawing & 2 & 0 & \\
\hline 2 & Resistance to solvents & 2015 & 4.4 & 1 minute immersion in solvent solution followed by 10 strokes with a hard brush as per MIL-STD method (the procedure shall be repeated 3 times) & 4 & 0 & \\
\hline 3 & Solderability & 2003 & 4.6.10 Cond 1 & \(215 \pm 5^{\circ} \mathrm{C} 3 \pm 0.5 \mathrm{sec}\). \(235 \pm 5^{\circ} \mathrm{C} 2 \pm 0.5 \mathrm{sec}\). \(245 \pm 5^{\circ} \mathrm{C} 5 \pm 0.5 \mathrm{sec}\). & 22 & 0 & (2) \\
\hline 4 & Operating Life Test or end point electrical parameters & 1005 & 4.8 & \begin{tabular}{l}
1000 h according to detail spec \\
as per device spec.
\end{tabular} & 45 & 0 & (3) \\
\hline 5 & \begin{tabular}{l}
Pressure pot \\
end point electrical parameters
\end{tabular} & - & - & \begin{tabular}{l}
\[
\mathrm{T} \mathrm{a}=121^{\circ} \mathrm{C}, 2 \mathrm{~atm}, 240 \mathrm{~h} \mathrm{~min} .
\] \\
as per device spec.
\end{tabular} & 22 & 0 & \\
\hline 6 & \begin{tabular}{l}
HAST (Highly \\
Accelerated Stress Test) \\
end point electrical parameters
\end{tabular} & - & 4.6.3 Cond2 & \begin{tabular}{l}
\(130^{\circ} \mathrm{C} / 85 \% \mathrm{RH}\) with bias \(\mathrm{t}=150 \mathrm{~h}\) according to detail specification \\
as per device spec.
\end{tabular} & 22 & 0 & \\
\hline
\end{tabular}

Notes.
(1) Sample can be increased according to LTPD table, till \(\mathrm{c}=2\)
(2) Aging of 8 h in steam vapor or 16 h at \(155^{\circ} \mathrm{C}\). Soldering temperature of \(215^{\circ} \mathrm{C}\) for SMD only.
(3) Ta such to have \(T_{j}=T_{J}\) max

\section*{Groups B, C and D tests}

Every six months on raw line and/or finished products
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \[
\begin{aligned}
& \text { O} \\
& 0 \\
& 00 \\
& 0 \\
& 0 \\
& 0
\end{aligned}
\] & Test Procedure &  &  & \begin{tabular}{l}
SGS-THOMSON \\
Test Conditions
\end{tabular} &  &  & \begin{tabular}{l}
\[
\begin{aligned}
& \text { 』 } \\
& \stackrel{0}{\mathbf{2}}
\end{aligned}
\] \\
(1)
\end{tabular} \\
\hline 1 & Lead integrity & & \[
\begin{gathered}
4.6 .12 \\
(2)
\end{gathered}
\] & Lead Fatigue Cond. B2 - dual-in-line packages: the leads shall be bent 3 times simultaneously for at least \(15^{\circ}\) permanent bend, returning then to the original position & 22 & 0 & (2) \\
\hline 2 & \begin{tabular}{l}
Temperature cycling \\
end point electrical parameters
\end{tabular} & 1010 & 4.6.8 & \begin{tabular}{l}
Cond C; 100 cycles
\[
\mathrm{T}_{\mathrm{a}}=-65 \text { to }+150^{\circ} \mathrm{C}
\] \\
as per device spec.
\end{tabular} & 22 & 0 & \\
\hline 3 & \begin{tabular}{l}
Umidity test \\
end point electrical parameters
\end{tabular} & - & 4.6.3 & \(85^{\circ} \mathrm{C} / 85 \% \mathrm{RH}\) with bias \(\mathrm{t}=1000 \mathrm{~h}\) according to detail specification as per device spec. & 45 & 0 & \\
\hline
\end{tabular}

Notes.
(1) Sample can be increased according to LTPD table, till \(\mathrm{C}=2\)
(2) Not for SMD

\section*{Groups B, C and D Reliability Tests \({ }^{(*)}\)}

Additional tests performed during qualification of \(\mathrm{GAL}^{\circledR}\) products:
\begin{tabular}{|l|l|l|}
\hline \multirow{2}{*}{ Test } & \multicolumn{2}{|c|}{ MIL-STD-883 C } \\
\cline { 2 - 3 } & \multicolumn{1}{|c|}{ Method } & \multicolumn{1}{c|}{ Condition } \\
\hline \begin{tabular}{l} 
Electrostatic \\
Discharge (ESD) \\
Tolerance
\end{tabular} & Human Body Model (HBM) 3015.7 & \begin{tabular}{l}
\(\mathrm{C}=100 \mathrm{pF} \mathrm{R}=1.5 \mathrm{KW}\) \\
\(\geq 2000 \mathrm{~V}\)
\end{tabular} \\
\hline \begin{tabular}{l} 
Latch-up \\
susceptibility
\end{tabular} & \begin{tabular}{l} 
Test instrument: Key Tek ZapMaster \\
\(\geq 500 \mathrm{~V}\)
\end{tabular} \\
\hline
\end{tabular}
(*) \(^{*}\) This is an additional test for GAL \({ }^{\circledR}\) only, and not yet adopted as a Company Standard

\section*{EUROPE}

\section*{DENMARK}

\section*{2730 HERLEV}

Herlev Torv, 4
Tel (45-42) 948533
Telex 35411
Telefax (45-42) 948694

\section*{FINLAND}

LOHJA SF-08150
Karjalankatu, 2
Tel (358-12) 15511 Telefax (358-12) 15566

\section*{FRANCE}

94253 GENTILLY Cedex
7 - avenue Gallient-BP 93
Tel (33-1) 47407575
Telex 632570 STMHQ
Telefax (33-1) 47407910

\section*{67000 STRASBOURG}

20, Place des Halles
Tel (33) 88755066
Telefax (33) 88222932

\section*{GERMANY}

6000 FRANKFURT
Gutleutstrasse 322
Tel (49-69) 237492-3
Telex 176997689
Telefax (49-69) 231957
Teletex 6997689=STVBP

\section*{8011 GRASBRUNN}

Bretonischer Ring 4
Neukeferloh Technopark
Tel (49-89) 46006-0
Telex 528211
Telefax (49-89) 4605454
Teletex \(897107=\) STDISTR

\section*{3000 HANNOVER 51}

Rotenburger Strasse 28A
Tel (49-511) 615960
Telex 175118418
Teletex 5118418 CSFBEH
Telefax (49-511) 6151243

\section*{5202 HENNEF}

Reuther Strasse 1A-C
Tel (49-2242) 6088
(49-2242) 4019/4010
Telefax. (49-2242) 84181

\section*{8500 NÜRNBERG 20}

Erlenstegenstrasse, 72
Tel (49-911) 59893-0
Telex 626243
Telefax (49-911) 5980701

\section*{7000 STUTTGART 31}

Mittlerer Pfad 2-4
Tel (49-711) 13968-0
Telex 721718
Telefax (49-711) 8661427

\section*{ITALY}

20090 ASSAGO (MI)
Vle Milanofiorı - Strada 4 - Palazzo A/4/A
Tel. (39-2) 892131 ( 10 linee)
Telex 330131-330141 SGSAGR
Telefax (39-2) 8250449
40033 CASALECCHIO DI RENO (BO)
ViaR Fucini, 12
Tel. (39-51) 591914
Telex 512442
Telefax (39-51) 591305

\section*{00161 ROMA}

Via A Torlonia, 15
Tel (39-6) 8443341
Telex 620653 SGSATE I
Telefax (39-6) 8444474

\section*{NETHERLANDS}

5652 AR EINDHOVEN
Meerenakkerweg 1
Tel (31-40) 550015
Telex 51186
Telefax (31-40) 528835

\section*{SPAIN}

08021 BARCELONA
Calle Platon, \(64^{\text {th }}\) Floor, \(5^{\text {th }}\) Door
Tel (34-3) 4143300-4143361
Telefax (34-3) 2021461

\section*{28027 MADRID}

Calle Albacete, 5
Tel (34-1) 4051615
Telex 46033 TCCEE
Telefax (34-1) 4031134

\section*{SWEDEN}

\section*{S-16421 KISTA}

Borgarfjordsgatan, 13-Box 1094
Tel (46-8) 7939220
Telex 12078 THSWS
Telefax (46-8) 7504950

\section*{SWITZERLAND}

1218 GRAND-SACONNEX (GENEVA)
Chemin Francois-Lehmann, 18/A
Tel (41-22) 7986462
Telex 415493 STM CH
Telefax (41-22) 7984869

\section*{UNITED KINGDOM and EIRE}

MARLOW, BUCKS
Planar House, Parkway
Globe Park
Tel (44-628) 890800
Telex 847458
Telefax (44-628) 890391

\section*{AMERICAS}

\section*{BRAZIL}

05413 SÃO PAULO
R Henrique Schaumann 286-CJ33
Tel (55-11) 883-5455
Telex (391)11-37988 "UMBR BR"
Telefax (55-11) 282-2367

\section*{U.S.A.}

NORTH \& SOUTH AMERICAN
MARKETING HEADQUARTERS
1000 East Bell Road
Phoenix, AZ 85022
(1-602) 867-6100
SALES COVERAGE BY STATE
ALABAMA
Huntsville - (205) 533-5995

\section*{ARIZONA}

Phoenix - (602) 867-6217

\section*{CALIFORNIA}

Santa Ana - (714) 957-6018
San Jose - (408) 452-8585

\section*{COLORADO}

Boulder (303) 449-9000
ILLINOIS
Schaumburg - (708) 517-1890
INDIANA
Kokomo - (317) 455-3500
MASSACHUSETTS
Lincoln - (617) 259-0300

\section*{MICHIGAN}

Livonia - (313) 462-4030
NEW JERSEY
Voorhees - (609) 772-6222

\section*{NEW YORK}

Poughkeepsie - (914) 454-8813

\section*{NORTH CAROLINA}

Raleigh - (919) 787-6555

\section*{TEXAS}

Carrollton - (214) 466-8844
FOR RF AND MICROWAVE POWER TRANSISTORS CON-
TACT
THE FOLLOWING REGIONAL
OFFICE IN THE US.A

\section*{PENNSYLVANIA}

Montgomeryville - (215) 361-6400

\section*{ASIA / PACIFIC}

\section*{AUSTRALIA}

NSW 2027 EDGECLIFF
Sulte 211, Edgecliff centre
203-233, New South Head Road
Tel (61-2) 3273922
Telex 071126911 TCAUS
Telefax (61-2) 3276176

\section*{HONG KONG}

\section*{WANCHAI}

22nd Floor - Hopewell centre
183 Queen's Road East
Tel (852-5) 8615788
Telex 60955 ESGIES HX
Telefax (852-5) 8656589

\section*{INDIA}

NEW DELHI 110001
LiasonOffice
62. Upper Ground Floor

World Trade Centre
Barakhamba Lane
Tel (91-11) 3715191
Telex 031-66816 STMI IN
Telefax (91-11) 3715192

\section*{MALAYSIA}

PULAU PINANG 10400
4th Floor - Suite 4-03
Bangunan FOP-123D Jalan Anson
Tel (04) 379735
Telefax (04) 379816

\section*{KOREA}

SEOUL 121
8th floor Shinwon Building
823-14, Yuksam-Dong
Kang-Nam-Gu
Tel (82-2) 553-0399
Telex SGSKOR K29998
Telefax (82-2) 552-1051

\section*{SINGAPORE}

SINGAPORE 2056
28 Ang Mo Kio - Industrial Park 2
Tel (65) 4821411
Telex RS 55201 ESGIES
Telefax (65) 4820240

\section*{TAIWAN}

TAIPEI
12th Floor
325, Section 1 Tun Hua South Road
Tel (886-2) 755-4111
Telex 10310 ESGIE TW
Telefax (886-2) 755-4008

\section*{JAPAN}

\section*{TOKYO 108}

Nissekı - Takanawa Bld 4F
2-18-10 Takanawa
Minato-Ku
Tel (81-3) 3280-4121
Telefax- (81-3) 3280-4131

Information furnished is belıeved to be accurate and reliable However, SGS-THOMSON Microelectronics assumes no responsability for the consequences of use of such informatıon nor for any infringement of patents or other rights of third parties which may result from its use No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all informations previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or system without express written approval of SGS-THOMSON Microelectronics.
```


[^0]:    ${ }^{*}$ V SS is the voltage applied to the GND pin

[^1]:    " Refer to Switching Test Conditoons".

    * Commercial Temperature range only
    *Industrial Temperature range only

[^2]:    * Please contact local Product Marketing for latest update on package / temperature range availability.

[^3]:    "One output at a time for a maximum duration of one second

[^4]:    " One output at a time for a maximum duration of one second.

[^5]:    One output at a time for a maxımum duration of one second

[^6]:    "One output at a time for a maximum duration of one second.

[^7]:    * Please contact local Product Marketing for latest update on package / temperature range availability.

