

# CD-ROM Driver with On-Chip SCSI Interface and Subcode Functions

# **Preliminary**

## **Functions**

CD-ROM ECC function, subcode read function, SCSI interface

#### **Features**

- On-chip SCSI interface (with built-in SCAM selection register)
- Supports 8× playback Using ×16 80-ns DRAMs
- Supports 4× playback Using ×16 80-ns DRAMs or ×8 70-ns DRAMs
- Transfer rates: 10 MB/s (synchronous), 5 MB/s (asynchronous) using ×16 80-ns DRAMs\*1
- Transfer rates: 8.467 MB/s (synchronous), 4.2336 MB/s (asynchronous) using ×8 70-ns DRAMs\*2
- Supports the connection of up to 32 Mb of buffer RAM (using DRAM)
- The user can freely set the CD main channel, C2 flag, and other areas in buffer RAM.
- Batch transfer function (transfers the CD main chan. 1) and C2 flag data in a single operation)
- Multi-block transfer function (automatically msfers multiple blocks in a single operation)
- High-speed transfer mode supports 10 B/s (synchronous) transfer rate using ×8 80-n. Dk. Ms
- Subcode ECC function


Note: 1. For speeds up to 8x/sr/eed, us a SSI master clock frequency of 20 MHz.

2. For speeds up to /x spee SSI master clock frequency of 16 ^^41 N Tz.

# Package Dimensions


unit: mm

#### 3182-QIP128E



nit: mrn

#### 3214-SQFP144



# Specificatio.

Absolute M  $_{xin}$ ,  $\eta$  , ating  $_{xi}$  at  $V_{SS} = 0$  V

Parc. er	Symbol	Conditions	Ratings	Unit
Maximum รบะกุปy veltage	V <sub>DD</sub> max	Ta = 25°C	-0.3 to +7.0	V
I/O voltages	$V_I, V_O$	Ta = 25°C	$-0.3$ to $V_{DD} + 0.3$	V
Allowable power dissipation	Pd max	Ta ≤ 70°C	450	mW
Operating temperature	Topr		-30 to +70	°C
Storage temperature	Tstg		-55 to +125	°C
Soldering heat resistance (pins only)		10 seconds	260	°C

# Allowable Operating Ranges at Ta = –30 to +70 $^{\circ}C,\,V_{SS}$ = 0 V

Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	$V_{DD}$		4.5	5.0	5.5	V
Input voltage range	V <sub>IN</sub>		0		$V_{DD}$	V


# DC Characteristics at $V_{SS}$ = 0 V, $V_{DD}$ = 4.5 to 5.5 V, Ta = –30 to +70 $^{\circ}C$

Parameter	Symbol	Applicable Pins* (See below)	min	0	may	Unit
Input high level voltage	V <sub>IH</sub> 1	All input ping other than (1) (2) and VTALCK	2.2			V
Input low level voltage	V <sub>IL</sub> 1	All input pins other than (1), (3), and XTALCK			0.8	V
Input high level voltage	V <sub>IH</sub> 2	RESET, IO0 to IO15, D0 to D7, RD, CS, WR, WFCK,	2.5			V
Input low level voltage	V <sub>IL</sub> 2	SBSO, SCOR (1)			0 s	V
Input high level voltage	V <sub>IH</sub> 3	Input pins (3), ACK, and ATN	2.0			V
Input low level voltage	V <sub>IL</sub> 3	input pins (3), ACK, and ATN			0.8	V
Output high level voltage	V <sub>OH</sub> 1	I <sub>OH</sub> 1 = -2 mA: All output pins except (2), (3) and XTALCK, IO0 to IO15, and D0 to D7	٤.			V
Output low level voltage	V <sub>OL</sub> 1	I <sub>OL</sub> 1 = 2 mA: All output pins except (2), (3), and XTALCK, IO0 to IO15, and D0 to D7			0.4	V
Output low level voltage	V <sub>OL</sub> 2	I <sub>OL</sub> 2 = 2 mA: INT1, INT0, and ZSWAI7. (open-drain outputs with pull-up resistors) (2)			0.4	V
Output low level voltage	V <sub>OL</sub> 3	$I_{OL}3 = 48 \text{ mA}: \overline{DB0}, \text{ to } \overline{DB7}, \overline{D3P}, \overline{BSY},  I'$ , $\overline{MS}$ SEL, $\overline{RST}$ , $\overline{REQ}$ , $C/D$ (3)			0.4	V
Input leakage current	IL	V <sub>I</sub> = V <sub>SS</sub> , V <sub>DD</sub> : All input pins	-25		+25	μΑ
Pull-up resistance	R <sub>UP</sub>	IO0 to IO15, D0 to D7 (N\(\bar{1}\)\(\overline{0}\), \(\overline{1}\), \(1	40	80	160	kΩ

# **SCSI Pin Input Characteristics**

Parameter	Symbol	undi ns	min	typ	max	Unit
Input threshold voltage	V <sub>t + t1</sub>	V -41 to 5 5 V		1.60	2.00	V
input tillesiloid voltage	$V_{t-t1}$	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	0.80	1.11		V
Hysteresis width	ΔV <sub>tt1</sub>	V <sub>DD</sub> = 5.0 V	0.41	0.49		V

# Sample Recommended Oscillator Circui



 $R_1=120~k\Omega$   $R_2=47~\Omega$  C I=30~pF I=30~pF Crystal oscillator frequencies: XTALCK0 = 16.9344 MHz and XTALCK1 = 20 MHz


 $R1=3.3\;k\Omega$ 

R2 = None

C1 = 5 pF

Crystal oscillator frequency: XTALCK0 = 33.8688 MHz
If third harmonic overtones appear when using a 33.8688 MHz frequency with the recommended circuit example, consult with the manufacturer of the crystal element, since detailed values of the circuit constants will be influenced by the printed circuit board.

#### **Block Diagram**



- Note: 1. WFCK, SBSC, SCOR
  2. BCK, SDATA LRCK, ( .PO
  3. <u>DBO</u> to <u>D37</u> DBP, BS <u>MSG</u>, & <u>T, RST</u>, FEC, I/O, C/D
  - 4.  $\overline{ACK}$ ,  $\overline{A'IN'}$
  - 5. ZRD ZWR, SU/ to SIA6, ZCS, CSC7RI2
  - 6. D0 to 27

  - 7. IOO to IO15 8. R/O to RA16 Zt. \cap 0, ZHAS1, ZCAS0, ZCAS1, ZOE, ZUWE, ZLWE

Note: 'OF to IO15 Ind 1 1 to 1416 are the same pins.

# Pin Functions (LC895125Q)

Type: I: Input pin, O: Output pin, B: Bidirectional pin, P: Power supply pin, NC: No connection pin

Pin No.	Symbol	Туре	Function
1	V <sub>DD</sub>	P	
2	V <sub>SS0</sub>	Р	
3	RA5	0	
4	RA6	0	
5	RA7	0	Address outputs for the buffer RAM
6	RA8	0	
7	RA9 (IO15)	В	Address outputs for the buffer RAM or data I/O pins
8	RA10 (IO14)	В	The pin circuits include pull-up resistors.
9	V <sub>SS0</sub>	Р	
10	RA11 (IO13)	В	
11	RA12 (IO12)	В	
12	RA13 (IO11)	В	Address outputs for the buffer RAM or data I/O pins
13	RA14 (IO10)	В	The pin circuits include pull-up resistors.
14	RA15 (IO9)	В	
15	RA16 (IO8)	В	
16	107	В	Buffer RAM data I/O. The pin circuit includes a pull-up resist .
17	V <sub>SS0</sub>	Р	25.00. 1.0 m. data iro. The pin eneal metado a pun apriodo.
18	IO6	В	
19	IO5	В	
20	103	В	
21	103	В	Buffer RAM data I/O.
22	103	В	The pin circuits include pull-up resistors.
23	102	В	
24	100	В	
25	V <sub>SS0</sub>	Р	
26	TEST0	ı	
27	TEST1	ı	
28	TEST2	ı	Test pins. These pins must be a necual o V <sub>SSO</sub> .
29	TEST3	ı	Tool pino. Thosp pino must be en colle to VSS0.
30	TEST4	ı	
31	ZRESET	ı	LSI reset. The LSI is cost on. 10 input.
32	V <sub>DD</sub>	Р	ESTITOS/L. TIL ESTI
33	V <sub>SS0</sub>	P	
34	CSCTRL	I	Selects action has no active-low for the microcontroller CS logic.
35	XTALCK0	1/	Crystal c illator inp
36	XTAL0	C	Crystol oscilla, output
37	V <sub>SS0</sub>	P	
38	D0	В	
39	D1	В	
40	D2	P	
41	D3		
42	D.4	Ь	Mic controller data signals
43	D5		
44	D6	В	
45	D7		
46		P	//
-17		0	WAIT signal output to the microcontroller
48	ZINTO	0	Interrupt request output to the microcontroller (ECC side. Set with a register.)
49	V <sub>DL</sub>	15	white a property of the mineral section of the sect
50	ZINT1	9	Interrupt request output to the microcontroller (SCSI side. Set with a register.)
	211477	<u> </u>	mentapt request output to the interesentation (even one). Out with a regioter.)

- Note: 1. NC pins must be left open. Do not connect any signal to these pins.

  2. Pin names that start with Z are negative-logic signals.

  3. V<sub>SS0</sub> is the logic system ground and V<sub>SS1</sub> is the SCSI interface ground.

  4. Applications that use DRAM must insert resistors in the CAS and RAS lines, connect capacitors between these lines and ground, and take any other measures necessary to prevent undershoot in the DRAM related circuits.
  - 5. Since these circuits include buffers that sink 48 mA, adequate noise prevention measures must be applied.

#### Continued from preceding page.

Type: I: Input pin, O: Output pin, B: Bidirectional pin, P: Power supply pin, NC: No connection pin

Pin No.	Symbol	Туре	Function
51	ZRD	I	Microcontroller data read signal input
52	ZWR	I	Microcontroller data write signal input
53	ZCS	- 1	Register chip select signal from the microcontroller
54	SUA0	I	
55	SUA1	I	
56	SUA2	- 1	
57	SUA3	- 1	Microcontroller register selection signals
58	SUA4	I	
59	SUA5	I	
60	SUA6	I	
61	V <sub>SS0</sub>	Р	
62	X1EN	I	Selection pin that must be set to 1 when XTALCK1 is used.
63	XTALCK1	I	SCSI block oscillator circuit input. Selected by X1EN.
64	XTAL1	0	SCSI block oscillator circuit output.
65	V <sub>DD</sub>	Р	
66	V <sub>SS1</sub>	Р	
67	DB0	В	SCSI connection
68	DB1	В	
69	V <sub>SS1</sub>	Р	
70	DB2	В	SCSI connection
71	DB3	В	
72	V <sub>DD</sub>	Р	
73	V <sub>SS1</sub>	Р	
74	DB4	В	SCSI connection
75	DB5	В	
76	V <sub>SS1</sub>	P	
77	DB6	В	SCSI connection
78	DB7	В	
79	V <sub>SS1</sub>	P	
80	DBP	В	SCSI connection
81	V <sub>SS1</sub>	P	
82	ATN	В	SCSI connection
83	V <sub>DD</sub>	P	
84	BSY	В	SCSI connection
85	ACK	B	
86	V <sub>SS1</sub>		
87	RST MSG	B B	SCO con. Tion
88		Ь	
89	V <sub>DD</sub>	B	
90	C/D		SCSi connection
91			1 //
93	V <sub>SS1</sub> VEQ	P	
93	I/O	В	SCSI cornection
95		B	
95	V <sub>SS1</sub>	P	
96	)D	P	
98		NC	
99	V	INC.	
100	V <sub>SS0</sub>	F	
100	V <sub>SS2</sub>	/_/	

- Note: 1. NC pins must be leff open. Do not connect any signal to these pins.

  2. Pin names that start with Z are negative-logic signals.

  3. V<sub>SS0</sub> is the logic system ground and V<sub>SS1</sub> is the SCSI interface ground.

  4. Applications that use DRAM must insert resistors in the CAS and RAS lines, connect capacitors between these lines and ground, and take any other measures necessary to prevent undershoot in the DRAM related circuits.
  - 5. Since these circuits include buffers that sink 48 mA, adequate noise prevention measures must be applied.

#### Continued from preceding page.

Type: I: Input pin, O: Output pin, B: Bidirectional pin, P: Power supply pin, NC: No connection pin

Pin No.	Symbol	Type	Function
101	V <sub>SS0</sub>	Р	
102		NC	
103		NC	
104	C2PO	I	
105	SDATA	I	CD DSP interface
106	BCK	- 1	OD BOI III. III. III. III. III. III. III.
107	LRCK	- 1	
108	MCK	0	Outputs the XTALCK0 frequency, or that frequency divided by 2.
109	V <sub>SS0</sub>	Р	
110	EXCK	0	
111	WFCK	I	Subcode I/O
112	SBSO	I	
113	$V_{DD}$	Р	
114	SCOR	I	Subcode I/O
115	V <sub>SS0</sub>	Р	
116	ZRAS0	0	Buffer RAM RAS signal output pin 0 (Normally, pin 0 is used
117	ZRAS1	0	Buffer RAM RAS signal output pin 1
118	ZCAS0	0	Buffer RAM CAS signal output pin 0 (Normally, pin 0 is
119	ZCAS1	0	Buffer RAM CAS signal output pin 1
120	ZOE	0	Buffer RAM output enable
121	ZUWE	0	Buffer RAM upper write enable
122	ZLWE	0	Buffer RAM lower write enable
123	V <sub>SS0</sub>	Р	
124	RA0	0	
125	RA1	0	
126	RA2	0	Buffer RAM address signal outpu
127	RA3	0	
128	RA4	0	

- Note: 1. NC pins must be left open. Do not connect any signal to these pin.

  2. Pin names that start with Z are negative-logic signals

  3. V<sub>SS0</sub> is the logic system ground and V<sub>SS</sub> is the SCS1. In rface ground.

  4. Applications that use DRAM must insert resistor. nd RAS lines, connect capacitors between these lines and ground, and take any other measures necessary to prevent undershoot in a DRAM relater circuits.

  5. Since these circuits include buffe is that sink 18 and attentions prevention measures must be applied.

# Pin Functions (LC895125W)

Type: I: Input pin, O: Output pin, B: Bidirectional pin, P: Power supply pin, NC: No connection pin

Pin No.	Symbol	Туре	Function
1	V <sub>SS0</sub>	Р	
2	V <sub>DD</sub>	Р	
3	V <sub>SS0</sub>	Р	
4	RA5	0	
5	RA6	0	
6	RA7	0	Buffer RAM address signal outputs
7	RA8	0	
8	RA9 (IO15)	В	Address outputs for the buffer RAM or data I/O pins
9	RA10 (IO14)	В	The pin circuits include pull-up resistors.
10	V <sub>SS0</sub>	Р	
11	RA11 (IO13)	В	
12	RA12 (IO12)	В	
13	RA13 (IO11)	В	Address outputs for the buffer RAM or data I/O pins
14	RA14 (IO10)	В	The pin circuits include pull-up resistors.
15	RA15 (IO9)	В	
16	RA16 (IO8)	В	
17	107	В	Buffer RAM data I/O. The pin circuit includes & pull-up resist
18	V <sub>DD</sub>	Р	Sales is all data for the pin should indicate in pin of total
19	V <sub>SS0</sub>	P	
20	- 550	NC	
21	106	В	
22	105	В	
23	104	В	
24	103	В	Buffer RAM data I/O.
25	102	В	The pin circuit includes a pull up resis
26	IO1	В	
27	100	В	
28	V <sub>SS0</sub>	P	
29	TEST0	ı	
30	TEST1	1	
31	TEST2	1	Test pins. These pin arrest is connected to V <sub>SSO</sub> .
32	TEST3	ı	os. p
33	TEST4	ı	
34	ZRESET	ı	L\$/ reset. T 3 11 is reset on a 0 i/1p/.t.
35	V <sub>DD</sub>	P	
36	V <sub>SS0</sub>	F	
37	V <sub>DD</sub>	P	
38	V <sub>SS0</sub>	Р	
39	CSCTRL	ı	elects a ve-high c. a.tive-low for the microcontroller CS logic.
40	XTALC/\0		Cr, cillator i/p).t
41	XT/\Lc		Cr tal oscillator cutput
42	V <sub>SSO</sub>	F	
43	D0		
44	D1	В	
45	D2		
46	3	В	
17		В	Mic ocontroller data signals
48	D5	В	
49	De	13	
50	D7	15	
		<del></del>	

- Note: 1. NC pins must be left open. Do not connect any signal to these pins.

  2. Pin names that start with Z are negative-logic signals.

  3. V<sub>SS0</sub> is the logic system ground and V<sub>SS1</sub> is the SCSI interface ground.

  4. Applications that use DRAM must insert resistors in the CAS and RAS lines, connect capacitors between these lines and ground, and take any other measures necessary to prevent undershoot in the DRAM related circuits.
  - 5. Since these circuits include buffers that sink 48 mA, adequate noise prevention measures must be applied.

#### Continued from preceding page.

Type: I: Input pin, O: Output pin, B: Bidirectional pin, P: Power supply pin, NC: No connection pin

			Type: 1. Input pin, C. Output pin, B. Blairectional pin, 1. 1 ower supply pin, 140. 140 connection pin
Pin No.	Symbol	Туре	Function
51	V <sub>SS0</sub>	Р	
52	ZSWAIT	0	WAIT signal output to the microcontroller
53	ZINT0	0	Interrupt request output to the microcontroller (ECC side. Set with a register.)
54	V <sub>DD</sub>	Р	
55	V <sub>SS0</sub>	Р	
56	ZINT1	0	Interrupt request output to the microcontroller (SCSI side. Set with a register)
57	ZRD	I	Microcontroller data read signal input
58		NC	
59	ZWR	I	Microcontroller data write signal input
60	ZCS	I	Input for the register chip select signal from the microcontroller
61	SUA0	I	
62	SUA1	I	
63	SUA2	I	
64	SUA3	I	Microcontroller register selection signals
65	SUA4	I	
66	SUA5	I	
67	SUA6	I	
68	V <sub>SS0</sub>	Р	
69	X1EN	I	Selection pin that must be set to 1 when \T/\LCK1 ir \ sed
70	XTALCK1	I	SCSI block oscillator circuit input. Selected by X1FN
71	XTAL1	0	SCSI block oscillator circuit output
72	V <sub>SS0</sub>	Р	
73	V <sub>DD</sub>	Р	
74	V <sub>SS1</sub>	Р	
75	DB0	В	
76	DB1	В	SCSI connection
77	V <sub>SS1</sub>	Р	// 5/ > //
78	DB2	В	
79	DB3	В	SCSI connection
80		NC	
81	V <sub>DD</sub>	Р	
82	V <sub>SS1</sub>	Р	
83	DB4	В	
84	DB5	В	SCS/ connect on
85	V <sub>SS1</sub>	Р	
86	DB6	В	
87	DB7	В	SCS <sup>1</sup>
88	V <sub>SS1</sub>	Р	
89	DBP	В	CSI cor. ection
90	V <sub>DD</sub>	Р	
91	V <sub>SS1</sub>		<b>A</b> //
92		N	
93	ĀTN	P	SCSI connection
94	$V_{DD}$	ρ	
95	BSY		2001
96	7,0	3	SC51 connection
57	74	Р	
98	RSi	В	2001
99	MSG	B	SCSI connection
100	V <sub>DD</sub>	F	
			L. De not connect any signal to those nice

- Note: 1. NC pins must be left open. Do not connect any signal to these pins.

  2. Pin names that start with Z are negative-logic signals.

  3. V<sub>SS0</sub> is the logic system ground and V<sub>SS1</sub> is the SCSI interface ground.

  4. Applications that use DRAM must insert resistors in the CAS and RAS lines, connect capacitors between these lines and ground, and take any other measures necessary to prevent undershoot in the DRAM related circuits.
  - 5. Since these circuits include buffers that sink 48 mA, adequate noise prevention measures must be applied.

Continued from preceding page.

Type: I: Input pin, O: Output pin, B: Bidirectional pin, P: Power supply pin, NC: No connection pin

		_	Type. I. Input pin, O. Output pin, B. Didnectional pin, F. Fower supply pin, No. No connection pin
Pin No.	Symbol	Туре	Function
101	SEL	В	SCSI connection
102	C/D	В	A
103	V <sub>SS1</sub>	Р	
104	REQ	В	SCSI connection
105	I/O	В	
106	V <sub>SS1</sub>	Р	
107	V <sub>DD</sub>	Р	
108	V <sub>SS0</sub>	Р	
109	V <sub>DD</sub>	Р	
110	V <sub>SS0</sub>	Р	
111		NC	
112	V <sub>SS0</sub>	Р	
113	V <sub>SS0</sub>	Р	
114	V <sub>SS0</sub>	Р	
115		NC	
116		NC	
117	C2PO	I	
118	SDATA	I	CD DSP interface
119	BCK	1	OD DOI IIILEHIACE
120	LRCK	1	
121	MCK	0	Outputs the XTALCKO frequency, of that frequency by did ded by 2.
122	V <sub>SS0</sub>	Р	
123	EXCK	0	
124	WFCK	I	Subcode I/O
125	SBSO	I	
126	V <sub>DD</sub>	Р	
127	V <sub>SS0</sub>	Р	
128	SCOR	I	Subcode I/O
129	V <sub>SS0</sub>	Р	
130		NC	
131	ZRAS0	0	Buffer PAM RAS signal outpoin 0 (Normally, pin 0 is used)
132	ZRAS1	0	Buffer RAM RAS sign. Sutput pin 1
133	ZCAS0	0	Bu'rer RAM C significant pin 0 ('Normally, pin 0 is used)
134	ZCAS1	0	/3uf er RAM signal output pin /
135	ZOE	0	Suffer R/ Moutput able
136	ZUWE	9	Buffer RAM L, or write enable
137	ZLWE	0	Buffer . M lower write en abl 3
138	V <sub>SS0</sub>	Р	
139	RA0	0	
140	RA1	0	
141	RA.2		Bu fer RAM addies signal outputs
142	RAS		
143	KA4	0	
144	V <sub>DD</sub>	P	
	<u> </u>		

- Note: 1. NC pins must be inflicted. In Do not connect any signal to these pins.

  7. Fin name in tail, th Z are negative-logic signals.

  8. V<sub>SS0</sub> is nellogic stem ground and V<sub>SS1</sub> is the SCSI interface ground.

  9. Application that ne DRAM must insert resistors in the CAS and RAS lines, connect capacitors between these lines and ground, and take any other measure necessary to prevent undershoot in the DRAM related circuits.

  9. Since these circuits include buffers that sink 48 mA, adequate noise prevention measures must be applied.

#### **Pin Functions**

- 1. SCSI Pins
  - BSY, ACK, MSG, SEL, REQ, ATN, I/O, C/D (input and output) SCSI bus control pins.
  - $\overline{DB0}$  to  $\overline{DB7}$ ,  $\overline{DBPB}$  (input and output) These are the SCSI data bus pins.
- 2. Microcontroller Interface Pins
  - ZCS (input)

Microcontroller chip select line

• CSCTRL (input)

Microcontroller chip select logic selection signal

High - ZCS is an active low signal.

Low - ZCS is an active high signal.

• ZRD, ZWR, SUA0 to SUA6 (input)

Microcontroller interface control signal

The SUA0 to SUA6 pins are used for addressing.

• ZSWAIT (output)

When the microcontroller accesses RAM, it must wait if this pin of

This is a built-in pull-up resistor open-drain output.

• D7 to D0 (input and output)

Microcontroller data bus. Pull-up resistors are built in.

• ZINT0, ZINT1 (output)

Interrupt request output to the microcontroller. A SC, 'side' terrupt can be output from ZINT1 by setting the C register (bit 7 in R11).

This is a built-in pull-up resistor open-drain outpo

#### 3. Buffer RAM Pins

• IO0 to IO15 (input and output)

Buffer RAM data bus. Pull-up resistors are wilt in. The I/O8 to IO15 pins have shared functions as the RA9 to RA16 pins.

This means that 16-bit PSFAM car of the usec.

• RA0 to RA16 (output)

Buffer RAM address lines. RAN have shared functions as the IO8 to IO15 pins.

This means that 16-bit PSRAM can, be used.

• ZRAS0, ZRAS1, (ZCS0), (ZCS) (output)

Buffer DRAM RAS ou uts. 1 rmally, ZRAS0 is used. However, when two 1-MB (64k × 16-bit) DRAM chips are used, the respective PRAT RAS pins are connected to ZRAS0 and ZRAS1. Connected to the CS pin if PSRAM is used.

• ZCASO, ZCAS1 (or put)

Buffer DRAM CAS outputs. Normally, ZCAS0 is used. However, when two 1-MB (64k × 16-bit) DRAM chips are used, the reconstruction of DRAM CAS pins are connected to ZCAS0.

• ZOE (output)

Buffer P ANT an atput signal

• ZUWE, . WE output)

Buffer RAM rite oveput signals. Connected to the corresponding pins on the RAM chip.

Leave ZUWE open if an 8-bit RAM is used.

### 4. Subcode Interface Fins

• EXCK, WFCK, SBSO, SCOR (input and output)

Subcode interface pins. Connecting a CD DSP using these pins allows the LC895125 to read in subcode data and transfer it to the host.

#### 5. CD DSP Data Pins

• BCK, SDATA, LRCK, C2PO (input)

The LC895125 reads in CD-ROM data over these pins connected to a CD DSP. C2PO is the C2 flag pin.

#### 6. Other Pins

• ZRESET (input)

Reset input to the LC895125. The LC895125 is reset by a low-level input.

This pin must be held low for a period of at least 1  $\mu$ s when power is first applied

• XTALCK0, XTAL0

The main clock for the ECC and SCSI blocks. These pins support frequencies from 16 344 to 25 MHz. When a double-frequency input is used, these pins accept frequencies up to 35 MHz.

Use a double-frequency input when a ceramic oscillator and DRAM are used.

(This is because the internal clock must have a 50% duty.)

An external clock may input to the XTALCK pin.

The SCSI block main clock can also be provided from XTALCK! and Y AL1 so specified by the setting of X1EN (pin 89).

• XTALCK1, XTAL1

The main clock for the ECC and SCSI blocks. These pins are enabled to oscillator operation by setting X1EN (pin 89). The LC895125 is designed so that the ECC and SCSI blocks and to be operated asynchronously.

This means that precise 10-MB/s synchronous transfers can a chieved by providing a 20-MHz input to XTALCK1 and XTAL1.

A ceramic oscillator may be used here since only the rising each if this signal is used.

In applications that do not use these pins, XTALCX1 must be tied  $V_{SS}$  and XTAL1 must be left open.

X1EN (input)

Set this pin to 1 to us use XTALCK1 and X/f AL1 for the SCS block main clock.

Set this pin to 0 to drive both the ECC and SCSI by Jok from XTALCKO and XTALO.

• MCK (output)

Outputs either the XTALCKO frequency or that . Quency divided by 2. This pin's output can also be stopped if desired.

- No products escribed of container herein are intended for use in surgical implants, life-support systems, aerospace equipment, and the like, the failure of which may firectly of indirectly cause injury, death or property loss.
- Anyor pu has g any products described or contained herein for an above-mentioned use shall:
  - ① / rept ful responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and districtor and all their officers and employees, jointly and severally, against any and all claims and litigation and all demages, cost and expenses associated with such use:
  - Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 1996. Specifications and information herein are subject to change without notice.