

40× Playback/16× Write CD-R/RW Encoder/Decoder IC with Built-in ATAPI Interface

Preliminary

BURN-Proof

Functions

- CD-ROM decoder/encoder functions
- CD decoder/encoder functions
- · Pit and wobble CLV servo
- · CAV audio functions
- ATAPI interface (include the register block)
- Subcode encoder/decoder functions
- · ATIP demodulator/ATIP decoder
- Write strategy function (CD-R/RW)

Features

- ECC and EDC correction/addition (decoding/encoding) for CD-ROM data.
- ECC error correction/addition (decoding/encoding) for subcode data
- Servo control implemented in a digital servo system (decoding/encoding)
- CLV servo control using ATIP data (encoding)
- ATIP decoding function and CRC check function (decoding/encoding)
- · CIRC code generation and addition and EFM modulation (encoding)
- CAV audio functions
- Provides high-precision CD-R/RW write strategy signal
- Built-in ATAPI interface (with Ultra DMA 33 support)
- Supports 40× decoding and 16× encoding.
 - Clock frequency: 33.8688 MHz
- Transfer rates: Up to 16.6 MB/s (when 32× IORDY used), up to 33 MB/s when Ultra DMA used. These values apply when 16-bit 45 ns EDO DRAM is used.

"BURN-Proof" stands for Proof against Buffer Under RuN error, not for proof against burning.


"BURN-Proof" is a trademark of SANYO Electric Co., Ltd.

- From 1 to 64 Mbits of buffer RAM can be used. (16-bit data bus EDO DRAM)
- The user can freely set up the CD main channel, C2 flag, and subcode areas in buffer RAM.
- Batch transfer function (Function for transferring the CD main channel, C2 flag, subcode, and other data in a single operation)
- Multi-transfer function (Function for automatically transferring multiple block to the host in a single operation)
- · CAV audio functions
- Supports Ultra DMA modes 0, 1, and 2.

Package Dimensions

unit: mm

3210-SQFP208



- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

$\label{eq:Specifications} \textbf{Absolute Maximum Ratings at } \mathbf{V}_{SS} = \mathbf{0} \ \mathbf{V}$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{DD} 5 max	Ta ≤ 25°C	-0.3 to +6.0	V
Supply voltage	V _{DD} 3 max	Ta ≤ 25°C	-0.3 to +4.6	V
I/O voltages	V _I 5, V _O 5	Ta ≤ 25°C	-0.3 to $V_{DD}5 + 0.3$	V
1/O voltages	V _I 3, V _O 3	Ta ≤ 25°C	-0.3 to $V_{DD}3 + 0.3$	V
Allowable power dissipation	Pd max	Ta ≤ 70°C	750	mW
Operating temperature	Topr		−30 to +70	°C
Storage temperature	Tstg		-55 to +125	°C
Soldering conditions (pins only)		10 seconds	260	°C

Allowable Operating Ranges at Ta = –30 to +70 $^{\circ}C,\,V_{SS}$ = 0 V

Parameter	Symbol Conditions	Ratings			Unit		
Falametei	Symbol		min	typ	max	Office	
[I/O cells, 5.0 V power supply]							
Supply voltage	V _{DD} 5		4.5	5.0	5.5	V	
Input voltage range	V _{IN}		0		V _{DD} 5	V	
[Internal cells, 3.3 V power supply]							
Supply voltage	V _{DD} 3		3.0	3.3	3.6	V	
Input voltage range	V _{IN}		0		$V_{DD}3$	V	

Electrical Characteristics at Ta = -30 to +70 $^{\circ}C,\,V_{SS}$ = 0 V, V_{DD} = 4.5 to 5.5 V

Parameter	Symbol	Conditions		Ratings		Unit
Farameter	Syllibol	Conditions	min	typ	max	
High-level input voltage	V _{IH}	TTI level inputer (1)	2.2			V
Low-level input voltage	V _{IL}	TTL level inputs: (1)			0.8	V
High-level input voltage	V _{IH}	TTL level inputs with built-in pull-up resistors: (4)	2.2			V
Low-level input voltage	V _{IL}	11 Liever inputs with built-in pull-up resistors. (4)			0.8	V
High-level input voltage	V _{IH}	TTL level Schmitt trigger inputs: (0), (7)	2.4			V
Low-level input voltage	V _{IL}	TTE level Scrimit trigger inputs. (0), (7)			0.8	V
High-level input voltage	V _{IH}	TTL level Schmitt trigger inputs	2.4			V
Low-level input voltage	V _{IL}	Built-in pull-up resistors: (9), (14)			0.8	V
High-level input voltage	V _{IH}	CMOS level inputs with built-in pull-up resistors: (10)	0.7 V _{DD}			V
Low-level input voltage	V _{IL}	OWOS level inputs with built-in pull-up resistors. (10)			0.3 V _{DD}	V
Analog input voltage	V _{ANI}	(11)	1/4 V _{DD}		3/4 V _{DD}	V
High-level output voltage	V _{OH}	$I_{OH} = -8 \text{ mA: } (3), (8)$	V _{DD} – 2.1			V
Low-level output voltage	V _{OL}	I _{OL} = 8 mA: (3), (8)			0.4	V
High-level output voltage	V _{OH}	I _{OH} = -2 mA: (2), (4), (6)	V _{DD} – 2.1			V
Low-level output voltage	V _{OL}	I _{OL} = 2 mA: (2), (4), (6)			0.4	V
Low-level output voltage	V _{OL}	I _{OL} = 2 mA: (5)			0.4	V
High-level output voltage	V _{OH}	I _{OH} = -8 mA: (7), (12), (14), (15)	V _{DD} – 2.1			V
Low-level output voltage	V _{OL}	I _{OL} = 24 mA: (7), (12), (14), (15)			0.4	V
Input leakage current	I _{IL}	V _I = V _{SS} , V _{DD} : (0), (1), (7), (9)	-10		+10	μΑ
Output leakage current	I _{OZ}	In the high-impedance output state: (2), (7), (8), (12), (13) (14), (15)	-10		+10	μΑ
Pull-up resistance	R _{UP}	(10)	50	100	200	kΩ
Pull-up resistance	R _{UP}	(4), (5)	40	80	160	kΩ
Pull-up resistance	R _{UP}	(9), (13), (14)	7	10	13	kΩ
Pull-up resistance	R _{UP}	(15)	7	10	13	kΩ

The applicable pin groups are listed on the following page.

Applicable Pins

[INPUT]

- $(0) \cdot \cdot \cdot \cdot \overline{CS}, \overline{RD}, \overline{WR}, WRITE, SUA0 to SUA7, \overline{RESET}, WOBBLE, \overline{CS1FX}, \overline{CS3FX}, \overline{DIOR}, \overline{DIOW}, \overline{HRST}$
- $(9) \cdot \cdots \cdot \overline{DMACK}$
- $(1) \cdot \cdots \cdot \text{TEST0}$ to TEST4
- $(10) \cdot \cdot \cdot \cdot FG$
- (11) · · · · · AD0, AD1, RREC, FE, TE, VREF, AD2, TES

[OUTPUT]

- $(2) \cdot \cdot \cdot \cdot \cdot PDS1$ to PDS3, DSLB
- (3)····· RA0 to RA9, CASO and CAS1, RASO to RAS2, LWE, UWE, OE, SSP2/1, RAPC, WAPC, H11T0, LDH, ATEST3/1, WDAT, NWDAT, EFMG, SHOCK, LOCK, EFMO, ATIPSYNC, ACRCNG, PCK2
- (6) · · · · · LDON
- $(12) \cdot \cdot \cdot \cdot \cdot INTRQ, \overline{IOCS16}$
- $(13) \cdot \cdot \cdot \cdot \cdot IORDY$
- (15) · · · · · DMARQ

[INOUT]


- $(4) \cdot \cdot \cdot \cdot \cdot D0$ to D7, IO0 to IO15
- $(5) \cdots \overline{INT0}$ and $\overline{INT1}$, \overline{SWAIT}
- $(7) \cdot \cdots \cdot D0$ to 15
- (8) · · · · · · BIDATA, BICLK
- $(14) \cdot \cdot \cdot \cdot DASP, \overline{PDIAG}$

Note: The XTAL0 pin is not specified in the DC characteristics.

The pull-up and pull-down resistors on pins (9), (13), (14), and (15) are disabled after a reset.


External Circuit for the PLL Circuit

1. Internal Reference Clock Oscillator Block




Symbol	Value (typ)	Unit
R1	4.7 k	Ω
R2	10 k	Ω
R3	200	Ω
C1	0.1 μ	F
C2	0.1 μ	F

2. Write Strategy Block



Symbol	Value (typ)	Unit
R4	4.7 k	Ω
R5	15 k	Ω
R6	220	Ω
C3	0.1 μ	F
C4	0.1 μ	F
C5	0.01 to 0.001	F

The analog V_{DD} and V_{SS} pins (pins 50, 51, 86, and 87) must be completely isolated from the logic system power supply and must not be influenced by fluctuations in the logic system power supply.



- *1 DSLB (pin96) to SUBSYNC (pin145), SHOCK (pin147) to PCK2 (pin155)
- *3 DD0 to DD15, DASP, PDIAG
- *4 CS1FX, CS3FX, DA0 to DA2, DIOR, DIOW, DMACK
- *5 DMARQ, HINTRQ, IOCS16, IORDY
- *6 \overline{RD} , \overline{WR} , SUA0 to SUA7, \overline{CS}
- *7 D0 to D7
- *8 IO0 to IO15
- *9 RA0 to RA9, $\overline{RAS0}$, $\overline{RAS1}$, $\overline{RAS2}$, $\overline{CAS0}$, $\overline{CAS1}$, \overline{OE} , \overline{UWE} , \overline{LWE}
- *10 WOBBLE
- *11 ATIPSYNC, BIDATA, BICLK
- *12 WRITE, SSP2/1, RAPC, WAPC, H11T0, LDH, ATEST3, ATEST1, WDAT, NWDAT, EFMG
- *13 LOUT, ROUT
- **1 HISIDE (WD25C32) is made by WESTERN DIGITAL.

Pin Functions

			Pin type		
I	Input	В	Bidirectional pin	NC	Not connected
0	Output	Р	Power supply	Α	Analog pin

Pin No.	Pin name	Туре	Pin function
1	V_{SS}	Р	Digital system ground (V _{SS})
2	RA4	0	
3	RA5	0	
4	RA6	0	OD DOM arradon/dasadar DDAM address lisas
5	RA7	0	CD-ROM encoder/decoder DRAM address lines
6	RA8	0	
7	RA9	0	
8	V _{DD}	Р	Digital system power supply (5 V)
9	V _{SS}	Р	Digital system ground (V _{SS})
10	IO0	В	
11	IO1	В	
12	IO2	В	CD-ROM encoder/decoder buffer RAM data lines
13	IO3	В	These pins have built-in pull-up resistors.
14	104	В	
15	IO5	В	
16	V _{DD}	Р	Digital system power supply (3.3 V)
17	V _{SS}	Р	Digital system ground (V _{SS})
18	IO6	В	
19	107	В	
20	IO8	В	CD-ROM encoder/decoder buffer RAM data lines
21	109	В	These pins have built-in pull-up resistors.
22	IO10	В	
23	V _{SS}	Р	Digital system ground (V _{SS})
24	V _{DD}	Р	Digital system power supply (3.3 V)
25	IO11	В	
26	IO12	В	OD DOM arradon/dasadanku#ar DAM data liina
27	IO13	В	CD-ROM encoder/decoder buffer RAM data lines
28	IO14	В	These pins have built-in pull-up resistors.
29	IO15	В	
30	ATIPSYNC	0	ATIP SYNC detection signal
31	BIDATA	В	
32	BICLK	В	ATIP demodulator signals
33	WOBBLE	I	
34	V _{DD}	Р	Digital system power supply (5 V)
35	V _{SS}	Р	Digital system ground (V _{SS})
36	ACRCNG	0	ATIP CRC result output signal
37	WRITE	I	Write strategy signal control input
38	SSP2	0	Servo sampling pulse output
39	SSP1	0	Servo sampling pulse output
40	RAPC	0	Laser control sampling pulse output
41	WAPC	0	Laser control sampling pulse output
42	H11T0	0	Running OPC sampling pulse

Continued from preceding page.

Pin No.	Pin name	Туре	Pin function
43	LDH	0	Recording laser diode control signal output
44	V_{DD}	Р	Analog system power supply (3.3 V)
45	V _{SS}	Р	Analog system ground (V _{SS})
46	ATEST3	0	RW output
47	ATEST1	0	Internal monitor test output
48	WDAT	0	Recording laser diode control signal output
49	NWDAT	0	Recording laser diode control signal output (WDAT inverted)
50	V_{DD}	Р	Analog system power supply (3.3 V)
51	V _{SS}	Р	Analog system ground (V _{SS})
52	V_{DD}	Р	Digital system power supply (5 V)
53	V_{SS}	Р	Digital system ground (V _{SS})
54	R1	I	
55	VCNT1	I	Write strategy analog signals
56	MDC1	0	white strategy analog signals
57	PD1	0	
58	SWAIT	0	Wait signal to the microcontroller
59	ĪNT0	0	Interrupt request signal outputs to the microcontroller
60	INT1	0	These are open-drain outputs with built-in pull-up resistors.
61	D0	В	
62	D1	В	
63	D2	В	Microcontroller data signal lines
64	D3	В	These pins have built-in pull-up resistors.
65	D4	В	
66	D5	В	
67	D6	В	
68	V_{DD}	Р	Digital system power supply (5 V)
69	V _{SS}	Р	Digital system ground (V _{SS})
70	D7	В	Microcontroller data signal line
71	SUA0	I	
72	SUA1	I	
73	SUA2	1	
74	SUA3	l	Command register selection address
75	SUA4	I	
76	SUA5	1	
77	SUA6	I	
78	SUA7	I	Chin calcut sizual input from the misrocontroller
79	CS RD	I	Chip select signal input from the microcontroller
80	WR		Data read signal input from the microcontroller
81 82	TEST0	'	Data write signal input from the microcontroller Test pin. This pin must be tied to V _{SS} .
83	VCNT	'	VCO control voltage
83	R	'	VCO control voltage VCO bias resistor connection
85	PD	0	Charge pump output
86	V _{DD}	P	Analog system power supply (3.3 V)
87	V _{DD} V _{SS}	P	Analog system power supply (3.3 v) Analog system ground (V _{SS})
88	TEST1	I I	Test pin. This pin must be tied to V _{SS} .
89	RESET	'	Reset input
90	XTALCK0	'	Crystal oscillator circuit input (33.8688 MHz)
30	ATALUNU	<u>'</u>	Orystal Oscinator Circuit Iriput (55.0000 IVITZ)

Continued from preceding page.

91	
93 V _{SS}	
94 V _{DD}	
95	
96	
97	
98 SLCIST2 I EFM slice level setting input 99 V _{SS} P Analog system ground (V _{SS}) 100 V _{DD} P Analog system power supply (3.3 V) 101 SLCO0 O 102 SLCO1 O EFM slice level output 103 SLCO2 O 104 V _{DD} P Digital system power supply (5 V) 105 V _{SS} P Digital system ground (V _{SS}) 106 SLCO3 O EFM slice level output 107 EFMIN I EFM slice level output 108 EFMIN2 I Test pin. This pin must be tied to V _{SS} 110 JITC O Jitter output 111 RPO O O 111 RPO O P/N balance adjustment 112 OPP I Phase comparator charge pump 114 PCKISTP I Phase comparator charge pump 115 V _{SS} P Analog system ground (V _{SS}) <	
98 SLCIST2 I 99 V _{SS} P Analog system ground (V _{SS}) 100 V _{DD} P Analog system power supply (3.3 V) 101 SLCO0 O EFM slice level output 103 SLCO2 O D 104 V _{DD} P Digital system power supply (5 V) 105 V _{SS} P Digital system ground (V _{SS}) 106 SLCO3 O EFM slice level output 107 EFMIN I EFM slice level output 108 EFMIN2 I EFM input 109 TEST4 I Test pin. This pin must be tied to V _{SS} 110 JITC O Jitter output 111 RPO O 112 OPP I 113 PCKISTF I Frequency comparator charge pump 114 PCKISTP I Phase comparator charge pump 115 V _{SS} P Analog system ground (V _{SS}) 116 V _{DD}	
100	
101	
102 SLCO1 O EFM slice level output	
103	
104 V _{DD} P Digital system power supply (5 V) 105 V _{SS} P Digital system ground (V _{SS}) 106 SLCO3 O EFM slice level output 107 EFMIN I EFM input 108 EFMIN2 I Test pin. This pin must be tied to V _{SS} 110 JITC O Jitter output 111 RPO O P/N balance adjustment 112 OPP I Phase comparator charge pump 114 PCKISTP I Phase comparator charge pump 115 V _{SS} P Analog system ground (V _{SS}) 116 V _{DD} P Analog system power supply (3.3 V) 117 PDO O Charge pump filter 118 PDS1 O Charge pump selection	
105	
106	
107	
108	
108	
110 JITC O Jitter output 111 RPO O P/N balance adjustment 112 OPP I P/N balance adjustment 113 PCKISTF I Frequency comparator charge pump 114 PCKISTP I Phase comparator charge pump 115 V _{SS} P Analog system ground (V _{SS}) 116 V _{DD} P Analog system power supply (3.3 V) 117 PDO O Charge pump filter 118 PDS1 O Charge pump selection	
111 RPO O 112 OPP I 113 PCKISTF I Frequency comparator charge pump 114 PCKISTP I Phase comparator charge pump 115 V _{SS} P Analog system ground (V _{SS}) 116 V _{DD} P Analog system power supply (3.3 V) 117 PDO O Charge pump filter 118 PDS1 O Charge pump selection	
112	
112 OPP I 113 PCKISTF I Frequency comparator charge pump 114 PCKISTP I Phase comparator charge pump 115 V _{SS} P Analog system ground (V _{SS}) 116 V _{DD} P Analog system power supply (3.3 V) 117 PDO O Charge pump filter 118 PDS1 O 119 PDS2 O Charge pump selection	
114 PCKISTP I Phase comparator charge pump 115 V _{SS} P Analog system ground (V _{SS}) 116 V _{DD} P Analog system power supply (3.3 V) 117 PDO O Charge pump filter 118 PDS1 O Charge pump selection	
115 V _{SS} P Analog system ground (V _{SS}) 116 V _{DD} P Analog system power supply (3.3 V) 117 PDO O Charge pump filter 118 PDS1 O 119 PDS2 O Charge pump selection	
116 V _{DD} P Analog system power supply (3.3 V) 117 PDO O Charge pump filter 118 PDS1 O Charge pump selection 119 PDS2 O Charge pump selection	
116 V _{DD} P Analog system power supply (3.3 V) 117 PDO O Charge pump filter 118 PDS1 O Charge pump selection 119 PDS2 O Charge pump selection	
118 PDS1 O 119 PDS2 O Charge pump selection	
119 PDS2 O Charge pump selection	
119 PDS2 O	
120 V _{DD} P Digital system power supply (3.3 V)	
121 V _{SS} P Digital system ground (V _{SS})	
122 PDS3 O Charge pump selection	
123 FR I VCO frequency setting	
124 TEST2 I Test pin. This pin must be tied to V _{SS} .	
125 TEST3 I Test pin. This pin must be tied to V _{SS} .	
126 CSS I Center servo input	
127 AD0 I AD input	
128 RREC I Optical signal discrimination input	
129 FE I FE input	
130 TE I TE input	
131 VREF I VREF input	
132 AD1 I AD input	
133 V _{SS} P Analog system ground (V _{SS})	
134 DA0 O DA output	
135 DA1 O DA output	
136 DA2 O DA output	
137 TDO O Tracking output	

Continued from preceding page.

Pin No.	Pin name	Туре	Pin function
138	V_{DD}	Р	Analog system power supply (5 V)
139	V _{SS}	Р	Analog system ground (V _{SS})
140	FDO	0	Focus output
141	SLDO	0	Sled output
142	SPDO	0	Spindle output
143	V _{SS}	Р	Digital system ground (V _{SS})
144	V_{DD}	Р	Digital system power supply (3.3 V)
145	SUBSYNC	0	Subcode SYNC signal
146	EFMG	0	Write gate signal
147	SHOCK	0	Shock detection signal
148	LOCK	0	PLL lock state output
149	DEF	I	Defect detection signal input
150	HFL	ı	Mirror detection signal input
151	TES	ı	Tracking zero cross signal input
152	EFMO	0	Post-binarization EFM signal output
153	LDON	0	Laser control
154	FG	I	FG input
155	PCK2	0	PCK output
156	V _{DD}	Р	Digital system power supply (5 V)
157	V _{SS}	Р	Digital system ground (V _{SS})
158	HRST	I	
159	DASP	В	
160	CS3FX	I	
161	CS1FX	I	
162	DA2	I	
163	DA0	I	
164	PDIAG	В	IDE interfere signals
165	DAI	I	IDE interface signals
166	ĪOCS16	0	
167	INTRQ	0	
168	DMACK	I	
169	IORDY	0	
170	DIOR	I	
171	DIOW	I	
172	V_{DD}	Р	Digital system power supply (5 V)
173	V _{SS}	Р	Digital system ground (V _{SS})
174	DMARQ	0	
175	DD15	В	
176	DD0	В	
177	DD14	В	IDE interface signals
178	DD1	В	
179	DD13	В	
180	DD2	В	
181	V _{SS}	Р	Digital system ground (V _{SS})
182	DD12	В	
183	DD3	В	IDE interface signals
184	DD11	В	

Continued from preceding page.

Pin No.	Pin name	Туре	Pin function		
185	DD4	В			
186	DD10	В			
187	DD5	В	IDE interface signals		
188	DD9	В			
189	DD6	В			
190	V _{DD}	Р	Digital system power supply (3.3 V)		
191	V _{SS}	Р	Digital system ground (V _{SS})		
192	DD8	В	IDE interface signals		
193	DD7	В	TIDE INTERFACE SIGNAIS		
194	RAS0	0			
195	RAS1	0	DRAM RAS signal outputs		
196	RAS2	0			
197	LWE	0	DRAM lower write enable		
198	V_{DD}	Р	Digital system power supply (3.3 V)		
199	V _{SS}	Р	Digital system ground (V _{SS})		
200	UWE	0	DRAM upper write enable		
201	CAS0	0	DRAM CAS signal output		
202	CAS1	0	DhAiri OAS signal dulput		
203	ŌĒ	0	DRAM output enable		
204	RA0	0			
205	RA1	0	CD-ROM encoder/decoder DRAM address lines		
206	RA2	0	OD-HOW encoder DHAW address lines		
207	RA3	0			
208	V _{DD}	Р	Digital system power supply (3.3 V)		

Pin Functions

<ATAPI Pins>

CS1FX (input)

Chip select signal that selects the command block register.

CS3FX (input)

Chip select signal that selects the control block register.

DA0 to DA2 (input)

Address for accessing the ATAPI interface registers.

DASP (input/output)

Drive 1 is output and drive 0 is input.

Signal used to indicate to drive 0 that drive 1 exists.

DD0 to DD15 (input/output)

16-bit data bus. This interface supports both 8-bit and 16-bit transfers.

DIOR (input)

Read strobe from the host.

DIOW (input)

Write strobe from the host.

DMACK (input)

Acknowledge signal from the host used during DMA transfers. Corresponds to the DMARQ request signal from the drive.

DMARQ (input)

Drive request signal used during DMA transfers.

HINTRQ (output)

Drive interrupt request signal to the host.

IOCS16 (output)

Signal asserted by the drive when the drive supports 16-bit transfers.

This signal is not asserted during DMA transfers.

IORDY (output)

Indicates that the drive is ready to respond. Used during data transfers.

This signal will be low when the drive is not ready.

PDIAG (input/output)

Signal asserted by drive 1 to indicate to drive 0 that diagnostics have completed.

HRST (input)

Reset signal from the host. The IDE interface is reset by a low-level input to this pin.

<Microcontroller Interface Pins>

CS (input)

Chip select signal from the microcontroller. The microcontroller interface is active when this pin is low.

RD, WR (input)

Connect the microcontroller read and write lines to these inputs.

SWAIT (input)

Wait signal output to the microcontroller. When accessing buffer RAM, the microcontroller must wait if this pin is low

SUA0 to SUA7 (input)

Internal register address lines

D0 to D7 (input)

Microcontroller data bus. These pins have built-in pull-up resistors.

INTO, INT1 (output)

Interrupt request signals output to the microcontroller. <u>INT1</u> can be set to output the ATAPI interrupt by setting INT1EN (Conf-R11 bit 7)

These are open drain outputs with built-in 80 k Ω (at room temperature, 5 V) pull-up resistors.

<Buffer RAM Pins>

I/O0 to I/O15 (input/output)

Buffer RAM data bus. These pins have built-in pull-up resistors.

RA0 to RA9 (output)

Buffer RAM address lines.

RASO, RAS1, RAS2 (output)

Buffer DRAM RAS outputs. Normally, $\overline{RAS0}$ is used. However, if two 16-Mbit DRAMs are used, connect the $\overline{RAS0}$ and $\overline{RAS1}$ lines to the RAS pins on the DRAMs. If four 16-Mbit DRAMs are used, connect the $\overline{RAS0}$, $\overline{RAS1}$, $\overline{RAS2}$, and \overline{LWE} lines to the RAS pins on the DRAMs.

CASO, CAS1 (output)

Buffer DRAM CAS outputs. Normally, $\overline{\text{CAS0}}$ is used. However, if two 16-Mbit DRAMs are used, connect the $\overline{\text{CAS0}}$ output to the CAS pins on the DRAMs. If 2-CAS type DRAMs are used, connect $\underline{\text{CAS0}}$ to $\underline{\text{UCAS}}$ and $\overline{\text{CAS1}}$ to LCAS.

OE (output)

Buffer RAM read output.

UWE, LWE (output)

Buffer RAM write outputs. Connect these to the corresponding pins. If 2-CAS type DRAMs are used, UWE must be connected. (Leave LWE open.)

1. Analog Interface Pins

RREC (input)

Optical discrimination input.

FE (input)

Focus error signal input.

TE (input)

Tracking error signal input.

VREF (input)

Input for the servo system reference voltage.

CSS (input)

Center servo input.

ADO, AD1 (input)

A/D converter auxiliary inputs.

DA0, DA1, DA2 (input)

D/A converter auxiliary inputs.

TES (input)

TES comparator input.

TDO (output)

Tracking control signal output.

FDO (output)

Focus control signal output.

SLDO (output)

Sled control signal output.

SPDO (output)

Spindle control signal output.

2. EFM Input Block Pins

EFMIN (input)

EFM signal input.

The high-frequency components of the RF signal acquired from the RF amplifier are cut with a capacitor, and this pin inputs that signal biased by the value of the SLCO0 to SLCO3 outputs passed through a low-pass filter.

EFMIN2 (input)

Used to change the time constant of the low-pass filter.

SLCIST1, SLCIST2 (input)

Slice level controller charge pump bias resistor connection.

SLCO0, SLCO1, SLCO2, SLCO3 (output)

Slice level controller charge pump outputs.

These levels bias the RF signal input to the EFMIN pin after being passed through a low-pass filter.

DSLB (output)

Slice level control PWM output.

EFMO (output)

Post-binarization EFM signal output. (For monitoring)

3. EFM Clock Generation Block Pins

FR (input)

EFM reproduction PLL VCO bias resistor connection.

PDO, PDS1, PDS2, PDS3 (output)

EFM reproduction PLL lag-lead filter connection.

PCKISTF (input)

EFM reproduction PLL frequency comparator charge pump bias resistor connection.

PCKISTP (input)

EFM reproduction PLL phase comparator charge pump bias resistor connection.

RPO (output)

P/N balance adjustment.

OPP (input)

P/N balance adjustment.

PCK2 (output)

EFM reproduction bit clock output.

4. Jitter Discrimination Pins

JITC (output)

Jitter output.

5. Spindle Speed Detection Pins

FG (input)

Input for the speed monitor signal from the spindle driver.

6. Audio Interface Pins

LOUT, ROUT (output)

Left and right channel audio signal outputs.

7. RF Amplifier Interface Pins

LDON (output)

RF amplifier interface.

8. Write Strategy Pins

WRITE, SSP2/1, RAPC, WAPC, H11T0, LDH, ATEST3, 1, WDAT, NWDAT (I/O)

Write strategy signal connections.

9. ATIP Decoder Related Pins

ATIPSYNC (output)

ATIP synchronization detection signal. (For monitoring)

BIDATA, BICLK (I/O)

Input mode: Input for the biphase data and biphase clock when an external ATIP demodulator is used.

Output mode: Output of the biphase data and biphase clock when the internal ATIP demodulator is used. (For monitoring)

WOBBLE (input)

Wobble signal input when the internal ATIP demodulator is used.

ACRCNG (output)

Outputs the result of the ATIP decoder CRC check. (For monitoring)

<Other Pins>

RESET (input)

The LC898093K reset input. A low level input resets the LC898093K.

This pin must be held low for at least 1 µs when power is first applied.

TEST4 to TEST0 (input)

Test inputs. These pins must be connected to ground.

XTALCKO (input), XTALO (output)

Drive these pins at 33.8688 MHz. This signal is used, without modification, as main clock for the CD-ROM encoder and decoder blocks, including the DRAM interface.

Consult the manufacturer of the oscillator element concerning the design of the oscillator circuit.

R, VCNT, PDO, R1, VCNT1, PD1, MDC1 (I/O)

Clock reproduction PLL circuit pins.

SUBSYNC (output)

Subcode SYNC output signal from the CIRC encoder during encoding. (For monitoring)

EFMG (output)

Outputs a high-level signal (5 V) during write operations.

SHOCK (output)

Outputs a high level (5 V) when a mechanical shock is detected during decodeing.

LOCK (output)

Outputs a high level (5 V) when the PLL circuit is locked.

DEF (input)

Inputs the defect detection signal.

HFL (input)

Inputs the mirror detection signal.

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of January, 2001. Specifications and information herein are subject to change without notice.