



Error Correction and AD PCM Playback LSI for CD-I Applications

Overview

The LC8954 is an error correction and AD PCM decoder LSI for CD-I applications, and integrates in a single chip selected functions from the Sanyo LC8951, LC8955 and LC8953 products. Of the hardware required for CD-I applications, the LC8954 integrates all of the CD player output peripheral circuits in a single chip.

Functions

The LC8954 can be roughly divided into three blocks.

- Error correction block
 - This block corrects the errors in the CD-ROM data output from the CD player block.
 - The CD-ROM data output from the CD player block is temporarily buffered in the LC8954 external SRAM. Error correction is performed automatically after one sector has been buffered. After error correction, a CPU interrupt is issued. The CPU checks that the error correction completed normally, and transfers data from the SRAM using the LC8954. Real time performance is achieved by pipelining the buffering, error correction, and data transfer operations.
 - Nominally error corrected (but actually not corrected) AD PCM data is transferred at the discretion of the CPU to the audio block.
 - Control of the buffering, error correction, and other functions is performed by register settings.
- AD PCM decoder block
 - Error corrected AD PCM data is transferred to the AD PCM decoder block (audio block) at the discretion of the CPU. Actually, data is read from the LC8954 external SRAM error correction area and written to the audio area. Then, the audio block begins playback by reading data from the audio area.
 - The LC8954 supports automatic playback of levels A, B, and C and stereo/mono signals based on subheader data.

- Expanded data is input to the audio processor circuit, and output to the D/A converter according to the gain value set in the LC8954 registers.
- The LC8954 can be directly connected to the Sanyo LC78835 and LC78835M (8× oversampling digital filter + D/A converter). CD-DA output from the audio pins is also supported by internal register settings.
- 68000 interface block
 - The LC8954 can be connected directly to a 68000 CPU.
 - The data output from the error correction block is output after being converted from an 8-bit to a 16-bit format. Similarly, the sound map written to the AD PCM block is written after being converted from a 16-bit to an 8-bit format.
 - The two pins ACK and RDY are provided for the interface to the DMA controller. Data can be transferred in single address mode, burst mode, or cycle stealing mode.

Features

- Can be directly connected to a 68000 CPU.
- Built-in DMA controller interface
- Built-in APU circuit that supports independent gain settings in four channels
- Can be directly connected to the Sanyo LC78835 and LC78835M (digital filter and D/A converter)
- Features from the LC8951 and LC8955 are inherited by the LC8954.
- Subcode interface on-chip
- External SRAM access from sub-CPU
- CMOS single voltage power supply: 5 V
- By combining features from the LC8951, LC8955, and portions of theLC8953 into one chip, the peripheral section of a CD player within a CD-I system can be constructed with just one chip.
- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co., Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Package Dimensions

unit: mm **3182-QFP128E**



Block Diagram



- Sig1: ZCSCDIC, A1 to 5, ZAS, ZUDS, ZLDS, R/W, ZHINT0, ZHINT1, ZDTACK, CPUCLK, CDPORT0, CDPORT1, ZDRQ0, ZDRQ1, ZACK0, ZACK1, ZRDY0, ZRDY1, ZDONE
- Sig2: MCK, WFCK, EXCK, SBSO, SCOR, C2PO, CEMPHAS, ADPCLK
- Sig3: LRCK, SDATA, BCK
- Sig4: SUA0 to 5, ZSWAIT, ZINT, RS, ZRD, ZWR, ZCS, SCPUCNT
- Sig5: ZROE, ZRWE
- Sig6: MBITSPL, MSPLFRQ, MSTEMON, MEMPHAS, SOC1, DACCK
- Sig7: OLRCK, ODATA, OBCLK
- Sig8: BUFFULL, DATAEMP, UNDFLOW
- Sig9: ZWAIT, ZSTEN, ZDTEN, ZHWR, ZHRD, ZCMD
- Sig10: SA0, SA1, ZAPCS, BUSY
- Sig11: NEW READ WRITE SIGNAL
- Sig12: INLRCK, INBCK, INDATA
- Sig13: EXTAL, XTAL, TEST0 to 2, ZRESET

Specifications Absolute Maximum Ratings at Ta = 25°C, V_{SS} = 0 V

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max		-0.3 to +7.0	V
Maximum input and output voltages	V _I V _O max		-0.3 to V _{DD} + 0.3	V
Allowable power dissipation	Pd max	Ta ≤ 70°C	600	mW
Operating temperature	Topr		-30 to +70	°C
Storage temperature	Tstg		-55 to +125	°C
Solder withstand temperature		For 10 seconds, and with only the pins immersed	260	°C

Allowable Operating Ranges at Ta = -30 to +70°C, V_{SS} = 0 V

D	Symbol	Conditions	Ratings			
Parameter			min	typ	max	Unit
Supply voltage	V _{DD}		4.5	5.0	5.5	V
Input voltage range	V _{IN}		0		V _{DD}	V

Electrical Characteristics DC Characteristics at Ta = -30 to $+70^{\circ}$ C, V_{SS} = 0 V, V_{DD} = 4.5 to 5.5 V

	Symbol	Conditions				
Parameter			min	typ	max	Unit
Input high level voltage	V _{IH} 1	TTL level: all input pins other than (1), (2), and EXTAL	2.2			V
Input low level voltage	V _{IL} 1	TTL level: all input pins other than (1), (2), and EXTAL			0.8	v
Input high level voltage	V _{IH} 2	TTL level, Schmitt: (1)	2.5			V
Input low level voltage	V _{IL} 2	TTL level, Schmitt: (1)			0.6	V
Input high level voltage	V _{IH} 3	TTL level, built-in pull-up resistor: (2)	2.5			V
Input low level voltage	V _{IL} 3	TTL level, built-in pull-up resistor: (2)			0.6	V
Output high level voltage	V _{OH} 1	$I_{OH} = -3$ mA: All output pins other than (3), (4) and XTAL	3.5			v
Output low level voltage	V _{OL} 1	I _{OH} = 3 mA: All output pins other than (3), (4) and XTAL			0.4	v
Output high level voltage	V _{OH} 2	I _{OH} = -6 mA: (3)	2.4			V
Output low level voltage	V _{OL} 2	I _{OL} = 6 mA: (3)			0.4	V
Output low level voltage	V _{OL} 3	I _{OL} = 3 mA, open drain, built-in pull-up resistor: (4)			0.4	V
Input leakage current	١	$V_1 = V_{SS}, V_{DD}$: All input pins other than (2)	-25		+25	μA
Output leakage current	I _{OZ}	When in high impedance output mode: CDPORT0, CDPORT1, and D0 to D15	-100		+100	μA
Pull-up resistance	R _{UP}	(2), (4)	10	20	40	kΩ

Note: (1) WFCK, SBSO, SCOR, ZRESET, ZUDS, ZLDS, ZAS, R/W, ZACK0, ZACK1, ZRD, ZWR, ZCS

(1) Whick, Object, Object, 2010,

Pin Assignment

Type: I: Input pin, O: Output pin, B: Bi-directional pin, P: Power supply pin

Pin No.	Pin	Туре	Function
1	V _{DD}	Р	
2	MSTEMON	0	
3	MEMPHAS	0	
4	MBITSPL	0	Audio block monitor
5	MSPLFRQ	0	
6	OLRCK	0	
7	ODATA	0	D/A converter output
8	OBCLK	0	
9	SOC1	0	Output corresponding to the LC78835 or LC78835M
10	DACCK	0	16.9344 MHz (level A or B) or 8.4672 MHz (level C) output
11	RA0	0	
12	RA1	0	
13	RA2	0	PAM address outsuits
14	RA3	0	טוידיין מטטובאס טעולאנא
15	RA4	0	
16	RA5	0	
17	V _{SS}	Р	
18	RA6	0	
19	RA7	0	
20	RA8	0	
21	RA9	0	RAM address outputs
22	RA10	0	
23	RA11	0	
24	RA12	0	
25	ADPCLK	I	AD PCM block clock input

Continued on next page.

LC8954

Continued from preceding page.

Continued	from preceding page.		Type: I: Input pin, O: Output pin, B: Bi-directional pin, P: Power supply pin	
Pin No.	Pin	Туре	Function	
26	RA13	0		
27	RA14	0	RAM address outputs	
28	RA15	0		
29	ZRWE	0	RAM write enable	
30	ZROE	0	RAM read enable	
31	IO0	В		
32	IO1	В	Data burier RAM data I/O	
33	V _{SS}	Р		
34	IO2	В		
35	IO3	В		
36	IO4	В	Data buffer RAM data I/O	
37	IO5	В		
38	IO6	В		
39	107	В		
40	ERA	В	Data buffer RAM erasure flag I/O	
41	EXTAL	I	Crystal oscillator connection	
42	XTAL	0		
43	TEST0	I		
44	TEST1	I	Test pins: Normally tied low	
45	TEST2	I		
46	MCK	0		
47	LRCK	I	CD-DSP connection	
48	SDATA	I		
49	V _{DD}	Р		
50	BCK	I	CD-DSP connection	
51	C2PO	I		
52	WFCK	I	Subcode I/O	
53	EXCK	0		
54	SBSO			
55	SCOR	1		
56	CEMPHAS		Connects to the CD-DSP EMPHASIS pin	
57	SD0	B		
58	SD1	B		
59	SD2			
60	SD3	<u>ь</u>	Sub-CPU data signal pins: Built-in pull-up resistors	
60	SD4	<u>Р</u>		
62	SD6	D		
64	5D0 SD7			
65	Vas	 P		
66	*DD ZBESET	г 	Reset nin: Hold low for at least 1 us	
67	SCPLICNT		Sub-CPILI/E selection	
68	SUA0	1		
69	SUA1	· ·		
70	SUA2			
71	SUA3	I	Sub-CPU register selection address	
72	SUA4	I		
73	SUA5	I		
74	ZSWAIT	0	Sub-CPU wait signal	
75	ZINT	0	Sub-CPU interrupt signal	
76	RS (ALE)		Internal register set	
77	ZRD		Sub-CPU read	
78	ZWR	1	Sub-CPU write	
79	ZCS	1	Sub-CPU chip select	
80	D0	В	Host CPU data bus	
-			1	

Continued on next page.

LC8954

Continued from preceding page.

			Type: I: Input pin, O: Output pin, B: Bi-directional pin, P: Power supply pin
Pin No.	Pin	Туре	Function
81	V _{SS}	Р	
82	D1	В	
83	D2	В	Llast CDL data hua
84	D3	В	Host GPU data dus
85	D4	В	
86	V _{SS}	Р	
87	V _{DD}	Р	
88	D5	В	
89	D6	В	Llast CDL data hua
90	D7	В	HOST CPO data bus
91	D8	В	
92	V _{SS}	Р	
93	D9	В	
94	D10	В	Host CPI I data hus
95	D11	В	I IUSI OF O UAIA DUS
96	D12	В	
97	V _{SS}	Р	
98	D13	В	
99	D14	В	Host CPU data bus
100	D15	В	
101	ZHINT0	0	Host CPU interrupt
102	ZUDS	I	High-order data strobe input
103	ZLDS	I	Low-order data strobe input
104	ZAS	I	Address strobe signal
105	ZCSCDIC	I	Chip select from the host CPU
106	A1	Ι	
107	A2	I	
108	A3	I	Host CPU address
109	A4	I	
110	A5	I	
111	R/W	I	Read/write input
112	ZDTACK	В	Data acknowledge signal
113	V _{DD}	Р	
114	CPUCLK	I	CPU clock input
115	CDPORT0	В	General-purpose I/O signals
116	CDPORT1	В	
117	ZHINT1	0	Host CPU interrupt
118	ZDONE	В	DMA transfer pin: Open drain with built-in pull-up resistors
119	ZACK0	1	
120	ZACK1	1	
121	ZRDY0	0	For DMA transfer pins
122	ZRDY1	0	· · · ·
123	ZDRQ0	0	
124	ZDRQ1	0	
125	BUFFULL	0	
126	DATAEMP	0	SRAM status
127	UNDFLOW	0	
128	INIT	I	Gain control register initialization input

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 1998. Specifications and information herein are subject to change without notice.