


1130 - 4051

MOS Memory

1994



Video RAM

ALL AMERICAN 230 Devcon Dr. San Jose, CA 95112 408 441-1300 800-222-6001

PRINTED IN KOREA

Circuit diagrams utilizing SAMSUNG products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of SAMSUNG or others. SAMSUNG reserves the right to change device specifications.




TABLE OF CONTENTS

I. FUNCTION GUIDE	11
-------------------	----


II. VIDEO RAM DATA SHEETS

1.	KM428C64 · · · · · · · · · M/F, 64Kx8 · · · · · · · · · · 17
2.	KM424C257 ······E/F, 256Kx4 ······44
3.	KM428C128 · · · · · · · · · E/F, 128Kx8 · · · · · · · · · · · · · · · · · · ·
4.	KM428C/V256 ·······E/F, 256Kx8 ······114
5.	KM428C/V257 ······F/F(EDO), 256Kx8 ······155
6.	KM428C/V258 ·······F/F(EDO, 2WE), 256x8 ······199
7.	KM4216C/V255 · · · · · · · · · F/F(2WE), 256Kx16 · · · · · · · · · · · · 244
8.	KM4216C/V256 · · · · · · · · · F/F(EDO, 2WE), 256Kx16 · · · · · · · 284
9.	KM4216C/V257 ······F/F(2CAS), 256Kx16 ·······326
10.	KM4216C/V258 ······F/F(EDO, 2CAS), 256Kx16 ······367

Ę.




FUNCTION GUIDE 1



MEMORY ICs

Video RAM



†† Under Development



Video RAM

Capacity	Part Number	Orgnization	Speed(ns)	Technology	Features	Package	Remark
256K	KM424C64	64K×4	100/120	CMOS	M/F	24Pin DIP/ZIP	NOW
512K	KM428C64	64K×8	70/80/100	CMOS	M/F	40PIN SOJ	NOW
1M	KM424C256A	256K×4	60/70/80	CMOS	M/F	28Pin ZIP/SOJ	NOW
	KM424C257	256K×4	60/70/80	CMOS	E/F	28Pin ZIP/SOJ	NOW
	KM428C128	128K×8	60/70/80	CMOS	E/F	40Pin SOJ/TSOP- I	NOW
2M	KM428C256	256K×8	60/70/80	CMOS	E/F	40Pin SOJ/TSOP- I	NOW
	KM428V256	256K×8	70/80	CMOS	E/F(3.3V)	40Pin SOJ/TSOP- I	NOW
	KM428C257	256K×8	60/70/80	CMOS	Ê/F	40Pin SOJ/TSOP- I	NOW
	KM428C258	256K×8	60/70/80	CMOS	F/F	40Pin SOJ/TSOP- I	NOW
4M	† KM4216C256	256K×16	60/70/80	CMOS	F/F	64Pin SSOP/TSOP- I	2Q '94

*:	New	Product	t : Under Develop	ment



Video RAM

Density	Feature	Organization	Samsung	Micron	Toshiba	NEC	Hitachi	Ti
256K	Minimum	64K×4	KM424C64	MT42C4064		μPD41264	HM53461(2)	TMS4461
						μPD42264		
512K	Minimum	64K×8	KM428C64					
	Minimum	256K×4	KM424C256		TC524256	μPD42273	HM534251	TMS44C250
			KM424C256A		TC524256A		HM534251A	SMJ44C250
					TC524256B		HM534252	
					TC524257			
		128K×8			TC528126A		HM538121	TMS48C121
1M					TC528126B		HM538121A	
	Extended	256K×4	KM424C257	MT42C4256	TC524258A	μPD42274		TMS44C251
				MT42C4255	TC524258B		HM534253A	SMJ44C251
					TC524259B			SMJ44C251A
		128K×8	KM428C128	MT42C8128	TC528128A	μPD42275		
				MT42C8128	TC528128B		HM538123A	
					TC528129B			
	Extended	256K×8	KM428C256	MT42C8255				
2M								
	Full	256K×8	KM428C257	MT42C8256	TC528267	μPD482234	HM538253	
			KM428C258	MT42C8254		μPD482235		
4M	Full	256K×32	KM4216C256	MT42C256K16A1				




1


MEMORY ICs

FUNCTION GUIDE

VRAM







64K X 8 Bit CMOS Video RAM FEATURES

- Dual port Architecture 64K x 8 bits RAM port 256 x 8 bits SAM port
- · Performance range :

Speed Parameter	-7	-8	-10
RAM access time (tRAC)	70ns	80ns	100ns
RAM access time (tcac)	20ns	20ns	25ns
RAM cycle time (tRc)	130ns	150ns	180ns
RAM page mode cycle (tpc)	45ns	50ns	60ns
SAM access time (tsca)	20ns	20ns	25ns
SAM cycle time (tscc)	25ns	25ns	30ns
RAM active current	85mA	80mA	70mA
SAM active current	45mA	40mA	40mA

- · Fast Page Mode
- · RAM Read, Write, Read-Modify-Write
- · Serial Read and Serial Write
- · Read Transfer and Write Transfer
- Real time read transfer capability
- · Write per bit masking on RAM write cycles
- CAS-before-RAS, RAS-only and Hidden Refresh Common Data I/O Using three state RAM Output
- control
- All Inputs and Outputs TTL Compatible
- · Refresh: 256 Cycle/4ms
- \cdot Single +5V \pm 10% Supply Voltage
- Plastic 40-Pin 400 mil SOJ

PIN CONFIGURATION (TOP VIEWS) 40 Pin 400 mil SOJ

SC 1		1	VSS1
	l C		
SDQ0 2			SDQ7
SDQ1 3			SDQ6
SDQ2 4			SDQ5
SDQ3 5		36	SDQ4
DT/OE 6		35	SE
Wo/DQ0 7		34	W7/DQ7
W1/DQ1 8		33	W6/DQ6
W2/DQ2 9		32	W5/DQ5
W3/DQ3 10		31	W4/DQ4
VCC1 11		30	VSS ₂
WB/WE 12		29	N.C.
N.C. 13		28	N.C.
RAS 14		27	CAS
N.C. 15		26	N.C.
N.C. 16		25	Ao
A6 17		24	Aı
A5 18		23	A2
A4 19		22	Аз
VCC2 20		21	A7

GENERAL DESCRIPTION

The Samsung KM428C64 is a CMOS 64K x 8 bit Dual Port DRAM. It consists of a 64K x 8 dynamic random access memory (RAM) port and 256 x 8 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 256 bit rows of 2048 bits. It operates like a conventional 64K x 8 CMOS DRAM. The RAM port has a write per bit mask capability.

The SAM port consists of four 256 bit high speed shift registers that are connected to the RAM array through a 2048 bit data transfer gate. The SAM port has serial read and write capabilities.

Data may be internally transferred bi-directionally between the RAM and SAM ports using read or write transfers.

Refresh is accomplished by familiar DRAM refresh modes. The KM428C64 supports RAS-only, Hidden, and CAS -before-RAS refresh for the RAM port. The SAM port does not require refresh.

All inputs and I/O's are TTL level compatible. All address lines and data inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.




PIN DESCRIPTION

Symbol	Туре	Description
RAS	IN	Row Address Strobe. $\overline{\text{RAS}}$ is used to clock in the 9 row bits for another input signal. The RAM port is placed in standby mode when the $\overline{\text{RAS}}$ control is held "High"
CAS	IN	Column Address Strobe. $\overline{\text{CAS}}$ is used to clock in the 9 column address bits as a strobe for the DSF inputs
ADDRESS	IN	Address inputs for the DRAM operation, these inputs are multiplexed and clocked by RAS and CAS to select one 16-bit word out of the 262,144 available. 9 row address bits are latched on the falling edge of the row address strobe(RAS) and the following nine column address bits are latched on the falling edge of the column address strobe(CAS).
WB/WE	IN	The $\overline{\text{WB/WE}}$ input is a multifunction pin. when $\overline{\text{WB/WE}}$ is "High" at the falling edge of $\overline{\text{RAS}}$, during RAM port operation, it is used to write data into the memory array in the same manner as a standard DRAM. When $\overline{\text{WB/WE}}$ is "Low" at the falling edge of $\overline{\text{RAS}}$, during RAM port operation, the W-P-B function is enabled.
DT/OE	IN	The DT/OE input is also a multifunction pin. Enables an internal Transfer operation at the falling edge of RAS when Transfer enable.
SE	IN	In a serial read cycle, \overline{SE} is used as an output control. When \overline{SE} is "High", Serial access is disabled, however, the serial address pointer location is still incremented when SC is clocked even when \overline{SE} is "High"
Wi/DQi	IN/OUT	Data I/O for DRAM access. These pins act as inputs for Mask and register load cycles, DQ Mask and Column Mask for BW.
SC	IN	Clock input to the serial address counter and data latch for the SAM register
SDQi	IN/OUT	Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent read, write or pseudo write transfer cycle.
Vcc	SUPPLY	Power supply
Vss	SUPPLY	Ground
NC		No Connection



FUNCTIONAL BLOCK DIAGRAM





2

FUNCTION TRUTH TABLE

Mnemonic	Inemonic RAS			Address*1		DQi Input ^{*2}		Write		
Code	CAS	DT/OE	WE	SE	RAS	CAS	RAS	CAS/WE	Mask	Function
CBR	0	X	х	Х	Х	Х	х	-	·	CBR Refresh
ROR	1	1	х	Х	Row	-	х		_	RAS-Only Refresh
RW	1	1	1	Х	Row	Col.	х	Data	No	Normal DRAM R/W(No Mask)
RW/NM	1	1	0	Х	Row	Col.	WMi	Data	Use	Masked DRAM Write(New Mask)
RT	1	0	1	Х	Row	Тар	х	Х	_	Read Transfer
PWT	1	0	0	1	Row ^{∗3}	Тар	x	X	-	Pesudo Write Transfer

X: Don't Care, -: Not Applicable, Tap: SAM Start(column)Address Note

*1 : These column show what must be present on the $A_0 \sim A_7$ inputs at the falling edge of RAS and CAS.

*2 : These column show what must be present on the DQ0~DQ7 outputs at the falling edge of RAS, CAS or WB/WE, whichever is later.

*3 : The Row that is addressed will be refreshed.



ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	VIN,VOUT	-1 to + 7.0	V
Voltage on Supply Relative to Vss	Vcc	-1 to + 7.0	V
Storage Temperature	Tstg	-55 to + 150	r
Power Dissipation	Po	1	w
Short Circuit Output Current	los	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to Vss, TA=0 to 70° C)

ltem	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	v
Input High Voltage	Viн	2.4	-	Vcc+1V	V
Input Low Voltage	VIL	- 1.0	-	0.8	v

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

	Baramatar (DA)		SAM port	Symbol	к	M428C64		11
	Parameter (RAI	SAM port	Symbol	-7	-8	-10	Unit	
	g Current*	Standby	Icc1	85	80	70	mA	
(RAS an	d CAS Cycling @ tR	C=min)	Active	Icc1A	130	120	110	mA
Standby	RAS, CAS, DT/OE,	SE = VIH, SC= VIL	Standby	ICC2	5	5	5	mA
Current		\overline{SE} = VIL, SC= Cycling	Active	Icc2A	45	40	40	mA
	RAS Only Refresh Current*			Іссз	85	80	70	mA
(CAS=VII	H, RAS Cycling @ tRC	C=min)	Active	ІссзА	130	120	110	mA
	ge Mode Current*		Standby	ICC4	65	60	50	mA
(RAS=Vit	, CAS Cycling @ tPC	=min)	Active	Icc4A	110	100	90	mA
CAS-Bef	ore-RAS Refresh Curr	rent*	Standby	ICC5	85	80	70	mA
(RAS an	d CAS Cycling @ tR	C=min)	Active	Icc5A	130	120	110	mA
Data Tra	insfer Current*		Standby	Icce	115	110	100	mA
(RAS an	(RAS and CAS Cycling @ tRC=min)			Icc6A	160	150 _	140	mA

*NOTE: Real values are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as average current.

In Icc1, Icc3, Icc6, address transition should be changed only while RAS=VIL

In Icc4 address transition should be changed only once while $\overline{CAS} = V_{H}$.



INPUT/OUTPUT CURRENT (Recommended operating conditions unless otherwise noted.)

ltem	Symbol	Min	Max	Unit
Input Leakage Current (Any Input $0 \le V_{IN} \le V_{CC} + 0.5V$, all other pins not under test=0 volts)	liL.	-10	10	μA
Output Leakage Current (Data out is disabled, $0V\!\leq\!Vout\!\leq\!Vcc$)	loL	-10	10	μA
Output High Voltage Level (RAM Іон=-2mA, SAM Іон=-2mA)	Vон	2.4	-	v
Output Low Voltage Level (RAM IoL=2mA, SAM IoL=2mA)	Vol	-	0.4	V

CAPACITANCE (Vcc=5V, f=1MHz, Ta=25°C)

Item	Symbol	Min	Max	Unit	
Input Capacitance (A ₀ ~A ₇)	CIN1	2	6	pF	
Input Capacitance (RAS, CAS, WB/WE, DT/OE, SE, SC)	Cin2	2	7	pF	
Input/Output Capacitance (Wo/DQo~W7/DQ7)	CDQ	2	7	· pF	
Input/Output Capacitance (SDQo~SDQ7)	Csda	2	7	pF	

AC CHARACTERISTICS (0 ℃≤TA≤70 ℃, Vcc=5.0V±10%, See notes 1,2)

		7	0ns	80	Ons	100	Ons		Natas
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	tRC	130		150		180		ns	
Read-modify-write cycle time	tRWC	175		200		240		ns	
Fast page mode cycle time	tPC	45		50		60		ns	
Fast page mode read-modify-write	tPRWC	85		90		115		ns	
Access time from RAS	TRAC		70		80		100	ns	3
Access time from CAS	tCAC	_	20		20		25	ns	3
Access time from column address	taa	- Annotation	35		40		50	ns	3,11
Access time from CAS precharge	tCPA		40		45		55	ns	3
CAS to output in Low-Z	tc∟z	3		3		3		ns	3
Output buffer turn-off delay	torr	0	15	3	15	3	15	ns	7
Transition time (rise and fall)	tτ	3	50	3	50	3	50	ns	2
RAS precharge time	tRP	50		60		70		ns	
RAS pulse width	tRAS	70	10K	80	10K	100	10K	ns	
RAS pulse width (fast page mode)	TRASP	70	100K	80	100K	100	100K	ns	
RAS hold time	trsh	20		20		25		ns	
CAS hold time	tcsн	70		80		100		ns	
CAS pulse width	tCAS	20	10K	20	10K	25	10K	ns	



AC CHARACTERISTICS (Continued)

•

		7	Ons	8	Ons	100ns			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
RAS to CAS delay time	tRCD	20	50	25	60	25	75	ns	5,6
RAS to column address delay time	tRAD	15	35	20	40	20	50	ns	11
CAS to RAS precharge time	tCRP	5		5		5		ns	
CAS precharge time (CBR Counter Test)	tCPT	10		10		15		ns	
CAS precharge time (fast page mode)	tCP	10		10		15		ns	
Row address set-up time	tasr	0		0		0		ns	
Row address hold time	trah	10		15		15		ns	
Column address set-up time	tASC	0		0		0		ns	
Column address hold time	tCAH	15		15		25		ns	
Column address hold time referenced to RAS	tar	55		60		75		ns	
Column address to RAS lead time	tRAL	35		40		50		ns	
Read command set-up time	tRCS	0		0	~	0		ns	
Read command hold referenced to CAS	trch	0		0		0		ns	9
Read command hold referenced to RAS	tRRH	0		0		0		ns	9
Write command hold time	twcн	15		15		20		ns	
Write command referenced to RAS	twcr	55		60		75		ns	
Write command pulse width	twp	15		15		20		ns	
Write command to RAS lead time	tRWL	15		20		25		ns	
Write command to CAS lead time	tcwL	15		20		25		ns	
Data set-up time	tDS	0		0		0		ns	10
Data hold time	tDH	15		15		20		ns	10
Data hold referenced to RAS	tDHR	55		60		75		ns	
Write command set-up time	twcs	0		0		0	,	ns	8
CAS to WE delay	tcwD	45		45		50		ns	8
CAS precharge to WE delay(Fast Page mode)	tCPWD	65		70		85		ns	
RAS to WE delay	trwD	95		105		130		ns	8
Column address to WE delay time	tawd	60		65		80		ns	8
CAS set-up time (C-B-R refresh)	tCSR	10		10		10		ns	
CAS hold time(C-B-R refresh)	tCHR	10		10		20		ns	
RAS precharge to CAS hold time	tRPC	10		10		10		ns	
Access time from output enable	toea		20		20		25	ns	
Output enable to data input delay	toed	15		15		20		ns	
Output buffer turn-off delay from \overline{OE}	toez	0	15	3	15	3	20	ns	7
Output enable command hold time	toeh	15		15		20		ns	
Data to CAS delay	tDZC	0		0		0		ns	
Data to output enable delay	tdzo	0		0		0		ns	
Refresh period(256 cycle)	tref		4		4		4	ms	



AC CHARACTERISTICS (Continued)

Devent store	Combel	7	Ons	8	0ns	10)0ns	منعد	Notes
Parameter	Symbol	Min	Max	Min	Мах	Min	Max	Units	
WB set-up time	twsR	0		0		0		ns	
WB hold time	trwn	10		10		15		ns	
Write per bit mask data set-up time	tms	0		0		0		ns	
Write per bit mask data hold time	tмн	10		15		15		ns	
DT high set-up time	tTHS	0		0		0		ns	
DT high hold time	tтнн	10		15		15		ns	
DT low set-up time	tTLS	0		0		0		ns	
DT low hold time	ttlh	10		15		15		ns	
DT low hold ref. to RAS(real time read transfer)	tRTH	60		65		80		ns	
DT low hold ref. to CAS(real time read transfer)	tстн	20	ayı,	25		30		ns	
DT low hold ref. to col.addr.(real time read transfer)	tATH	25		30		35		ns	
SE set-up time referenced to RAS	tesr	0		0		0		ns	
SE hold time referenced to RAS	t REH	10		15		15		ns	
DT to RAS precharge time	tTRP	50		60		70		ns	
DT precharge time	tTP	20		25		30		ns	
RAS to first SC delay(read transfer)	tRSD	70		80		100		ns	
CAS to first SC delay(read transfer)	tCSD	30		35		50		ns	
Col. Addr.to first SC delay(read transfer)	tASD	40		40		55		ns	
Last SC to DT lead time	tTSL	5		5		5		ns	
DT to first SC delay time(read transfer)	ttsd	10		15		15		ns	
Last SC to RAS set-up time(serial input)	tSRS	30	~	30		30		ns	
RAS to first SC delay time(serial input)	tSRD	20		25		25		ns	
RAS to serial input delay time	tSDD	40		50		50		ns	
Serial output buffer turn-off delay from RAS (pseudo write transfer)	tsdz	10	30	10	/ 35	10	50	ns	7
Serial Input to first SC delay time	tszs	0		0		0		ns	
SC cycle time	tscc	25		25		30		ns	
SC pulse width(SC high time)	tsc	7		7		10		ns	
SC precharge(SC low time)	tSCP	7		7		10		ns	
Access time from SC	tSCA		20		20		25	ns	4
Serial output hold time from SC	tsoн	5		5		5		ns	
Serial input set-up time	tsps	0		0		0		ns	
Serial input hold time	tSDH	15		15		20		ns	
Access time from SE	tsea		20		20		25	ns	4
SE pulse width	tSE	20		25		25		ns	
SE precharge time	tSEP	20		25		25		ns	
Serial output turn-off from SE	tsez	3	15	3	15	3	15	ns	7
Serial input to SE delay time	tsze	0		0		0		ns	



AC CHARACTERISTICS (Continued)

Devenue deve	Symbol	70ns		80ns		100ns		Units	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Serial write enable set-up time	tsws	5		5		5		ns	
Serial write enable hold time	tswн	15		15		20		ns	
Serial write disable set-up time	tswis	5		5		5		ns	
Serial write disable hold time	tswih	15		15		20		ns	


NOTES

- An initial pause of 200/s is required after power-up followed by any 8 RAS, 8SC cycles before proper device operation is achieved. If the internal refresh counter is used a minimum of 8 CAS-before-RAS initialization cycles are required instead of 8 RAS cycles.
- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max), and are assumed to be 5ns for all inputs.
- 3. RAM port outputs are measured with a load equivalent to 1 TTL load and 50pF. DOUT comparator level: VOH/VOL=2.0/0.8V
- SAM port outputs are measured with a load equijalent to 1TTL load and 30pF Dout comparator level: Voн/VoL=2.0/0.8V
- 5. Operation within the tRCD(max) limit insures that tRAC(max) can be met. The tRCD(max) is specified as a reference point only: If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- 6. Assumes that tRCD ≥ tRCD(max).
- The parameters, toFF(max), toEz(max), tsDz(max) and tsEz(max), define the time at which the output achieves the open circuit condition and are not reverenced to VOH or VOL.
- 8. The twcs, tRwb, tcwb and tAwb are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs ≥ twcs(min) the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If tcwb ≥ tcwb(min)and tRwb ≥ tRwb(min)and tAwb ≥ tAwb(min), then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.

- 9. Either tRCH or tRRH must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the WE leading edge in read-write cycle.
- 11. Operation within the tRAD(max) limit insured that tRCD(max) can be met. The tRAD(max) is specified as a reference point only. If the tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.
- During power-up RAS, DT/OE must be held High or track with Vcc. After power-up, initial status of chip is described below.

PIN	STATUS
Tap Pointer	Invalid
Wi/DQi	Hi-Z
SAM Port	Input Mode
SDQi	Hi-Z

13. Input pulse levels are from 0.0V to 3.0Volts. All timing measurements are reverenced from VIL (max) and VIH(min) with transition time=3.0ns



14. twcr, tDHR are reverenced to tRAD(max).





DEVICE OPERATION

The KM428C64 contains 524,288 memory locations.

Sixteen address bits are required to address a particular 8bit word in the memory array. Since the KM428C64 has only 8 address input pins, time multiplexed addressing is used to input 8 row and 8 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe (RAS), the column address strobe (CAS) and the valid row and column address inputs.

Operation of the KM428C64 begins by strobing in a valid row address with RAS while CAS remains high.

Then the address on the 8 address input pins is changed from a row address to a column address and is strobed in by \overline{CAS} . This is the beginning of any KM428C64 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationship. The cycle is terminated when both \overline{RAS} and \overline{CAS} have returned to the high state. Another cycle can be initiated after \overline{RAS} remains high long enough to satisfy the \overline{RAS} precharge time (tnp) requirement.

RAS and CAS Timing

The minimum $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ pulse widths are specified by tras (min) and tcas (min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing $\overline{\text{RAS}}$ low, it must not be aborted prior to satisfying the minimum $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ pulse widths.

In addition, a new cycle must not begin until the minimum RAS precharge time, tRP, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM428C64 begin a complex sequence of events.

If the sequence is broken by violating minimum timing requirement, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining $\overline{WB}/\overline{WE}$ high during a \overline{RAS} / \overline{CAS} cycle. The access time is normally specified with respect to the falling edge of \overline{RAS} . But the access time also depends on the falling edge of \overline{CAS} and on the valid column address transition.

If CAS goes low before tRCD (max) and if the column

address is valid before trad (max) then the access time to valid data is specified by trac (min). However, if \overline{CAS} goes low after trad (max) or the column address becomes valid after trad (max), access is specified by tcac or trad.

The KM428C64 has common data I/O pins. The $\overline{\text{DT}/\text{OE}}$ has been provided so the output buffer can be precisely controlled. For data to appear at the outputs, $\overline{\text{DT}/\text{OE}}$ must be low for the period of time defined by toEA.

Write

The KM428C64 can perform early write and read-modify -write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between $\overline{WB}/\overline{WE}$, $\overline{DT}/\overline{OE}$ and \overline{CAS} . In any type of write cycle. Data-in must be valid at or before the falling edge of $\overline{WB}/\overline{WE}$, whichever is later.

Fast Page Mode

Fast page mode provides high speed read,write or readmodify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while **FAS** is kept low to maintain the row address, **CAS** is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

Writer-Per-Bit

The write-per-bit function selectively controls the internal write-enable circuits of the RAM port. When $\overline{WB}/\overline{WE}$ is held "low" at the falling edge of \overline{RAS} , during a random access operation, the write-mask is enabled. At the same time, the mask data on the Wi/DQi pins is latched onto the write-mask register (WM1). When a "0" is sensed on any of the Wi/DQi pins, their corresponding write circuits are disabled and new data will not be written.

When a "1" is sensed on any of the Wi/DQi pins, their corresponding write circuits will remain enabled so that new data is written. The write mask data is valid for only one cycle the truth table of the write-per-bit function are shown in table 1.

RAS	CAS	DT/OE	WB/WE	Wi/DQi	FUNCTION
	н	н	Н	*	WRITE ENABLE
				1	WRITE ENABLE
▲	н	н	L	0	WRITE MASK



DEVICE OPERATION (Continued) Data Output

The KM428C64 has a three-state output buffer which are controlled by \overline{CAS} and $\overline{DT}/\overline{OE}$. When either \overline{CAS} or $\overline{DT}/\overline{OE}$ is high (VIH) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output goes into the low impedance state in a time specified by tcL2 after the falling edge of \overline{CAS} . Invalid data may be present at the output during the time after tcL2 and before the valid data appears at the output. The timing parameter tcAc, tRAC and tAA specify when the valid data will be present at the output. The valid data will \overline{CAS} returns high. This is true even if a new \overline{RAS} cycle occurs (as in hidden refresh). Each of the KM428C64 operating cycles is listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modify-Write, Hidden refresh, Fast page mode Read, Fast Page Mode Read-Modify-Write.

Refresh

The data in the KM428C64 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the 256 rows every 4 ms. Any operation cycle performed in the RAM port refreshes the 2048 bits selected by the row addresses or an on-chip refresh address counter.

Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while \overline{CAS} remains high. This cycle must be repeated for each of the 256 row address, $(A_0 \sim A_7)$.

 $\overline{\text{CAS-before-RAS}}$ Refresh: The KM428C64 has $\overline{\text{CAS-before-RAS}}$ on-chip refresh capability that eliminates the need for external refresh addresses. If $\overline{\text{CAS}}$ is held low for the specified set up time (tcsR) before $\overline{\text{RAS}}$ goes low the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next $\overline{\text{CAS-before-RAS}}$ refresh cycle.

Hidden Refresh:A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS.

The KM428C64 hidden refresh cycle is actually a CASbefore-RAS refresh cycle within an extended read cycle. The refresh row address is the preferred method.

Transfer Operation

- 1. Normal Write/Read Transfer. (SAM → RAM / RAM → SAM)
- Pseudo Write Transfer (Switches serial port from serial Read to serial Write. No actual data transfer takes place between the RAM and the SAM).
- Real Time Read Transfer (On the fly Read Transfer Operation).

Read-Transfer Cycle

A read-transfer consists of loading a selected row of data from the RAM array into the SAM register.

A read-transfer is accomplished by holding \overline{CAS} high, $\overline{DT}/\overline{OE}$ low and $\overline{WB}/\overline{WE}$ high at the falling edge of \overline{RAS} . The row address selected at the falling edge of \overline{RAS} determines the RAM row to be transferred into the SAM.

The actual data transfer completed at the rising edge of $\overline{\text{DT}/\text{OE}}$. When the transfer is completed, the SDQ lines are set into the output mode.

In a read/real-time read-transfer cycle, the transfer of a new row of data is completed at the rising edge of $\overline{\text{DT}}/\overline{\text{OE}}$ and becomes valid on the SDQ lines after the specified access time tsca from the rising edge of the subsequent serial clock (SC) cycle. The start address of the serial pointer of the SAM is determined by the column address selected at the falling edge of $\overline{\text{CAS}}$

Write Transfer Cycle

A write transfer cycle consist of loading the content of the SAM data register into a selected row of RAM array. A write transfer is accomplished by CAS high, DT/OE low, WB/WE low and SE low at the falling edge of RAS. The row address selected at the falling edge of RAS determines the RAM row address into which the data will be transferred. The column address selected at the falling edge of CAS determines the start address of the serial pointer of the SAM. After the write transfer is completed, the SDQ lines are in the input mode so that serial data synchronized with SC can be loaded. When consecutive write transfer operations are performed, there as a delay in availability between the last bit of the previous row and the first bit of the new row. Consequently the SC clock must be held at a constant ViL or ViH after the SC precharge time tscp has seen satisfied. A rising edge of the SC clock must not occur until after a specified delay tSRD from the falling edge of RAS.



DEVICE OPERATION (Continued)

Table 2. Truth table for Transfer operation

RAS	CAS	DT/OE	WB/WE	ŜĒ	FUNCTION	TRANSFER DIRECTION
_	н	L	н	*	Read transfer cycle	RAM -> SAM
$\sum_{i=1}^{n}$	Л	L	L	L	Write transfer cycle	SAM> RAM
	н	L	L	н	Pseudo write transfer cycle	

Pseudo Write Transfer Cycle

The pseudo write transfer cycle switches SDQ lines from serial read mode to serial write mode. It doesn't perform data transfer. A pseudo write transfer is accomplished by holding CAS high, $\overline{DT}/\overline{OE}$ low, $\overline{WB}/\overline{WE}$ low and SE high at the falling edge of RAS. The pseudo write transfer cycle must be performed after a read transfer cycle if the subsequent operation is a write transfer cycle. There is a timing delay associated with the switching of the SDQ lines from serial output mode to serial input mode. During this period, the SC clock must be held at a constant V_{IL} or V_{IH} after the tsc precharge time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay tsRD from the falling edge of RAS.

Serial Clock (SC)

All operation of the SAM port are synchronized with the serial clock SC. Data is shifted in or out of the SAM registers at the rising edge of SC. In a serial read, the output data becomes valid on the SDQ pins after the maximum specified serial access time tsca from the rising edge of SC. The serial clock SC also increments the 8 bit serial pointer which is used to select the SAM address. The pointer address is incremented in a wrap around mode to select sequential locations after the starting location which is determined by the column address in the read transfer cycle.

Serial Input / Output (SDQ0 ~ SDQ7)

Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent transfer cycle. When a read transfer cycle is performed, the SAM port is in the output mode. When a pseudo write transfer is performed, the SAM port operation is switched from output mode to input mode. During subsequent write transfer cycle, the SAM port remains is the input mode.


Power - up

An initial pause of 200 μ sec is required, after power-up followed by 8 initialization cycles before proper device operation is assured.




TIMING DIAGRAMS







Don't Care




TIMING DIAGRAMS (Continued) WRITE CYCLE (OE CONTROLLED WRITE)

READ-WRITE/READ-MODIFY-WRITE CYCLE


SЛМSUNG

~~~~~



30


## TIMING DIAGRAMS (Continued) PAGE MODE READ CYCLE





## KM428C64


## TIMING DIAGRAMS (Continued) PAGE MODE WRITE CYCLE (EARLY WRITE)



Don't Care


.

## TIMING DIAGRAMS (Continued) PAGE MODE READ-MODIFY-WRITY CYCLE







## TIMING DIAGRAMS (Continued)



#### **CAS BEFORE RAS REFRESH**








2

## TIMING DIAGRAMS (Continued)

#### **HIDDEN REFRESH CYCLE**








TIMING DIAGRAMS (Continued) READ TRANSFER CYCLE

•



Don't Care

2




## KM428C64

SAMSUNG

## TIMING DIAGRAMS (Continued)


#### **REAL TIME READ TRANSFER CYCLE**



SAMSUNG

-----


## TIMING DIAGRAMS (Continued) PSEUDO WRITE TRANSFER CYCLE



#### KM428C64

#### TIMING DIAGRAMS (Continued)


#### WRITE TRANSFER CYCLE






SAMSUNG

# TIMING DIAGRAMS (Continued)






SERIAL WRITE CYCLE ( $\overline{SE} = V_{IL}$ )


SAMSUNG

FI FOTRONICS




# KM428C64

### SERIAL READ CYCLE ( $\overline{SE} = V_{IL}$ )



## SERIAL READ CYCLE (SE Controlled Outputs)


EI EFTRANICO




### PACKAGES DIMENSION

40 LEAD PLASTIC SMALL OUT LINE J FORM PACKAGE

Unit : Inches (millimeters)







# 256K×4 Bit CMOS Video RAM

### **FEATURES**

- Dual port Architecture 256K × 4 bits RAM port 512 × 4 bits SAM port
- Performance

| Speed Parameter           | -6    | -7    | -8    |
|---------------------------|-------|-------|-------|
| RAM access time (tRAC)    | 60ns  | 70ns  | 80ns  |
| RAM access time (tcac)    | 20ns  | 20ns  | 20ns  |
| RAM cycle time (tRc)      | 110ns | 130ns | 150ns |
| RAM page mode cycle (tPc) | 40ns  | 45ns  | 50ns  |
| SAM access time (tsca)    | 18ns  | 20ns  | 20ns  |
| SAM cycle time (tscc)     | 20ns  | 25ns  | 25ns  |
| RAM active current        | 90mA  | 85mA  | 80mA  |
| SAM active current        | 50mA  | 45mA  | 40mA  |

- Fast Page Mode
- RAM Read, Write, Read-Modify-Write
- Serial Read and Serial Write
- Read, Real Time Read and Split Read Transfer (RAM→SAM)
- Write, Split Write Transfer with Masking operation (New Mask)
- Block Write, Flash Write and Write per bit with Masking operation (New Mask)
- CAS-before-RAS, RAS-only and Hidden Refresh
- Common Data I/O Using three state RAM Output Control
- All Inputs and outputs TTL compatible
- Refresh: 512 Cycle/8ms
   Single +5V±10% Supply Voltage
- Plastic 28-PIN 400 mil SOJ and ZIP

### **GENERAL DESCRIPTION**

The Samsung KM424C257 is a CMOS 256K×4 bit Dual Port DRAM. It consists of a 256K×4 dynamic random access memory (RAM) port and 512×4 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 bit rows of 2048 bits. It operates like a conventional  $256K \times 4$  CMOS DRAM. The RAM port has a write per bit mask capability.

The SAM port consists of four 512 bit high speed shift registers that are connected to the RAM array through a 2048 bit data transfer gate. The SAM port has serial read and write capabilities.

Data may be internally transferred bi-directionally between the RAM and SAM ports using read or write transfers.


Refresh is accomplished by familiar DRAM refresh modes. The KM424C257 supports RAS-only, Hidden, and CAS-before-RAS refresh for the RAM port. The SAM port does not require refresh.

All inputs and I/O's are TTL level compatible. All address lines and Data Inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.

### **PIN CONFIGURATION (Top Views)**

28 Pin 400 mil SOJ

28 Pin 400 mil ZIP






# **PIN DESCRIPTION**

| Symbol  | Туре   | Description                                                                                                                                                                                                                                                                                                                                            |
|---------|--------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| RAS     | IN     | Row Address Strobe. $\overline{\text{RAS}}$ is used to clock in the 9 row bits for another input signal. The RAM port is placed in standby mode when the $\overline{\text{RAS}}$ control is held "High"                                                                                                                                                |
| CAS     | IN     | Column Address Strobe. $\overline{\text{CAS}}$ is used to clock in the 9 column address bits as a strobe for the DSF inputs                                                                                                                                                                                                                            |
| ADDRESS | IN     | Address inputs for the DRAM operation, these inputs are multiplexed and clocked by RAS and CAS to select one 16-bit word out of the 262,144 available. 9 row address bits are latched on the falling edge of the row address strobe(RAS) and the following nine column address bits are latched on the falling edge of the column address strobe(CAS). |
| WB/WE   | IN     | The WB/WE input is a multifunction pin. when WB/WE is "High" at the falling edge of RAS, during RAM port operation, it is used to write data into the memory array in the same manner as a standard DRAM. When WB/WE is "Low" at the falling edge of RAS, during RAM port operation, the W-P-B function is enabled.                                    |
| DT/OE   | IN     | The DT/OE input is also a multifunction pin. Enables an internal Transfer operation at the falling edge of RAS when Transfer enable.                                                                                                                                                                                                                   |
| DSF     | IN     | DSF is used to indicate which special functions(BW, FW, Split Transfer, etc)are used for a particular access cycle.                                                                                                                                                                                                                                    |
| Wi/DQi  | IN/OUT | Data I/O for DRAM access. These pins act as inputs for Mask and register load cycles, DQ Mask and Column Mask for BW.                                                                                                                                                                                                                                  |
| SC      | IN     | Clock input to the serial address counter and data latch for the SAM register                                                                                                                                                                                                                                                                          |
| SDQi    | IN/OUT | Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent read, write or pseudo write transfer cycle.                                                                                                                                                                                         |
| QSF     | OUT    | QSF indicates which half of the SAM is being accessed. Low if address is 0-255,<br>High if address is 256-511.                                                                                                                                                                                                                                         |
| SE      | IN     | In a serial read cycle. $\overline{SE}$ is used as an output control. When $\overline{SE}$ is "High", serial access is disabled, however, the serial address pointer is still incremented while SC is clocked.                                                                                                                                         |
| Vcc     | SUPPLY | Power supply                                                                                                                                                                                                                                                                                                                                           |
| Vss     | SUPPLY | Ground                                                                                                                                                                                                                                                                                                                                                 |
|         |        |                                                                                                                                                                                                                                                                                                                                                        |



2

## FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS

### **FUNCTION TRUTH TABLE**

| Mnemonic |     |       | RAS      |     |    | CAS | Addı   | ress*1  | DQi    | Input*2 | Write | Color    |                        |                       |
|----------|-----|-------|----------|-----|----|-----|--------|---------|--------|---------|-------|----------|------------------------|-----------------------|
| Code     | CAS | DT/OE | WE       | DSF | SE | DSF | RAS    | CAS     | RAS    | CAS/WE  | Mask  | Register | Function               |                       |
| CBR      | 0   | Х     | х        | х   | х  | _   | х      | х       | Х      | -       | -     | -        | CBR Refresh            |                       |
| ROR      | 1   | 1     | х        | 0   | х  | -   | Row    | х       | X      | -       |       | -        | RAS-only Refresh       |                       |
| BW       | 1   | 1     | 1        | 0   | x  |     | Row    | Col.    | x      | Data    |       |          | Normal DRAM Read/      |                       |
|          |     |       |          |     | ^  | 0   | now    | 00.     | ^      | Data    | _     | _        | Write(No. Mask)        |                       |
| BW/NM    | 1   | 1     | 0        | 0   | x  |     | Row    | Col.    | WMi    | Data    |       |          | Masked DRAM Write      |                       |
|          | I   |       | U        | U   | ^  | 0   | now    | 00.     | VVIVI  |         | Use   | _        | (New Mask)             |                       |
| MFLW     | 1   | 1     | 0        | 1   | x  |     | Row    | x       | WMi >  | x       | Use   | Use      | Masked Flash Write     |                       |
|          | 1   | 1     | 0        | I   | ^  | X   | now    | ^       | VVIVII | ^       | Use   | Use      | (New Mask)             |                       |
| BW       | 1   | 1     | 1        | 0   | х  |     | Row    | Col.    | x      | Col.    | _     | _        | Use                    | Block Write (No Mask) |
|          |     |       | <u>'</u> | 0   | ^  | 1   | HOW    | (A2~A8) | ^      | Mask    |       | Use      | DIOCK WITTE (NO WIASK) |                       |
| BW/NW    | 1   | 1     | 0        | 0   | х  | 1   | Row    | Col.    | WMi    | Col.    | Use   | Use      | Masked Block Write     |                       |
| DW/INW   |     | 1     | U        | Ŭ   | ^  | 1   | now    | (A2~A8) | VVIVII | Mask    | Use   | Use      | (New Mask)             |                       |
| LCR      | 1   | 1     | 1        | 1   | х  | 1   | Row    | •x      | x      | Coor    |       | Load     | Load Color Register    |                       |
| LOIT     | 1   |       | '        | •   |    | 1   | now    | •^      | ^      | Mask    |       | LUau     |                        |                       |
| RT       | 1   | 0     | 1        | 0   | х  | х   | Row    | Тар     | х      | Х       | _     |          | Read Transfer          |                       |
| SRT      | 1   | 0     | 1        | 1 ` | х  | х   | Row    | Тар     | х      | х       | _     | —        | Split Read Transfer    |                       |
| PWT      | 1   | 0     | 0        | 0   | 1  | х   | Row    | Тар     | х      | Х       | _     | -        | Pseudo Write Transfer  |                       |
| мут      | 1   | 0     | 0        | 0   | 0  | x   | Row *3 | Тар     | ŴMi    | x       |       |          | Masked Write           |                       |
|          | '   |       |          | Ů   |    | ×   | now    | ιαp     | 441411 | ^       | _     |          | Transfer(New Mask)     |                       |
| MSWT     | 1   | 0     | 0        | 1   | х  | v   | Row    | Тар     | WMi    | x       |       |          | Masked Split Write     |                       |
|          | I   | U     | 0        | '   | ^  | Х   | HOW    | ιαp     | 441411 | ^       |       | _        | Transfer(New Mask)     |                       |

X: Don't Care, -: Not Applicable

Note

\*1 : These column show what must be present on the Ao~As outputs at the falling edge of RAS and CAS.

\*2 : These column show what must be present on the DQ0~DQ3 outputs at the falling edge of RAS, CAS or WB/WE, whichever is later.

\*3 : The Row that is addressed will be refreshed.



# **ABSOLUTE MAXIMUM RATINGS\***

| Item                                                          | Symbol           | Rating      | Unit |
|---------------------------------------------------------------|------------------|-------------|------|
| Voltage on Any Pin Relative to V <sub>SS</sub>                | VIN, VOUT        | -1 to +7.0  | V    |
| Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub> | Vcc              | -1 to +7.0  | ٧    |
| Storage Temperature                                           | T <sub>stg</sub> | -55 to +150 | °C   |
| Power Dissipation                                             | PD               | 1           | W    |
| Short Circuit Output Current                                  | los              | 50          | mA   |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### RECOMMENDED OPERATING CONDITIONS (Voltage reference to V<sub>SS</sub>, T<sub>A</sub>=0 to 70°C)

| ltem               | Symbol          | Min  | Тур | Max    | Unit |
|--------------------|-----------------|------|-----|--------|------|
| Supply Voltage     | V <sub>CC</sub> | 4.5  | 5.0 | 5.5    | V    |
| Ground             | V <sub>SS</sub> | 0    | 0   | 0      | V    |
| Input High Voltage | VIH             | 2.4  | _   | Vcc+1V | V    |
| Input Low Voltage  | VIL             | -1.5 |     | 0.8    | ·V   |

# INPUT/OUTPUT CURRENT (Recommended operating conditions unless otherwise noted.)

| Item                                                                                                       | Symbol          | Min | Мах | Unit |
|------------------------------------------------------------------------------------------------------------|-----------------|-----|-----|------|
| Input Leakage Current (Any Input $0 \le V_{IN} \le V_{CC} + 0.5V$ , all other pins not under test=0 volts) | l <sub>IL</sub> | -10 | 10  | μA   |
| Output Leakage Current (Data out is disabled,<br>0V≤Vout≤Vcc)                                              | lol             | -10 | 10  | μA   |
| Output High Voltage Level<br>(RAM I <sub>OH</sub> =-5mA, SAM I <sub>OH</sub> =-2mA)                        | V <sub>OH</sub> | 2.4 |     | V    |
| Output Low Voltage Level<br>(RAM I <sub>OL</sub> =4.2mA, SAM I <sub>OL</sub> =2mA)                         | V <sub>OL</sub> | _   | 0.4 | V    |

# CAPACITANCE (VCC=5V, f=1MHz, TA=25°C)

| Item                                                                                         | Symbol           | Min | Max | Unit |
|----------------------------------------------------------------------------------------------|------------------|-----|-----|------|
| Input Capacitance (A <sub>0</sub> -A <sub>8</sub> )                                          | C <sub>IN1</sub> | 2   | 6   | pF   |
| Input Capacitance (RAS, CAS, WB/WE,<br>DT/OE, SE, SC, DSF)                                   | C <sub>IN2</sub> | 2   | 7   | pF   |
| Input/Output Capacitance (W <sub>0</sub> /DQ <sub>0</sub> -W <sub>3</sub> /DQ <sub>3</sub> ) | C <sub>DQ</sub>  | 2   | 7   | pF   |
| Input/Output Capacitance (SDQ0-SDQ3)                                                         | C <sub>SDQ</sub> | 2   | 7   | pF   |
| Output Capacitance (QSF)                                                                     | C <sub>QSF</sub> | 2   | 7   | pF   |



## DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

|                                                              |          |        | 1   | KM424C25 | 7    |      |
|--------------------------------------------------------------|----------|--------|-----|----------|------|------|
| Parameter(RAM Port)                                          | SAM Port | Symbol | -6  | -7       | -8   | Unit |
| Operating Current*1                                          | Standby  | ICC1   | 90  | 85       | 80   | mA   |
| (RAS and CAS Cycling @trc=min.)                              | Active   | Icc1A  | 140 | 130      | 120  | mA   |
| Standby Current*1                                            | Standby  | ICC2   | 5   | 5        | 5    | mA   |
| (RAS=CAS=DT/OE=WB/WE=VIH,DSF=VIL)                            | Active   | ICC2A  | 50  | 45       | 40   | mA   |
| RAS Only Refresh Current*1                                   | Standby  | Іссз   | 90  | 85       | 80   | mA   |
| (CAS=Vin, RAS Cycling @trc=min.)                             | Active   | ІссзА  | 140 | 130      | 120  | mA   |
| Fast Page Mode Current*₁<br>(RAS=Vi∟, CAS Cycling @tբc=min.) | Standby  | ICC4   | 70  | 65       | 60   | mA   |
|                                                              | Active   | Icc4A  | 120 | 110      | 100  | mA   |
| CAS-Before-BAS Refresh Current*1                             | Standby  | ICC5   | 90  | 85       | 80   | mA   |
| (RAS and CAS Cycling @trc=min.)                              | Active   | ICC5A  | 140 | 130      | 120  | mA   |
| Data Transfer Current*1                                      | Standby  | ICC6   | 120 | 115      | 110  | mA   |
| (RAS and CAS Cycling @trc=min.)                              | Active   | ICC6A  | 170 | 160      | 150  | mA   |
| Flash Write Cycle                                            | Standby  | ICC7   | 90  | 85       | . 80 | mA   |
| (RAS and CAS Cycling @tRc=min.)                              | Active   | ICC7A  | 140 | 130      | 120  | mA   |
| Block Write Cycle                                            | Standby  | Іссв   | 100 | 95       | 90   | mA   |
| (RAS and CAS Cycling @tRc=min.)                              | Active   | Icc8A  | 150 | 140      | 130  | mA   |
| Color Register Load or Read Cycle                            | Standby  | lcca   | 90  | 85       | 80   | mA   |
| (RAS and CAS Cycling @trc=min.)                              | Active   | ІссяА  | 140 | 130      | 120  | mA   |

NOTE\*1: Real values are dependent on output loading and cycle rates. Specified values are obtained with the output open, lcc is Specified as average current.

In Icc1, Icc3, Icc6, Icc7, Icc8, Icc9 address transition should be changed only while RAS=VIL

In Icc4, address transition should be changed only once while CAS=VIH.



# AC CHARACTERISTICS (0°C $\leq$ Ta $\leq$ 70°C, Vcc=5.0V $\pm$ 10%, see notes 1,2)

| _                                     |              |     | -6   |      | -7   |     | -8   |      | Í     |
|---------------------------------------|--------------|-----|------|------|------|-----|------|------|-------|
| Parameter                             | Symbol       | Min | Max  | Min  | Max  | Min | Max  | Unit | Notes |
| Random read or write cycle time       | tRC          | 110 |      | 130  |      | 150 |      | ns   |       |
| Read-modify-write cycle time          | tRWC         | 155 |      | 175  |      | 20  |      | ns   |       |
| Fast page mode cycle time             | tPC          | 40  |      | 45   |      | 50  |      | ns   |       |
| Fast page mode read-modify-write      | <b>tPRWC</b> | 80  |      | . 85 |      | 90  |      | ns   |       |
| Access time from RAS                  | tRAC         |     | 60   |      | 70   |     | 80   | ns   | 3,4   |
| Access time from CAS                  | tCAC         |     | 20   |      | 20   |     | 20   | ns   | 4     |
| Access time from column address       | taa          |     | 30   |      | 35   |     | 40   | ns   | 3,11  |
| Access time from CAS precharge        | tCPA         |     | 35   |      | 40   |     | 45   | ns   | 3     |
| CAS to output in Low-Z                | tcLz         | 3   |      | 3    |      | 3   |      | ns   | 3     |
| Output buffer turn-off delay          | tOFF         | 0   | 15   | 0    | 15   | 0   | 15   | ns   | 7     |
| Transition time(rise and fall)        | tτ           | 3   | 50   | 3    | 50   | 3   | 50   | ns   | 2     |
| RAS precharge time                    | tRP          | 40  |      | 50   |      | 60  |      | ns   |       |
| RAS pulse width                       | tRAS         | 60  | 10K  | 70   | 10K  | 80  | 10K  | ns   |       |
| RAS pulse width(fast page mode)       | tRASP        | 60  | 100K | 70   | 100K | 80  | 100K | ns   |       |
| RAS hold time                         | tRSH         | 20  |      | 20   |      | 20  |      | ns   |       |
| CAS hold time                         | tCSH         | 60  |      | 70   |      | 80  |      | ns   |       |
| CAS pulse width                       | tCAS         | 20  | 10K  | 20   | 10K  | 20  | 10K  | ns   |       |
| RAS to CAS delay time                 | tRCD         | 20  | 40   | 20   | 50   | 25  | 60   | ns   | 5,6   |
| RAS to column address delay time      | tRAD         | 15  | 30   | 15   | 35   | 20  | 40   | ns   | 11    |
| CAS to RAS precharge time             | tCRP         | 5   |      | 5    |      | 5   |      | ns   |       |
| CAS precharge time (CBR Counter Test) | tCPT         | 10  |      | 10   |      | 10  |      | ns   |       |
| CAS precharge time(fast page mode)    | tCP          | 10  |      | 10   |      | 10  |      | ns   |       |
| Row address set-up time               | tASR         | 0   |      | 0    |      | 0   |      | ns   |       |
| Row address hold time                 | tRAH         | 10  |      | 10   |      | 15  |      | ns   |       |
| Column address set-up time            | tasc         | 0   |      | 0    |      | 0   |      | ns   |       |
| Column address hold time              | tCAH .       | 15  |      | 15   |      | 15  |      | ns   |       |
| Column address hold referenced to RAS | tar          | 50  |      | 55   |      | 60  |      | ns   |       |
| Column address to RAS lead time       | tRAL         | 30  |      | 35   |      | 40  |      | ns   |       |
| Read command set-up time              | tRCS         | 0   |      | 0    |      | 0   |      | ns   |       |
| Read command hold referenced to CAS   | tRCH         | 0   |      | 0    |      | 0   |      | ns   | 9     |
| Read command hold referenced to RAS   | tRRH         | 0   |      | 0    |      | 0   |      | ns   | 9     |
| Write command hold time               | twch         | 15  |      | 15   |      | 15  |      | ns   |       |
| Write command hold referenced to RAS  | twcn         | 45  |      | 55   |      | 60  |      | ns   |       |
| Write command pulse width             | twp          | 10  |      | 15   |      | 15  |      | ns   |       |
| Write command to RAS lead time        | tRWL         | 15  |      | 15   |      | 20  |      | ns   |       |
| Write command to CAS lead time        | tCWL         | 15  |      | 15   |      | 20  |      | ns   |       |



# AC CHARACTERISTICS (0°C ≤ TA ≤ 70°C, Vcc=3.3V±0.3V, See notes 1,2)

|                                                        |              |     | -6  |     | -7  | 1   | -8  | مغاملا |       |
|--------------------------------------------------------|--------------|-----|-----|-----|-----|-----|-----|--------|-------|
| Parameter                                              | Symbol       | Min | Max | Min | Max | Min | Max | Units  | Notes |
| Data set-up time                                       | tDS          | 0   |     | 0   |     | 0   |     | ns     | 10    |
| Data hold time                                         | tDH          | 15  |     | 15  |     | 15  |     | ns     | 10    |
| Data hold referenced to RAS                            | <b>t</b> DHR | 45  |     | 55  |     | 60  |     | ns     |       |
| Write command set-up time                              | twcs         | 0   |     | 0   |     | 0   |     | ns     | 8     |
| CAS to WE delay                                        | tcwD         | 40  |     | 45  |     | 45  |     | ns     | 8     |
| CAS precharge to WE delay(Fast Page mode)              | tCPWD        | 60  |     | 65  |     | 70  |     | ns     |       |
| RAS to WE delay                                        | tRWD         | 85  |     | 95  |     | 105 |     | ns     | 8     |
| Column address to WE delay time                        | tawd         | 55  |     | 60  |     | 65  |     | ns     | - 8   |
| CAS set-up time (C-B-R refresh)                        | tCSR         | 10  |     | 10  |     | 10  |     | ns     |       |
| CAS hold time(C-B-R refresh)                           | tCHR         | 10  |     | 10  |     | 10  |     | ns     |       |
| RAS precharge to CAS hold time                         | tRPC         | 10  |     | 10  |     | 10  |     | ns     |       |
| RAS hold time referenced to OE                         | tROH         | 15  |     | 20  |     | 20  |     | ns     |       |
| Access time from output enable                         | toea         |     | 20  |     | 20  |     | 20  | ns     | 7     |
| Output enable to data input delay                      | tOED         | 15  |     | 15  |     | 15  |     | ns     |       |
| Output buffer turn-off delay time from OE              | tOEZ         | 0   | 15  | 0   | 15  | 0   | 15  | ns     |       |
| Output enable command hold time                        | toeh         | 15  |     | 15  |     | 15  |     | ns     |       |
| Data to CAS delay                                      | tDZC         | 0   |     | 0   | 1   | 0   |     | ns     |       |
| Data to output enable delay                            | tozo         | 0   |     | 0   |     | 0   |     | ns     |       |
| Refresh period(512 cycle)                              | tREF         |     | 8   |     | 8   |     | 8   | ms     |       |
| WB set-up time                                         | twsR         | 0   |     | 0   |     | 0   |     | ns     |       |
| WB hold time                                           | trwн         | 10  |     | 10  |     | 15  |     | ns     |       |
| DSF set-up time referenced to RAS (I)                  | tFHR         | 0   |     | 0   |     | 0   |     | ns     |       |
| DSF hold time referenced to RAS (I)                    | tFSR         | 45  |     | 55  |     | 60  |     | ns     |       |
| DSF hold time referenced to RAS (II)                   | tRFH         | 10  |     | 10  |     | 15  |     | ns     |       |
| DSF set-p time referenced to CAS                       | tFSC         | 0.  |     | 0   |     | 0   |     | ns     |       |
| DSF hold time referenced to CAS                        | tCFH         | 10  |     | 15  |     | 15  |     | ns     |       |
| Write per bit mask data set-up                         | tMS          | 0   |     | 0   |     | 0   |     | ns     |       |
| Write per bit mask data hold                           | tмн          | 10  |     | 10  |     | 15  |     | ns     |       |
| DT high set-up time                                    | tтнs         | 0   |     | 0   |     | 0   |     | ns     |       |
| DT high hold time                                      | tтнн         | 10  |     | 10  |     | 15  |     | ns     |       |
| DT high set-up time                                    | tTLS         | 0   |     | 0   |     | 0   |     | ns     |       |
| DT low hold time                                       | tтLн         | 10  |     | 10  |     | 15  |     | ns     |       |
| DT low hold ref. to RAS(real time read transfer)       | tRTH         | 50  |     | 60  |     | 65  |     | ns     |       |
| DT low hold ref. to CAS(real time read transfer)       | tстн         | 15  |     | 20  |     | 25  |     | ns     |       |
| DT low hold ref. to col.addr.(real time read transfer) | tath         | 20  |     | 25  |     | 30  |     | ns     |       |
| SE setup referenced to RAS                             | tesr         | 0   |     | 0   |     | 0   |     | ns     |       |
| SE hold time referenced to RAS                         | tREH         | 10  |     | 10  |     | 15  |     | ns     |       |



# AC CHARACTERISTICS (Continued)

| _                                            |        |     | -6  |     | -7  |     | -8  |      |       |
|----------------------------------------------|--------|-----|-----|-----|-----|-----|-----|------|-------|
| Parameter                                    | Symbol | Min | Max | Min | Max | Min | Max | Unit | Notes |
| DT to RAS precharge time                     | trrp   | 40  |     | 50  |     | 60  |     | ns   |       |
| DT precharge time                            | tτp    | 20  |     | 20  |     | 25  |     | ns   |       |
| RAS to first SC delay(read transfer)         | tRSD   | 60  |     | 70  |     | 80  |     | ns   |       |
| CAS to first SC delay(read transfer)         | tCSD   | 25  |     | 30  |     | 35  |     | ns   |       |
| Col.Addr.to first SC delay(read transfer)    | tASD   | 35  |     | 40  |     | 40  |     | ns   |       |
| Last SC to DT lead time                      | ttsl   | 5   |     | -5  |     | 5   |     | ns   |       |
| DT to first SC delay time(read transfer)     | trsd   | 10  |     | 10  | -   | 15  |     | ns   |       |
| Last SC to RAS set-up time(serial input)     | tsris  | 30  |     | 30  |     | 30  |     | ns   |       |
| RAS to first SC delay time(serial input)     | tSRD   | 20  |     | 20  |     | 25  |     | ns   |       |
| RAS to serial input delay time               | tSDD   | 30  |     | 40  |     | 50  |     | ns   |       |
| Serial output buffer turn-off delay from RAS |        |     |     |     |     |     |     |      |       |
| (pseudo write transfer)                      | tspz   | 10  | 30  | 10  | 30  | 10  | 35  | ns   | 7     |
| Serial Input to first SC delay time          | tszs   | 0   |     | 0   |     | 0   |     | ns   |       |
| SC cycle time                                | tscc   | 20  |     | 25  |     | 25  |     | ns   | 12    |
| SC pulse width(SC high time)                 | tsc    | 6   |     | · 7 |     | 7   |     | ns   |       |
| SC precharge (SC low time)                   | tSCP   | 6   |     | 7   |     | 7   |     | ns   |       |
| Access time from SC                          | tSCA   |     | 18  |     | 20  |     | 20  | ns   | 4     |
| Serial output hold time from SC              | tsoн   | 5   |     | 5   |     | 5   |     | ns   |       |
| Serial input set-up time                     | tsps   | 0   |     | 0   |     | 0   |     | ns   |       |
| Serial input hold time                       | tsdh   | 10  |     | 15  |     | 15  |     | ns   |       |
| Access time from SE                          | tSEA   |     | 15  |     | 20  |     | 20  | ns   | 4     |
| SE pulse width                               | tSE    | 20  |     | 20  |     | 25  |     | ns   |       |
| SE precharge time                            | tSEP   | 20  |     | 20  |     | 25  |     | ns   |       |
| Serial output turn-off from SE               | tsez   | 0   | 15  | 0   | 15  | 0   | 15  | ns   | 7     |
| Serial input to SE delay time                | tsze   | 0   |     | 0   |     | 0   |     | ns   |       |
| Serial write enable set-up time              | tsws   | 5   |     | 5   |     | 5   |     | ns   |       |
| Serial write enable hold time                | tswн   | 10  |     | 15  |     | 15  |     | ns   |       |
| Serial write disable set-up time             | tswis  | 5   |     | 5   |     | 5   |     | ns   |       |
| Serial write disable hold time               | tswin  | 15  |     | 15  |     | 15  |     | ns   |       |
| Split transfer set-up time                   | tsts   | 25  |     | 25  | _   | 25  |     | ns   |       |
| Split transfer hold time                     | tsтн   | 25  |     | 25  |     | 25  |     | ns   |       |
| SC-QSF delay time                            | tsqp   |     | 25  |     | 25  |     | 25  | ns   |       |
| DT-QSF delay time                            | τταρ   |     | 25  |     | 25  |     | 25  | ns   |       |
| CAS-QSF delay time                           | tCQD   |     | 30  |     | 35  |     | 40  | ns   |       |
| RAS-QSF delay time                           | tRQD   |     | 60  |     | 70  |     | 80  | ns   |       |




#### NOTES

- An initial pause of 200µs is required after powerup followed by any 8 RAS, 8 SC cycles before proper device operation is achieved. If the internal refresh counter is used a minimum of 8 CAS-before-RAS initialization cycles are required instead of 8 RAS cycles.
- V<sub>IH(min)</sub> and V<sub>IL(max)</sub> are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH(min)</sub> and V<sub>IL(max)</sub>, and are assumed to be 5ns for all inputs. Inputs signal transition from 0 to 3V for AC Testing.
- RAM port outputs are measured with a load equivalent to 2 TTL loads and 100pF. Dout comparator level:VOH/VOL=2.0/0.8V
- SAM port outputs are measured with a load equivalent to 1 TTL loads and 50pF. Dout comparator level: V<sub>OH</sub>/V<sub>OL</sub>=2.0/0.8V.
- 5. Operation within the  $t_{RCD}(max)$  limit insures that  $t_{RAC}(max)$  can be met.  $t_{RCD}(max)$  is specified as a reference point only: If  $t_{RCD}$  is greater than the specified  $t_{RCD}(max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
- 6. Assumes that t<sub>RCD</sub>≥t<sub>RCD(max)</sub>.
- 7. The parameters,  $t_{OFF(max)}, t_{OEZ(max)}, t_{SDZ(max)}$  and  $t_{SEZ(max)}$ , define the time at which the output. achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OI}$ .
- twcs, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs≥twcs(min) the cycle is an early write cycle and

the data out pin will remain high impedance for the duration of the cycle. If  $t_{CWD} \ge t_{CWD(min)}$  and  $t_{RWD} \ge t_{AWD(min)}$ , then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.

- 9. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the WE leading edge in read-write cycles.
- 11. Operation within the  $t_{RAD(max)}$  limit insures that  $t_{RCD(max)}$  can be met.  $t_{RAD(max)}$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD(max)}$  limit, then access time is controlled by  $t_{AA}$ .
- 12. Assume tT=3ns
- 13. Recomended operating input condition.



Input pulse levels are from 0.0V to 3.0Volts.

All timing measurements are referenced from VIL (max)

and VIH (min) with transition time = 3.0ns

14. twcr, tDHR are referenced to tRAD(max)



## **DEVICE OPERATION**

The KM424C257 contains 1,048,576 memory locations. Eighteen addres bits are required to address a particular 4-bit word in the memory array. Since the KM424C257 has only 0 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe (RAS), the column address strobe (CAS) and the valid row and column address inputs.

Operation of the KM424C257 begins by strobing in a valid row address with RAS while CAS remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by CAS. This is the beginning of any KM424C257 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both RAS and CAS have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time (t\_RP) requirement.

### **RAS** and **CAS** Timing

The minimum  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  pulse widths are specified by  $t_{\text{RAS}}(\text{min})$  and  $t_{\text{CAS}}(\text{min})$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{\text{RAS}}$  low, it must not be aborted prior to satisfying the minimum  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{\text{RAS}}$  precharge time,  $t_{\text{RP}}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM424C257 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

#### Read

A read cycle is achieved by maintaining  $\overline{WB}/\overline{WE}$  high during a  $\overline{RAS}/\overline{CAS}$  cycle. The access time is normally specified with respect to the falling edge of  $\overline{RAS}$ . But the access time also depends on the falling edge of  $\overline{CAS}$  and on the valid column address transition. If  $\overline{CAS}$  goes low

before  $t_{RCD}(max)$  and if the column address is valid before  $t_{RAD}(max)$  then the access time to valid data is specified by  $t_{RAC}(min)$ . However, if CAS goes low after  $t_{RCD}(max)$  or if the column address becomes valid after  $t_{RAD}(max)$ , access is specified by  $t_{CAC}$  or  $t_{AA}$ .

The KM424C257 has common data I/O pins. The  $\overline{DT}/\overline{OE}$  has been provided so the output buffer can be precisely controlled. For data to appear at the outputs,  $\overline{DT}/\overline{OE}$  must be low for the period of time defined by t<sub>OEA</sub>.

#### Write

The KM424C257 can perform early write and readmodify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{WB}/\overline{WE}$ ,  $\overline{DT}/\overline{OE}$  and  $\overline{CAS}$ . In any type of write cycle, Data-in must be valid at or before the falling edge of  $\overline{WB}/\overline{WE}$ , whichever is later.

#### **Fast Page Mode**

Fast page mode provides high speed read, write or readmodify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while RAS is kept low to maintain the row address, CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

### Write-Per-Bit

The write-per-bit function selectively controls the internal write-enable circuits of the RAM port. When  $\overline{\text{WB}}/\overline{\text{WE}}$ is held 'low' at the falling edge of  $\overline{\text{RAS}}$ , during a random access operation, the write-mask is enabled. At the same time, the mask data on the Wi/DQi pins is latched onto the write-mask register (WM1). When a '0' is sensed on any of the Wi/DQi pins, their corresponding write circuits are disabled and new data will not be written.

When a '1' is sensed on any of the Wi/DQi pins, their corresponding write circuits will remain enabled so that new data is written. The write mask data is valid for only one cycle the truth table of the write-per-bit function are shown in Table 1.

| Table 1. 1 | Truth 1 | table | for | write-per-bit | function |
|------------|---------|-------|-----|---------------|----------|
|------------|---------|-------|-----|---------------|----------|

| RAS | CAS | DT/OE | WB/WE | Wi/DQi | FUNCTION      |
|-----|-----|-------|-------|--------|---------------|
|     | н   | н     | н     | *      | WRITE ENABLE  |
|     | н   | н     | L     | 1      | WRITE ENABLE  |
|     | • • |       |       | 0      | INHIBIT WRITE |



### **DEVICE OPERATION** (Continued)

#### **Block Write**

A block write cycle is performed by holding  $\overline{CAS}$ ,  $\overline{DT}/\overline{OE}$ "high" and DSF "Low" at the falling edge of  $\overline{RAS}$  and by holding DSF "high" at the falling edge of  $\overline{CAS}$ . The state of the  $\overline{WB}/\overline{WE}$  at the falling edge of  $\overline{RAS}$  determines whether or not the I/O data mask is enabled as write per bit function. At the falling edge of  $\overline{CAS}$ , the starting column address pointer and column mask data must be provided. During a block write cycle, the 2 least significant column address (Ao and A1) are internally controlled and only the seven most significant column address (A2-A8) are latched at the falling edge of  $\overline{CAS}$ .

#### **Flash Write**

Flash write is mainly used for fast clear operations in frame buffer applications. A flash write cycle is performed by holding  $\overrightarrow{CAS}$  "high",  $\overrightarrow{WB}/\overrightarrow{WE}$  "Low" and DSF "high" at the falling edge of  $\overrightarrow{RAS}$ . The mask data must also be provided on the Wi/DQi lines at the falling edge of  $\overrightarrow{RAS}$  in order to enable the flash write operation for selected I/O blocks.

#### Data Output

The KM424C257 has a three state output buffers which are controlled by  $\overline{CAS}$  and  $\overline{DT}/\overline{OE}$ . When either  $\overline{CAS}$  or  $\overline{DT}/\overline{OE}$  is high (V<sub>IH</sub>) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by t<sub>CLZ</sub> after the falling edge of  $\overline{CAS}$ . Invalid data may be present at the output during the time after t<sub>CLZ</sub> and before the valid data appears at the output. The timing parameters t<sub>CAC</sub>, t<sub>RAC</sub> and t<sub>AA</sub> specify when the valid data will be present at the output. The valid data remains at the output until  $\overline{CAS}$  returns high. This is true even if a new  $\overline{RAS}$  cycle occurs (as in hidden refresh). Each of the KM424C257 operating cycles is listed below after the corresponding output state produced by the cycle.

*Valid Output Data:* Read, Read-Modity-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write, Read Color Register.

#### Refresh

The data in the KM424C257 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8 ms. Any operation cycle performed in the RAM port refreshes the 2048 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

**RAS-Only Refresh:** This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 512 row address,  $(A_0-A_8)$ .

**CAS-before-RAS Refresh:** The KM424C257 has CASbefore-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set up time(tcsR) before RAS goes low the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

**Hidden Refresh:** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM424C257 hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

**Other Refresh Methods:** It is also possible to refresh the KM424C257 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only refresh or CASbefore-RAS refresh is the preferred method.

### **Transfer Operation**

- Normal Write/Read Transfer (SAM→RAM/RAM→ SAM.).
- Pseudo Write Transfer (Switches serial port from serial Read to serial Write. No actual data transfer takes place between the RAM and the SAM.).
- 3. Real Time Read Transfer (On the fly Read Transfer operation).
- Split Write/Read Transfer (Divides the SAM into a high and a low half. Only one half is transferred from/to the SAM while the other half is write to/read from the SDQ pins.).

#### **Read-Transfer Cycle**

A read-transfer consists of loading a selected row of data from the RAM array into the SAM register. A read-transfer is accomplished by holding  $\overrightarrow{CAS}$  high,  $\overrightarrow{DT}/\overrightarrow{OE}$  low and  $\overrightarrow{WB}/\overrightarrow{WE}$  high at the falling edge of  $\overrightarrow{RAS}$ . The row address



### DEVICE OPERATION (Continued)

selected at the falling edge of RAS determines the RAM row to be trasferred into the SAM.

The actual data transfer completed at the rising edge of

data transfer. A psuedo write transfer is accomplished by holding  $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WB}/\overline{WE}$  low and  $\overline{SE}$  high at the falling edge of  $\overline{RAS}$ . The pseudo write transfer cycle must be performed after a read transfer cycle if

| RAS Falling Edge |       |       | Function | Transfer | Transfer              | Sam port  |           |              |
|------------------|-------|-------|----------|----------|-----------------------|-----------|-----------|--------------|
| CAS              | DT/OE | WB/WE | SE       | DSF      | Function              | Direction | Data Bits | Mode         |
| Н                | L     | Н     | *        | L        | Read Transfer         | RAM→SAM   | 512X4     | Input→Output |
| н                | L     | L     | L        | L        | Masked Write Transfer | SAM→RAM   | 512×4     | Output→Input |
| н                | L     | L     | н        | L        | Pseudo Write Transfer |           | <u> </u>  | Output→Input |

Table 2. Truth table for Transfer operation

\*: Don't Care

 $\overline{\text{DT}}/\overline{\text{OE}}$ . When the transfer is completed, the SDQ lines are set into the otuput mode. In a read/real-time read-transfer cycle, the transfer of a new row of data is completed at the rising edge of  $\overline{\text{DT}}/\overline{\text{OE}}$  and becomes valid on the SDQ lines after the specified access time t<sub>SCA</sub> from the rising edge of the subsequent serial clock (SC) cycle. The start address of the serial pointer of the SAM is determined by the column address selected at the falling edge of  $\overline{\text{CAS}}$ .

### Write Transfer Cycle

A write transfer cycle consists of loading the content of the SAM data register into a selected row of RAM array. A write transfer is accomplished by CAS high, DT/OE low, WB/WE low and SE low at the falling edge of RAS. The row address selected at the falling edge of RAS determines the RAM row address into which the data will be transfered. The column address selected at the falling edge of CAS determines the start address of the serial pointer of the SAM. After the write transfer is completed, the SDQ lines are in the input mode so that serial data synchronized with SC can be loaded. When two consecutive write transfer operations are performed, there is a delay in availability between the last bit of the previous row and the first bit of the new row. Consequently the SC clock must be held at a constant VIL or VIH after the SC precharge time t<sub>SCP</sub> has seen satisfied. A rising edge of the SC clock until must not occur after a specified delay tSRD from the falling edge of RAS.

### Pseudo Write Transfer Cycle

The pseudo write transfer cycle switches SDQ lines from serial read mode to serial write mode. It doesn't perform

the subsequent operation is a write transfer cycle. There is a timing delay associated with the switching of the SDQ lines from serial output mode to serial input mode. During this period, the SC clock must be held at a constant V<sub>IL</sub> or V<sub>IH</sub> after the t<sub>SC</sub> precharge time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay tspp from the falling edge of RAS.

### **Special Function Input (DSF)**

In read transfer mode, holding DSF high on the falling edge of RAS selects the split register mode read transfer operation. This mode divides the serial data register into a high order half and a low order half; one active, and one inactive. When the cycle is initiated, a transfer occurs between the memory array and either the high half or the low half register, depending on the state of most significant column address bit (As) that is strobed in on the falling edge of CAS. If As is high, the transfer is to the high half of the register. If As is low, the transfer is to the low half of the register. Use of the split register mode read transfer feature allows on-the-fly read transfer operation without synchronizing DT/OE to the serial clock. The transfer can be to either the active half or the inactive half register. If the transfer is to the active register, with an uninterrupted serial data stream, then the timings tTSL and tTSD must be met.

In write tranfer mode, holding DSF high on the falling edge of  $\overline{RAS}$  permits use of a Split Register mode of transfer write. This mode allows  $\overline{SE}$  to be high on the falling edge of  $\overline{RAS}$  without performing a pseudo write transfer, with the serial port disabled during the entire transfer write cycle.



#### **DEVICE OPERATION**(Continued)

#### Masked Write Transfer(MWT)

Masked write transfer is initiated if  $\overline{\text{DT}}/\overline{\text{OE}}$ ,  $\overline{\text{WB}}/\overline{\text{WE}}$  and DSF are low when  $\overline{\text{RAS}}$  goes low. This enables data of SAM register(512bit)to be transferred to the selected row in the DRAM array. masking is selected by latching Wi/DQi9i-0~7)inputs when  $\overline{\text{RAS}}$  goes low.

The Column address defines defines the start address of serial input and its MSB(Aa)defines QSF level.

If Aa is low, the QSF will be low level to designate that the start address is in positioned in the lower half of SAM.(For Aa=high, the QSF will be high and indicates that the start address will be positioned in the upper half of SAM) After write transfer cycle is completed. SAM ports is set to input mode.

#### Split Read Transfer(SRT)

In a graphic system, if data has to be transferred from DRAM to SAM while in the middle of a display line, the only way to do this seamlessly is by performing a Real Time Read Transfer cycle. However, this cycle has many critical timing restrictions(between SC,  $\overline{\text{DT}}/\overline{\text{OE}}$ , RAS and  $\overline{\text{CAS}}$ )because the transfer has to occur at the first rising edge of  $\overline{\text{DT}}/\overline{\text{OE}}$ .

The Split Read Transfer cycle eliminates the need for this critical transfer timing, thereby simplifying system design. This is accomplished by dividing the SAM port into 2 halves of 256 bits each. A Split Read Transfer loads only the lower or upper half. While data is being serially read from one half of the SAM register, new RAM data can be transferred to the other half. since transfer timing is controlled internally, there is no timing restriction between  $\overline{\text{DT}}/\overline{\text{OE}}$  and  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , SC.

A normal Read Transfer cycle must be executed before performing a Split Read Transfer to set the state QSF. A Split Read Transfer cycle is initiated by keeping DSF and  $\overline{WE}/\overline{WB}$  high and  $\overline{DT}/\overline{OE}$  low at the falling edge of RAS

**Address:** The row address is latched on the falling edge of RAS. The column address defined by(A0~A7) defines the starting address of the SAM port from which data will begin shifting out. column address pin A8 is a "Don't Care".

The QSF pin indicates which SAM half is shifting out serial data(0=Lower, 1=Upper). A Split Read Transfer will load data into the other half. The state of the QSF output changes when the SAM address counter reaches a split SAM boundary(e.g. 255th or 511th bit).

#### Masked Split Write Transfer(MSWT)

This transfer function is very similar to the SRT except the data transfer direction is from SAM to RAM. MSWT is enabled if  $\overline{\text{DT}}/\overline{\text{OE}}$  low,  $\overline{\text{WB}}/\overline{\text{WE}}$  low, and DSF high when RAS goes low. The bit masking of this cycle is the same as that of MWT(Masked Write Transfer)and the SAM port direction is not changed by performing MSWT. And the column address is latched in as the start address of SAM port and the MSB(Ae)is a "Don't Care". The opening cycle of either MWT or PWT is needed before MSWT can be performed.

#### Split Register Active status Output(QSF)

QSF indicates which half of the serial register in the SAM is being accessed. If QSF is low, then the serial address pointer is accessing the low(least significant) 256 bits of the SAM. If QSF is high, then the pointer is accessing the higher(most significant)256 bits of the SAM.

#### Serial clock9SC)

All operations of the SAM port are synchronized with the serial clock SC. Data is shifted in or out of the SAM registers at the rising edge of SC. In a serial read, the output data becomes valid on the SDQ pins after the maximum specified serial access time tscA from the rising edge of SC. The serial clock SC also increments the 9bit serial pointer which is used to select the SAM address. The pointer address is incremented in a wrap around mode to select sequential locations after the starting location which is determined by the column address in the read transfer cycle.



### **DEVICE OPERATIONS** (Continued)

#### Serial Input/Output(SDQ0~SDQ3)

Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent transfer cycle. When a read transfer cycle is performed, the SAM port is in the output mode. When a pseudo write is performed, the SAM port operation is switched from output mode to input mode. During subsequent write transfer cycle, the SAM port remains in the input mode.


#### **Tap Address Limitation**

The Tap Address of non-split transfer cycle preceding split transfer cycle should be between 0 and 253 or between 256 and 509.

#### Power-up

During Power-up RAS, DT/OE, must be held High or track with Vcc.

#### Table 3. SPLIT REGISTER MODE




HIGH

UPPER SAM




FOTRALIA



SAMSUNG


EI ENTRANICO

WRITE CYCLE (OE CONTROLLED WRITE)



DT/OË VIL t<sub>RFH</sub> V1H t<sub>CF</sub>  $\boxtimes$ t<sub>FSR</sub> DSF t<sub>FSC</sub> VIL t<sub>DS</sub> - t<sub>MS</sub> -– t<sub>DZC</sub> – t<sub>DH</sub> t<sub>MH</sub> t<sub>OED</sub> tozo -t<sub>OEA</sub> - 🕅 VIH VALID DATA-IN IN WMI DATA Γ  $V_{\text{PL}}$ - t<sub>CAC</sub> toez W<sub>0</sub>/DQ<sub>0</sub> ~W3/DQ3 t -t<sub>RAC</sub> V<sub>он</sub> — VALID DATA-OUT OPEN V<sub>OL</sub> -t<sub>CLZ</sub> Don't Care

### PAGE MODE READ CYCLE






61

# **CMOS VIDEO RAM**


### PAGE MODE WRITE CYCLE (EARLY WRITE)








### PAGE MODE READ-MODIFY-WRITE CYCLE




SAMSUNG ELECTRONICS 2

63


### **RAS ONLY REFRESH CYCLE**




# CAS BEFORE RAS REFRESH




tee








-----








2

# **CMOS VIDEO RAM**

#### **BLOCK WRITE CYCLE**





| *1 WB/WE | *2 W0/DQ0-W3/DQ3 | CYCLE                  |
|----------|------------------|------------------------|
| 0        | WM1 Data         | Masked Block Write     |
| 1        | Don't Care       | Block Write (Non Mask) |


WM1 Data: 0: Write Disable 1: Write Enable

#### COLUMN SELECT DATA

| $W_0/DQ_0$ — Column 0 (A <sub>IC</sub> =0, A <sub>OC</sub> =0) > | ]            |
|------------------------------------------------------------------|--------------|
| $W_1/DQ_1$ — Column 1 (A <sub>IC</sub> =0, A <sub>OC</sub> =1)   | Wn/DQn       |
| $W_2/DQ_2$ — Column 2 (A <sub>IC</sub> =1, A <sub>OC</sub> =0)   | = 0: Disable |
| $W_3/DQ_3$ — Column 3 (A <sub>IC</sub> =1, A <sub>OC</sub> =1)   |              |



PAGE MODE BLOCK WRITE CYCLE





| *1 WB/WE | *2 W <sub>0</sub> /DQ <sub>0</sub> -W <sub>3</sub> /DQ <sub>3</sub> | CYCLE                  |
|----------|---------------------------------------------------------------------|------------------------|
| 0        | WM1 Data                                                            | Masked Block Write     |
| 1        | Don't Care                                                          | Block Write (Non Mask) |

WM1 Data: 0: Write Disable 1: Write Enable


COLUMN SELECT DATA

| $W_0/DQ_0$ — Column 0 (A <sub>IC</sub> =0, A <sub>OC</sub> =0) |              |
|----------------------------------------------------------------|--------------|
| $W_1/DQ_1$ — Column 1 (A <sub>IC</sub> =0, A <sub>OC</sub> =1) | Wn/DQn       |
| $W_2/DQ_2$ — Column 2 (A <sub>IC</sub> =1, A <sub>OC</sub> =0) | = 0: Disable |
| $W_3/DQ_3$ — Column 3 (A <sub>IC</sub> =1, A <sub>OC</sub> =1) | = 1: Enable  |




2

#### **READ TRANSFER CYCLE**



Sлмsung

~~~~~




REAL TIME READ TRANSFER CYCLE


SAMSUNG

71

SPLIT READ TRANSFER CYCLE




PSEUDO WRITE TRANSFER CYCLE




- - - - - - - -

WRITE TRANSFER CYCLE




SPLIT WRITE TRANSFER CYCLE




75


EI EFTDANICO


SERIAL READ CYCLE ($\overline{SE} = V_{IL}$)




SERIAL READ CYCLE (SE Controlled Outputs)







SERIAL WRITE CYCLE ($\overline{SE} = V_{IL}$)






PACKAGE DIMENSIONS


28-PIN PLASTIC SOJ

Units Inches (millimeters)



28-PIN PLASTIC ZIP

SAMSUNG



128K×8 Bit CMOS Video RAM FEATURES

- Dual port Architecture 128K × 8 bits RAM port 256 × 8 bits SAM port
- Performance

Speed Parameter	-6	-7	-8
RAM access time (tRAC)	60ns	70ns	80ns
RAM access time (tcac)	20ns	20ns	20ns
RAM cycle time (tRc)	110ns	130ns	150ns
RAM page mode cycle (tPc)	40ns	45ns	50ns
SAM access time	18ns	20ns	20ns
SAM cycle time	20ns	25ns	25ns
RAM active current	90mA	85mA	80mA
SAM active current	50mA	45mA	40mA

- Fast Page Mode
- RAM Read, Write, Read-Modify-Write
- Serial Read and Serial Write
- Read, Real Time Read and Split Read Transfer (RAM→SAM)
- Write, Split Write Transfer with Masking operation (New Mask)
- Block Write, Flash Write and Write per bit with Masking operation (New Mask)
- CAS-before-RAS, RAS-only and Hidden Refresh
- Common Data I/O Using three state RAM Output Control
- All Inputs and Outputs TTL Compatible
- Refresh: 512 Cycle/8ms
- Single + 5V ± 10% Supply Voltage
- · Plastic 40-PIN 400 mil SOJ

GENERAL DESCRIPTION

The Samsung KM428C128 is a CMOS 128K×8 bit Dual Port DRAM. It consists of a 128K×8 dynamic random access memory (RAM) port and 256×8 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 bit rows of 2048 bits. It operates like a conventional $128K \times 8$ CMOS DRAM. The RAM port has a write per bit mask capability.

The SAM port consists of eight 256 bit high speed shift registers that are connected to the RAM array through a 2048 bit data transfer gate. The SAM port has serial read and write capabilities.


Data may be internally transferred bi-directionally between the RAM and SAM ports using read or write transfers.

Refresh is accomplished by familiar DRAM refresh modes. The KM428C128 supports RAS-only, Hidden, and CAS-before-RAS refresh for the RAM port. The SAM port does not require refresh.

All inputs and I/O's are TTL level compatible. All address lines and Data inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.

PIN CONFIGURATION (Top Views)

40 Pin 400 mil SOJ






PIN DESCRIPTION

Symbol	Туре	Description
RAS	IN	Row Address Strobe. $\overline{\text{RAS}}$ is used to clock in the 8 row bits for another input signal. The RAM port is placed in standby mode when the $\overline{\text{RAS}}$ control is held "High"
CAS	IN	Column Address Strobe. CAS is used to clock in the 8 column address bits as a strobe for the DSF inputs
ADDRESS	IN	Address inputs for the DRAM operation, these inputs are multiplexed and clocked by RAS and CAS to select one 16-bit word out of the 262,144 available. 9 row address bits are latched on the falling edge of the row address strobe(RAS) and the following nine column address bits are latched on the falling edge of the column address strobe(CAS).
WB/WE	IN	The $\overline{\text{WB}}/\overline{\text{WE}}$ input is a multifunction pin. when $\overline{\text{WB}}/\overline{\text{WE}}$ is "High" at the falling edge of RAS, during RAM port operation, it is used to write data into the memory array in the same manner as a standard DRAM. When $\overline{\text{WB}}/\overline{\text{WE}}$ is "Low" at the falling edge of RAS, during RAM port operation, the W-P-B function is enabled.
DT/OE	IN	The DT/OE input is also a multifunction pin. Enables an internal Transfer operation at the falling edge of RAS when Transfer enable.
DSF	IN	DSF is used to indicate which special functions(BW, FW, Split Transfer, etc)are used for a particular access cycle.
Wi/DQi	IN/OUT	Data I/O for DRAM access. These pins act as inputs for Mask and register load cycles, DQ Mask and Column Mask for BW.
SC	IN	Clock input to the serial address counter and data latch for the SAM register
SDQi	IN/OUT	Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent read, write or pseudo write transfer cycle.
QSF	OUT	QSF indicates which half of the SAM is being accessed. Low if address is 0-255, High if address is 256-511.
SE	IN	In a serial read cycle. SE is used as an output control. When SE is "High", serial access is disabled, however, the serial address pointer is still incremented while SC is clocked.
Vcc	SUPPLY	Power supply
Vss	SUPPLY	Ground



~----

FUNCTIONAL BLOCK DIAGRAM



81

FUNCTION TRUTH TABLE

Mnemonic			RAS			CAS	Addr	'ess*1	DQi	Input*2	Write	Color	
Code	CAS	DT/OE	WE	DSF	SE	DSF	RAS	CAS	RAS	CAS/WE	Mask	Register	Function
CBR	0	Х	Х	Х	х		Х	Х	х	-	-	_	CBR Refresh
ROR	1	1	Х	0	Х	_	Row	Х	х	-	_	_	RAS-only Refresh
RW .	1	1	1	0	х	0	Row	Col.	x	Data	-	-	Normal DRAM Read/ Write(No. Mask)
RW/NM	1	1	0	0	х	0	Row	Col.	WMi	Data	Use		Masked DRAM Write (New Mask)
MFLW	1	1	0	1	x	x	Row	x	WMi	x	Use	Use	Masked Flash Write (New Mask)
BW	1	1	1	0	х	1	Row	Col. (A2~A7)	x	Col. Mask	_	Use	Block Write (No Mask)
BW/NW	1	1	0	0	x	1	Row	Col. (A2~A7)	WMi	Col. Mask	Use	Use	Masked Block Write (New Mask)
LCR	1	1	1	1	х	1	Row 3	x	x	Coor Mask	—	Load	Load Color Register
RT	1	0	1	0	х	х	Row	Тар	Х	X			Read Transfer
SRT	1	0	1	1	х	х	Row	Тар	х	X	_	-	Split Read Transfer
PWT	1	0	0	0	1	х	Row	Тар	х	X	-	—	Pseudo Write Transfer
MWT	1	0	0	0	0	x	Row	Тар	WMi	×	Use		Masked Write Transfer(New Mask)
MSWT	1	0	0	1	x	x	Row	Тар	WMi	x	Use	-	Masked Split Write Transfer(New Mask)

X: Don't Care, -: Not Applicable

Note

*1 : These column show what must be present on the A0~A8 outputs at the falling edge of RAS and CAS.

*2 : These column show what must be present on the DQ0~DQ3 outputs at the falling edge of RAS, CAS or WB/WE, whichever is later.

*3 : The Row that is addressed will be refreshed.



ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	VIN, VOUT	-1 to +7.0	V
Voltage on V _{CC} Supply Relative to V _{SS}	Vcc	-1 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	PD	1	W
Short Circuit Output Current	los	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A=0 to 70°C)

Item	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	. V
Ground	V _{SS}	0	0	0	V
Input High Voltage	VIH	2.4		Vcc+1V	V
Input Low Voltage	VIL	-1.0	_	0.8	V

INPUT/OUTPUT CURRENT (Recommended operating conditions unless otherwise noted.)

Item	Symbol	Min	Max	Unit
Input Leakage Current (Any Input 0≤VIN≤Vcc +0.5V all other pins not under test=0 volts)	lιL	-10	10	μΑ
Output Leakage Current (Data out is disabled, 0V≤Vout≤Vcc)	lol	-10	10	μΑ
Output High Voltage Level (RAM I _{OH} =-5mA, SAM I _{OH} =-2mA)	V _{OH}	2.4		V
Output Low Voltage Level (RAM I _{OL} =4.2mA, SAM I _{OL} =2mA)	Vol	_	0.4	v

CAPACITANCE (Vcc=5V, f=1MHz, TA=25°C)

ltem	Symbol	Min	Max	Unit
Input Capacitance (A ₀ -A ₈)	C _{IN1}	2	6	pF
Input Capacitance (RAS, CAS, WB/WE, DT/OE, SE, SC, DSF)	C _{IN2}	2	7	pF
Input/Output Capacitance (W0/DQ0-W3/DQ3)	C _{DQ}	2	7	pF
Input/Output Capacitance (SDQ0-SDQ3)	C _{SDQ}	2	7	pF
Output Capacitance (QSF)	C _{QSF}	2	7	pF



2

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

			ŀ	KM428C12	8	11-14	
Parameter(RAM Port)	SAM Port	Symbol	-6	-7	-8	Unit	
Operating Current*1	Standby	ICC1	90	85	80	mA	
(RAS and CAS Cycling @tRc=min.)	Active	ICC1A	140	130	120	mA	
Standby Current*1 (RAS, CAS, DT/OE, WB/WE=VIH,DSF=VIL)	Standby	ICC2	5	5	5	mA	
	Active	ICC2A	50	45	40	mA	
RAS Only Refresh Current*1 (CAS=Vін, RAS Cycling @tвc=min.)	Standby	Іссз	90	85	80	mA	
	Active	ІссзА	140	130	120	mA	
Fast Page Mode Current*₁ (RAS=Vเ∟, CAS Cycling @tec=min.)	Standby	ICC4	70	65	60	mA	
	Active	Icc4A	120	110	100	mA	
CAS-Before-BAS Refresh Current*1	Standby	ICC5	90	85	80	mA	
(RAS and CAS Cycling @tRc=min.)	Active	ICC5A	140	130	120	mA	
Data Transfer Current*1	Standby	ICC6	120	115	110	mA	
(RAS and CAS Cycling @tRc=min.)	Active	ICC6A	170	160	150	mA	
Flash Write Cycle	Standby	1007	90	85	80	mA	
(RAS and CAS Cycling @tRc=min.)	Active	Icc7A	140	130	120	mA	
Block Write Cycle	Standby	ICC8	100	95	90	mA	
(RAS and CAS Cycling @tRc=min.)	Active	ICC8A	150	140	130	mA	
Color Register Load or Read Cycle	Standby	Icca	90	85	80	mA	
(RAS and CAS Cycling @trc=min.)	Active	ІссяА	140	130	120	mA	

Note*1 : Real values are dependent on output loading and cycle rates. Specified values are obtained with the output open, Icc is specified as a average current.

In Icc1, Icc3, Icc6, Icc7, Icc8, Icc9, address transition should be changed only while RAS=VIL

In Icc4, address transition should be changed only once while CAS=VIH



AC CHARACTERISTICS (0°C \leq TA \leq 70°C, Vcc=5.0V \pm 10%, see notes 1,2)

-		-6		-7		-8		- Linit	Natas
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	tRC	110		130		150		ns	
Read-modify-write cycle time	tRWC	155		175		200		ns	
Fast page mode cycle time	tPC	40		45		50		ns	
Fast page mode read-modify-write	TABLE	80		85		90		ns	
Access time from RAS	TRAC		60		70		80	ns	3,4
Access time from CAS	tCAC		20		20		20	ns	4
Access time from column address	taa		30		35	_	40	ns	3,11
Access time from CAS Precharge	tCPA		35		40		45	ns	3
CAS to output in Low-Z	tc∟z	3		3		3		ns	3
Output butter turn-off delay	torr	0	15	0	15	0	15	ns	7
Transition time(rise and fall)	tτ	3	50	3	50	3	50	ns	2
RAS Precharge time	tRP	40		50		60		ns	
RAS pulse width	tras	60	10K	70	10K	80	10K	ns	
RAS pulse width(fast page mode)	trasp	60	100K	70	100K	80	100K	ns	
RAS hold time	trsh	20		20		20		ns	
CAS hold time	tcsн	60		70		80		ns	
CAS pulse width	tCAS	20	10K	20	10K	20	10K	ns	
RAS to CAS delay time	tRCD	20	40	20	50	25	60	ns	5,6
RAS to column address delay time	trad	15	30	15	35	20	40	ns	11
CAS to RAS precharge time	tCRP	5		5		5		ns	
CAS precharge time (CBR Counter Test)	tсрт	10		10		10		ns	
CAS precharge time(fast page mode)	tCP	10		10		10		ns	
Row address set-up time	tasr	0		0		0		ns	
Row address hold time	t RAH	10		10		15		ns	
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	tCAH	15		15	-	15		ns	
Column address hold referenced to RAS	tar	50		55		60		ns	
Column address hold to RAS lead time	tRAL	30		35		40		ns	-
Read command set-up time	tRCS	0		0		0		ns	
Read command hold referenced to CAS	tRCH	0		0		0		ns	9
Read command hold referenced to RAS	trrh	0		0		0		ns	9
Write command hold time	twcн	15		15		15		ns	
Write command hold referenced to RAS	twcr	45		55		60		ns	
Write command pulse width	twp	10		15		15		ns	
Write command to RAS lead time	tRWL	15		15		20	-	ns	
Write command to CAS lead time	tCWL	15		15		20		ns	



AC CHARACTERISTICS (Continued)

			-6	-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Data set-up time	tDS	0		0		0		ns	10
Data hold time	tDH	15		15		15		ns	10
Data hold referenced to RAS	t DHR	45		55		60		ns	
Write command set-up time	twcs	0		0		0		ns	8
CAS to WE delay	tcwp	40		45		45		ns	8
CAS precharge to WE delay(Fast Page mode)	tCPWD	60		65		70		ns	
RAS to WE delay	trwd	85		95		105		ns	8
Column address to WE delay time	tawd	55		60		65		ns	8
CAS set-up time (C-B-R refresh)	tCSR	10		10		10		ns	
CAS hold time(C-B-R refresh)	t CHR	10		10		10		ns	
RAS precharge to CAS hold time	tRPC	10		10		10		ns	
RAS hold time referenced to OE	troh	15		20		20		ns	
Access time from output enable	tOEA		20		20		20	ns	
Output enable to data input delay	tOED	15		15		15		ns	
Output buffer turn-off delay from \overline{OE}	tOEZ	0	15	0	15	0	15	ns	7
Output enable command hold time	toeh	15		15		15		ns	
Data to CAS delay	tDZC	0		0		0		ns	
Data to output enable delay	tDZO	0		0		0		ns	,
Refresh period(512 cycle)	tref		8	-	8		8	ms	
WB set-up time	twsR	0		0		0		ns	
WB hold time	trwn	10		10		15		ns	
DSF set-up time referenced to RAS (I)	tFHR	0		0		0		ns	
DSF hold time referenced to RAS (I)	tFSR	45		55		60		ns	
DSF hold time referenced to RAS (II)	tRFH	10		10		15		ns	
DSF set-up time referenced to CAS	tFSC	0		0		0		ns	
DSF hold time referenced to CAS	t CFH	10		15		15		ns	
Write per bit mask data set-up time	tмs	0		0		0		ns	
Write per bit mask data hold time	tмн	10		10		15		ns	
DT high set-up time	tTHS	0		0		0		ns	
DT high hold time	tтнн	10		10		15		ns	
DT high set-up time	tTLS	0		0		0		ns	
DT low hold time	tтlн	10		10		15		ns	
DT low hold ref. to RAS(real time read transfer)	tRTH	50		60		65		ns	
DT low hold ref. to CAS(real time read transfer)	tстн	15		20		25		ns	
DT low hold ref. to col.addr.(real time read transfer)	tath	20		25		30		ns	
SE setup referenced to RAS	tesr	0		0		0		ns	
SE hold time referenced to RAS	tREH	10		10		15		ns	



AC CHARACTERISTICS (Continued)

			-6		-7		-8	T	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
DT to RAS precharge time	t TRP	40		50		60		ns	
DT precharge time	trp	20		20		25		ns	
RAS to first SC delay(read transfer)	tRSD	60		70		80		ns	
CAS to first SC delay(read transfer)	tCSD	25		30		35		ns	
Col.Addr.to first SC delay(read transfer)	tasd	35		40		40		ns	
Last SC to DT lead time	tτsL	5		5		5		ns	
DT to first SC delay(read transfer)	trsd	10		10		15		ns	
Last SC to RAS set-up(serial input)	tSRS	30		30		30		ns	
RAS to first SC delay time(serial input)	tSRD	20		20		25		ns	_
RAS to serial input delay time	tSDD	30		40		50		ns	
Serial output buffer turn-off delay from RAS									_
(pseudo write transfer)	tsdz	10	30	10	30	10	35	ns	7
Serial Input to first SC delay time	tszs	0		0		0		ns	
SC cycle time	tscc	20		25		25		ns	12
SC pulse width (SC high time)	tsc	6		7		7		ns	
SC precharge(SC low time)	tSCP	6		7		7		ns	
Access time from SC	tSCA		18		20		20	ns	4
Serial output hold time from SC	tsoн	5		5		5		ns	
Serial input set-up time	tsps	0		0		0		ns	
Serial input hold time	tSDH	10		15		15		ns	
Access time from SE	tsea		15		20		20	ns	4
SE pulse width	tse	20		20		25		ns	
SE precharge time	tSEP	20		20		25		ns	
Serial out butter turn-off from SE	tsez	0	15	0	15	0	15	ns	7
Serial input to SE delay time	tsze	0		0		0		ns	
Serial write enable set-up time	tsws	5		5		5		ns	
Serial write enable hold time	tswн	10		15		15		ns	
Serial write disable set-up time	tswis	5		5		5	_	ns	
Serial write disable hold time	tswiH	15		15		15		ns	
Split transfer set-up time	tsts	25		25		25		ns	
Split transfer hold time	tsтн	25		25		25		ns	
SC-QSF delay time	tsop		25		25		25	ns	
DT-QSF delay time	ταρ		25		25		25	ns	
CAS-QSF delay time	tcop		30		35		40	ns	
RAS-QSF delay time	tRQD		60		70		80	ns	




NOTES

- An initial pause of 200µs is required after power-up followed by any 8 RAS, 8 SC cycles before proper device operation is achieved. If the Internal refresh counter is used a minimum of 8 CAS-before-RAS inItialization cycles are required instead of 8 RAS cycles.
- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) and are assumed to be 5ns for all inputs. Inputs signal transition from 0V to 3V for AC Testing.
- RAM port outputs are measured with a load equivalent to 1 TTL loads and 50pF. Dou⊤ comparator level: VoH/VoL=2.0/0.8V
- 4. SAM port outputs are measured with a load equivalent to 1 TTL loads and 30pF. Dou⊤ comparator level: VoH/VoL=2.0/0.8V
- 5. Operation within the tRCD(max) limit insures the tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- 6. Assumes that tRCD≥tRCD (max).
- The parameters, toFF(max), toEz(max), tsDZ(max) and tsEz(max), define the time at which the output achieves the open circuit condition and is not referenced to VOH or VOL.
- twcs, trwp, tcwp and tawp are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data out pin will remain high impedance for the

duration of the cycle. If tcwp \geq tcwp(min), and trwp \geq trwp(min) and tawp \geq tawp(min), then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.

- 9. Either tRCH or tRRH must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the WE leading edge in read-write cycles.
- 11. Operation within the tRAD(max) limit insures that tRCD(max) can be met. tRAD(max) is specified as a reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.
- 12. Assume tr=3ns.
- Recommended operating input condition. Input pulse levels are from 0.0V to 3.0 Volts. All timing measurements are referenced from VIL(max) and VIH(min) with transition=3.0ns



14. twcr, tDHR are referenced to tRAD. (max.)

DEVICE OPERATION

The KM428C128 contains 1,048,576 memory locations. Seventeen address bits are required to address a particular 8-bit word in the memory array. Since the KM428C128 has only 0 address input pins, time multiplexed addressing is used to input 9 row and 8 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe(\overline{RAS}), the column address inputs.

Operation of the KM428C128 begins by strobing in a valid row address with RAS while CAS remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by CAS. This is the beginning of any KM428C128 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both RAS and CAS have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time (t_{RP}) requirement.

RAS and **CAS** Timing

The minimum \overline{RAS} and \overline{CAS} pulse widths are specified by $t_{RAS}(min)$ and $t_{CAS}(min)$ respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing \overline{RAS} low, it must not be aborted prior to satisfying the minimum \overline{RAS} and \overline{CAS} pulse widths. In addition, a new cycle must not begin until the minimum \overline{RAS} precharge time, t_{RP} , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM428C128 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining $\overline{WB}/\overline{WE}$ high during a RAS/CAS cycle. The access time is normally specified with respect to the falling edge of RAS. But the access time also depends on the falling edge of CAS and on the valid column address transition. If CAS goes low

before $t_{RCD}(max)$ and if the column address is valid before $t_{RAD}(max)$ then the access time to valid data is specified by $t_{RAC}(min)$. However, if \overline{CAS} goes low after $t_{RCD}(max)$ or if the column address becomes valid after $t_{RAD}(max)$, access is specified by t_{CAC} or t_{AA}

The KM428C128 has common data I/O pins. The $\overline{\text{DT}}/\overline{\text{OE}}$ has been provided so the output buffer can be precisely controlled. For data to appear at the outputs, $\overline{\text{DT}}/\overline{\text{OE}}$ must be low for the period of time defined by t_{OEA} .

Write

The KM428C128 can perform early write and readmodify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between $\overline{WB}/\overline{WE}$, $\overline{DT}/\overline{OE}$ and \overline{CAS} . In any type of write cycle, Data-in must be valid at or before the falling edge of $\overline{WB}/\overline{WE}$, whichever is later.

Fast Page Mode

Fast page mode provides high speed read, write or readmodify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while RAS is kept low to maintain the row address, CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

Write-Per-Bit

The write-per-bit function selectively controls the internal write-enable circuits of the RAM port. When $\overline{\text{WB}}/\overline{\text{WE}}$ is held 'low' at the falling edge of $\overline{\text{RAS}}$, during a random access operation, the write-mask is enabled. At the same time, the mask data on the Wi/DQi pins is latched onto the write-mask register (WM1). When a 'O' is sensed on any of the Wi/DQi pins, their corresponding write circuits are disabled and new data will not be written.

When a '1' is sensed on any of the Wi/DQi pins, their corresponding write circuits will remain enabled so that new data is written. The write mask data is valid for only one cycle the truth table of the write-per-bit function are shown in Table 1.

Table 1.	Truth tab	e for write	-per-bit fun	ction
----------	-----------	-------------	--------------	-------

RAS	CAS	DT/OE	WB/WE	Wi/DQi	FUNCTION
	н	н	Н	*	WRITE ENABLE
	н	н н	1	1	WRITE ENABLE
			-	0	INHIBIT WRITE



DEVICE OPERATION (Continued)

Block Write

A block write cycle is performed by holding \overline{CAS} , $\overline{DT}/\overline{OE}$ "high" and DSF "Low" at the falling edge of \overline{RAS} and by holding DSF "high" at the falling edge of \overline{CAS} . The state of the $\overline{WB}/\overline{WE}$ at the falling edge of \overline{RAS} determines whether or not the I/O data mask is enabled as write per bit function. At the falling edge of \overline{CAS} , the starting column address pointer and column mask data must be provided. During a block write cycle, the 2 least significant column address(Ao and A1) are internally controlled and only the six most significant column address(A2-A7)are latched at the falling edge of \overline{CAS} .

Flash Write

Flash write is mainly used for fast clear operations in frame buffer applications. A flash write cycle is performed by holding \overline{CAS} "high", $\overline{WB}/\overline{WE}$ "low" and DSF "high" at the falling edge of \overline{RAS} . The mask data must also be provided on the Wi/DQi lines at the falling edge of \overline{RAS} in order to enable the flash write operation for selected I/O blocks.

Data Output

The KM428C128 has a three-state output buffers which are controlled by \overline{CAS} and $\overline{DT}/\overline{OE}$. When either \overline{CAS} or $\overline{DT}/\overline{OE}$ is high (V_{IH}) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by t_{CLZ} after the falling edge of \overline{CAS} . Invalid data may be present at the output during the time after t_{CLZ} and before the valid data appears at the output. The timing parameters t_{CAC}, t_{RAC} and t_{AA} specify when the valid data will be present at the output. The valid data remains at the output until \overline{CAS} returns high. This is true even if a new \overline{RAS} cycle occurs (as in hidden refresh). Each of the KM428C128 operating cycles is listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modity-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write, Read Color Register.

Refresh

The data in the KM428C128 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8 ms. Any operation cycle performed in the RAM port refreshes the 2048 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 512 row address, (A_0-A_8) .

CAS before-**RAS** Refresh: The KM428C128 has CASbefore-**RAS** on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set up time(tcsn) before **RAS** goes low the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-**RAS** refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM428C128 hidden refresh cycle is actually a CASbefore-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM428C128 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only refresh or CAS-before-RAS refresh is the preferred method.

Transfer Operation

- Normal Write/Read Transfer (SAM→RAM/RAM→ SAM.).
- Pseudo Write Transfer (Switches serial port from serial Read to serial Write. No actual data transfer takes place between the RAM and the SAM.).
- 3. Real Time Read Transfer (On the fly Read Transfer operation).
- Split Write/Read Transfer (Divides the SAM into a high and a low half. Only one half is transferred from/to the SAM while the other half is write to/read from the SDQ pins.).

Read-Transfer Cycle

A read-transfer consists of loading a selected row of data from the RAM array into the SAM register. A read-transfer is accomplished by holding \overrightarrow{CAS} high, $\overrightarrow{DT}/\overrightarrow{OE}$ low and $\overrightarrow{WB}/\overrightarrow{WE}$ high at the falling edge of \overrightarrow{RAS} . The row address



DEVICE OPERATION (Continued)

selected at the falling edge of RAS determines the RAM row to be trasferred into the SAM.

The actual data transfer completed at the rising edge of DT/OE. When the transfer is completed, the SDQ lines are set into the otuput mode. In a read/real-time readtransfer cycle, the transfer of a new row of data is com-

data transfer. A psuedo write transfer is accomplished by holding CAS high, DT/OE low, WB/WE low and SE high at the falling edge of RAS. The pseudo write transfer cycle must be performed after a read transfer cycle if the subsequent operation is a write transfer cycle. There is a timing delay associated with the switching of the SDQ lines from serial output mode to serial input mode. Dur-

Table 2.	Truth	table	for	Transfer	operation
----------	-------	-------	-----	----------	-----------

RAS Falling Edge					Function	Transfer	Transfer	Sam port	
CAS	DT/OE	WB/WE	SE	DSF	Function	Direction	Data Bits	Mode	
н	L	Н	*	L	Read Transfer	RAM→SAM	256×8	Input→Output	
н	L	L	L	L	Masked Write Transfer	SAM→RAM	256×8	Output→Input	
Н	L	L	Н	L	Pseudo Write Transfer		_	Output→Input	

*: Don't Care

pleted at the rising edge of DT/OE and becomes valid on the SDQ lines after the specified access time tSCA from the rising edge of the subsequent serial clock (SC) cycle. The start address of the serial pointer of the SAM is determined by the column address selected at the falling edge of CAS.

Write Transfer Cycle

A write transfer cycle consists of loading the content of the SAM data register into a selected row of RAM array. A write transfer is accomplished by CAS high, DT/OE low. WB/WE low and SE low at the falling edge of RAS. The row address selected at the falling edge of RAS determines the RAM row address into which the data will be transfered. The column address selected at the falling edge of CAS determines the start address of the serial pointer of the SAM. After the write transfer is completed, the SDQ lines are in the input mode so that serial data synchronized with SC can be loaded. When two consecutive write transfer operations are performed, there is a delay in availability between the last bit of the previous row and the first bit of the new row. Consequently the SC clock must be held at a constant VIL or VIH after the SC precharge time t_{SCP} has seen satisfied, A rising edge of the SC clock until must not occur after a specified delay tSRD from the falling edge of RAS.

Pseudo Write Transfer Cycle

The pseudo write transfer cycle switches SDQ lines from serial read mode to serial write mode. It doesn't perform ing this period, the SC clock must be held at a constant VIL or VIH after the tSC precharge time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay tspp from the falling edge of RAS.

Special Function Input (DSF)

In read transfer mode, holding DSF high on the falling edge of RAS selects the split register mode read transfer operation. This mode divides the serial data register into a high order half and a low order half; one active, and one inactive. When the cycle is initiated, a transfer occurs between the memory array and either the high half or the low half register, depending on the state of most significant column address bit(A7) that is strobed in on the falling edge of CAS. If A7 is high, the transfer is to the high half of the register. If A7 is low, the transfer is to the low half of the register. Use of the split register mode read transfer feature allows on-the-fly read transfer operation without synchronizing DT/OE to the serial clock. The transfer can be to either the active half or the inactive half register. If the transfer is to the active register, with an uninterrupted serial data stream, then the timings tTSL and tTSD must be met.

In write tranfer mode, holding DSF high on the falling edge of RAS permits use of a Split Register mode of transfer write. This mode allows SE to be high on the falling edge of RAS without performing a pseudo write transfer, with the serial port disabled during the entire transfer write cycle.



DEVICE OPERATION(Continued)

Masked Write Transfer(MWT)

Masked write transfer is initiated if $\overline{\text{DT}/\text{OE}}$, $\overline{\text{WB/WE}}$ and DSF are low when $\overline{\text{RAS}}$ goes low. This enables data of SAM register(256bit)to be transferred to the selected row in the DRAM array. masking is selected by latching Wi/DQi(i-0~7) inputs when $\overline{\text{RAS}}$ goes low.

The Column address defines defines the start address of serial input and its MSB(A8)defines QSF level.

If As is low, the QSF will be low level to designate that the start address is in positioned in the lower half of SAM.(For As=high, the QSF will be high and indicates that the start address will be positioned in the upper half of(SAM) After write transfer cycle is completed. SAM ports is set to input mode.

Split Read Transfer(SRT)

In a graphic system, if data has to be transferred from DRAM to SAM weile in the middle of a display line, the only way to do this seamlessly is by performing a Real Time Read Transfer cycle. However, this cycle has many critical timeng restrictions(between SC, $\overline{DT}/\overline{OE}$, RAS and \overline{CAS})because the transfer has to occur at the first rising edge of $\overline{DT}/\overline{OE}$.

The Split Read Transfer cycle eliminates the need for this critical transfer timing, thereby simplifying system design. This is accomplished by dividing the SAM port into 2 halves of 128 bits each. A Split Read Transfer loads only the lower or upper half. While data is being serially read from one half of the SAM register, new RAM data can be transferred to the other half. since transfer timing is controlled internally, there is no timing restriction between $\overline{\text{DT}/\text{OE}}$ and $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, SC.

A normal Read Transfer cycle must be executed before performing a Split Read Transfer to set the state QSF.

A Split Read Transfer cycle is initiated by keeping DSF and $\overline{\text{WE}}/\overline{\text{WB}}$ high and $\overline{\text{DT}}/\overline{\text{OE}}$ low at the falling edge of RAS

Address: The row address is latched on the falling edge of RAS. The column address defined by (A₀~A₆) defines the starting address of the SAM port from which data will begin shifting out. column address pin A₇, A₈ are " Don't Care".

The QSF pin indicates which SAM half is shifting out serial data(0=Lower, 1=Upper). A Split Read Transfer will load data into the other half. The state of the QSF output changes when the SAM address counter reaches a split SAM boundary(e.g. 127th or 255th bit).

Masked Split Write Transfer(MSWT)

This transfer function is very similar to the SRT except the data transfer direction is from SAM to RAM. MSWT is enabled if $\overline{\text{DT}}/\overline{\text{OE}}$ low, $\overline{\text{WB}}/\overline{\text{WE}}$ low, and DSF high when $\overline{\text{RAS}}$ goes low. The bit masking of this cycle is the same as that of MWT(Masked Write Transfer)and the SAM port direction is not changed by performing MSWT. And the column address is latched in as the start address of SAM port and the MSB(Ae)is a "Don't Care". The opening cycle of either MWT or PWT is needed before MSWT can be performed.

Split Register Active status Output(QSF)

QSF indicates which half of the serial register in the SAM is being accessed. If QSF is low, then the serial address pointer is accessing the low(least significant) 128 bits of the SAM. If QSF is high, then the pointer is accessing the higher(most significant)128 bits of the SAM.

Serial clock(SC)

All operations of the SAM port are synchronized with the serial clock SC. Data is shifted in or out of the SAM registers at the rising edge of SC. In a serial read, the output data becomes valid on the SDQ pins after the maximum specified serial access time tscA from the rising edge of SC. The serial clock SC also increments the 9bit serial pointer which is used to select the SAM address. The pointer address is incremented in a wrap around mode to select sequential locations after the starting location which is determined by the column address in the read transfer cycle.



DEVICE OPERATION(Continued)

Serial Input/Output(SDQ0~SDQ7)

Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent transfer cycle. When a read transfer cycle is performed, the SAM port is in the output mode. When a pseudo write is performed, the SAM port operation is switched from output mode to input mode. During subsequent write transfer cycle, the SAM port remains in the input mode.


Tap Address Limitation

The Tap Address of non-split transfer cycle preceding split transfer cycle should be between 0 and 126 or between 128 and 254.

Power-up

During Power-up \overrightarrow{RAS} , $\overrightarrow{DT/OE}$, must be held High or track with Vcc.


Table 3. SPLIT REGISTER MODE



Active SAM	QSF Level
LOWER SAM	LOW
UPPER SAM	HIGH









FIFCTRONICS

SAMSUNG


WRITE CYCLE (OE CONTROLLED WRITE)



READ-WRITE/READ-MODIFY-WRITE CYCLE




PAGE MODE READ CYCLE



SAMSUNG ELECTRONICS

PAGE MODE WRITE CYCLE (EARLY WRITE)







2


97

PAGE MODE READ-MODIFY-WRITE CYCLE



RAS ONLY REFRESH CYCLE







CAS BEFORE RAS REFRESH

SAMSUNG


CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




.....



READ COLOR REGISTER CYCLE



BLOCK WRITE CYCLE





*1 WB/WE	*2 W0/DQ0-W7/DQ7	CYCLE
0	WM1 Data	Masked Block Write
1	Don't Care	Block Write (Non Mask)

WM1 Data: 0: Write Disable 1: Write Enable

COLUMN SELECT DATA

Wo/DQ0 -	Column	0	(A1C=	0,	Aoc=	=0)
14/ /00	<u> </u>		<i>.</i>	~	-	

W1/DQ1 - Column 1 (A1c=0, A0c=1) W2/DQ2 - Column 2 (A1c=1, Aoc=0)


W3/DQ3 - Column 3 (A1c=1, A0c=1)

Wn/DQn = 0: Disable = 1: Enable



2

PAGE MODE BLOCK WRITE CYCLE



\bigotimes	Don't	Care
--------------	-------	------

*1 WB/WE	*2 W0/DQ0-W7/DQ7	CYCLE
0	WM1 Data	Masked Block Write
1	Don't Care	Block Write (Non Mask)

WM1 Data: 0: Write Disable 1: Write Enable


COLUMN SELECT DATA

Wo/DQo - Column 0 (A1C=0, A0C=0)	
W1/DQ1 - Column 1 (A1c=0, A0c=1)	
W2/DQ2 - Column 2 (A1C=1, AoC=0)	?
W3/DQ3 - Column 3 (A1c=1, A0c=1)	

Wn/DQn = 0: Disable = 1: Enable




READ TRANSFER CYCLE




....

REAL TIME READ TRANSFER CYCLE



SPLIT READ TRANSFER CYCLE




Note: $\overline{SE} = V_{IL}$




FI FOTBOLIOO

PSEUDO WRITE TRANSFER CYCLE




WRITE TRANSFER CYCLE




EI FOTDALLOS

SPLIT WRITE TRANSFER CYCLE




EI COTRANIAG


SERIAL READ CYCLE ($\overline{SE} = V_{IL}$)



SERIAL READ CYCLE (SE Controlled Outputs)




SERIAL WRITE CYCLE (SE Controlled Inputs)



SERIAL WRITE CYCLE ($\overline{SE} = V_{IL}$)

SAMSUN


EI EMTRANICO



PACKAGE DIMENSIONS

40-PIN PLASTIC SOJ

Units Inches (millimeters)





2

256K X 8 Bit CMOS Video RAM

FEATURES

- Dual port Architecture 256K x 8 bits RAM port 512 x 8 bits SAM port
- · Performance range :

Parameter	Speed	-6	-7	-8
RAM access	time (trac)	60ns	70ns	80ns
RAM access	time (tcac)	15ns	20ns	20ns
RAM cycle tir	ne (tRc)	110ns	130ns	150ns
RAM page m	ode cycle (tpc)	40ns	45ns	50ns
SAM access	time (tsca)	15ns	17ns	20ns
SAM cycle tin	ne (tscc)	18ns	22ns	25ns
RAM active	KM428C256	110mA	100mA	90mA
current	KM428V256	-	60mA	55mA
SAM active	KM428C256	55mA	50mA	45mA
current	KM428V256	-	30mA	25mA

- · Fast Page Mode
- · RAM Read, Write, Read-Modify-Write
- · Serial Read (SR) and Serial Write (SW)
- Read / Real time read transfer (RT, RRT)
- · Split Read Transfer (SRT)
- Pseudo Write Transfer(PWT)
- Write and Split Write Transfer with Masking Operation (New Mask), (WT,SWT)
- Block Write (BW) Flash Write (FLW) and Write-per-Bit with Masking Operation (New Mask)
- · CAS-before-RAS, RAS-only and Hidden Refresh
- Common Data I/O Using three state RAM Output control
- All inputs and Outputs TTL(5.0V) or LVTTL(3.3V) Compatible
- Refresh:512 Cycle/8ms
- \cdot Single +5V \pm 10% Supply Voltage
- \cdot Single +3.3V \pm 10% Supply Voltage
- . Low Vcc(3.3V) Part Name: KM428V256
- · KM428C256: 60, 70, 80ns
- · KM428V256: 70, 80ns
- * Plastic 40-Pin 400mil SOJ
- Plastic 40/44-Pin 400mil TSOP II (Forward and Reverse Type)

GENERAL DESCRIPTION

The Samsung KM428C/V256 is a CMOS 256K x 8 bit Dual Port DRAM. It consists of a 256K x 8 dynamic random access memory (RAM) port and 512 x 8 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 bit rows of 4096 bits. It operates like a conventional 256K x 8 CMOS DRAM. The RAM port has a write per bit mask capability. Data may be written with New Mask. The RAM port has Fast Page mode access, Block Write and Flash Write Capabilities.

The SAM port consists of eight 512 bit high speed shift registers that are connected to the RAM array through a 4096 bit data transfer gate. The SAM port has serial read and write capabilities.

Data may be internally transferred bi-directionally between the RAM and SAM ports using read, write Split Transfers or normal Read, Write Transfers.

Refresh is accomplished by familiar DRAM refresh modes. The KM428C/V256 supports $\overline{\text{RAS}}$ -only, Hidden, and $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh for the RAM port. The SAM port does not require refresh.

All inputs and I/O's are TTL(5.0V) or LVTTL(3.3V) level compatible. All address lines and data Inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.




.


PIN DESCRIPTION

Symbol	Туре	Description
RAS	IN	Row Address Strobe. RAS is used to clock in the 9 row bits for another input signal. The RAM port is placed in standby mode when the RAS control is held "High"
CAS	iN	Column Address Strobe. CAS is used to clock in the 9 column address bits as a strobe for the DSF inputs
ADDRESS	IN	Address inputs for the DRAM operation, these inputs are multiplexed and clocked by RAS and CAS to select one 16-bit word out of the 262,144 available. 9 row address bits are latched on the falling edge of the row address strobe(RAS) and the following nine column address bits are latched on the falling edge of the column address strobe(CAS).
WB/WE	IN	The $\overline{\text{WB}/\text{WE}}$ input is a multifunction pin. when $\overline{\text{WB}/\text{WE}}$ is "High" at the falling edge of $\overline{\text{RAS}}$, during RAM port operation, it is used to write data into the memory array in the same manner as a standard DRAM. When $\overline{\text{WB}/\text{WE}}$ is "Low" at the falling edge of $\overline{\text{RAS}}$, during RAM port operation, the W-P-B function is enabled.
DT/OE	IN	The $\overline{\text{DT}/\text{OE}}$ input is also a multifunction pin. Enables an internal Transfer operation at the falling edge of RAS when Transfer enable.
DSF	IN	DSF is used to indicate which special functions(BW, FW, Split Transfer, etc)are used for a particular access cycle.
Wi/DQi	IN/OUT	Data I/O for DRAM access. These pins act as inputs for Mask and register load cycles, DQ Mask and Column Mask for BW.
SC	IN	Clock input to the serial address counter and data latch for the SAM register
SDQi	IN/OUT	Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent read, write or pseudo write transfer cycle.
QSF	OUT	QSF indicates which half of the SAM is being accessed. Low if address is 0-255, High if address is 256-511.
SE	IN	In a serial read cycle. \overline{SE} is used as an output control. When \overline{SE} is "High", serial access is disabled, however, the serial address pointer is still incremented while SC is clocked.
Vcc	SUPPLY	Power supply
Vss	SUPPLY	Ground



PIN CONFIGURATION (TOP VIEWS)






40/44 Pin 400 mil TSOP II

		–
VCC 1	0	44 VSS
SC 2		43 SDQ7
SDQ0 3		42 SDQ6
SDQ1 4		41 SDQ5
SDQ2 5		40 SDQ4
SDQ3 6		39 SE
DT/OE 7		38 W7/DQ7
W0/DQ0 8		37 W6/DQ6
W1/DQ1 9		36 W5/DQ5
W2/DQ2 10		<u>35</u> W4/DQ4
	FORWARD	
		Ь
W3/DQ3 13		32 VSS
VSS 14		31 DSF
WB/WE 15		30 N.C
RAS 16		29 ČAS
A8 17		28 QSF
A7 18		27 A0
A6 19		26 A1
A5 20		25 A2
A₄ <u>21</u> VCC 22		24 A3
VCC [22	L	23 VSS



CMOS VIDEO RAM

BLOCK DIAGRAM





FUNCTION TRUTH TABLE

Mnemonic	i	RAS falli	ng ed	lge		CAS	Add	r ess* 1	DQi	Input*2	Write	Color	Function
Code	CAS	DT/OE	WÉ	DSF	SE	DSF	RAS	CAS	RAS	CAS/WE	Mask	Register	Function
CBR	0	x	x	x	х	-	x	x	х	-	-	-	CBR Refresh
ROR	1	. 1	x	0	х	-	Row	x	х	-	-	-	RAS- only Refresh
RW	1	1	1	0	x	0	Row	Col.	x	Data	No	- '	Normal DRAM Read/ Write (No. Mask)
RWNM	1	1	0	0	x	0	Row	Col.	WMi	Data	Use	-	Masked DRAM Write (New Mask)
MFLW	1	1	0	1	x	x	Row	x	WMi	x	Use	Use	Masked Flash Write (New Mask)
BW	1	1	1	0	х	1	Row	Col. (A2~A8)	х	Col. Mask	No	Use	Block Write (No Mask)
BWNW	1	1	0	0	х	1	Row	Col. (A2~A8)	WMi	Col. Mask	Use	Use	Masked Block Write (New Mask)
LCR	1	1	1	1	x	×	*3 Row	x	x	Color Data	-	Load	Load Color Register
RT	1	0	1	0	x	x	Row	Тар	x	x	-	-	Read Transfer
SRT	1	0	1	1	x	x	Row	Тар	x	x	-	-	Split Read Transfer
PWT	1	0	0	0	1	x	* ₃ Row	Тар	x	x	-	-	Pseudo Write Transfer
MWT	1	0	0	0	0	×	Row	Тар	WMi	x	Use	-	Masked Write Transfer (New Mask)
MSWT	1	0	0	1	x	x	Row	Тар	WMi	x	Use	-	Masked Split Write Transfer (New Mask)

X : Don't Care, -: Not Applicable , Tap: SAM Start(column)Address

Notes :

*1 : These columns show what must be present on the A0~A8 inputs at the falling edge of RAS and CAS.

*2 : These columns show what must be present on the DQ0~DQ7 outputs at the falling edge of RAS, CAS or

WB/WE, whichever is later.

*3. The Row that is addressed will be refreshed.



ABSOLUTE MAXIMUM RATINGS*

_		Ra		
ltem	Symbol	KM428C256	KM428V256	Unit
Voltage on Any Pin Relative to Vss	VIN,VOUT	-1 to + 7.0	-0.5 to Vcc + 0.5	V
Voltage on Supply Relative to Vss	Vcc	-1 to + 7.0	-0.5 to + 4.6	V
Storage Temperature	Tstg	-55 to + 150	-55 to + 150	°
Power Dissipation	Po	1	0.6	w
Short Circuit Output Current	los	50	50	mA

Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to Vss, TA = 0 to 70 °c)

			KM428C25	56				
Item	Symbol	Min	Тур	Мах	Min	Тур	Мах	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	3.0	3.3	3.6	V
Ground	Vss	0	0	0	0	0	0	V
Input High Voltage	Vін	2.4	-	Vcc+1V	2.0		Vcc + 0.3	v
Input Low Voltage	VIL	- 1.0	-	0.8	-0.3		0.8	V

INPUT/OUTPUT CURRENT

NT (Recommended operating conditions unless otherwise noted.)

Item	Symbol	Min	Max	Unit
Input Leakage Current (Any Input $0 \le V$ IN $\le V$ CC+0.5V ⁺ 1, all other pins not under test=0 volts, SE $\ge V$ CC-0.2V)	հւ	-10	10	μA
Output Leakage Current (Data out is disabled, $0V \leq Vout \leq Vcc$	lo∟	-10	10	μA
Output High Voltage Level (RAM Io+=-2mA, SAM Io+=-2mA)	Vон	2.4	-	V
Output Low Voltage Level (RAM IoL=2mA, SAM IoL=2mA)	Vol	-	0.4	V

Note) *1: 3.6V in KM428V256

CAPACITANCE (Vcc=5V, f=1MHz, Ta=25°C)

Item	Symbol	Min	Max	Unit
Input Capacitance (Ao-As)	CIN1	2	6	pF
Input Capacitance (RAS, CAS, WB/WE, DT/OE, SE, SC, DSF)	CIN2	2	7	pF
Input/Output Capacitance (Wo/DQo~W7/DQ7)	Сра	2	7	pF
Input/Output Capacitance (SDQo~SDQ7)	CSDQ	2	7	pF
Output Capacitance (QSF)	Case	2	7	pF





DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

			К	428C2	56	KM42	8V256	Unit
Parameter(RAM Port)	SAM Port	Symbol	-6	-7	-8	-7	8V256 -8 55 75 25 50 70 40 65 45 70 90 45 70 60 80 80 45 70	Unit
Operating Current*1	Standby	ICC1	110	100	90	60	55	mA
(RAS and CAS Cycling @tRc=min.)	Active	Icc1A	155	140	125	85	75	mA
Standby Current	Standby	ICC2	10	10	10	5	5	mA
(RAS, CAS, DT/OE, WB/WE=VIH, DSF=VIL)	Active	ICC2A	55	50	45	30	25	mA
RAS Only Refresh Current*1	Standby	Іссз	100	90	80	55	50	mA
(CAS=VIH, RAS Cycling @trc=min.)	Active	ІссзА	145	130	115	80	70	mA
Fast Page Mode Current*1 (RAS=VIL, CAS Cycling @tpc=min.)	Standby	ICC4	80	75	70	45	40	mA
	Active	ICC4A	125	115	105	70	65	mA
CAS-Before-RAS Refresh Current*1	Standby	ICC5	90	85	80	50	45	mA
(RAS and CAS Cycling @tRc=min.)	Active	ICC5A	135	125	115	45 40 m/ 70 65 m/ 50 45 m/ 75 70 m/	mA	
Data Transfer Current*1	Standby	ICC6	140	125	110	75	70	mA
(RAS and CAS Cycling @trc=min.)	Active	ICC6A	185	165	145	100	90	mA
Flash Write Cycle Current*1	Standby	ICC7	90	85	80	[.] 50	45	mA
(RAS and CAS Cycling @trc=min.)	Active	ICC7A	135	125	115	75	70	mA
Block Write Cycle Current*1	Standby	ICC8	110	105	100	65	60	mA
(RAS and CAS Cycling @tRc=min.)	Active	ICC8A	155	145	135	90	80	mA
Color Register Load or Read Current*1	Standby	ICC9	90	85	80	50	45	mA
(RAS and CAS Cycling @tRc=min.)	Active	ІссяА	135	125	115	75	70	mA

Note *1 : Real values dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as average current. In Icc1, Icc3, Icc6, Icc7, Icc8, Icc9 address transition should be changed only once while RAS=VIL. In Icc4 address transition should be changed only once while RAS=VIL.



AC CHARACTERISTICS (0°C≤TA≤70°C, KM428C256: Vcc=5.0V±10%, KM428V256: Vcc=3.3V±10%, See notes 1,2)

	6		-6		-7		-8	Unit	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	
Random read or write cycle time	tRC	110		130		150		ns	
Read-modify-write cycle time	tRWC	155		175		200		ns	
Fast page mode cycle time	tPC	40		45		50		ns	
Fast page mode read-modify-write	tPRWC	80		85		90		ns	
Access time from RAS	tRAC		60		70		80	ns	3,5,11
Access time from CAS	tCAC		15		20		20	ns	3,5,6
Access time from column address	taa		30		35		40	ns	3,11
Access time from CAS precharge	tCPA		35		40		45	ns	3
CAS to output in Low-Z	tclz	3		3		3		ns	3
Output buffer turn-off delay	tOFF	0	15	0	15	0	15	ns	7
Transition time (rise and fall)	tτ	3	50	3	50	3	50	ns	2
RAS precharge time	tRP	40		50		60		ns	
RAS pulse width	tras	60	10K	70	10K	80	10K	ns	
RAS pulse width(fast page mode)	tRASP	60	100K	70	100K	80	100K	ns	
RAS hold time	trsh	15		20		20		ns	
CAS hold time	tcsH	60		70		80		ns	
CAS pulse width	tCAS	15	10K	20	10K	20	10K	ns	
RAS to CAS delay time	tRCD	20	45	20	50	20	60	ns	5,6
RAS to column address delay time	trad	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tCRP	5		5		5		ns	
CAS precharge time	tCPT	20		25		30		ns	
CAS precharge time(fast page mode)	tCP	10		10		10		ns	
Row address set-up time	tasr	0		0		0		ns	
Row address hold time	t RAH	10		10		10		ns	
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	tCAH	15		15		15		ns	
Column address hold time referenced to RAS	tar	50		55		60		ns	
Column address to RAS lead time	tRAL	30		35		40		ns	
Read command set-up time	tRCS	0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		ns	9
Write command hold time	twcн	10		15		15		ns	
Write command time referenced to RAS	twcr	45		55		60		ns	
Write command pulse width	twp	10		15		15		ns	
Write command to RAS lead time	tRWL	15		15		20		ns	
Write command to CAS lead time	tcwL	15		15		20		ns	
Data set-up time	tDS	0		0		0		ns	10



AC CHARACTERISTICS (Continued)

			-6		-7		-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Data hold time	tDH	15		15		15		ns	10
Data hold referenced to RAS	tDHR	50		55		60		ns	
Write command set-up time	twcs	0		0		0		ns	8
CAS to WE delay	tcwD	40		45		45		ns	8
CAS precharge to WE delay(Fast Page mode)	tCPWD	60		65		70		ns	
RAS to WE delay	trwD	85		95		105		ns	8
Column address to WE delay time	tawd	55		60		65		ns	8
CAS set-up time (C-B-R refresh)	tCSR	10		10		10		ns	
CAS hold time (C-B-R refresh)	tCHR	10		10		10		ns	
RAS precharge to CAS hold time	trpc	10		10		10		ns	
Access time from output enable	tOEA		15		20		20	ns	
Output enable to data input delay	tOED	15		15		15		ns	
Output buffer turn-off delay from OE	tOEZ	0	15	0	15	0	15	ns	7
Output enable command hold time	toeh	15		15		15		ns	
Data to CAS delay	tDZC	0		0		0		ns	
Data to output enable delay	tdzo	0		0		0		ns	
Refresh period(512 cycle)	tref		8	_	8		8	ms	
WB set-up time	twsR	0		0		0		ns	
WB hold time	trwn	10		10		15		ns	
DSF hold time(at CAS Low)referenced to RAS	tFHR	45		55		60		ns	
DSF set-up time referenced to RAS	tFSR	0		0		0		ns	
DSF hold time referenced to RAS	tRFH	10		10		15		ns	
DSF set-up time referenced to CAS	tFSC	0		0		0		ns	
DSF hold time referenced to CAS	tCFH	10		15		15		ns	
Write per bit mask data set-up time	tMS	0		0		0		ns	
Write per bit mask data hold time	tмн	15		15		15		ns	
DT high set-up time	tTHS	0		0		0		ns	
DT high hold time	tтнн	10		10		15		ns	
DT high set-up time	t⊤∟s	0		0		0		ns	
DT low hold time	tтLн	10		10		15		ns	
DT low hold ref. to RAS(real time read transfer)	t RTH	50		60		65		ns	
$\overline{\text{DT}}$ low hold ref. to $\overline{\text{CAS}}$ (real time read transfer)	tстн	15		20		25		ns	
DT low hold ref. to col.addr.(real time read transfer)	tath	20		25		30		ns	
SE setup referenced to RAS	tesr	0		0		0		ns	
SE hold time referenced to RAS	treh	10		10		15		ns	
DT to RAS precharge time	tTRP	40		50		60		ns	
DT precharge time	tтр	20		20		20		ns	



AC CHARACTERISTICS (Continued)

D	C. mathe		-6		-7		-8		Nata
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
RAS to first SC delay(read transfer)	tRSD	60		70		80		ns	
CAS to first SC delay(read transfer)	tCSD	25		30		35		ns	
Col. Addr.to first SC delay(read transfer)	tasd	30		35		40		ns	
Last SC to DT lead time	t⊤s∟	5		5		5		ns	
DT to first SC delay time(read transfer)	tTSD	10		10		15		ns	
Last SC to RAS set-up time(serial input)	tsrs	30		30		30		ns	
RAS to first SC delay time(serial input)	tSRD	20		20		25		ns	
RAS to serial input delay time	tsdd	30		40		50		ns	
Serial output buffer turn-off delay from RAS	tsdz	10	30	10	30	10	35	ns	7
Serial Input to first SC delay time	tszs	0		0		0		ns	
SC cycle time	tscc	18		22		25		ns	15
SC pulse width(SC high time)	tsc	6		7		7		ns	
SC precharge(SC low time)	tSCP	6		7		7		ns	
Access time from SC	tSCA		15		17		20	ns	4
Serial output hold time from SC	tsoн	5		5		5		ns	
Serial input set-up time	tsps	0		0		0		ns	
Serial input hold time	tsdh	10		15		15		ns	
Access time from SE	tSEA		15		17		20	ns	4
SE pulse width	tse	20		20		25		ns	
SE precharge time	tSEP	20		20		25		ns	
Serial output turn-off from SE	tsez .	0	15	0	15	0	15	ns	7
Serial input to SE delay time	tsze	0		0		0		ns	
Serial write enable set-up time	tsws	0		0		0		ns	
Serial write enable hold time	tswн	10		15		15		ns	
Serial write disable set-up time	tswis	0		0		0		ns	
Serial write disable hold time	tswiн	10		15		15		ns	
Split transfer set-up time	tsts	20		25		25		ns	
Split transfer hold time	tsтн	20		25		25		ns	
SC-QSF delay time	tsqp		20		25		25	ns	
DT-QSF delay time	tτqd		20		25		25	ns	
RAS-QSF delay time	tRQD		60		70		80	ns	
CAS-QSF delay time	tCQD		20		35		40	ns	



NOTES

- An initial pause of 200µs is required after power-up followed by any 8 RAS, 8 SC cycles before proper device operation is achieved. (DT/OE = High) If the internal refresh counter is used a minimum of 8 CAS-before-RAS initialization cycles are required instead of 8 RAS cycles.
- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max), and are assumed to be 5ns for all input signals.

Input signal transition from 0V to 3V for AC timing.

 RAM port outputs are measured with a load equivalent to 1 TTL load and 50pF.

DOUT comparator level:VOH/VOL = 2.0V / 0.8V

4. SAM port outputs are measured with a load equivalent to 1 TTL load and 30pF.

Dout comparator level: VOH/VOL= 2.0/0.8V.


- 5. Operation within the tRCD(max) limit insures that tRAC(max) can be met. The tRCD(max) is specified as a reference point only: If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tcac.
- 6. Assumes that tRCD ≥ tRCD(max).
- 7. The parameters, toFF(max), toEz(max), and tspz(max) define the time at which the output achieves the open circuit condition and are not referenced to VoH or VoL.
- 8. The twcs, trwp, tcwp and tawp are nonrestrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs≥twcs(min) the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If tcwp≥tcwp(min) and tawp≥tawp(min), and tawp≥tawp(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.

- 9. Either tRCH or tRRH must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the WE leading edge in read-write cycles.
- 11. Operation within the tRAD(max) limit insured that tRAC(max) can be met. tRAD(max) is specified as a reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.
- 12. Power must be applied to the RAS and DT/OE input signals to pull them high before or at the same time as the Vcc supply is turned on.

After power-up, initial status of chip is described below.

SAM PORT	INPUT MODE
QSF	Hi-Z
Color Register	Don't Care
Tap Pointer	Invalid
Wi/DQi	Hi-Z
SAM Port	Input Mode
SDQi	Hi-Z

13. Recommended operating input condition:



Input pulse levels are from 0.0V to 3.0Volts. All timing measurements are referenced from VIL (max) and VIH(min) with transition time=3.0ns. 14. Assume tr=3ns.

15. tDHR, tWCR are referenced to tRAD(max).



DEVICE OPERATION

The KM428C/V256 contains 2,097,152 memory locations. Eighteen address bits are required to address a particular 8-bit word in the memory array. Since the KM428C/V256 has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe (\overline{RAS}), the column address strobe (\overline{CAS}) and the valid row and column address inputs.

Operation of the KM428C/V256 begins by strobing in a valid row address with RAS while CAS remains high. Then the address on the 9 address input pins are changed from a row address to a column address and are strobed in by CAS. This is the beginning of any KM428C/V256 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationship. The cycle is terminated when both RAS and CAS have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time (trap) requirement.

RAS and **CAS** Timing

The minimum \overline{RAS} and \overline{CAS} pulse widths are specified by tras (min) and tcas (min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing \overline{RAS} low, it must not be aborted prior to satisfying the minimum \overline{RAS} and \overline{CAS} pulse widths. In addition, a new cycle must not begin until the minimum \overline{RAS} precharge time, tae, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM428C/V256 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirement, loss of data integrity can occur.

RAM Read

A RAM read cycle is achieved by maintaining $\overline{WB}/\overline{WE}$ high during a \overline{RAS} / \overline{CAS} cycle. The access time is normally specified with respect to the falling edge of \overline{RAS} . But the access time also depends on the falling edge of \overline{CAS} and on the valid column address transition.

If CAS goes low before tRCD(max) and if the column address is valid before tRAD (max) then the access time to valid data is specified by tRAC (min). However, if CAS goes low after tRCD (max) or the column address becomes valid after tRAD (max), access time is specified by tCAC or tAA.

The KM428C/V256 has common data I/O pins. The $\overline{\text{DT}/\text{OE}}$ has been provided so the output buffer can be precisely controlled. For data to appear at the outputs, $\overline{\text{DT}/\text{OE}}$ must be low for the period of time defined by toEA.

RAM Write

The KM428C/V256 can perform early write and read-modifywrite cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between $\overline{WB}/\overline{WE}$, $\overline{DT}/\overline{OE}$ and \overline{CAS} . In any type of write cycle Data-in must be valid at or before the falling edge of $\overline{WB}/\overline{WE}$.

New Mask Write Per Bit

The New Mask Write cycle is achieved by maintaining CAS high and \overline{WB}/WE and DSF low at the falling edge of RAS. The mask data on the Wo/DQo~W7/DQ7 pins are latched into the write mask register at the falling edge of RAS. When the mask data is low, writing is inhibited into the RAM and the data bit remains unchanged. When the mask data is high, data is written into the RAM. The mask data is valid for only one cycle, defined by an active RAS period. Mask data must be provided in every write cycle that a masking operation is desired.

The Early Write cycle is achieved by $\overline{WB}/\overline{WE}$ low before \overline{CAS} falling and Late Write cycle is achieved by $\overline{WB}/\overline{WE}$ high at the falling edge of \overline{CAS} . During the Early or Late Write cycle, input data through $W_0/DQ_0 \sim W7/DQ_7$ must meet the set-up and hold time at the falling edge of \overline{CAS} or $\overline{WB}/\overline{WE}$. When $\overline{WB}/\overline{WE}$ is high at the falling edge of \overline{RAS} , no masking operation is performed.

RAS	CAS	DT/OE	WB/WE	Wi/DQi	FUNCTION
	Н	н	н	*	WRITE ENABLE
		н	L	1	WRITE ENABLE
_ •	н н			L	0




Figure 1. New Mask Write Cycle Example 1. (Early Write & Late Write)




Figure 2. New Mask Write Cycle Example 2.

Fast Page Mode

Fast page mode cycle reads/writes the data of the same row address at high speed by toggling CAS while RAS is low. In this cycle, read, write, read-modify write, and Block Write cycles can be mixed.

In one RAS cycle, 512 word memory cells of the same row address can be accessed. Masking data stored at the RAS falling edge of the first Fast page write cycle remains valid for subsequent Fast page write cycles.



Load Color Register(LCR)

A Load Color Register cycle is performed by keeping DSF high on the falling edges of RAS. Color data id loaded on the falling edge of $\overline{CAS}(early write)$ or \overline{WE} (delayed write) via the Wo/DQo~W7/DQ7 pins. this data is used in Block Write and Flash Write cycles and remains unchanged until the next Load Color Register cycle.

Block Write

In a Block Write cycle four adjacent column locations can be written simultaneously with the same data, resulting in fast screen fills of the same color.

First, the internal 8-bit Color Register must be loaded with the data to be written by performing a Load Color Register(LCR) cycle. When a Block Write cycle is performed, each bit of the Color Register is written into four adjacent locations of the same row of each corresponding bit plane(8). This results in a total of 32-bits being written in a single Block Write cycle compared to 8-bits in a normal Write cycle.

The Block Write cycle is performed if DSF is low on the falling edge of RAS and high on the falling edge of CAS.

Address Lines: The row address is latched on the falling edge of RAS.

Since four bits are being written at a time, when the minimum increment required for the column address is four. Therefore, when the column address is latched on the falling edge of \overline{CAS} , the 2LSBs, Ao and A1 are ignored and only bits(A2~A8) are used to define the location of the first bit out of the four to be written.

Data Lines: On the falling edge of \overline{CAS} , the data on the Wo/DQo-W3/DQ3 pins provideds column mask data. That is, for each of the four bits in all 8-bits-planes, writing of Color Register contents can be inhibited. For example, if Wo/DQ0 = 1 and W1/DQ1 = 0, than the Color Register contents will be written into the first bit out of the four, but the second remains unchanged. Fig. 3 shows the correspondence of each data line to the column mask bits.

Masked Block Write(BWNM)

A Masked Block Write cycle is identical to a New Mask Write-per-bit cycle except that each of the 8-bit planes being masked is operating on 4 column locations instead of one.

To perform a Masked Block Write cycle, both DSF and WB/WE must be low at the falling edge of RAS. DSF must be high on the falling edge of CAS. Mask data is latched into the device via the Wo/DQ0~W7/DQ7 pins on the falling edge of RAS and needs to be re-entered for every new RAS cycle.




Figure 3. Block Write Scheme






Figure 4. Block Write Example and Timing

Flash Write

The Flash Write cycle is a way of writing each bit of the Color Register into the whole row(512 columns) simultaneously. This function is used for fast screen clear or background color change. 512 columns in each bit plane are written, for a total of 4096 bits(512 \times 8 bit planes) in one cycle. While this cycle writes significantly more data than the Block Write cycle, it is also less selective.

If $\overline{WB}/\overline{WE}$ is low and DSF is high on the falling edge of RAS, a Flash Write cycle is performed. Also on this edge, the data present on the Wi/DQi pins is used as mask data and needs to be provided for every Flash Write cycle. A Load Color Register cycle must have been performed before initiating a Flash Write cycle.

Data Output

The KM428C/V256 has three state output buffers controlled by $\overline{\text{DT}/\text{OE}}$, CAS and $\overline{\text{RAS}}$. If $\overline{\text{DT}/\text{OE}}$ is high when CAS and $\overline{\text{RAS}}$ are high, the output state is in high impedance(High-z). In any cycle, the output goes low impedance state from the first CAS falling edge. Invalid data may be present at the output during the time after tcLz and before the valid data appears at the output. The timing parameters tcAc, tRAc, and tAA specify when the valid data will be present at the output. The valid data remains at the output until CAS returns high. This is true even if a new RAS cycle occurs(as in hidden refresh). Each of the KM428C/V256 operating cycles is listed below after the corresponding output state produced by the cycle.



Refresh

The data in the KM428C/V256 is stored as a charge on a tiny capacitor within each memory cell. Due to leakage the data may be lost over a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8 ms. Any operation cycle performed in the RAM port refreshes the 4096 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 512 row addresses (Ao~AB).

CAS-Before-RAS Refresh: The KM428C/V256 has CAS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set up time(tcsR) before RAS goes low the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM428C/V256 hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is the provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM428C/V256 by using read, write or read-modifywrite cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CASbefore-RAS refresh is the preferred method.

Transfer Operation

Transfer operation is initiated when $\overline{\text{DT/OE}}$ is low at the falling edge of RAS. The state of WB/WE when RAS goes low indicates the direction of transfer (to or from DRAM) and DSF pin is used to designate the proper transfer mode like normal and Split Transfer. Each of the transfer cycle is described in the truth table of transfer operation.(Table2.)

Read Transfer(RT)

The Read Transfer operation is set if DT/OE is low, WB/WE is high, and DSF is low when RAS goes low. The row address bits in the read transfer cycle indicate which eight 512bit DRAM Row portions are transferred to the eight SAM data registers. The column address bits indicate the start address of the SAM registers when SAM data read operation is performed. If MSB bit of column address is low during Read transfer operation, the QSF state will be set low and this indicates the start address of the SAM register is present at the lower half of the SAM port. (If As is high, QSF will be high meaning that the start address is in the upper half). Read Transfer may be achieved in two ways. If the transfer is to be synchronized with the SC, both SAM Read and Read transfer operation is possible simultaneously. The completion of transfer operation is determined by the timing relationship of first SC rising, RAS/CAS falling edge and DT/OE rising edge of transfer cycle. This is usually called "Real Time Read Transfer". The completion of Real time Read transfer is accomplished at the rising edge of DT/OE. Note that the rising edge of DT/OE must be synchronized with the rising edge of SC to retain the continuity of serial read data output.

	RAS Falling Edge				Function	Transfer	Transfer	SAM Port
CAS	DT/OE	WB/WE	DSF	SE		Direction	Data Bit	Mode
н	L	н	L	*	Read Transfer	$RAM \to SAM$	512×8	Input → Output
н	L	L	L	L	Masked Write Transfer	$SAM \to RAM$	512×8	Output \rightarrow Input
н	L	L	L	н	Pseudo Write Transfer	1	—	$Output \to Input$
н	L	н	н	*	Split Read Transfer	$RAM \longrightarrow SAM$	256×8	Not Changed
н	L	L	н	*	Masked Split Write Transfer	$\text{SAM} \to \text{RAM}$	256×8	Not Changed

Table 2. Truth Table for Transfer Operation



Masked Write Transfer(MWT)

Masked write transfer is initiated if $\overline{\text{DT}}/\overline{\text{OE}}$, $\overline{\text{WB}}/\overline{\text{WE}}$ and DSF are low when $\overline{\text{RAS}}$ goes low. This enables data of SAM register(512bit) to be transferred to the selected row in the DRAM array. Masking is selected by latching Wi/DQi(i=0~7)inputs when $\overline{\text{RAS}}$ goes low.

The column address defines the start address of serial input and its MSB(As)defines QSF level.

If As is low, the QSF will be low level to designate that the start address is in positioned in the lower half of SAM. (For As=high, the QSF will be high and indicates that the start address will be positioned in the upper half of SAM) After write transfer cycle is completed, SAM port is set to input mode.

Split Read Transfer(SRT)

In a graphic system, if data has to be transferred from DRAM to SAM while in the middle of a display line, the only way to do this seamlessly is by performing a Real Time Read Transfer cycle. However, this cycle has many critical timing restrictions(between SC, $\overline{\text{DT}}/\overline{\text{OE}}$, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$) because the transfer has to occur at the first rising edge of $\overline{\text{DT}}/\overline{\text{OE}}$.

The Split Read Transfer cycle eliminates the need for this critical transfer timing, thereby simplifying system design. This is accomplished by dividing the SAM port into 2 halves of 256 bits each. A Split Read Transfer loads only the lower or upper half. While data is being serially read from one half of the SAM register, new RAM data can be transferred to the other half. Since transfer timing is controlled internally, there is no timing restriction between $\overline{\text{DT}}/\overline{\text{OE}}$ and RAS, CAS, SC.

A normal Read Transfer cycle must be executed before performing a Split Read Transfer to set the state of QSF. A Split Read Transfer cycle is initiated by keeping DSF and \overline{WB}/WE high and $\overline{DT}/\overline{OE}$ low at the falling edge of RAS.

Address: The row address is latched on the falling edge of RAS. The column address defined by(A0~A7)defines the starting address of the SAM port from which data will begin shifting out. column address pin Ae is a "Don't care".

The QSF pin indicates which SAM half is shifting out serial data(0=Lower, 1=Upper). A Split Read Transfer will load data into the other half. The state of the QSF output changes when the SAM address counter reaches a split SAM boundary(e.g. 255th or 511th bit).

Example of SRT applications are shown in Fig. 5 through Fig.9.

The normal usage of Split Read Transfer cycle is described in Fig 5. When Read Transfer is executed, data from X1 row address is fully transferred to the SAM port and Serial Read is started from 0(Tap address). If SRT is performed while data is being serially read from lower half SAM, data from X2 row address is transferred to upper half SAM. The Tap address of SRT is loaded after the boundary location of lower half SAM(255th SC) is accessed and the QSF state is changed into high level at the rising edge of 255 SC. Note that in this case "0+256" Tap address instead of "0" is loaded.

The another example of SRT cycle is described in Fig. 6. When Serial Read is performed after executing RT and SRT in succession, the data accessed by first SC is the data of RT Tap address. Serial data access from the starting address given by SRT cycle is performed after the data of RT to lower boundary (255th SC) is completed. Fig. 7 and 8 are the example of abnormal SRT cycle. If SRT1 and SRT2 are performed in succession before accessing the boundary like Fig. 7, the data transferred by SRT2 overwrite the data transferred by SRT1, so that data followed by SRT2 will be remain in the upper half SAM. The Serial Read after lower boundary 255th SC is started from the starting address given by SRT2 cycle. The Fig. 8. indicates that SRT cycle is not performed until Serial Read is completed to the boundary location 511. In this case, the internal serial counter is designed to designate "0" address after boundary 511, therefore accessed data from 0 address corresponds to the old data transferred by RT. Note that the SRT limitation period during QSF transition designated as "Not Allowed Period" in which SRT is prohibit as shown in Fig. 9 due to uncertaining of which half SAM the data is transferred. This is also true in Masked Split Write Transfer.

A Split Read Transfer does not change the direction of the SAM I/O port.

Masked Split Write Transfer(MSWT)

This transfer function is very similiar to the SRT except the data transfer direction is from SAM to RAM. MSWT is enabled if $\overline{\text{DT}}/\overline{\text{OE}}$ low, $\overline{\text{WB}}/\overline{\text{WE}}$ low, and DSF high when RAS goes low. The bit masking of this cycle is the same as that of MWT (Masked Write Transfer) and the SAM port direction is not changed by performing MSWT. And the column address is latched in as the start address of SAM port and the MSB(As) is a "don't care". The example of MSWT is described in Fig.10. The opening cycle of either MWT or PWT is needed before MSWT can be performed.

A pseudo write transfer Cycle(PWT)

The pseudo write transfer cycle switches SDQ lines from serial read mode to serial write mode. It doesn't perform data transfer. A pseudo write transfer is accomplished by holding CAS high, $\overline{DT}/\overline{OE}$ low, \overline{WB}/WE low, DSF low and \overline{SE} high at the falling edge of RAS. The pseudo write transfer cycle must be performed after a read transfer cycle if the subsequent operation is a serial write cycle. There is a timing delay associated with the switching of the SDQ lines from serial output mode to serial input mode. During this period, the SC clock must be held at a constant VIL or VIH after the tsc precharge time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay tsp from the rising edge of RAS.







Figure 5. Split Read Transfer Normal Usage





SAMSUNG




Figure 7. Split Read Transfer Abnormal Usage (Case 1)




Figure 8. Split Read Transfer Abnormal Usage (Case 2)




Figure 9. Split Transfer Cycle Limitation Period





Figure 10. Masked Split Write Transfer Normal Usage




TIMING DIAGRAMS READ CYCLE








READ COLOR REGISTER CYCLE



Don't Care



FAST PAGE MODE READ CYCLE



Don't Care



TRUTH TABLE FOR WRITE CYCLE®

					CAS ₍₂₎₍₃₎ or WB/WE (Early Write)(Late Write)	
Function	*1 WB/WE	*2 DSF	*3 Wi/DQi (New Mask)	*4 DSF	*5 Wi/DQi	
Normal Write	1	0	x	0	Write Data	
Masked Write	0	0	Write Mask	0	Masked Write Data	
Block Write (No I/O Mask) (3)	1	0	x	1	Column Mask	
Masked Block Write (3)	0	0	Write Mask	1	Column Mask	
Masked Flash Write	0	1	Write Mask	х	Х	
Load Color Register	1	1	x	X	Color Data	

*NOTE: (1) Reference truth table to determine the input signal states of *1, *2, *3, *4 and *5 for the Write cycle timing diagram

(2) On the masked flash write cycle, all the signal inputs are don't care condition except RAS at the falling edge of CAS.

On the Block Write cycle, Column Mask is latched only at the falling edge of \overline{CAS} and $\overline{WB}/\overline{WE}$ is "Don't Care" at the falling edge of \overline{CAS} .

Lately Block Write and Read Modify Block Write are not allowed.


(3) Function Table for Block Write Column Address A0., A1 are "Don't Care" during Block Write.

	Column Address		*5		lf
A1	Ao		Wi/DQi	Wi/DQi=0	Wi/DQi=1
0 0 1 1	0 1 0 1		W ₀ /DQ ₀ W ₁ /DQ ₁ W ₂ /DQ ₂ W ₃ /DQ ₃	No Change the Internal Data	Color Register Data Are Written to The Corresponding Column Address Location



2


EARLY WRITE CYCLE







LATE WRITE CYCLE








2




SAMSUNG

ELECTRONICS

READ-WRITE/READ-MODIFY-WRITE CYCLE




FAST PAGE MODE READ-MODIFY-WRITE CYCLE






RAS ONLY REFRESH CYCLE




CAS BEFORE RAS REFRESH



CMOS VIDEO RAM

HIDDEN REFRESH CYCLE



Don't Care




SAMSUN

FIFCTRONICS

144


CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



READ TRANSFER CYCLE


SAMSUNG

FI FOTRONICS



2


REAL TIME READ TRANSFER CYCLE



PSEUDO WRITE TRANSFER CYCLE


SAMSUNG

EI FOTRALIAO



2

MASKED WRITE TRANSFER CYCLE (Output Mode to Input Mode Switch)




Note: SE=VIL

*1(WMi)	Transfer
0	Disable
1	Enable



KM428C256, KM428V256


MASKED WRITE TRANSFER CYCLE



*1(WMi)	Transfer
0	Disable
1	Enable

SAMSUNG ELECTRONICS


SPLIT READ TRANSFER CYCLE








MASKED SPLIT WRITE TRANSFER CYCLE






2

SERIAL READ CYCLE ($\overline{SE} = V_{IL}$)




SERIAL READ CYCLE (SE Controlled Outputs)


SAMSUNG



SERIAL WRITE CYCLE (SE Controlled Inputs)



SERIAL WRITE CYCLE ($\overline{SE} = V_{IL}$)






CMOS VIDEO RAM

PACKAGE DIMENSIONS

40-PIN PLASTIC SOJ


Units: Inches (millimeters)



40/44-PIN PLASTIC TSOP-II (Forward Type)

SAMSUNG

ELECTRONICS



256K X 8 Bit CMOS Video RAM FEATURES

- Dual port Architecture 256K x 8 bits RAM port 512 x 8 bits SAM port
- · Performance range :

Parameter	Speed	-6	-8	
RAM access	time(trac)	60ns	70ns	80ns
RAM access	15ns	20ns	20ns	
RAM cycle tir	110ns	130ns	150ns	
RAM page m	30ns	35ns	40ns	
SAM access	time(tsca)	15ns	17ns	20ns
SAM cycle tin	ne(tscc)	18ns	22ns	25ns
SAM active	KM428C257	110mA	100mA	90mA
current	KM428V257	-	60mA	55mA
SAM active	KM428C257	55mA	50mA	45mA
current	KM428V257	_	30mA	25mA

- · Fast Page Mode with Extended Data Out
- · RAM Read, Write, Read-Modify-Write
- Serial Read (SR) and Serial Write (SW)
- · Read / Real time read transfer (RT, RRT)
- · Split Read Transfer with Stop Register(SRT)
- Write and Split Write Transfer with Stop Register (New and Old Mask), (WT,SWT)
- Block Write (BW), Flash Write (FLW) and Write-per-Bit with Masking Operation (New and Old Mask)
- · CAS-before-RAS, RAS-only and Hidden Refresh
- Common Data I/O Using three state RAM Output control

FI FCTRONICS

- All Inputs and Outputs TTL Compatible
- · Refresh: 512 Cycle/8ms
- \cdot Single +5V \pm 10% Supply Voltage
- Single +3.3V ± 10% Supply Voltage
- Low Vcc (3.3V) Part Name: KM428V257
- KM428C257: 60, 70, 80ns
- KM428V257: 70, 80ns

SAMSUNG

- Plastic 40-Pin 400mil SOJ
- Plastic 40/44Pin 400mil TSOP II
- (Forward and Reverse Type)

GENERAL DESCRIPTION

The Samsung KM428C/V257 is a CMOS 256K x 8 bit Dual Port DRAM. It consists of a 256K x 8 dynamic random access memory (RAM) port and 512 x 8 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 bit rows of 4096 bits. It operates like a conventional 256K x 8 CMOS DRAM. The RAM port has a write per bit mask capability. Data may be written with New and Old Mask. The RAM port has a Fast Page mode access with Extended Data out, Block Write and Flash Write capability.

The SAM port consists of eight 512 bit high speed shift registers that are connected to the RAM array through a 4096 bit data transfer gate. The SAM port has serial read and write capabilities.

Data may be internally transferred bi-directionally between the RAM and SAM ports using read, write and programmable (Stop Register) Split Transfers or normal Read/Write Transfer.

Refresh is accomplished by familiar DRAM refresh modes. The KM428C/V257 supports RAS-only, Hidden, and CAS-before-RAS refresh for the RAM port. The SAM port does not require refresh.

All inputs and I/O's are TTL level compatible. All address lines and data inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.




PIN DESCRIPTION


Symbol	Туре	Description
RAS	IN	Row Address Strobe. $\overline{\text{RAS}}$ is used to clock in the 9 row bits for another input signal. The RAM port is placed in standby mode when the $\overline{\text{RAS}}$ control is held "High"
CAS	IN	Column Address Strobe. $\overline{\text{CAS}}$ is used to clock in the 9 column address bits as a strobe for the DSF inputs
ADDRESS	IN	Address inputs for the DRAM operation, these inputs are multiplexed and clocked by RAS and CAS to select one 16-bit word out of the 262,144 available. 9 row address bits are latched on the falling edge of the row address strobe(RAS) and the following nine column address bits are latched on the falling edge of the column address strobe(CAS).
WB/WE	IN	The $\overline{\text{WB}/\text{WE}}$ input is a multifunction pin. when $\overline{\text{WB}/\text{WE}}$ is "High" at the falling edge of $\overline{\text{RAS}}$, during RAM port operation, it is used to write data into the memory array in the same manner as a standard DRAM. When $\overline{\text{WB}/\text{WE}}$ is "Low" at the falling edge of $\overline{\text{RAS}}$, during RAM port operation, the W-P-B function is enabled.
DT/OE	IN	The DT/OE input is also a multifunction pin. Enables an internal Transfer operation at the falling edge of RAS when Transfer enable.
DSF	IN	DSF is used to indicate which special functions(BW, FW, Split Transfer, etc)are used for a particular access cycle.
Wi/DQi	IN/OUT	Data I/O for DRAM access. These pins act as inputs for Mask and register load cycles, DQ Mask and Column Mask for BW.
SC	IN	Clock input to the serial address counter and data latch for the SAM register
SDQi	IN/OUT	Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent read, write or pseudo write transfer cycle.
QSF	OUT	QSF indicates which half of the SAM is being accessed. Low if address is 0-255, High if address is 256-511.
SE	IN	In a serial read cycle. SE is used as an output control. When SE is "High", serial access is disabled, however, the serial address pointer is still incremented while SC is clocked.
Vcc	SUPPLY	Power supply
Vss	SUPPLY	Ground

**


PIN CONFIGURATION (TOP VIEWS)



40/44 Pin 400 mil TSOP II










KM428C257, KM428V257

BLOCK DAIGRAM





FUNCTION TRUTH TABLE

Mnemonic			RAS		CAS	Add	ress	DQi	Input	Write	Reg	ister	
Code	CAS	DT/OE	WE	DSF	DSF	RAS	CAS	RAS	CAS/WE	Mask	Mask	Color	Function
CBRS	0	x				Stop		х					CBR Refresh/Stop
(Note 1,3)	0	X	0	1	_	(note4)	-	X	-			-	(Register set)
CBRN	0	x	1	1	_	x		х					CBR Refresh
(Note 1)	0	^			_	×	-		-	-		-	(No reset)
CBRR	0	x	х	0		х		x					CBR Refresh
(Note 1)	0	^	~	0	_	X	-	~	-	_	-		(Option reset)
ROR	1	1	х	0	—	Row	_	х	_	_	_	_	RAS Only Refresh
MWT	1	0	0	0	х	Row	-	WMI					Masked Write Transfer
		0	U	0	^	HOW	Тар	VVIVII	-	Yes	Use	_	(New/Old)
MSWT	1	0	0	1	х	Deut	-	wмi					Masked Split Write
1013001		0			^	Row	Тар	VVIVII	-	Yes	Use	_	Transfer(New/Old)
RT	1	0	1	0	Х	Row	Тар	_	_			_	Read Transfer
SRT	1	0	1	1	х	Row	Тар		_	-			Split Read Transfer
RWM	1	1	0	0	0	Row	<u></u>	WMI					Read Write
	1		0	U	U	HUW	Col.	VVIVII	Data	Yes	Use	_	(New/Old Mask)
BWM	1	1	0	0	1	Row	Col.	WMI					Block Write
DVVIVI			0	U		HUW	Mask	VVIVI	Col.	Yes	Use	Use	(New/Old Mask)
FWM	1	1	0	1	х	Row	х	WMI	х	Yes	Use	Use	Flash Write(New/Old mask)
RW	1	1	1	0	0	Row	Col	х	Data	No		_	Read Write (No Mask)
BW	1	1	1	0	1	Row		х	Col				Block Write
Dvv	1		-	U	1	nuw	Col	^	Mask	No	-	Use	(No Mask)
LMR	1	1	1	1	0	Row	v	х			Load		Load (Old) Mask
(Note 2)			1	-	. U	(note6)	Х	^	WMi	_	(Note5)	_	Register set Cycle
LCR	1	1	1	1	1	Row (note6)	x	х	Color		_	Load	Load Color Register

X: Don't Care, -: Not Applicable, Tap: SAM Start(column)Address, WMi: Write Mask Data (i=0-7) RAS only refresh does not reset Stop or LMR functions.

Notes :

- (1) CBRS, CBRN and CBRR all perform CAS-before-RAS refresh cycles. CBRR is used to reset all options and either CBRS or CBRN is used to continue to refresh the RAM without clearing any of the options.
- (2) After LMR cycle, FLW, MWT, MSWT, RWM and BWM use old mask. (CBRR reset to new mask. Use CBRS or CBRN to perform CAS- before-RAS refresh while using Old mask)
- (3) With CBRS, split transfer operation uses stop Register as a boundary address
- (4) Stop defines the column on which Shift out moves to the other half of the SAM.
- (5) After LMR, WMi is only changed by the another LMR or CBRR cycle.
- (6) The Row that is addressed will be refreshed, but a Row address is not required.



2

ABSOLUTE MAXIMUM RATINGS*

		Ra	nting	
Item	Symbol	KM428C257	KM428V257	Unit
Voltage on Any Pin relative to Vss	VIN, VOUT	-1 to + 7.0	-0.5 to Vcc+0.5	V
Voltage on Supply Relative to Vss	Vcc	-1 to + 7.0	-0.5 to + 4.6	V
Storage Temperature	Tstg	-55 to + 150	-55 to + 150	°C
Power Dissipation	PD	1	0.6	w
Short Circuit Output Current	los	50	50	mA

Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to Vss, TA = 0 to 70 °C)

là sur			KM428C25	57						
Item	Symbol	Min	Тур	Max	Min	Тур	Max	Unit		
Supply Voltage	Vcc	4.5	5.0	5.5	3.0	3.3	3.6	V		
Ground	Vss	0	0	0	0	0	0	V		
Input High Voltage	Viн	2.4	_	Vcc+1V	2.0		Vcc+0.3	V		
Input Low Voltage	VIL	-1.0	_	0.8	-0.3	_	0.8	V		

INPUT/OUTPUT CURRENT (Recommended operating conditions unless otherwise noted.)

Item	Symbol	Min	Max	Unit
Input Leakage Current (Any Input $0 \le V_{IN} \le V_{CC}+0.5V_{-1}$ all other pins not under test=0 volts, SE $\ge V_{CC}-0.2V$)	lı∟	-10	10	μA
Output Leakage Current (Data out is disabled, $0V\!\leq\!Vout\!\leq\!Vcc)^*{}_1$	lo∟	-10	10	μA
Output High Voltage Level (RAM Іон=-2mA, SAM Іон=-2mA)	Vон	2.4	-	v
Output Low Voltage Level (RAM IoL=2mA, SAM IoL=2mA)	Vol	-	0.4	v

Note) *1: 3.6V in KM428V257

CAPACITANCE (Vcc=5V, f=1MHz, Ta=25°C)

Item	Symbol	MIN	Max	Unit
Input Capacitance (Ao-As)	CIN1	2	6	pF
Input Capacitance (RAS, CAS, WB/WE, DT/OE, SE, SC, DSF)	CIN2	2	7	pF
Input/Output Capacitance (Wo/DQo~W7/DQ7)	Сра	2	7	pF
Input/Output Capacitance (SDQo~SDQ7)	CSDQ	2	7	pF
Output Capacitance (QSF)	CQSF	2	7	pF



DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

			ĸ	M428C2	257	KM42	28V257	
Parameter(RAM Port)	SAM Port	Symbol	-6	-7	-8	-7	128V257 -8 55 75 5 25 50 70 40 65 45 70 90	Unit
Operating current*1	Standby	ICC1	110	100	90	60	55	mA
(RAS and CAS Cycling @trc=min.)	Active	Icc1A	155	140	125	85	75	mA
Standby Current	Standby	ICC2	10	10	10	5	5	mA
(RAS, CAS, DT/OE, WB/WE=VIH, DSF=VIL)	Active	ICC2A	55	50	45	30	25	mA
RAS Only Refresh Current*1	Standby	,ICC3	100	90	80	55	50	mA
(CAS=VIH, RAS Cycling @tRc=min.)	Active	ІссзА	-6 -7 -8 -7 -8 110 100 90 60 55 mA 155 140 125 85 75 mA 10 10 10 5 5 mA 55 50 45 30 25 mA 100 90 80 55 50 mA 100 90 80 55 50 mA 1100 90 80 55 50 mA 1101 105 70 45 40 mA 1125 115 105 70 65 mA 125 115 105 70 mA mA 135 125 115 75 70 mA 140 125 110 75 70 mA 185 165 145 100 90 mA 90 85 80 50	mA				
Fast Page Mode Current*1	Standby	ICC4	80	75	70	45	40	mA
(RAS=Vi∟, CAS Cycling @tPc=min.)	Active	Icc4A	125	115	105	70	65	mA
CAS-Before-RAS Refresh Current*1	Standby	ICC5	90	85	80	50	45	mA
(RAS and CAS Cycling @trc=min.)	Active	ICC5A	135	125	115	75	70	mA
Data Transfer Current*1	Standby	ICC6	140	125	110	75	70	mA
(RAS and CAS Cycling @trc=min.)	Active	ICC6A	185	165	145	100	90	mA
Flash Write Cycle Current*1	Standby	ICC7	90	85	80	50	45	mA
(RAS and CAS Cycling @trc=min.)	Active	Icc7A	135	125	115	75	70	mA
Block Write Cycle Current*1	Standby	ICC8	110	105	100	65	60	mA
(RAS and CAS Cycling @trc=min.)	Active	Icc8A	155	145	135	90	80	mA
Color Register Load or Read Current*1	Standby	ICC9	90	85	80	50	45	mA
(RAS and CAS Cycling @tRc=min.)	Active	Icc9A	135	125	115	75	70	mA

Note *1 : Real values dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as average current. In Icc1, Icc3, Icc6, Icc7, Icc8, Icc9 address transition should be changed only once while RAS=VIL. In Icc4 address transition should be changed only once while RAS=VIL.


AC CHARACTERISTICS

(0°C \leq Ta \leq 70°C, KM428C257: Vcc=5.0V \pm 10%, KM428V257: Vcc=3.3V \pm 10%, See notes 1,2)

Devenuedar	Combal		-6		-7	-8		Unit	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	tRC	110		130		150	_	ns	
Read-modify-write cycle time	tRWC	155		175		200		ns	
Fast page mode cycle time	tPC	30		35		40		ns	
Fast page mode read-modify-write	t PRWC	80		85		90		ns	
Access time from RAS	trac		60		70		80	ns	3,5,11
Access time from CAS	tCAC	_	12		15		20	ns	3,5,6
Access time from column address	taa		30		35		40	ns	3,11
Access time from CAS precharge	tCPA		35		40		45	ns	3
Write command pulse width	twpz	10		10		10	_	ns	
Write command output buffer turn-off delay	twez		10		15		15	ns	



2



AC CHARACTERISTICS (Continued)

		-	6		.7		-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	- Unit	Notes
CAS to output in Low-Z	tcLz	3		3		3		ns	3
Output buffer turn-off delay	toff	0	15	0	15	0	15	ns	7
Transition time (rise and fall)	tτ	3	50	3	50	3	50	ns	2
RAS precharge time	tRP	40		50		60 ^{-/}		ns	-
RAS pulse width	tras	60	10K	70	10K	80	10K	ns	·
RAS pulse width (fast page mode)	tRASP	60	100K	70	100K	80	100K	ns	
RAS hold time	trsh	15		20		20		ns	
CAS hold time	tcsн	60		70		80		ns	
CAS pulse width	tCAS	12	10K	15	10K	20	10K	ns	1
RAS to CAS delay time	tRCD	20	45	20	50	20	60	ns	5,6
RAS to column addr. delay time	tRAD	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tCRP	5		5		5		ns	
CAS precharge time(CBR counter test cycle)	tсрт	10		10		10	-	ns	
CAS precharge time (fast page mode)	tcp	10		10		10		ns	
Output hold time from CAS	tDOH	5		5		5		ns	
Row addr. set-up time	tasr	0		0		0		ns	
Row Addr. hold time	t RAH	10		10		10		ns	···
Column addr. set-up time	tasc	0		0		0		ns	
Column addr. hold time	tсан	15		15		15		ns	
Column addr. hold referenced to RAS	tan	50		55		60		ns	
Column addr. to RAS lead time	tRAL	30		35		40		ns	
Read command set-up time	tRCS	0		0		0		ns	1
Read command hold referenced to CAS	tясн	0		0		0		ns	9
Read command hold referenced to RAS	trrh	0		0		0		ns	9
Write command hold time	twcн	10		15		15		ns	
Write command hold referenced to RAS	twcn	45		55		60		ns	15
Write command pulse width	twp	10		15		15		ns	
Write command to RAS lead time	tRWL	15		15		20		ns	
Write command to CAS lead time	tcw∟	15		15		20		ns	
Data set-up time	tos	0		0		0		ns	10
Data hold time	tDH	15		15		15		ns	10
Data hold referenced to RAS	t DHR	50		55		60		ns	15
Write command set-up time	twcs	0		0		0		ns	8
CAS to WE delay	tcwp	40		45		45		ns	8
RAS to WE delay	trwp	85		95		105		ns	8
Column addr. to WE delay time	tawd	55		60		65		ns	8
CAS set-up time (C-B-R refresh)	tCSR	10		10		10		ns	
CAS hold time (C-B-R refresh)	t CHR	10		10		10		ns	
RAS precharge to CAS hold time	tRPC	10		10		10		ns	



.

AC CHARACTERISTICS (Continued)

			-6		-7		-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
RAS hold time referenced to OE	tROH	15		20		20	,	ns	
Access time from output enable	toea		15		20		20	ns	
Output enable to data input delay	tOED	15		15		15		ns	
Output buffer turn-off delay time from OE	tOEZ	0	15	0	15	0	15	ns	7
Output enable command hold time	toeh	15		15		15		ns	
Data to CAS delay	tDZC	0		0		0		ns	
Data to output enable delay	tdzo	0		0		0		ns	
Refresh period(512 cycle)	tREF		8		8		8	ms	
WB set-up time	twsR	0		0		0		ns	
WB hold time	tRWH	10		10		15		ns	
DSF set-up time referenced to RAS	tFSR	0		0		0		ns	
DSF hold time referenced to RAS	tRFH	10		10		15		ns	
DSF set-up time referenced to CAS	tFSC	0		0		0		ns	
DSF hold time referenced to CAS	tCFH	10		15		15		ns	
Write per bit mask data set-up time	tмs	0		0		0		ns	
Write per bit mask data hold time	tмн	15		15		15		ns	
DT high set-up time	tтнs	0		0		0		ns	
DT high hold time	tтнн	10		10		15		ns	
DT low set-up time	ttls	0		ò		0		ns	
DT low hold time	tтLн	10		10		15		ns	
$\overline{\text{DT}}$ low hold ref. to $\overline{\text{RAS}}$ (real time read transfer)	tRTH	50		60		65		ns	
$\overline{\text{DT}}$ low hold ref. to $\overline{\text{CAS}}$ (real time read transfer)	tстн	15		20		25		ns	
DT low hold ref. to col.addr.(real time read transfer)	tатн	20		25		30		ns	
DT to RAS precharge time	ttrp	40		50		60		ns	
DT precharge time	tтр	20		20		20		ns	
RAS to first SC delay(read transfer)	tRSD	60		70		80		ns	
CAS to first SC delay(read transfer)	tcsp	25		30		35		ns	
Col. Addr.to first SC delay(read transfer)	tasd	30		35		40		ns	
Last SC to DT lead time	t⊤s∟	5		5		5		ns	
DT to first SC delay time(read transfer)	trsd	10		. 10		15		ns	
Last SC to RAS set-up time(serial input)	tsrs	30	·	30		30		ns	
RAS to first SC delay time(serial input)	tsRD	20		20		25		ns	
RAS to serial input delay time	tSDD	30		40		50	·	ns	
Serial output buffer turn-off delay from RAS	tsdz	10	30	10	30	10	35	ns	7
Serial Input to first SC delay time	tszs	0		0		0		ns	
SC cycle time	tscc	18		22		25		ns	
SC pulse width(SC high time)	tsc	6		7		7		ns	14



AC CHARACTERISTICS (Continued)

	C.mah al		-6		-7	-8		Unite	Neter
Parameter	Symbol	Min	Max	Min	n Max Min M			Units	Notes
SC precharge(SC low time)	tSCP	6		7		7		ns	
Access time from SC	tsca		15		17		20	ns	
Serial output hold time from SC	tsoн	5		5		5		ns	4
Serial input set-up time	tsps	0		0		0		ns	
Serial input hold time	tsDH	10		15		10		ns	
Access time from SE	tsea		15		17		20	ns	
SE pulse width	tse	20		20		25		ns	4
SE precharge time	tSEP	20		20		25		ns	
Serial output turn-off from SE	tsez	0	15	0	15	0	15	ns	
Serial input to SE delay time	tsze	0		0		0		ns	7
Serial write enable set-up time	tsws	0		0		0		ns	
Serial write enable hold time	tswн	10		15		15		ns	
Serial write disable set-up time	tswis	0		0		0		ns	
Serial write disable hold time	tswiH	10		15		· 15		ns	
Split transfer set-up time	tsts	20		25		25		ns	
Split transfer hold time	tsтн	20		25		25		ns	
SC-QSF delay time	tsqD		20		25		25	ns	
DT-QSF delay time	tτορ		20		25		25	ns	
RAS-QSF delay time	tRQD		60		70		80	ns	
CAS-QSF delay time	tCQD		20		35		40	ns	
DT/OE high pulse width	tOEP	10		10		10		ns	
DT/OE high hold time from CAS high	toehc	10		10		10		ns	



NOTES

- An initial pause of 200μs is required after power-up followed by any 8 RAS, 8 SC cycles before proper device operation is achieved. (DT/OE = High) If the internal refresh counter is used a minimum of 8 CAS-before-RAS initialization cycles are required instead of 8 RAS cycles.
- ViH(min) and ViL(max) are reference levels for measuring timing of input signals. Transition times are measured between ViH(min) and ViL(max), and are assumed to be 5ns for all input signals.

Input signal transition from 0V to 3V for AC timing.

3. RAM port outputs are measured with a load equivalent to 1 TTL load and 50pF.

DOUT comparator level:VOH/VOL = 2.0V / 0.8V

4. SAM port outputs are measured with a load equivalent to 1 TTL load and 30pF.


Dout comparator level: VOH/VOL= 2.0/0.8V.

- 5. Operation within the tRCD(max) limit insures that tRAC(max) can be met. The tRCD(max) is specified as a reference point only: If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- 6. Assumes that tRCD > tRCD(max)
- 7. The parameters, toFF(max), toEz(max), and tspz(max) define the time at which the output achieves the open circuit condition and are not referenced to VoH or VoL.
- 8. twcs, trwp, tcwp and tawp are nonrestrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs \geq twcs(min) the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If tcwp \geq tcwp(min) and trwp \geq trwp(min) and tawp \geq tawp (min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either tRCH or tRRH must be satisfied for a read cycle.

- These parameters are referenced to the CAS leading edge in early write cycles and to the WE leading edge in read-write cycles.
- 11. Operation within the tRAD(max) limit insured that tRAC(max) can be met. tRAD(max) is specified as a reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.
- During power-up RAS and DT/OE must be held High or track with Vcc. After power-up, initial status of chip is described below.

PIN or REGISTER	STATUS
Color Register	Don't Care
Write Mask Register	Don't Care
Tap Pointer	Invalid
Stop Register	Default Case
Wi/DQi	Hi-Z
SAM Port	Input Mode
SDQi	Hi-Z
QSF	Hi-Z

13. Recommended operating input condition:



Input pulse levels are from 0.0V to 3.0Volts. All timing measurements are referenced from V_{IL} (max) and V_{IH} (min) with transition time = 3.0ns

14. Assume tr=3ns.

15. twcn, tDHR are referenced to tRAD (max).



DEVICE OPERATION

The KM428C/V257 contains 2.097,152 memory locations. Eighteen address bits are required to address a particular 8bit word in the memory array. Since the KM428C/V257 has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe (RAS), the column address strobe (CAS) and the valid row and column address inputs.

Operation of the KM428C/V257 begins by strobing in a valid row address with RAS while CAS remains high. Then the address on the 9 address input pins are changed from a row address to a column address and are strobed in by CAS. This is the beginning of any KM428C/V257 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationship. The cycle is terminated when both RAS and CAS have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time (trap) requirement.

RAS and **CAS** Timing

The minimum \overrightarrow{RAS} and \overrightarrow{CAS} pulse widths are specified by tras (min) and tcas (min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing \overrightarrow{RAS} low, it must not be aborted prior to satisfying the minimum \overrightarrow{RAS} and \overrightarrow{CAS} pulse widths. In addition, a new cycle must not begin until the minimum \overrightarrow{RAS} precharge time, tar, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM428C/V257 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirement, loss of data integrity can occur.

RAM Read

A RAM read cycle is achieved by maintaining $\overline{WB}/\overline{WE}$ high during a \overline{RAS} / \overline{CAS} cycle. The access time is normally specified with respect to the falling edge of \overline{RAS} . But the access time also depends on the falling edge of \overline{CAS} and on the valid column address transition.

If CAS goes low before tRCD (max) and if the column address is valid before tRAD (max) then the access time to valid data is specified by tRAC (min). However, if CAS goes low after tRCD (max) or the column address becomes valid after tRAD (max), access time is specified by tCAC or tAA.

The KM428C/V257 has common data I/O pins. The $\overline{\text{DT}}/\overline{\text{OE}}$ has been provided so the output buffer can be precisely controlled. For data to appear at the outputs, $\overline{\text{DT}}/\overline{\text{OE}}$ must be low for the period of time defined by toEA.

Extended Data Out

In the conventional RAM read cycle, DOUT buffer is designed to make turn-off by the rising edge of CAS even though \overline{OE} is to be low. The KM428C/V258 offers an accelerated Fast Page Mode cycle by eliminating output disable from CAS high.

This is called "Extended Data out (or Hyper Page) mode", Data outputs are disabled at $\overline{WB}/\overline{WE}$ =low, DT/OE=high and torF time after RAS and CAS are high. The torF time is referenced from the rising edge of RAS or CAS, whichever occurs later(see Figure 1). What the output buffer is disabled during DT/OE=high is to use Bank selection in the frame buffer memory using common I/O line. Read, write and read-modify write cycles are available during the Extended data out mode.




Figure 1. Extended Data Out Example



New Mask Write Per Bit

The New Mask Write cycle is achieved by maintaining \overline{CAS} high and $\overline{WB}/\overline{WE}$ and DSF low at the falling edge of \overline{RAS} . The mask data on the Wo/DQo~W7/DQ7 pins are latched into the write mask register at the falling edge of \overline{RAS} . When the mask data is low, writing is inhibited into the RAM and the data bit remains unchanged. When the mask data is high, data is written into the RAM. The mask data is valid for only one cycle, defined by an active \overline{RAS} period. Mask data must be provided in every write cycle that a masking operation is desired.

The Early Write cycle is achieved by $\overline{WB}/\overline{WE}$ low before \overline{CAS} falling and late Write cycle is achieved by $\overline{WB}/\overline{WE}$ low after the falling edge of \overline{CAS} . During the Early or Late Write, cycle, input data through W0/DQ0-W7/DQ7 must meet the set-up and hold time at the falling edge of \overline{CAS} or $\overline{WB}/\overline{WE}$. When $\overline{WB}/\overline{WE}$ is high at the falling edge of \overline{RAS} . no masking operation is performed.

Load Mask Register(LMR)

The Load Mask Register operation loads the data present on the wi/DQi pins into the Mask data Register at the falling edge of CAS or WB/WE. The LMR cycle is performed if DSF high, WB/WE high at the falling edge of RAS and DSF Low at the CAS falling edge. If an LMR is done the KM428C/V257 is set to old masked

write mode.

Old Masked Write Per Bit

This mode is enabled through the Load Mask Register (LMR)cycle. If an LMR is done, all Masked Write are Old Masked Write Per Bit and the I/O mask data will be provided by the Mask Data Register(See Figure3). The mask data is applied in the same manner as in New Masked write-Per-Bit mode. Mask Data Register's content is changed by the another LMR. To reset the device back to the New Masked write mode, CBR (CBR refresh with option reset) cycle must be performed. After Power up, the KM428C/V257 initialized in the New Masked Write mode.

Fast Page Mode

Fast page mode cycle reads/writes the data of the same row address at high speed by togging \overline{CAS} while \overline{RAS} is low. In this cycle, read, write, read-modify write, and block write cycles can be mixed. In one \overline{RAS} cycle, 512 word memory cells of the same row address can be accessed. While \overline{RAS} is held low to maintain the row address, \overline{CAS} is cycled to strobe in additional column address.

This eliminates the time required to set up and strobe sequential row address for the same page

Table 1. Truth table for write-per-bit function

RAS	CAS	DT/OE	WB/WE	Wi/DQi	FUNCTION
_	н	Н	н	*	WRITE ENABLE
$1 \sim 10^{-1}$			¹ 1	WRITE ENABLE	
<u> </u>	н	н	L	0	INHIBIT WRITE




Figure 2. New Mask Write Cycle Example 1 (Early Write & Late Write)






Figure 3. New Mask Write Cycle and Old Mask Write Cycle Example 2.

Load Color Register(LCR)

A Load Color Register cycle is performed by keeping DSF high on the both the falling edges of \overline{RAS} and \overline{CAS} . Color data is loaded on the falling edge of \overline{CAS} (early write) or \overline{WE} (delayed write) via the Wo/DQo~W7/DQ7 pins. This data is used in Block Write and Flash Write cycles and remains unchanged until the next Load Color Register cycle.

Block Write

In a Block Write cycle four adjacent column locations can be written simultaneously with the same data, resulting in fast screen fills of the same color.

First, the internal 8-bit Color Register must be loaded with the data to be written by performing a Load Color Register(LCR) cycle. When a Block Write cycle is performed, each bit of the Color Register is written into four adjacent locations of the same row of each corresponding bit plane(8). This results in a total of 32-bits being written in a single Block Write cycle compared to 8-bits in a normal Write cycle.

The Block Write cycle is performed if DSF is low on the falling edge of RAS and high on the falling edge of CAS.

Address Lines: The row address is latched on the falling edge of RAS.

Since four bits are being written at a time, when the mini-

mum increment required for the column address is four. Therefore, when the column address is latched on the falling edge of \overline{CAS} , the 2LSBs, A₀ and A₁ are ignored and only bits(A₂-A₈) are used to define the location of the first bit out of the four to be written.

Data Lines: On the falling edge of \overline{CAS} , the data on the W₀/DQ₀-W₃/DQ₃ pins provideds column mask data. That is, for each of the four bits in all 8-bits-planes, writing of Color Register contents can be inhibited. For example, if W₀/DQ₀=1 and W₁/DQ₁=0, then the Color Register contents will be written into the first bit out of the four, but the second remains unchanged. Fig. 4 shows the correspondence of each data line to the column mask bits.

Masked Block Write(MBW)

A Masked Block Write cycle is identical to a New Mask Write-per-bit cycle except that each of the 8-bit planes being masked is operating on 4 column locations instead of one.

To perform a Masked Block Write cycle, both DSF and WB/WE must be low at the falling edge of RAS. DSF must be high on the falling edge of CAS. Mask data is latched into the device via the Wo/DQ0~W7/DQ7 pins on the falling edge of RAS and needs to be re-entered for every new RAS cycle.







Figure 4. Block Write Scheme







Flash Write

The Flash Write cycle is a way of writing each bit of the Color Register in the whole row (512 columns) simultaneously. This function is used for fast screen clear or background color change. 512 columns in each bit plane are written, for a total of 4096 bits(512×8 bit planes) in one cycle. While this cycle writes significantly more data than the Block Write cycle, it is also less selective.

If \overline{WB}/WE is low and DSF is high on the falling edge of \overline{RAS} , a Flash Write cycle is performed. Also on this edge, the data present on the Wi/DQi pins is used as mask data and needs to be provided for every Flash Write cycle. A Load Color Register cycle must have been performed before initiating a Flash Write cycle.

Data Output

The KM428C/V257 has three state output buffers controlled by $\overline{\text{DT}}/\overline{\text{OE}}$, $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$, $\overline{\text{WB}}/\overline{\text{WE}}$. If $\overline{\text{DT}}/\overline{\text{OE}}$ is high when $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ are Low, the output state is in high impedance(High-z). In any cycle, the output goes low impedance state from the first $\overline{\text{CAS}}$ falling edge.

Invalid data may be present at the output during the time after tcLz and before the valid data appears at the output. The timing parameters tcAc, trAc, and tAA specify when the valid data will be present at the output. The valid data remains at the output until CAS returns high. This is true even if a new RAS cycle occurs(as in hidden refresh).

Each of the KM428C/V257 operating cycles is listed below after the corresponding output state produced by the cycle.

Refresh

The data in the KM428C/V257 is stored as a charge on a tiny capacitor within each memory cell. Due to leakage the data may be lost over a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8 ms. Any operation cycle performed in the RAM port refreshes the 4096 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 512 row addresses (Ao~AB).

CAS-Before-RAS Refresh: The KM428C/V257 has CAS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set up time(tcsR) before RAS goes low the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. the refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle. The KM428C257 has 3 type CAS-before-RAS refresh operation; CBRR, CBRN, CBRS. CBRR(CBR Refresh with option reset)is set if DSF low at the RAS falling edge. This mode initiates to change from old masked write to new masked write cycle, and reset stop register to default value. CBRN(CBR Refresh without Reset)is set if DSF high when WB/WE is high at the RAS falling edge and simply do only refresh operation. CBRS(CBR Refresh with stop register set)cycle is set if DSF high when WB/WE is low and this mode is to set stop register's value.

Hidden Refresh: a hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM428C/V257 hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is the provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM428C/V257 by using read, write or read-modifywrite cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.

Transfer Operation

Transfer operation is initiated when $\overline{\text{DT}}/\overline{\text{OE}}$ is low at the falling edge of $\overline{\text{RAS}}$. The state of $\overline{\text{WB}}/\overline{\text{WE}}$ when $\overline{\text{RAS}}$ goes low indicates the direction of transfer (to or from DRAM) and DSF pin is used to designated the proper transfer mode like normal and Split Transfer. Each of the transfer cycle is described in the truth table of transfer operation.(Table2.)



Table	2.	Truth	Table	for	Transfer	Operation
-------	----	-------	-------	-----	----------	-----------

	RAS F	alling Ed	ge	÷	Function	Transfer	Transfer	SAM Port	
CAS	DT/OE	WB/WE	DSF	SE	Function	Direction	Data Bit	Mode	
н	L	н	L	*	Read Transfer	RAM → SAM	512 x 8	Input Output	
н	L	L	L	*	Masked Write Transfer	SAM - RAM	512 x 8	Output Input	
н	L	·н	н	*	Split Read Transfer	RAM → SAM	256 x 8	Not Changed	
н	L	L	н	*	Masked Split Write Transfer	SAM → RAM	256 x 8	Not Changed	

Read Transfer(RT)

The Read Transfer operation is set if DT/OE is low, WB/WE is high, and DSF is low when RAS goes low. The row address bits in the read transfer cycle indicate which eight 512bit DRAM Row portions are transferred to the eight SAM data registers. The column address bits indicate the start address of the SAM registers when SAM data read operation is performed. If MSB bit of column address is low during Read transfer operation, the QSF state will be set low and this indicates the start address of the SAM register is present at the lower half of the SAM port.(If As is high, QSF will be high meaning that the start address is in the upper half). Read Transfer may be achieved in two ways. If the transfer is to be synchronized with the SC, DT/OE is taken high after CAS goes low. This is usually called "Real Time Read Transfer". Note that the rising edge of DT/OE must be synchronized with the rising edge of SC(tTSL/tTSD)to retain the continuity of serial read data output. If the transfer does not have to be synchronized with SC, DT/OE may go high before CAS goes low and the actual data transfer will be timed internally.

Masked Write Transfer(MWT)

Masked write transfer is initiated if $\overline{\text{DT}}/\overline{\text{OE}}$, $\overline{\text{WB}}/\overline{\text{WE}}$ and DSF are low when $\overline{\text{RAS}}$ goes low. This enables data of SAM register(512bit) to be transferred to the selected row in the DRAM array. Masking is selected by latching Wi/DQi(i=0~7)inputs when $\overline{\text{RAS}}$ goes low.

The column address definess the start address of serial input and its MSB(As)defines QSF level.

If Aa is low, the QSF will be low level to designate that the start address is in positioned in the lower half of SAM. (For Aa=high, the QSF will be high and indicates that the start address will be positioned in the upper half of SAM) After write transfer cycle is completed, SAM port is set to input mode.

Split Read Transfer(SRT)

In a graphic system, if data has to be transferred from DRAM to SAM while in the middle of a display line, the only way to do this seamlessly is by performing a Real Time Read Transfer cycle. However, this cycle has many critical timing restrictions(between SC, DT/\overline{OE} . RAS and \overline{CAS}) because the transfer has to be occured at the first rising edge of $\overline{DT}/\overline{OE}$.

The Split Read Transfer cycle eliminates the need for this critical transfer timing, thereby simplifying system design. This is accomplished by dividing the SAM port into 2 halves of 256 bits each. A Split Read Transfer loads only the lower or upper half. Since transfer timing is controlled internally, there is no timing restriction between $\overline{\text{DT/OE}}$ and RAS, CAS, SC.

A normal Read Transfer cycle must be executed before performing a Split Read Transfer to set the state of QSF. A Split Read Transfer cycle is begun by keeping DSF and $\overline{WB}/\overline{WE}$ high and $\overline{DT}/\overline{OE}$ low at the falling edge of \overline{RAS} .

Address: The row address is latched on the falling edge of \overline{RAS} . The column address defined by(Ao-A7)defines the starting address of the SAM port from which data will begin shifting out. Column address pin A8 is a "Don't care".

The QSF pin indicates which SAM half is shifting out serial data(0-Lower, 1=Upper). A Split Read Transfer will load data into the other half. The state of the QSF output changes when the SAM address counter reaches a split SAM boundary(e.g. 255th or 511th bit).

Example of SRT applications are shown in Fig. 6 through Fig 10.

The normal usage of Split Read Transfer cycle is described in Fig 6. When Read Transfer is executed,



data from X1 row address is fully transferred to the SAM port and Serial Read is started from 0(Tap address). If SRT is performed while data is being serially read from lower half SAM, data from X2 row address is transferred to upper half SAM. The Tap address of SRT is loaded after the boundary location of lower half SAM(255th SC) is accessed and the QSF state is changed into high level at the rising edge of 255th SC. Note that in this case "0+256" Tap address instead of "0" is loaded.

The another example of SRT cycle is described in Fig. 7. When Serial Read is performed after executing RT and SRT in succession the data accessed by first SC is the data of RT Tap address. Serial data access from the starting address given by SRT cycle is performed after the data of RT to lower boundary (255th SC) is completed. Fig. 8 and 9 are the example of abnormal SRT cycle.

If SRT1 and SRT2 are performed in succession before accessing the boundary like Fig. 8, the data transferred by SRT2 overwrite the data transferred by SRT1, so that data followed by SRT2 will be remain in the upper half SAM. The Serial Read after lower boundary 255th SC is started from the starting address given by SRT2 cycle. The Fig. 9. indicates that SRT cycle is not performed until Serial Read is completed to the boundary location 511. In

this case, the internal serial counter is designed to designate "0" address after boundary 511, therefore accessed data from 0 address corresponds to the old data transferred by RT. Note that there is not allowed period of SRT cycle. since a SRT cycle must be ended before tsTH and started after tsTs, a split transfer is not allowed during tsTH+tsTs (See Figure 10). This is also true in Masked Split Write Transfer.

A Split Read Transfer does not change the direction of the SAM I/O port.

Masked Split Write Transfer(MSWT)

This transfer function is very similiar to the SRT except the data transfer direction is from SAM to RAM. MSWT is enabled if $\overline{\text{DT}}/\overline{\text{OE}}$ low, $\overline{\text{WB}}/\overline{\text{WE}}$ low, and DSF high when RAS goes low. The bit masking of this cycle is the same as that of MWT(Masked Write Transfer)and the SAM port direction is not changed by performing MSWT. And the column address is latched in as the start address of SAM port and the MSB(Ae)is a "don't care". The example of MSWT is described in Fig. 11. The opening cycle MWT is needed before MSWT can be performed.






Figure 6. Split Read Transfer Normal Usage




Figure 7. Split Read Transfer Normal Usage






Figure 8. Split Read Transfer Abnormal Usage (Case 1)





Figure 9. Split Read Transfer Abnormal Usage (Case 2)








Figure 11. Masked Split Write Transfer Normal Usage

Programmable Split SAM

In split SAM mode, SAM is divided into the lower half and the upper half. After the last address of each half SAM(255 or 511)is accessed, the access will be changed one half of the SAM to the other half(at the loaded TAP address). This last address is called stop point.

The KM428C/V257 offers user-programmable Stop

Point. The stop Points and size of the resulting partitions are shown in Table 3. The stop Points are set by performing CBRS cycle. The CBRS cycle's condition is $\overline{WB/WE}$ low, DSF high at the falling edge of \overline{RAS} in CBR cycle and the Stop Point is determined by row address entering at this time.

The Stop Point will not become valid until a SRT cycle



is done. The Stop Point do not effect to SAM in normal RT, RRT cycle. a SRT cycle is done. The Stop Point do not effect to SAM in normal RT, RRT cycle.

In Figure 12. programmable split SAM operation is shown. If a SRT cycle was done before the partition boundary(383), the access will jump to the TAP address (70) of the next half. Otherwise, the access will continue in the same half until a SRT occurs or the SAM half boundary(255,511). Note that the Stop Point may be changed at any time by performing another CBRS, and new Stop Point will not be valid until a SRT is performed. CBRR is a CBR cycle with DSF low at the falling edge of RAS. The CBRR will take effect immediately; it does not require a SRT to become active valid.

Table 3. Stop Point Setting Address

Stop Register=Store the Address of Serial Access Use on the Split Transfer Cycle Stop Pointer Set \rightarrow CBRS Cycle

Number of	Partition	Stop Point Setting Address					
Stop Points /Half	Paruuon	A8	A 7	A6	A 5	A4	Аз~Аз
1	(1 × 256) × 2	×	1	1	1	1	×
2	(2 × 128) × 2	×	0	1	1	1	×
4	(4×64)×2	×	0	0	1	1	х
8	(8×32)×2	×	0	0	0	1	×
16	(16×16)×2	×	0	0	0	0	×
т	(T $ imes$ Width) $ imes$ 2	Other Case=Inhibit					




Figure 12. Stop Register Timing




CMOS VIDEO RAM

KM428C257, KM428V257

TIMING DIAGRAMS

READ CYCLE




Don't Care





KM428C257, KM428V257

READ MASK/COLOR REGISTER CYCLE




Don't Care

*	1	*2	Function
()	Mask data	Read Mask Register Cycle
	1	Color data	Read Color Register Cycle



FAST PAGE MODE READ CYCLE (Extended Data Out)



Don't Care



TRUTH TABLE FOR WRITE CYCLE⁽¹⁾

		RAS		CAS	
FUNCTION	*1 WB/WE	*2 DSF	*3 Wi/DQi ⁽⁴⁾ (New Mask)	*4 DSF	*5 Wi/DQi
Normal write	1	0	×	0	Write Data
Masked Write	0	0	Write Mask	0	Masked Write Data
Block Write (No I/O Mask) ⁽⁵⁾	1	0	×	1	Column Mask
Masked Block Write	0	0	Write Mask	1	Column Mask
Masked Flash Write	0	1	Write Mask	×	×
Load Mask Data Register ⁽²⁾	1	1	×	0	Write Mask Data
Load Color Register	1	1	×	1	Color Data

Note:

(1) Reference truth table to determine the input signal states of *1, *2, *3, *4, and *5 for the write cycle timing diagram, on the following page.

(2) Old Mask data load

(3) On the masked flash write cycle. all the signal inputs are don't care condition except RAS at the falling edge of CAS.

(4) Function table for Old Mask and New Mask

IF		*1	*3	Note		
	WB/WB Wi/DQi		Wi/DQi	Note		
	Yes	0	×	Write using mask register data (Old Mask Data)		
LMR		1	X	Non Masked Write		
Cycle Executed	No	0	Mask	Write using New Mask Data Wi/DQi=0 Write Disab Wi/DQi=1 Write Enable		
		1	×	Non Masked Write		

 \times : Don't Care

(5) Function Table for Block Write Column Mask


Column						
Address						
A 1	A0					
0	0					
0	1					
1	0					
1	1					

*5	IF			
Wi/DQi	Wi/DQi=0	Wi/DQi=1		
Wo/DQo	1	Color Register Data		
W1/DQ1	No Change the	Are Write to the		
W2/DQ2	Internal Data	Corresponding Column		
W3/DQ3		Address Location		



KM428C257, KM428V257

EARLY WRITE CYCLE




Note: In Block Write cycle, only column address A2~A8 are used.



181

KM428C257, KM428V257

LATE WRITE CYCLE




Note: In Block Write cycle, only column address A2~A8 are used.



CMOS VIDEO RAM


KM428C257, KM428V257

READ-WRITE/READ-MODIFY-WRITE CYCLE




Note: In Block Write cycle, only column address A2~A8 are used.





FAST PAGE MODE READ/WRITE CYCLE (Extended Data Out)


FAST PAGE MODE EARLY WRITE CYCLE



Note: In Block Write cycle, only column address A2~A8 are used.



FAST PAGE MODE READ-MODIFY-WRITE CYCLE




Note : In Block write cycle, only column address A3~A8 are used.



CMOS VIDEO RAM






SAMSUNG

~~~~~

# KM428C257, KM428V257

### **RAS ONLY REFRESH CYCLE**








2

#### **HIDDEN REFRESH CYCLE**




#### HIDDEN REFRESH CYCLE FUNCTION TABLE

| FUNCTION                           | Logic Status B |
|------------------------------------|----------------|
| Hidden Refresh (Reset All Options) | 0              |
| Hidden Refresh(No Reset)           | 1              |



# KM428C257, KM428V257

### CAS BEFORE RAS REFRESH CYCLE




### **CAS-BEFORE-RAS REFRESH CYCLE FUNCTION TABLE**


| FUNCTION                                         | CODE | LOGIC STATES |   |              |  |  |
|--------------------------------------------------|------|--------------|---|--------------|--|--|
| FUNCTION                                         | CODE | A            | В | С            |  |  |
| CAS-BEFORE-RAS REFRESH CYCLE (Reset All Options) | CBRR | Х            | 0 | Х            |  |  |
| CAS-BEFORE-RAS REFRESH CYCLE (Stop Register Set) | CBRS | 0            | 1 | Stop Address |  |  |
| CAS-BEFORE-RAS REFRESH CYCLE (No Reset)          | CBRN | 1            | 1 | х            |  |  |



#### **READ TRANSFER CYCLE**




REAL TIME READ TRANSFER CYCLE



# KM428C257, KM428V257

# MASKED WRITE TRANSFER CYCLE (Output Mode to Input Mode Switch)




Note: SE=VIL

| Mask Mode     | *1         |
|---------------|------------|
| New Mask Mode | WMi Data   |
| Old Mask Mode | Don't care |

WMi Data 0: Transfer Disable 1: Transfer Enable

SAMSUNG **FI FOTRONICS** 

## MASKED WRITE TRANSFER CYCLE




| Mask Mode     | *1         |
|---------------|------------|
| New Mask Mode | WMi Data   |
| Old Mask Mode | Don't care |

WMi Data 0: Transfer Disable 1: Transfer Enable




### SPLIT READ TRANSFER CYCLE






### MASKED SPLIT WRITE TRANSFER CYCLE

**ELECTRONICS** 



2


SERIAL READ CYCLE ( $\overline{SE} = V_{IL}$ )





## SERIAL READ CYCLE (SE Controlled Outputs)

SAMSUNG

FATRALIAS








SERIAL WRITE CYCLE ( $\overline{SE} = V_{IL}$ )

SAMSUNG


**ELECTRONICS** 



### PACKAGE DIMENSIONS

### **40-PIN PLASTIC SOJ**


Units: Inches (millimeters)



### 40/44-PIN PLASTIC TSOP-II (Forward Type)

SAMSUNG

FI FOTBALLOS



# 256K X 8 Bit CMOS Video RAM FEATURES

- Dual port Architecture 256K x 8 bits RAM port
- 512 x 8 bits SAM port
- · Performance range :

| Parameter     | -6         | -7    | -8        |      |
|---------------|------------|-------|-----------|------|
| RAM access    | 60ns       | 70ns  | 80ns      |      |
| RAM access    | 15ns       | 20ns  | 20ns      |      |
| RAM cycle tir | 110ns      | 130ns | 150ns     |      |
| RAM page m    | 30ns       | 35ns  | 40ns      |      |
| SAM access    | time(tsca) | 15ns  | 15ns 17ns |      |
| SAM cycle tin | ne(tscc)   | 18ns  | 22ns      | 25ns |
| SAM active    | KM428C258  | 110mA | 100mA     | 90mA |
| current       | KM428V258  | _     | 60mA      | 55mA |
| SAM active    | KM428C258  | 55mA  | 50mA      | 45mA |
| current       | KM428V258  |       | 30mA      | 25mA |

- · Fast Page Mode with Extended Data Out
- · RAM Read, Write, Read-Modify-Write
- · Serial Read (SR) and Serial Write (SW)
- Read / Real time read transfer (RT, RRT)
- · Split Read Transfer with Stop Operation (SRT)
- Write and Split Write Transfer with Stop Register (New and Old Mask), (WT,SWT)
- Nibble Write Operation
- Block Write (BW), Flash Write (FLW) and Write-per-Bit with Masking Operation (New and Old Mask)
- · CAS-before-RAS, RAS-only and Hidden Refresh
- Common Data I/O Using three state RAM Output control
- All Inputs and Outputs TTL Compatible
- · Refresh: 512 Cycle/8ms
- Single +5V± 10% Supply Voltage
- Single +3.3V ± 10% Supply Voltage
- Low Vcc (3.3V) Part Name: KM428V258
- KM428C258: 60, 70, 80ns
- KM428V258: 70, 80ns
- Plastic 40-Pin 400mil SOJ
- Plastic 40/44Pin 400mil TSOP II (Forward and Reverse Type)

### **GENERAL DESCRIPTION**

The Samsung KM428C/V258 is a CMOS  $256K \times 8$  bit Dual Port DRAM. It consists of a  $256K \times 8$  dynamic random access memory(RAM) port and  $512 \times 8$  static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 bit rows of 4096 bits. It operates like a conventional 256K x 8 CMOS DRAM. The RAM port has a write per bit mask capability. Data may be written with New and Old Mask. The RAM port has a Fast Page mode access with Extended Data out, Block Write and Flash Write capability. Nibble write control can be applied in write, Block Write, Flash Write, Load Mask Register and Load Color Register cycles.

The SAM port consists of eight 512 bit high speed shift registers that are connected to the RAM array through a 4096 bit data transfer gate. The SAM port has serial read and write capabilities.

Data may be internally transferred bi-directionally between the RAM and SAM ports using read, write and programmable (Stop Register) Split Transfers.


Refresh is accomplished by familiar DRAM refresh modes. The KM428C/V258 supports RAS-only, Hidden, and CAS-before-RAS refresh for the RAM port. The SAM port does not require refresh.

All inputs and I/O's are TTL level compatible. All address lines and Data Inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.






### PIN CONFIGURATION (TOP VIEWS)



# KM428C258, KM428V258

# **CMOS VIDEO RAM**

## **BLOCK DIAGRAM**





2

## **PIN DESCRIPTION**

| Symbol                                   | Туре   | Description                                                                                                                                                                                                                                                                                                                                            |
|------------------------------------------|--------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| RAS                                      | IN     | Row Address Strobe. $\overline{\text{RAS}}$ is used to clock in the 9 row bits for another input signal. The RAM port is placed in standby mode when the $\overline{\text{RAS}}$ control is held "High"                                                                                                                                                |
| CAS                                      | IN     | Column Address Strobe. CAS is used to clock in the 9 column address bits as a strobe for the DSF inputs                                                                                                                                                                                                                                                |
| ADDRESS                                  | IN     | Address inputs for the DRAM operation, these inputs are multiplexed and clocked by RAS and CAS to select one 16-bit word out of the 262,144 available. 9 row address bits are latched on the falling edge of the row address strobe(RAS) and the following nine column address bits are latched on the falling edge of the column address strobe(CAS). |
| WBL/WEL,<br>WBU/WEU<br>(Lower<br>/Upper) | IN     | The WBL/WEL input is a multifunction pin. when WBX/WEX is "High" at the falling edge of RAS, during RAM port operation, it is used to write data into the memory array in the same manner as a standard DRAM. When WBX/WEX is "Low" at the falling edge of RAS, during RAM port operation, the W-P-B function is enabled.                              |
| DT/OE                                    | IN     | The DT/OE input is also a multifunction pin. Enables an internal Transfer operation at the falling edge of RAS when Transfer enable.                                                                                                                                                                                                                   |
| DSF                                      | IN     | DSF is used to indicate which special functions(BW, FW, Split Transfer, etc)are used for a particular access cycle.                                                                                                                                                                                                                                    |
| Wi/DQi                                   | IN/OUT | Data I/O for DRAM access. These pins act as inputs for Mask and register load cycles, DQ Mask and Column Mask for BW.                                                                                                                                                                                                                                  |
| SC                                       | IN     | Clock input to the serial address counter and data latch for the SAM register                                                                                                                                                                                                                                                                          |
| SDQi                                     | IN/OUT | Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent read, write or pseudo write transfer cycle.                                                                                                                                                                                         |
| SE                                       | IN     | In a serial read cycle. $\overline{SE}$ is used as an output control. When $\overline{SE}$ is "High", serial access is disabled, however, the serial address pointer is still incremented while SC is clocked.                                                                                                                                         |
| Vcc                                      | SUPPLY | Power supply                                                                                                                                                                                                                                                                                                                                           |
| Vss                                      | SUPPLY | Ground                                                                                                                                                                                                                                                                                                                                                 |

### FUNCTION TRUTH TABLE

| Mnemonic   |     |       | RAS |     | CAS | Add            | ress | DQi    | Input  | Write | Reg     | ister | <b>_</b>                  |
|------------|-----|-------|-----|-----|-----|----------------|------|--------|--------|-------|---------|-------|---------------------------|
| Code       | CAS | DT/OE | WE  | DSF | DSF | RAS            | CAS  | RAS    | CAS/WE | Mask  | Mask    | Color | Function                  |
| CBRS       |     | x     | _   |     |     | Stop           |      | ~~~~   |        |       |         |       | CBR Refresh/Stop          |
| (Note 1,3) | 0   | X     | 0   | 1   | -   | (note4)        | -    | Х      |        | -     | -       | —     | (Register set)            |
| CBRN       | 0   | x     | 1   | 1   |     | x              |      | х      |        |       |         | _     | CBR Refresh               |
| (Note 1)   |     | ^     |     | 1   | _   | ^              | -    | ^      | ~      |       |         |       | (No reset)                |
| CBRR       | 0   | x     | x   | 0   |     | x              |      | х      |        |       |         |       | CBR Refresh               |
| (Note 1)   | 0   | ^     | ^   | U   | _   | ^              |      | ^      |        | _     | _       | _     | (Option reset)            |
| ROR        | 1   | 1     | х   | 0   | -   | Row            | -    | X      | -      |       | -       | _     | RAS Only Refresh          |
| MWT        | 1   | 0     | 0   | 0   | x   | Row            | -    | WMI    |        |       |         |       | Masked Write Transfer     |
|            |     | U     | 0   | 0   | ^   | now            | Тар  | VVIVII | -      | Yes   | Use     | _     | (New/Old)                 |
| MSWT       | 1   | 0     | 0   | 1   | x   | Row            | -    | wмi    |        |       |         |       | Masked Split Write        |
| 1012001    |     | U     | 0   |     | .^  | now            | Тар  | VVIVII | _      | Yes   | Use     | _     | Transfer(New/Old)         |
| RT         | 1   | 0     | 1   | 0   | Х   | Row            | Тар  |        | _      | _     | _       | _     | Read Transfer             |
| SRT        | 1   | 0     | 1   | 1   | х   | Row            | Тар  |        | -      | _     | -       | _     | Split Read Transfer       |
| BWM        | 1   | 1     | 0   | 0   | 0   | Row            |      | WMI    |        |       |         |       | Read Write                |
|            | ľ   |       | U   | 0   | 0   | now            | Col. | VVIVI  | Data   | Yes   | Use     |       | (New/Old Mask)            |
| BWM        | 1   | 1     | 0   | 0   | 1   | Row            | Col. | WMI    |        | N/    |         |       | Block Write               |
| DVVIVI     |     |       | U   | 0   |     | now            | Mask | VVIVII | Col.   | Yes   | Use     | Use   | (New/Old Mask)            |
| FWM        | 1   | 1     | 0   | 1   | х   | Row            | х    | WMI    | x      | Yes   | Use     | Use   | Flash Write(New/Old mask) |
| RW         | 1   | 1     | 1   | 0   | 0   | Row            | Col. | x      | Data   | No    | _       | _     | Read Write (No Mask)      |
| BW         | 1   | 1     | 1   | 0   | 1   | Row            | 0.1  | х      | Col.   |       |         |       | Block Write               |
| DVV        |     |       |     | U   |     | now            | Col. | ^      | Mask   | No    |         | Use   | (No Mask)                 |
| LMR        | 1   | 1     | 1   | 1   | 0   | Row            | V    | х      |        |       | Load    |       | Load (Old) Mask           |
| (Note 2)   |     |       |     |     | U   | (note6)        | Х    | ^      | WMi    | -     | (Note5) |       | Register set Cycle        |
| LCR        | 1   | 1     | 1   | 1   | 1   | Row<br>(note6) | x    | x      | Color  | -     | _       | Load  | Load Color Register       |

X: Don't Care, - : Not Applicable, Tap: SAM Start (column) Address, WMi: Write Mask Data (i=0-7) RAS only refresh does not reset Stop or LMR functions.

Notes :

- (1) CBRS, CBRN and CBRR all perform CAS-before-RAS refresh cycles. CBRR is used to reset all options and either CBRS or CBRN is used to continue to refresh the RAM without clearing any of the options.
- (2) After LMR cycle, FLW, MWT, MSWT, RWM and BWM use old mask. (CBRR reset to new mask. Use CBRS or CBRN to perform CAS-before-RAS refresh while using Old mask).
- (3) With CBRS, split transfer operation uses stop Register as a boundary address.
- (4) Stop defines the column on which Shift out moves to the otehr half of the SAM.
- (5) Ater LMR, WMi is only changed by the another LMR or CBRR cycle.
- (6) The Row that is addressed will be refreshed, but a Row address is not required.



### **ABSOLUTE MAXIMUM RATINGS\***

|                                    |          | Ra           |                 |      |
|------------------------------------|----------|--------------|-----------------|------|
| Item                               | Symbol   | KM428C258    | KM428V258       | Unit |
| Voltage on Any Pin relative to Vss | VIN,VOUT | -1 to + 7.0  | -0.5 to Vcc+0.5 | V    |
| Voltage on Supply Relative to Vss  | Vcc      | -1 to + 7.0  | -0.5 to + 4.6   | v    |
| Storage Temperature                | Tstg     | -55 to + 150 | -55 to + 150    | °C   |
| Power Dissipation                  | PD       | 1            | 0.6             | w    |
| Short Circuit Output Current       | los      | 50           | 50              | mA   |

Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### RECOMMENDED OPERATING CONDITIONS (Voltage reference to Vss, TA = 0 to 70 °C)

| Item               | Symbol |      | KM428C2 | 58     |      |     |         |      |
|--------------------|--------|------|---------|--------|------|-----|---------|------|
|                    |        | Min  | Тур     | Max    | Min  | Тур | Max     | Unit |
| Supply Voltage     | Vcc    | 4.5  | 5.0     | 5.5    | 3.0  | 3.3 | 3.6     | V    |
| Ground             | Vss    | 0    | 0       | 0      | 0    | 0   | 0       | V    |
| Input High Voltage | ViH    | 2.4  |         | Vcc+1V | 2.0  | _   | Vcc+0.3 | v    |
| Input Low Voltage  | VIL    | -1.0 | _       | 0.8    | -0.3 | _   | 0.8     | v    |

# INPUT/OUTPUT CURRENT (Recommended operating conditions unless otherwise noted.)

| Item                                                                                                                                 | Symbol | Min | Max | Unit |
|--------------------------------------------------------------------------------------------------------------------------------------|--------|-----|-----|------|
| Input Leakage Current (Any Input $0 \le V_{IN} \le V_{CC}+0.5V^{-1}$ , all other pins not under test=0 volts, SE $\ge V_{CC}-0.2V$ ) | hı.    | -10 | 10  | μA   |
| Output Leakage Current (Data out is disabled,<br>0V≤Vout≤Vcc)+1                                                                      | lol    | -10 | 10  | μA   |
| Output High Voltage Level<br>(RAM Іон=-2mA, SAM Іон=-2mA)                                                                            | Vон    | 2.4 | -   | v    |
| Output Low Voltage Level<br>(RAM Io⊾=2mA, SAM Io⊾=2mA)                                                                               | Vol    | -   | 0.4 | v    |

\*1: 3.6V in KM428V258

### CAPACITANCE (Vcc=5V, f=1MHz, Ta=25°C)

| Item                                                    | Symbol | MIN | Мах | Unit |
|---------------------------------------------------------|--------|-----|-----|------|
| Input Capacitance (Ao-As)                               | CIN1   | 2   | 6   | pF   |
| Input Capacitance (RAS, CAS, WB/WE, DT/OE, SE, SC, DSF) | CIN2   | 2   | 7   | pF   |
| Input/Output Capacitance (Wo/DQo~W7/DQ7)                | CDQ    | 2   | 7   | pF   |
| Input/Output Capacitance (SDQo~SDQ7)                    | CSDQ   | 2   | 7   | pF   |



# DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

|                                       |          |        | ĸ   | M428C2 | 258 | KM42 |    |      |
|---------------------------------------|----------|--------|-----|--------|-----|------|----|------|
| Parameter(RAM Port)                   | SAM Port | Symbol | -6  | -7     | -8  | -7   | -8 | Unit |
| Operating current*1                   | Standby  | ICC1   | 110 | 100    | 90  | 60   | 55 | mA   |
| (RAS and CAS Cycling @trc=min.)       | Active   | Icc1A  | 155 | 140    | 125 | 85   | 75 | mA   |
| Standby Current                       | Standby  | ICC2   | 10  | 10     | 10  | 5    | 5  | mA   |
| (RAS, CAS, DT/OE, WB/WE=VIH, DSF=VIL) | Active   | ICC2A  | 55  | 50     | 45  | 30   | 25 | mA   |
| RAS Only Refresh Current*1            | Standby  | Іссз   | 100 | 90     | 80  | 55   | 50 | mA   |
| (CAS=Vin, RAS Cycling @trc=min.)      | Active   | ІссзА  | 145 | 130    | 115 | 80   | 70 | mA   |
| Fast Page Mode Current*1              | Standby  | ICC4   | 80  | 75     | 70  | 45   | 40 | mA   |
| (RAS=VIL, CAS Cycling @tpc=min.)      | Active   | ICC4A  | 125 | 115    | 105 | 70   | 65 | mA   |
| CAS-Before-RAS Refresh Current*1      | Standby  | ICC5   | 90  | 85     | 80  | 50   | 45 | mA   |
| (RAS and CAS Cycling @trc=min.)       | Active   | ICC5A  | 135 | 125    | 115 | 75   | 70 | mA   |
| Data Transfer Current*1               | Standby  | ICC6   | 140 | 125    | 110 | 75   | 70 | mA   |
| (RAS and CAS Cycling @trc=min.)       | Active   | ICC6A  | 185 | 165    | 145 | 100  | 90 | mA   |
| Flash Write Cycle Current*1           | Standby  | ICC7   | 90  | 85     | 80  | 50   | 45 | mA   |
| (RAS and CAS Cycling @trc=min.)       | Active   | Icc7A  | 135 | 125    | 115 | 75   | 70 | mA   |
| Block Write Cycle Current*1           | Standby  | ICC8   | 110 | 105    | 100 | 65   | 60 | mA   |
| (RAS and CAS Cycling @tnc=min.)       | Active   | Icc8A  | 155 | 145    | 135 | 90   | 80 | mA   |
| Color Register Load or Read Current*1 | Standby  | lcca   | 90  | 85     | 80  | 50   | 45 | mA   |
| (RAS and CAS Cycling @trc=min.)       | Active   | ІссяА  | 135 | 125    | 115 | 75   | 70 | mA   |

Note \*1 : Real values dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as average current. In Icc1, Icc3, Icc6, Icc7, Icc8, Icc9 address transition should be changed only once while RAS=VIL. In Icc4 address transition should be changed only once while RAS=VIL.

## **AC CHARACTERISTICS**

 $(0^{\circ}C \leq TA \leq 70^{\circ}C, \ KM428C258: \ Vcc=5.0V \pm 10\%, \ KM428V258: \ Vcc=3.3V \pm 10\%, \ See \ notes \ 1,2)$ 

| <b>D</b> emonstra                          | 0             |     | -6  |     | -7  |     | -8  |      |        |
|--------------------------------------------|---------------|-----|-----|-----|-----|-----|-----|------|--------|
| Parameter                                  | Symbol        | Min | Max | Min | Мах | Min | Max | Unit | Notes  |
| Random read or write cycle time            | tRC           | 110 |     | 130 |     | 150 |     | ns   |        |
| Read-modify-write cycle time               | tRWC          | 155 |     | 175 |     | 200 |     | ns   |        |
| Fast page mode cycle time                  | tPC           | 30  |     | 35  |     | 40  |     | ns   |        |
| Fast page mode read-modify-write           | <b>t</b> PRWC | 80  |     | 85  |     | 90  |     | ns   |        |
| Access time from RAS                       | tRAC          |     | 60  |     | 70  |     | 80  | ns   | 3,5,11 |
| Access time from CAS                       | tCAC          |     | 12  |     | 15  |     | 20  | ns   | 3,5,6  |
| Access time from column address            | taa           |     | 30  |     | 35  |     | 40  | ns   | 3,11   |
| Access time from CAS precharge             | <b>t</b> CPA  |     | 35  |     | 40  |     | 45  | ns   | 3      |
| Write command pulse width                  | twpz          | 10  |     | 10  |     | 10  |     | ns   |        |
| Write command output buffer turn-off delay | twez          |     | 10  | 1   | 15  |     | 15  | ns   |        |



1

## AC CHARACTERISTICS (Continued)

|                                            | Cumbel       |     | 6    |     | -7   |     | -8   |      |       |
|--------------------------------------------|--------------|-----|------|-----|------|-----|------|------|-------|
| Parameter                                  | Symbol       | Min | Max  | Min | Max  | Min | Max  | Unit | Notes |
| CAS to output in Low-Z                     | tcLz         | 3   |      | 3   |      | 3   |      | ns   | 3     |
| Output buffer turn-off delay               | <b>t</b> OFF | 0   | 15   | 0   | 15   | 0   | 15   | ns   | 7     |
| Transition time (rise and fall)            | tτ           | 3   | 50   | 3   | 50   | 3   | 50   | ns   | 2     |
| RAS precharge time                         | tRP          | 40  |      | 50  |      | 60  |      | ns   |       |
| RAS pulse width                            | tRAS         | 60  | 10K  | 70  | 10K  | 80  | 10K  | ns   |       |
| RAS pulse width (fast page mode)           | tRASP        | 60  | 100K | 70  | 100K | 80  | 100K | ns   |       |
| RAS hold time                              | trish        | 15  |      | 20  |      | 20  |      | ns   |       |
| CAS hold time                              | tcsн         | 60  |      | 70  |      | 80  |      | ns   |       |
| CAS pulse width                            | tcas         | 12  | 10K  | 15  | 10K  | 20  | 10K  | ns   |       |
| RAS to CAS delay time                      | tRCD         | 20  | 45   | 20  | 50   | 20  | 60   | ns   | 5,6   |
| RAS to column addr. delay time             | tRAD         | 15  | 30   | 15  | 35   | 15  | 40   | ns   | 11    |
| CAS to RAS precharge time                  | tCRP         | 5   |      | 5   |      | 5   |      | ns   |       |
| CAS precharge time(CBR counter test cycle) | <b>t</b> CPT | 10  |      | 10  | _    | 10  |      | ns   |       |
| CAS precharge time (fast page mode)        | tCP          | 10  |      | 10  |      | 10  |      | ns   |       |
| Output hold time from CAS                  | tDOH         | 5   |      | 5   |      | 5   |      | ns   |       |
| Row addr. set-up time                      | tase         | 0   |      | 0   |      | 0   |      | ns   |       |
| Row Addr. hold time                        | <b>t</b> RAH | 10  |      | 10  |      | 10  |      | ns   |       |
| Column addr. set-up time                   | tasc         | 0   |      | 0   |      | 0   |      | ns   |       |
| Column addr. hold time                     | <b>t</b> CAH | 15  |      | 15  |      | 15  |      | ns   |       |
| Column addr. hold referenced to RAS        | tar          | 50  |      | 55  |      | 60  |      | ns   |       |
| Column addr. to RAS lead time              | tral         | 30  |      | 35  |      | 40  |      | ns   |       |
| Read command set-up time                   | trics        | 0   |      | 0   |      | 0   |      | ns   |       |
| Read command hold referenced to CAS        | <b>t</b> RCH | 0   |      | 0   |      | 0   |      | ns   | 9     |
| Read command hold referenced to RAS        | tran         | 0   |      | 0   |      | Ó   |      | ns   | 9     |
| Write command hold time                    | twcn         | 10  |      | 15  |      | 15  |      | ns   |       |
| Write command hold referenced to RAS       | twcn         | 45  |      | 55  |      | 60  |      | ns   | 15    |
| Write command pulse width                  | twp          | 10  |      | 15  |      | 15  |      | ns   |       |
| Write command to RAS lead time             | tRWL         | 15  |      | 15  |      | 20  |      | ns   |       |
| Write command to CAS lead time             | tcw∟         | 15  |      | 15  |      | 20  |      | ns   |       |
| Data set-up time                           | tos          | 0   |      | 0   |      | 0   |      | ns   | 10    |
| Data hold time                             | toн          | 15  |      | 15  |      | 15  |      | ns   | 10    |
| Data hold referenced to RAS                | <b>t</b> DHR | 50  |      | 55  |      | 60  |      | ns   | 15    |
| Write command set-up time                  | twcs         | 0   |      | 0   |      | 0   |      | ns   | 8     |
| CAS to WE delay                            | tcwp         | 40  |      | 45  |      | 45  | ,    | ns   | 8     |
| RAS to WE delay                            | trwD         | 85  |      | 95  |      | 105 |      | ns   | 8     |
| Column addr. to WE delay time              | tawd         | 55  |      | 60  |      | 65  |      | ns   | 8     |
| CAS set-up time (C-B-R refresh)            | tcsn         | 10  |      | 10  |      | 10  |      | ns   |       |
| CAS hold time (C-B-R refresh)              | <b>t</b> CHR | 10  |      | 10  |      | 10  |      | ns   |       |
| RAS precharge to CAS hold time             | <b>t</b> RPC | 10  |      | 10  |      | 10  |      | ns   |       |



## AC CHARACTERISTICS (Continued)

| •                                                      | 0            |     | -6  |     | -7  | -8  |     | 11-14- | Notes |
|--------------------------------------------------------|--------------|-----|-----|-----|-----|-----|-----|--------|-------|
| Parameter                                              | Symbol       | Min | Max | Min | Max | Min | Max | Units  | Notes |
| RAS hold time referenced to OE                         | troh         | 15  |     | 20  |     | 20  |     | ns     |       |
| Access time from output enable                         | tOEA         |     | 15  |     | 20  |     | 20  | ns     |       |
| Output enable to data input delay                      |              | 15  |     | 15  |     | 15  |     | ns     |       |
| Output buffer turn-off delay time from OE              | tOEZ         | 0   | 15  | 0   | 15  | 0   | 15  | ns     | 7     |
| Output enable command hold time                        | tOEH         | 15  |     | 15  |     | 15  |     | ns     |       |
| Data to CAS delay                                      | tozc         | 0   |     | 0   |     | 0   |     | ns     |       |
| Data to output enable delay                            | tozo         | 0   |     | 0   |     | 0   |     | ms     |       |
| Refresh period(512 cycle)                              | tREF         |     | 8   |     | 8   |     | 8   | ns     |       |
| WB set-up time                                         | twsR         | 0   |     | 0   |     | 0   |     | ns     |       |
| WB hold time                                           | tRWH         | 10  |     | 10  |     | 15  |     | ns     |       |
| DSF set-up time referenced to RAS                      | tFSR         | 0   |     | 0   |     | 0   |     | ns     |       |
| DSF hold time referenced to RAS                        | tRFH         | 10  |     | 10  |     | 15  |     | ns     |       |
| DSF set-up time referenced to CAS                      | tFSC         | 0   |     | 0   |     | 0   |     | ns     |       |
| DSF hold time referenced to CAS                        | <b>tCFH</b>  | 10  |     | 15  |     | 15  |     | ns     |       |
| Write per bit mask data set-up time                    | tмs          | 0   |     | 0   |     | 0   |     | ns     |       |
| Write per bit mask data hold time                      | tмн          | 15  |     | 15  |     | 15  |     | ns     |       |
| DT high set-up time                                    | tтнs         | 0   |     | 0   |     | 0   |     | ns     |       |
| DT high hold time                                      | tтнн         | 10  |     | 10  |     | 15  |     | ns     |       |
| DT low set-up time                                     | tTLS         | 0   |     | 0   |     | 0   |     | ns     |       |
| DT low hold time                                       | tτlh         | 10  |     | 10  |     | 15  |     | ns     |       |
| DT low held ref. to RAS(real time read transfer)       | tвтн         | 50  |     | 60  |     | 65  |     | ns     |       |
| DT low hold ref. to CAS(real time read transfer)       | tстн         | 15  |     | 20  |     | 25  |     | ns     |       |
| DT low hold ref. to col.addr.(real time read transfer) | tath         | 20  |     | 25  |     | 30  |     | ns     |       |
| DT to RAS precharge time                               | <b>t</b> TRP | 40  |     | 50  |     | 60  |     | ns     |       |
| DT precharge time                                      | tтр          | 20  |     | 20  |     | 20  |     | ns     |       |
| RAS to first SC delay(read transfer)                   | tRSD         | 60  |     | 70  |     | 80  |     | ns     | _     |
| CAS to first SC delay(read transfer)                   | tcsp         | 25  |     | 30  |     | 35  |     | ns     |       |
| Col. Addr.to first SC delay(read transfer)             | tasd         | 30  |     | 35  |     | 40  |     | ns     |       |
| Last SC to DT lead time                                | tTSL         | 5   |     | 5   |     | 5   |     | ns     |       |
| DT to first SC delay time(read transfer)               | tTSD         | 10  |     | 10  |     | 15  |     | ns     |       |
| Last SC to RAS set-up time(serial input)               | tsrs         | 30  |     | 30  |     | 30  |     | ns     |       |
| RAS to first SC delay time(serial input)               | tSRD         | 20  |     | 20  |     | 25  |     | ns     |       |
| RAS to serial input delay time                         | tSDD         | 30  |     | 40  |     | 50  |     | ns     |       |
| Serial output buffer turn-off delay from RAS           | tspz         | 10  | 30  | 10  | 30  | 10  | 35  | ns     | 7     |
| Serial Input to first SC delay time                    | tszs         | 0   |     | 0   |     | 0   |     | ns     |       |
| SC cycle time                                          | tscc         | 18  |     | 22  |     | 25  |     | ns     |       |
| SC pulse width(SC high time)                           | tsc          | 6   |     | 7   |     | 7   |     | ns     | 14    |



### AC CHARACTERISTICS (Continued)

|                                  | 0      |         | -6 |     | -7      | -8 |     | 11   | Neter |
|----------------------------------|--------|---------|----|-----|---------|----|-----|------|-------|
| Parameter                        | Symbol | Min Max |    | Min | Min Max |    | Max | Unit | Notes |
| SC precharge(SC low time)        | tscp   | 6       |    | 7   |         | 7  |     | ns   |       |
| Access time from SC              | tsca   |         | 15 |     | 17      |    | 20  | ns   |       |
| Serial output hold time from SC  | tsoн   | 5       |    | 5   |         | 5  |     | ns   | 4     |
| Serial input set-up time         | tsds   | 0       |    | 0   |         | 0  |     | ns   |       |
| Serial input hold time           | tSDH   | 10      |    | 15  |         | 10 |     | ns   |       |
| Access time from SE              | tsea   |         | 15 |     | 17      |    | 20  | ns   |       |
| SE pulse width                   | tse    | 20      |    | 20  |         | 25 |     | ns   | 4     |
| SE precharge time                | tSEP   | 20      |    | 20  |         | 25 |     | ńs   |       |
| Serial output turn-off from SE   | tsez   | 0       | 15 | 0   | 15      | 0  | 15  | ns   |       |
| Serial input to SE delay time    | tsze   | 0       |    | 0   |         | 0  |     | ns   | 7     |
| Serial write enable set-up time  | tsws   | 0       |    | 0   |         | 0  |     | ns   |       |
| Serial write enable hold time    | tswн   | 10      |    | 15  |         | 15 |     | ns   |       |
| Serial write disable set-up time | tswis  | 0       |    | 0   |         | 0  |     | ns   |       |
| Serial write disable hold time   | tswiH  | 10      |    | 10  |         | 15 |     | ns   |       |
| Split transfer set-up time       | tsts   | 20      |    | 25  |         | 25 |     | ns   |       |
| Split transfer hold time         | tsтн   | 20      |    | 25  |         | 25 |     | ns   |       |
| DT/OE high pulse width           | tOEP   | 10      |    | 10  |         | 10 |     | ns   |       |
| DT/OE high hold time CAS high    | tOEHC  | 10      |    | 10  |         | 10 |     | ns   |       |



#### NOTES

- An initial pause of 200µs is required after power-up followed by any 8 RAS, 8 SC cycles before proper device operation is achieved. (DT/OE = High) If the internal refresh counter is used a minimum of 8 CAS-before-RAS initialization cycles are required instead of 8 RAS cycles.
- 2. VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max), and are assumed to be 5ns for all input signals.

Input signal transition from 0V to 3V for AC timing.

3. RAM port outputs are measured with a load equivalent to 1 TTL load and 50pF.

DOUT comparator level:VOH/VOL = 2.0V / 0.8V

4. SAM port outputs are measured with a load equivalent to 1 TTL load and 30pF.


Dout comparator level: VOH/VOL= 2.0/0.8V.

- 5. Operation within the tRCD(max) limit insures that tRAC(max) can be met. The tRCD(max) is specified as a reference point only: If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- 6. Assumes that tRCD ≥ tRCD(max).
- 7. The parameters, toFF(max), toEZ(max), and tsDZ(max) define the time at which the output achieves the open circuit condition and are not referenced to VOH or VOL.
- 8. The twcs, trwb, tcwb and tawb are nonrestrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs≥twcs(min) the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If tcwb≥tcwb(min) and tawb≥tawb(min) and tawb≥tawb (min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.

- 9. Either tRCH or tRRH must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the WE leading edge in read-write cycles.
- 11. Operation within the tRAD(max) limit insured that tRAC(max) can be met. tRAD(max) is specified as a reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.
- During power-up RAS and DT/OE must be held High or track with Vcc. After power-up, initial status of chip is described below.

| PIN or REGISTER     | STATUS       |
|---------------------|--------------|
| Color Register      | Don't Care   |
| Write Mask Register | Don't Care   |
| Tap Pointer         | Invalid      |
| Stop Register       | Default Case |
| Wi/DQi              | Hi-Z         |
| SAM Port            | Input Mode   |
| SDQi                | Hi-Z         |

13. Recommended operating input condition:



Input pulse levels are from 0.0V to 3.0Volts. All timing measurements are referenced from V<sub>IL</sub> (max) and V<sub>IH</sub> (min) with transition time = 3.0ns

- 14. Assume  $t_T = 3.0$ ns
- 15. twcr, tDHR are referenced to tRAD (max).

2



### **DEVICE OPERATION**

The KM428C/V258 contains 2,097,152 memory locations. Eighteen address bits are required to address a particular 18bit word in the memory array. Since the KM428C/V258 has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe(RAS), the column address strobe(CAS) and the valid row and column address inputs.

Operation of the KM428C/V258, begins by strobing in a valid row address with RAS while CAS remains high. Then the address on the 9 address input pins are changed from a row address to a column address and are strobed in by CAS. This is the beginning of any KM428C/V258 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationshave returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time(tnP) requirement.

### RAS and CAS Timing

The minimum  $\overrightarrow{RAS}$  and  $\overrightarrow{CAS}$  pulse widths are specified by tRAS(min) and tCAS(min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overrightarrow{RAS}$  low, it must not be aborted prior to satisfying the minimum  $\overrightarrow{RAS}$  and  $\overrightarrow{CAS}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overrightarrow{RAS}$  precharge time, tRP, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM428C/V258 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirement, loss of data integrity can occur.

### **RAM Read**

A RAM read cycle is achieved by maintaining  $\overline{WB}/\overline{WE}$  high during a  $\overline{RAS}$  /  $\overline{CAS}$  cycle. The access time is normally specified with respect to the falling edge of  $\overline{RAS}$ . But the access time also depends on the falling edge of  $\overline{CAS}$  and on the valid column address transition.

If CAS goes low before tRCD(max) and if the column address is valid before tRAD (max) then the access time to valid data is specified by tRAC (min). However, if CAS goes low after tRCD (max) or the column address becomes valid after tRAD (max), access time is specified by tCAC or tAA.

The KM428C/V258 has common data I/O pins. The  $\overline{DT}/\overline{OE}$  has been provided so the output buffer can be precisely controlled. For data to appear at the outputs,  $\overline{DT}/\overline{OE}$  must be low for the period of time defined by toEA.

#### **Extended Data Out**

In the conventional RAM read cycle, DOUT buffer is designed to make turn-off by the rising edge of  $\overline{CAS}$  even though  $\overline{OE}$  is to be low. The KM428C/V258 offers an accelerated Fast Page Mode cycle by eliminating output disable from  $\overline{CAS}$  high.

This is called "Extended Data out (or Hyper Page) mode", Data outputs are disabled at  $\overline{\text{WB/WE}}$ =low,  $\overline{\text{DT/OE}}$ -high and torF time after  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are high. The torF time is referenced from the rising edge of  $\overline{\text{RAS}}$ or  $\overline{\text{CAS}}$ , whichever occurs later(see Figure 1). What the output buffer is disabled during  $\overline{\text{DT/OE}}$ -high is to use Bank selection in the frame buffer memory using common I/O line. Read, write and read-modify write cycles are available during the Extended data out mode.




Figure 1. Extended Data Output Example



#### Nibble Write Operation

The KM428C/V258 has 2 write control Pin, WBL/WEL, WBU/WEU, and offers asynchronous write operation with Lower nibble(W0/DQ0~W3/DQ3)and upper nibble (W4/DQ4~W7/DQ7). This is called Nibble write operation. This operation can be performed in RAM write, Block Write, Load Mask Register and Load color Register.

#### New Mask Write Per Bit

The New Mask Write cycle is achieved by maintaining CAS high and WBX/WEX and DSF low at the falling edge of RAS. The mask data on the Wo/DQo~W7/DQ7 pins are latched into the write mask register at the falling edge of RAS. When the mask data a low, writing is inhibited into

the RAM and the data bit remains unchanged. When the mask data is high, data is written into the RAM. The mask data is valid for only one cycle, defined by an active RAS period. Mask data must be provided in every write cycle that a masking operation is desired.

The Early Write cycle is achieved by WBX/WEX low before CAS falling and Late Write cycle is achieved by WBX/WEX Low after the falling edge of CAS. During the Early or Late Write cycle, input data through Wo/DQo-W7/DQr must meet the set-up and hold time at the falling edge of CAS or WBX/WEX. When WBX/WEX is high at the falling edge of RAS no masking operation is performed.

#### Table 1. Truth table for write-per-bit function

| RAS | CAS | DT/OE | WB/WE | Wi/DQi | FUNCTION     |
|-----|-----|-------|-------|--------|--------------|
|     | н   | н     | н     | *      | WRITE ENABLE |
|     |     |       |       | 1      | WRITE ENABLE |
| •   | н   | н     | L     | 0      | WRITE MASK   |




Figure 2. Nibble Write and New Masked Write Cycle Example 1 (Early Write & Late Write)



#### Load Mask register(LMR)

The Load Mask Register operation loads the data present on the wi/DQi pins into the Mask data Register at the falling edge of CAS or WB/WE. The LMR cycle is performed if DSF high,  $\overline{\text{WB}/\text{WE}}$  high at the falling edge of RAS and DSF Low at the CAS falling edge. If an LMR is done, the KM428C/V258 is set to old masked write mode.

#### **Old Masked Write Per Bit**

This mode is enabled through the Load Mask Register

(LMR)cycle. If an LMR is done, all Masked Writes are Old Masked Write Per Bit and the I/O mask data will be provided by the Mask Data Register(See Figure3). The mask data is applied in the same manner as in New Masked write-Per-Bit mode. Mask Data Registers content is changed by the another LMR. To reset the device back to the New Masked write mode, CBRR (CBR refresh with option reset) cycle must be performed. After Power up, the KM428C/V258 initialized in the New Masked Write mode.




Figure 3. Nibble Write and New Mask Write Cycle Example 2






Figure 4. New Mask Write Cycle and Old Mask Write Cycle Example

#### **Fast Page Mode**

Fast page mode cycle reads/writes the data of the same row address at high speed by togging  $\overline{CAS}$  while  $\overline{RAS}$  is low. In this cycle, read, write, read-modify write, and block write cycles can be mixed. In one  $\overline{RAS}$  cycle, 512 word memory cells of the same row address can be accessed. While  $\overline{RAS}$  is held low to maintain the row address,  $\overline{CAS}$  is cycled to strobe in additional column address.

This eliminates the time required to set up and strobe sequential row address for the same page

#### Load Color Register(LCR)

A Load Color Register cycle is performed by keeping DSF high on the both the falling edges of  $\overrightarrow{RAS}$  and  $\overrightarrow{CAS}$ . Color data is loaded on the falling edge of  $\overrightarrow{CAS}$ (early write) or  $\overrightarrow{WE}$ (delayed write) via the Wo/DQo-W7/DQ7 pins. This data is used in Block Write and Flash Write cycles and remains unchanged until the next Load Color Register cycle.

#### **Block Write**

In a Block Write cycle four adjacent column locations can be written simultaneously with the same data, resulting in fast screen fills of the same color.

First, the internal 8-bit Color Register must be loaded with the data to be written by performing a Load Color Register(LCR) cycle. When a Block Write cycle is performed, each bit of the Color Register is written into four adjacent locations of the same row of each corresponding bit plane(8). This results in a total of 32-bits being written in a single Block Write cycle compared to 8-bits in a normal Write cycle.

The Block Write cycle is performed if DSF is low on the falling edge of RAS and high on the falling edge of CAS. *Address Lines:* The row address is latched on the falling edge of RAS.






Figure 5. Block Write Scheme

Since four bits are being written at a time, when the minimum increment required for the column address is four. Therefore, when the column address is latched on the falling edge of  $\overline{CAS}$ , the 2LSBs, A<sub>0</sub> and A<sub>1</sub> are ignored and only bits(A<sub>2</sub>-A<sub>8</sub>) are used to define the location of the first bit out of the four to be written.

**Data Lines:** On the falling edge of  $\overline{CAS}$ , the data on the Wo/DQo-W3/DQ3 pins provideds column mask data. That is, for each of the four bits in all 8-bits-planes, writing of Color Register contents can be inhibited. For example, if Wo/DQo=1 and Wo/DQ1=0, then the Color Register contents will be written into the first bit out of the four, but the second remains unchanged. Fig 5 shows the correspondence of each data line to the column mask bits.

#### Masked Block Write(MBW)

A Masked Block Write cycle is identical to a New Mask Write-per-bit cycle except that each of the 8-bit planes being masked is operating on 4 column locations instead of one.

To perform a Masked Block Write cycle, both DSF and WB/WE must be low at the falling edge of RAS. DSF must be high on the falling edge of CAS. Mask data is latched into the device via the Wo/DQo-Wr/DQ7 pins on the falling edge of RAS and needs to be re-entered for every new RAS cycle.



# KM428C258, KM428V258

### **DEVICE OPERATION** (Continued)




Figure 6. Block Write Example and Timing

#### **Flash Write**

The Flash Write cycle is a way of writing each bit of the Color Register into the whole row(512 columns) simultaneously. This function is used for fast screen clear or background color change. 512 columns in each bit plane are written, for a total of 4096 bits(512×8 bit planes) in one cycle. While this cycle writes significantly more data than the Block Write cycle, it is also less selective.

If WBX/WEX is low and DSF is high on the falling edge of RAS, a Flash Write cycle is performed. Also on this edge, the data present on the Wi/DQi pins is used as mask data and needs to be provided for every Flash Write cycle. A Load Color Register cycle must have been performed before initiating a Flash Write cycle.

#### Data Output

The KM428C/V258 has three state output buffers controlled by  $\overline{\text{DT}}/\overline{\text{OE}}$ ,  $\overline{\text{CAS}}$  and  $\overline{\text{RAS}}$ ,  $\overline{\text{WB}}/\overline{\text{WE}}$ . If  $\overline{\text{DT}}/\overline{\text{OE}}$  is high when  $\overline{\text{CAS}}$  and  $\overline{\text{RAS}}$  are Low, the output state is in high impedance(Hi-z). In any cycle, the output goes low impedance state from the first  $\overline{\text{CAS}}$  falling edge.

Invalid data may be present at the output during the time after tcLz and before the valid data appears at the output. The timing parameters tcAc, trAc, and tAA specify when the valid data will be present at the output. The valid data remains at the output until CAS returns high. This is true even if a new RAS cycle occurs(as in hidden refresh).

Each of the KM428C/V258 operating cycles is listed below after the corresponding output state produced by the cycle.



### Refresh

The data in the KM428C/V258 is stored as a charge on a tiny capacitor within each memory cell. Due to leakage the data may be lost over a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8 ms. Any operation cycle performed in the RAM port refreshes the 4096 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

**RAS-Only Refresh:** This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 512 row addresses. (Ao~As).

 $\overline{\text{CAS-Before-RAS}}$  Refresh: The KM428C/V258 has  $\overline{\text{CAS-before-RAS}}$  on-chip refresh capability that eliminates the need for external refresh addresses. If  $\overline{\text{CAS}}$  is held low for the specified set up time(tcsR) before  $\overline{\text{RAS}}$  goes low the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next  $\overline{\text{CAS}}$ -before-RAS refresh cycle.

The KM428C258 has 3 type CAS-before-RAS refresh operation; CBRR, CBRN, CBRS. CBRR(CBR Refresh with option reset)is set if DSF low at the RAS falling edge. This mode initiates to change from old masked write to new masked write cycle, and reset stop register to default value. CBRN(CBR Refresh without Reset)is set if DSF high when WB/WE is high at the RAS falling edge and simply do only refresh operation. CBRS(CBR Refresh with stop register set)cycle is set if DSF high when WB/WE is low and this mode is to set stop register's value.

**Hidden Refresh:** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM428C/V258 hidden refresh cycle is actually a CAS before-RAS refresh cycle within an extended read cycle. The refresh row address is the provided by the on-chip refresh address counter.

**Other Refresh Methods:** It is also possible to refresh the KM428C/V258 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.

#### Transfer Operation

Transfer operation is initiated when  $\overline{\text{DT}}/\overline{\text{OE}}$  is low at the falling edge of  $\overline{\text{RAS}}$ . The state of  $\overline{\text{WB}}/\overline{\text{WE}}$  when  $\overline{\text{RAS}}$  goes low indicates the direction of transfer (to or from DRAM) and DSF pin is used to designate the proper transfer mode like normal and Split Transfer. Each of the transfer cycle is described in the truth table of transfer operation.(Table2.)

#### Read Transfer(RT)

The Read Transfer operation is set if DT/OE is low, WB/WE is high, and DSF is low when RAS goes low. The row address bits in the read transfer cycle indicate which eight 512bit DRAM Row portions are transferred to the eight SAM data registers. The column address bits indicate the start address of the SAM registers when SAM data read operation is performed. If MSB bit of column address is low during Read transfer operation, the QSF state will be set low and this indicates the start address of the SAM register is present at the lower half of the SAM port.(If As is high, QSF will be high meaning that the start address is in the upper half). Read Transfer may be achieved in two ways. If the transfer is to be synchronized with the SC, DT/OE is taken high after CAS goes low. This is usually called "Real Time Read Transfer".

Note that the rising edge of DT/OE must be synchronized with the rising edge of SC(trsL/trsD)to retain the continuity of serial read data output.

If the transfer does not have to be synchronized with SC,  $\overline{\text{DT}}/\overline{\text{OE}}$  may go high before  $\overline{\text{CAS}}$  goes low and the actual data transfer will be timed internally.

|     | RAS F | RAS Falling Edge |     |    | Function                    | Transfer  | Transfer | SAM Port     |
|-----|-------|------------------|-----|----|-----------------------------|-----------|----------|--------------|
| CAS | DT/OE | WB/WE            | DSF | SE | Function                    | Direction | Data Bit | Mode         |
| н   | L     | н                | L   | *  | Read Transfer               | RAM → SAM | 512 x 8  | Input Output |
| н   | L     | L                | L   | *  | Masked Write Transfer       | SAM RAM   | 512 x 8  | Output Input |
| н   | L     | н                | н   | *  | Split Read Transfer         | RAM → SAM | 256 x 8  | Not Changed  |
| н   | L     | L                | н   | *  | Masked Split Write Transfer | SAM → RAM | 256 x 8  | Not Changed  |

Table.2 Truth Table for Transfer Operation

\* : Don't care

#### Masked Write Transfer(MWT)

Masked write transfer is initiated if  $\overline{\text{DT}}/\overline{\text{OE}}$ ,  $\overline{\text{WB}}/\overline{\text{WE}}$  and DSF are low when  $\overline{\text{RAS}}$  goes low. This enables data of SAM register(512bit) to be transferred to the selected ROW in the DRAM array. Masking is selected by latching Wi/DQi(i=0~7)inputs when  $\overline{\text{RAS}}$  goes low.

The column address defines the start address of serial input.

If As is low, the start address is positioned in the lower half of SAM.(For As=high, the start address will be positioned in the upper half of SAM) After write transfer cycle is completed, SAM port is set to input mode.

#### Split Read Transfer(SRT)

In a graphic system, if data has to be transferred from DRAM to SAM while in the middle of a display line, the only way to do this seamlessly is by performing a Real Time Read Transfer cycle. However, this cycle has many critical timing restrictions(between SC,  $\overline{\text{DT}}/\overline{\text{OE}}$ ,  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$ ) because the transfer has to occur at the first clock of the new data.

The Split Read Transfer cycle eliminates the need for this critical transfer timing, there by simplifying system design. This is accomplished by dividing the SAM port into 2 halves of 256 bits each. A Split Read Transfer loads only the lower op upper half. While data is being serially read from one half of the SAM register, new RAM data can be transferred to the other half. The transfer is not synchronized with a 1 $\mu$  s period while the other half is accessing data. Since transfer timing is controlled internally, there is no timing restriction between  $\overline{\text{DT}/\text{OE}}$  and  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , SC.

A normal Read Transfer cycle must be executed before performing a Split Read Transfer. A Split Read Transfer cycle is begun by keeping DSF and  $\overline{\text{WB}/\text{WE}}$  high and  $\overline{\text{DT}/\text{OE}}$  low at the falling edge of RAS.

Address: The row address is latched on the falling edge of  $\overrightarrow{RAS}$ . The column address defined by(Ao-A7)defines the starting address of the SAM port from which data will begin shifting out. Address pin A8 is a "Don't care".

A Split Read Transfer will load data into the other half. Example of SRT applications are shown in Fig. 7 through Fig 11.

The normal usage of Split Read Transfer cycle is described in Fig. 7. When Read Transfer is executed,

data from X1 row address is fully transferred to the SAM port and Serial Read is started from 0(Tap address). If SRT is performed while data is being serially read from lower half SAM, data from X2 row address is transferred to upper half SAM. The Tap address of SRT is loaded after the boundary location of lower half SAM(255th SC) is accessed.

The another example of SRT cycle is described in Fig. 8. When Serial Read is performed after executing RT and SRT in succession the data accessed by first SC is the data of RT Tap address. Serial data access from the starting address given by SRT cycle is performed after the data of RT to lower boundary (255th SC) is completed. Fig. 9 and 10 are the example of abnormal SRT cycle. If SRT1 and SRT2 are performed in succession before accessing the boundary like Fig. 9, the data transferred by SRT2 overwrite the data transferred by SRT1, so that data followed by SRT2 will be remain in the upper half SAM. The Serial Read after lower boundary 255th SC is started from the starting address given by SRT2 cycle. The Fig.10, indicates that SRT cycle is not performed until Serial Read is completed to the boundary location 511. In this case, the internal serial counter is designed to designate "0" address after boundary 511, therefore accessed data from 0 address corresponds to the old data transferred by RT. since a SRT cycle must be ended before tSTH and started after tsts, a split transfer is not allowed during tSTH+tSTS (See Figure 11). This is also true in Masked Split Write Transfer.

A Split Read Transfer does not change the direction of the SAM I/O port.

#### Masked Split Write Transfer(MSWT)

This transfer function is very similiar to the SRT except the data transfer direction is from SAM to RAM. MSWT is enabled if  $\overline{DT}/\overline{OE}$  low,  $\overline{WB}/\overline{WE}$  low, and DSF high when RAS goes low. The bit masking of this cycle is the same as that of MWT(Masked Write Transfer) and the SAM port direction is not changed by performing MSWT. And the column address is latched in as the start address of SAM port and the MSB(Ae) is a "Don't Care". The example of MSWT is described in fig. 10. The opening cycle MWT is needed before MSWT can be performed.






Figure 7. Split Read Transfer Normal Usage




Figure 8. Split Read Transfer Normal Usage

-----




Figure 9. Split Read Transfer Abnormal Usage (Case 1)




Figure 10. Split Read Transfer Abnormal Usage (Case 2)



SAMSUNG




Figure 11. Split Transfer Cycle Limitation Period




Figure 12. Masked Split Write Transfer Normal Usage



SAMSUNG

FI FOTRONICO

2

# DEVICE OPERATION (Continued)

#### Programmable Split SAM

In split SAM mode, SAM is divided into the lower half and the upper half. After the last address of each half SAM(255 or 511)is accessed, the access will be changed one half of the SAM to the other half(at the loaded TAP address). This last address is called Stop Point.

The KM428C/V258 offers user-programmable Stop Point. The Stop Points and size of the resulting partitions are shown in Table 3. The Stop Points are set by performing CBRS cycle. The CBRS cycle's condition is WBL/WEL or WBU/WEU low, DSF high at the falling edge of RAS in CBR cycle and the Stop Point is determined by row address entering at this time.

The Stop Point will not become valid until a SRT cycle is done. The Stop Point do not effect to SAM in normal RT, RRT cycle.

In Figure 12. programmable split SAM operation is shown. If a SRT cycle was done before the partition boundary(383), the access will jump to the TAP address (70) of the next half. Otherwise, the access will continue in the same half until a SRT occurs or the SAM half boundary(255,511). Note that the Stop Point may be changed at any time by performing another CBRS, and new Stop Point will not be valid until a SRT is performed. To reset Stop Point, CBRR cycle must be performed. CBRR is a CBR cycle with DSF low at the falling edge of RAS. The CBRR will take effect immediately; it does not require a SRT to become active valid.

| Stop Register = Store the Address of Serial Access               |             |                      |            |                |      |       |         |
|------------------------------------------------------------------|-------------|----------------------|------------|----------------|------|-------|---------|
| Use on the Split Transfer Cycle<br>Stop Pointer Set — CBRS Cycle |             |                      |            |                |      |       |         |
| Number                                                           | Partition   | St                   | op F       | oint           | Sett | ing / | Address |
| Stop Points<br>/ Half                                            | Fantition   | A8                   | <b>A</b> 7 | A <sub>6</sub> | A5   | A4    | A3 ~A0  |
| 1                                                                | (1x256)x2   | X                    | 1          | 1              | 1    | 1     | x       |
| 2                                                                | (2x128)x2   | х                    | 0          | 1              | 1    | 1     | x       |
| 4                                                                | (4x64)x2    | х                    | 0          | 0              | 1    | 1     | x       |
| 8                                                                | (8x32)x2    | x                    | 0          | 0              | 0    | 1     | x       |
| 16                                                               | (16x16)x2   | х                    | 0          | 0              | 0    | 0     | х       |
| Т                                                                | (TxWidth)x2 | Other Case = Inhibit |            |                |      |       |         |





Table 3. Stop Point Setting Address

# KM428C258, KM428V258

#### TIMING DIAGRAMS


#### **READ CYCLE**








## **READ MASK/COLOR REGISTER CYCLE**



| $\bigotimes$ | Don't Care |
|--------------|------------|
|--------------|------------|

| *1 | *2         | Fuction                   |
|----|------------|---------------------------|
| 0  | Mask data  | Read Mask Register Cycle  |
| 1  | Color data | Read Color Register Cycle |





# FAST PAGE MODE READ CYCLE (Extended Data Out)

Don't Care



# **TRUTH TABLE FOR WRITE CYCLE(1)**

|                                          |                      | RAS |                             |           | CAS _ or WB/WE    |  |
|------------------------------------------|----------------------|-----|-----------------------------|-----------|-------------------|--|
| FUNCTION                                 | *1 *2<br>WBL/WEL DSF |     | *3<br>Wi/DQi <sup>(4)</sup> | *4<br>DSF | *5<br>Wi/DQi      |  |
|                                          | (WBU/WEU)            |     | (New Mask)                  |           |                   |  |
| Normal write                             | 1                    | 0   | ×                           | 0         | Write Data        |  |
| Masked Write                             | 0                    | 0   | Write Mask                  | 0         | Masked Write Data |  |
| Block Write (No I/O Mask) <sup>(5)</sup> | 1                    | 0   | ×                           | 1         | Column Mask       |  |
| Masked Block Write <sup>(5)</sup>        | 0                    | 0   | Write Mask                  | 1         | Column Mask       |  |
| Masked Flash Write                       | 0                    | 1   | Write Mask                  | ×         | ×                 |  |
| Load Mask Data Register <sup>(2)</sup>   | 1                    | 1   | ×                           | 0         | Write Mask Data   |  |
| Load Color Register                      | 1                    | 1   | ×                           | 1         | Color Data        |  |

Note:

(1) Reference truth table to determine the input signal states of \*1, \*2, \*3, \*4, and \*5 for the write cycle timing diagram, on the following page.

(2) Old Mask data load

(3) On the masked flash write cycle, all the signal inputs are don't care condition except RAS at the falling edge of CAS.

(4) Function table for Old Mask and New Mask

| IF                |     | *1          |             | *3            | Note                                                                         |  |  |
|-------------------|-----|-------------|-------------|---------------|------------------------------------------------------------------------------|--|--|
|                   |     | WBL/WBL     | WBU/WBU     | Wi/DQi        |                                                                              |  |  |
|                   | Yes | 0           | 0           | ×             | Write using mask register data<br>(Old Mask Data)                            |  |  |
| LMR               |     | 1           | 1           | ×             | Non Masked Write                                                             |  |  |
| Cycle<br>Executed | No  | 0<br>0<br>1 | 0<br>1<br>0 | Write<br>Mask | Write using New Mask Data<br>Wi/DQi=0 Write Disable<br>Wi/DQi=1 Write Enable |  |  |
|                   |     | 1           | 1           | X             | Non Masked Write                                                             |  |  |

× : Don't Care


(5) Function Table for Block Write Column Mask

| Column |      | *!           | *5           |               | IF                   |  |  |
|--------|------|--------------|--------------|---------------|----------------------|--|--|
| Add    | ress | Lewer Nibble | Upper Nibble | W//DO: 0      |                      |  |  |
| A1     | A0   | Lower Nibble | opper Nibble | Wi/DQi=0      | Wi/DQi=1             |  |  |
| 0      | 0    | Wo/DQo       | W4/DQ4       |               | Color Register Data  |  |  |
| 0      | 1    | W1/DQ1       | W5/DQ5       | No Change the | Are Write to the     |  |  |
| 1      | 0    | W2/DQ2       | W6/DQ6       | Internal Data | Corresponding Column |  |  |
| 1      | 1    | W3/DQ3       | W7/DQ7       |               | Address Location     |  |  |




# KM428C258, KM428V258

#### EARLY WRITE CYCLE






#### LATE WRITE CYCLE






# KM428C258, KM428V258

#### **READ-WRITE/READ-MODIFY-WRITE CYCLE**









#### FAST PAGE MODE READ/WRITE CYCLE (Extended Data Out)

FAST PAGE MODE EARLY WRITE CYCLE






# FAST PAGE MODE READ-MODIFY-WRITE CYCLE






# KM428C258, KM428V258

**CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE** 





## **RAS ONLY REFRESH CYCLE**








- -- - -

### **HIDDEN REFRESH CYCLE**




#### HIDDEN REFRESH CYCLE FUNCTION TABLE

| FUNCTION                          | Logic Status B |
|-----------------------------------|----------------|
| Hidden Refresh(Reset All Options) | 0              |
| Hidden Refresh(No Reset)          | 1              |

- -



## CAS BEFORE RAS REFRESH CYCLE




Don't Care

## CAS-BEFORE-RAS REFRESH CYCLE FUNCTION TABLE

| FUNCTION                                         | CODE | LOGIC STATES |   |              |
|--------------------------------------------------|------|--------------|---|--------------|
| FUNCTION                                         | CODE | A            | В | С            |
| CAS-BEFORE-RAS REFRESH CYCLE (Reset All Options) | CBRR | Х            | 0 | X            |
| CAS-BEFORE-RAS REFRESH CYCLE (Stop Register Set) | CBRS | 0            | 1 | Stop Address |
| CAS-BEFORE-RAS REFRESH CYCLE (No Reset)          | CBRN | 1            | 1 | х            |



#### **READ TRANSFER CYCLE**




Note: SE=VIL







### REAL TIME READ TRANSFER CYCLE



SAMSUNG

----





Note: SE=VIL

| Mask Mode     | *1         |
|---------------|------------|
| New Mask Mode | WMi Data   |
| Old Mask Mode | Don't care |


WMi Data 0: Transfer Disable 1: Transfer Enable



2



# MASKED WRITE TRANSFER CYCLE




Note: SE=VIL

| Mask Mode     | *1         |
|---------------|------------|
| New Mask Mode | WMi Data   |
| Old Mask Mode | Don't care |

WMi Data 0: Transfer Disable 1: Transfer Enable



#### SPLIT READ TRANSFER CYCLE




Note: SE=VIL



Dont' Care

#### MASKED SPLIT WRITE TRANSFER CYCLE




SE=V⊫






## SERIAL READ CYCLE ( $\overline{SE} = V_{IL}$ )




# SERIAL READ CYCLE (SE Controlled Outputs)

EI ECTRONICO




# 2



## SERIAL WRITE CYCLE (SE Controlled Inputs)

SERIAL WRITE CYCLE ( $\overline{SE} = V_{IL}$ )


FLECTRONICS



# **PACKAGE DIMENSIONS**

#### **40-PIN PLASTIC SOJ**


Units: Inches (millimeters)



#### 40/44-PIN PLASTIC TSOP-II (Forward Type)

SAMSUNG

**ELECTRONICS** 



# 2

# $256K \times 16$ Bit CMOS Video RAM

## FEATURES

- Dual port Architecture 256K  $\times$  16 bits RAM port
- 512 imes 16 bits SAM port
- Performance range:

| Parameter              | Speed                 | -60   | -70   | -80   |
|------------------------|-----------------------|-------|-------|-------|
| RAM access time (tRAC) |                       | 60ns  | 70ns  | 80ns  |
| RAM access             | s time (tCAC)         | 15ns  | 20ns  | 20ns  |
| RAM cycle t            | ime (tRC)             | 110ns | 130ns | 150ns |
| RAM page               | KM4216C255            | 40ns  | 45ns  | 50ns  |
| cycle (tPC)            | KM4216V255            | 40ns  | 45ns  | 50ns  |
| SAM access             | SAM access time(tsca) |       | 17ns  | 20ns  |
| SAM cycle t            | ime (tscc)            | 18ns  | 20ns  | 25ns  |
| RAM active             | KM4216C255            | 120mA | 110mA | 100mA |
| current                | KM4216V255            | 110mA | 100mA | 90mA  |
| SAM active             | KM4216C255            | 50mA  | 45mA  | 40mA  |
| current                | KM4216V255            | 40mA  | 35mA  | 30mA  |

- Fast Page Mode
- RAM Read, Write, Read-Modify-Write
- Serial Read (SR)
- Read / Real time read transfer (RT, RRT)
- Split Read Transfer with Stop Operation (SRT)
- Byte/Word Write Operation
- 8 Column Block Write (BW) and Write-per-Bit with Masking Operation (New and Old Mask)
- CAS-before-RAS, RAS-only and Hidden Refresh
- Common Data I/O Using three state RAM Output control
- All Inputs and Outputs TTL Compatible
- Refresh: 512 Cycle/8ms
- Single + 5V $\pm$ 10% Supply Voltage (KM4216C255)
- Single + 3.3V  $\pm$  10% Supply Voltage (KM4216V255)
- Plastic 64-Pin 525 mil SSOP (0.8mm pin pitch)
  Plastic 70-pin 400mil TSOP II(0.65mm pin pitch)
- (Forward and Reverse Type)

| <ul> <li>Device Options</li> </ul> | <ul> <li>Part Marking</li> </ul> |
|------------------------------------|----------------------------------|
| Low Power Dissipation              |                                  |

- Extended CBR Refresh (64ms) L
  -. Low Low Power Dissipation
- Self Refresh (128ms) • Low Vcc(3.3V) Part Name: KM4216V255

# **GENERAL DESCRIPTION**

The Samsung KM4216C/V255 is a CMOS 256K  $\times$  16 bit Dual Port DRAM. It consists of a 256K  $\times$  16 dynamic random access memory (RAM) port and 512  $\times$  16 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 bit rows of 8192 bits. It operates like a conventional  $256K \times 16$  CMOS DRAM. The RAM port has a write per bit mask capability. Data may be written with New and Old Mask. The RAM port has a Fast Page mode access, Byte/word write operation and Block Write capabilities.

The SAM port consists of sixteen 512 bit high speed shift registers that are connected to the RAM array through a 8192 bit data transfer gate The SAM port has serial read capability.

Data may be internally transferred from the RAM to SAM ports using read, and programmable (Stop Register) Split Transfers.


Refresh is accomplished by familiar DRAM refresh modes. The KM4216C/V255 supports RAS-only, Hidden, and CAS-before-RAS refresh for the RAM port. The SAM port does not require refresh.

All inputs and I/O's are TTL level compatible. All address lines and data inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.

| Pi    | n Name      | Pin Function                 |
|-------|-------------|------------------------------|
| SC    |             | Serial Clock                 |
| SQ0-S | SQ15        | Serial Data Output           |
| DT/O  | E           | Data Transfer/Output Enable  |
| WBL/  | WEL,        | Write Per Bit/Write Enable   |
| WBU   | WEU         | (Lower /Upper)               |
| RAS   |             | Row Address Strobe           |
| CAS   |             | Column Address Strobe        |
| Wo/D  | Q0-W15/DQ15 | Data Write Mask/Input/Output |
| SE    |             | Serial Enable                |
| Ao-As |             | Address Inputs               |
| DSF   |             | Special Function Control     |
| Vcc   | KM4216C255  | Power (+5V)                  |
| VCC   | KM4216V255  | Power (+3.3V)                |
| Vss   |             | Ground                       |
| QSF   |             | Special Flag Out             |
| N.C   |             | No Connection                |




#### **PIN CONFIGURATION (TOP VIEWS)**



# KM4216C255/L/F, KM4216V255/L/F

# PRELIMINARY CMOS VIDEO RAM

## FUNCTIONAL BLOCK DIAGRAM





# KM4216C255/L/F, KM4216V255/L/F

# FUNCTION TRUTH TABLE

| Mnemonic   |     | RAS   | ~  | -   | CAS .   | Add     | ress | D   | Qi Input | Reg      | ister |                     |
|------------|-----|-------|----|-----|---------|---------|------|-----|----------|----------|-------|---------------------|
| Code       | CAS | DT/OE | WE | DSF | DSF     | RAS     | CAS  | RAS | CAS/WE   | Mask     | Color | Function            |
| CBRS       | 0   | ×     | 0  | 1   | -       | Stop    | -    | ×   | -        | -        | -     | CBR Refresh/ Stop   |
| (Note 1.3) | ] ] |       |    |     |         | (Note4) |      |     |          |          |       | (No reset)          |
| CBRN       | 0   | ×     | 1  | 1   | -       | ×       | -    | ×   | -        | -        | -     | CBR Refresh         |
| (Note 1)   |     |       |    |     |         |         |      |     |          |          |       | (No reset)          |
| CBRR       | 0   | ×     | ×  | 0   | -       | ×       | -    | ×   | -        | -        | -     | CBR Refresh         |
| (Note 1)   |     |       |    |     |         |         |      |     |          |          |       | (Option reset)      |
| ROR        | 1   | 1     | ×  | 0   | -       | ROW     | -    | ×   | _        | -        | -     | RAS-only Refresh    |
| RT         | 1   | 0     | 1  | 0   | ×       | ROW     | Тар  | ×   | ×        | -        | -     | Read Transfer       |
| SRT        | 1   | 0     | 1  | 1   | ×       | ROW     | Тар  | ×   | ×        | -        | -     | Split Read Transfer |
| RWM        | 1   | 1     | 0  | 0   | 0       | ROW     | Col. | WMi | Data     | Use      | -     | Masked write        |
|            |     |       |    |     |         |         |      |     |          |          |       | (New/Old Mask)      |
| BWM        | 1   | 1     | 0  | 0   | 1       | ROW     | Col. | WMi | Column   | Use      | Use   | Masked Block Write  |
|            |     |       |    |     |         |         |      |     | Mask     |          |       | (New/Old Mask)      |
| RW         | 1   | 1     | 1  | 0   | 0       | ROW     | Col. | ×   | Data     | -        | -     | Read or Write       |
|            |     |       |    |     | (Note6) |         |      |     |          |          |       |                     |
| BW         | 1   | 1     | 1  | 0   | 1       | ROW     | Col. | ×   | Column   | - ''     | Use   | Block Write         |
|            |     |       |    |     |         |         |      |     | Mask     |          |       |                     |
| LMR        | 1   | 1     | 1  | 1   | 0       | ROW     | ×    | ×   | WMi      | Load     | -     | Load (Old) Mask     |
| (Note 2)   |     |       |    |     |         | (Note7) |      |     |          | (Note5)/ |       | Register set Cycle  |
| LCR        | 1   | 1     | 1  | 1   | 1       | ROW     | ×    | ×   | Color    |          | Load  | Load Color Register |
|            |     |       |    | [   |         | (Note7) |      |     |          |          |       |                     |

X: Don't Care, - : Not Applicable, Tap:SAM Start (Column) Address, WMi : Write Mask Data (i=0~15) RAS only refresh does not reset Stop or LMR functions.

Notes:

- (1) CBRS, CBRN and CBRR all perform CAS-before-RAS refresh cycles. CBRR is used to reset all options and either CBRS or CBRN is used to continue to refresh the RAM without clearing any of the options.
- (2) After LMR cycle, RWM and BWM use old mask. (Use CBRR reset to new mask, CBRS or CBRN to perform CASbefore-RAS refresh while using Old mask)
- (3) After CBRS Cycle, SRT use STOP Register as a boundary address.
- (4) Stop defines the column on which shift out moves to the other half of the SAM.
- (5) After LMR, Mask Register is only changed by the another LMR or CBRR cycle.
- (6) In the case of read cycle, DSF is don't care
- (7) The ROW that is addressed will be refreshed, but a ROW address is not reguired.



## **ABSOLUTE MAXIMUM RATINGS\***

| ltem                               |           | Ra           | Unit            |      |
|------------------------------------|-----------|--------------|-----------------|------|
| item                               | Symbol    | KM4216C255   | KM4216V255      | Unit |
| Voltage on Any Pin Relative to Vss | Vin, Vout | -1 to + 7.0  | -0.5 to Vcc+0.5 | v    |
| Voltage on Supply Relative to Vss  | Vcc       | -1 to + 7.0  | -0.5 to +4.6    | v    |
| Storage Temperature                | Tstg      | -55 to + 150 | 55 to +150      | °C   |
| Power Dissipation                  | PD        | 1            | 0.6             | w    |
| Short Circuit Output Current       | los       | 50           | 50              | mA   |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS (Voltage reference to Vss, TA=0 to 70°C)

|                    | 0 mb at | ĸ    | M4216C2 | 255    | К    | 255 |         |      |
|--------------------|---------|------|---------|--------|------|-----|---------|------|
| Item               | Symbol  | Min  | Тур     | Max    | Min  | Тур | Max     | Unit |
| Supply Voltage     | Vcc     | 4.5  | 5.0     | 5.5    | 3.0  | 3.3 | 3.6     | v    |
| Ground             | Vss     | 0    | 0       | 0      | 0    | 0   | 0       | V    |
| Input High Voltage | ·Viн    | 2.4  | -       | Vcc+1V | 2.0  |     | Vcc+0.3 | V    |
| Input Low Voltage  | VIL     | -1.0 | -       | 0.8    | -0.3 |     | 0.8     | v    |

### INPUT/OUTPUT CURRENT(Recommended operating conditions unless otherwise noted.)

| , Item                                                                                                  | Symbol | Min | Max | Unit |
|---------------------------------------------------------------------------------------------------------|--------|-----|-----|------|
| Input Leakage Current (Any Input $0 \le VIN \le Vcc+0.5(0.3*1)$ all other pins not under test=0 volts). | hr     | -10 | 10  | μA   |
| Output Leakage Current (Data out is disabled,<br>0V≤Vouт≤Vcc)                                           | lol    | -10 | 10  | μA   |
| Output High Voltage Level<br>(RAM Іон=-2mA, SAM Іон=-2mA)                                               | Voн    | 2.4 | -   | v    |
| Output Low Voltage Level<br>(RAM IoL=2mA, SAM IoL=2mA)                                                  | Vol    | -   | 0.4 | v    |

Note) \*1 : KM4216V255

# CAPACITANCE (Vcc=5V, f=1MHz, Ta=25°C)

| Item                                                    | Symbol | Min | Max | Unit |
|---------------------------------------------------------|--------|-----|-----|------|
| Input Capacitance (Ao~A8)                               | CIN1   | 2   | 6   | pF   |
| Input Capacitance (RAS, CAS, WB/WE, DT/OE, SE, SC, DSF) | CIN2   | 2   | 7   | pF   |
| Input/Output Capacitance (Wo/DQo~W15/DQ15)              | CDQ .  | 2   | 7   | pF   |
| Output Capacitance (SQ0~SQ15, QSF)                      | Csq    | 2   | 7   | pF   |



# PRELIMINARY CMOS VIDEO RAM

# DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless other wise noted)

|                                                                               |            | <u> </u>           | K   | 4216C | 255 | KM4216V255 |     |          | Unit |
|-------------------------------------------------------------------------------|------------|--------------------|-----|-------|-----|------------|-----|----------|------|
| Parameter (RAM Port)                                                          | SAM port   | Symbol             | -6  | -7    | -8  | -6         | -7  | -8       | Unit |
| Operating Current*1                                                           | Standby*4  | ICC1               | 120 | 110   | 100 | 110        | 100 | 90       | mA   |
| (RAS and CAS cycling @ tRc=min)                                               | Active     | ICC1A              | 160 | 145   | 130 | 140        | 125 | 110      | mA   |
| Standby Current                                                               | Standby*4  | ICC2               | 10  | 10    | 10  | 10         | 10  | 10       | mA   |
| (RAS, CAS, DT/OE, WB/WE=VIH                                                   | Active     | Icc <sub>2</sub> A | 50  | 45    | 40  | 40         | 35  | 30       | mA   |
| DSF=VIL)                                                                      | Standby *4 | Icc2C*2            | 200 | 200   | 200 | 200        | 200 | 200      | μA   |
|                                                                               | Standby*4  | Icc2C*3            | 150 | 150   | 150 | 150        | 150 | 150      | μA   |
| RAS Only Refresh Current*1                                                    | Standby*4  | Іссз               | 120 | 110   | 100 | 110        | 100 | 90       | mA   |
| (CAS-VIH, RAS cycling @trc=min                                                | Active     | ІссзА              | 160 | 145   | 130 | 140        | 125 | 110      | mA   |
| Fast Page Mode Current*1                                                      | Standby *4 | ICC4               | 110 | 100   | 90  | 100        | 90  | 80       | mA   |
| (RAS=V⊩, CAS Cyciing @tPc=min                                                 | Active     | Icc4A              | 150 | 135   | 120 | 130        | 115 | 110      | mA   |
| CAS Before-RAS Refresh Current*1                                              | Standby*4  | ICC5               | 120 | 110   | 100 | 110        | 100 | 90       | mA   |
| (RAS and CAS Cycling @trc=min                                                 | Active     | Icc5A              | 160 | 145   | 130 | 140        | 125 | 110      | mA   |
| Data Transfer Current *1                                                      | Standby *4 | ICC6               | 140 | 130   | 120 | 130        | 120 | 110      | mA   |
| (RAS and CAS Cycling @t <sub>RC</sub> =min)                                   | Active     | ICC6A              | 180 | 165   | 150 | 160        | 145 | 130      | mA   |
| Block Write Cycle Current *1                                                  | Standby*4  | ICC7               | 120 | 110   | 100 | 110        | 100 | 90       | mA   |
| (RAS and CAS Cycling @trc=min)                                                | Active     | ICC7A              | 160 | 145   | 130 | 140        | 125 | 110      | mA   |
| Color Register Load Current *1                                                | Standby*4  | ICC8               | 110 | 90    | 80  | 90         | 80  | 70       | mA   |
| (RAS and CAS Cycling @trc=min)                                                | Active     | Icc8A              | 140 | 125   | 110 | 120        | 105 | 90       | mA   |
| Battery Back Up Current *2                                                    |            |                    |     |       |     | -          |     |          |      |
| CAS=CAS Before RAS Refresh                                                    |            |                    |     |       |     |            |     |          |      |
| Cycling or ≤Vι∟                                                               | Standby*4  | Icc9               | 300 | 300   | 300 | 300        | 300 | 300      | μA   |
| RAS=tRAS(min) to 1µs                                                          |            |                    |     |       |     |            |     |          |      |
| tRC=125 µs (64ms for 512 rows)                                                |            |                    |     |       |     |            |     |          |      |
| DT/OE, ₩B/WE, DSF≥VIH or≤VIL                                                  |            |                    |     |       |     |            |     |          |      |
| Self Refresh Current *3                                                       |            |                    |     |       |     |            |     | <u> </u> |      |
| $\overline{RAS},\overline{CAS} \le 0.2V(128ms \text{ for } 512 \text{ rows})$ |            |                    |     |       |     |            |     |          |      |
| DT/OE, WB/WE, A₀~A8, DSF≥Vcc -                                                | Standby*4  | ICC10              | 250 | 250   | 250 | 250        | 250 | 250      | μA   |
| 0.2v or≤0.2V                                                                  |            |                    |     |       |     |            |     |          |      |
| DQ0~15=Vcc-0.2V, 0.2V or OPEN                                                 |            |                    |     |       |     |            |     |          |      |

Note \*1 Real values dependent on output loading and cycle rates. Specified values are obtained with the output open, Icc is specified as average current.

In Icc1, Icc3, Icc6, Icc7, Icc8, adress transition should be changed only once while RAS=VIL.

In Icc4, Address transition should be changed only once while CAS=VIH

\*2 KM4216C255L only : VIH  $\geq$  Vcc-0.2V, VIL  $\leq$  0.2V

\*3 KM4216C255F only : VIH  $\geq$  Vcc -0.2V, VIL $\leq$ 0.2V,

\*4 SAM Standby Condition :  $\overline{SE} \ge VIH$ ,  $SC \le VIL$  or  $\ge VIH$ 



# AC CHARACTERISTICS (0°C≤TA≤70°C, KM4216C255 : Vcc=5.0V±10%, KM4216V255 : 3.3V±10%,)

|                                              |              |     | -6   |     | -7   |     | -8   |      |        |
|----------------------------------------------|--------------|-----|------|-----|------|-----|------|------|--------|
| Parameter                                    | Symbol       | Min | Max  | Min | Max  | Min | Max  | Unit | Notes  |
| Random read or write cycle time              | tRC          | 110 |      | 130 |      | 150 |      | ns   |        |
| Read-modify-write cycle time                 | trwc         | 155 |      | 185 |      | 200 |      | ns   |        |
| Fast page mode cycle time                    | tPC          | 40  |      | 45  | -    | 50  |      | ns   |        |
| Fast page mode read-modify-write cycle time  | tPRWC        | 80  |      | 85  |      | 90  |      | ns   |        |
| Access time from RAS                         | tRAC         |     | 60   |     | 70   |     | 80   | ns   | 3,5,11 |
| Access time from CAS                         | tCAC         |     | 15   |     | 20   |     | 20   | ns   | 3,5,6  |
| Access time from column address              | taa          |     | 30   |     | 35   |     | 40   | ns   | 3,11   |
| Access time from CAS precharge               | <b>t</b> CPA |     | 35   |     | 40   |     | 45   | ns   | 3      |
| CAS to output in Low-Z                       | tcLZ         | 3   |      | 3   |      | 3   |      | ns   | 3      |
| Output buffer turn-off delay                 | tOFF         | 0   | 15   | 0   | 15   | 0   | 15   | ns   | 7      |
| Transition time(rise and fall)               | tτ           | 2   | 50   | 2   | 50   | 2   | 50   | ns   | 2      |
| RAS precharge time                           | tRP          | 40  |      | 50  |      | 60  |      | ns   |        |
| RAS pulse width                              | tras         | 60  | 10K  | 70  | 10K  | 80  | 10K  | ns   |        |
| RAS pulse width (fast page mode)             | trasp        | 60  | 100K | 70  | 100K | 80  | 100K | ns   |        |
| RAS hold time                                | trsh         | 15  |      | 20  |      | 20  |      | ns   |        |
| CAS hold time                                | tcsH         | 60  |      | 70  |      | 80  |      | ns   |        |
| CAS pulse width                              | tCAS         | 15  | 10K  | 20  | 10K  | 20  | 10K  | ns   | -      |
| RAS to CAS delay time                        | tRCD         | 20  | 45   | 20  | 50   | 20  | 60   | ns   | 5      |
| RAS to column address delay time             | trad         | 15  | 30   | 15  | 35   | 15  | 40   | ns   | 11     |
| CAS to RAS precharge time                    | tCRP         | 5   |      | 5   |      | 5   |      | ns   |        |
| CAS precharge time(C-B-R counter test cycle) | tCPT         | 20  |      | 25  |      | 30  |      | ns   |        |
| CAS precharge time (fast page mode)          | tCP          | 10  |      | 10  |      | 10  |      | ns   |        |
| Row address set-up time                      | tasr         | 0   |      | 0   |      | 0   |      | ns   |        |
| Row address hold time                        | trah         | 10  |      | 10  |      | 10  |      | ns   |        |
| Column address set-up time                   | tasc         | 0   |      | 0   |      | 0   |      | ns   |        |
| Column address hold time                     | tCAH         | 10  |      | 12  |      | 15  |      | ns   |        |
| Column address to RAS lead time              | tRAL         | 30  |      | 35  |      | 40  | _    | ns   |        |
| Read command set-up time                     | tRCS         | 0   |      | 0   |      | 0   |      | ns   |        |
| Read command hold referenced to CAS          | trch         | 0   |      | 0   |      | 0   |      | ns   | 9      |
| Read command hold referenced to RAS          | trrH         | 0   |      | 0   |      | 0   |      | ns   | 9      |
| Write command hold time                      | twch         | 10  |      | 10  |      | 15  |      | ns   |        |
| Write command pulse width                    | twp          | 10  |      | 10  |      | 15  | _    | ns   |        |
| Write command to RAS lead time               | tRWL         | 15  |      | 20  |      | 20  |      | ns   |        |
| Write command to CAS lead time               | tcwL         | 15  |      | 20  |      | 20  |      | ns   |        |
| Data set-up time                             | tDS          | 0   |      | 0   |      | 0   |      | ns   | 10     |
| Data hold time                               | tDH          | 10  |      | 12  |      | 15  |      | ns   | 10     |

-----

# AC CHARACTERISTICS (Continued)

|                                                                                   |              |     | -6  |     | -7    |     | -8  |      |       |
|-----------------------------------------------------------------------------------|--------------|-----|-----|-----|-------|-----|-----|------|-------|
| Parameter                                                                         | Symbol       | Min | Max | Min | Max   | Min | Max | Unit | Notes |
| Write command set-up time                                                         | twcs         | 0   |     | 0   |       | 0   |     | ns   | 8     |
| CAS to WE delay                                                                   | tcwD         | 40  |     | 45  |       | 45  |     | ns   | 8     |
| RAS to WE delay                                                                   | trwD         | 85  |     | 95  |       | 105 |     | ns   | 8     |
| Column address to WE delay time                                                   | tawd         | 50  |     | 55  |       | 60  |     | ns   | 8     |
| CAS set-up time (C-B-R refresh)                                                   | tCSR         | 10  |     | 10  |       | 10  |     | ns   |       |
| CAS hold time (C-B-R refresh)                                                     | <b>t</b> CHR | 10  |     | 10  |       | 10  |     | ns   |       |
| RAS precharge to CAS hold time                                                    | tRPC         | 10  |     | 10  |       | 10  |     | ns   |       |
| RAS hold time referenced to OE                                                    | tron         | 15  |     | 20  |       | 20  |     | ns   |       |
| Access time from output enable                                                    | toea         |     | 15  |     | 20    |     | 20  | ns   |       |
| Output enable to data input delay                                                 | tOED         | 15  |     | 15  |       | 15  |     | ns   |       |
| Output Buffer turn-off delay from OE                                              | tOEZ         | 0   | 15  | 0   | 15    | 0   | 15  | ns   | 7     |
| Output enable command hold time                                                   | tоен         | 15  |     | 15  |       | 15  |     | ns   |       |
| Data to CAS delay                                                                 | tDZC         | 0   |     | 0   |       | 0   | ~~~ | ns   |       |
| Data to output enable delay                                                       | tozo         | 0   |     | 0   |       | 0   |     | ns   |       |
| Refresh period (512 cycle)                                                        | <b>t</b> REF |     | 8   |     | 8     |     | 8   | ms   |       |
| WB set-up time                                                                    | twsR         | 0   |     | 0   |       | 0   |     | ns   |       |
| WB hold time                                                                      | trwn         | 10  |     | 10  |       | 15  |     | ns   |       |
| DSF set-up time referenced to RAS                                                 | tFSR         | 0   |     | 0   |       | 0   |     | ns   |       |
| DSF hold time referenced to RAS                                                   | tRFH         | 10  |     | 10  |       | 15  |     | ns   |       |
| DSF set-up time referenced to CAS                                                 | tFSC         | 0   |     | 0   |       | 0   |     | ns   |       |
| DSF hold time referenced to CAS                                                   | tCFH         | 1.0 |     | 15  | an 11 | 15  |     | ns   |       |
| Write per bit mask data set-up time                                               | tMS          | 0   |     | 0   |       | 0   |     | ns   |       |
| Write per bit mask data hold time                                                 | tмн          | 10  |     | 10  |       | 15  |     | ns   |       |
| RAS pulse width (C-B-R self refresh)                                              | trass        | 100 |     | 100 |       | 100 |     | μs   | 15    |
| $\overline{RAS}$ precharge time ( $\overline{C}$ -B- $\overline{R}$ self refresh) | tRPS         | 110 |     | 130 |       | 150 |     | ns   | 15    |
| CAS hold time (C-B-R self refresh)                                                | tcнs         | 0   |     | 0   |       | 0   |     | ns   | 15    |
| DT high set-up time                                                               | tтнs         | 0   |     | 0   |       | 0   |     | ns   |       |
| DT high hold time                                                                 | tтнн         | 10  |     | 10  |       | 15  |     | ns   |       |
| DT low set-up time                                                                | tTLS         | 0   |     | 0   |       | 0   |     | ns   |       |
| DT low hold time                                                                  | tт∟н         | 10  |     | 10  |       | 15  |     | ns   |       |
| DT low hold referenced to RAS                                                     |              |     |     |     |       |     |     |      |       |
| (real time read transfer)                                                         | <b>t</b> RTH | 50  |     | 60  |       | 65  |     | ns   |       |
| DT low hold referenced to CAS                                                     | 4-1-1        |     |     |     |       | 05  |     |      |       |
| (real time read transfer) $<$                                                     | tстн         | 15  |     | 20  |       | 25  |     | ns   |       |
| DT low hold referenced to column address                                          | 4.00         |     |     |     |       |     |     |      |       |
| (real time read transfer)                                                         | tath         | 20  |     | 25  |       | 30  |     | ns   |       |
| DT precharge time                                                                 | tтр          | 20  |     | 20  |       | 20  |     | ns   |       |
| RAS to first SC delay (read transfer)                                             | tRSD         | 60  |     | 70  |       | 80  | .*  | ns   |       |



# AC CHARACTERISTICS (Continued)

|                                                |              | -6  |     |     | -7  |      | -8  |      |       |
|------------------------------------------------|--------------|-----|-----|-----|-----|------|-----|------|-------|
| Parameter                                      | Symbol       | Min | Max | Min | Max | Min  | Max | Unit | Notes |
| CAS to first SC delay (read transfer)          | tCSD         | 25  |     | 30  |     | 35   |     | ns   |       |
| Col. Address to first SC delay (read transfer) | tASD         | 30  |     | 35  |     | · 40 |     | ns   |       |
| Last SC to DT lead time                        | t⊤s∟         | 5   |     | 5   |     | 5    |     | ns   |       |
| DT to first SC delay time (read transfer)      | tTSD         | 10  |     | 10  |     | 15   |     | ns   |       |
| LAST SC to RAS set-up time                     | tsrs         | 20  |     | 20  |     | 20   |     | ns   |       |
| SC cycle time                                  | tscc         | 18  |     | 20  |     | 25   |     | ns   | 14    |
| SC pulse width (SC high time)                  | tsc          | 5   |     | 7   |     | 7    |     | ns   |       |
| SC precharge (SC low time)                     | tSCP         | 5   |     | 7   |     | 7    | 20  | ns   |       |
| Access time from SC                            | tsca         |     | 15  |     | 17  |      |     | ns   | 4     |
| Serial output hold time from SC                | tsoн         | 5   |     | 5   |     | 5    | 20  | ns   |       |
| Access time from SE                            | tsea         |     | 15  |     | 17  |      |     | ns   | 4     |
| SE pulse width                                 | tse          | 20  |     | 20  |     | 25   |     | ns   |       |
| SE precharge time                              | tSEP         | 20  |     | 20  |     | 25   | 15  | ns   |       |
| Serial output turn-off from SE                 | tsez         | 0   | 15  | 0   | 15  | 0    |     | ns   | 7     |
| Split transfer set-up time                     | tsts         | 20  |     | 25  |     | 25   |     | ns   |       |
| Split transfer hold time                       | tsth         | 20  |     | 25  |     | 25   | 25  | ns   |       |
| SC-QSF delay time                              | tsqD         |     | 20  |     | 25  |      | 25  | ns   |       |
| DT-QSF delay time                              | tταd         |     | 20  |     | 25  |      | 80  | ns   |       |
| RAS-QSF delay time                             | trqd         |     | 70  |     | 75  |      | 40  | ns   |       |
| CAS-QSF delay time                             | tCQD         |     | 35  |     | 35  |      |     | ns   |       |
| DT to RAS Prechange time                       | <b>t</b> TRP | 40  |     | 50  |     | 60   |     | ns   |       |



## NOTES

- An initial pause of 200µs is required after powerup followed by any 8 RAS 8 SC cycles before proper device operation is achieved.(DT/OE=High) if the intenal refresh counter is used a minimum of 8 CAS-before-RAS initialization cycles are required in stead of 8 RAS cycles.
- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max), and are assumed to be 5ns for all input signals.
- Input siganl transition from 0V to 3V for AC timing.
   RAM port outputs are measured with a load equivalent to 1TTL load and 50pF.

DOUT Comparator level : VOH/VOL=2.0V/0.8V.


- SAM port outputs are measured with a load equivalent to 1TTL load and 30pF.
   Dout comparator level:VoH/VoL=2.0/0.8V.
- 5. Operation within the tRCD(max) limit insures that tRAC(max) can be met. The tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- 6. Assumes that tRCD≥tRCD(max).
- This parameters define the time at which the output achieves the open circuit condition and are not referenced to VOH or VOL
- 8. twcs, tRwb, tcwb and tAwb are nonrestrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If tcwb ≥tcwb(min) and tRwb ≥tRwb(min) and tAwb ≥tAwb(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either tRCH or tRRH must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the WE leading edge in read-write cycles.

 Operation within the tRAD(max) limit insured that tRAC(max) can be met. tRAD(max) is specified as a reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.

 Power must be applied to the RAS and DT/OE input signals to pull them high before or at the same time as the Vcc supply is turned on. After power-up, initial status of chip is described below

| Pin or REGISTER     | STATUS       |
|---------------------|--------------|
| QSF                 | Hi-Z         |
| Color Registe       | Don't Care   |
| Write Mask Register | Don't Care   |
| Tap Pointer         | Invalid      |
| Stop Register       | Default Case |
| Wi/DQi              | Hi-Z         |
| SAM Port            | Hi-Z         |
| SDQi                | Hi-Z         |

13. Recommended operating input condition.



Input pulse levels are from 0.0V to 3.0Volts. All timing measurements are referenced from VIL (max) and VIH(min) with transition time=5.0ns

- 14. Assume tr=3ns.
- Self refresh parameter (KM4216C/V255F)
   512K cycle of burst refresh must be executed within 8ms before and after self-refresh in order to meet refresh specification.



## **DEVICE OPERATION**

The KM4216C/V255 contains 4,194,304 memory locations. Eighteen address bits are required to address a particular 16 bit word in the memory array. Since the KM4216C/V255 has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{RAS}$ ). the column address strobe( $\overline{CAS}$ ) and the valid row add courn address inputs.

Operation of the KM4216C/V255 begins by strobing in a valid row address with RAS while CAS remains high. Then the address on the 9 address input pins are changed from a row address to a column address and are strobed in by CAS. This the beginning of any KM4216C/V255 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationship. The cycle is terminated when both RAS and CAS have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time (trap) requirement.

#### **RAS** and **CAS** Timing

The minimum RAS and CAS pulse widths are specified by tRAS(min) and tCAS(min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CAS pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time, tRP, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM4216C/V255 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirement, loss of data integrity can occur.

#### **RAM Read**

A RAM read cycle is achieved by maintaining  $\overline{WB}/\overline{WE}$  high during a  $\overline{RAS},\overline{CAS}$  cycle. The access time is normally specified with respect to the falling edge of  $\overline{RAS}$ . But the access time also depends on the falling edge of  $\overline{CAS}$  and on the valid column address transition.

If  $\overline{CAS}$  goes low before tRCD(max) and if the column address is valid before tRAD(max) then the access time to valid data is specified by tRAC(min). However, if  $\overline{CAS}$  goes low after tRCD(max) or the column address becomes valid after tRAD (max), access is specified by tCAC or tAA

The KM4216C/V255 has common data I/O pins. The  $\overline{\text{DT}/\text{OE}}$  has been provided so the output buffer can be

precisely controlled. For data to appear at the outputs,  $\overline{\text{DT}/\text{OE}}$  must be low for the period of time defined by tOEA.

#### **Byte Write Operation**

The KM4216C/V255 has 2 write control pin, WBL/WEL and WBU/WEU, and offers asynchronous write operation with lower byte (Wo/DQo-Wr/DQr) and upper byte (Wa/DQa~W15/DQ15). This is called Byte Write operation. This operation can be performed in RAM write, Block write, Load Mask register, and Load Color register.

#### **Fast Page Mode**

The KM4216C/V255 has Fast Page mode capbility provides high speed read, write or read-modify-write access to all memory locations Within a selected row. In this cycle, read, write, read-modify write, and block write cycles can be mixed in any order.

In one RAS cycle, 512 word memory cells of the same row address can be accessed. While RAS is held low to maintain the row address, CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequental addresses for the same page.

#### New Masked Write Per Bit

The New Masked Write Per Bit cycle is achieved by maintaining CAS high and  $\overline{WB}/WE$  and DSF low at the falling edge of RAS. The mask data on the W0/DQ0-W15/DQ15 pins are latched into the write mask register at the falling edge of RAS. When the mask data is low. writing is inhibited into the RAM and the mask data is high, data is written into the RAM.

The mask data is valid for only one cycle. Mask data must be provided in every write cycle that a masking operation is desired.

The Early Write cycle is achieved by  $\overline{WB}/WE$  low before CAS falling and the Late Write cycle is achieved by  $\overline{WB}/WE$  low after CAS falling. During the Early or Late Write cycle, input data through Wo/DQo ~W15/DQ15 must keep the set-up and hold time at the falling edge of CAS or WB/WE.

If WBL/WEL and WBU/WEU is high at the falling edge of RAS, no masking operation is performed (see Figure1, 2). And If WBL/WEL is high during CAS low, write operation of lower byte do not perform and if WBU/WEU is high, write operation of upper byte do not execute.



# KM4216C255/L/F, KM4216V255/L/F

# PRELIMINARY CMOS VIDEO RAM





Figure 1. Byte Write and New Masked Write Cycle Example 1. (Early Write & Late Write)







2

#### **DEVICE OPERATION** (continued)

#### Load Mask Register(LMR)

The Load Mask Register operation loads the data present on the Wi/DQi pins into the Mask Data Register at the falling edge of CAS or WB/WE.

The LMR cycle is performed if DSF high, WB/WE high at the RAS falling edge and DSF low at the CAS falling edge. If an LMR is done, the KM4216C/V255 are set to old masked write mode.

#### **Old Masked Write Per Bit**

This mode is enabled through the Load Mask Register

(LMR) cycle. If an LMR is done, all Masked write are Old Masked Write Per Bit and the I/O mask data will be provided by the Mask Data Register (See Figure 3.)

The mask data is applied in the same manner as in New Masked write Per Bit mode.

Mask Data Register's content is changed by the another LMR. To reset the device back to the New Masked write mode, CBRR (CBR refresh with option reset) cycle must be performed. After power-up, the KM4216C/V255 initializes in the New Masked write mode.




Figure 3. New Masked Write Cycle and Old Masked Write Cycle Example



#### **DEVICE OPERATION** (continued)

#### Load Color Register(LCR)


A Load Color register cycle is performed by keeping DSF high on the both falling edges of RAS and CAS. Color data is loaded in the falling edge of CAS(early write) or  $\overline{WE}$ (late write) via the Wo/DQo-w7/DQ7(Lower Byte), Wa/DQa-W15/DQ15 (Upper Byte) pins. This data is used in Block Write cycles and remains unchanged until the next Load Color Register Cycle.

#### **Block Write**

In a Block write cycle 8 adjacent column locations can be written simultaneously with the same data, resulting in fast screen fills of the same color.

First, the internal 16-bit Color Register must be loaded with the data to be written by performing a Load Color Register(LCR) cycle. When a Block Write cycle is performed, each bit of the Color Register is written into 8 adjacent locations of the same row of each corresponding bit plane(16). This results in a total of of 128bits being written in a single Block write cycle campared to 16-bits in a normal write cycle.

The Block write cycle is performed if DSF is low at the falling edge of  $\overrightarrow{RAS}$  and high at the falling edge of  $\overrightarrow{CAS}$ .





2

### **DEVICE OPERATION** (continued)


Address Lines: The row address is latched on the falling edge of RAS.

Since 8 columns are being written at a time, the minimum increment required for the column address is latched on the falling edge of  $\overline{CAS}$ , the 3 LSBs, A<sub>0</sub>, A<sub>1</sub>, and A<sub>2</sub> are ignored and only bits (A<sub>3</sub>-A<sub>8</sub>) are used to define the location of the first bit out of the eight to be written.

**Data Lines:** On the falling edge of CAS, the data on the W0/DQ0~W15/DQ15 pins provide column mask data. That is, for each of the eight bits in all 16 -bitsplanes, writing of Color Register contents can be inhibited. For example, if W0/DQ0=1 and W1/DQ1=0, then the Color Register contents will be written into the first bit out of the eight, but the second remains unchanged. Fig. 4 shows the correspondence of each data line to the column mask bits.

A Masked Block Write cycle is identical to a New/old Masked Write-Per-bit cycle except that each of the 16bit planes being masked is operating on 8 column locations instead of one.

To perform a Masked Block Write cycle, both DSF and WB/WE must be low at the falling edge of RAS. And DSF must be high on the falling edge of CAS. In new mask mode, Mask data is latched into the device via the W0/DQ0-W15/DQ15 pins on the falling edge of RAS and needs to be re-entered for every new RAS cycle. In old mask mode, I/O mask data will be provided by the Mask Data Register.





### **DEVICE OPERATIONS** (Continued)

#### **Data Output**

The KM4216C/V255 has three state output buffer Controlled by  $\overline{\text{DT/OE}}$  and  $\overline{\text{CAS},\text{RAS}}$ . If  $\overline{\text{DT/OE}}$  is high when  $\overline{\text{CAS}}$  and  $\overline{\text{RAS}}$  low, the output state is in high impedance (High-z). In any cycle, the output goes low impedance state after tcL2 of the first  $\overline{\text{CAS}}$  falling edge. Invalid data may be present at the output duing the time after tcL2 and the valid data appears at the output. The timing parameter trac, tcAc and tAA specify when the valid data will be present at the output.

#### Refresh

The data in the KM4216C/V255 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8 ms. Any operation cycle performed in the RAM refreshes the 8192 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

**RAS-Only Refresh:** This is the most common method for performing refresh. It is performed by strobing in a row address with  $\overrightarrow{RAS}$  while  $\overrightarrow{CAS}$  remains high. This cycle must be repeated for each of the 512 row address(Ao-As).

**CAS-Before-RAS Refresh:** The KM4216C/V255 has CAS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set up time (tcsR) before RAS goes low, the on-chip refresh circuitry is enabled.

An internal refresh operatian occurs automatically. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

The KM4216C/V255 has 3 type CAS-before-RAS refresh operation ; CBRR, CBRN, CBRS

CBRR (CBR Refresh with option reset) is set if DSF low at the RAS falling edge. This mode initiates to change from old masked write to new masked write cycle, and reset stop register to default values.

CBRN (CBR refresh without reset) is set if DSF high when WBL/WEL and WBU/WEU is high at the falling edge of RAS and simply do only refresh operation.

CRRS(CBR Refresh with stop register set) cycle is set if DSF high when WBL/WEL or WBU/WEU is low and this mode is to set stop register's value.

**Hidden Refresh:** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the  $\overline{CAS}$  active time and cycling  $\overline{RAS}$ . The KM4216C/V255 hidden refresh cycle is actually a  $\overline{CAS}$ -beford- $\overline{RAS}$  refresh cycle within an extended read cycle. The refresh row address is the provided by the on-chip refresh address counter.

**Self Refresh** (Only KM4216C/V255F): The Self Refresh is CAS-before-RAS refresh to be used for longer periods of standby, such as a battery back-up. The initialization cycle of Self Refresh can be used by cycle named CBRN, CBRR, CBRS, If RAS is low more than  $100\mu$ s at the condition of CBR, Self Refresh function is accomplished. In this state, the external refresh address do not need to supply additionally on-chip because the refresh counter on-chip gives that addresses needed to refresh. Please note that the ending point of Self Refresh is when RAS and CAS is high and tRPs of Self Refresh is the time requiring to complete the last refresh of Self Refresh.

Other Refresh Methods : It is also possible to refresh the KM4216C/V255 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or  $\overline{CAS}$ -before-RAS refresh is the preferred method.



\*: Don't care

#### **DEVICE OPERATIONS** (Continued)

Table 1. Truth Table for Transfer Operation

|     | RAS   | § Falling E | dgd | Function Transfer Tran |                     |           |          |
|-----|-------|-------------|-----|------------------------|---------------------|-----------|----------|
| CAS | DT/OE | WB/WE       | DSF | SE                     | Function            | Direction | Data Bit |
| н   | L     | н           | Ľ   | *                      | Read Transfer       | RAM→SAM   | 512 × 16 |
| н   | . L   | н           | Н   | *                      | Split Read Transfer | RAM→SAM   | 256 × 16 |

#### **Transfer Operation**

Transfer operation is initiated when  $\overline{\text{DT}}/\overline{\text{OE}}$  is low at the falling edge of  $\overline{\text{RAS}}$ . The state of DSF when  $\overline{\text{RAS}}$  goes low is used to select between normal transfer and split transfer cycle. Each of the transfer cycle is described in the truth table for transfer operation. (Table 1).

#### **Read Transfer (RT)**

The Read Transfer operation is set if DT/OE is low, WB/WE is high, and DSF is low at the falling edge of RAS. The row address bits in the read transfer cycle indicate which sixteen 512 bit DRAM row portions are transferred to the sixteen SAM data register portions. The column address bits indicate the start address of the SAM Registers when SAM data read operation is performed. If MSB of column address is low during Read transfer operationn, the QSF state will be set low level and this indicates the start address of SAM register is present at lower half of SAM port. (If A8 is high, QSF will be high and means the start address is in upper half). Read Transfer may be accomplished in two ways. If the transfer is to be synchronized with the SC, DT/OE is taken high after CAS goes low. This is usually called "Real Time Read Transfer". Note that the rising edge of DT/OE must be Synchronized with the rising edge of SC (tTSL/tTSD) to retain the continuity of Serial read data output. If the transfer does not have to be synchronized with SC, DT/OE may go high before CAS goes low and the actual data transfer will be timed internally.

#### Split Read Transfer (SRT)

In a graphic system, if data has to be transferred from DRAM to SAM while in the middle of a display line, the only way to do this seamlessly is by performing a Real Time Read Transfer cycle. However, this cycle has many critical timing restrictions (between SC,  $\overline{\text{DT}}/\overline{\text{OE}}$ , RAS and CAS) because the transfer has to occur at the first rising edge of  $\overline{\text{DT}}/\overline{\text{OE}}$ .

The Split Read Transfer cycle eliminates the need for this critical transfer timing, thereby simplifying system design. This is accomplished by dividing the SAM port into 2 halves of 256 bits each. A Split Read Transfer loads only the lower or upper half. While data is being serially read from one half of the SAM register, new RAM data can be transferred to the other half. Since transfer timing is controlled internally, there is no timing restriction between  $\overline{\text{DT}}/\overline{\text{OE}}$  and  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , SC.

A normal Read Transfer cycle must be executed before performing a Split Read Transfer to set the state of QSF. A Split Read Transfer cycle is initiated by keeping DSF and  $\overline{\text{WB}/\text{WE}}$  high and  $\overline{\text{DT}/\text{OE}}$  low at the falling edge of  $\overline{\text{RAS}}$ .



## **DEVICE OPERATIONS** (Continued)

**Address:** The row address is latched in the falling edge of RAS. The column address defined by (A<sub>0</sub>~A<sub>7</sub>)defines the starting address of the SAM port from which data will begin shifting out. column address pin A<sub>8</sub> is a "Don't care".

The QSF pin indicates which SAM half is shifting out serial data (0=Lower, 1= Upper). A split Read Transfer will load data into the other half. The state of the QSF output changes when the SAM address counter reaches a split SAM boundary (e.g.255th or 511th bit).

Example of SRT applications are shown in Fig.6 through Fig. 9

The normal usage of Split Read Transfer cycle is described in Fig.6. When Read Transfer is executed, data from X1 row address is fully transferred to the SAM port and Serial Read is started from 0 (Tap

address). If SRT is performed while data is being serially read from lower half SAM, data from X<sub>2</sub> row address is transferred to upper half SAM. The Tap address of SRT is loaded after the boundary location of lower half SAM(255th SC) is accessed and the QSF state is changed into high level at the rising edge of 255th SC. Note that in this case "256+Yo" Tap address instead of "Yo" is loaded.

The another example of SRT cycle is described in Fig.7 When Serial Read is performed after executing RT and SRT in succession, the data accessed by first SC is the data of RT Tap address. Serial data access from the starting address given by SRT cycle is performed after the data of RT to lower boundary (255th SC) is completed. Fig. 8 and 10 are the example of abnormal SRT cycle.




Figure 6. Split Read Transfer Normal Usage (Case1)



2

### **DEVICE OPERATIONS** (Continued)

If SRT1 and SRT2 are performed in succession before accessing the boundary like Fig.8, the data transferred by SRT2 overwrite the data transferred by SRT1, so that data followed by SRT2 will be remain in the upper half SAM. The Serial Read after lower boundary 255th SC is started from the starting address given by SRT2 cycle. The Fig. 9 indicates that SRT cycle is not performed until Serial Read is completed to the boundary 511, therefore accessed data from 0 address corresponds to the old data transferred by RT. Note that there is not allowed period of SRT cycle. Since a SRT cycle must be ended before tsTH and started after tsTs, a split transfer is not allowed during tsTH+ tsTs(See Figure 10.)

A split Read Transfer does not change the direction of the SAM I/O port.




Figure 7. Split Read Transfer Normal Usage (Case 2)



# KM4216C255/L/F, KM4216V255/L/F

## **DEVICE OPERATIONS** (Continued)

SAMSUNG

EI EMTRANIAG




Figure 8. Split Read Transfer Abnormal Usage (Case 1)




Figure 9. Split Read Transfer Abnormal Usage (Case 2)

### **DEVICE OPERATIONS** (Continued)




Figure 10. Split Transfer Cycle Limitation Period

#### **Programmable Split SAM**

In split SAM mode, SAM is divided into the lower half and the upper half.

After the last address of each half SAM(255 or 511) is accessed, the access will be changed one half of the SAM to the other half (at the loaded TAP address).

This last address is called Stop Point.

The KM4216C/V255 offers user-programmable Stop Point. The Stop Points and size of the resulting partitions are shown in Table 2. The Stop Points and size of the resulting partitions are shown in Table 2. The Stop Points are set by performing CBRS cycle. The CBRS cycle's condition is WBL/WEL or WBU/WEU low, DSF high at the falling edge of RAS in CBR cycle and the Stop Point is determined by row address entering at this time.

The Stop Point will not become valid until a SRT cycle is done. The Stop Point do not effect to SAM in normal RT, RRT cycle.

In Figure 11. programmable split SAM operation is shown. If a SRT cycle was done before the partition boundary (383), the access will jump to the TAP address(70) of the next half. Otherwise, the axxess will continue in the same half until a SRT occurs or the SAM half boundary (255, 511).

Note that the Stop Point may be changed at any time by performing another CBRS, and new Stop Point will not be valid until a SRT is performed. To reset Stop Point, CBRR cycle must be performed. DBRR is a CBR cycle with DSF low at the falling edge of RAS. The CBRR wil take effect immediately; it does not require a SRT to become active valid.

Table 2. Stop Point Setting Address

| Stop Regi                         | ster= Store A | Addre      | ess of     | f Ser      | al Ac      | cess       | 3     |  |  |
|-----------------------------------|---------------|------------|------------|------------|------------|------------|-------|--|--|
|                                   | Use on        | the        | Split      | Tran       | ster (     | Cycle      | )     |  |  |
|                                   | Stop P        | ointe      | r Set      | ! →        | CBR        | S Cy       | cle   |  |  |
| Number Stop Point Setting Address |               |            |            |            |            |            |       |  |  |
| of Stop                           | Partition     | 5          |            |            |            |            |       |  |  |
| Points/Half                       |               | <b>A</b> 8 | <b>A</b> 7 | <b>A</b> 6 | <b>A</b> 5 | <b>A</b> 4 | Аз~Ао |  |  |
| 1                                 | (1×256)×2     | x          | 1          | 1          | 1          | 1          | х     |  |  |
| 2                                 | (2×128)×2     | х          | 0          | 1          | 1          | 1          | х     |  |  |
| 4                                 | (4×64)×2      | х          | 0          | 0          | 1          | 1          | x     |  |  |
| 8                                 | (8×32)×2      | х          | 0          | 0          | 0          | 1          | x     |  |  |
| 16                                | (16×16)×2     | x          | 0          | 0          | 0          | 0          | х     |  |  |

<sup>\*</sup>Other Case=Inhibit X=Don't Care



## **DEVICE OPERATIONS** (Continued)





Figure 11. Programmable Split SAM operation



#### TIMING DIAGRAMS


### **READ CYCLE**







#### FAST PAGE MODE READ CYCLE



Don't Care



# Truth Table for Write Cycle(1)

|                               |           | RAS | 7          | CAS | CAS _ Or WBL(U)/WEL(U) |  |
|-------------------------------|-----------|-----|------------|-----|------------------------|--|
| FUNCTION                      | *1        | *2  | *3         | *4  | *5                     |  |
| FUNCTION                      | WBL/WEL   | DSF | Wi/DQi (3) | DSF | Wi/DQi                 |  |
|                               | (WBU/WEU) |     | (New Mask) |     |                        |  |
| Normal write                  | 1         | 0   | ×          | 0   | Write Data             |  |
| Masked Write                  | 0         | 0   | Write Mask | 0   | Masked Write Data      |  |
| Block Write (No I/O Mask) (4) | 1         | 0   | ×          | · 1 | Column Mask            |  |
| Masked Block Write (4)        | 0         | 0   | Write Mask | 1   | Column Mask            |  |
| Load Mask Data Register (2)   | 1         | 1   | ×          | 0   | Write Mask Data        |  |
| Load Color Register           | 1         | 1   | ×          | 1   | Color Data             |  |

Note:

(1) Reference truth table to determine the input signal states of \*1, \*2, \*3, \*4, and \*5 for the write cycle timing diagram on the following pages

(2) Old Mask data load

(3) Function table for Old Mask and New Mask

| IF       |     | *1              | l | *3     | Note                           |               |  |
|----------|-----|-----------------|---|--------|--------------------------------|---------------|--|
| 16       |     | WBL/WEL WBU/WEU |   | Wi/DQi | - Note                         |               |  |
|          |     | 0               | 0 | ×      | Write using mask register data |               |  |
|          | Yes | 0               | 1 | ×      | (Old Mask Data                 | )             |  |
| LMR      |     | 1               | 0 | ×      |                                |               |  |
| Cycle    |     | 1               | 1 | ×      | Non Masked W                   | rite          |  |
| Executed |     | 0               | 0 | Write  | Write using New                | v Mask Data   |  |
|          | No  | · 0             | 1 | Mask   | Wi/DQi=0                       | Write Disable |  |
|          |     | 1               | 0 |        | Wi/DQi=1                       | Write Enable  |  |
|          |     | 1               | 1 | ×      | Non Masked W                   | rite          |  |


 $\times$  : Don't Care

#### (4) Function Table for Block Write Column Mask

| Co | olum       | n  |            | *5         |               | IF                   |  |
|----|------------|----|------------|------------|---------------|----------------------|--|
| Ac | Address    |    | Lower Byte | Upper Byte | Wi/DQi=0      | Wi/DQi=1             |  |
| A2 | <b>A</b> 1 | A0 | Lower Dyte | Opper byte |               | WI/DQI=I             |  |
| 0  | 0          | 0  | Wo/DQo     | Ws/DQs     |               |                      |  |
| 0  | 0          | 1  | W1/DQ1     | W9/DQ9     |               |                      |  |
| 0  | 1          | 0  | W2/DQ2     | W10/DQ10   |               | Color Register Data  |  |
| 0  | 1          | 1  | W3/DQ3     | W11/DQ11   | No Change the | are Write to the     |  |
| 1  | 0          | 0  | W4/DQ4     | W12/DQ12   | Internal Data | Corresponding Column |  |
| 1  | 0          | 1  | W5/DQ5     | W13/DQ13   |               | Address Location     |  |
| 1  | 1          | 0  | W6/DQ6     | W14/DQ14   |               |                      |  |
| 1  | 1          | 1  | W7/DQ7     | W15/DQ15   |               |                      |  |



#### EARLY WRITE CYCLE




Note : In Block write cycle, only column address A3~A8 are used.



.

2


#### LATE WRITE CYCLE



Note : In Block write cycle, only column address A3~A8 are used.




## READ-WRITE/READ-MODIFY-WRITE CYCLE



Note : In Block write cycle, only column address A3~A8 are used.






## FAST PAGE MODE EARLY WRITE CYCLE

Note : In Block write cycle, only column address A3~A8 are used.



# KM4216C255/L/F, KM4216V255/L/F


### FAST PAGE MODE READ-MODIFY-WRITE CYCLE



Note : In Block write cycle, only column address A3~A8 are used.



### **RAS ONLY REFRESH CYCLE**








-----


3







## CAS BEFORE RAS REFRESH CYCLE




Don't Care

#### CAS-BEFORE-RAS REFRESH CYCLE FUNCTION TABLE

|                                                  | CODE | LOGIC STATES |   |              |  |  |
|--------------------------------------------------|------|--------------|---|--------------|--|--|
| FUNCTION                                         | CODE | A            | В | С            |  |  |
| CAS-BEFORE-RAS REFRESH CYCLE (Reset All Options) | CBRR | X            | 0 | x            |  |  |
| CAS-BEFORE-RAS REFRESH CYCLE (Stop Register Set) | CBRS | 0            | 1 | STOP Address |  |  |
| CAS-BEFORE-RAS REFRESH CYCLE (No Reset)          | CBRN | 1            | 1 | Х            |  |  |



## CAS-BEFORE-RAS SELF REFRESH CYCLE




\*CBR SELF REFRESH CYCLE IS APPLICABLE WITH CBRR, CBRS, OR CBRN CYCLE



2

EI ECTRONICS


## CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




#### **READ TRANSFER CYCLE**

SAMSUNG

EI ECTRONICO



## REAL TIME READ TRANSFER CYCLE




Note: SE=VIL




Don't Care

### SPLIT READ TRANSFER CYCLE










## SERIAL READ CYCLE (SE Controlled Outputs)

SAMSUNG


**FIFCTRONICS** 




Units: Millimeters

# PACKAGE DIMENSIONS

#### 64 Pin Plastic Shrink Small Out Line Package



70(64) Pin Plastic Thin Small Out Line Package (Type II Forward)





# $256K \times 16$ Bit CMOS Video RAM

# **FEATURES**

- Dual port Architecture 256K × 16 bits RAM port 512 × 16 bits SAM port
- Performance range:

| Parameter    | Speed                   | -60   | -70   | -80   |
|--------------|-------------------------|-------|-------|-------|
| RAM access   | s time (trac)           | 60ns  | 70ns  | 80ns  |
| RAM access   | 15ns                    | 20ns  | 20ns  |       |
| RAM cycle t  | ime (tRC)               | 110ns | 130ns | 150ns |
| RAM page     | KM4216C256              | 24ns  | 28ns  | 33ns  |
| cycle (thec) | cycle (tHPC) KM4216V256 |       | 28ns  | 33ns  |
| SAM access   | s time(tsca)            | 15ns  | 17ns  | 20ns  |
| SAM cycle t  | ime (tscc)              | 18ns  | 20ns  | 25ns  |
| RAM active   | KM4216C256              | 120mA | 110mA | 100mA |
| current      | KM4216V256              | 110mA | 100mA | 90mA  |
| SAM active   | KM4216C256              | 50mA  | 45mA  | 40mA  |
| current      | KM4216V256              | 40mA  | 35mA  | 30mA  |

- Fast Page Mode with Extended Data out
- RAM Read, Write, Read-Modify-Write
- Serial Read (SR)
- Read / Real time read transfer (RT, RRT)
- Split Read Transfer with Stop Operation (SRT)
- Byte/Word Write Operation
- 8 Column Block Write (BW) and Write-per-Bit with Masking Operation (New and Old Mask)
- CAS-before-RAS, RAS-only and Hidden Refresh
   Common Date I/O Using three state RAM Output
- Common Data I/O Using three state RAM Output control
- All Inputs and Outputs TTL Compatible
- Refresh: 512 Cycle/8ms
- Single + 5V±10% Supply Voltage (KM4216C256)
- + Single + 3.3V  $\pm$  10% Supply Voltage (KM4216V256)
- Plastic 64-Pin 525 mil SSOP (0.8mm pin pitch)
- Plastic 70-pin 400mil TSOP II(0.65mm pin pitch) (Forward and Reverse Type)

| Device Options | <ul> <li>Part Marking</li> </ul> |
|----------------|----------------------------------|
|----------------|----------------------------------|

L

- -. Low Power Dissipation Extended CBR Refresh (64ms)
- -. Low Low Power Dissipation
- Self Refresh (128ms)
- Low Vcc(3.3V) Part Name: KM4216V256

## **GENERAL DESCRIPTION**

The Samsung KM4216C/V256 is a CMOS 256K  $\times$  16 bit Dual Port DRAM. It consists of a 256K  $\times$  16 dynamic random access memory (RAM) port and 512  $\times$  16 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 bit rows of 8192 bits. It operates like a conventional  $256K \times 16$  CMOS DRAM. The RAM port has a write per bit mask capability. Data may be written with New and Old Mask. The RAM port has a Fast Page mode access with Extended Data out, Byte/word write operation and Block Write capabilities.

The SAM port consists of sixteen 512 bit high speed shift registers that are connected to the RAM array through a 8192 bit data transfer gate The SAM port has serial read capability.


Data may be internally transferred from the RAM to SAM ports using read, and programmable (Stop Register) Split Transfers.

Refresh is accomplished by familiar DRAM refresh modes. The KM4216C/V256 supports  $\overrightarrow{RAS}$ -only, Hidden, and  $\overrightarrow{CAS}$ -before- $\overrightarrow{RAS}$  refresh for the RAM port. The SAM port does not require refresh.

All inputs and I/O's are TTL level compatible. All address lines and data inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.

| Pi       | n Name      | Pin Function                 |  |  |
|----------|-------------|------------------------------|--|--|
| SC       |             | Serial Clock                 |  |  |
| SQ0-SQ15 |             | Serial Data Output           |  |  |
| DT/O     | Ē           | Data Transfer/Output Enable  |  |  |
| WBL/     | WEL,        | Write Per Bit/Write Enable   |  |  |
| WBU/     | WEU         | (Lower /Upper)               |  |  |
| RAS      |             | Row Address Strobe           |  |  |
| CAS      |             | Column Address Strobe        |  |  |
| Wo/D     | Q0-W15/DQ15 | Data Write Mask/Input/Output |  |  |
| SE       |             | Serial Enable                |  |  |
| A0-A8    |             | Address Inputs               |  |  |
| DSF      |             | Special Function Control     |  |  |
| Vcc      | KM4216C256  | Power (+5V)                  |  |  |
| VCC      | KM4216V256  | Power (+3.3V)                |  |  |
| Vss      |             | Ground                       |  |  |
| QSF      |             | Special Flag Out             |  |  |
| N.C      |             | No Connection                |  |  |

#### **PIN CONFIGURATION (TOP VIEWS)**



2




SAMSUNG

# PRELIMINARY CMOS VIDEO RAM

# KM4216C256/L/F, KM4216V256/L/F

## FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS

## **FUNCTION TRUTH TABLE**

| Mnemonic   |     | RAS   | 1_ |     | ĈAS L   | Add     | ress | D   | Qi Input | Reg     | ister |                     |
|------------|-----|-------|----|-----|---------|---------|------|-----|----------|---------|-------|---------------------|
| Code       | CAS | DT/OE | WE | DSF | DSF     | RAS     | CAS  | RAS | CAS/WE   | Mask    | Color | Function            |
| CBRS       | 0   | ×     | 0  | 1   | -       | Stop    | -    | ×   | -        | -       | -     | CBR Refresh/ Stop   |
| (Note 1.3) |     |       |    |     |         | (Note4) |      |     |          |         |       | (No reset)          |
| CBRN       | 0   | ×     | 1  | 1   | -       | ×       | -    | ×   | -        | - '     | -     | CBR Refresh         |
| (Note 1)   |     |       |    |     |         |         |      |     |          |         |       | (No reset)          |
| CBRR       | 0   | ×     | ×  | 0   | -       | ×       | -    | ×   | -        | -       | -     | CBR Refresh         |
| (Note 1)   |     |       |    |     |         |         |      |     |          |         | ~     | (Option reset)      |
| ROR        | 1   | 1     | ×  | 0   | -       | ROW     | -    | ×   | -        | -       | -     | RAS-only Refresh    |
| RT         | 1   | 0     | 1  | 0   | ×       | ROW     | Тар  | ×   | ×        | -       | -     | Read Transfer       |
| SRT        | 1   | 0     | 1  | 1   | ×       | ROW     | Тар  | ×   | ×        | -       | -     | Split Read Transfer |
| RWM        | 1   | 1     | 0  | 0   | 0       | ROW     | Col. | WMi | Data     | Use     | -     | Masked write        |
|            |     |       |    |     |         |         |      |     |          |         |       | (New/Old Mask)      |
| BWM        | 1   | 1     | 0  | 0   | 1       | ROW     | Col. | WMi | Column   | Use     | Use   | Masked Block Write  |
|            |     |       |    |     |         |         |      |     | Mask     |         |       | (New/Old Mask)      |
| RW         | 1   | 1     | 1  | 0   | 0       | ROW     | Col. | ×   | Data     | -       | -     | Read or Write       |
|            |     |       |    |     | (Note6) |         |      |     |          |         |       |                     |
| BW         | 1   | 1     | 1  | 0   | 1       | ROW     | Col. | ×   | Column   | -       | Use   | Block Write         |
|            |     |       |    |     |         |         |      |     | Mask     |         |       |                     |
| LMR        | 1   | 1     | 1  | 1   | 0       | ROW     | ×    | ×   | WMi      | Load    | -     | Load (Old) Mask     |
| (Note 2)   |     |       |    |     |         | (Note7) |      |     |          | (Note5) |       | Register set Cycle  |
| LCR        | 1   | 1     | 1  | 1   | 1       | ROW     | ×    | ×   | Color    |         | Load  | Load Color Register |
|            |     |       |    |     |         | (Note7) |      |     |          |         |       | -                   |

X: Don't Care, - : Not Applicable, Tap:SAM Start (Column) Address, WMi : Write Mask Data (i=0~15) RAS only refresh does not reset Stop or LMR functions.

Notes:

- (1) CBRS, CBRN and CBRR all perform CAS-before-RAS refresh cycles. CBRR is used to reset all options and either CBRS or CBRN is used to continue to refresh the RAM without clearing any of the options.
- (2) After LMR cycle, RWM and BWM use old mask. (Use CBRR reset to new mask, use CBRS or CBRN to perform CASbefore-RAS refresh while using Old mask)
- (3) After CBRS Cycle, SRT use STOP Register as a boundary address.
- (4) Stop defines the column on which shift out moves to the other half of the SAM.
- (5) After LMR, Mask Register is only changed by the another LMR or CBRR cycle.
- (6) In the case of read cycle, DSF is don't care
- (7) The ROW that is addressed will be refreshed, but a ROW address is not reguired.



## **ABSOLUTE MAXIMUM RATINGS\***

| Item                               |           | Ra           | Unit            |    |  |
|------------------------------------|-----------|--------------|-----------------|----|--|
| item                               | Symbol    | KM4216C256   | KM4216V256      |    |  |
| Voltage on Any Pin Relative to Vss | VIN, VOUT | -1 to + 7.0  | -0.5 to Vcc+0.5 | V  |  |
| Voltage on Supply Relative to Vss  | Vcc       | -1 to + 7.0  | -0.5 to +4.6    | V  |  |
| Storage Temperature                | Tstg      | -55 to + 150 | 55 to +150      | °C |  |
| Power Dissipation                  | PD        | 1            | 0.6             | W  |  |
| Short Circuit Output Current       | los       | 50           | 50              | mA |  |
|                                    |           |              |                 |    |  |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS (Voltage reference to Vss, TA=0 to 70°C)

| ltom               |        | KM4216C256 |     |        | к       |     |         |      |
|--------------------|--------|------------|-----|--------|---------|-----|---------|------|
| Item               | Symbol | Min        | Тур | Max    | Min Typ |     | Max     | Unit |
| Supply Voltage     | Vcc    | 4.5        | 5.0 | 5.5    | 3.0     | 3.3 | 3.6     | V    |
| Ground             | Vss    | 0          | 0   | 0      | 0       | 0   | 0       | V    |
| Input High Voltage | Vin    | 2.4        | -   | Vcc+1V | 2.0     |     | Vcc+0.3 | V    |
| Input Low Voltage  | VIL    | -1.0       | -   | 0.8    | -0.3    |     | 0.8     | V    |

# INPUT/OUTPUT CURRENT(Recommended operating conditions unless otherwise noted.)

| Item                                                                                                          | Symbol | Min | Max | Unit |
|---------------------------------------------------------------------------------------------------------------|--------|-----|-----|------|
| Input Leakage Current (Any Input $0 \le V_{IN} \le V_{CC}+0.5(0.3*1)$ all other pins not under test=0 volts). | lı.    | -10 | 10  | μA   |
| Output Leakage Current (Data out is disabled,<br>0V≤Vou⊤≤Vcc)                                                 | lol    | -10 | 10  | μA   |
| Output High Voltage Level<br>(RAM Іон=-2mA, SAM Іон=-2mA)                                                     | Voн    | 2.4 | -   | v    |
| Output Low Voltage Level<br>(RAM IoL=2mA, SAM IoL=2mA)                                                        | Vol    | -   | 0.4 | v    |

Note) \*1 : KM4216V256

## CAPACITANCE (Vcc=5V, f=1MHz, Ta=25°C)

| Item                                                    | Symbol | Min | Max | Unit |
|---------------------------------------------------------|--------|-----|-----|------|
| Input Capacitance (Ao~A8)                               | CIN1   | 2   | 6   | pF   |
| Input Capacitance (RAS, CAS, WB/WE, DT/OE, SE, SC, DSF) | CIN2   | 2   | 7   | pF   |
| Input/Output Capacitance (Wo/DQ0~W15/DQ15)              | CDQ    | 2   | 7   | pF   |
| Output Capacitance (SQ0~SQ15, QSF)                      | Csq    | 2   | 7   | pF   |



# DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless other wise noted)

| Descenter (DAM De 1)                                                              |           |         | KN  | /4216C | 256  | K   |     |     |      |
|-----------------------------------------------------------------------------------|-----------|---------|-----|--------|------|-----|-----|-----|------|
| Parameter (RAM Port)                                                              | SAM port  | Symbol  | -6  | -7     | -8   | -6  | -7  | -8  | Unit |
| Operating Current*1                                                               | Standby*4 | ICC1    | 120 | •110   | 100  | 110 | 100 | 90  | mA   |
| (RAS and CAS cycling @ trc=min)                                                   | Active    | Icc1A   | 160 | 145    | 130  | 140 | 125 | 110 | mA   |
| Standby Current                                                                   | Standby*4 | ICC2    | 10  | 10     | 10   | 10  | 10  | 10  | mA   |
| (RAS, CAS, DT/OE, WB/WE=VIH                                                       | Active    | ICC2A   | 50  | 45     | 40   | 40  | 35  | 30  | mA   |
| DSF=VIL)                                                                          | Standby*4 | Icc2C*2 | 200 | 200    | 200  | 200 | 200 | 200 | μA   |
|                                                                                   | Standby*4 | Icc2C*3 | 150 | 150    | 150, | 150 | 150 | 150 | μA   |
| RAS Only Refresh Current*1                                                        | Standby*4 | Іссз    | 120 | 110    | 100  | 110 | 100 | 90  | mA   |
| (CAS-VIн, RAS cycling @trc=min                                                    | Active    | ІссзА   | 160 | 145    | 130  | 140 | 125 | 110 | mA   |
| Extended Fast Page Mode Current*1                                                 | Standby*4 | ICC4    | 110 | 100    | 90   | 100 | 90  | 80  | mA   |
| (RAS=VI∟, CAS Cyciing @tPc=min                                                    | Active    | Icc4A   | 150 | 135    | 120  | 130 | 115 | 110 | mA   |
| CAS Before-RAS Refresh Current*1                                                  | Standby*4 | ICC5    | 120 | 110    | 100  | 110 | 100 | 90  | mA   |
| (RAS and CAS Cycling @trc=min                                                     | Active    | Icc5A   | 160 | 145    | 130  | 140 | 125 | 110 | mA   |
| Data Transfer Current *1                                                          | Standby*4 | ICC6    | 140 | 130    | 120  | 130 | 120 | 110 | mA   |
| (RAS and CAS Cycling @t <sub>RC</sub> =min)                                       | Active    | ICC6A   | 180 | 165    | 150  | 160 | 145 | 130 | mA   |
| Block Write Cycle Current *1                                                      | Standby*4 | ICC7    | 120 | 110    | 100  | 110 | 100 | 90  | mA   |
| (RAS and CAS Cycling @trc=min)                                                    | Active    | Icc7A   | 160 | 145    | 130  | 140 | 125 | 110 | mA   |
| Color Register Load Current *1                                                    | Standby*4 | ICC8    | 110 | 90     | 80   | 90  | 80  | 70  | mA   |
| (RAS and CAS Cycling @trc=min)                                                    | Active    | Icc8A   | 140 | 125    | 110  | 120 | 105 | 90  | mA   |
| Battery Back Up Current *2                                                        |           |         |     |        |      |     |     |     |      |
| CAS=CAS Before RAS Refresh                                                        |           |         |     |        |      |     |     |     |      |
| Cycling or $\leq$ VIL                                                             | Standby*4 | ICC9    | 300 | 300    | 300  | 300 | 300 | 300 | μA   |
| RAS=tRAS(min) to 1µs                                                              |           |         |     |        |      |     |     |     |      |
| tRC=125 μs (64ms for 512 rows)                                                    |           |         |     |        |      |     |     |     |      |
| DT/OE, WB/WE, DSF≥V⊮ or≤VIL                                                       |           |         |     |        |      |     |     |     |      |
| Self Refresh Current *3                                                           |           |         |     |        |      |     |     |     |      |
| $\overline{RAS}, \overline{CAS} \le 0.2V(128 \text{ ms for } 512 \text{ rows})^3$ |           |         |     |        |      |     |     |     |      |
| DT/OE, ₩B/WE, DSF≥Vcc-0.2V                                                        | Standby*4 | ICC10   | 250 | 250    | 250  | 250 | 250 | 250 | μA   |
| or≤0.2V                                                                           |           |         |     |        |      |     |     |     |      |
| DQ0~15=Vcc-0.2V, 0.2V or OPEN                                                     |           |         |     |        |      |     |     |     |      |

Note \*1 Real values dependent on output loading and cycle rates. Specified values are obtained with the output open, Icc is specified as average current.

In Icc1, Icc3, Icc6, Icc7, Icc8, adress transition should be changed only once while RAS=VIL.

In Icc4, Address transition should be changed only once while CAS=VIH

\*2 KM4216C/V256L only : VIH  $\geq$  Vcc-0.2V, VIL  $\leq$  0.2V

\*3 KM4216C256F only : VIH  $\geq$  Vcc -0.2V, VIL $\leq$ 0.2V

\*4 SAM standby condition :  $\overline{SE}{\geq}V{\scriptscriptstyle I\!H},\,SC{\leq}V{\scriptscriptstyle I\!L}$  or  ${\geq}V{\scriptscriptstyle I\!H}$ 

## AC CHARACTERISTICS (0°C≤TA≤70°C, KM4216C256 : Vcc=5.0V±10%, KM4216V256 : 3.3V±10%,)

|                                              |              |     | -6   | -7  |       | -8  |      |      |        |
|----------------------------------------------|--------------|-----|------|-----|-------|-----|------|------|--------|
| Parameter                                    | Symbol       | Min | Max  | Min | Max   | Min | Max  | Unit | Notes  |
| Random read or write cycle time              | tRC          | 110 |      | 130 |       | 150 |      | ns   |        |
| Read-modify-write cycle time                 | tRWC         | 155 |      | 185 |       | 200 |      | ns   |        |
|                                              |              | 30  |      | 35  |       | 40  |      | ns   | 17     |
| Hyper page cycle time                        | THPC         | 24  |      | 28  |       | 33  |      | ns   | 16     |
| Hyper page read-modify-write cycle time      | tHPRWC       | 80  |      | 85  |       | 90  |      | ns   |        |
| Access time from RAS                         | tRAC         |     | 60   |     | 70    |     | 80   | ns   | 3,5,11 |
| Access time from CAS                         | tCAC         |     | 15   |     | 20    |     | 20   | ns   | 3,5,6  |
| Access time from column address              | taa          |     | 30   |     | 35    |     | 40   | ns   | 3,11   |
| Access time from CAS precharge               | <b>t</b> CPA |     | 35   |     | 40    |     | 45   | ns   | 3      |
| CAS to output in Low-Z                       | tcLz         | 3   |      | 3   |       | 3   |      | ns   | 3      |
| Output buffer turn-off delay                 | tOFF         | 0   | 15   | 0   | 15    | 0   | 15   | ns   | 7      |
| Transition time(rise and fall)               | tτ           | 2   | 50   | 2   | 50    | 2   | 50   | ns   | 2      |
| RAS precharge time                           | tRP          | 40  |      | 50  |       | 60  |      | ns   |        |
| RAS pulse width                              | tras         | 60  | 10K  | 70  | 10K   | 80  | 10K  | ns   |        |
| RAS pulse width (Hyper page mode)            | trasp        | 60  | 100K | 70  | 100K  | 80  | 100K | ns   |        |
| RAS hold time                                | trsh         | 15  |      | 20  |       | 20  |      | ns   |        |
| CAS hold time                                | tcsн         | 45  |      | 55  |       | 65  |      | ns   |        |
| CAS pulse width                              | tCAS         | 15  | 10K  | 15  | 5 101 | 20  | 10K  | ns   | 17     |
|                                              | 10/10        | 10  |      | 10  | 10K   | 12  |      | ns   | 16     |
| RAS to CAS delay time                        | tRCD         | 20  | 45   | 20  | 50    | 20  | 60   | ns   | 5      |
| RAS to column address delay time             | trad         | 15  | 30   | 15  | 35    | 15  | 40   | ns   | 11     |
| CAS to RAS precharge time                    | tCRP         | 5   |      | 5   |       | 5   |      | ns   |        |
| CAS precharge time(C-B-R counter test cycle) | tCPT         | 20  |      | 25  |       | 30  |      | ns   |        |
| CAS precharge time (Hyper page mode)         | tCP          | 10  |      | 10  | _     | 10  |      | ns   |        |
| Output hold time from CAS                    | tdoh         | 5   |      | 5   |       | 5   |      | ns   |        |
| Row address set-up time                      | tasr         | 0   |      | 0   |       | 0   |      | ns   |        |
| Row address hold time                        | <b>t</b> RAH | 10  |      | 10  |       | 10  |      | ns   |        |
| Column address set-up time                   | tasc         | 0   |      | 0   |       | 0   |      | ns   |        |
| Column address hold time                     | <b>t</b> CAH | 10  |      | 12  |       | 15  |      | ns   |        |
| Column address to RAS lead time              | tRAL         | 30  |      | 35  |       | 40  |      | ns   |        |
| Read command set-up time                     | tRCS         | 0   |      | 0   |       | 0   |      | ns   |        |
| Read command hold referenced to CAS          | tRCH         | 0   |      | 0   |       | 0   |      | ns   | 9      |
| Read command hold referenced to RAS          | trrh         | 0   |      | 0   |       | 0   |      | ns   | 9      |
| Output buffer turn off delay from WBX/WEX    | twez         | 0   | 15   | 0   | 15    | 0   | 15   | ns   | 7      |
| Write command pulse width                    | twpz         | 10  |      | 10  |       | 10  |      | ns   | 7      |
| Write command hold time                      | twch         | 10  |      | 10  |       | 15  |      | ns   |        |
| Write command pulse width                    | twp          | 10  |      | 10  |       | 15  |      | ns   |        |

# PRELIMINARY CMOS VIDEO RAM

# AC CHARACTERISTICS (Continued)

| _                                       | T            |     | -6  | -7  |     | -8  |     |      |       |
|-----------------------------------------|--------------|-----|-----|-----|-----|-----|-----|------|-------|
| Parameter                               | Symbol       | Min | Max | Min | Max | Min | Max | Unit | Notes |
| Write command to RAS lead time          | tRWL         | 15  |     | 15  |     | 20  |     | ns   |       |
| Write command to CAS lead time          | tCWL         | 15  |     | 15  |     | 20  |     | ns   |       |
| Data set-up time                        | tDS          | 0   |     | 0   |     | 0   |     | ns   | 10    |
| Data hold time                          | tDH          | 10  |     | 12  |     | 15  |     | ns   | 10    |
| Write command set-up time               | twcs         | 0   |     | 0   |     | 0   |     | ns   | 8     |
| CAS to WE delay                         | tCWD         | 40  |     | 45  |     | 45  |     | ns   | 8     |
| RAS to WE delay                         | tRWD         | 85  |     | 95  |     | 105 |     | ns   | 8     |
| Column address to WE delay time         | tawd         | 50  |     | 55  |     | 60  |     | ns   | 8     |
| CAS set-up time (C-B-R refresh)         | tCSR         | 10  |     | 10  |     | 10  |     | ns   |       |
| CAS hold time (C-B-R refresh)           | tCHR         | 10  |     | 10  |     | 10  |     | ns   | ,     |
| RAS precharge to CAS hold time          | tRPC         | 10  |     | 10  |     | 10  |     | ns   |       |
| RAS hold time referenced to OE          | troн         | 15  |     | 20  |     | 20  |     | ns   |       |
| Access time from output enable          | toea         |     | °15 |     | 20  |     | 20  | ns   |       |
| Output enable to data input delay       | tOED         | 15  |     | 15  |     | 15  |     | ns   |       |
| Output Buffer turn-off delay from OE    | tOEZ         | 0   | 15  | 0   | 15  | 0   | 15  | ns   | 7     |
| Output enable command hold time         | tOEH         | 15  |     | 15  |     | 15  |     | ns   |       |
| Data to CAS delay                       | tDZC         | 0   |     | 0   |     | 0   |     | ns   |       |
| Data to output enable delay             | tDZO         | 0   |     | .0  |     | 0   |     | ns   |       |
| Refresh period (512 cycle)              | tREF         |     | 8   |     | 8   |     | 8   | ms   |       |
| WB set-up time                          | twsR         | 0   |     | 0   |     | 0   |     | ns   |       |
| WB hold time                            | tRWH         | 10  |     | 10  |     | 15  |     | ns   |       |
| DSF set-up time referenced to RAS       | tFSR         | 0   |     | 0   |     | 0   |     | ns   |       |
| DSF hold time referenced to RAS         | tRFH         | 10  |     | 10  |     | 15  |     | ns   |       |
| DSF set-up time referenced to CAS       | tFSC         | 0   |     | 0   |     | 0   |     | ns   |       |
| DSF hold time referenced to CAS         | <b>t</b> CFH | 10  |     | 15  |     | 15  |     | ns   |       |
| Write per bit mask data set-up time     | tMS          | 0   |     | 0   |     | 0   |     | ns   |       |
| Write per bit mask data hold time       | tмн          | 10  |     | 10  |     | 15  |     | ns   |       |
| RAS pulse width (C-B-R self refresh)    | tRASS        | 100 |     | 100 | i   | 100 |     | μs   | 15    |
| RAS precharge time (C-B-R self refresh) | tRPS         | 110 |     | 130 | -   | 150 |     | ns   | 15    |
| CAS hold time (C-B-R self refresh)      | tcнs         | 0   |     | 0   |     | 0   |     | ns   | 15    |
| DT high set-up time                     | tTHS         | 0   |     | 0   |     | 0   |     | ns   |       |
| DT high hold time                       | tтнн         | 10  |     | 10  |     | 15  |     | ns   |       |
| DT low set-up time                      | tTLS         | 0   |     | 0   |     | 0   |     | ns   |       |
| DT low hold time                        | ttlh .       | 10  |     | 10  |     | 15  |     | ns   |       |
| DT low hold referenced to RAS           | tвтн         | 50  |     | 60  |     | 65  |     | ns   |       |
| (real time read transfer)               |              |     |     | 50  |     |     |     |      | _     |
| DT low hold referenced to CAS           | tстн         | 15  |     | 20  |     | 25  |     | -    |       |
| (real time read transfer)               | ICTH         | 10  |     | 20  |     | 20  |     | ns   |       |



## AC CHARACTERISTICS (Continued)

|                                                |              |     | -6  |     | -7  |     | -8  |      |          |
|------------------------------------------------|--------------|-----|-----|-----|-----|-----|-----|------|----------|
| Parameter                                      | Symbol       | Min | Max | Min | Max | Min | Max | Unit | Notes    |
| DT low hold referenced to column address       | + 4771       | 20  |     | 25  |     | 30  |     |      |          |
| (real time read transfer)                      | tath         | 20  |     | 25  |     | 30  |     | ns   |          |
| DT precharge time                              | tтр          | 20  |     | 20  |     | 20  |     | ns   |          |
| RAS to first SC delay (read transfer)          | tRSD         | 60  |     | 70  |     | 80  |     | ns   |          |
| CAS to first SC delay (read transfer)          | tcsp         | 25  |     | 30  |     | 35  |     | ns   |          |
| Col. Address to first SC delay (read transfer) | tasd         | 30  |     | 35  |     | 40  |     | ns   |          |
| Last SC to $\overline{\text{DT}}$ lead time    | t⊤s∟         | 5   |     | 5   |     | 5   |     | ns   |          |
| DT to first SC delay time (read transfer)      | TSD          | 10  |     | 10  |     | 15  |     | ns   |          |
| LAST SC to RAS set-up time                     | tsRS         | 20  |     | 20  |     | 20  |     | ns   |          |
| SC cycle time                                  | tscc         | 18  |     | 20  |     | 25  |     | ns   | 14       |
| SC pulse width (SC high time)                  | tsc          | 5   |     | 7   |     | 7   |     | ns   |          |
| SC precharge (SC low time)                     | tSCP         | 5   |     | 7   |     | 7   |     | ns   |          |
| Access time from SC                            | tSCA         |     | 15  |     | 17  |     | 20  | ns   | 4        |
| Serial output hold time from SC                | tsoн         | 5   |     | 5   |     | 5   |     | ns   |          |
| Access time from SE                            | tsea         |     | 15  |     | 17  |     | 20  | ns   | 4        |
| SE pulse width                                 | tse          | 20  |     | 20  |     | 25  |     | ns   |          |
| SE precharge time                              | tSEP         | 20  |     | 20  |     | 25  |     | ns   |          |
| Serial output turn-off from SE                 | tsez         | 0   | 15  | 0   | 15  | 0   | 15  | ns   | 7        |
| Split transfer set-up time                     | tsts         | 20  |     | 25  |     | 25  |     | ns   |          |
| Split transfer hold time                       | tsтн         | 20  |     | 25  |     | 25  |     | ns   |          |
| SC-QSF delay time                              | tsqp         |     | 20  |     | 25  |     | 25  | ns   |          |
| DT-QSF delay time                              | TOD          |     | 20  |     | 25  |     | 25  | ns   |          |
| RAS-QSF delay time                             | tRQD         |     | 70  |     | 75  |     | 80  | ns   |          |
| CAS-QSF delay time                             | tCQD         |     | 35  | -   | 35  |     | 40  | ns   |          |
| DT to RAS Prechange time                       | <b>t</b> TRP | 40  |     | 50  |     | 60  |     | ns   |          |
| OE high pulse width                            | toep         | 10  |     | 10  |     | 10  |     | ns   |          |
| OE high hold time from CAS high                | tOEHC        | 10  |     | 10  |     | 10  |     | ns   |          |
| OE to CAS high set-up time                     | toch         | 5   |     | 5   |     | 5   |     | ns   | <u> </u> |



# NOTES

- An initial pause of 200µs is required after powerup followed by any 8 RAS, 8 SC cycles before proper device operation is achieved.(DT/OE=High) if the intenal refresh counter is used a minimum of 8 CAS-before-RAS initialization cycles are required in stead of 8 RAS cycles.
- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max), and are assumed to be 5ns for all input signals. Input signal transition from 0V to 3V for AC timing.
- RAM port outputs are measured with a load equivalent to 1TTL load and 50pF.

DOUT Comparator level : VOH/VOL=2.0V/0.8V.

4. SAM port outputs are measured with a load equivalent to 1TTL load and 30pF.

DOUT comparator level:VOH/VOL=2.0/0.8V.


- Operation within the tRCD(max) limit insures that tRAC(max) can be met. The tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- 6. Assumes that tRCD  $\geq$  tRCD(max).
- This parameters define the time at which the output achieves the open circuit condition and are not referenced to VOH or VOL
- 8. twcs, tRwb, tCwb and tAwb are nonrestrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If tcwb ≥tcwb(min) and tRwb ≥tRwb(min) and tAwb ≥tAwb(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either tRCH or tRRH must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the WE leading edge in read-write cycles.
- 11. Operation within the tRAD(max) limit insured that tRAC(max) can be met. tRAD(max) is specified as a reference point only. If tRAD is greater than the

specified tRAD(max) limit, then access time is controlled by tAA.

 Power must be applied to the RAS and DT/OE input signals to pull them high before or at the same time as the Vcc supply is turned on. After power-up, initial status of chip is described below

| Pin or REGISTER     | STATUS       |
|---------------------|--------------|
| QSF                 | Hi-Z         |
| Color Registe       | Don't Care   |
| Write Mask Register | Don't Care   |
| Tap Pointer         | Invalid      |
| Stop Register       | Default Case |
| Wi/DQi              | Hi-Z         |
| SAM Port            | Hi-Z         |
| SQi                 | Hi-Z         |
|                     |              |

13. Recommended operating input condition.



Input pulse levels are from 0.0V to 3.0Volts. All timing measurements are referenced from VIL (max) and VIH(min) with transition time=5.0ns

- 14. Assume tT=3ns.
- Self refresh parameter (KM4216C/V256F) 512K cycle of burst refresh must be executed within 8ms before and after self-refresh in order to meet refresh specification.
- 16. tasc≥tcP(min) at normal cycle assume t⊤=2ns.
- 17. tASC<tcP(min) at normal cycle or any condition at Block write cycle assume  $t\tau$ =2ns.



# **DEVICE OPERATION**

The KM4216C/V256 contains 4,194,304 memory locations. Eighteen address bits are required to address a particular 16 bit word in the memory array. Since the KM4216C/V256 has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe (RAS), the column address strobe(CAS) and the valid row and courn address inputs.

Operation of the KM4216C/V256 begins by strobing in a valid row address with RAS while CAS remains high. Then the address on the 9 address input pins are changed from a row address to a column address and are strobed in by CAS. This the beginning of any KM4216C/V256 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationship. The cycle is terminated when both RAS and CAS have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time (trap) requirement.

## **RAS** and **CAS** Timing

The minimum  $\overrightarrow{RAS}$  and  $\overrightarrow{CAS}$  pulse widths are specified by tRAS(min) and tCAS(min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overrightarrow{RAS}$  low, it must not be aborted prior to satisfying the minimum  $\overrightarrow{RAS}$  and  $\overrightarrow{CAS}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overrightarrow{RAS}$  precharge time, tRP, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM4216C/V256 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirement, loss of data integrity can occur.

### **RAM Read**

A RAM read cycle is achieved by maintaining WB/WE high during a RAS,CAS cycle. The access time is normally specified with respect to the falling edge of RAS. But the access time also depends on the falling edge of CAS and on the valid column address transition.

If  $\overline{CAS}$  goes low before tRCD(max) and if the column address is valid before tRAD(max) then the access time to valid data is specified by tRAC. However, if  $\overline{CAS}$  goes low after tRCD(max) or the column address becomes valid after tRAD (max), access is specified by tCAC or tAA The KM4216C/V256 has common data I/O pins. The  $\overline{DT}/\overline{OE}$  has been provided so the output buffer can be precisely controlled. For data to appear at the outputs,  $\overline{DT}/\overline{OE}$  must be low for the period of time defined by tOEA.

### **Extended Data Out**

In the conventional RAM Read cycle, DOUT buffer is designed to make turn-off by the rising edge fo  $\overline{CAS}$ . The KM4216C/V256 offers an accelerated Fast Page Mode Cycle by eliminating output disable from  $\overline{CAS}$  high.

This is called Extended Data Output (or Hyper Page mode)

Data output are disabled at  $\overline{\text{WB}/\text{WE}}$ =low,  $\overline{\text{DT}/\text{OE}}$ =high and toFF time after  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are high. The toFF time is referenced from the rising edge of  $\overline{\text{RAS}}$  or  $\overline{\text{CAS}}$ , whichever occurs laters (See Figure 1). What the output buffer is disabling during  $\overline{\text{DT}/\text{OE}}$  = high is to use bank selection in the frame buffer memory using common I/O line. Read, write and read-modify-write cycles are available during the extended data out mode.




Figure 1. Extended Data Output Example



#### **Byte Write Operation**

The KM4216C/V256 has 2 write control pin, WBL/WEL and WBU/WEU, and offers asynchronous write operation with lower byte (Wo/DQo-Wr/DQ7) and upper byte (Wa/DQa-W15/DQ15). This is called Byte Write operation. This operation can be performed in RAM write, Block write, Load Mask register, and Load Color register.

#### **New Masked Write Per Bit**

The New Masked Write Per Bit cycle is achieved by maintaining  $\overline{CAS}$  high and  $\overline{WB}/\overline{WE}$  and DSF low at the falling edge of  $\overline{RAS}$ . The mask data on the Wo/DQo-W15/DQ15 pins are latched into the write mask register at the falling edge of  $\overline{RAS}$ . When the mask data is low, writing is inhibited into the RAM and the mask data is high, data is written into the RAM.

The mask data is valid for only one cycle. Mask data must be provided in every write cycle that a masking operation is desired.

The Early Write cycle is achieved by  $\overline{WB}/\overline{WE}$  low before  $\overline{CAS}$  falling and the Late Write cycle is achieved by  $\overline{WB}/\overline{WE}$  low after  $\overline{CAS}$  falling. During the Early or Late Write cycle, input data through Wo/DQo ~W15/DQ15 must keep the set-up and hold time at the falling edge of  $\overline{CAS}$  or  $\overline{WB}/\overline{WE}$ .

If  $\overline{\text{WBL}/\text{WEL}}$  and  $\overline{\text{WBU}/\text{WEU}}$  is high at the falling edge of  $\overline{\text{RAS}}$ , no masking operation is performed (see Figure2, 3). And If  $\overline{\text{WBL}/\text{WEL}}$  is high during  $\overline{\text{CAS}}$  low, write operation of lower byte do not perform and if  $\overline{\text{WBU}/\text{WEU}}$  is high, write operation of upper byte do not execute.




Figure 2. Byte Write and New Masked Write Cycle Example 1. (Early Write & Late Write)



#### Load Mask Register(LMR)

The Load Mask Register operation loads the data present on the Wi/DQi pins into the Mask Data Register at the falling edge of CAS or WB/WE.

The LMR cycle is performed if DSF high, WB/WE high at the RAS falling edge and DSF low at the CAS falling edge. If an LMR is done, the KM4216C/V256 are set to old masked write mode.

#### **Old Masked Write Per Bit**

This mode is enabled through the Load Mask Register (LMR) cycle. If an LMR is done, all Masked write are Old

Masked Write Per Bit and the I/O mask data will be provided by the Mask Data Register (See Figure 4.)

The mask data is applied in the same manner as in New Masked write Per Bit mode.

Mask Data Register's content is changed by the another LMR. To reset the device back to the New Masked write mode, CBRR (CBR refresh with option reset) cycle must be performed. After power-up, the KM4216C/V256 initializes in the New Masked write mode.




Figure 3. Byte Write and New Masked Write Cycle Example 2.






Figure 4. New Masked Write Cycle and Old Masked Write Cycle Example

### **Fast Page Mode**

The KM4216C/V256 has Fast Page mode capability provides high speed read, write or read-modify-write access to all memory locations within a selected row. In this cycle, read, write, read-modify write, and block write cycles can be mixed in any order.

In one RAS cycle, 512 word memory cells of the

same row address can be accessed. While RAS is held low to maintain the row address, CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.



# Load Color Register(LCR)

A Load Color register cycle is performed by keeping DSF high on the both falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ . Color data is loaded in the falling edge of  $\overline{CAS}(early write)$  or  $\overline{WE}(late write)$  via the Wo/DQo-W7/DQ7(Lower Byte), Ws/DQs-W15/DQ15 (Upper Byte) pins. This data is used in Block Write cycles and remains unchanged until the next Load Color Register Cycle.

### **Block Write**

In a Block write cycle 8 adjacent column locations can be written simultaneously with the same data, resulting be written simultaneously with the same data, resulting in fast screen fills of the same color.

First, the internal 16-bit Color Register must be loaded with the data to be written by performing a Load Color Register(LCR) cycle. When a Block Write cycle is performed, each bit of the Color Register is written into 8 adjacent locations of the same row of each corresponding bit plane(16). This result in a total of 128-bits being written in a single Block write cycle compared to 16-bits in a normal write cycle.

The Block write cycle is performed if DSF is low at the falling edge of RAS and high at the falling edge of CAS.




Figure 5. Block Write Scheme




**Address Lines**: The row address is latched on the falling edge of  $\overline{RAS}$ .


Since 8 columns are being written at a time, the minimum increment required for the column address is latched on the falling edge of  $\overline{CAS}$ , the 3 LSBs, A0, A1, and A2 are ignored and only bits (A3-A8) are used to define the location of the first bit out of the eight to be written.

**Data Lines:** On the falling edge of  $\overline{CAS}$ , the data on the W<sub>0</sub>/DQ<sub>0</sub>-W<sub>15</sub>/DQ<sub>15</sub> pins provide column mask data. That is, for each of the eight bits in all 16 -bitsplanes, writing of Color Register contents can be inhibited. For example, if W<sub>0</sub>/DQ<sub>0</sub>=1 and W<sub>1</sub>/DQ<sub>1</sub>=0, then the Color Register contents will be written into the first bit out of the eight, but the second remains unchanged. Fig. 5 shows the correspondence of each data line to the column mask bits.

A Masked Block Write cycle is identical to a New/old Masked Write-Per-bit cycle except that each of the 16bit planes being masked is operating on 8 column locations instead of one.

To perform a Masked Block Write cycle, both DSF and WB/WE must be low at the falling edge of RAS. DSF must be high on the falling edge of CAS. In new mask mode, Mask data is latched into the device via the Wo/DQ0~W15/DQ15 pins on the falling edge of RAS and needs to be re-entered for every new RAS cycle. In old mask mode, I/O mask data will be provided by the Mask Data Register.







#### Data Output

The KM4216C/V256 has three state output buffer Controlled by  $\overline{DT}/\overline{OE}$  and  $\overline{CAS}/\overline{RAS}$ . If  $\overline{DT}/\overline{OE}$  is high when  $\overline{CAS}$  and  $\overline{RAS}$  low, the output state is in high impedance (High-z). In any cycle, the output goes low impedance state after tcLz of the first  $\overline{CAS}$  falling edge. Invalid data may be present at the output duing the time after tcLz and the valid data appears at the output. The timing parameter tRAC, tCAC and tAA specify when the valid data will be present at the output.

#### Refresh

The data in the KM4216C/V256 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8 ms. Any operation cycle performed in the RAM refreshes the 8192 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

**RAS-Only Refresh:** This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 512 row address(Ao-As).

**CAS-Before-RAS Refresh:** The KM4216C/V256 has CAS-before-RAS on chip refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set up time (tcsR) before RAS goes low, the on chip refresh circuitry is enabled. An internal refresh operatian occurs automatically. The refresh address is supplied by the on chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

The KM4216C/V256 has 3 type CAS-before-RAS refresh operation ; CBRR, CBRN, CBRS

CBRR (CBR Refresh with option reset) is set if DSF low at the RAS falling edge. This mode initiates to change from old masked write to new masked write cycle, and reset stop register to default values

CBRN (CBR refresh without reset) is set if DSF high when WBL/WEL and WBU/WEU is high at the falling edge of RAS and simply do only refresh operation.

CRRS(CBR Refresh with stop register set) cycle is set if DSF high when WBL/WEL or WBU/WEU is low and this mode is to set stop register's value.

**Hidden Refresh:** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM4216C/V256 hidden refresh cycle is actually a CAS-beford-RAS refresh cycle within an extended read cycle. The refresh row address is the provided by the on-chip refresh address counter.

Self Refresh (Only KM4216C/V256F): The Self Refresh is CAS-before-RAS refresh to be used for longer periods of standby, such as a battery back-up. The initialization cycle of Self Refresh can be used by cycle named CBRN, CBRR, CBRS, If RAS is low more than 100 $\mu$ s at the condition of CBR, Self Refresh function is accomplished. In this state, the external refresh address do not need to supply additionally on chip because the refresh counter on chip gives that addresses needed to refresh. Please note that the ending point of Self Refresh is when RAS and CAS is high and thes of Self Refresh is the time reguiring to complete the last refresh of Self Refresh.

**Other Refresh Methods**: It is also possible to refresh the KM4216C/V256 by using read, write or readmodify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.



\*: Don't care

### **DEVICE OPERATIONS** (Continued)

| Table 1. Truth | 1 Table for | Transfer | Operation |
|----------------|-------------|----------|-----------|
|----------------|-------------|----------|-----------|

|     | RAS   | S Falling E | dgd |    | Function            | Transfer  | Transfer |
|-----|-------|-------------|-----|----|---------------------|-----------|----------|
| CAS | DT/OE | WB/WE       | DSF | SE | Function            | Direction | Data Bit |
| н   | L     | н           | L   | *  | Read Transfer       | RAM→SAM   | 512 × 16 |
| н   | L     | н           | н   | *  | Split Read Transfer | RAM→SAM   | 256 × 16 |

#### **Transfer Operation**

Transfer operation is initiated when  $\overline{\text{DT}}/\overline{\text{OE}}$  is low at the falling edge of  $\overline{\text{RAS}}$ . The state of DSF when  $\overline{\text{RAS}}$  goes low is used to select between normal transfer and split transfer cycle. Each of the transfer cycle is described in the truth table for transfer operation. (Table 1).

### Read Transfer (RT)

The Read Transfer operation is set if DT/OE is low, WB/WE is high, and DSF is low at the falling edge of RAS. The row address bits in the read transfer cycle indicate which sixteen 512 bit DRAM row portions are transferred to the sixteen SAM data register portions. The column address bits indicate the start address of the SAM Registers when SAM data read operation is performed. If MSB of column address is low during Read transfer operation. the QSF state will be set low level and this indicates the start address of SAM register is present at lower half of SAM port. (If A8 is high. QSF will be high and means the start address is in upper half). Read Transfer may be accomplished in two ways. If the transfer is to be synchronized with the SC, DT/OE is taken high after CAS goes low. This is usually called "Real Time Read Transfer". Note that the rising edge of DT/OE must be Synchronized with the rising edge of SC (tTSL/tTSD) to retain the continuity of serial read data output. If the transfer does not have to be synchronized with SC, DT/OE may go high before CAS goes low and the actual data transfer will be timed internally.

### Split Read Transfer (SRT)

In a graphic system, if data has to be transferred from DRAM to SAM while in the middle of a display line, the only way to do this seamlessly is by performing a Real Time Read Transfer cycle. However, this cycle has many critical timing restrictions (between SC,  $\overline{\text{DT}}/\overline{\text{OE}}$ , RAS and  $\overline{\text{CAS}}$ ) because the transfer has to occur at the first rising edge of  $\overline{\text{DT}}/\overline{\text{OE}}$ .

The Split Read Transfer cycle elinimates the need for this critical transfer timing, thereby simplifying system design. This is accomplished by dividing the SAM port into 2 halves of 256 bits each. A Split Read Transfer loads only the lower or upper half. While data is being serially read from one half of the SAM register, new RAM data can be transferred to the other half. Since transfer timing is controlled internally, there is no timing restriction between  $\overline{\text{DT}}/\overline{\text{OE}}$  and  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , SC.

A normal Read Transfer cycle must be executed before performing a Split Read Transfer to set the state of QSF. A Split Read Transfer cycle is initiated by keeping DSF and  $\overline{WB}/WE$  high and  $\overline{DT}/\overline{OE}$  low at the falling edge of RAS.

2



**Address:** The row address is latched in the falling edge of  $\overline{RAS}$ . The column address defined by (A<sub>0</sub>~A<sub>7</sub>)defines the starting address of the SAM port from which data will begin shifting out. Column address pin A<sub>8</sub> is a "Don't care".

The QSF pin indicates which SAM half is shifting out serial data (0=Lower, 1= Upper). A split Read Transfer will load data into the other half. The state of the QSF output changes when the SAM address counter reaches a split SAM boundary (e.g.255th or 511th bit).

Example of SRT applications are shown in Fig.7 through Fig. 10

The normal usage of Split Read Transfer cycle is described in Fig.7. When Read Transfer is executed, data from X1 row address is fully transferred to the SAM port and Serial Read is started from 0 (Tap

address). If SRT is performed while data is being serially read from lower half SAM, data from X<sub>2</sub> row address is transferred to upper half SAM. The Tap address of SRT is loaded after the boundary location of lower half SAM(255th SC) is accessed and the QSF state is changed into high level at the rising edge of 255th SC. Note that in this case "256+Y0" Tap address instead of "Y0" is loaded.

The another example of SRT cycle is described in Fig.8 When Serial Read is performed after executing RT and SRT in succession, the data accessed by first SC is the data of RT Tap address. Serial data access from the starting address given by SRT cycle is performed after the data of RT to lower boundary (255th SC) is completed. Fig. 9 and 10 are the example of abnormal SRT cycle.




Figure 7. Split Read Transfer Normal Usage (Case1)



If SRT1 and SRT2 are performed in succession before accessing the boundary like Fig.9, the data transferred by SRT2 overwrite the data transferred by SRT1, so that data followed by SRT2 will be remain in the upper half SAM. The Serial Read after lower boundary 255th SC is started from the starting address given by SRT2 cycle. The Fig. 10 indicates that SRT cycle is not performed until Serial Read is completed to the boundary 511, therefore accessed data from 0 address corresponds to the old data transferred by RT. Note that there is not allowed period of SRT cycle. Since a SRT cycle must be ended before tsTH and started after tsTs, a split transfer is not allowed during tsTH+ tsTs(See Figure 11.)

A split Read Transfer does not change the direction of the SAM I/O port.




Figure 8. Split Read Transfer Normal Usage (Case 2)



2




Figure 9. Split Read Transfer Abnormal Usage (Case 1)




Figure 10. Split Read Transfer Abnormal Usage (Case 2)






Figure 11. Split Transfer Cycle Limitation Period

### **Programmable Split SAM**

In split SAM mode, SAM is divided into the lower half and the upper half.

After the last address of each half SAM(255 or 511) is accessed, the access will be changed one half of the SAM to the other half (at the loaded TAP address). This last address is called Stop Pairt

This last address is called Stop Point.

The KM4216C/V256 offers user-programmable Stop Point. The Stop Points and size of the resulting partitions are shown in Table 2. The Stop Points are set by performing CBRS cycle. The CBRS cycle's condition is WBL/WEL or WBU/WEU low, DSF high at the falling edge of RAS in CBR cycle and the Stop Point is determined by row address entering at this time.

The Stop Point will not become valid until a SRT cycle is done. The Stop Point do not effect to SAM in normal RT, RRT cycle.

In Figure 12. programmable split SAM operation is shown. If a SRT cycle was done before the partition boundary (383), the access will jump to the TAP address(70) of the next half. Otherwise, the access will continue in the same half until a SRT occurs or the SAM half boundary (255, 511).

Note that the Stop Point may be changed at any time by performing another CBRS, and new Stop Point will not be valid until a SRT is performed. To reset Stop Point, CBRR cycle must be performed. CBRR is a CBR cycle with DSF low at the falling edge of RAS. The CBRR wil take effect immediately; it does not require a SRT to become active valid.

Table 2. Stop Point Setting Address

| Stop Register= Store Address of Serial Access |                                           |    |            |        |            |            |       |
|-----------------------------------------------|-------------------------------------------|----|------------|--------|------------|------------|-------|
| Use on the Split Transter Cycle               |                                           |    |            |        |            |            |       |
|                                               | Stop Pointer Set $\rightarrow$ CBRS Cycle |    |            |        |            |            |       |
| Number                                        |                                           | St | op P       | oint s | Settir     | ια Ασ      | dress |
| of stop                                       | Partition                                 |    |            |        |            |            |       |
| Points/Half                                   |                                           | A8 | <b>A</b> 7 | A6     | <b>A</b> 5 | <b>A</b> 4 | Аз~Ао |
| 1                                             | (1×256)×2                                 | х  | 1          | 1      | 1          | 1          | x     |
| 2                                             | (2×128)×2                                 | x  | 0          | 1      | 1          | 1          | x     |
| 4                                             | (4×64)×2                                  | x  | 0          | 0      | 1          | 1          | x     |
| 8                                             | (8×32)×2                                  | x  | 0          | 0      | 0          | 1          | x     |
| 16                                            | (16×16)×2                                 | x  | 0          | 0      | 0          | 0          | x     |
|                                               |                                           |    |            |        |            |            |       |

\*Other Case=Inhibit X=Don't Care







Figure 12. Programmable Split SAM operation



# PRELIMINARY CMOS VIDEO RAM

# TIMING DIAGRAMS


# **READ CYCLE**











# FAST PAGE MODE READ CYCLE (Extended Data Out)

Don't Care



# Truth Table for Write Cycle(1)

|                               |           | RAS |            | CAS | CAS or WBL(U)/WEL(U) |  |
|-------------------------------|-----------|-----|------------|-----|----------------------|--|
| FUNCTION                      | *1        | *2  | *3         | *4  | *5                   |  |
|                               | WBL/WEL   | DSF | Wi/DQi (3) | DSF | Wi/DQi               |  |
|                               | (WBU/WEU) |     | (New Mask) |     |                      |  |
| Normal write                  | 1         | 0   | ×          | 0   | Write Data           |  |
| Masked Write                  | 0         | 0   | Write Mask | 0   | Masked Write Data    |  |
| Block Write (No I/O Mask) (4) | 1         | 0   | ×          | 1   | Column Mask          |  |
| Masked Block Write (4)        | 0         | 0   | Write Mask | 1   | Column Mask          |  |
| Load Mask Data Register (2)   | 1         | 1   | ×          | 0   | Write Mask Data      |  |
| Load Color Register           | 1         | 1   | ×          | 1   | Color Data           |  |

Note:

- (1) Reference truth table to determine the input signal states of \*1, \*2, \*3, \*4, and \*5 for the write cycle timing diagram on the following pages
- (2) Old Mask data load
- (3) Function table for Old Mask and New Mask

| IF       |     | *1      |         | *3     | Note                           |  |
|----------|-----|---------|---------|--------|--------------------------------|--|
|          |     | WBL/WEL | WBU/WEU | Wi/DQi |                                |  |
|          |     | 0       | 0       | ×      | Write using mask register data |  |
|          | Yes | 0       | 1       | ×      | (Old Mask Data)                |  |
| LMR      |     | 1       | 0       | ×      |                                |  |
| Cycle    |     | 1       | 1       | ×      | Non Masked Write               |  |
| Executed |     | 0       | 0       | Write  | Write using New Mask Data      |  |
|          | No  | 0       | 1       | Mask   | Wi/DQi=0 Write Disable         |  |
|          |     | 1       | 0       |        | Wi/DQi=1 Write Enable          |  |
|          |     | 1       | 1       | ×      | Non Masked Write               |  |


 $\times$  : Don't Care

#### (4) Function Table for Block Write Column Mask

| c  | olum  | n  |            | *5           |               | IF                   |  |
|----|-------|----|------------|--------------|---------------|----------------------|--|
| A  | ddres | S  | Lower But  | Linner Dute  | Wi/DQi=0      | N/1/DO: 4            |  |
| A2 | A1    | A0 | Lower Byte | e Upper Byte |               | Wi/DQi=1             |  |
| 0  | 0     | 0  | Wo/DQo     | W8/DQ8       |               |                      |  |
| 0  | 0     | 1  | W1/DQ1     | W9/DQ9       |               |                      |  |
| 0  | 1     | 0  | W2/DQ2     | W10/DQ10     |               | Color Register Data  |  |
| 0  | 1     | 1  | W3/DQ3     | W11/DQ11     | No Change the | are Write to the     |  |
| 1  | 0     | 0  | W4/DQ4     | W12/DQ12     | Internal Data | Corresponding Column |  |
| 1  | 0     | 1  | W5/DQ5     | W13/DQ13     |               | Address Location     |  |
| 1  | 1     | 0  | W6/DQ6     | W14/DQ14     |               |                      |  |
| 1  | 1     | 1  | W7/DQ7     | W15/DQ15     |               |                      |  |



# EARLY WRITE CYCLE




Don't Care

.

Note : In Block write cycle, only column address A3~A8 are used.



# LATE WRITE CYCLE




Note : In Block write cycle, only column address A3~A8 are used.



311


# KM4216C256/L/F, KM4216V256/L/F

# **READ-WRITE/READ-MODIFY-WRITE CYCLE**



Note : In Block write cycle, only column address A3~A8 are used.







## FAST PAGE MODE READ/WRITE CYCLE (Extended Data Out)








# FAST PAGE MODE EARLY WRITE CYCLE





# KM4216C256/L/F, KM4216V256/L/F






Note : In Block write cycle, only column address A3~A8 are used.



# RAS ONLY REFRESH CYCLE








# KM4216C256/L/F, KM4216V256/L/F


# HIDDEN REFRESH CYCLE







# CAS-BEFORE-RAS REFRESH CYCLE




Don't Care

# CAS-BEFORE-RAS REFRESH CYCLE FUNCTION TABLE

| FUNCTION                                         | CODE | LOGIC STATES |   |              |  |
|--------------------------------------------------|------|--------------|---|--------------|--|
|                                                  | CODE | A            | В | С            |  |
| CAS-BEFORE-RAS REFRESH CYCLE (Reset All Options) | CBRR | X            | 0 | x            |  |
| CAS-BEFORE-RAS REFRESH CYCLE (Stop Register Set) | CBRS | 0            | 1 | STOP Address |  |
| CAS-BEFORE-RAS REFRESH CYCLE (No Reset)          | CBRN | 1            | 1 | X            |  |



## CAS-BEFORE-RAS SELF REFRESH CYCLE




\*CBR SELF REFRESH CYCLE IS APPLICABLE WITH CBRR, CBRS, OR CBRN CYCLE




SAMSUNG

# CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



# **READ TRANSFER CYCLE**


SAMSUNG



321

# KM4216C256/L/F, KM4216V256/L/F


# REAL TIME READ TRANSFER CYCLE



Note: SE=VIL





### SPLIT READ TRANSFER CYCLE




324

SERIAL READ CYCLE ( $\overline{SE} = V_{IL}$ )





SAMSUNG



# PRELIMINARY CMOS VIDEO RAM


Units: Millimeters

# PACKAGE DIMENSIONS


SAMSUNG

ELECTRONICS

### 64 Pin Plastic Shrink Small Out Line Package



70(64) Pin Plastic Thin Small Out Line Package (Type II Forward)



2

# $256K \times 16$ Bit CMOS Video RAM

# FEATURES

- Dual port Architecture 256K  $\times$  16 bits RAM port
- 512 imes 16 bits SAM port
- Performance range:

| Parameter   | Speed         | -6    | -70   | -80   |
|-------------|---------------|-------|-------|-------|
| RAM access  | s time (trac) | 60ns  | 70ns  | 80ns  |
| RAM access  | s time (tcac) | 15ns  | 20ns  | 20ns  |
| RAM cycle t | ime (tRC)     | 110ns | 130ns | 150ns |
| RAM page    | KM4216C257    | 40ns  | 45ns  | 50ns  |
| cycle (tPC) | KM4216V257    | 40ns  | 45ns  | 50ns  |
| SAM access  | s time(tsca)  | 15ns  | 17ns  | 20ns  |
| SAM cycle t | ime (tscc)    | 18ns  | 20ns  | 25ns  |
| RAM active  | KM4216C257    | 120mA | 110mA | 100mA |
| current     | KM4216V257    | 110mA | 100mA | 90mA  |
| SAM active  | KM4216C257    | 50mA  | 45mA  | 40mA  |
| current     | KM4216V257    | 40mA  | 35mA  | 30mA  |

- Fast Page Mode
- RAM Read, Write, Read-Modify-Write
- Serial Read (SR)
- · Read / Real time read transfer (RT, RRT)
- Split Read Transfer with Stop Operation (SRT)
- 2 CAS Byte/Word Read/Write Operation
- 8 Column Block Write (BW) and Write-per-Bit with Masking Operation (New and Old Mask)
- CAS-before-RAS, RAS-only and Hidden Refresh
- Common Data I/O Using three state RAM Output control
- All Inputs and Outputs TTL Compatible
- Refresh: 512 Cycle/8ms
- Single + 5V  $\pm$  10% Supply Voltage (KM4216C257)
- Single + 3.3V  $\pm$  10% Supply Voltage (KM4216V257)
- · Plastic 64-Pin 525 mil SSOP (0.8mm pin pitch)
- Plastic 70-pin 400mil TSOP II(0.65mm pin pitch) (Forward and Reverse Type)
- Device Options
   Part Marking

L

- -. Low Power Dissipation Extended CBR Refresh (64ms)
- -. Low Low Power Dissipation
- Self Refresh (128ms)
- Low Vcc(3.3V) Part Name: KM4216V257

# **GENERAL DESCRIPTION**

The Samsung KM4216C/V257 is a CMOS 256K  $\times$  16 bit Dual Port DRAM. It consists of a 256K  $\times$  16 dynamic random access memory (RAM) port and 512  $\times$ 16 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 bit rows of 8192 bits. It operates like a conventional  $256K \times 16$  CMOS DRAM. The RAM port has a write per bit mask capability. Data may be written with New and Old Mask. The RAM port has a Fast Page mode access, 2 CAS Byte/word Read/write operation and Block Write capabilities.

The SAM port consists of sixteen 512 bit high speed shift registers that are connected to the RAM array through a &192 bit data transfer gate The SAM port has serial read capability.

Data may be internally transferred from the RAM to SAM ports using read, and programmable (Stop Register) Split Transfers.

Refresh is accomplished by familiar DRAM refresh modes. The KM4216C/V257 supports  $\overrightarrow{RAS}$ -only, Hidden, and  $\overrightarrow{CAS}$ -before- $\overrightarrow{RAS}$  refresh for the RAM port. The SAM port does not require refresh.

All inputs and I/O's are TTL level compatible. All address lines and data inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.


| Pin Name   |             | Pin Function                 |  |
|------------|-------------|------------------------------|--|
| SC         |             | Serial Clock                 |  |
| SQ0-       | SQ15        | Serial Data Output           |  |
| DT/O       | Ê           | Data Transfer/Output Enable  |  |
| CASL       | -,          | Column Address Strobe        |  |
| CASU       | Ĵ           | (Lower /Upper)               |  |
| RAS        |             | Row Address Strobe           |  |
| WB/WE      |             | Write Per Bit/Write Enable   |  |
| Wo/D       | Q0-W15/DQ15 | Data Write Mask/Input/Output |  |
| SE         |             | Serial Enable                |  |
| Ao-Aa      | 3           | Address Inputs               |  |
| DSF        |             | Special Function Control     |  |
| Vcc        | KM4216C257  | Power (+5V)                  |  |
| KM4216V257 |             | Power (+3.3V)                |  |
| Vss        |             | Ground                       |  |
| QSF        | 14.1        | Special Flag Out             |  |
| N.C        |             | No Connection                |  |



## **PIN CONFIGURATION (TOP VIEWS)**

SAMSUNG


**ELECTRONICS** 



2

# KM4216C257/L/F, KM4216V257/L/F

# FUNCTIONAL BLOCK DIAGRAM





# **FUNCTION TRUTH TABLE**

| Mnemonic   |     | RAS   | <u>م</u> _ |     | CAS     | Add     | ress | D   | Qi Input | Reg     | ister | <b>_</b>            |
|------------|-----|-------|------------|-----|---------|---------|------|-----|----------|---------|-------|---------------------|
| Code       | CAS | DT/OE | WE         | DSF | DSF     | RAS     | CAS  | RAS | CAS/WE   | Mask    | Color | Function            |
| CBRS       | 0   | ×     | 0          | 1   | -       | Stop    | -    | ×   | -        | -       | -     | CBR Refresh/ Stop   |
| (Note 1.3) |     |       |            |     |         | (Note4) |      |     |          |         |       | (No reset)          |
| CBRN       | 0   | ×     | 1          | 1   | -       | ×       | -    | ×   | -        | -       | -     | CBR Refresh         |
| (Note 1)   |     |       |            |     |         |         |      |     |          |         |       | (No reset)          |
| CBRR       | 0   | ×     | ×          | 0   | -       | ×       | -    | ×   | -        | -       | -     | CBR Refresh         |
| (Note 1)   |     |       |            |     |         |         |      |     |          |         |       | (Option reset)      |
| ROR        | 1   | 1     | ×          | 0   |         | ROW     | -    | ×   | _        | -       | -     | RAS-only Refresh    |
| RT         | 1   | 0     | 1          | 0   | ×       | ROW     | Тар  | ×   | ×        | -       | -     | Read Transfer       |
| SRT        | 1   | 0     | 1          | 1   | ×       | ROW     | Тар  | ×   | ×        | -       | -     | Split Read Transfer |
| RWM        | 1   | 1     | 0          | 0   | 0       | ROW     | Col. | WMi | Data     | Use     | -     | Masked write        |
|            |     |       |            |     |         |         |      |     |          |         |       | (New/Old Mask)      |
| BWM        | 1   | 1     | 0          | 0   | 1       | ROW     | Col. | WMi | Column   | Use     | Use   | Masked Block Write  |
|            |     |       |            |     |         |         |      |     | Mask     |         |       | (New/Old Mask)      |
| RW         | 1   | 1     | 1          | 0   | 0       | ROW     | Col. | ×   | Data     | -       | -     | Read or Write       |
|            |     |       |            |     | (Note6) |         |      |     |          |         |       |                     |
| BW         | 1   | 1     | 1          | 0   | 1       | ROW     | Col. | ×   | Column   | -       | Use   | Block Write         |
|            |     |       |            |     |         |         |      |     | Mask     |         |       |                     |
| LMR        | 1   | 1     | 1          | 1   | 0       | ROW     | ×    | ×   | WMi      | Load    | -     | Load (Old) Mask     |
| (Note 2)   |     |       |            |     |         | (Note7) |      |     |          | (Note5) |       | Register set Cycle  |
| LCR        | 1   | 1     | 1          | 1   | 1       | ROW     | ×    | ×   | Color    |         | Load  | Load Color Register |
|            |     |       |            |     |         | (Note7) |      |     |          |         |       |                     |

X: Don't Care, - : Not Applicable, Tap:SAM Start (Column) Address, WMi : Write Mask Data (i=0~15) RAS only refresh does not reset Stop or LMR functions.

Notes:

- (1) CBRS, CBRN and CBRR all perform CAS-before-RAS refresh cycles. CBRR is used to reset all options and either CBRS or CBRN is used to continue to refresh the RAM without clearing any of the options.
- (2) After LMR cycle, RWM and BWM use old mask. (Use CBRR reset to new mask, CBRS or CBRN to perform CASbefore-RAS refresh while using Old mask)
- (3) After CBRS Cycle, SRT use STOP Register as a boundary address.
- (4) Stop defines the column on which shift out moves to the other half of the SAM.
- (5) After LMR, Mask Register is only changed by the another LMR or CBRR cycle.
- (6) In the case of read cycle, DSF is don't care
- (7) The ROW that is addressed will be refreshed, but a ROW address is not reguired.



# **ABSOLUTE MAXIMUM RATINGS\***

| ltem                               |           | Ra           | Unit            |      |
|------------------------------------|-----------|--------------|-----------------|------|
| hem                                | Symbol    | KM4216C257   | KM4216V257      | Unit |
| Voltage on Any Pin Relative to Vss | VIN, VOUT | -1 to + 7.0  | -0.5 to Vcc+0.5 | v    |
| Voltage on Supply Relative to Vss  | Vcc       | -1 to + 7.0  | -0.5 to +4.6    | v    |
| Storage Temperature                | Tstg      | -55 to + 150 | 55 to +150      | °C   |
| Power Dissipation                  | PD        | 1            | 0.6             | w    |
| Short Circuit Output Current       | los       | 50           | 50              | mA   |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### RECOMMENDED OPERATING CONDITIONS (Voltage reference to Vss, TA=0 to 70°C)

| Item               | 0 mb d | K    | M4216C2 | 257    | ĸ    | 11  |         |      |
|--------------------|--------|------|---------|--------|------|-----|---------|------|
|                    | Symbol | Min  | Тур     | Max    | Min  | Тур | Max     | Unit |
| Supply Voltage     | Vcc    | 4.5  | 5.0     | 5.5    | 3.0  | 3.3 | 3.6     | v    |
| Ground             | Vss    | 0    | 0       | 0      | 0    | 0   | 0       | v    |
| Input High Voltage | Ин     | 2.4  | -       | Vcc+1V | 2.0  |     | Vcc+0.3 | ٧    |
| Input Low Voltage  | VIL    | -1.0 | -       | 0.8    | -0.3 |     | 0.8     | ٧    |

# INPUT/OUTPUT CURRENT (Recommended operating conditions unless otherwise noted.)

| Item                                                                                                          | Symbol | Min | Max | Unit |
|---------------------------------------------------------------------------------------------------------------|--------|-----|-----|------|
| Input Leakage Current (Any Input $0 \le V_{IN} \le V_{CC}+0.5(0.3*1)$ all other pins not under test=0 volts). | lı.    | -10 | 10  | μA   |
| Output Leakage Current (Data out is disabled,<br>0V≤Vouт≤Vcc)                                                 | lol    | -10 | 10  | μA   |
| Output High Voltage Level<br>(RAM Іон=-2mA, SAM Іон=-2mA)                                                     | Vон    | 2.4 | -   | v    |
| Output Low Voltage Level<br>(RAM IoL=2mA, SAM IoL=2mA)                                                        | Vol    | _   | 0.4 | v    |

Note) \*1 : KM4216V257

# CAPACITANCE (Vcc=5V, f=1MHz, Ta=25°C)

| Item                                                    | Symbol | Min | Max | Unit |
|---------------------------------------------------------|--------|-----|-----|------|
| Input Capacitance (Ao~A8)                               | CIN1   | 2   | 6   | pF   |
| Input Capacitance (RAS, CAS, WB/WE, DT/OE, SE, SC, DSF) | CIN2   | 2   | 7   | pF   |
| Input/Output Capacitance (Wo/DQ0~W15/DQ15)              | CDQ    | 2   | 7   | pF   |
| Output Capacitance (SQ0~SQ15, QSF)                      | Csq    | 2   | 7   | pF   |



# **DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless other wise noted)

|                                                                                |           | <u> </u> | KN           | 4216C | 257 | K   | /4216V2 | 257 |      |
|--------------------------------------------------------------------------------|-----------|----------|--------------|-------|-----|-----|---------|-----|------|
| Parameter (RAM Port)                                                           | SAM port  | Symbol   | -6           | -7    | -8  | -6  | -7      | -8  | Unit |
| Operating Current*1                                                            | Standby*4 | ICC1     | 120          | 110   | 100 | 110 | 100     | 90  | mA   |
| (RAS and CAS cycling @ trc=min)                                                | Active    | ICC1A    | 160          | 145   | 130 | 140 | 125     | 110 | mA   |
| Standby Current                                                                | Standby*4 | ICC2     | 10           | 10    | 10  | 10  | 10      | 10  | mA   |
| (RAS, CAS, DT/OE, WB/WE=VIH                                                    | Active    | ICC2A    | 50           | 45    | 40  | 40  | 35      | 30  | mA   |
| DSF=VIL)                                                                       | Standby*4 | Icc2C*2  | 200          | 200   | 200 | 200 | 200     | 200 | μA   |
|                                                                                | Standby*4 | Icc2C*3  | 150          | 150   | 150 | 150 | 150     | 150 | μA   |
| RAS Only Refresh Current*1                                                     | Standby*4 | Іссз     | <u>,</u> 120 | 110   | 100 | 110 | 100     | 90  | mA   |
| (CAS-VIH, RAS cycling @trc=min                                                 | Active    | ІссзА    | 160          | 145   | 130 | 140 | 125     | 110 | mA   |
| Fast Page Mode Current*1                                                       | Standby*4 | ICC4     | 110          | 100   | 90  | 100 | 90      | 80  | mA   |
| (RAS=VI∟, CAS Cyciing @tPc=min                                                 | Active    | ICC4A    | 150          | 135   | 120 | 130 | 115     | 110 | mA   |
| CAS Before-RAS Refresh Current*1                                               | Standby*4 | ICC5     | 120          | 110   | 100 | 110 | 100     | 90  | mA   |
| (RAS and CAS Cycling @trc=min                                                  | Active    | ICC5A    | 160          | 145   | 130 | 140 | 125     | 110 | mA   |
| Data Transfer Current *1                                                       | Standby*4 | ICC6     | 140          | 130   | 120 | 130 | 120     | 110 | mA   |
| (RAS and CAS Cycling @t <sub>RC</sub> =min)                                    | Active    | ICC6A    | 180          | 165   | 150 | 160 | 145     | 130 | mA   |
| Block Write Cycle Current *1                                                   | Standby*4 | ICC7     | 120          | 110   | 100 | 110 | 100     | 90  | mA   |
| (RAS and CAS Cycling @trc=min)                                                 | Active    | ICC7A    | 160          | 145   | 130 | 140 | 125     | 110 | mA   |
| Color Register Load Current *1                                                 | Standby*4 | ICC8     | 110          | 90    | 80  | 90  | 80      | 70  | mA   |
| (RAS and CAS Cycling @trc=min)                                                 | Active    | Icc8A    | 140          | 125   | 110 | 120 | 105     | 90  | mA   |
| Battery Back Up Current *2                                                     |           |          |              |       |     |     |         |     |      |
| CAS=CAS Before RAS Refresh                                                     |           |          |              |       |     |     |         |     |      |
| Cycling or ≤Vı∟                                                                | Standby*4 | ICC9     | 300          | 300   | 300 | 300 | 300     | 300 | μA   |
| $\overrightarrow{RAS}$ =tRAS(min) to 1 $\mu$ s                                 |           |          |              | i     |     |     |         |     |      |
| tRC=125 µs (64ms for 512 rows)                                                 |           | •        |              |       |     |     |         |     |      |
| DT/OE, WB/WE, DSF≥V⊮ or≤VI∟                                                    |           |          |              |       |     |     |         |     |      |
| Self Refresh Current *3                                                        |           |          |              |       |     |     |         |     |      |
| $\overline{RAS}, \overline{CAS} \le 0.2V(128ms \text{ for } 512 \text{ rows})$ |           |          |              |       |     |     |         |     |      |
| DT/OE, WB/WE, A₀~A8, DSF≥Vcc -                                                 | Standby*4 | ICC10    | 250          | 250   | 250 | 250 | 250     | 250 | μA   |
| 0.2v or≤0.2V                                                                   |           |          |              |       |     |     |         |     |      |
| DQ0~15=Vcc-0.2V, 0.2V or OPEN                                                  |           |          |              |       |     |     |         |     |      |

Note \*1 Real values dependent on output loading and cycle rates. Specified values are obtained with the output open, Icc is specified as average current.

In Icc1, Icc3, Icc6, Icc7, Icc8, adress transition should be changed only once while RAS=VIL.

In Icc4, Address transition should be changed only once while CAS=VIH

\*2 KM4216C257L only : VIH  $\geq$  Vcc-0.2V, VIL  $\leq$  0.2V

\*3 KM4216C257F only : VIH  $\geq$  Vcc -0.2V, VIL  $\leq$  0.2V,

\*4 SAM standby condition :  $\overline{\text{SE}}{\geq}\text{ViH},\,\text{SC}{}\leq$  ViL or  $\geq$  ViL



# AC CHARACTERISTICS (0°C ≤ TA ≤ 70°C, KM4216C257 : Vcc=5.0V±10%, KM4216V257 : 3.3V±10%,)

|                                              |        |      | -6   |     | -7   |     | -8   |      |        |
|----------------------------------------------|--------|------|------|-----|------|-----|------|------|--------|
| Parameter                                    | Symbol | Min  | Max  | Min | Max  | Min | Max  | Unit | Notes  |
| Random read or write cycle time              | tRC    | 110  |      | 130 |      | 150 |      | ns   |        |
| Read-modify-write cycle time                 | tRWC   | 155  |      | 185 |      | 200 |      | ns   |        |
| Fast page mode cycle time                    | tPC    | 40   | -    | 45  |      | 50  |      | ns   |        |
| Fast page mode read-modify-write cycle time  | tPRWC  | 80   |      | 85  |      | 90  |      | ns   |        |
| Access time from RAS                         | trac   |      | 60   |     | 70   |     | 80   | ns   |        |
| Access time from CAS                         | tCAC   |      | 15   |     | 20   |     | 20   | ns   | 3,5,11 |
| Access time from column address              | taa    |      | 30   |     | 35   |     | 40   | ns   | 3,5,6  |
| Access time from CAS precharge               | tCPA   |      | 35   |     | 40   |     | 45   | ns   | 3,11   |
| CAS to output in Low-Z                       | tcLz   | 3    |      | 3   |      | 3   |      | ns   | 3      |
| Output buffer turn-off delay                 | toff   | 0    | 15   | 0   | 15   | 0   | 15   | ns   | 3      |
| Transition time(rise and fall)               | tτ     | 2    | 50   | 2   | 50   | 2   | 50   | ns   | 7      |
| RAS precharge time                           | tRP    | 40   |      | 50  |      | 60  |      | ns   | 2      |
| RAS pulse width                              | tRAS   | 60   | 10K  | 70  | 10K  | 80  | 10K  | ns   |        |
| RAS pulse width (fast page mode)             | trasp  | 60   | 100K | 70  | 100K | 80  | 100K | ns   |        |
| RAS hold time                                | trsh   | 15   |      | 20  |      | 20  |      | ns   |        |
| CAS hold time                                | tcsн   | 60   |      | 70  |      | 80  |      | ns   |        |
| CAS pulse width                              | tCAS   | 15   | 10K  | 20  | 10K  | 20  | 10K  | ns   |        |
| RAS to CAS delay time                        | tRCD   | 20   | 45   | 20  | 50   | 20  | 60   | ns   | 5      |
| RAS to column address delay time             | tRAD   | 15   | 30   | 15  | 35   | 15  | 40   | ns   | 11     |
| CAS to RAS precharge time                    | tCRP   | 5    |      | 5   |      | 5   |      | ns   |        |
| CAS precharge time(C-B-R counter test cycle) | tCPT   | 20   |      | 25  |      | 30  |      | ns   |        |
| CAS precharge time (fast page mode)          | tCP    | 10   |      | 10  |      | 10  |      | ns   | 17     |
| Row address set-up time                      | tasr   | 0    |      | 0   |      | 0   |      | ns   |        |
| Row address hold time                        | trah   | 10   |      | 10  |      | 10  |      | ns   |        |
| Column address set-up time                   | tasc   | 0    |      | 0   |      | 0   |      | ns   | 16     |
| Column address hold time                     | tCAH   | 10   |      | 12  |      | 15  |      | ns   | 16     |
| Column address to RAS lead time              | tRAL   | 30   |      | 35  |      | 40  |      | ns   |        |
| Read command set-up time                     | tRCS   | 0    |      | 0   |      | 0   |      | ns   |        |
| Read command hold referenced to CAS          | trch   | 0    |      | 0   |      | 0   |      | ns   | 9      |
| Read command hold referenced to RAS          | trrh   | 0    |      | 0   |      | 0   |      | ns   | 9      |
| Write command hold time                      | twch   | 10   |      | 10  |      | 15  |      | ns   |        |
| Write command pulse width                    | twp    | - 10 |      | 10  |      | 15  |      | ns   |        |
| Write command to RAS lead time               | tRWL.  | 15   |      | 20  |      | 20  |      | ns   |        |
| Write command to CAS lead time               | tcwL   | 15   |      | 20  |      | 20  |      | ns   | 19     |
| Data set-up time                             | tos    | 0    |      | 0   |      | 0   |      | ns   | 10     |
| Data hold time                               | t DH   | 10   |      | 12  |      | 15  |      | ns   | 10     |



# AC CHARACTERISTICS (Continued)

|                                          |              |     | -6  |     | -7  |     | -8        |         |       |
|------------------------------------------|--------------|-----|-----|-----|-----|-----|-----------|---------|-------|
| Parameter                                | Symbol       | Min | Max | Min | Max | Min | Max       | Unit    | Notes |
| Write command set-up time                | twcs         | 0   |     | 0   |     | 0   |           | ns      | 8     |
| CAS to WE delay                          | tcwD         | 40  |     | 45  |     | 45  |           | ns      | 8,18  |
| RAS to WE delay                          | tRWD         | 85  |     | 95  |     | 105 |           | ns      | 8     |
| Column address to WE delay time          | tawd         | 50  |     | 55  |     | 60  |           | ns      | 8     |
| CAS set-up time (C-B-R refresh)          | tCSR         | 10  |     | 10  |     | 10  |           | ns      | 20    |
| CAS hold time (C-B-R refresh)            | <b>tCHR</b>  | 10  |     | 10  |     | 10  |           | ns      | 21    |
| RAS precharge to CAS hold time           | TRPC         | 10  |     | 10  |     | 10  |           | ns      |       |
| RAS hold time referenced to OE           | tron         | 15  |     | 20  |     | 20  |           | ns      |       |
| Access time from output enable           | toea         |     | 15  |     | 20  |     | 20        | ns      |       |
| Output enable to data input delay        | tOED         | 15  |     | 15  |     | 15  |           | ns      |       |
| Output Buffer turn-off delay from OE     | tOEZ         | 0   | 15  | 0   | 15  | 0   | 15        | ns      | 7     |
| Output enable command hold time          | toeh         | 15  |     | 15  |     | 15  |           | ns      |       |
| Data to CAS delay                        | tDZC         | 0   |     | 0   |     | 0   |           | ns      |       |
| Data to output enable delay              | tozo         | 0   |     | 0   |     | 0   |           | ns      |       |
| Refresh period (512 cycle)               | tREF         |     | 8   |     | 8   |     | 8         | ms      |       |
| WB set-up time                           | twsR         | 0   |     | 0   |     | 0   |           | ns      |       |
| WB hold time                             | tRWH         | 10  |     | 10  |     | 15  |           | ns      |       |
| DSF set-up time referenced to RAS        | tFSR         | 0   |     | 0   |     | 0   |           | ns      |       |
| DSF hold time referenced to RAS          | <b>t</b> RFH | 10  |     | 10  |     | 15  |           | ns      |       |
| DSF set-up time referenced to CAS        | tFSC         | 0   |     | 0   |     | 0   |           | ns      |       |
| DSF hold time referenced to CAS          | <b>t</b> CFH | 10  |     | 15  |     | 15  |           | ns      |       |
| Write per bit mask data set-up time      | tMS          | 0   |     | 0   |     | 0   |           | ns      |       |
| Write per bit mask data hold time        | tмн          | 10  |     | 10  |     | 15  |           | ns      |       |
| RAS pulse width (C-B-R self refresh)     | tRASS        | 100 |     | 100 |     | 100 |           | μs      | 15    |
| RAS precharge time (C-B-R self refresh)  | tRPS         | 110 |     | 130 |     | 150 |           | ns      | 15    |
| CAS hold time (C-B-R self refresh)       | tcнs         | 0   |     | 0   |     | 0   | · · · · · | ns      | 15    |
| DT high set-up time                      | tтнs         | 0   |     | 0   |     | 0   |           | ns      |       |
| DT high hold time                        | tтнн         | 10  |     | 10  |     | 15  |           | ns      |       |
| DT low set-up time                       | tTLS         | 0   |     | 0   |     | 0   |           | ns      |       |
| DT low hold time                         | <b>t</b> TLH | 10  |     | 10  |     | 15  |           | ns      |       |
| DT low hold referenced to RAS            |              | 50  |     |     |     | 0.5 |           |         |       |
| (real time read transfer)                | TRTH         | 50  |     | 60  |     | 65  |           | ns      |       |
| DT low hold referenced to CAS            | 4.000        | 45  |     |     |     | 05  |           | <i></i> |       |
| (real time read transfer)                | tcth         | 15  |     | 20  |     | 25  |           | ns      |       |
| DT low hold referenced to column address | 4.00         |     |     |     |     |     |           | ns      |       |
| (real time read transfer)                | TATH         | 20  |     | 25  |     | 30  |           |         |       |
| DT precharge time                        | tтр          | 20  |     | 20  |     | 20  |           | ns      |       |
| RAS to first SC delay (read transfer)    | tRSD         | 60  |     | 70  |     | 80  |           | ns      |       |



# AC CHARACTERISTICS (Continued)

|                                                |              |     | -6  |     | -7  |     | -8       |    |       |
|------------------------------------------------|--------------|-----|-----|-----|-----|-----|----------|----|-------|
| Parameter                                      | Symbol       | Min | Max | Min | Max | Min | Max Unit |    | Notes |
| CAS to first SC delay (read transfer)          | tCSD         | 25  |     | 30  |     | 40  |          | ns |       |
| Col. Address to first SC delay (read transfer) | tasd         | 30  |     | 35  |     | 40  |          | ns |       |
| Last SC to DT lead time                        | ttsL         | 5   |     | 5   |     | 5   |          | ns |       |
| DT to first SC delay time (read transfer)      | trsd         | 10  |     | 10  |     | 15  |          | ns |       |
| LAST SC to RAS set-up time                     | tsrs         | 20  |     | 20  |     | 20  |          | ns |       |
| SC cycle time                                  | tscc         | 18  |     | 20  |     | 25  |          | ns | 14    |
| SC pulse width (SC high time)                  | tsc          | 5   |     | 7   |     | 7   |          | ns |       |
| SC precharge (SC low time)                     | tSCP         | 5   |     | 7   |     | 7   |          | ns |       |
| Access time from SC                            | tSCA         |     | 15  |     | 17  |     | 20       | ns | 4     |
| Serial output hold time from SC                | tson         | 5   |     | 5   |     | 5   |          | ns |       |
| Access time from SE                            | tsea         |     | 15  |     | 17  |     | 20       | ns | 4     |
| SE pulse width                                 | tSE          | 20  |     | 20  |     | 25  |          | ns |       |
| SE precharge time                              | tSEP         | 20  |     | 20  |     | 25  |          | ns |       |
| Serial output turn-off from SE                 | tsez         | 0   | 15  | 0   | 15  | 0   | 15       | ns | 7     |
| Split transfer set-up time                     | tsts         | 20  |     | 25  |     | 25  |          | ns |       |
| Split transfer hold time                       | tsтн         | 20  |     | 25  |     | -25 |          | ns | •     |
| SC-QSF delay time                              | tsop         |     | 20  |     | 25  |     | 25       | ns |       |
| DT-QSF delay time                              | ttqd         |     | 20  |     | 25  |     | 25       | ns |       |
| RAS-QSF delay time                             | tRQD         |     | 70  |     | 75  |     | 80       | ns |       |
| CAS-QSF delay time                             | tCQD         |     | 35  |     | 35  |     | 40       | ns |       |
| DT to RAS Prechange time                       | <b>t</b> TRP | 40  |     | 50  |     | 60  |          | ns |       |

-----

# NOTES


- An initial pause of 200µs is required after powerup followed by any 8 RAS 8 SC cycles before proper device operation is achieved.(DT/OE=High) if the intenal refresh counter is used a minimum of 8 CAS-before-RAS initialization cycles are required in stead of 8 RAS cycles.
- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max), and are assumed to be 5ns for all input signals. Input signal transition from 0V to 3V for AC timing.
- RAM port outputs are measured with a load equivalent to 1TTL load and 50pF.
   DOUT Comparator level : VOH/VOL=2.0V/0.8V.
- SAM port outputs are measured with a load equivalent to 1TTL load and 30pF.

DOUT comparator level:VOH/VOL=2.0/0.8V.

- Operation within the tRCD(max) limit insures that tRAC(max) can be met. The tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- 6. Assumes that  $tRCD \ge tRCD(max)$ .
- This parameters define the time at which the output achieves the open circuit condition and are not referenced to VOH or VOL
- 8. twcs, tRwb, tcwb and tAwb are nonrestrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If tcwb ≥tcwb(min) and tRwb ≥tRwb(min) and tAwb ≥tAwb(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either tRCH or tRRH must be satisfied for a read cycle.
- These parameters are referenced to the first CAS leading edge in early write cycles and to the WE leading edge in read-write cycles.
- Operation within the tRAD(max) limit insured that tRAC(max) can be met. tRAD(max) is specified as a reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.
- Power must be applied to the RAS and DT/OE input signals to pull them high before or at the same time as the Vcc supply is turned on. After power-up, initial status of chip is described below


| Pin or REGISTER     | STATUS       |
|---------------------|--------------|
| QSF                 | Hi-Z         |
| Color Registe       | Don't Care   |
| Write Mask Register | Don't Care   |
| Tap Pointer         | Invalid      |
| Stop Register       | Default Case |
| Wi/DQi              | Hi-Z         |
| SAM Port            | Hi-Z         |
| SDQi                | Hi-Z         |

13. Recommended operating input condition.





Input pulse levels are from 0.0V to 3.0Volts. All timing measurements are referenced from VIL (max) and VIH(min) with transition time=5.0ns

- 14. Assume tr=3ns.
- Self refresh parameter (KM4216C/V257F)
   512K cycle of burst refresh must be executed within 8ms before and after self-refresh in order to meet refresh specification.
- 16. tasc, tcah are referenced to the earlier  $\overline{CAS}$  falling edge.
- 17. tcP is specified from the last CAS rising edge in the previous cycle to the first CAS falling edge in the next cycle
- 18. tcwD is referenced to the later CAS falling edge at word read-modify-write cycle.
- 19. tcw∟ is specified from WB/WE falling edge to the earlier CAS rising edge.



- 20. tCSR is referenced to earlier CAS falling low before RAS transition low.
- 21. tCHR is referenced to the later  $\overline{CAS}$  rising high after  $\overline{RAS}$  transition low





# **DEVICE OPERATION**

The KM4216C/V257 contains 4,194,304 memory locations. Eighteen address bits are required to address a particular 16 bit word in the memory array. Since the KM4216C/V257 has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe (RAS). the column address strobe(CAS) and the valid row and coumn address inputs.

Operation of the KM4216C/V257 begins by strobing in a valid row address with  $\overline{\text{RAS}}$  while  $\overline{\text{CAS}}$  remains high. Then the address on the 9 address input pins are changed from a row address to a column address and are strobed in by  $\overline{\text{CAS}}$ . This the beginning of any KM4216C/V257 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationship. The cycle is terminated when both  $\overline{\text{RAS}}$ and  $\overline{\text{CAS}}$  have returned to the high state. Another cycle can be initiated after  $\overline{\text{RAS}}$  remains high long enough to satisfy the  $\overline{\text{RAS}}$  precharge time (trap) requirement.

### **RAS** and **CAS** Timing

The minimum RAS and CAS pulse widths are specified by tRAS(min) and tCAS(min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CAS pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time, trp, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM4216C/V257 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirement, loss of data integrity can occur.

### **RAM Read**

A RAM read cycle is achieved by maintaining  $\overline{\text{WB}/\text{WE}}$  high during a  $\overline{\text{RAS}/\text{CAS}}$  cycle. The access time is normally specified with respect to the falling edge of  $\overline{\text{RAS}}$ . But the access time also depends on the falling edge of  $\overline{\text{CAS}}$  and on the valid column address transition.

If CAS goes low before tRCD(max) and if the column address is valid before tRAD(max) then the access time to valid data is specified by tRAC(min). However, if CAS goes low after tRCD(max) or the column address becomes valid after tRAD (max), access is specified by tCAC or tAA

The KM4216C/V257 has common data I/O pins. The  $\overline{\text{DT}/\text{OE}}$  has been provided so the output buffer can be precisely controlled. For data to appear at the outputs,  $\overline{\text{DT}/\text{OE}}$  must be low for the period of time defined by tOEA.



#### 2CAS Byte/Word Read/Write Operation

The KM4216C/V257 has 2 CAS control pin, CASL and CASU, and offers asynchronous Read/Write operation with lower byte ( $W_0/DQ_0 - W_7/DQ_7$ ) and upper bybe ( $W_8/DQ_8 - W_{15}/DQ_{15}$ ). This is called 2CAS Byte/Word Read/Write operation. This operation can be performed RAM Read in RAM write, Block write, Load Mask register, and Load Color register.

#### **New Masked Write Per Bit**

The New Masked Write Per Bit cycle is achieved by maintaining CAS high and  $\overline{WB}/\overline{WE}$  and DSF low at the falling edge of RAS. The mask data on the Wo/DQo~W15/DQ15 pins are latched into the write mask register at the falling edge of RAS. When the mask data is low, writing is inhibited into the RAM and the mask data is high, data is written into the RAM.

The mask data is valid for only one cycle. Mask data must be provided in every write cycle that a masking operation is desired.

The Early Write cycle is achieved by  $\overline{WB}/\overline{WE}$  low before  $\overline{CAS}$  falling and the Late Write cycle is achieved by  $\overline{WB}/\overline{WE}$  low after  $\overline{CAS}$  falling. During the Early or Late Write cycle, input data through W<sub>0</sub>/DQ<sub>0</sub> ~W15/DQ<sub>15</sub> must keep the set-up and hold time at the falling edge of  $\overline{CAS}$  or  $\overline{WB}/\overline{WE}$ .

If WB/WE is high at the falling edge of RAS, no masking operation is performed (see Figure2, 3). And If CASL is high during WB/WE low, write operation of lower byte do not perform and if CASU is high, write operation of upper byte do not execute.




Figure 1. Byte Write and New Masked Write Cycle Example 1. (Early Write & Late Write)



#### Load Mask Register(LMR)

The Load Mask Register operation loads the data present on the Wi/DQi pins into the Mask Data Register at the falling edge of CAS or WB/WE.

The LMR cycle is performed if DSF high, WB/WE high at the RAS falling edge. And DSF low at the CAS falling edge. If an LMR is done, the KM4216C/V257 are set to old masked write mode.

#### **Old Masked Write Per Bit**

This mode is enabled through the Load Mask Register (LMR) cycle. If an LMR is done, all Masked write are Old

Masked Write Per Bit and the I/O mask data wil be provided by the Mask Data Register (See Figure 4.)

The mask data is applied in the same manner as in New Masked write Per Bit mode.

Mask Data Register's content is changed by the another LMR. To reset the device back to the New Masked write mode, CBRR (CBR refresh with option reset) cycle must be performed. After power-up, the KM4216C/V257 Initializes in the New Masked write mode.




Figure 2. Byte Write and New Masked Write Cycle Example 2.






Figure 3. New Masked Write Cycle and Old Masked Write Cycle Example

#### **Fast Page Mode**

The KM4216C/V257 has Fast Page mode capability provides high speed read, write or read-modify-write access to all memory locations Within a selected row. In this cycle, read, write, read-modify write, and block write cycles can be mixed in any order.

In one RAS cycle, 512 word memory cells of the

same row address can be accessed. While RAS is held low to maintain the row address, CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.



#### Load Color Register(LCR)

A Load Color register cycle is performed by keeping DSF high on the both falling edges of RAS and CAS. Color data is loaded in the falling edge of CAS(early write) or WE(late write) via the Wo/DQo~wr/DQr(Lower Byte), Ws/DQ8~W15/DQ15 (Upper Byte) pins. This data is used in Block Write cycles and remains unchanged until the next Load Color Register Cycle.


#### **Block Write**

SAMSUNG

In a Block write cycle 8 adjacent column locations can be written simultaneously with the same data, resulting in fast screen fills of the same color.

First, the internal 16-bit Color Register must be loaded with the data to be written by performing a Load Color Register(LCR) cycle. When a Block Write cycle is performed, each bit of the Color Register is written into 8 adjacent locations of the same row of each correspeonding bit plane(16). This result in a total of 128bits Written in a single Block write cycle compared to 16-bit in a normal write cycle.

The Block write cycle is performed if DSF is low at the falling edge of RAS and high at the falling edge of CAS.



**Address Lines**: The row address is latched on the falling edge of RAS.

Since 8 columns are being written at a time, the minimum increment required for the column address is latched on the falling edge of  $\overline{CAS}$ , the 3 LSBs, A0, A1, and A2 are ignored and only bits (A3~A8) are used to define the location of the first bit out of the eight to be written.

**Data Lines:** On the falling edge of  $\overline{CAS}$ , the data on the W<sub>0</sub>/DQ<sub>0</sub>~W<sub>15</sub>/DQ<sub>15</sub> pins provide column mask data. That is, for each of the eight bits in all 16 -bitsplanes, writing of Color Register contents can be inhibited. For example, if W<sub>0</sub>/DQ<sub>0</sub>=1 and W<sub>1</sub>/DQ<sub>1</sub>=0, then the Color Register contents will be written into the first bit out of the eight, but the second remains unchanged. Fig. 4 shows the correspondence of each data line to the column mask bits.

A Masked Block Write cycle is identical to a New/old Masked Write-Per-bit cycle except that each of the 16bit planes being masked is operating on 8 column locations instead of one.

To perform a Masked Block Write cycle, both DSF and WB/WE must be low at the falling edge of  $\overrightarrow{RAS}$ . And DSF must be high on the falling edge of  $\overrightarrow{CAS}$ . In new mask mode, Mask data is latched into the device via the Wo/DQ0-W15/DQ15 pins on the falling edge of  $\overrightarrow{RAS}$  and needs to be re-entered for every new  $\overrightarrow{RAS}$  cycle. In Old mask mode, I/O mask data will be provided by the Mask Data Register.




Figure 5. Block Write Example and Timing



#### **Data Output**

The KM4216C/V257 has three state output buffer Controlled by  $\overline{\text{DT}/\text{OE}}$  and  $\overline{\text{CAS}}$ ,  $\overline{\text{RAS}}$ . If  $\overline{\text{DT}/\text{OE}}$  is high when  $\overline{\text{CAS}}$  and  $\overline{\text{RAS}}$  low, the output state is in high impedance (High-2). In any cycle, the output goes low impedance state after tcLz of the first  $\overline{\text{CAS}}$  falling edge. Invalid data may be present at the output duing the time after tcLz and the valid data appears at the output. The timing parameter tRAC, tCAC and tAA specify when the valid data will be present at the output.

#### Refresh

The data in the KM4216C/V257 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8 ms. Any operation cycle performed in the RAM refreshes the 8192 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

**RAS-Only Refresh:** This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 512 row address( $A_0 \sim A_0$ ).

**CAS-Before-RAS Refresh:** The KM4216C/V257 has CAS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set up time (tcsn) befor RAS goes low, the on-chip refresh circuitry is enabled. An internal refresh operatian occurs automatically. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

The KM4216C/V257 has 3 type CAS-before-RAS refresh operation ; CBRR, CBRN, CBRS

CBRR (CBR Refresh with option reset) is set if DSF low at the RAS falling edge. This mode initiates to change from old masked write to new masked write cycle, and reset stop register to default values.

CBRN (CBR refresh without reset) is set if DSF high when  $\overline{WB}/\overline{WE}$  is high at the falling edge of  $\overline{RAS}$  and simply do only refresh operation.

CRRS(CBR Refresh with stop register set) cycle is set if DSF high when  $\overline{WB}/\overline{WE}$  is low and this mode is to set stop register's value.

**Hidden Refresh:** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM4216C/V257 hidden refresh cycle is actually a CAS-beford-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

**Self Refresh** (Only KM4216C/V257F): The Self Refresh is CAS-before-RAS refresh to be used for longer periods of standby, such as a battery back-up. The initialization cycle of Self Refresh can be used by cycle named CBRN, CBRR, CBRS, If RAS is low more than 100 $\mu$ s at the condition of CBR, Self Refresh function is accomplished. In this state, the external refresh address do not need to supply additionally on-chip because the refresh counter on-chip gives that addresses needed to refresh. Please note that the ending point of Self Refresh is when RAS and CAS is high and tRPs of Self Refresh is the time reguiring to complete the last refresh of Self Refresh.

**Other Refresh Methods**: It is also possible to refresh the KM4216C/V257 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.



Table 1. Truth Table for Transfer Operation

| *. | Don'i | care |
|----|-------|------|
| •  | DOLL  | Cale |

|     | RAS   | 5 Falling E | dge |    | Function            | Transfer  | Transfer |
|-----|-------|-------------|-----|----|---------------------|-----------|----------|
| CAS | DT/OE | WB/WE       | DSF | SE | 1 unotion           | Direction | Data Bit |
| Н   | L     | н           | L   | *  | Read Transfer       | RAM→SAM   | 512 × 16 |
| н   | L     | н           | н   | *  | Split Read Transfer | RAM→SAM   | 256 × 16 |

#### **Transfer Operation**

Transfer operation is initiated when  $\overline{\text{DT}}/\overline{\text{OE}}$  is low at the falling edge of RAS. The state of DSF when RAS goes low is used to select between normal transfer and split transfer cycle. Each of the transfer cycle is described in the truth table for transfer operation. (Table 1).

#### **Read Transfer (RT)**

The Read Transfer operation is set if DT/OE is low. WB/WE is high, and DSF is low at the falling edge of RAS. The row address bits in the read transfer cycle indicate which sixteen 512 bit DRAM row portions are transferred to the sixteen SAM data register portions. The column address bits indicate the start address of the SAM Registers when SAM data read operation is performed. If MSB of column address is low during Read transfer operation, the QSF state will be set low level and this indicates the start address of SAM register is present at lower half of SAM port. (If A8 is high, QSF will be high and means the start address is in upper half). Read Transfer may be accomplished in two ways. If the transfer is to be synchronized with the SC, DT/OE is taken high after CAS goes low. This is usually called "Real Time Read Transfer". Note that the rising edge of DT/OE must be Synchronized with the rising edge of SC (tTSL/tTSD) to retain the continuity of Sevial read data output. If the transfer does not have to be synchronized with SC, DT/OE may go high before CAS goes low and the actual data transfer will be timed internally.

#### Split Read Transfer (SRT)

In a graphic system, if data has to be transferred from DRAM to SAM while in the middle of a display line, the only way to do this seamlessly is by performing a Real Time Read Transfer cycle. However, this cycle has many critical timing restrictions (between SC,  $\overline{\text{DT}}/\overline{\text{OE}}$ , RAS and  $\overline{\text{CAS}}$ ) because the transfer has to occur at the first rising edge of  $\overline{\text{DT}}/\overline{\text{OE}}$ .

The Split Read Transfer cycle elinimates the need for this critical transfer timing, thereby simplifying system design. This is accomplished by dividing the SAM port into 2 halves of 256 bits each. A Split Read Transfer loads only the lower or upper half. While data is being serially read from one half of the SAM register, new RAM data can be transferred to the other half. Since transfer timing is controlled internally, there is no timing restriction between  $\overline{DT}/\overline{OE}$  and  $\overline{RAS}$ , CAS, SC.



A normal Read Transfer cycle must be executed before performing a Split Read Transfer to set the state of QSF. A Split Read Transfer cycle is initiated by keeping DSF and  $\overline{WB}/\overline{WE}$  high and  $\overline{DT}/\overline{OE}$  low at the falling edge of  $\overline{RAS}$ .

**Address:** The row address is latched in the falling edge of  $\overline{RAS}$ . The column address defined by (A<sub>0</sub>~A<sub>7</sub>)defines the starting address of the SAM port from which data will begin shifting out. column address pin A<sub>8</sub> is a "Don't care".

The QSF pin indicates which SAM half is shifting out serial data (0=Lower, 1= Upper). A split Read Transfer will load data into the other half. The state of the QSF output changes when the SAM address counter reaches a split SAM boundary (e.g.255th or 511th bit).

Example of SRT applications are shown in Fig.6 through Fig.9

The normal usage of Split Read Transfer cycle is described in Fig.6. When Read Transfer is executed, data from X1 row address is fully transferred to the SAM port and Serial Read is started from 0 (Tap address). If SRT is performed while data is being serially read from lower half SAM, data from X2 row address is transferred to upper half SAM. The Tap address of SRT is loaded after the boundary location of lower half SAM(255th SC) is accessed and the QSF state is changed into high level at the rising edge of 255th SC. Note that in this case "256+Y0" Tap address instead of "Y0" is loaded.

The another example of SRT cycle is described in Fig.7 When Serial Read is performed after executing RT and SRT in succession, the data accessed by first SC is the data of RT Tap address. Serial data access from the starting address given by SRT cycle is performed after the data of RT to lower boundary (255th SC) is completed. Fig. 8 and 10 are the example of abnormal SRT cycle.




Figure 6. Split Read Transfer Normal Usage (Case1)



If SRT1 and SRT2 are performed in succession before accessing the boundary like Fig.8, the data transferred by SRT2 overwrite the data transferred by SRT1, so that data followed by SRT2 will be remain in the upper half SAM. The Serial Read after lower boundary 255th SC is started from the starting address given by SRT2 cycle. The Fig. 9 indicates that SRT cycle is not performed until Serial Read is completed to the boundary 511, therefore accessed data from 0 address corresponds to the old data transferred by RT. Note that there is not allowed period of SRT cycle. Since a SRT cycle must be ended before tSTH and started after tSTS, a split transfer is not allowed during tSTH+ tSTS(See Figure 10)

A split Read Transfer does not change the direction of the SAM I/O port.




Figure 7. Split Read Transfer Normal Usage (Case 2)






Figure 8. Split Read Transfer Abnormal Usage (Case 1)




Figure 9. Split Read Transfer Abnormal Usage (Case 2)






Figure 10. Split Transfer Cycle Limitation Period

#### **Programmable Split SAM**

In split SAM mode, SAM is divided into the lower half and the upper half.

After the last address of each half SAM(255 or 511) is accessed, the access will be changed one half of the SAM to the other half (at the loaded TAP address). This last address is called Stop Paint

This last address is called Stop Point.

The KM4216C/V257 offers user-programmable Stop Point. The Stop Points and size of the resulting partitions are shown in Table 2. The Stop Points and size of the resulting partitions are shown in Table 2. The Stop Points are set by performing CBRS cycle. The CBRS cycle's condition is WB/WE low, DSF high at the falling edge of RAS in CBR cycle and the Stop Point is determined by row address entering at this time.

The Stop Point will not become valid until a SRT cycle is done. The Stop Point do not effect to SAM in normal RT, RRT cycle.

In Figure 11. programmable split SAM operation is shown. If a SRT cycle was done before the partition boundary (383), the access will jump to the TAP address(70) of the next half. Otherwise, the axxess will continue in the same half until a SRT occurs or the SAM half boundary (255, 511).

Note that the Stop Point may be changed at any time by performing another CBRS, and new Stop Point will not be valid until a SRT is performed. To reset Stop Point, CBRR cycle must be performed. DBRR is a CBR cycle with DSF low at the falling edge of  $\overrightarrow{RAS}$ . The CBRR will take effect immediately; it does not require a SRT to become active valid.

Table 2. Stop Point Setting Address

| Stop Register= Store Address of Serial Access |           |    |               |            |            |            |       |
|-----------------------------------------------|-----------|----|---------------|------------|------------|------------|-------|
| Use on the Split Transter Cycle               |           |    |               |            |            |            |       |
| Stop Pointer Set $\rightarrow$ CBRS Cycle     |           |    |               |            |            |            |       |
| Number Stop Point Setting Address             |           |    |               |            |            | ddress     |       |
| of Stop                                       | Partition |    | γ <b>ρ</b> ις |            |            | .g / .     |       |
| Points/Half                                   |           | A8 | <b>A</b> 7    | <b>A</b> 6 | <b>A</b> 5 | <b>A</b> 4 | A3~A0 |
| 1                                             | (1×256)×2 | х  | 1             | 1          | 1          | 1          | x     |
| 2                                             | (2×128)×2 | x  | 0             | 1          | 1          | 1          | х     |
| 4                                             | (4×64)×2  | x  | 0             | 0          | 1          | 1          | x     |
| 8                                             | (8×32)×2  | x  | 0             | 0          | 0          | 1          | х     |
| 16                                            | (16×16)×2 | х  | 0             | 0          | 0          | 0          | x     |

\*Other Case=Inhibit X=Don't Care







Figure 11. Programmable Split SAM operation



# **TIMING DIAGRAMS**


# **READ CYCLE**



Don't Care



### FAST PAGE MODE READ CYCLE



Don't Care

# Truth Table for Write Cycle(1)

|                               | RAS         |           |                                |           | CAS Lor WBL(U)/WEL(U) |  |
|-------------------------------|-------------|-----------|--------------------------------|-----------|-----------------------|--|
| FUNCTION                      | *1<br>WB/WE | *2<br>DSF | *3<br>Wi/DQi (3)<br>(New Mask) | *4<br>DSF | *5<br>Wi/DQi          |  |
| Normal write                  | 1           | 0         | ×                              | 0         | Write Data            |  |
| Masked Write                  | 0           | 0         | Write Mask                     | 0         | Masked Write Data     |  |
| Block Write (No I/O Mask) (4) | 1           | 0         | ×                              | 1         | Column Mask           |  |
| Masked Block Write (4)        | 0           | 0         | Write Mask                     | 1         | Column Mask           |  |
| Load Mask Data Register (2)   | 1           | 1         | ×                              | 0         | Write Mask Data       |  |
| Load Color Register           | 1           | 1 -       | · ×                            | 1         | Color Data            |  |

Note:

(1) Reference truth table to determine the input signal states of \*1, \*2, \*3, \*4, and \*5 for the write cycle timing diagram on the following pages

(2) Old Mask data load

(3) Function table for Old Mask and New Mask

| IF                |     | *1    | *3     | Note                                                                         |  |  |
|-------------------|-----|-------|--------|------------------------------------------------------------------------------|--|--|
|                   |     | WB/WE | Wi/DQi |                                                                              |  |  |
| -                 | Yes | 0     | ×      | Write using mask register data<br>(Old Mask Data)                            |  |  |
| LMR               |     | 1     | ×      | Non Masked Write                                                             |  |  |
| Cycle<br>Executed | No  | 0     | Mask   | Write using New Mask Data<br>Wi/DQi=0 Write Disable<br>Wi/DQi=1 Write Enable |  |  |
|                   |     | 1     | ×      | Non Masked Write                                                             |  |  |

 $\times:$  Don't Care


(4) Function Table for Block Write Column Mask

| C       | Column |    |            | *5                 |               | IF                   |  |  |
|---------|--------|----|------------|--------------------|---------------|----------------------|--|--|
| Address |        | S  | Laura Data | University Distant | W///DO: 0     |                      |  |  |
| A2      | A1     | A0 | Lower Byte | Upper Byte         | Wi/DQi=0      | Wi/DQi=1             |  |  |
| 0       | 0      | 0  | Wo/DQo     | W8/DQ8             |               |                      |  |  |
| 0       | 0      | 1  | W1/DQ1     | W9/DQ9             |               |                      |  |  |
| 0       | 1      | 0  | W2/DQ2     | W10/DQ10           |               | Color Register Data  |  |  |
| 0       | 1      | 1  | W3/DQ3     | W11/DQ11           | No Change the | are Write to the     |  |  |
| 1       | 0      | 0  | W4/DQ4     | W12/DQ12           | Internal Data | Corresponding Column |  |  |
| 1       | 0      | 1  | W5/DQ5     | W13/DQ13           |               | Address Location     |  |  |
| 1       | 1      | 0  | W6/DQ6     | W14/DQ14           |               |                      |  |  |
| 1       | 1      | 1  | W7/DQ7     | W15/DQ15           |               |                      |  |  |



2


### EARLY WRITE CYCLE



Note : In Block write cycle, only column address A3~A8 are used.



## LATE WRITE CYCLE




Note : In Block write cycle, only column address A3~A8 are used.



# KM4216C257/L/F, KM4216V257/L/F


### READ-WRITE/READ-MODIFY-WRITE CYCLE




Note : In Block write cycle, only column address A3~A8 are used.



# KM4216C257/L/F, KM4216V257/L/F




### FAST PAGE MODE EARLY WRITE CYCLE






# FAST PAGE MODE READ-MODIFY-WRITE CYCLE



Note : In Block write cycle, only column address A3~A8 are used.




## **RAS ONLY REFRESH CYCLE**














# CAS BEFORE RAS REFRESH CYCLE




CAS-BEFORE-RAS REFRESH CYCLE FUNCTION TABLE

| FUNCTION                                         | CODE |   | LOGIC STATES |              |  |  |
|--------------------------------------------------|------|---|--------------|--------------|--|--|
| FUNCTION                                         | CODE | A | В            | С            |  |  |
| CAS-BEFORE-RAS REFRESH CYCLE (Reset All Options) | CBRR | X | 0            | x            |  |  |
| CAS-BEFORE-RAS REFRESH CYCLE (Stop Register Set) | CBRS | 0 | 1            | STOP Address |  |  |
| CAS-BEFORE-RAS REFRESH CYCLE (No Reset)          | CBRN | 1 | 1            | х            |  |  |



### CAS-BEFORE-RAS SELF REFRESH CYCLE




\*CBR SELF REFRESH CYCLE IS APPLICABLE WITH CBRR, CBRS, OR CBRN CYCLE




SAMSUNG

**FIFCTDONICS** 

# CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




### SPLIT READ TRANSFER CYCLE






# REAL TIME READ TRANSFER CYCLE



Note: SE=VIL




### **READ TRANSFER CYCLE**






## SERIAL READ CYCLE ( $\overline{SE} = V_{IL}$ )



## SERIAL READ CYCLE (SE Controlled Outputs)

SAMSUNG


FI FOTRONICO




## PACKAGE DIMENSIONS

64 Pin Plastic Shrink Small Out Line Package

Units: Millimeters



70(64) Pin Plastic Thin Small Out Line Package (Type II Forward)



# $256K \times 16$ Bit CMOS Video RAM

## **FEATURES**

- Dual port Architecture 256K × 16 bits RAM port 512 × 16 bits SAM port
- Performance range:

| Parameter              | Speed         | -60        | -70   | -80   |
|------------------------|---------------|------------|-------|-------|
| RAM access             | s time (trac) | 60ns       | 70ns  | 80ns  |
| RAM access time (tCAC) |               | 15ns       | 20ns  | 20ns  |
| RAM cycle time (tRc)   |               | 110ns      | 130ns | 150ns |
| RAM page               | KM4216C258    | 24ns       | 28ns  | 33ns  |
| cycle (thpc)           | KM4216V258    | 258 24ns 2 |       | 33ns  |
| SAM access             | s time(tsca)  | 15ns       | 17ns  | 20ns  |
| SAM cycle t            | ime (tscc)    | 18ns       | 20ns  | 25ns  |
| RAM active             | KM4216C258    | 120mA      | 110mA | 100mA |
| current                | KM4216V258    | 110mA      | 100mA | 90mA  |
| SAM active             | KM4216C258    | 50mA       | 45mA  | 40mA  |
| current                | KM4216V258    | 40mA       | 35mA  | 30mA  |

- Fast Page Mode with Extended Data out
- RAM Read, Write, Read-Modify-Write
- Serial Read (SR)
- Read / Real time read transfer (RT, RRT)
- Split Read Transfer with Stop Operation (SRT)
- 2 CAS Byte/Word Read/Write Operation
- 8 Column Block Write (BW) and Write-per-Bit with Masking Operation (New and Old Mask)
- CAS-before-RAS, RAS-only and Hidden Refresh
   Common Data I/O Using three state RAM Output control
- All Inputs and Outputs TTL Compatible
- · Refresh: 512 Cycle/8ms
- Single + 5V±10% Supply Voltage (KM4216C258)
- Single + 3.3V ± 10% Supply Voltage (KM4216V258)
- Plastic 64-Pin 525 mil SSOP (0.8mm pin pitch)
- Plastic 70-pin 400mil TSOP II(0.65mm pin pitch) (Forward and Reverse Type)

| <ul> <li>Device Options</li> </ul> | <ul> <li>Part Marking</li> </ul> |
|------------------------------------|----------------------------------|
| Low Power Dissipation              |                                  |
| Extended CBR Refresh (64ms)        | L                                |
| Low Low Power Dissipation          |                                  |

Self Refresh (128ms) • Low Vcc(3.3V) Part Name: KM4216V258

## **GENERAL DESCRIPTION**

The Samsung KM4216C/V258 is a CMOS  $256K \times 16$  bit Dual Port DRAM. It consists of a  $256K \times 16$  dynamic random access memory (RAM) port and  $512 \times 16$  static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 bit rows of 8192 bits. It operates like a conventional  $256K \times 16$  CMOS DRAM. The RAM port has a write per bit mask capability. Data may be written with New and Old Mask. The RAM

port has a Fast Page mode access with Extended Data out, 2 CAS Byte/word Read/write operation and Block Write capabilities.

The SAM port consists of sixteen 512 bit high speed shift registers that are connected to the RAM array through a 8192 bit data transfer gate The SAM port has serial read capability.

Data may be internally transferred from the RAM to SAM ports using read, and programmable (Stop Register) Split Transfers.


Refresh is accomplished by familiar DRAM refresh modes. The KM4216C/V258 supports  $\overrightarrow{RAS}$ -only, Hidden, and  $\overrightarrow{CAS}$ -before- $\overrightarrow{RAS}$  refresh for the RAM port. The SAM port does not require refresh.

All inputs and I/O's are TTL level compatible. All address lines and data inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.

| Pi    | n Name       | Pin Function                 |
|-------|--------------|------------------------------|
| SC    |              | Serial Clock                 |
| SQ0-S | <b>SQ</b> 15 | Serial Data Output           |
| DT/O  | Ē            | Data Transfer/Output Enable  |
| CASL  | ,            | Column Address Strobe        |
| CASU  | i            | (Lower /Upper)               |
| RAS   |              | Row Address Strobe           |
| WB/W  | /E           | Write Per Bit/Write Enable   |
| Wo/DO | Q0-W15/DQ15  | Data Write Mask/Input/Output |
| SE    |              | Serial Enable                |
| A0-A8 |              | Address Inputs               |
| DSF   |              | Special Function Control     |
| Vcc   | KM4216C258   | Power (+5V)                  |
| VCC   | KM4216V258   | Power (+3.3V)                |
| Vss   | · · ·        | Ground                       |
| QSF   |              | Special Flag Out             |
| N.C   |              | No Connection                |




### **PIN CONFIGURATION (TOP VIEWS)**





## FUNCTIONAL BLOCK DIAGRAM





## FUNCTION TRUTH TABLE

| Mnemonic   |     | RAS   | Ł  |     | CAS     | Add     | ress | D   | Qi Input | Reg     | ister | E                   |
|------------|-----|-------|----|-----|---------|---------|------|-----|----------|---------|-------|---------------------|
| Code       | CAS | DT/OE | WE | DSF | DSF     | RAS     | CAS  | RAS | CAS/WE   | Mask    | Color | Function            |
| CBRS       | 0   | ×     | 0  | 1   | -       | Stop    | -    | ×   | -        | -       | -     | CBR Refresh/ Stop   |
| (Note 1.3) | .   |       |    |     |         | (Note4) |      |     |          |         |       | (No reset)          |
| CBRN       | 0   | ×     | 1  | 1   | -       | × -     |      | ×   | -        | -       | -     | CBR Refresh         |
| (Note 1)   |     |       |    |     |         |         |      |     |          |         |       | (No reset)          |
| CBRR       | 0   | ×     | ×  | 0   | -       | ×       | -    | ×   | -        | -       | -     | CBR Refresh         |
| (Note 1)   |     |       |    |     |         |         |      |     |          |         |       | (Option reset)      |
| ROR        | 1   | 1     | ×  | 0   | -       | ROW     | -    | ×   | -        | -       | -     | RAS-only Refresh    |
| RT         | 1   | 0     | 1  | 0   | ×       | ROW     | Тар  | ×   | ×        | -       | -     | Read Transfer       |
| SRT        | 1   | 0     | 1  | 1   | ×       | ROW     | Тар  | ×   | ×        | -       | -     | Split Read Transfer |
| RWM        | 1   | 1     | 0  | 0   | 0       | ROW     | Col. | WMi | Data     | Use     | -     | Masked write        |
|            |     |       |    |     |         |         |      |     | 1        |         |       | (New/Old Mask)      |
| BWM        | 1   | 1     | 0  | 0   | 1       | ROW     | Col. | WMi | Column   | Use     | Use   | Masked Block Write  |
|            |     |       |    |     | [       |         |      | ĺ   | Mask     |         |       | (New/Old Mask)      |
| RW         | 1   | 1     | 1  | 0   | 0       | ROW     | Col. | ×   | Data     | -       | -     | Read or Write       |
|            |     |       |    |     | (Note6) |         |      |     |          |         |       |                     |
| BW         | 1   | 1     | 1  | 0   | 1       | ROW     | Col. | ×   | Column   | -       | Use   | Block Write         |
|            |     |       |    |     |         |         |      |     | Mask     |         |       |                     |
| LMR        | 1   | 1     | 1  | 1   | 0       | ROW     | ×    | ×   | WMi      | Load    | -     | Load (Old) Mask     |
| (Note 2)   |     |       |    |     |         | (Note7) |      |     |          | (Note5) |       | Register set Cycle  |
| LCR        | 1   | 1     | 1  | 1   | 1       | ROW     | ×    | ×   | Color    |         | Load  | Load Color Register |
|            |     |       |    |     |         | (Note7) |      |     |          |         |       |                     |

X: Don't Care, - : Not Applicable, Tap:SAM Start (Column) Address, WMi : Write Mask Data (i=0~15) RAS only refresh does not reset Stop or LMR functions.

Notes:

- (1) CBRS, CBRN and CBRR all perform CAS-before-RAS refresh cycles. CBRR is used to reset all options and either CBRS or CBRN is used to continue to refresh the RAM without clearing any of the options.
- (2) After LMR cycle, RWM and BWM use old mask. (Use CBRR reset to new mask, CBRS or CBRN to perform CASbefore-RAS refresh while using Old mask)
- (3) After CBRS Cycle, SRT use STOP Register as a boundary address.
- (4) Stop defines the column on which shift out moves to the other half of the SAM.
- (5) After LMR, Mask Register is only changed by the another LMR or CBRR cycle.
- (6) In the case of read cycle, DSF is don't care
- (7) The ROW that is addressed will be refreshed, but a ROW address is not reguired.



## **ABSOLUTE MAXIMUM RATINGS\***

| item                               |           | Ra           | Unit            |      |
|------------------------------------|-----------|--------------|-----------------|------|
| item                               | Symbol    | KM4216C258   | KM4216V258      | Unit |
| Voltage on Any Pin Relative to Vss | VIN, VOUT | -1 to + 7.0  | -0.5 to Vcc+0.5 | V    |
| Voltage on Supply Relative to Vss  | Vcc       | -1 to + 7.0  | -0.5 to +4.6    | v    |
| Storage Temperature                | Tstg      | -55 to + 150 | 55 to +150      | °C   |
| Power Dissipation                  | PD        | 1            | 0.6             | w    |
| Short Circuit Output Current       | los       | 50           | 50              | mA   |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **RECOMMENDED OPERATING CONDITIONS** (Voltage reference to Vss, TA=0 to 70°C)

| Item               | 0 mbal | ĸ    | M4216C2 | 58     | К    |     |         |      |
|--------------------|--------|------|---------|--------|------|-----|---------|------|
|                    | Symbol | Min  | Тур     | Max    | Min  | Тур | Max     | Unit |
| Supply Voltage     | Vcc    | 4.5  | 5.0     | 5.5    | 3.0  | 3.3 | 3.6     | v    |
| Ground             | Vss    | 0    | 0       | 0      | 0    | 0   | 0       | v    |
| Input High Voltage | Viн    | 2.4  | -       | Vcc+1V | 2.0  |     | Vcc+0.3 | V    |
| Input Low Voltage  | VIL    | -1.0 | -       | 0.8    | -0.3 |     | 0.8     | v    |

## INPUT/OUTPUT CURRENT (Recommended operating conditions unless otherwise noted.)

| Item                                                                                                          | Symbol | Min   | Max | Unit |
|---------------------------------------------------------------------------------------------------------------|--------|-------|-----|------|
| Input Leakage Current (Any Input $0 \le V_{IN} \le V_{CC}+0.5(0.3*1)$ all other pins not under test=0 volts). | In_    | -10 · | 10  | μA   |
| Output Leakage Current (Data out is disabled,<br>0V≤Vouτ≤Vcc)                                                 | lol    | -10   | 10  | μA   |
| Output High Voltage Level<br>(RAM Іон=-2mA, SAM Іон=-2mA)                                                     | Voн    | 2.4   | -   | v    |
| Output Low Voltage Level<br>(RAM IoL=2mA, SAM IoL=2mA)                                                        | Vol    | -     | 0.4 | v    |

Note) \*1 : KM4216V258

## CAPACITANCE (Vcc=5V, f=1MHz, Ta=25°C)

| item                                                    | Symbol | Min | Max | Unit |
|---------------------------------------------------------|--------|-----|-----|------|
| Input Capacitance (Ao~As)                               | CIN1   | 2   | 6   | pF   |
| Input Capacitance (RAS, CAS, WB/WE, DT/OE, SE, SC, DSF) | CIN2   | 2   | 7   | pF   |
| Input/Output Capacitance (Wo/DQo~W15/DQ15)              | Cdq    | 2   | 7   | pF   |
| Output Capacitance (SQ0~SQ15, QSF)                      | Csq    | 2   | 7   | pF   |



# PRELIMINARY CMOS VIDEO RAM

## **DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless other wise noted)

|                                                                                | CANANA    | Cumb al | KN  | 4216C | 258 | KN  | 14216V2 | 258 | Unit |
|--------------------------------------------------------------------------------|-----------|---------|-----|-------|-----|-----|---------|-----|------|
| Parameter (RAM Port)                                                           | SAM port  | Symbol  | -6  | -7    | -8  | -6  | 7       | -8  | Unit |
| Operating Current*1                                                            | Standby*4 | ICC1    | 120 | 110   | 100 | 110 | 100     | 90  | mA   |
| (RAS and CAS cycling @ trc=min)                                                | Active    | Icc1A   | 160 | 145   | 130 | 140 | 125     | 110 | mA   |
| Standby Current                                                                | Standby*4 | ICC2    | 10  | 10    | 10  | 10  | 10      | 10  | mA   |
| (RAS, CAS, DT/OE, WB/WE=VIH                                                    | Active    | ICC2A   | 50  | 45    | 40  | 40  | 35      | 30  | mA   |
| DSF=VIL)                                                                       | Standby*4 | Icc2C*2 | 200 | 200   | 200 | 200 | 200     | 200 | μA   |
|                                                                                | Standby*4 | Icc2C*3 | 150 | 150   | 150 | 150 | 150     | 150 | μA   |
| RAS Only Refresh Current*1                                                     | Sandby*4  | lcc3    | 120 | 110   | 100 | 110 | 100     | 90  | mA   |
| (CAS-Viн, RAS cycling @tвс=min                                                 | Active    | ІссзА   | 160 | 145   | 130 | 140 | 125     | 110 | mA   |
| Extended Fast Page Mode Current*1                                              | Standby*4 | ICC4    | 110 | 100   | 90  | 100 | 90      | 80  | mA   |
| (RAS=VIL, CAS Cyciing @tPc=min                                                 | Active    | Icc4A   | 150 | 135   | 120 | 130 | 115     | 110 | mA   |
| CAS Before-RAS Refresh Current*1                                               | Standby*4 | ICC5    | 120 | 110   | 100 | 110 | 100     | 90  | mA   |
| (RAS and CAS Cycling @trc=min                                                  | Active    | ICC5A   | 160 | 145   | 130 | 140 | 125     | 110 | mA   |
| Data Transfer Current *1                                                       | Standby*4 | ICC6    | 140 | 130   | 120 | 130 | 120     | 110 | mA   |
| (RAS and CAS Cycling @t <sub>RC</sub> =min)                                    | Active    | Icc6A   | 180 | 165   | 150 | 160 | 145     | 130 | mA   |
| Block Write Cycle Current *1                                                   | Standby*4 | ICC7    | 120 | 110   | 100 | 110 | 100     | 90  | mA   |
| (RAS and CAS Cycling @trc=min)                                                 | Active    | Icc7A   | 160 | 145   | 130 | 140 | 125     | 110 | mA   |
| Color Register Load Current *1                                                 | Standby*4 | ICC8    | 110 | 90    | 80  | 90  | 80      | 70  | mA   |
| (RAS and CAS Cycling @trc=min)                                                 | Active    | ІссвА   | 140 | 125   | 110 | 120 | 105     | 90  | mA   |
| Battery Back Up Current *2                                                     |           |         |     |       |     |     |         |     |      |
| CAS=CAS Before RAS Refresh                                                     |           |         |     |       |     |     | 1       |     |      |
| Cycling or ≤Vı∟                                                                | Standby*4 | Icc9    | 300 | 300   | 300 | 300 | 300     | 300 | μA   |
| RAS=tRAS(min) to 1µs                                                           |           |         |     |       |     |     |         |     |      |
| tRc=125 µs (64ms for 512 rows)                                                 |           |         |     |       |     |     |         |     |      |
| DT/OE, WB/WE, DSF≥Viн or≤Vi∟                                                   |           |         |     |       |     |     |         | )   |      |
| Self Refresh Current *3                                                        |           |         |     |       |     |     |         |     |      |
| $\overline{RAS}, \overline{CAS} \le 0.2V(128 \text{ms for } 512 \text{ rows})$ |           |         |     |       |     |     |         | {   |      |
| DT/OE, WB/WE, A₀~A8, DSF≥Vcc -                                                 | Standby*4 | ICC10   | 250 | 250   | 250 | 250 | 250     | 250 | μA   |
| 0.2v or≤0.2V                                                                   |           |         |     |       |     |     |         |     |      |
| DQ0~15=Vcc-0.2V, 0.2V or OPEN                                                  |           |         |     |       |     |     |         |     |      |

Note \*1 Real values dependent on output loading and cycle rates. Specified values are obtained with the output open, Icc is specified as average current.

In Icc1, Icc3, Icc6, Icc7, Icc8, adress transition should be changed only once while RAS=VIL.

In Icc4, Address transition should be changed only once while CAS=VIH

\*2 KM4216C258L only : ViH  $\geq$  Vcc-0.2V, ViL  $\leq$  0.2V

-----

\*3 KM4216C258F only : VIH  $\geq$  Vcc -0.2V, VIL $\leq$ 0.2V

\*4 SAM standby condition :  $\overline{SE} \ge V_{IH}$ ,  $SC \le V_{IL}$  or  $\ge V_{IH}$ 



## AC CHARACTERISTICS (0°C≤TA≤70°C, KM4216C258 : Vcc=5.0V±10%, KM4216V258 : 3.3V±10%,)

|                                              |              |     | -6   |     | -7   |     | -8   |      |        |
|----------------------------------------------|--------------|-----|------|-----|------|-----|------|------|--------|
| Parameter                                    | Symbol       | Min | Max  | Min | Max  | Min | Max  | Unit | Notes  |
| Random read or write cycle time              | tRC          | 110 |      | 130 |      | 150 |      | ns   |        |
| Read-modify-write cycle time                 | trwc         | 155 |      | 185 |      | 200 |      | ns   |        |
|                                              | tHPC         | 30  |      | 35  |      | 40  |      | ns   | 17     |
| Hyper page cycle time                        | IHPC         | 24  |      | 28  |      | 33  |      | ns   | 16     |
| Hyper paage read-modify-write cycle time     | tHPRWC       | 80  |      | 85  |      | 90  |      | ns   |        |
| Access time from RAS                         | TRAC         |     | 60   |     | 70   |     | 80   | ns   | 3,5,11 |
| Access time from CAS                         | tCAC         |     | 15   |     | 20   |     | 20   | ns   | 3,5,6  |
| Access time from column address              | taa          |     | 30   |     | 35   |     | 40   | ns   | 3,11   |
| Access time from CAS precharge               | <b>t</b> CPA |     | 35   |     | 40   |     | 45   | ns   | 3      |
| CAS to output in Low-Z                       | tc∟z         | 3   |      | 5   |      | 3   |      | ns   | 3      |
| Output buffer turn-off delay                 | tOFF         | 0   | 15   | 0   | 15   | 0   | 15   | ns   | 7      |
| Transition time(rise and fall)               | tτ           | 2   | 50   | 3   | 50   | 2   | 50   | ns   | 2      |
| RAS precharge time                           | tRP          | 40  |      | 50  |      | 60  |      | ns   |        |
| RAS pulse width                              | tras         | 60  | 10K  | 70  | 10K  | 80  | 10K  | ns   |        |
| RAS pulse width (Hyper page mode)            | trasp        | 60  | 100K | 70  | 100K | 80  | 100K | ns   |        |
| RAS hold time                                | trsh         | 15  |      | 20  |      | 20  |      | ns   |        |
| CAS hold time                                | tcsH         | 45  |      | 70  |      | 65  |      | ns   |        |
| CAS pulse width                              | tCAS         | 15  | 10K  | 15  | 10K  | 20  | 10K  | ns   | 17     |
|                                              | 10AS         | 10  |      | 10  |      | 12  |      | ns   | 16     |
| RAS to CAS delay time                        | tRCD         | 20  | 45   | 20  | 50   | 20  | 60   | ns   | 5      |
| RAS to column address delay time             | tRAD         | 15  | 35   | 15  | 35   | 15  | 40   | ns   | 11     |
| CAS to RAS precharge time                    | tCRP         | 5   |      | 5   |      | 5   |      | ns   |        |
| CAS precharge time(C-B-R counter test cycle) | <b>t</b> CPT | 20  |      | 10  |      | 30  |      | ns   |        |
| CAS precharge time (Hyper page mode)         | tCP          | 15  |      | 10  |      | 10  |      | ns   | 17     |
| Output hold time from CAS                    | tdoh         | 5   |      | 5   |      | 5   |      | ns   |        |
| Row address set-up time                      | tasr         | 0   |      | 0   |      | 0   |      | ns   |        |
| Row address hold time                        | trah         | 10  |      | 10  |      | 10  |      | ns   |        |
| Column address set-up time                   | tasc         | 0   |      | 0   |      | 0   |      | ns   | 16     |
| Column address hold time                     | <b>t</b> CAH | 10  |      | 12  |      | 15  |      | ns   | 16     |
| Column address to RAS lead time              | tral         | 30  |      | 35  |      | 40  |      | ns   |        |
| Read command set-up time                     | tRCS         | 0   |      | 0   |      | 0   |      | ns   |        |
| Read command hold referenced to CAS          | trch         | 0   |      | 0   |      | 0   |      | ns   | 9      |
| Read command hold referenced to RAS          | trrh         | 0   |      | 0   |      | 0   |      | ns   | 9      |
| Output buffer turn off delay from WB/WE      | twez         | 0   | 15   | 0   | 15   | 0   | 15   | ns   | 7      |
| Write command pulse width                    | twpz         | 10  |      | 10  |      | 10  |      | ns   | 7      |
| Write command hold time                      | twch         | 10  |      | 10  |      | 15  |      | ns   |        |
| Write command pulse width                    | twp          | 10  |      | 10  |      | 15  |      | ns   |        |



## AC CHARACTERISTICS (Continued)

|                                         |              |     | -6  |     | -7  |     | -8  |      |       |
|-----------------------------------------|--------------|-----|-----|-----|-----|-----|-----|------|-------|
| Parameter                               | Symbol       | Min | Max | Min | Max | Min | Max | Unit | Notes |
| Write command to RAS lead time          | tRWL         | 15  |     | 15  |     | 20  |     | ns   |       |
| Write command to CAS lead time          | tcw∟         | 15  |     | 15  |     | 20  |     | ns   | 19    |
| Data set-up time                        | tDS          | 0   |     | 0   |     | 0   |     | ns   | 10    |
| Data hold time                          | tDH          | 10  |     | 12  |     | 15  |     | ns   | 10    |
| Write command set-up time               | twcs         | 0   |     | 0   |     | 0   |     | ns   | 8     |
| CAS to WE delay                         | tcwD         | 40  |     | 45  |     | 45  |     | ns   | 8,18  |
| RAS to WE delay                         | tRWD         | 85  |     | 95  |     | 105 |     | ns   | 8     |
| Column address to WE delay time         | tawd         | 50  |     | 55  |     | 60  |     | ns   | 8     |
| CAS set-up time (C-B-R refresh)         | tCSR         | 10  |     | 10  |     | 10  |     | ns   | 20    |
| CAS hold time (C-B-R refresh)           | tCHR         | 10  |     | 10  |     | 10  |     | ns   | 21    |
| RAS precharge to CAS hold time          | tRPC         | 10  |     | 10  |     | 10  |     | ns   |       |
| RAS hold time referenced to OE          | troh         | 15  |     | 20  |     | 20  |     | ns   |       |
| Access time from output enable          | tOEA         |     | 15  |     | 20  |     | 20  | ns   |       |
| Output enable to data input delay       | tOED         | 15  |     | 15  |     | 15  |     | ns   |       |
| Output Buffer turn-off delay from OE    | tOEZ         | 0   | 15  | 0   | 15  | 0   | 15  | ns   | 7     |
| Output enable command hold time         | toeh         | 15  |     | 15  |     | 15  |     | ns   |       |
| Data to CAS delay                       | tozc         | 0   |     | 0   |     | 0   |     | ns   |       |
| Data to output enable delay             | tDZO         | 0   |     | 0   |     | 0   |     | ns   |       |
| Refresh period (512 cycle)              | tREF         |     | 8   |     | 8   |     | 8   | ms   |       |
| WB set-up time                          | twsR         | 0   |     | 0   |     | 0   |     | ns   |       |
| WB hold time                            | tRWH         | 10  |     | 10  |     | 15  |     | ns   |       |
| DSF set-up time referenced to RAS       | tFSR         | 0   |     | · 0 |     | 0   |     | ns   |       |
| DSF hold time referenced to RAS         | tRFH         | 10  |     | 10  |     | 15  |     | ns   |       |
| DSF set-up time referenced to CAS       | tFSC         | 0   |     | 0   |     | 0   |     | ns   |       |
| DSF hold time referenced to CAS         | <b>t</b> CFH | 10  |     | 15  |     | 15  |     | ns   |       |
| Write per bit mask data set-up time     | tмs          | 0   |     | 0   |     | 0   |     | ns   |       |
| Write per bit mask data hold time       | tмн          | 10  |     | 10  |     | 15  |     | ns   |       |
| RAS pulse width (C-B-R self refresh)    | tRASS        | 100 |     | 100 |     | 100 |     | μs   | 15    |
| RAS precharge time (C-B-R self refresh) | tRPS         | 110 |     | 130 |     | 150 |     | ns   | 15    |
| CAS hold time (C-B-R self refresh)      | tcHs         | 0   |     | 0   |     | 0   |     | ns   | 15    |
| DT high set-up time                     | tтнs         | 0   | -   | 0   |     | 0   |     | ns   |       |
| DT high hold time                       | tтнн         | 10  |     | 10  |     | 15  |     | ns   |       |
| DT low set-up time                      | ttls         | 0   |     | 0   |     | 0   |     | ns   |       |
| DT low hold time                        | tтlн         | 10  |     | 10  |     | 15  |     | ns   |       |
| DT low hold referenced to RAS           | tRTH         | 50  |     | 60  | ·   | 65  |     | ns   |       |
| (real time read transfer)               |              |     |     |     |     |     |     |      |       |
| DT low hold referenced to CAS           | ton          | 15  |     | 20  |     | 25  |     | De   |       |
| (real time read transfer)               | tстн         | 15  |     | 20  |     | 25  |     | ns   |       |



## AC CHARACTERISTICS (Continued)

|                                                |              |     | -6  | [   | -7  |     | -8  |      |       |
|------------------------------------------------|--------------|-----|-----|-----|-----|-----|-----|------|-------|
| Parameter                                      | Symbol       | Min | Max | Min | Max | Min | Max | Unit | Notes |
| DT low hold referenced to column address       | tath         | 20  |     | 25  |     | 30  |     | ns   |       |
| (real time read transfer)                      |              | 20  |     | 20  |     | 30  |     | 115  |       |
| DT precharge time                              | tтр          | 20  |     | 20  |     | 20  |     | ns   |       |
| RAS to first SC delay (read transfer)          | tRSD         | 60  |     | 70  |     | 80  |     | ns   |       |
| CAS to first SC delay (read transfer)          | tCSD         | 25  |     | 30  |     | 35  |     | ns   |       |
| Col. Address to first SC delay (read transfer) | tasd         | 30  |     | 35  |     | 40  |     | ns   |       |
| Last SC to DT lead time                        | ttsl         | 5   |     | 5   |     | 5   |     | ns   |       |
| DT to first SC delay time (read transfer)      | ttsd         | 10  |     | 10  |     | 15  |     | ns   |       |
| LAST SC to RAS set-up time                     | tsrs         | 20  |     | 20  |     | 20  |     | ns   |       |
| SC cycle time                                  | tscc         | 18  |     | 20  |     | 25  |     | ns   | 14    |
| SC pulse width (SC high time)                  | tsc          | 5   |     | 7   |     | 7   |     | ns   |       |
| SC precharge (SC low time)                     | tSCP         | 5   |     | 7   |     | 7   |     | ns   |       |
| Access time from SC                            | tSCA         |     | 15  |     | 17  |     | 20  | ns   | 4     |
| Serial output hold time from SC                | tsoн         | 5   |     | 5   |     | 5   |     | ns   |       |
| Access time from SE                            | <b>t</b> SEA |     | 15  |     | 17  |     | 20  | ns   | 4     |
| SE pulse width                                 | tse          | 20  |     | 20  |     | 25  |     | ns   |       |
| SE precharge time                              | tSEP         | 20  |     | 20  |     | 25  |     | ns   |       |
| Serial output turn-off from SE                 | tsez         | 0   | 15  | 0   | 15  | 0   | 15  | ns   | 7     |
| Split transfer set-up time                     | tsts         | 20  |     | 25  |     | 25  |     | ns   |       |
| Split transfer hold time                       | tsтн         | 20  |     | 25  |     | 25  |     | ns   |       |
| SC-QSF delay time                              | tsqD         |     | 20  |     | 25  |     | 25  | ns   |       |
| DT-QSF delay time                              | TOD          |     | 20  |     | 25  |     | 25  | ns   |       |
| RAS-QSF delay time                             | tRQD         |     | 70  |     | 75  |     | 80  | ns   |       |
| CAS-QSF delay time                             | tCQD         |     | 35  |     | 35  |     | 40  | ns   |       |
| DT to RAS Prechange time                       | <b>TTRP</b>  | 40  |     | 50  |     | 60  |     | ns   |       |
| OE high pulse width                            | tOEP         | 10  |     | 10  |     | 10  |     | ns   |       |
| OE high hold time from CAS high                | TOEHC        | 10  |     | 10  |     | 10  |     | ns   |       |
| OE to CAS High set-up time                     | toch         | 5   |     | 5   |     | 5   |     | ns   |       |



## NOTES

- An initial pause of 200µs is required after powerup followed by any 8 RAS 8 SC cycles before proper device operation is achieved.(DT/OE=High) if the intenal refresh counter is used a minimum of 8 CAS-before-RAS initialization cycles are required in stead of 8 RAS cycles.
- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max), and are assumed to be 5ns for all input signals. Input signal transition from 0V to 3V for AC timing.
- RAM port outputs are measured with a load equivalent to 1TTL load and 50pF.
  - DOUT Comparator level : VOH/VoL=2.0V/0.8V.
- 4. SAM port outputs are measured with a load equivalent to 1TTL load and 30pF.

DOUT comparator level:VOH/VOL=2.0/0.8V.


- Operation within the tRCD(max) limit insures that tRAC(max) can be met. The tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tcac.
- 6. Assumes that  $tRCD \ge tRCD(max)$ .
- This parameters define the time at which the output achieves the open circuit condition and are not referenced to VOH or VOL
- 8. twcs, tRWD, tcWD and tAWD are nonrestrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If tcWD ≥tcWD(min) and tRWD ≥tRWD(min) and tAWD ≥tAWD(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either tRCH or tRRH must be satisfied for a read cycle.
- These parameters are referenced to the first CAS leading edge in early write cycles and to the WE leading edge in read-write cycles.
- Operation within the tRAD(max) limit insured that tRAC(max) can be met. tRAD(max) is specified as a reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.
- 12. Power must be applied to the RAS and DT/OE input signals to pull them high before or at the same time as the Vcc supply is turned on. After power-up, initial status of chip is described below

FI FOTRONICS

́SЛМSUN


| Pin or REGISTER     | STATUS       |  |  |
|---------------------|--------------|--|--|
| QSF                 | Hi-Z         |  |  |
| Color Registe       | Don't Care   |  |  |
| Write Mask Register | Don't Care   |  |  |
| Tap Pointer         | Invalid      |  |  |
| Stop Register       | Default Case |  |  |
| Wi/DQi              | Hi-Z         |  |  |
| SAM Port            | Hi-Z         |  |  |
| SDQi                | Hi-Z         |  |  |

13. Recommended operating input condition.




Input pulse levels are from 0.0V to 3.0Volts. All timing measurements are referenced from VIL (max) and VIH(min) with transition time=5.0ns

- 14. Assume tr=3ns.
- Self refresh parameter (KM4216C/V258F)
   512K cycle of burst refresh must be executed within 8ms before and after self-refresh in order to meet refresh specification.
- 16. tASC, tCAH are referenced to the earlier  $\overline{CAS}$  falling edge.
- 17. tcp is specified from the last CAS rising edge in the previous cycle to the first CAS falling edge in the next cycle
- tcwb is referenced to the later CAS falling edge at word read-modify-write cycle.
- 19. tcwL is specified from WB/WE falling edge to the earlier CAS rising edge.



- 20. tCSR is referenced to earlier  $\overline{CAS}$  falling low before  $\overline{RAS}$  transition low.
- 21. tCHR is referenced to the later CAS rising high after RAS transition low



376

## **DEVICE OPERATION**

The KM4216C/V258 contains 4,194,304 memory locations. Eighteen address bits are required to address a particular 16 bit word in the memory array. Since the KM4216C/V258 has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe (RAS), the column address strobe( $\overline{CAS}$ ) and the valid row and coumn address inputs.

Operation of the KM4216C/V258 begins by strobing in a valid row address with RAS while CAS remains high. Then the address on the 9 address input pins are changed from a row address to a column address and are strobed in by CAS. This the beginning of any KM4216C/V258 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationship. The cycle is terminated when both RAS and CAS have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time (tRP) requirement.

### **RAS** and **CAS** Timing

The minimum RAS and CAS pulse widths are specified by tRAS(min) and tcAS(min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CAS pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time, tRP, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM4216C/V258 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirement, loss of data integrity can occur.

#### **RAM Read**

A RAM read cycle is achieved by maintaining  $\overline{WB}/\overline{WE}$  high during a  $\overline{RAS},\overline{CAS}$  cycle. The access time is normally specified with respect to the falling edge of  $\overline{RAS}$ . But the access time also depends on the falling edge of  $\overline{CAS}$  and on the valid column address transition.

If  $\overline{CAS}$  goes low before tRCD(max) and if the column address is valid before tRAD(max) then the access time to valid data is specified by tRAC(min). However, if  $\overline{CAS}$  goes low after tRCD(max) or the column address becomes valid after tRAD (max), access is specified by tCAC or tAA

The KM4216C/V258 has common data I/O pins. The  $\overline{\text{DT}/\text{OE}}$  has been provided so the output buffer can be precisely controlled. For data to appear at the outputs,  $\overline{\text{DT}/\text{OE}}$  must be low for the period of time defined by toEA.

#### **Extended Data Out**

In the conventional RAM Read cycle, Dout buffer is designed to make turn-off by the rising edge to  $\overline{CAS}$ . The KM4216C/V258 offers an accelerated Fast Page Mode Cycle by eliminating output disable from  $\overline{CAS}$  high.

This is called Extended Data Output (or Hyper Page mode)

Data output are disabled at  $\overline{WB}/\overline{WE}$ =low,  $\overline{DT}/\overline{OE}$ =high and toFF time after  $\overline{RAS}$  and  $\overline{CAS}$  are high. The toFF time is referenced from the rising edge of  $\overline{RAS}$  or  $\overline{CAS}$ , whichever occurs laters (See Figure 1). What the output buffer is disabling during  $\overline{DT}/\overline{OE}$  = high is to use bank selection in the frame buffer memory using common I/O line. Read, write and read-modify-write cycles are available during the extended data out mode.




Figure 1. Extended Data Output Example

#### 2CAS Byte/Word Read/Write Operation

The KM4216C/V258 has 2 CAS control pin, CASL and CASU, and offers asynchronous Read/Write operation with lower byte (Wo/DQo-W7/DQ7) and upper byte (Wa/DQ8-W15/DQ15). This is called 2CAS Byte/Word Read/Write operation. This operation can be performed RAM Read in RAM write, Block write, Load Mask register, and Load Color register.

#### **New Masked Write Per Bit**

The New Masked Write Per Bit cycle is achieved by maintaining  $\overline{CAS}$  high and  $\overline{WB}/\overline{WE}$  and DSF low at the falling edge of  $\overline{RAS}$ . The mask data on the Wo/DQo-W15/DQ15 pins are latched into the write mask register at the falling edge of  $\overline{RAS}$ . When the mask data is low, writing is inhibited into the RAM and the mask data is high, data is written into the RAM.

The mask data is valid for only one cycle. Mask data must be provided in every write cycle that a masking operation is desired.

The Early Write cycle is achieved by  $\overline{WB}/WE$  low before CAS falling and the Late Write cycle is achieved by  $\overline{WB}/WE$  low after CAS falling. During the Early or Late Write cycle, input data through Wo/DQo ~W15/DQ15 must keep the set-up and hold time at the falling edge of CAS or  $\overline{WB}/WE$ .

If  $\overline{WB}/\overline{WE}$  is high at the falling edge of  $\overline{RAS}$ , no masking operation is performed (see Figure2, 3). And If  $\overline{CASL}$  is high during  $\overline{WB}/\overline{WE}$  low, write operation of lower byte do not perform and if  $\overline{CASU}$  is high, write operation of upper byte do not execute.




Figure 2. Byte Write and New Masked Write Cycle Example 1. (Early Write & Late Write)



#### Load Mask Register(LMR)

The Load Mask Register operation loads the data present on the Wi/DQi pins into the Mask Data Register at the falling edge of CAS or WB/WE.

The LMR cycle is performed if DSF high, WB/WE high at the RAS falling edge. And DSF low at the CAS falling edge. If an LMR is done, the KM4216C/V258 are set to old masked write mode.

#### **Old Masked Write Per Bit**

This mode is enabled through the Load Mask Registe (LMR) cycle. If an LMR is done, all Masked write are Old

Masked Write Per Bit and the I/O mask data will be provided by the Mask Data Register (See Figure 4.)

The mask data is applied in the same manner as in New Masked write Per Bit mode.

Mask Data Register's content is changed by the another LMR. To reset the device back to the New Masked write mode, CBRR (CBR refresh with option reset) cycle must be performed. After power-up, the KM4216C/V258 initializes in the New Masked write mode.




Figure 3. Byte Write and New Masked Write Cycle Example 2.






Figure 4. New Masked Write Cycle and Old Masked Write Cycle Example

### **Fast Page Mode**

The KM4216C/V258 has Fast Page mode capability provides high speed read, write or read-modify-write access to all memory locations Within a selected row. In this cycle, read, write, read-modify write, and block write cycles can be mixed in any order.

In one RAS cycle, 512 word memory cells of the

same row address can be accessed. While RAS is held low to maintain the row address, CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.



#### Load Color Register(LCR)

A Load Color register cycle is performed by keeping DSF high on the both falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ . Color data is loaded in the falling edge of  $\overline{CAS}$ (early write) or  $\overline{WE}$ (late write) via the Wo/DQo-W7/DQ7(Lower Byte), Wa/DQa-W15/DQ15 (Upper Byte) pins. This data is used in Block Write cycles and remains unchanged until the next Load Color Register Cycle.

#### **Block Write**

In a Block write cycle, 8 adjacent column locations can be written simultaneously with the same data, resulting in fast screen fills of the same color.

First, the internal 16-bit Color Register must be loaded with the data to be written by performing a Load Color Register(LCR) cycle. When a Block Write cycle is performed, each bit of the Color Register is written into 8 adjacent locations of the same row of each corresponding bit plane(16). This results in a total of 128bits being written in a single Block write cycle compared to 16-bits in a normal write cycle.

The Block write cycle is performed if DSF is low at the falling edge of  $\overrightarrow{RAS}$  and high at the falling edge of  $\overrightarrow{CAS}$ .





Figure 5. Block Write Scheme



SAMSUNG


**Address Lines:** The row address is latched on the falling edge of RAS.


Since 8 columns are being written at a time, the minimum increment required for the column address is latched on the falling edge of  $\overrightarrow{CAS}$ , the 3 LSBs, A0, A1, and A2 are ignored and only bits (A3~A8) are used to define the location of the first bit out of the eight to be written.

**Data Lines:** On the falling edge of CAS, the data on the Wo/DQo-W15/DQ15 pins provide column mask data. That is, for each of the eight bits in all 16 -bitsplanes, writing of Color Register contents can be inhibited. For example, if Wo/DQo=1 and W1/DQ1=0, then the Color Register contents will be written into the first bit out of the eight, but the second remains unchanged. Fig. 5 shows the correspondence of each data line to the column mask bits.

A Masked Block Write cycle is identical to a New/old Masked Write-Per-bit cycle except that each of the 16bit planes being masked is operating on 8 column locations instead of one.

To perform a Masked Block Write cycle, both DSF and WB/WE must be low at the falling edge of  $\overrightarrow{RAS}$ . And DSF must be high on the falling edge of  $\overrightarrow{CAS}$ . In new mask mode, Mask data is latched into the device via the Wo/DQo-W15/DQ15 pins on the falling edge of  $\overrightarrow{RAS}$  and needs to be re-entered for every new  $\overrightarrow{RAS}$  cycle. In Old mask mode, I/O mask data will be provided by the Mask Data Register.







#### **Data Output**

The KM4216C/V258 has three state output buffer Controlled by  $\overline{\text{DT/OE}}$  and  $\overline{\text{CAS},\text{RAS}}$ . If  $\overline{\text{DT/OE}}$  is high when  $\overline{\text{CAS}}$  and  $\overline{\text{RAS}}$  low, the output state is in high impedance (High-z). In any cycle, the output goes low impedance state after tcLz of the first  $\overline{\text{CAS}}$  falling edge. Invalid data may be present at the output duing the time after tcLz and the valid data appears at the output. The timing parameter trac, tcAc and tAA specify when the valid data will be present at the output.

#### Refresh

The data in the KM4216C/V258 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8 ms. Any operation cycle performed in the RAM refreshes the 8192 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

**RAS-Only Refresh:** This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 512 row address(Ao-As).

**CAS-Before-RAS Refresh:** The KM4216C/V258 has CAS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set up time (tcsR) before RAS goes low, the on-chip refresh circuitry is enabled.

An internal refresh operatian occurs automatically. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

The KM4216C/V258 has 3 type CAS-before-RAS refresh operation ; CBRR, CBRN, CBRS

CBRR (CBR Refresh with option reset) is set if DSF low at the RAS falling edge. This mode initiates to change from old masked write to new masked write cycle, and reset stop register to default values.

CBRN (CBR refresh without reset) is set if DSF high when  $\overline{WB}/\overline{WE}$  is high at the falling edge of  $\overline{RAS}$  and simply do only refresh operation.

CRRS(CBR Refresh with stop register set) cycle is set if DSF high when  $\overline{WB}/\overline{WE}$  is low and this mode is to set stop register's value.

**Hidden Refresh:** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM4216C/V258 hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is the provided by the on-chip refresh address counter.

**Self Refresh** (Only KM4216C/V258F): The Self Refresh is CAS-before-RAS refresh to be used for longer periods of standby, such as a battery back-up. The initialization cycle of Self Refresh can be used by cycle named CBRN, CBRR, CBRS, If RAS is low more than 100 $\mu$ s at the condition of CBR, Self Refresh function is accomplished. In this state, the external refresh address do not need to supply additionally on-chip because the refresh counter on-chip gives that addresses needed to refresh. Please note that the ending point of Self Refresh is when RAS and CAS is high and tRPs of Self Refresh is the time reguiring to complete the last refresh of Self Refresh.

**Other Refresh Methods**: It is also possible to refresh the KM4216C/V258 by using read, write or readmodify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.



\*: Don't care

### **DEVICE OPERATIONS** (Continued)

Table 1. Truth Table for Transfer Operation

|     | RAS   | 5 Falling E | dgd |    | Function            | Transfer  | Transfer |  |
|-----|-------|-------------|-----|----|---------------------|-----------|----------|--|
| CAS | DT/OE | WB/WE       | DSF | SE | Function            | Direction | Data Bit |  |
| н   | L     | н           | L   | *  | Read Transfer       | RAM→SAM   | 512 × 16 |  |
| н   | L     | н           | н   | *  | Split Read Transfer | RAM→SAM   | 256 × 16 |  |

#### **Transfer Operation**

Transfer operation is initiated when  $\overline{\text{DT}}/\overline{\text{OE}}$  is low at the falling edge of  $\overline{\text{PAS}}$ . The state of DSF when  $\overline{\text{RAS}}$  goes low is used to select between normal transfer and split transfer cycle. Each of the transfer cycle is described in the truth table for transfer operation. (Table 1).

#### **Read Transfer (RT)**

The Read Transfer operation is set if DT/OE is low, WB/WE is high, and DSF is low at the falling edge of RAS. The row address bits in the read transfer cycle indicate which sixteen 512 bit DRAM row portions are transferred to the sixteen SAM data register portions. The column address bits indicate the start address of the SAM Registers when SAM data read operation is performed. If MSB of column address is low during Read transfer operation, the QSF state will be set low level and this indicates the start address of SAM register is present at lower half of SAM port. (If A8 is high, QSF will be high and means the start address is in upper half). Read Transfer may be accomplished in two ways. If the transfer is to be synchronized with the SC, DT/OE is taken high after CAS goes low. This is usually called "Real Time Read Transfer". Note that the rising edge of DT/OE must be Synchronized with the rising edge of SC (tTSL/tTSD) to retain the continuity of Serial read data output. If the transfer does not have to be synchronized with SC, DT/OE may go high before CAS goes low and the actual data transfer will be timed internally.

### Split Read Transfer (SRT)

In a graphic system, if data has to be transferred from DRAM to SAM while in the middle of a display line, the only way to do this seamlessly is by performing a Real Time Read Transfer cycle. However, this cycle has many critical timing restrictions (between SC,  $\overline{\text{DT}}/\overline{\text{OE}}$ , RAS and CAS) because the transfer has to occur at the first rising edge of  $\overline{\text{DT}}/\overline{\text{OE}}$ .

The Split Read Transfer cycle eliminates the need for this critical transfer timing, thereby simplifying system design. This is accomplished by dividing the SAM port into 2 halves of 256 bits each. A Split Read Transfer loads only the lower or upper half. While data is being serially read from one half of the SAM register, new RAM data can be transferred to the other half. Since transfer timing is controlled internally, there is no timing restriction between  $\overline{\text{DT}}/\overline{\text{OE}}$  and  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , SC.



A normal Read Transfer cycle must be executed before performing a Split Read Transfer to set the state of QSF. A Split Read Transfer cycle is initiated by keeping DSF and  $\overline{WB}/\overline{WE}$  high and  $\overline{DT}/\overline{OE}$  low at the falling edge of RAS.

**Address:** The row address is latched in the falling edge of  $\overline{RAS}$ . The column address defined by (A<sub>0</sub>~A<sub>7</sub>)defines the starting address of the SAM port from which data will begin shifting out. column address pin A<sub>8</sub> is a "Don't care".

The QSF pin indicates which SAM half is shifting out serial data (0=Lower, 1= Upper). A split Read Transfer will load data into the other half. The state of the QSF output changes when the SAM address counter reaches a split SAM boundary (e.g.255th or 511th bit). Example of SRT applications are shown in Fig.7 through Fig. 10 The normal usage of Split Read Transfer cycle is described in Fig.7. When Read Transfer is executed, data from X1 row address is fully transferred to the DAM port and Serial Read is started from 0 (Tap address). If SRT is performed while data is being serially read from lower half SAM, data from X2 row address is transferred to upper half SAM. The Tap address of SRT is loaded after the boundary location of lower half SAM(255th SC) is accessed and the QSF state is changed into high level at the rising edge of 255th SC. Note that in this case "256+Y0" Tap address instead of "Y0" is loaded.

The another example of SRT cycle is described in Fig.8 When Serial Read is performed after executing RT and SRT in succession, the data accessed by first SC is the data of RT Tap address. Serial data access from the starting address given by SRT cycle is performed after the data of RT to lower boundary (255th SC) is completed. Fig. 9 and 10 are the example of abnormal SRT cycle.




Figure 7. Split Read Transfer Normal Usage (Case1)



If SRT1 and SRT2 are performed in succession before accessing the boundary like Fig.9, the data transferred by SRT2 overwrite the data transferred by SRT1, so that data followed by SRT2 will be remain in the upper half SAM. The Serial Read after lower boundary 255th SC is started from the starting address given by SRT2 cycle. The Fig. 10 indicates that SRT cycle is not performed until Serial Read is completed to the boundary 511, therefore accessed data from 0 address corresponds to the old data transferred by RT. Note that there is not allowed period of SRT cycle. Since a SRT cycle must be ended before tsTH and started after tsTs, a split transfer is not allowed during tsTH+ tsTs(See Figure 11.)

A split Read Transfer does not change the direction of the SAM I/O port.




Figure 8. Split Read Transfer Normal Usage (Case 2)




Figure 9. Split Read Transfer Abnormal Usage (Case 1)




Figure 10. Split Read Transfer Abnormal Usage (Case 2)






Figure 11. Split Transfer Cycle Limitation Period

#### **Programmable Split SAM**

In split SAM mode, SAM is divided into the lower half and the upper half.

After the last address of each half SAM(255 or 511) is accessed, the access will be changed one half of the SAM to the other half (at the loaded TAP address).

This last address is called Stop Point.

The KM4216C/V258 offers user-programmable Stop Point. The Stop Points and size of the resulting partitions are shown in Table 2. The Stop Points and size of the resulting partitions are shown in Table 2. The Stop Points are set by performing CBRS cycle. The CBRS cycle's condition is WB/WE low, DSF high at the falling edge of RAS in CBR cycle and the Stop Point is determined by row address entering at this time.

The Stop Point will not become valid until a SRT cycle is done. The Stop Point do not effect to SAM in normal RT, RRT cycle.

In Figure 12. programmable split SAM operation is shown. If a SRT cycle was done before the partition boundary (383), the access will jump to the TAP address(70) of the next half. Otherwise, the access will continue in the same half until a SRT occurs or the SAM half boundary (255, 511).

Note that the Stop Point may be changed at any time by performing another CBRS, and new Stop Point will not be valid until a SRT is performed. To reset Stop Point, CBRR cycle must be performed. CBRR is a CBR cycle with DSF low at the falling edge of  $\overrightarrow{RAS}$ . The CBRR will take effect immediately; it does not require a SRT to become active valid.

Table 2. Stop Point Setting Address

| Stop Register= Store Address of Serial Access |           |            |            |    |            |            |        |  |  |
|-----------------------------------------------|-----------|------------|------------|----|------------|------------|--------|--|--|
| Use on the Split Transter Cycle               |           |            |            |    |            |            |        |  |  |
| Stop Pointer Set $\rightarrow$ CBRS Cycle     |           |            |            |    |            |            |        |  |  |
| Number Stop Point Setting Addres              |           |            |            |    |            |            | ddress |  |  |
| of Stop                                       | Partition |            | _          |    |            |            |        |  |  |
| Points/Half                                   |           | <b>A</b> 8 | <b>A</b> 7 | A6 | <b>A</b> 5 | <b>A</b> 4 | A3~A0  |  |  |
| 1                                             | (1×256)×2 | x          | 1          | 1  | 1          | 1          | x      |  |  |
| 2                                             | (2×128)×2 | х          | 0          | 1  | 1          | 1          | x      |  |  |
| 4                                             | (4×64)×2  | х          | 0          | 0  | 1          | 1          | x      |  |  |
| 8                                             | (8×32)×2  | х          | 0          | 0  | 0          | 1          | x      |  |  |
| 16                                            | (16×16)×2 | x          | 0          | 0  | 0          | 0          | x      |  |  |

\*Other Case=Inhibit X=Don't Care







Figure 12. Programmable Split SAM operation




## **TIMING DIAGRAMS**

## **READ CYCLE**









## FAST PAGE MODE READ CYCLE (Extended Data Out)

Don't Care



## Truth Table for Write Cycle(1)

|                               | RAS                |   |                                | CAS       | CAS or WBL(U)/WEL(U) |  |
|-------------------------------|--------------------|---|--------------------------------|-----------|----------------------|--|
| FUNCTION                      | *1 *2<br>WB/WE DSF |   | *3<br>Wi/DQi (3)<br>(New Mask) | *4<br>DSF | *5<br>Wi/DQi         |  |
| Normal write                  | 1                  | 0 | ×                              | 0         | Write Data           |  |
| Masked Write                  | 0                  | 0 | Write Mask                     | 0         | Masked Write Data    |  |
| Block Write (No I/O Mask) (4) | 1                  | 0 | ×                              | 1         | Column Mask          |  |
| Masked Block Write (4)        | 0                  | 0 | Write Mask                     | 1         | Column Mask          |  |
| Load Mask Data Register (2)   | 1                  | 1 | ×                              | 0         | Write Mask Data      |  |
| Load Color Register           | 1                  | 1 | ×                              | 1         | Color Data           |  |

Note:

(1) Reference truth table to determine the input signal states of \*1, \*2, \*3, \*4, and \*5 for the write cycle timing diagram on the following pages

· (2) Old Mask data load

(3) Function table for Old Mask and New Mask

| IF                |     | *1           | *3   | Note                                                                         |  |  |
|-------------------|-----|--------------|------|------------------------------------------------------------------------------|--|--|
|                   |     | WB/WE Wi/DQi |      |                                                                              |  |  |
|                   | Yes | 0            | ×    | Write using mask register data<br>(Old Mask Data)                            |  |  |
| LMR               | _   | 1            | ×    | Non Masked Write                                                             |  |  |
| Cycle<br>Executed | No  | 0            | Mask | Write using New Mask Data<br>Wi/DQi=0 Write Disable<br>Wi/DQi=1 Write Enable |  |  |
|                   |     | 1            | ×    | Non Masked Write                                                             |  |  |


 $\times$  : Don't Care

(4) Function Table for Block Write Column Mask

| Column |      | *  | 5 | IF         |            |               |                      |  |
|--------|------|----|---|------------|------------|---------------|----------------------|--|
| Ad     | dres | is | [ | Lower Byte | Upper Byte | Wi/DQi=0      | Wi/DQi=1             |  |
| A2     | A1   | A0 | } | Lower byte | Opper byte | Wi/DQI=0      | ww.DQI=1             |  |
| 0      | 0    | 0  | ] | Wo/DQo     | W8/DQ8     |               |                      |  |
| 0      | 0    | 1  |   | W1/DQ1     | W9/DQ9     |               |                      |  |
| 0      | 1    | 0  | ł | W2/DQ2     | W10/DQ10   | <b>v</b> .    | Color Register Data  |  |
| 0      | 1    | 1  |   | W3/DQ3     | W11/DQ11   | No Change the | are Write to the     |  |
| 1      | 0    | 0  |   | W4/DQ4     | W12/DQ12   | Internal Data | Corresponding Column |  |
| 1      | 0    | 1  |   | W5/DQ5     | W13/DQ13   |               | Address Location     |  |
| 1      | 1    | 0  |   | W6/DQ6     | W14/DQ14   |               |                      |  |
| 1      | 1    | 1  |   | W7/DQ7     | W15/DQ15   |               |                      |  |



## EARLY WRITE CYCLE




Note : In Block write cycle, only column address A3~A8 are used.



2


### LATE WRITE CYCLE



Note : In Block write cycle, only column address A3~A8 are used.




## READ-WRITE/READ-MODIFY-WRITE CYCLE



Note : In Block write cycle, only column address A3~A8 are used.







## FAST PAGE MODE READ/WRITE CYCLE (Extended Data Out)








## FAST PAGE MODE EARLY WRITE CYCLE






## FAST PAGE MODE READ-MODIFY-WRITE CYCLE



Note : In Block write cycle, only column address A3~A8 are used.




## **RAS ONLY REFRESH CYCLE**














# CAS BEFORE RAS REFRESH CYCLE






# CAS-BEFORE-RAS REFRESH CYCLE FUNCTION TABLE

| FUNCTION                                         | CODE |   | LOGIC STATES |              |
|--------------------------------------------------|------|---|--------------|--------------|
|                                                  | CODE | А | В            | С            |
| CAS-BEFORE-RAS REFRESH CYCLE (Reset All Options) | CBRR | X | 0            | x            |
| CAS-BEFORE-RAS REFRESH CYCLE (Stop Register Set) | CBRS | 0 | 1            | STOP Address |
| CAS-BEFORE-RAS REFRESH CYCLE (No Reset)          | CBRN | 1 | 1            | x            |




CAS-BEFORE-RAS SELF REFRESH CYCLE




\*CBR SELF REFRESH CYCLE IS APPLICABLE WITH CBRR, CBRS, OR CBRN CYCLE




# CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



# **READ TRANSFER CYCLE**



# REAL TIME READ TRANSFER CYCLE




Note: SE=VIL



2




# SPLIT READ TRANSFER CYCLE






# SERIAL READ CYCLE ( $\overline{SE} = V_{IL}$ )



# SERIAL READ CYCLE (SE Controlled Outputs)






# KM4216C258/L/F, KM4216V258/L/F

# PRELIMINARY CMOS VIDEO RAM


Units: Millimeters

# PACKAGE DIMENSIONS


64 Pin Plastic Shrink Small Out Line Package



70(64) Pin Plastic Thin Small Out Line Package (Type II Forward)







## SAMSUNG SEMICONDUCTOR SALES OFFICES-U.S.A.

### Northwest

3655 North First Street San Jose, CA 95134 TEL: (408) 954-7000 FAX: (408) 954-7883

### Southwest

16253 Laguna Canyon Road Suite 100 Irvine, CA 92718 TEL: (714) 753-7530 FAX: (714) 753-7544

### North Central

300 Park Boulevard Suite 210 Itasca, IL 60143-2636 TEL: (708) 775-1050 FAX: (708) 775-1058

South Central 15851 Dallas Parkway Suite 410 Dallas, TX 75248-3307 TEL: (214) 770-7970 FAX: (214) 770-7971

### Northeast

119 Russell Street Littleton, MA 01460 TEL: (508) 486-0700 FAX: (508) 486-8209

## Southeast

802 Greenvalley Road Suite 204 Greensboro, NC 27408 TEL: (919) 370-1600 FAX: (919) 370-1633

## SAMSUNG SEMICONDUCTOR REPRESENTATIVES

#### ALABAMA

| SOUTHERN COMPONENT SA         | LES                 |
|-------------------------------|---------------------|
| 307 Clinton Ave. East         | TEL: (205) 533-6500 |
| Suite 413                     | FAX: (205) 533-6578 |
| Huntsville, AL 35801          |                     |
| ARIZONA                       |                     |
| O'DONNELL ASSOCIATES          | TEL: (602) 944-9542 |
| 2432 W. Peoria Ave.           | FAX: (602) 861-2615 |
| Suite 1026                    |                     |
| Phoenix, AZ 85029             |                     |
| O'DONNELL ASSOCIATES          | TEL: (602) 797-2047 |
| 11449 N. Copper Springs Trail | FAX: (602) 797-2047 |
| Tucson, AZ 85737              |                     |
|                               |                     |
| CALIFORNIA                    |                     |
| BESTRONICS                    | TEL: (619) 693-1111 |
| 9683 Tierro Granda Street     | FAX: (619) 693-1963 |
| Suite 102                     |                     |
| San Diego, CA 92126           |                     |
| I-SQUARED                     | TEL: (408) 988-3400 |
| 3355-1 Scott Blvd.            | FAX: (408) 988-2079 |
| Suite 102                     |                     |
| Santa Clara, CA 95054         |                     |
| WESTAR REP COMPANY            | TEL: (714) 453-7900 |
| 15265 Alton Parkway           | FAX: (714) 453-7930 |
| Suite 400                     |                     |
| Irvine, CA 92718              |                     |
| WESTAR REP COMPANY            | TEL: (818) 880-0594 |
| 26500 Agoura Rd.              | FAX: (818) 880-5013 |
| Suite 204                     |                     |
| Calabasas, CA 91302           |                     |
| CANADA                        |                     |
| INTELATECH, INC.              | TEL: (613) 762-8014 |
| 275 Michael Copeland Drive    | FAX: (613) 253-1370 |
| Kanata, Ontario K2M 2G2       |                     |
| INTELATECH, INC.              | TEL: (514) 343-4877 |
| 3700 Griffith Street          | FAX: (514) 343-4355 |
| Suite 93                      |                     |
| St. Laurent, Quebec H4T 1A7   | TEL (005) 000 0000  |
| INTELATECH, INC.              | TEL: (905) 629-0082 |
| 5525 Orbitor Drive            | FAX: (905) 629-1795 |
| Suite 2                       |                     |
| Mississauga, Ontario L4W4Y8   |                     |
|                               |                     |

| COLORADO                                       |                                          |
|------------------------------------------------|------------------------------------------|
| FRONT RANGE MARKETING                          | TEL: (303) 443-478                       |
| 3100 Arapahoe Road                             | FAX: (303) 447-03                        |
| Suite 404                                      | · · ·                                    |
| Boulder, CO 80303                              |                                          |
| FLORIDA                                        |                                          |
| B/B TECH SALES                                 | TEL: (305) 477-034                       |
| 3900 N.W. 79th Avenue                          | FAX: (305) 477-03                        |
| Suite 636                                      |                                          |
| Miami, FL 33166                                |                                          |
| DYNE-A-MARK                                    | TEL: (407) 660-166                       |
| 500 Winderley Place                            | FAX: (407) 660-940                       |
| Suite 110                                      |                                          |
| Maitland, FL 32751                             |                                          |
| DYNE-A-MARK                                    | TEL: (305) 485-350                       |
| 3355 N.W. 55th Street                          | FAX: (305) 485-65                        |
| Fort Lauderdale, FL 33309                      |                                          |
| DYNE-A-MARK                                    | TEL: (407) 725-747                       |
| 742 Penguin Ave., NE                           | FAX: (407) 984-27                        |
| Palm Bay, FL 32905                             |                                          |
| DYNE-A-MARK                                    | TEL: (813) 345-941                       |
| 7884 Tent Avenue S                             | FAX: (813) 345-37                        |
| St. Petersburg, FL 33707                       |                                          |
| GEORGIA                                        |                                          |
| SOUTH ATLANTIC COMPONE                         |                                          |
| 3300 Holcomb Bridge Road                       | TEL: (404) 447-615                       |
| Suite 210                                      | FAX: (404) 447-67                        |
| Norcross, GA 30092                             |                                          |
| ILLINOIS                                       |                                          |
| DAVIX INTERNATIONA!. LTD.                      |                                          |
| 1655 N. Arlington Heights Rd.<br>Suite 204East | TEL: (708) 259-530                       |
|                                                | FAX: (708) 259-542                       |
| Arlington Heights, IL 60004<br>INDIANA         |                                          |
|                                                | TEL (017) 040 000                        |
| GEN II MARKETING, INC.<br>31 E. Main Street    | TEL: (317) 848-308<br>FAX: (317) 848-126 |
| Carmel, IN 46032                               | FAA. (317) 040-120                       |
| GEN II MARKETING, INC                          | TEL: (219) 436-448                       |
|                                                | • •                                      |
| 1415 Magnavox Way                              | FAX: (219) 436-197                       |
| Suite 130                                      |                                          |
| Ft. Wayne, IN 46804                            |                                          |



# IOWA

.

| IOWA                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                        |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| ASSOCIATED ELECTRONIC M                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | ARKETERS, INC.                                                                                                                                                                                                                                                                                                                                         |
| 4001 Shady Oak                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | TEL: (319) 377-1129                                                                                                                                                                                                                                                                                                                                    |
| Marion, IA 52302                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | FAX: (319) 377-1539                                                                                                                                                                                                                                                                                                                                    |
| KANSAS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                        |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                        |
| 8843 Long St.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | TEL: (913) 888-0022                                                                                                                                                                                                                                                                                                                                    |
| Lenexa, KS 66215<br>KENTUCKY                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | FAX: (913) 888-4848                                                                                                                                                                                                                                                                                                                                    |
| GEN II MARKETING, INC.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | TEL: (502) 894-9903                                                                                                                                                                                                                                                                                                                                    |
| 4012 Dupont Circle                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | FAX: (502) 893-2435                                                                                                                                                                                                                                                                                                                                    |
| Suite 414                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | TAA. (302) 030-2400                                                                                                                                                                                                                                                                                                                                    |
| Louisville, KY 40207                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                        |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                        |
| MASSACHUSETTS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                        |
| NEW TECH SOLUTIONS, INC.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | TEL: (617) 229-8888                                                                                                                                                                                                                                                                                                                                    |
| 111 South Bedford Street                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | FAX: (617) 229-1614                                                                                                                                                                                                                                                                                                                                    |
| Suite 102                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                        |
| Burlington, MA 01803                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                        |
| MICHIGAN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | TEL (010) 450 0000                                                                                                                                                                                                                                                                                                                                     |
| MICROTECH SALES                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | TEL: (313) 459-0200                                                                                                                                                                                                                                                                                                                                    |
| 9357 General Drive                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | FAX: (313) 459-0232                                                                                                                                                                                                                                                                                                                                    |
| Suite 116                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                        |
| Plymouth, MI 48170<br>MINNESOTA                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                        |
| GP SALES, INC.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | TEL: (612)831-2362                                                                                                                                                                                                                                                                                                                                     |
| 7600 Parklawn                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | FAX: (612) 831-2619                                                                                                                                                                                                                                                                                                                                    |
| Suite 315                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | TAA. (012) 001-2019                                                                                                                                                                                                                                                                                                                                    |
| Edina, MN 55435                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                        |
| MISSOURI                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                        |
| ASSOCIATED ELECTRONIC M                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | ARKETERS, INC.                                                                                                                                                                                                                                                                                                                                         |
| 11520 St. Charles Rock Rd.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | TEL: (314) 298-9900                                                                                                                                                                                                                                                                                                                                    |
| Suite 131                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | FAX: (314) 298-8660                                                                                                                                                                                                                                                                                                                                    |
| Bridgeton, MO 63044                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | · ·                                                                                                                                                                                                                                                                                                                                                    |
| NEW YÖRK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                        |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                        |
| NEPTUNE ELEC.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | TEL: (516) 349-1600                                                                                                                                                                                                                                                                                                                                    |
| 255 Executive Dr.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | TEL: (516) 349-1600<br>FAX: (516) 349-1343                                                                                                                                                                                                                                                                                                             |
| 255 Executive Dr.<br>Suite 211                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                        |
| 255 Executive Dr.<br>Suite 211<br>Plainview, NY 11803                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | FAX: (516) 349-1343                                                                                                                                                                                                                                                                                                                                    |
| 255 Executive Dr.<br>Suite 211<br>Plainview, NY 11803<br>T- <b>SQUARED</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | FAX: (516) 349-1343<br>TEL: (315) 699-1559                                                                                                                                                                                                                                                                                                             |
| 255 Executive Dr.<br>Suite 211<br>Plainview, NY 11803<br>T-SOUARED<br>6170 Wynmoor Drive                                                                                                                                                                                                                                                                                                                                                                                                                                                            | FAX: (516) 349-1343                                                                                                                                                                                                                                                                                                                                    |
| 255 Executive Dr.<br>Suite 211<br>Plainview, NY 11803<br>T-SQUARED<br>6170 Wynmoor Drive<br>Cicero, NY 13039                                                                                                                                                                                                                                                                                                                                                                                                                                        | FAX: (516) 349-1343<br>TEL: (315) 699-1559<br>FAX: (315) 699-1705                                                                                                                                                                                                                                                                                      |
| 255 Executive Dr.<br>Suite 211<br>Plainview, NY 11803<br>T-SQUARED<br>6170 Wynmoor Drive<br>Cicero, NY 13039<br>T-SQUARED                                                                                                                                                                                                                                                                                                                                                                                                                           | FAX: (516) 349-1343<br>TEL: (315) 699-1559<br>FAX: (315) 699-1705<br>TEL: (716) 924-9101                                                                                                                                                                                                                                                               |
| 255 Executive Dr.<br>Suite 211<br>Plainview, NY 11803<br>T-SQUARED<br>6170 Wynmoor Drive<br>Cicero, NY 13039<br>T-SQUARED<br>7353 Victor-Pittsford Road                                                                                                                                                                                                                                                                                                                                                                                             | FAX: (516) 349-1343<br>TEL: (315) 699-1559<br>FAX: (315) 699-1705                                                                                                                                                                                                                                                                                      |
| 255 Executive Dr.<br>Suite 211<br>Plainview, NY 11803<br><b>T-SQUARED</b><br>6170 Wynmoor Drive<br>Cicero, NY 13039<br><b>T-SQUARED</b><br>7353 Victor-Pittsford Road<br>Victor, NY 14564                                                                                                                                                                                                                                                                                                                                                           | FAX: (516) 349-1343<br>TEL: (315) 699-1559<br>FAX: (315) 699-1705<br>TEL: (716) 924-9101<br>FAX: (716) 924-4946                                                                                                                                                                                                                                        |
| 255 Executive Dr.<br>Suite 211<br>Plainview, NY 11803<br>T-SQUARED<br>6170 Wynmoor Drive<br>Cicero, NY 13039<br>T-SQUARED<br>7353 Victor-Pittsford Road<br>Victor, NY 14564<br>T-SQUARED                                                                                                                                                                                                                                                                                                                                                            | FAX: (516) 349-1343<br>TEL: (315) 699-1559<br>FAX: (315) 699-1705<br>TEL: (716) 924-9101<br>FAX: (716) 924-4946<br>TEL: (607) 625-3983                                                                                                                                                                                                                 |
| 255 Executive Dr.<br>Suite 211<br>Plainview, NY 11803<br><b>T-SQUARED</b><br>6170 Wynmoor Drive<br>Cicero, NY 13039<br><b>T-SQUARED</b><br>7353 Victor-Pittsford Road<br>Victor, NY 14564<br><b>T-SQUARED</b><br>1790 Pennsylvania Avenue                                                                                                                                                                                                                                                                                                           | FAX: (516) 349-1343<br>TEL: (315) 699-1559<br>FAX: (315) 699-1705<br>TEL: (716) 924-9101<br>FAX: (716) 924-4946                                                                                                                                                                                                                                        |
| 255 Executive Dr.<br>Suite 211<br>Plainview, NY 11803<br>T-SQUARED<br>6170 Wynmoor Drive<br>Cicero, NY 13039<br>T-SQUARED<br>7353 Victor-Pittsford Road<br>Victor, NY 14564<br>T-SQUARED<br>1790 Pennsylvania Avenue<br>Apalachin, NY 13732                                                                                                                                                                                                                                                                                                         | FAX: (516) 349-1343<br>TEL: (315) 699-1559<br>FAX: (315) 699-1705<br>TEL: (716) 924-9101<br>FAX: (716) 924-4946<br>TEL: (607) 625-3983                                                                                                                                                                                                                 |
| 255 Executive Dr.<br>Suite 211<br>Plainview, NY 11803<br><b>T-SQUARED</b><br>6170 Wynmoor Drive<br>Cicero, NY 13039<br><b>T-SQUARED</b><br>7353 Victor-Pittsford Road<br>Victor, NY 14564<br><b>T-SQUARED</b><br>1790 Pennsylvania Avenue                                                                                                                                                                                                                                                                                                           | FAX: (516) 349-1343<br>TEL: (315) 699-1559<br>FAX: (315) 699-1705<br>TEL: (716) 924-9101<br>FAX: (716) 924-4946<br>TEL: (607) 625-3983<br>FAX: (607) 625-5294                                                                                                                                                                                          |
| 255 Executive Dr.<br>Suite 211<br>Plainview, NY 11803<br><b>T-SQUARED</b><br>6170 Wynmoor Drive<br>Cicero, NY 13039<br><b>T-SQUARED</b><br>7353 Victor-Pittsford Road<br>Victor, NY 14564<br><b>T-SQUARED</b><br>1790 Pennsylvania Avenue<br>Apalachin, NY 13732<br><b>NORTH CAROLINA</b>                                                                                                                                                                                                                                                           | FAX: (516) 349-1343<br>TEL: (315) 699-1559<br>FAX: (315) 699-1705<br>TEL: (716) 924-9101<br>FAX: (716) 924-4946<br>TEL: (607) 625-3983<br>FAX: (607) 625-5294                                                                                                                                                                                          |
| 255 Executive Dr.<br>Suite 211<br>Plainview, NY 11803<br>T-SQUARED<br>6170 Wynmoor Drive<br>Cicero, NY 13039<br>T-SQUARED<br>7353 Victor-Pittsford Road<br>Victor, NY 14564<br>T-SQUARED<br>1790 Pennsylvania Avenue<br>Apalachin, NY 13732<br>NORTH CAROLINA<br>SOUTH ATLANTIC COMPONEI<br>5200 Park Road                                                                                                                                                                                                                                          | FAX: (516) 349-1343<br>TEL: (315) 699-1559<br>FAX: (315) 699-1705<br>TEL: (716) 924-9101<br>FAX: (716) 924-4946<br>TEL: (607) 625-3983<br>FAX: (607) 625-5294                                                                                                                                                                                          |
| 255 Executive Dr.<br>Suite 211<br>Plainview, NY 11803<br>T-SQUARED<br>6170 Wynmoor Drive<br>Cicero, NY 13039<br>T-SQUARED<br>7353 Victor-Pittsford Road<br>Victor, NY 14564<br>T-SQUARED<br>1790 Pennsylvania Avenue<br>Apalachin, NY 13732<br>NORTH CAROLINA<br>SOUTH ATLANTIC COMPONEI<br>5200 Park Road<br>Suite 103<br>Charlotte, NC 28209                                                                                                                                                                                                      | FAX: (516) 349-1343<br>TEL: (315) 699-1559<br>FAX: (315) 699-1705<br>TEL: (716) 924-9101<br>FAX: (716) 924-4946<br>TEL: (607) 625-3983<br>FAX: (607) 625-5294<br>NT SALES<br>TEL: (704) 525-0510<br>FAX: (704) 525-9714                                                                                                                                |
| 255 Executive Dr.<br>Suite 211<br>Plainview, NY 11803<br>T-SQUARED<br>6170 Wynmoor Drive<br>Cicero, NY 13039<br>T-SQUARED<br>7353 Victor-Pittsford Road<br>Victor, NY 14564<br>T-SQUARED<br>1790 Pennsylvania Avenue<br>Apalachin, NY 13732<br>NORTH CAROLINA<br>SOUTH ATLANTIC COMPONEI<br>5200 Park Road<br>Suite 103<br>Charlotte, NC 28209<br>SOUTH ATLANTIC COMPONEI                                                                                                                                                                           | FAX: (516) 349-1343<br>TEL: (315) 699-1559<br>FAX: (315) 699-1705<br>TEL: (716) 924-9101<br>FAX: (716) 924-4946<br>TEL: (607) 625-3983<br>FAX: (607) 625-5294<br>NT SALES<br>TEL: (704) 525-0510<br>FAX: (704) 525-9714<br>NT SALES                                                                                                                    |
| 255 Executive Dr.<br>Suite 211<br>Plainview, NY 11803<br>T-SQUARED<br>6170 Wynmoor Drive<br>Cicero, NY 13039<br>T-SQUARED<br>7353 Victor-Pittsford Road<br>Victor, NY 14564<br>T-SQUARED<br>1790 Pennsylvania Avenue<br>Apalachin, NY 13732<br>NORTH CAROLINA<br>SOUTH ATLANTIC COMPONEI<br>5200 Park Road<br>Suite 103<br>Charlotte, NC 28209<br>SOUTH ATLANTIC COMPONEI<br>4904 Waters Edge Drive                                                                                                                                                 | FAX: (516) 349-1343<br>TEL: (315) 699-1559<br>FAX: (315) 699-1705<br>TEL: (716) 924-9101<br>FAX: (716) 924-4946<br>TEL: (607) 625-3983<br>FAX: (607) 625-5294<br>NT SALES<br>TEL: (704) 525-0510<br>FAX: (704) 525-9714<br>NT SALES<br>TEL: (919) 859-9970                                                                                             |
| 255 Executive Dr.<br>Suite 211<br>Plainview, NY 11803<br><b>T-SQUARED</b><br>6170 Wynmoor Drive<br>Cicero, NY 13039<br><b>T-SQUARED</b><br>7353 Victor-Pittsford Road<br>Victor, NY 14564<br><b>T-SQUARED</b><br>1790 Pennsylvania Avenue<br>Apalachin, NY 13732<br><b>NORTH CAROLINA</b><br><b>SOUTH ATLANTIC COMPONEI</b><br>5200 Park Road<br>Suite 103<br>Charlotte, NC 28209<br><b>SOUTH ATLANTIC COMPONEI</b><br>4904 Waters Edge Drive<br>Suite 268                                                                                          | FAX: (516) 349-1343<br>TEL: (315) 699-1559<br>FAX: (315) 699-1705<br>TEL: (716) 924-9101<br>FAX: (716) 924-4946<br>TEL: (607) 625-3983<br>FAX: (607) 625-5294<br>NT SALES<br>TEL: (704) 525-0510<br>FAX: (704) 525-9714<br>NT SALES                                                                                                                    |
| 255 Executive Dr.<br>Suite 211<br>Plainview, NY 11803<br><b>T-SQUARED</b><br>6170 Wynmoor Drive<br>Cicero, NY 13039<br><b>T-SQUARED</b><br>7353 Victor-Pittsford Road<br>Victor, NY 14564<br><b>T-SQUARED</b><br>1790 Pennsylvania Avenue<br>Apalachin, NY 13732<br><b>NORTH CAROLINA</b><br><b>SOUTH ATLANTIC COMPONEI</b><br>5200 Park Road<br>Suite 103<br>Charlotte, NC 28209<br><b>SOUTH ATLANTIC COMPONEI</b><br>4904 Waters Edge Drive<br>Suite 268<br>Raleigh, NC 27606                                                                     | FAX: (516) 349-1343<br>TEL: (315) 699-1559<br>FAX: (315) 699-1705<br>TEL: (716) 924-9101<br>FAX: (716) 924-4946<br>TEL: (607) 625-3983<br>FAX: (607) 625-5294<br>NT SALES<br>TEL: (704) 525-0510<br>FAX: (704) 525-9714<br>NT SALES<br>TEL: (919) 859-9970                                                                                             |
| 255 Executive Dr.<br>Suite 211<br>Plainview, NY 11803<br>T-SQUARED<br>6170 Wynmoor Drive<br>Cicero, NY 13039<br>T-SQUARED<br>7353 Victor-Pittsford Road<br>Victor, NY 14564<br>T-SQUARED<br>1790 Pennsylvania Avenue<br>Apalachin, NY 13732<br>NORTH CAROLINA<br>SOUTH ATLANTIC COMPONEI<br>5200 Park Road<br>Suite 103<br>Charlotte, NC 28209<br>SOUTH ATLANTIC COMPONEI<br>4904 Waters Edge Drive<br>Suite 268<br>Raleigh, NC 27606<br>OHIO                                                                                                       | FAX: (516) 349-1343<br>TEL: (315) 699-1559<br>FAX: (315) 699-1705<br>TEL: (716) 924-9101<br>FAX: (716) 924-4946<br>TEL: (607) 625-3983<br>FAX: (607) 625-5294<br>NT SALES<br>TEL: (704) 525-0510<br>FAX: (704) 525-9714<br>NT SALES<br>TEL: (919) 859-9970<br>FAX: (919) 859-9974                                                                      |
| 255 Executive Dr.<br>Suite 211<br>Plainview, NY 11803<br>T-SQUARED<br>6170 Wynmoor Drive<br>Cicero, NY 13039<br>T-SQUARED<br>7353 Victor-Pittsford Road<br>Victor, NY 14564<br>T-SQUARED<br>1790 Pennsylvania Avenue<br>Apalachin, NY 13732<br>NORTH CAROLINA<br>SOUTH ATLANTIC COMPONEI<br>5200 Park Road<br>Suite 103<br>Charlotte, NC 28209<br>SOUTH ATLANTIC COMPONEI<br>4904 Waters Edge Drive<br>Suite 268<br>Raleigh, NC 27606<br>OHIO<br>J.N. BAILEY & ASSOCIATES                                                                           | FAX: (516) 349-1343<br>TEL: (315) 699-1559<br>FAX: (315) 699-1705<br>TEL: (716) 924-9101<br>FAX: (716) 924-4946<br>TEL: (607) 625-3983<br>FAX: (607) 625-5294<br>NT SALES<br>TEL: (704) 525-0510<br>FAX: (704) 525-9714<br>NT SALES<br>TEL: (919) 859-9970<br>FAX: (919) 859-9974<br>TEL: (513) 687-1325                                               |
| 255 Executive Dr.<br>Suite 211<br>Plainview, NY 11803<br>T-SQUARED<br>6170 Wynmoor Drive<br>Cicero, NY 13039<br>T-SQUARED<br>7353 Victor-Pittsford Road<br>Victor, NY 14564<br>T-SQUARED<br>1790 Pennsylvania Avenue<br>Apalachin, NY 13732<br>NORTH CAROLINA<br>SOUTH ATLANTIC COMPONEI<br>5200 Park Road<br>Suite 103<br>Charlotte, NC 28209<br>SOUTH ATLANTIC COMPONEI<br>4904 Waters Edge Drive<br>Suite 268<br>Raleigh, NC 27606<br>OHIO<br>J.N. BAILEY & ASSOCIATES<br>129 W. Main Street                                                     | FAX: (516) 349-1343<br>TEL: (315) 699-1559<br>FAX: (315) 699-1705<br>TEL: (716) 924-9101<br>FAX: (716) 924-4946<br>TEL: (607) 625-3983<br>FAX: (607) 625-5294<br>NT SALES<br>TEL: (704) 525-0510<br>FAX: (704) 525-9714<br>NT SALES<br>TEL: (919) 859-9970<br>FAX: (919) 859-9974                                                                      |
| 255 Executive Dr.<br>Suite 211<br>Plainview, NY 11803<br>T-SQUARED<br>6170 Wynmoor Drive<br>Cicero, NY 13039<br>T-SQUARED<br>7353 Victor-Pittsford Road<br>Victor, NY 14564<br>T-SQUARED<br>1790 Pennsylvania Avenue<br>Apalachin, NY 13732<br>NORTH CAROLINA<br>SOUTH ATLANTIC COMPONEI<br>5200 Park Road<br>Suite 103<br>Charlotte, NC 28209<br>SOUTH ATLANTIC COMPONEI<br>4904 Waters Edge Drive<br>Suite 268<br>Raleigh, NC 27606<br>OHIO<br>J.N. BAILEY & ASSOCIATES<br>129 W. Main Street<br>New Lebanon,OH 45345                             | FAX: (516) 349-1343<br>TEL: (315) 699-1559<br>FAX: (315) 699-1705<br>TEL: (716) 924-9101<br>FAX: (716) 924-4946<br>TEL: (607) 625-3983<br>FAX: (607) 625-5294<br><b>NT SALES</b><br>TEL: (704) 525-9714<br><b>NT SALES</b><br>TEL: (919) 859-9970<br>FAX: (919) 859-9974<br>TEL: (513) 687-1325<br>FAX: (513) 687-2930                                 |
| 255 Executive Dr.<br>Suite 211<br>Plainview, NY 11803<br>T-SQUARED<br>6170 Wynmoor Drive<br>Cicero, NY 13039<br>T-SQUARED<br>7353 Victor-Pittsford Road<br>Victor, NY 14564<br>T-SQUARED<br>1790 Pennsylvania Avenue<br>Apalachin, NY 13732<br>NORTH CAROLINA<br>SOUTH ATLANTIC COMPONEI<br>5200 Park Road<br>Suite 103<br>Charlotte, NC 28209<br>SOUTH ATLANTIC COMPONEI<br>4904 Waters Edge Drive<br>Suite 268<br>Raleigh, NC 27606<br>OHIO<br>J.N. BAILEY & ASSOCIATES<br>129 W. Main Street<br>New Lebanon,OH 45345<br>J.N. BAILEY & ASSOCIATES | FAX: (516) 349-1343<br>TEL: (315) 699-1559<br>FAX: (315) 699-1705<br>TEL: (716) 924-9101<br>FAX: (716) 924-4946<br>TEL: (607) 625-3983<br>FAX: (607) 625-5294<br>NT SALES<br>TEL: (704) 525-0510<br>FAX: (704) 525-9714<br>NT SALES<br>TEL: (919) 859-9970<br>FAX: (919) 859-9974<br>TEL: (513) 687-1325<br>FAX: (513) 687-2930<br>TEL: (614) 262-7274 |
| 255 Executive Dr.<br>Suite 211<br>Plainview, NY 11803<br>T-SQUARED<br>6170 Wynmoor Drive<br>Cicero, NY 13039<br>T-SQUARED<br>7353 Victor-Pittsford Road<br>Victor, NY 14564<br>T-SQUARED<br>1790 Pennsylvania Avenue<br>Apalachin, NY 13732<br>NORTH CAROLINA<br>SOUTH ATLANTIC COMPONEI<br>5200 Park Road<br>Suite 103<br>Charlotte, NC 28209<br>SOUTH ATLANTIC COMPONEI<br>4904 Waters Edge Drive<br>Suite 268<br>Raleigh, NC 27606<br>OHIO<br>J.N. BAILEY & ASSOCIATES<br>129 W. Main Street<br>New Lebanon,OH 45345                             | FAX: (516) 349-1343<br>TEL: (315) 699-1559<br>FAX: (315) 699-1705<br>TEL: (716) 924-9101<br>FAX: (716) 924-4946<br>TEL: (607) 625-3983<br>FAX: (607) 625-5294<br><b>NT SALES</b><br>TEL: (704) 525-9714<br><b>NT SALES</b><br>TEL: (919) 859-9970<br>FAX: (919) 859-9974<br>TEL: (513) 687-1325<br>FAX: (513) 687-2930                                 |

| J.N. BAILEY & ASSOCIATES<br>1667 Devonshire Drive       | TEL: (216) 273-3798<br>FAX: (216) 225-1461 |
|---------------------------------------------------------|--------------------------------------------|
| Brunswick,OH 44212<br>OREGON                            |                                            |
| ATMI<br>4900 SW Griffith                                | TEL: (503) 643-8307<br>FAX: (503) 643-4364 |
| Suite 155                                               |                                            |
| Beaverton, OR 97005<br>PENNSYLVANIA                     |                                            |
| CMS SALES & MARKETING<br>527 Plymouth Road              | TEL: (215) 834-6840<br>FAX: (215) 834-6848 |
| Suite 420                                               | FAA. (213) 004-0040                        |
| Plymouth Meeting, PA 19462<br>PUERTO RICO               |                                            |
| DIGIT-TECH                                              |                                            |
| P.O. Box 1945                                           | TEL: (809) 892-4260                        |
| Calle Cruz #2<br>Bajos, San German                      | FAX: (809) 892-3366                        |
| Puerto Rico 00753                                       |                                            |
| TEXAS                                                   |                                            |
| O'DONNEL ASSOCIATES                                     | TEL: (915) 778-2581                        |
| 5959 Gateway West<br>Suite 558                          | FAX: (915) 778-6429                        |
| El Paso, TX 79925                                       |                                            |
| VIELOCK ASSOCIATES                                      | TEL: (214) 881-1940                        |
| 555 Republic Drive                                      | FAX: (214) 423-8556                        |
| Suite105<br>Plano,TX 75074                              |                                            |
| VIELOCK ASSOCIATES                                      | TEL: (512) 345-8498                        |
| 9430 Research Blvd.                                     | FAX: (512) 346-4037                        |
| Echelon Bldg. 2, Suite 330                              |                                            |
| Austin, TX 78759<br>VIELOCK ASSOCIATES                  | TEL: (713) 974-3287                        |
| 10700 Richmond Avenue                                   | FAX: (713) 974-3289                        |
| Suite 108                                               |                                            |
| Houston, TX 77042                                       |                                            |
| UTAH<br>FRONT RANGE MARKETING, I                        | INC                                        |
| 488 E. 6400 South                                       | TEL: (801) 288-2500                        |
| Suite 280                                               | FAX: (801) 288-2505                        |
| Murray, UT 84107                                        |                                            |
| WASHINGTON<br>ATMI                                      | TEL: (206) 869-7636                        |
| 8521 154th Ave., NE                                     | FAX: (206) 869-9841                        |
| Redmond, WA 98052                                       |                                            |
| WISCONSIN                                               |                                            |
| DAVIX INTERNATIONAL LTD.                                | TEL: (414) 255-1600                        |
| N91 W17194 Appleton Avenue<br>Menomonee Falls, WI 53051 | FAX: (414) 255-1863                        |
|                                                         |                                            |
|                                                         |                                            |
|                                                         |                                            |
|                                                         |                                            |
|                                                         |                                            |
|                                                         |                                            |
|                                                         |                                            |
|                                                         |                                            |
|                                                         |                                            |
|                                                         |                                            |
|                                                         |                                            |
|                                                         |                                            |



\$

=

### SAMSUNG SEMICONDUCTOR SALES OFFICES-EUROPE

| SAMSUNG SEMICONDUCTOR    |  |  |
|--------------------------|--|--|
| EUROPE GmbH              |  |  |
| Am Unisyspark 1,         |  |  |
| 65843 Sulzbach (Germany) |  |  |
| TEL: 0049-6196-582-06    |  |  |
| FAX: 0049-6196-750-345   |  |  |

PARIS OFFICE Centre d'Affaires La Boursidiere RN 186. Bat. Bourgogne, BP 202 92357 Le Plessis-Robinson TEL: 0033-1-40940700 FAX: 0033-1-40940216

Muenchen

**MUENCHEN OFFICE** Cari-Zeiss-Ring 9 D-85737 Ismaning bei Milanino TEL: 0049-89-964838 FAX: 0049-89-964873

STOCKHOLM

P.O. Box 319

Bergkaellavaegen 32

S-19130 Sollentuna

TEL: 0046-8-6269626

FAX: 0046-8-6268638

OFFICE

MILANO OFFICE Viale G. Matteotti, 26 1-20095 Cusano TEL: 0039-2-66400181 FAX: 0039-2-6192279

LONDON Samsung House 225 Hook Rise South Surbiton Surrey KT6 7LD TEL: 0044-81-3914550 FAX: 0044-81-9742540

BARCELONA OFFICE

C. Provenza, 5193-1

TEL: 0034-3-4-504876

FAX: 0034-3-4-331944

E-08025 Barcelona

**BIRMINGHAM OFFICE** Florence House St. Mary's Road Hinckley, Leicestershire LE10 1EQ TEL: 0044-455-891111 FAX: 0044-455-612345

BELGIUM OFFICE

Rue de Geneve 10, B3 B-1140 Brussels TEL: 0032-2-2456510 FAX: 0032-2-2456313

# SAMSUNG SEMICONDUCTOR-REPRESENTATIVES

### EUROPE

### BELGIUM

### GERMANY

| DANE-LEC BELGIUM      |                       | ASTRONIC GmbH                    |                             |
|-----------------------|-----------------------|----------------------------------|-----------------------------|
| 91-93 Rue J.D. Navez  | TEL : 0032-2-2167058  | Gruenwalder Weg 30               | TEL: 0049-89-6130303        |
| B-1210 Bruxelles      | FAX : 0032-2-2166871  | D-82041 Deisenhofen              | FAX : 0049-89-6131668       |
| DENMARK               |                       | CANNING ELECTRONIC DIS           | TRIBUTION CED GmbH          |
| EXATEC A/S            |                       | Laatzener Str. 19                | TEL : 0049-511-87640        |
| Mileparken 20E        | TEL : 0045-44927000   | D-30539 Hannover Delete          | FAX : 0049-551-8764160      |
| DK-2740 Skovlunde     | FAX : 0045-44926020   |                                  |                             |
| DR-2740 Skovidilde    | TAX: 0045-44920020    | MSC VERTRIEBS GmbH               |                             |
| MIKO KOMPONENT AB     |                       | Industrie Str. 16                | TEL: 0049-7249-9100         |
| Segersbyvaegen 3      | TEL : 0046-853189080  | D-76297 Stutensee 3              | FAX: 0047-7249-7993         |
| S-14502 Norsborg      | FAX : 0046-853175340  |                                  |                             |
| 3-14302 Norsborg      | TAX: 0040-853173540   | MICRONETICS GmbH                 |                             |
| FINLAND               |                       | Dieselstrasse 12                 | TEL: 0049-7159-92583-0      |
| THEATE                |                       | D-71272 Renningen                | FAX: 0049-7159-9258355      |
|                       |                       |                                  |                             |
| P.O. Box 125          | TEL : 00358-1482177   | SILCOM ELECTRONICS VEF           | RTRIEBS GmbH                |
| SF-00241 Helsinki     | FAX : 00358-1482189   | Hindenburg Str. 284              | TEL: 0049-2161-15074        |
|                       |                       | D-41061 Moenchengladbach         | FAX:0049-2161-183313        |
| OY FINTRONIC AB       |                       |                                  |                             |
| Pyyntitie 3           | TEL : 00358-0887331   | ITALY                            |                             |
| SF-02230 Espoo        | FAX : 00358-088733342 | DEUTSCHE ITT INDUSTRIES          | GmbH                        |
| ED ANOE               |                       | Viale Milanofiori E/5            | TEL : 0039-2-824701         |
| FRANCE                |                       | I-20090 Assago Mi                | FAX: 0039-2-8242631/8242831 |
| MEGACHIP              |                       |                                  |                             |
| 7 avenue du Canada    | TEL: 0033-1-69290404  | FANTON COMPONENTS BOLOGNA S.R.L. |                             |
| ZA de Courtaboeuf     | FAX : 0033-1-69290039 | Via O. Simoni, 5                 | TEL : 0039-51-735015        |
| 91966 LES UILIS Cedex |                       | I-40011 Anzola dell' Emilia      | FAX : 0039-51-735013        |
| FRANCE                |                       |                                  |                             |
|                       |                       | RAFI ELETTRONICA SPA             |                             |
| SCAIB                 |                       | Via Savona 134                   | TEL: 0039-2-48300431        |
| 80 Rue d'Arcueil      | TEL: 0033-1-46872313  | I-20144 Milano                   | FAX : 0039-2-428880         |
| Silic 137             | FAX : 0033-1-45605549 |                                  |                             |



94523 RUNGIS Cedex

FRANCE

# SAMSUNG SEMICONDUCTOR REPRESENTATIVES

#### THE NETHERLANDS

MALCHUS BV HANDELMIJ Fokkerstraat 511-513 Postbus 48 NI-3125 BD Schiedam

TEL: 0031-10-4277777 FAX: 0031-10-4154867

### SPAIN

SEMICONDUCTORS S.A. Ronda General Mitre 240 Bjs E-08006 Barcelona

TEL: 0034-3-2172340 FAX: 0034-3-2176598

### SWEDEN

MIKO KOMPONENTS Segersbyvaegen 3 P.P. Box 2001 S-14502 Norsborg

TEL : 0046-853-189080 FAX : 0046-853-175340

#### SWITZERLAND

### ELBATEX AG

Hard Str. 72 CH-5430 Wettingen Schweiz TEL : 0041-56275511 FAX : 0041-56275532

# UNITED KINGDOM MAGNATEC

Coventry Road Lutterworth Leicestershire LE17 4JB TEL : 0044-455-554711 FAX : 0044-455-552612

,

### ICE ELECTRONICS LTD.

31-32 Stephenson Road Burrel Road Industrial Estate St. Ives Cambridgeshire PE17 4WJ TEL : 0044-480-496466 FAX : 0044-480-496621



# SAMSUNG SEMICONDUCTOR REPRESENTATIVES

## ASIA

### HONG KONG

### AV. CONCEPT LTD.

Unit 11-15, 11/F1, Block A, TEL: 3347333 Focal Industrial Centre FAX: 7643108 21 Man Lok Street, Hunghom, Kowloon, Hong Kong

### PROTECH COMPONENTS LTD.

TEL: 7930882 Unit 2,3/F, Wah Shing Centre, 11 Shing Yip Street, FAX: 7930811 Kwun Tong, Kowloon, Hong Kong

### WISEWORLD ELECTRONICS LTD.

Room 708, Tower A, 7/FI., TEL: 7658923 Hunghom Commercial Centre, FAX: 3636203 37-39 Ma Tau Wai Road, Hunghom, Kowloon, Hong Kong

### **IBDT HK LTD. (CHINA AREA)**

Unit 2, 23rd floor, TEL: 565-5898 Westlands Center, FAX: 564-5411 No.20 Westlands Road. Quarry Bay, Hong Kong

### SOLARBRITE ELECTRONICS LTD. (CALCULATOR & WATCH)

Unit 1, 11/F, Tower 1, Harbour TEL: 3633233 FAX: 3633900 Centre, 1, Hok cheung TLX : 52543 SECL HX St, Hunghom, Kowloon, Hong Kong

#### ATLANTIC COMPONENTS LTD. (MEMORY & PC)

Unit 502, 5/F, Tower III, TEL: 7991996 FAX: 7559452 Enterprise Square, 9 Sheung Yuet Road, Kowloon Bay, Kowloon, Hong Kong

#### LISENG & CO. (4BIT/8BIT ONE CHIP SOFTWARE HOUSE)

Flat B&C, 6/F, Four Seas Communication Bank Bldg, 49-51 Bonham Strand West, Hong Kong

TEL: 5431338 FAX: 5442602

#### SOLARI COMPUTER ENGINEERING LTD. (4 BIT/8BIT ONE CHIP SOFTWARE HOUSE)

Roon 2018-2025, Tower 1, TEL: 418-0988 FAX: 418-0887 Metroplaza, Kwai Fong, N.T., Hong Kong

#### DATAWORLD INTERNATIONAL LTD. (MIYUKI ELECTRONICS (HK) LTD.) (ASIC DESIGN HOUSE)

Flat No. 3-4.5/Fl.. Yuen Shing Ind. Bldg., 1033, Yee Kuk Street, West, Kowloon, Hong Kong

TEL: 7862611 FAX: 7856213 TLX: 45876 MYK HX

### SYNTHESIS SYSTEMS DESIGN, LTD. (ASIC DESIGN HOUSE)

Unit 4,12/F Chai Wan Ind. City, TEL: 557-1102 Phase 2, No. 70, Wing Tai Road, FAX: 889-2962 Chai Wan, Hong Kong

### TAIWAN

#### YOSUN INDUSTRIAL CORP.

7F, No. 76, Sec. 1, Cheng Kung Rd. Nan Kang, Taipei, R.O.C.

TEL: (02)788-1991 FAX: (02)788-1996

### SANT SONG CORP.

4F, No.12, Lane 94, Tsao Ti Wei, Shen Keng Hsiang, Taipei Hsien, Taiwan, R.O.C.

TEL: (02) 662-7829 FAX : (02) 662-0781

### SUPREME ELECTRONICS CO., LTD.

18Fl., No.67, Section 2, Tun hwa S. Road, Taipei, Taiwan, R.O.C.

TEL: (02) 7023258/7023278 FAX : (02) 7063196

### JAPAN

### TOMEN ELECTRONICS CORP.

| 1-1 Uchisaiwa-Cho 2 Chome   | TEL : (03) 3506-3654 |
|-----------------------------|----------------------|
| Chiyoda-Ku Tokyo, 100 Japan | FAX : (03) 3506-3497 |
|                             |                      |

### RIKEI

| Nichimen Bldg.,           | TEL: (06) 201-2081 |
|---------------------------|--------------------|
| 2-2 Nakanojima 2 Chome,   | FAX: (06) 222-1185 |
| Kita-Ku, Osaka, 530 Japan |                    |

#### **ISECO**

| 26-3, Kitamagome 2 Chome, | TEL: (03) 3777-3611 |
|---------------------------|---------------------|
| Ota-Ku, Tokyo, 143, Japan | FAX: (03) 3777-3614 |

#### ADO 7

| 7F Sasage Bldg.,            | TEL: (03) 3257-2600  |
|-----------------------------|----------------------|
| 4-6 Sotokanda 2 Chome       | FAX : (03) 3251-9705 |
| Chiyoda-Ku Tokyo, 101 Japan |                      |

#### MARUBUN

| 8-1 Nihombashi-Odenma-Cho | TEL: (03) 3639-9897 |
|---------------------------|---------------------|
| Chuo-Ku Tokyo, 103 Japan  | FAX: (03) 3661-7433 |

#### SAMSUNG JAPAN

| 17F, Hamacho Center BLDG.  | TEL : (03) 5641-9651 |
|----------------------------|----------------------|
| 2-31-1, Nihonbashi-Hamacho | FAX : (03) 5641-9713 |
| Chuo-ku, TOKYO 103 JAPAN   |                      |



## SAMSUNG SEMICONDUCTOR REPRESENTATIVES

#### SINGAPORE

#### ASTINA ELECTRONIC(S) PTE LTD.

 203, Henderson Road
 TEL : 65-2769997

 #12-08 Henderson Industrial Park,
 FAX : 65-2769996

 Singapore 0315
 FAX : 65-2769996

#### BOSTEX ELECTRONICS PTE LTD.

| No.221 Henderson Road     | TEL : 2765130 |
|---------------------------|---------------|
| #04-06 Henderson Building | FAX : 2765132 |
| Singapore 0315            |               |

#### SAMSUNG(THAILAND) CO., LTD.

 JSth Fl. Sathorn Thani Bldg.,
 TEL:
 662-2367642-5

 92/40-41 North Sathorn Road
 FAX:
 662-2368049

 Bankok 10500, Thailand
 Fax:
 662-2368049

### SOUTH-WEST ELECTRONICS PTE LTD.

30 Kallang Pudding Road, TEL: 7431813 #04-04 Valiant Industrial Bldg., FAX: 7471128 Singapore 1334

#### SYARIKAT SAMSUNG ELECTRONICS(S) PTE LTD.

| Suite 9-2, Menara Penang | TEL : 229-1670~1 |
|--------------------------|------------------|
| Garden 42A, Jalan Suitan | FAX : 229-1678   |
| Ahmad Shah 10050 Penang, |                  |
| Malaysia                 |                  |

#### VUTIPONG ELECTRONIC CO., LTD.

51-53 Pahurat Rd, (Banmoh) TEL: 662-2266496-9 Bankok 10200, Thailand FAX: 662-2240861

YIC SINGAPORE PTE. LTD.

623, Aljunied Road, #06-08 TEL: 65-7490677 Aljunied Industrial Complex, FAX: 65-7477019 Singapore, 1438

#### SAMSUNG SINGAPORE PTE, LTD.

4,SHENTON WAY, #18-01/10 TEL : 65-5352808 Shingwan House, FAX : 65-2772792 Singapore 0106

#### INDIA

#### COMPONENTS AND SYSTEMS MARKETING ASSOCIATES (INDIA) PVT. LTD. 100, Dadasaheb Phalke Road, TEL: 4114585

Dadar, Bombay 400 FAX: 4112546 014 TLX: 001-4605 PDT IN

### TURKEY

ELEKTRO SAN. VE TIC. KOLL STI. Hasanpasa, Ahmet Rasim TEL: 337-2245 Sok No. 16 Kadikoy Istanbut, FAX: 336-8814. Turkey TLX: 29569 elts tr

### CHINA

### IBDT(HK) LTD. (SHANGHAI LIAISON OFFICE)

 Rm 501,
 TEL : (021) 4316170

 750 Zhao Jia Bang Rang Road,
 FAX : (021) 4316170

 Shanghai, China
 FAX : (021) 4316170

#### KOREA

#### NAEWAE SEMICONDUCTOR CO., LTD.

| Bangbae Center Bldg.,   | TEL: (02)595-1010 |
|-------------------------|-------------------|
| 875-5, Bangbae-4dong,   | FAX: (02)595-7888 |
| Seocho-ku, Seoul, Korea |                   |

#### SAMSUNG LIGHT-ELECTRONICS CO., LTD. 4th Fl. Room 2-3, TEL: 718-0045

4th Fl. Room 2-3, Electronics Main Bldg., 16-9, Hankangro-3ka, Yongsan-ku, Seoul, Korea

718-9531—5 FAX: 718-9536

### NEWCASTLE SEMICONDUCTOR CO., LTD.

4th Fl. Room 410-411, Electronics Main Bldg., 16-9, Hankangro-3ka, Yongsan-ku, Seoul, Korea TEL: 718-8531—4 FAX: 718-8535

# HANKOOK SEMICONDUCTOR & TELECOMMUNICATION CO., LTD.

#302, Monami Bldg., 125-20, Chungdam-dong, Kangnam-ku, Seoul, Korea

TEL: (02)542-4123 FAX: (02)542-2454

TEL: (02)469-3511

FAX: (02)469-7966

### SEGYUNG INTERISE CORP.

SEGYUNG ELECTRONICS

Dansan Bldg., 301, 7-44 Hwayang-dong, Sungdong-ku, Seoul, Korea

# TEL: (02)273-6781

TEL: (02)538-4400

FAX: (02)538-4338-9

182-2, Jangsa-dong, TEL : (02)273-6781 Jongro-ku, Seoul, Korea FAX: (02)275-9448 TLX : K24950 SUKSEMT

#### SAMTEK

3/4 FL. Chungju Bldg., 156-16, Samsung-dong, Kangnam-ku, Seoul, Korea

#### SUNIN TRADING CO., LTD.

Sunin Bldg., 7Fl., 16-8, Hankangro-2ka, Yongsan-ku, Seoul, Korea TEL: (02)702-1257—8 FAX: (02)704-0997



### SAMSUNG SEMICONDUCTOR DISTRIBUTORS

#### ARIZONA

ADDED VALUE 7741 East Gray Road Suite 9 Scottsdale, AZ 85260

### CALIFORNIA

ADDED VALUE 1582 Parkway Loop Unit G Tustin, CA 92680 ADDED VALUE 5752 Oberlin Drive Suite 105 San Diego, CA 92121 ALL AMERICAN 369 Van Ness Way Unit 701 Torrance, CA 90501 ALL AMERICAN 2360 Qume Drive, Suite C San Jose, CA 95131 ALL AMERICAN 5060 Shoreham Place Suite 200 San Diego, CA 92122 L.E.C. 9940 Business Park Drive Suite 145 Sacramento, CA 95827 **ITT Components** 18 Technology Drive Irvine, CA 92718 **ITT Components** 1580 Oakland Road Suite C102 San Jose, CA 95131 JACO 1541 Parkway Loop Suite A Tustin, CA 92680 JACO 2282 Townsgate Road Suite 100 Westlake Village, CA 91361 JACO 2880 Zanker Road Suite 202 San Jose, CA 95134

### CANADA

ACTIVE 237 Hymus Boulevard Point Claire, Quebec H9R 5C7 ACTIVE 100 S.E. Marine Drive Vancouver, BC V5X 2S3 ACTIVE 100 Lombard Street Toronto, Ontario M5C 1M3 ACTIVE 5651 Ferrier Street Montreal, Quebec H4AP 1N1

(602) 951-9788 FAX: (602) 951-4182

(714) 259-8258 FAX: (714) 259-0828

(619) 558-8890 FAX: (619) 558-3018

(800) 831-8300 (213) 320-0240 FAX: (213) 320-7207

(408) 943-1200 FAX: (408) 943-1393

(619) 458-5850 FAX: (619) 458-5866

(916) 363-6030 FAX: (916) 362-6926

(714) 727-4001 FAX: (714) 727-2109

(408) 453-1404 FAX: (408) 453-1407

(714) 258-9003 FAX: (714) 258-1909

(805) 495-9998 (800) 266-1282 FAX: (805) 494-3864

(408) 432-9290 FAX: (408) 432-9298

(514) 694-7710 FAX: (514) 697-8112

(604) 324-7500 FAX: (604) 324-3100

(416) 367-2911 FAX: (416) 367-4706

(514) 731-7441 FAX: (514) 731-0129

ACTIVE 3220 5th Avenue, N.E. Bay 2 Calgary, Alberta T2A 5N1 ACTIVE 106 King Edward St., E Winnepeg, Manitoba R3H 0N8 ACTIVE 1350 Matheson Blvd, Unit 2 Mississauga, Ontario L4W 4MI ACTIVE 6029 103rd St. Edmonton, Alberta T6H 2H3 ACTIVE 1990 Blvd. Charest O. Ste-Foy, Quebec G1N 4K8 ACTIVE 1023 Merivale Road Ottawa, Ontario K1Z 6A6 ACTIVE 6080 Metropolitan East Montreal, Quebec H1S 1A9 COLORADO ADDED VALUE 4090 Youngfield Wheatridge, CO 80033 I.E.C. 420 East 58th Avenue Denver, CO 80216 I.E.C. 5750 North Logan Street Denver, CO 80216 Q.P.S. 14291 E. 4th Avenue Bldg. 7, Unit 208 Aurora, CO 80011 **FLORIDA** ALL AMERICAN 16085 NW 52 Avenue Miami, FL 33014-9317 ALL AMERICAN 5009 Hiatus Road Sunrise, FL 33351 JACO

1060 Holland Drive

Boca Raton, FL 33487 RM ELECTRONICS

581 East St. Rte. 434

Longwood, FL 32750

2200 N. Stronington Ave..

Hoffman Estates, IL 60195

101 E. Commerce Dr.

Schaumburg, IL 60173

Suite 3K

ILLINOIS

I.E.C.

**QPS** 

Suite 210

CANADA (Continued)

(403) 235-5300 FAX: (403) 248-0750 (204) 786-3075 FAX: (204) 783-8133

(416) 238-8825 FAX: (416) 238-2817

(403) 438-5888 FAX: (403) 434-0812

(418) 682-5775 FAX: (418)682-8303

(613) 728-7900 FAX: (613) 728-3586

(514) 256-7538 FAX: (514) 256-4890

(303) 422-1701 FAX: (303) 422-2529

(303) 292-5537 FAX: (303) 292-0114

(303) 292-6121 FAX: (303) 297-2053

(303) 343-9260 FAX: (303) 343-3051

(305) 621-8282 FAX: (305) 620-7831

(800) 327-6237 FAX: (305) 749-9229

(407) 241-7943 FAX: (407) 241-7950

(407) 767-8005 FAX: (407) 767-8165

(708) 843-2040 FAX: (708) 843-2320

(708) 884-6620 FAX: (708) 884-7573 3



INDIANA RM ELECTRONICS 1329 W. 96th Street Suite 10 Indianapolis, IN 46260 MARYLAND

ALL AMERICAN 14636 Rothgeb Dr. Rockville, MD 20850 JACO Rivers Center 10270 Old Columbia Road Columbia, MD 21046

MASSACHUSETS ALL AMERICAN 107 Audubon Road Suite 104 Wakefield, MA 01880

JACO 1053 East Street. Tewksbury, MA 01876

MICHIGAN RM ELECTRONICS 4310 Roger B. Chaffee Drive Grand Rapids, MI 49508

MINNESOTA ALL AMERICAN 11409 Valley View Road Eden Prairie, MN 55344

NEW YORK ALL AMERICAN 711-2 Koehier Ave. Ronkonkoma, NY 11779 CAM/RPC 200 Buell Rd. Rochester, NY 14624 JACO 145 Oser Avenue Hauppauge, NY 11788

NORTH CAROLINA JACO 5206 Greens Dairy Road Raleigh, NC 27604

### ΟΗΙΟ

CAM/RPC 749 Miner Road Cleveland, OH 44143 CAM/RPC 733 H. Lakeview Plaza Rd. Worthington, OH 43085

#### OREGON

I.E.C. 6850 S.W. 105th Ave. Suite B Beaverton, Oregon 97005 (317) 580-9999 FAX: (317) 580-9615

(301) 251-1205 FAX: (301) 251-8574

(410) 995-6620 FAX: (410) 995-6032

(617) 246-2300 FAX: (617) 246-2305

(508) 640-0010 FAX: (508) 640-0755

(616) 531-9300 FAX: (616) 531-2990

(612) 944-2151 FAX: (612) 944-9803

(516) 981-3935 FAX: (516) 981-3947

(716) 436-5070 FAX: (716) 436-5093

(516)-273-5500 FAX: (516) 273-5506

(919) 876-7767 FAX: (919) 876-6964

(216) 461-4700 FAX: (216) 461-4329

(614) 888-7777 FAX: (614) 888-9779

(503) 641-1690 FAX: (503) 646-3737

#### PENNSYLVANIA

CAM/RPC 620 Alpha Drive Pittsburgh, PA 15238

#### TEXAS

ALL AMERICAN 1819 Firman Drive Suite 127 Richardson, TX 75081 JACO 1209 N. Glenville Drive Richardson, TX 75081 JACO 10707 Corporate Drive Suite 124 Stafford, TX 77477 JACO 2120-A Braker Lane Austin, TX 78758

### UTAH

ADDED VALUE 1836 Parkway Blvd. West Valley City, UT 84119 ALL AMERICAN 4455 South - 700 East Suite 301 Salt Lake City, UT 84107 I.E.C. 2117 South 3600 West W. Valley City, UT 84119

### WASHINGTON

I.E.C. 1750 124th Avenue, N.E. Bellevue, WA 98005 (412) 782-3770 FAX: (412) 963-6210

(214) 231-5300 FAX: (214) 437-0353

(214) 234-5565 FAX: (214) 238-7066

(713) 240-2255 FAX: (713) 240-6988

(512) 835-0220 FAX: (512) 339-9252

(801) 975-9500 FAX: (801) 977-0245


(801) 261-4210 FAX: (801) 261-3885


(801) 977-9750 FAX: (802) 975-1207

(206) 455-2727 FAX: (206) 453-2963

....









### **HEAD OFFICE :**

8/11FL., SAMSUNG MAIN BLDG. 250, 2-KA, TAEPYUNG-RO, CHUNG-KU, SEOUL, KOREA C.P.O. BOX 8780 TELEX : KORSST K27970 TEL : (02) 776-0114 FAX : (02) 753-0967

### SEMICONDUCTOR BUSINESS SALES & MARKETING DIVISION :

16TH FL., SEVERANCE BLDG., 84-11, 5-KA, NAMDAEMOON-RO, CHUNG-KU. SEOUL, KOREA TEL : (02) 259-1114 FAX : (02) 259-2468

### **GUMI BRANCH :**

259, GONGDAN-DONG, GUMI, KYUNGSANGBUK-DO, KOREA TELEX : SSTGUMI K54371 TEL : (0546) 463-2570 FAX : (0546) 461-9258

### SAMSUNG SEMICONDUCTOR INC. :

3655 NORTH FIRST STREET SAN JOSE, CA 95134, USA TEL : (408) 954-7000 FAX : (408) 954-7286

### SAMSUNG SEMICONDUCTOR EUROPE GMBH :

AM UNISYS PARK 1, 65843 SULZ-BACH, GERMANY TEL : 49-6196-58206 FAX : 49-6196-750345

### SAMSUNG ELECTRONICS JAPAN CO., LTD. :

HAMACHO CENTER BLDG., 31-1, NIHONBASHI-HAMACHO 2-CHOME, CHUO-KU, TOKYO 103, JAPAN TEL : (03) 5641-9850 FAX : (03) 5641-9851

### SAMSUNG ELECTRONICS HONGKONG CO., LTD. :

65TH FL., CENTRAL PLAZA, 18 HARBOUR ROAD, WANCHAI, HONG KONG TELEX: 80303 SSTC HX TEL: 862-6900 FAX: 866-1343

### SAMSUNG ELECTRONICS CO., LTD. TAIWAN BRANCH (KOREA) :

RM 2401, 24F., INT'L TRADE BLDG., 333, KEE LUNG RD., SEC. 1, TAIPEI, R.O.C TEL : (2) 757-7292 FAX : (2) 757-7311

### SAMSUNG ELECTRONICS SINGAPORE PTE LTD. :

4, SHENTON WAY, #18-01/10 SHINGKWAN HOUSE, SINGAPORE 0106 TEL : 535-2808 FAX : 227-2792

# SAMSUNG ELECTRONICS CO., LTD. SHANGHAI OFFICE :

SUITE 4034, SHERATON HUATING HOTEL, 1200 CAOXIBEILU, SHANGHAI 200030, CHINA TEL : 021-4390707 FAX : 021-4393798



© 1994 Samsung Electronics

Printed in the Republic of Korea