VIDEO RAM DATA BOOK



PRINTED IN KOREA

Circuit diagrams utilizing SAMSUNG products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of SAMSUNG or others. SAMSUNG reserve the right to change device specifications.

TABLE OF CONTENTS

1.	KM424C64 ······3
2.	KM424C256 ····· 25
3.	KM424C256A ····· 47
4.	KM424C257 ····· 69
5.	KM428C128 ······102
6.	KM428C256 ······135

64KX4 Bit CMOS VIDEO RAM


FEATURES

- Dual Port Architecture 64K × 4 bits RAM port 256 × 4 bits SAM port
- Performance range:

item	10	- 12
RAM access time (t _{RAC})	100ns	120ns
RAM access time (t _{CAC})	25ns	30ns
RAM cycle time (t _{RC})	180ns	220ns
RAM Page mode cycle (t _{PC})	60 ns	75 ns
SAM access time	25ns	35ns
SAM cycle time	30ns	40ns
RAM active current	65mA	55mA
SAM active current	40mA	35mA
RAM & SAM standby	3mA	3mA

- Fast Page Mode
- · RAM Read, Write, Read-Modify-Write
- . Serial Read and Serial Write
- Read Transfer and Write Transfer
- Real Time Read Transfer capability
- . Write per Bit masking on RAM write cycles
- CAS-before-RAS, RAS-only and Hidden Refresh
- · Common data I/O using three-state RAM output control
- All inputs and outputs TTL and CMOS compatible
- Refresh: 256 cycles/4ms
- Single $+5V \pm 10\%$ supply voltage.
- Plastic 24-pin 400 mil ZIP or DIP.

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The Samsung KM424C64 is a CMOS $64K \times 4$ bit Dual Port DRAM. It consists of a $64K \times 4$ dynamic random access memory (RAM) port and 256×4 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 256 rows of 1024 bits. It operates like a conventional 64K × 4 CMOS DRAM. The RAM port has a write per bit mask capability.


The SAM port consists of four 256 bit high speed shift registers that are connected to the RAM array through a 1024 bit data transfer gate. The SAM port has serial read and write capabilities.

Data may be internally transferred bi-directionally between the RAM and SAM ports using read or write transfers.

Refresh is accomplished by familiar DRAM refresh modes. The KM424C64 supports RAS-only, Hidden, and CAS-before-RAS refresh for the RAM port. The SAM port does not require refresh.

All inputs and I/O's are TTL and CMOS level compatible. All address lines and Data Inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.

PIN CONFIGURATION (Top Views)



Pin Name	Pin Function
SC	Serial Clock
SDQ0-SDQ3	Serial Data Input/Output
DT/OE	Data Transfer/Output Enable
WB/WE	Write Per Bit/Write Enable
RAS	Row address strobe
CAS	Column address strobe
W0/DQ0-W3/DQ3	Data Write mask/Input/Output
SE	Serial Enable
A ₀ -A ₇	Address Input
V _{cc}	Power (+5V)
V _{SS}	Ground

ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on V _{CC} Supply Relative to V _{SS}	V _{cc}	-1 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	P _D	1	w
Short Circuit Output Current	los	50	mA

^{*}Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, TA = 0 to 70°C)

Item	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	٧
Input High Voltage	V _{IH}	2.4	_	6.5	V
Input Low Voltage	V _{IL}	- 1.0	_	0.8	٧

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter (Ram Port)			Carra Danie	0hl	KM424C64		
	Parameter (Ha	Sam Port	Symbol	- 10	- 12	Unit	
Operating	Current*		Standby	I _{CC1}	65	55	mA
	CAS Cycling @ t _{RC} =	min)	Active	I _{CC1} A	100	85	mA
Standby	RAS, CAS, DT/OE	SE = V _{IH} , SC = V _{IL}	Standby	I _{CC2}	3	3	mA
Current	WB/WE = V _{IH}	SE = V _{IL} , SC = Cycling	Active	I _{CC2} A	40	35	mA
RAS Only	Refresh Current*		Standby	I _{CC3}	65	55	mA
	, RAS Cycling @ t _{RC} :	= min)	Active	I _{CC3} A	100	85	mA
Fast Page	Mode Current*		Standby	I _{CC4}	50	40	mA
	, CAS Cycling @ t _{PC} =	= min)	Active	I _{CC4} A	85	70	mA
CAS-Before	re-RAS Refresh Curre	nt*	Standby	I _{CC5}	65	55	mA
(RAS and	(RAS and CAS Cycling @ t _{RC} = min)			I _{CC5} A	100	85	mA
Data Trans	Data Transfer Current*			I _{CC6}	75	65	mA
	CAS Cycling @ t _{RC} =	min)	Active	I _{CC6} A	110	95	mA

^{*}NOTE: I_{CCI}/A, I_{CCI}/A, I_{CCI}/A, I_{CCI}/A, and I_{CCI}/A are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current.

INPUT/OUTPUT CURRENTS (Recommended operating conditions unless otherwise noted.)

· · · · · · · · · · · · · · · · · · ·				
Item	Symbol	Min	Max	Unit
Input Leakage Current (Any input $0 \le V_{IN} \le 6.5V$, all other pins not under test = 0 volts.)	I _{IL}	- 10	10	μΑ
Output Leakage Current (Data out is disabled, 0V≤VOUT≤5.5V)	loL	- 10	10	μΑ
Output High Voltage Level (RAM I _{OH} = -5mA, SAM I _{OH} = -2mA)	V _{OH}	.2.4	· <u>-</u>	V
Output Low Voltage level (RAM I _{OL} = 4.2mA, SAM I _{OL} = 2mA)	V _{oL}	_	0.4	V



CAPACITANCE (T_A = 25°C)

Item	Symbol	Min	Max	Unit
Input Capacitance (A ₀ -A ₇)	C _{IN1}	_	6	pF
Input Capacitance (RAS, CAS, WB/WE, DT/OE, SE, SC)	C _{IN2}		7	pF
Input/Output Capacitance (W0/DQ0-W3/DQ3)	C _{DQ}	_	7	pF
Input/Output Capacitance (SDQ0-SDQ3)	C _{SDQ}	_	7	pF

AC CHARACTERISTICS (0°C \leq T_A \leq 70°C, V_{CC}=5.0V ± 10%. See notes 1, 2)

Parameter.	0	KM424C64-10		KM42	4C64-12		
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	t _{RC}	180		220		ns	
Read-modify-write cycle time	t _{RWC}	245	T '	295		ns	
Fast page mode cycle time	t _{PC}	60		75		ns	
Fast page mode read-modify-write	t _{PRWC}	125		145		ns	
Access time from RAS	t _{RAC}		100		120	ns	3,4
Access time from CAS	t _{CAC}		25		30	ns	4
Access time from column address	t _{AA}		50		60	ns	3,11
Access time from CAS precharge	t _{CPA}		55		65	ns	3
CAS to output in Low-Z	t _{CLZ}	5		5		ns	3
Output buffer turn-off delay	t _{OFF}	0	30	0	35	ns	7
Transition time (rise and fall)	t⊤	3	50	3	50	ns	2
RAS precharge time	t _{RP}	70		90		ns	
RAS pulse width	t _{RAS}	100	10,000	120	10,000	ns	
RAS pulse width (Fast page mode)	t _{RASP}	100	100,000	120	100,000	ns	
RAS hold time	t _{RSH}	25		30		ns	
CAS hold time	t _{CSH}	100		120		ns	
CAS pulse width	t _{CAS}	25		30		ns	
RAS to CAS delay time	t _{RCD}	25	75	25	90	ns	5,6
RAS to column address delay time	t _{RAD}	20	50	20	60	ns	11
CAS to RAS precharge time	t _{CRP}	10		10		ns	
CAS precharge time	t _{CPN}	15		20		ns	
CAS precharge time (Fast page)	t _{CP}	15		20		ns	
Row address set-up time	t _{ASR}	0		0		ns	
Row address hold time	t _{RAH}	15		15		ns	
Column address set-up time	t _{ASC}	0		0	1	ns	
Column address hold time	t _{CAH}	20		25		ns	
Column address hold time referenced to RAS	t _{AR}	75		85		ns	
Column address to RAS lead time	t _{RAL}	50		60		ns	
Read command set-up time	t _{RCS}	0		0		ns	
Read command hold referenced to CAS	t _{RCH}	0		0		ns	9
Read command hold referenced to RAS	t _{RRH}	10		10		ns	9
Write command hold time	twch	20		25		ns	



STANDARD OPERATION (Continued)

		KM424	C64-10	KM424C64-12			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write command hold time referenced to RAS	t _{WCR}	75		85		ns	
Write command pulse width	t _{WP}	20		25		ns	
Write command to RAS lead time	t _{RWL}	25		30		ns	
Write command to CAS lead time	t _{CWL}	25		30		ns	
Data set-up time	t _{DS}	0		0		ns	10
Data hold time	t _{DH}	20		25		ns	10
Data hold referenced to RAS	t _{DHR}	75		85		ns	
Write command set-up time	twcs	0		0		ns	8
CAS to WE delay	t _{CWD}	60		70		ns	8
RAS to WE delay	t _{RWD}	135		160		ns	8
Column address to WE delay time	t _{AWD}	85		100		ns	8
CAS set-up time (C-B-R refresh)	t _{CSR}	10		10		ns	
CAS hold time (C-B-R refresh)	t _{CHR}	20		25		ns	
RAS precharge to CAS hold time	t _{RPC}	10		10		ns	
RAS hold time referenced to OE	t _{ROH}	20		20		ns	
Access time from output enable	t _{OEA}		25		30	ns	
Output enable to data input delay	t _{OED}	20		25		ns	
Output buffer turnoff delay from OE	t _{oez}	0	25	0	30	ns	7
Output enable command hold time	t _{OEH}	25		30		ns	
Data to CAS delay	t _{DZC}	0		0		ns	
Data to output enable delay	t _{DZO}	0		0		ns	
Refresh period (256 cycles)	t _{REF}		4		4	ms	
WB Set-up time	t _{wsr}	0		0		ns	
WB hold time	t _{RWH}	15		20		ns	
Write per bit mask data set-up	t _{MS}	0		0		ns	
Write per bit mask data hold	t _{MH}	15		20		ns	
DT high set-up time	t _{THS}	0		0		ns	
DT high hold time	t _{THH}	15		20		ns	
DT low set-up time	t _{TLS}	0		0		ns	
DT low hold time	t _{TLH}	15		20		ns	
DT low hold ref to column address (real time read transfer)	tath	35		40		ns	



STANDARD OPERATION (Continued)

Boromotor	Combal	KM424	C64-10	KM424	C64-12	11-14	Mada
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
DT low hold ref to RAS (real time read transfer)	t _{RTH}	80		95		ns	
DT low hold ref to CAS (real time read transfer)	tстн	30		35		ns	
SE set-up referenced to RAS	tesa	0		0		ns	
SE hold time referenced to RAS	tREH	15		20		ns	
DT to RAS precharge delay	t _{TRD}	10		10		ns	
DT to CAS precharge delay time	t _{TCD}	10		10		ns	
DT precharge time	t _{TP}	30		35		ns	
RAS to first SC delay (read transfer)	t _{RSD}	100		120		ns	
CAS to first SC delay (read transfer)	tcsp	50		60		ns	
Last SC to DT lead time	t _{TSL}	0		0		ns	
DT to first SC delay (read transfer)	t _{TSD}	20		20		ns	
Last SC to RAS set-up (serial input)	tsrs	30		40		ns	
RAS to serial input delay	t _{SDD}	50		60		ns	
Serial out buffer turn-off delay from RAS (pseudo write transfer)	t _{SDZ}	10	50	10	60	ns	7
Serial input to first SC delay	tszs	0		0		ns	
SC cycle time	tscc	30		40		ns	
SC pulse width (SC high time)	tsc	10		15		ns	
SC precharge (SC low time)	tscp	10		15		ns	
Access time from SC	tsca		25		35	ns	4
Serial output hold time from SC	tsон	5		5		ns	
Serial input set-up time	t _{SDS}	0		0		ns	
Serial input hold time	tsph	20		30		ns	
Access time from SE	t _{SEA}		25		35	ns	4
SE pulse width	t _{SE}	25		35		ns	
SE precharge time	t _{SEP}	25		35		ns	
Serial out buffer turn-off from SE	t _{SEZ}	0	20	0	30	ns	7
Serial input to SE delay time	tsze	0		0		ns	
Serial write enable set-up	tsws	5		10		ns	
Serial write enable hold time	tswn	15		20		ns	



NOTES

- An initial pause of 200 μs is required after power-up followed by any 8 RAS, 8 SC cycles before proper device operation is achieved (DT/OE = HIGH). If the internal refresh counter is used, a minimum of 8 CAS-before-RAS initialization cycles are required instead of 8 RAS cycles.
- V_{III}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Transition times are measured between V_{III}(min) and V_{IL}(max) and are assumed to be 5ns for all inputs.
- 3. RAM port outputs are measured with a load equivalent to 2 TTL loads and 100pF.
- SAM port outputs are measured with a load equivalent to 2 TTL loads and 50pF. D_{OUT} comparator level: V_{OH}/V_{OI} = 2.0/0.8V.
- 5. Operation within the t_{RCD}(max) limit insures that t_{RAD}(max) can be met. t_{RCD}(max) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled exclusively by t_{CAC}.
- 6. Assumes that t_{RCD}≥t_{RCD}(max).
- The parameters, t_{OFF}(max), t_{OEZ}(max), t_{SDZ}(max) and t_{SEZ}(max), define the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
- 8. t_{WCS}, t_{RWD}, t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS}≥t_{WCS}(min) the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If t_{CWD}≥t_{CWD}(min) and t_{RWD}<t_{RWD}(min) and t_{AWD}≥t_{AWD}(min), then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the DT/OE leading edge in read-write cycles.
- 11. Operation within the t_{RAD}(max) limit insures that t_{RCD}(max) can be met. t_{RAD}(max) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD}(max) limit, then access time is controlled by t_{AA}.

DEVICE INFORMATION

All operation modes of KM424C64 are determined by CAS, DT/OE, WB/WE and SE at the falling edge of RAS. The truth table of the operation modes is shown in table 1.

Table 1. Operation truth table

RAS	CAS	ADDRESS	DT/OE	WB/WE	SE	FUNCTION
Н	Н	*	*	*	*	Standby
	L	*	*	*	*	CAS-before-RAS Refresh
	Н	row/column	H→L	Н	*	READ
	H	row/column	Н	H→L	*	WRITE
_	Н	row	Н	*	*	RAS-only Refresh
	Н	row/column	H	L	*	WRITE-per-Bit
	н	row/tap	L	H	*	READ Transfer
	Н	row/tap	L	L	L	WRITE Transfer
	Н	row/tap	L	L .	Н	Pseudo-Write Transfer



Device Operation

The KM424C64 contains 262,144 memory locations. sixteen address bits are required to address a particular 4-bit word in the memory array. Since the KM424C64 has only 8 address input pins, time multiplexed addressing is used to input 8 row and 8 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ($\overline{R}A\overline{S}$), the column address strobe ($\overline{C}AS$) and the valid row and column address inputs.

Operation of the KM424C64 begins by strobing in a valid row address with RAS while $\overline{\text{CAS}}$ remains high. Then the address on the 8 address input pins is changed from a row address to a column address and is strobed in by CAS. This is the beginning of any KM424C64 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ have returned to the high state. Another cycle can be initiated after $\overline{\text{RAS}}$ remains high long enough to satisfy the $\overline{\text{RAS}}$ precharge time (t_{RP}) requirement.

RAS and CAS Timing

The minimum $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ pulse widths are specified by $t_{\text{RAS}}(\text{min})$ and $t_{\text{CAS}}(\text{min})$ respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing $\overline{\text{RAS}}$ low, it must not be aborted prior to satisfying the minimum $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ pulse widths. In addition, a new cycle must not begin until the minimum $\overline{\text{RAS}}$ precharge time, t_{RP} , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM424C64 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining $\overline{WB/WE}$ high during a RAS/CAS cycle. The access time is normally specified with respect to the falling edge of RAS. But the access time also depends on the falling edge of \overline{CAS} and on the valid column address transition. If \overline{CAS} goes low before $t_{RAD}(max)$ and if the column address is valid before $t_{RAD}(max)$ then the access time to valid data is specified by $t_{RAC}(min)$. However, if \overline{CAS} goes low after $t_{RAD}(max)$ or if the column address becomes valid after $t_{RAD}(max)$, access is specified by t_{CAC} or t_{AA} .

The KM424C64 has common data I/O pins. The $\overline{DT}/\overline{OE}$ has been provided so the output buffer can be precisely controlled. For data to appear at the outputs, $\overline{DT}/\overline{OE}$ must be low for the period of time defined by t_{OEA} .

Write

The KM424C64 can perform early write and read-modify-write cycles. The differece between these cycles is in the state of data-out and is determined by the timing relationship between WB/WE, DT/OE and CAS. In any type of write cycle Data-in must be valid at or before the falling edge of WB/WE whichever is later.

Early Write: An early write cycle is performed by bringing WB/WE low before CAS. The 4-bit wide data at the data input pins is written into the addressed memory cells. Throughout the early write cycle the outputs remain in the Hi-Z state. In the early write cycle DT/OE must meet DT/OE high set-up and hold time as RAS falls but otherwise does not affect any circuit operation during the CAS active period.

Read-Modify-Write: In this cycle, valid data from the addressed cells appears at the outputs before and during the time that data is being written into the same cell locations. In this cycle read operation is achieved by bringing $\overline{DT/DE}$ low with \overline{RAS} and \overline{CAS} low. The access time to valid data is specified by t_{OEA} . After $\overline{DT/DE}$ goes high, the data to be written is stored by $\overline{WB/WE}$ with set-up and hold times referenced to this signal.

Late Write: This cycle shows the timing flexibility of (DT/OE) which can be activated just after (WB/WE) falls, even when (WB/WE) is brought low after CAS.

Fast Page Mode

Fast page mode provides high speed read, write or read-modify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while RAS is kept low to maintain the row address, CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

Write-Per-Bit

The write-per-bit function selectively controls the internal write-enable circuits of the RAM port. When $\overline{WB}\overline{WE}$ is held 'low' at the falling edge of \overline{RAS} , during a random access operation, the write-mask is enabled. At the same time, the mask data on the Wi/DQi pins is latched onto the write-mask register (WM1). When a '0' is sensed on any of the Wi/DQi pins, their corresponding write circuits are disabled and new data will not be written.

When a '1' is sensed on any of the Wi/DQi pins, their corresponding write circuits will remain enabled so that new data is written. The write mask data is valid for only one cycleThe truth table of the write-per-bit function is shown in table 2.



Table 2. Truth Table for Write-per-Bit Function

RAS	CAS	DT/OE	WB/WE	Wi/DQi	FUNCTION
	Н	Н	Н	*	WRITE ENABLE
\	H	Н	L	1	WRITE ENABLE
				0	WRITE MASK

Data Output

The KM424C64 has a three state output buffers which are controlled by $\overline{\text{CAS}}$ and $\overline{\text{DT/OE}}$. When either $\overline{\text{CAS}}$ or $\overline{\text{DT/OE}}$ is high (V_{IH}) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by t_{CLZ} after the falling edge of $\overline{\text{CAS}}$. Invalid data may be presented at the output during the time after t_{CLZ} and before the valid data appears at the output. The timing parameters t_{CAC} , t_{RAC} and t_{AA} specify when the valid data will be present at the output. The valid data remains at the output until $\overline{\text{CAS}}$ returns high. This is true even if a new $\overline{\text{RAS}}$ cycle occurs (as in hidden refresh). Each of the KM424C64 operating cycles is listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

Refresh

The data in the KM424C64 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the 256 rows every 4 ms. Any operation cycle performed in the RAM port refreshes the 1024 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

 \overline{RAS} -Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with \overline{RAS} while \overline{CAS} remains high. This cycle must be repeated for each of the 256 row addresses, $(A_0 \cdot A_7)$.

CAS-before-RAS Refresh: The KM424C64 has CAS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set up time (t_{CSR}) before RAS goes low, the on-chip refresh circuitry is enabled. An inter-

nal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM424C64 hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM424C64 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.

Transfer Operation

The KM424C64 features bi-directional transfer capability from RAM to SAM and from SAM to RAM. A transfer consists of loading 256 words by 4-bits of data from one port into the other. During a data transfer cycle, RAM port and SAM port can't operate independently. Data transfer cycle includes are following operations.

- i) Data is transferred between RAM memory cell on the specified row address and SAM data register (except pseudo write transfer).
- ii) Direction of data transfer is defined.
- iii) Serial read or serial write is selected.
- iv) SAM start address (the address to be accessed first after the termination of transfer cycle in the SAM data register) is specified.

There are three types of transfer operations: read transfer, write transfer and pseudo-write transfer. As shown in table 3, the type of transfer operation is determined by CAS, DT/OE, WB/WE and SE at the falling edge of RAS.

Table 3. Truth Table for Transfer Operation

RAS	CAS	DT/OE	WB/WE	SE	FUNCTION	TRANSFER DIRECTION
	Н	L	Н	*	Read transfer cycle	RAM→SAM
1	Н	L	L	L	Write transfer cycle	SAM→RAM
	Н	L	L	Н	Pseudo write transfer cycle	




Read-Transfer Cycle

A read-transfer consists of loading a selected row of data from the RAM array into the SAM register. A read-transfer is accomplished by holding \overline{CAS} high, $\overline{DT}/\overline{OE}$ low and $\overline{WB}/\overline{WE}$ high at the falling edge of \overline{RAS} . The row address selected at the falling edge of \overline{RAS} determines the RAM row to be transferred into the SAM. The actual data transfer is completed at the rising edge of $\overline{DT}/\overline{OE}$. When the transfer is completed, the SDQ lines

are set into the output mode. In a read/real-time read-transfer cycle, the transfer of a new row of data is completed at the rising edge of $\overline{DT}/\overline{OE}$ and becomes valid on the SDQ lines after the specified access time t_{SCA} from the rising edge of the subsequent serial clock(SC) cycle. The start address of the serial pointer of the SAM is determined by the column address selected at the falling edge of \overline{CAS} .

Figure 2. BLOCK diagram of RAM and SAM PORT during read transfer



Write Transfer Cycle

A write transfer cycle consists of loading the content of the SAM data register into a selected row of RAM array. A write transfer is accomplished by CAS high, DT/OE low, WB/WE low and SE low at the falling edge of RAS. The row address selected at the falling edge of RAS determines the RAM row address into which the data will be transfered. The column address selected at the falling edge of CAS determines the start address of the serial pointer of the SAM. After the write transfer is completed, the SDQ lines are in the input mode so that serial data synchronized with SC can be loaded. When two consecutive write transfer operations are performed, there is a delay in availability between the last bit of the previous row and the first bit of the new row. Consequently the SC clock must be held at a constant V_{IL} or V_{IH} after the SC precharge time t_{SCP} has been satisfied. A rising edge of the SC clock must not occur until after a specified delay t_{RSD} from the falling edge of RAS.

Pseudo Write Transfer Cycle

The pseudo write transfer cycle switches SDQ lines from serial read mode to serial write mode. It doesn't perform data transfer. A pseudo write transfer is ac-

complished by holding \overline{CAS} high, $\overline{DT/OE}$ low, $\overline{WB/WE}$ low and \overline{SE} high at the falling edge of \overline{RAS} . The pseudo write transfer cycle must be performed after a read transfer cycle if the subsequent operation is a write transfer cycle. There is a timing delay associated with the switching of the SDQ lines from serial output mode to serial input mode. During this period, the SC clock must be held at a constant V_{IL} or V_{IH} after the t_{SC} precharge time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay t_{RSD} from the falling edge of \overline{RAS} .


SAM Port Operation

The KM424C64 is provided with a 256 word by 4 bit serial access memory (SAM). High speed read and write operation may be performed through the SAM port independent of the RAM port operations, except during transfer operation. The preceding transfer operation determines the direction of data flow through the SAM registers. Data may be read out of the SAM port after a read transfer cycle (RAM→SAM) has been performed. Data can be shifted out of the SAM port starting at any of the 256 bit locations. This tap location corresponds to the column address selected at the falling edge of CAS



during the read transfer cycle. The SAM register is configured as a circular data register. The data is shifted sequentially starting from the selected tap location to

the most significant bit and then wraps around to the least significant bit.



Tap location started by column address of read-transfer cycle.

Subsequent real time read transfer may be performed on the fly as many times as desired within the refresh constraint of the RAM memory array. A pseudo write transfer cycle must be performed in order to write data into the SAM port. This cycle switches the SAM port operation from output mode to input mode. Data is not

transferred during a pseudo write transfer cycle. A write transfer cycle (SAM→RAM) may then be performed. The data in the SAM register is loaded into the RAM row selected by the row address at the falling edge of RAS. The start address of SAM registers is determined by the column address selected at the falling edge of CAS.

Table 4. Truth Table for SAM Operation

Preceding Transfer Cycle	SAM port operation	DT/OE (at the falling edge of RAS)	sc	SE	Function
read-	serial			L	Serial read enable
transfer	output mode	L*		Н	Serial read disable
write- transfer	serial input mode	L	Л	L	Serial write enable

*When simultaneous operation is being performed on the RAM port and the SAM port, $\overline{\text{DT}}/\overline{\text{DE}}$ must be held high at the falling edge of $\overline{\text{RAS}}$ so as to prevent a false transfer cycle.

Serial Clock (SC)

All operations of the SAM port are synchronized with the serial clock SC. Data is shifted in or out of the SAM registers at the rising edge of SC. In a serial read, the output data becomes valid on the SDQ pins after the maximum specified serial access time t_{SCA} from the rising edge of SC. The serial clock SC also increments the 8 bit serial pointer which is used to select the SAM address. The pointer address is incremented in a wrap around mode to select sequential locations after the starting location which is determined by the column address in the read transfer cycle. When the pointer reaches the most significant address location (decimal 255), the next SC clock will be placed at the least significant address location (decimal 0).

Serial Enable (SE)

The SE input is used to enable serial access operation. In a serial read cycle, SE is used as an output control.

When \overline{SE} is high, serial access is disabled, however, the serial address pointer location is still incremented when SC is clocked even when \overline{SE} is high.

Serial Input/Output (SDQ0-SDQ3)

Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent transfer cycle. When a read transfer cycle is performed, the SAM port is in the output mode. When a pseudo write is performed, the SAM port operation is switched from output mode to input mode. During subsequent write transfer cycle, the SAM port remains in the input mode.

Power-up

If $\overline{RAS} = V_{IL}$ during power-up, the KM424C64 could possibly begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that \overline{RAS} and \overline{CAS} track with V_{∞} during power-up or be held at a valid V_{IH} in order to minimize the power-up current.


An initial pause of 200 μ sec is required after power-up followed by 8 initialization cycles before proper device operation is assured.




TIMING DIAGRAMS READ CYCLE V_{IH-} RAS VILtCRP tRSH **t**RCD -tcpn CAS t_{RAL} tcsh tASR TASC tCAH trah ROW COLUMN A₀-A₇ WB/WE **tROH** DT/OE toea toff tcac--toez TRAC Wi/DQi VALID DATA-OUT **EARLY WRITE CYCLE** tras → t_{RP} -VIH-RAS VILtRCDtrşh tCRP tcsh CAS t_{RAL} t_{ASR} tasc -tcah-TRAH COLUMN ROW A₀-A₇ ADDRESS **ADDRESS** twsR _trwH WB/WE WPB -twcn - t_{RWL} t_{THS} tTHH twcs DT/OE Wi/DQi WM1 VALID DATA-IN DON'T CARE



TIMING DIAGRAMS (Continued) WRITE CYCLE (OE CONTROLLED WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE






TIMING DIAGRAMS (Continued) FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE






TIMING DIAGRAMS (Continued) FAST PAGE MODE READ-MODIFY-WRITE CYCLE




RAS ONLY REFRESH CYCLE






TIMING DIAGRAMS (Continued) CAS-BEFORE-RAS REFRESH CYCLE




HIDDEN REFRESH CYCLE





TIMING DIAGRAMS (Continued)


READ TRANSFER CYCLE



- *1. When the previous data transfer cycle is a write or pseudo transfer cycle, it is defined as Read Transfer Cycle (1)
- *2. When the previous data transfer cycle is a read transfer cycle, it is defined as Read Transfer Cycle (2).




TIMING DIAGRAMS (Continued) REAL TIME READ TRANSFER CYCLE






TIMING DIAGRAMS (Continued) WRITE TRANSFER CYCLE






TIMING DIAGRAMS (Continued) PSEUDO WRITE TRANSFER CYCLE






TIMING DIAGRAMS (Continued) SERIAL READ CYCLE (SE CONTROLLED OUTPUTS)




SERIAL READ CYCLE (SE = VIL)





TIMING DIAGRAMS (Continued)


SERIAL WRITE CYCLE (SE = VIL)






PACKAGE DIMENSIONS 24-PIN PLASTIC DIP

Units: Inches (millimeters)



24-PIN PLASTIC ZIP




256K×4 Bit CMOS VIDEO RAM FEATURES

- Dual Port Architecture 256K × 4 bits RAM port 512 × 4 bits SAM port
- Performance range:

Item	-8	-10	-12
RAM access time (t _{RAC})	80ns	100ns	120ns
RAM access time (t _{CAC})	25ns	25ns	30ns
RAM cycle time (t _{RC})	150ns	180ns	220ns
RAM page mode cycle (t _{PC})	50ns	60ns	75ns
SAM access time	25ns	25ns	35ns
SAM cycle time	30ns	30ns	40ns
RAM active current	80mA	65mA	55mA
SAM active current	45mA	40mA	35mA
RAM & SAM standby	3mA	3mA	3mA

- Fast Page Mode
- RAM Read, Write, Read-Modify-Write
- · Serial Read and Serial Write
- · Read Transfer and Write Transfer
- · Real time read transfer capability
- . Write per Bit masking on RAM write cycles
- CAS-before-RAS, RAS-only and Hidden Refresh
- . Common data I/O using three state RAM output control
- All inputs and outputs TTL and CMOS compatible
- Refresh: 512cycles/8ms
- Single +5V ± 10% supply voltage
- . Plastic 28-pin 400 mil SOJ and ZIP

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The Samsung KM424C256 is a CMOS $256K \times 4$ bit Dual Port DRAM. It consists of a $256K \times 4$ dynamic random access memory (RAM) port and 512×4 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 rows of 2048 bits. It operates like a conventional $256K \times 4$ CMOS DRAM. The RAM port has a write per bit mask capability.


The SAM port consists of four 512 bit high speed shift registers that are connected to the RAM array through a 2048 bit data transfer gate. The SAM port has serial read and write capabilities.

Data may be internally transferred bi-directionally between the RAM and SAM ports using read or write transfers.

Refresh is accomplished by familiar DRAM refresh modes. The KM424C256 supports RAS-only, Hidden, and CAS-before-RAS refresh for the RAM port. The SAM port does not require refresh.

All inputs and I/O's are TTL and CMOS level compatible. All address lines and Data Inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility

PIN CONFIGURATIONS (Top Views)



Pin Name	Pin Function
SC	Serial Clock
SDQ ₀ -SDQ ₃	Serial Data Input/Output
DT/OE	Data Transfer/
DIVOE	Output Enable
WB/WE	Write Per Bit/Write Enable
RAS	Row Address Strobe
CAS	Column Address Strobe
W_0/DQ_0 —	Data Write Mask/
W ₃ /DQ ₃	Input/Output
SE	Serial Enable
A ₀ -A ₈	Address Inputs
V _{CC}	Power (+5V)
V _{SS}	Ground
N.C.	No Connection

ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit	
Voltage on Any Pin Relative to Vss	V _{IN} , V _{OUT}	-1 to +7.0	V	
Voltage on V _{CC} Supply Relative to V _{SS}	V _{cc}	-1 to +7.0	٧	
Storage Temperature	T _{stg}	- 55 to + 150	°C	
Power Dissipation	Po	1	W	
Short Circuit Output Current	los	50	mA	

^{*}Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss., TA = 0 to 70°C)

Item	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	. V _{IH}	2.4	_	6.5	V
Input Low Voltage	V _{IL}	- 1.0	_	0.8	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter (Ram Port)		0	0	KI	11				
	Parameter (Ka	m Port)	Sam Port	Symbol	-8	- 10	- 12	Unit	
Operating	Operating Current*		Standby	I _{CC1}	80	65	55	mA	
	CAS Cycling @ t _{RC} :	= min)	Active	I _{CC1} A	120	100	85	mA	
Standby	Standby RAS, CAS, DT/OE SE = V _{IH} , SC = V _{IL}		Standby	I _{CC2}	3	3	3	mA	
Current WB/WE = V _{IH}		SE = V _{IL} , SC = Cycling	Active	I _{CC2} A	45	40	35	mA	
RAS Only	Refresh Current*		Standby	I _{CC3}	80	65	55	mΑ	
	H, RAS Cycling @ tRO	; = min)	Active	I _{CC3} A	120	100	85	mA	
Fast Page	e Mode Current*		Standby	I _{CC4}	55	50	40	mA	
(RAS = VII	L, CAS Cycling @ tpc	= min)	Active	I _{CC4} A	100	85	70	mΑ	
CAS-Befo	re-RAS Refresh Curr	ent*	Standby	I _{CC5}	80	65	55	mA	
	(RAS and CAS Cycling @ t _{RC} = min)		Active	I _{CC5} A	120	100	85	mA	
Data Transfer Current*		Standby	I _{CC6}	90	75	65	mA		
	CAS Cycling @ t _{RC} :	= min)	Active	I _{CC6} A	130	110	95	mA	

^{*}NOTE: I_{CC1}/A, I_{CC3}/A, I_{CC3}/A, I_{CC5}/A and I_{CC6}/A are dependent on output loading and cycle rates. Specified values are obtained with the output open, I_{CC} is specified as an average current.

INPUT/OUTPUT CURRENTS (Recommended operating conditions unless otherwise noted.)

Item	Symbol	Min	Max	Unit
Input Leakage Current (Any input $0 \le V_{IN} \le 6.5V$, all other pins not under test = 0 volts.)	l _{IL}	- 10	10	μΑ
Output Leakage Current (Data out is disabled, 0V ≤VOUT ≤5.5V)	I _{OL}	- 10	10	μΑ
Output High Voltage Level (RAM I _{OH} = -5mA, SAM I _{OH} = -2mA)	V _{OH}	2.4	_	V
Output Low Voltage level (RAM I _{OL} = 4.2mA, SAM I _{OL} = 2mA)	V _{OL}	_	0.4	V



CAPACITANCE (T_A = 25°C)

Item	Symbol	Min	Max	Unit
Input Capacitance (A ₀ -A ₈)	C _{IN1}		6	pF
Input Capacitance (RAS, CAS, WB/WE, DT/OE, SE, SC)	C _{IN2}	_	7	pF
Input/Output Capacitance (W0/DQ0-W3/DQ3)	C _{DQ}	_	7	pF
Input/Output Capacitance (SDQ0-SDQ3)	C _{SDQ}	_	7	pF

AC CHARACTERISTICS (0°C≤TA≤70°C, VCC=5.0V±10%, See notes 1,2)

Parameter	Symbol	KM4	124C256-8	KM4	24C256-10	KM4	24C256-12	Ilmit	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	t _{RC}	150		180		220		ns	
Read-modify-write cycle time	tRWC	205		245		295		ns	
Fast page mode cycle time	tPC	50		60		75		ns	
Fast page mode read-modify-write	tpRWC	105		125		145		ns	
Access time from RAS	tRAC		80		100		120	ns	3,4
Access time from CAS	tcac		25		25		30	ns	4
Access time from column address	tAA		45		50		60	ns	3,11
Access time from CAS precharge	tCPA		50		55		65	ns	3
CAS to output in Low-Z	tcLZ	5		5		5		ns	3
Output buffer turn-off delay	toff	0	20	0	30	0	35	ns	7
Transition time (rise and fall)	t _T	3	, 50	3	50	3	50	ns	2
RAS precharge time	t _{RP}	60		70		90		ns	
RAS pulse width	tras	80	10,000	100	10,000	120	10,000	ns	
RAS pulse width (Fast page mode)	trasp	80	100,000	100	100,000	120	100,000	ns	
RAS hold time	t _{RSH}	25		25		30		ns	
CAS hold time	tcsh	80		100		120		ns	
CAS pulse width	tcas	25		25		30		ns	
RAS to CAS delay time	tRCD	25	55	25	75	25	90	ns	5,6
RAS to column address delay time	tRAD	20	35	20	50	20	60	ns	11
CAS to RAS precharge time	tcrp	10		10	-	10		ns	
CAS precharge time	tcpn	15		15		20		ns	
CAS precharge time (Fast page)	t _{CP}	10		15		20		ns	
Row address set-up time	tasa	0		0		0		ns	
Row address hold time	trah	15		15		15		ns	
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	tcan	15		20		25		ns	
Column address hold referenced to RAS	tar	65		75		85		ns	
Column Address to RAS lead time	tRAL	40		50		60		ns	
Read command set-up time	trcs	0		0		0		ns	
Read command hold referenced to CAS	trch	0		0		0		ns	9
Read command hold referenced to RAS	trrh	10		10		10		ns	9
Write command hold time	twch	20		20		25		ns	



STANDARD OPERATION (Continued)

Davamatas	Sumbal	KM42	24C256-8	KM42	4C256-10	KM42	4C256-12	linie	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	UIII	
Write command holod referenced to RAS	twcn	65		75		85		ns	
Write command pulse width	twp	20		20		25		ns	
Write command to RAS lead time	t _{RWL}	20		25		30		ns	
Write command to CAS lead time	tcwL	20		25		30		ns	
Data set-up time	t _{DS}	0		0		0		ns	10
Data hold time	t _{DH}	20		20		25		ns	10
Data hold referenced to RAS	t _{DHR}	65		75		85		ns	
Write command set-up time	twcs	0		0		0		ns	8
CAS to WE delay	tcwp	55		60		70		ns	8
RAS to WE delay	t _{RWD}	110		135		160		ns	8
Column address to WE delay time	tawD	75		85		100		ns	8
CAS setup time (C-B-R refresh)	tcsR	10		10		10		ns	
CAS hold time (C-B-R refresh)	tchr	15		20		25		ns	
RAS precharge to CAS hold time	t _{RPC}	10		10		10		ns	
RAS hold time referenced to OE	t _{BOH}	20		20		20		ns	
Access time from output enable	toea		25		25		30	ns	
Output enable to data input delay	toed	15		20		25		ns	
Output buffer turnoff delay from OE	toez	0	20	0	25	0	30	ns	7
Output enable command hold time	toen	20		25		30		ns	
Data to CAS delay	t _{DZC}	0		0		0		ns	
Data to output enable delay	t _{DZO}	0		0		0		ns	
Refresh period (512 cycles)	t _{REF}		8		8		8	ms	
WB set-up time	twsR	0		0		0		ns	
WB hold time	trwn	15		15		20		ns	
Write per bit mask data set-up	t _{MS}	0		0		0		ns	
Write per bit mask data hold	t _{MH}	15		15		20		ns	
DT high set-up time	t _{THS}	0		0		0		ns	
DT high hold time	t _{THH}	15		15		20		ns	
DT low set-up time	trus	0		0		0		ns	Ī
DT low hold time	tTLH	15		15		20		ns	
DT low hold ref to RAS (real time read transfer)	t _{RTH}	80		80		95		ns	
DT low hold ref to CAS (real time read transfer)	tстн	30		30		35		ns	
DT low hold ref to col addr (real time read transfer)	t _{ATH}	35		35		40		ns	



STANDARD OPERATION (Continued)

D	Symbol	KM424C256-8		KM424C256-10		KM424C256-12		Hanis	Natas
Parameter		Min	Max	Min	Max	Min	Max	Unit	Notes
SE set-up referenced to RAS	t _{ESR}	.0		0		0		ns	
SE hold time referenced to RAS	t _{REH}	10		15		20		ns	
DT high to RAS high delay time	tTRD	10		10		10		ns	
DT high to CAS high delay time	tTCD	10		10		10		ns	
DT precharge time	t _{TP}	25		30		35		ns	
RAS to first SC delay (read transfer)	t _{RSD}	100		100		120		ns	
CAS to first SC delay (read transfer)	t _{CSD}	40		50		60	-	ns	
Last SC to DT lead time	t _{TSL}	0		0		0		ns	
DT to first SC delay (read transfer)	t _{TSD}	15		20		20		ns	
Last SC to RAS set-up (serial input)	tsas	25		30		40		ns	-
RAS to serial input delay	t _{SDD}	40		50		60		ns	
Serial out buffer turn-off delay from RAS (pseudo write transfer)	t _{SDZ}	10	40	10	50	10	60	ns	7
Serial input to first SC delay	tszs	0		0		0		ns	
SC cycle time	tscc	30		30		40		ns	
SC pulse width (SC high time)	tsc	10		10		15		ns	
SC precharge (SC low time)	tscp	10		10		15		ns	
Access time from SC	tsca		25		25		35	ns	4
Serial output hold time from SC	tsон	5		5		5		ns	
Serial input set-up time	t _{SDS}	0		0		0		ns	
Serial input hold time	tspH	15		20		30		ns	
Access time from SE	tSEA		25		25		35	ns	4
SE pulse width	t _{SE}	20		25		35		ns	
SE precharge time	tsep	25		25		35		ns.	
Serial out buffer turn-off from SE	t _{SEZ}	0	15	0	20	0	30	ns	7
Serial input to SE delay time	tsze	0		0		0		ns	
Serial write enable set-up	tsws	5		5		10		ns	
Serial write enable hold time	tswn	15		15		20		ns	



NOTES

- 2. V_{IH}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH}(min) and V_{IL}(max) and are assumed to be 5ns for all inputs.
- 3. RAM port outputs are measured with a load equivalent to 2 TTL loads and 100pF.
- SAM port outputs are measured with a load equivalent to 2 TTL loads and 50pF. D_{OUT} comparator level: V_{OH}/V_{OI} = 2.0/0.8V.
- Operation within the t_{RCD}(max) limit insures that t_{RAD}(max) can be met. t_{RCD}(max) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled exclusively by t_{CAC}.
- 6. Assumes that t_{RCD}≥t_{RCD}(max).
- The parameters, t_{OFF}(max), t_{OEZ}(max), t_{SDZ}(max) and t_{SEZ}(max), define the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
- 8. t_{WCS}, t_{RWD}, t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS}≥t_{WCS}(min) the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If t_{CWD}≥t_{CWD}(min) and t_{RWD}<t_{RWD}(min) and t_{AWD}≥t_{AWD}(min), then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either t_{BCH} or t_{BBH} must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the DT/OE leading edge in read-write cycles.
- 11. Operation within the t_{RAD}(max) limit insures that t_{RCD}(max) can be met. t_{RAD}(max) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD}(max) limit, then access time is controlled by t_{AA}.

DEVICE INFORMATION

All operation modes of KM424C256 are determined by $\overline{\text{CAS}}$, $\overline{\text{DT/OE}}$, $\overline{\text{WB/WE}}$ and $\overline{\text{SE}}$ at the falling edge of $\overline{\text{RAS}}$. The truth table of the operation modes is shown in table 1.

Table 1. Operation truth table

RAS	CAS	ADDRESS	DT/OE	WB/WE	SE	FUNCTION
Н	Н	*	*	*	*	Standby
	L H H	* row/column	* H→L H	* H H→L	* *	CAS-before-RAS Refresh READ WRITE
	Н Н	row/column	H	L	*	RAS-only Refresh WRITE-per-Bit
	н н н	row/tap row/tap row/tap	L L L	H L L	t L H	READ Transfer WRITE Transfer Pseudo-Write Transfer



Device Operation

The KM424C256 contains 1,048,576 memory locations. Eighteen address bits are required to address a particular 4-bit word in the memory array. Since the KM424C256 has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ($\overline{\text{RAS}}$), the column address strobe ($\overline{\text{CAS}}$) and the valid row and column address inputs.

Operation of the KM424C256 begins by strobing in a valid row address with $\overline{\text{RAS}}$ while $\overline{\text{CAS}}$ remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by $\overline{\text{CAS}}$. This is the beginning of any KM424C256 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ have returned to the high state. Another cycle can be initiated after $\overline{\text{RAS}}$ remains high long enough to satisfy the $\overline{\text{RAS}}$ precharge time (t_{RP}) requirement.

RAS and CAS Timing

The minimum $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ pulse widths are specified by t_{RAS} (min) and t_{CAS} (min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing $\overline{\text{RAS}}$ low, it must not be aborted prior to satisfying the minimum $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ pulse widths. In addition, a new cycle must not begin until the minimum $\overline{\text{RAS}}$ precharge time, t_{RP} , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM424C256 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining $\overline{WB/WE}$ high during a $\overline{RAS/CAS}$ cycle. The access time is normally specified with respect to the falling edge of \overline{RAS} . But the access time also depends on the falling edge of \overline{CAS} and on the valid column address transition. If \overline{CAS} goes low before $t_{RAD}(max)$ then the access time to valid data is specified by $t_{RAC}(min)$. However, if \overline{CAS} goes low after $t_{RCD}(max)$ or if the column address becomes valid after $t_{RAD}(max)$, access is specified by t_{CAC} or t_{AA} .

The KM424C256 has common data I/O pins. The DT/OE has been provided so the output buffer can be precisely controlled. For data to appear at the outputs, DT/OE must be low for the period of time defined by toea.

Write

The KM424C256 can perform early write, and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between \overline{WB}/\overline{WE}, \overline{DT}/\overline{OE} and \overline{CAS}. In any type of write cycle, Data-in must be valid at or before the falling edge of \overline{WB}/\overline{WE} whichever is later.

Early Write: An early write cycle is performed by bringing WB/WE low before CAS. The 4-bit wide data at the data input pins is written into the addressed memory cells. Throughout the early write cycle the outputs remain in the Hi-Z state. In the early write cycle DT/OE must meet DT/OE high set-up and hold time as RAS falls but otherwise does not affect any circuit operation during the CAS active period.

Read-Modify-Write: In this cycle, valid data from the addressed cells appears at the outputs before and during the time that data is being written into the same cell locations. In this cycle read operation is achieved by bringing $\overline{DT/DE}$ low with \overline{RAS} and \overline{CAS} low. The access time to valid data is specified by t_{OEA} . After $\overline{DT/DE}$ goes high, the data to be written is stored by $\overline{WB/WE}$ with set-up and hold times referenced to this signal.

Late write: This cycle shows the timing flexibility of $(\overline{DT}/\overline{OE})$ which can be activated just after $(\overline{WB}/\overline{WE})$ falls, even $(\overline{WB}/\overline{WE})$ is brought low after \overline{CAS} .

Fast Page Mode

Fast page mode provides high speed read, write or readmodify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while RAS is kept low to maintain the row address, CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

Write-Per-Bit

The write-per-bit function selectively controls the internal write-enable circuits of the RAM port. When \overline{WB/WE} is held 'low' at the falling edge of \overline{RAS}, during a random access operation, the write-mask is enabled. At the same time, the mask data on the \overline{WI/DQi} pins is latched onto the write-mask register (WM1). When a '0' is sensed on any of the \overline{Wi/DQi} pins, their corresponding write circuits are disabled and new data will not be written.

When a '1' is sensed on any of the Wi/DQi pins, their corresponding write circuits will remain enabled so that new data is written. The write mask data is valid for only one cycle. The truth table of the write-per-bit function is shown in table 2.



Table 2. Truth Table for Write-per-Bit Function

RAS	CAS	DT/OE	WB/WĒ	Wi/DQi	FUNCTION
	Н	Н	Н	*	WRITE ENABLE
\	Н	Н	L	1	WRITE ENABLE
				0	WRITE MASK

Data Output

The KM424C256 has a three state output buffers which are controlled by $\overline{\text{CAS}}$ and $\overline{\text{DT/OE}}$. When either $\overline{\text{CAS}}$ or $\overline{\text{DT/OE}}$ is high (V_{IH}) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by t_{CLZ} after the falling edge of $\overline{\text{CAS}}$. Invalid data may be presented at the output during the time after t_{CLZ} and before the valid data appears at the output. The timing parameters t_{CAC} , t_{RAC} and t_{AA} specify when the valid data will be present at the output. The valid data remains at the output until $\overline{\text{CAS}}$ returns high. This is true even if a new $\overline{\text{RAS}}$ cycle occurs (as in hidden refresh). Each of the KM424C256 operating cycles is listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

Refresh

The data in the KM424C256 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8 ms. Any operation cycle performed in the RAM port refreshes the 2048 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 512 row addresses, (A₀-A₈).

 $\overline{\text{CAS-before-RAS}}$ Refresh: The KM424C256 has $\overline{\text{CAS-before-RAS}}$ on-chip refresh capability that eliminates the need for external refresh addresses. If $\overline{\text{CAS}}$ is held low for the specified set up time (t_{CSR}) before $\overline{\text{RAS}}$ goes low, the on-chip refresh circuitry is enabled. An inter-

nal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM424C256 hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM424C256 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.

Transfer Operation

The KM424C256 features bi-directional transfer capability from RAM to SAM and from SAM to RAM. A transfer consists of loading 512 words by 4-bits of data from one port into the other. During a data transfer cycle, RAM port and SAM port can't operate independently. Data transfer cycle includes are following operations.

- Data is transferred between RAM memory cell on the specified row address and SAM data register (except pseudo write transfer).
- ii) Direction of data transfer is defined.
- iii) Serial read or serial write is selected.
- iv) SAM start address (the address to be accessed first after the termination of transfer cycle in the SAM data register) is specified.

There are three types of transfer operations: read transfer, write transfer and pseudo-write transfer. As shown in table 3, the type of transfer operation is determined by CAS, DT/OE, WB/WE and SE at the falling edge of RAS

Table 3. Truth Table for Transfer Operation

RAS	CAS	DT/OE	WB/WE	SE	FUNCTION	TRANSFER DIRECTION
	Н	L	Н	*	Read transfer cycle	RAM→SAM
	Н	L	L	L	Write transfer cycle	SAM→RAM
	Н	L	L	н	Pseudo write transfer cycle	_




Read-Transfer Cycle

A read-transfer consists of loading a selected row of data from the RAM array into the SAM register. A read-transfer is accomplished by holding \overline{CAS} high, $\overline{DT}/\overline{OE}$ low and $\overline{WB}/\overline{WE}$ high at the falling edge of \overline{RAS} . The row address selected at the falling edge of \overline{RAS} determines the RAM row to be transferred into the SAM.

The actual data transfer is completed at the rising edge of DT/OE. When the transfer is completed, the SDQ lines

are set into the output mode. In a read/real-time read-transfer cycle, the transfer of a new row of data is completed at the rising edge of $\overline{\text{DT/OE}}$ and becomes valid on the SDQ lines after the specified access time t_{SCA} from the rising edge of the subsequent serial clock(SC) cycle. The start address of the serial pointer of the SAM is determined by the column address selected at the falling edge of $\overline{\text{CAS}}$.

Figure 2: BLOCK diagram of RAM and SAM PORT during read transfer



Write Transfer Cycle

A write transfer cycle consists of loading the content of the SAM data register into a selected row of RAM array. A write transfer is accomplished by CAS high, DT/OE low, WB/WE low and SE low at the falling edge of RAS. The row address selected at the falling edge of RAS determines the RAM row address into which the data will be transfered. The column address selected at the falling edge of CAS determines the start address of the serial pointer of the SAM. After the write transfer is completed, the SDQ lines are in the input mode so that serial data synchronized with SC can be loaded. When two consecutive write transfer operations are performed, there is a delay in availability between the last bit of the previous row and the first bit of the new row. Consequently the SC clock must be held at a constant V_{II} or V_{IH} after the SC precharge time t_{SCP} has been satisfied. A rising edge of the SC clock must not occur until after a specified delay t_{RSD} from the falling edge of RAS.

Pseudo Write Transfer Cycle

The pseudo write transfer cycle switches SDQ lines from serial read mode to serial write mode. It doesn't perform data transfer. A pseudo write transfer is ac-

complished by holding $\overline{\text{CAS}}$ high, $\overline{\text{DT}}/\overline{\text{OE}}$ low, $\overline{\text{WB}}/\overline{\text{WE}}$ low and $\overline{\text{SE}}$ high at the falling edge of $\overline{\text{RAS}}$. The pseudo write transfer cycle must be performed after a read transfer cycle if the subsequent operation is a write transfer cycle. There is a timing delay associated with the switching of the SDQ lines from serial output mode to serial input mode. During this period, the SC clock must be held at a constant V_{IL} or V_{IH} after the t_{SC} precharge time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay t_{RSD} from the falling edge of $\overline{\text{RAS}}$.


SAM Port Operation

The KM424C256 is provided with a 512 word by 4 bit serial access memory (SAM). High speed read and write operation may be performed through the SAM port independent of the RAM port operations, except during transfer operation. The preceding transfer operation determines the direction of data flow through the SAM registers. Data may be read out of the SAM port after a read transfer cycle (RAM→SAM) has been performed. Data can be shifted out of the SAM port starting at any of the 512 bit locations. This tap location cor-



responds to the column address selected at the falling edge of CAS during the read transfer cycle. The SAM register is configured as a circular data register. The data

is shifted out sequentially starting from the selected tap location to the most significant bit and then wraps around to the least significant bit.



Subsequent real time read transfer may be performed on the fly as many times as desired within the refresh constraint of the RAM memory array. A pseudo write transfer cycle must be performed in order to write data into the SAM port. This cycle switches the SAM port operation from output mode to input mode. Data is not

transferred during a pseudo write transfer cycle. A write transfer cycle (SAM→RAM) may then be performed. The data in the SAM register is loaded into the RAM row selected by the row address at the falling edge of RAS. The start address of SAM registers is determined by the column address selected at the falling edge of CAS.

Table 4. Truth Table for SAM Operation

Preceding Transfer Cycle	SAM port operation	DT/OE (at the falling edge of RAS)	sc	SE	Function
read-	serial			L	Serial read enable
transfer	output mode	L*		н	Serial read disable
write- transfer	serial input mode	L	几	L	Serial write enable

*When simultaneous operation is being performed on the RAM port and the SAM port, DT/OE must be held high at the falling edge of RAS so as to prevent a false transfer cycle.

Serial Clock (SC)

All operations of the SAM port are synchronized with the serial clock SC. Data is shifted in or out of the SAM registers at the rising edge of SC. In a serial read, the output data becomes valid on the SDQ pins after the maximum specified serial access time t_{SCA} from the rising edge of SC. The serial clock SC also increments the 9 bit serial pointer which is used to select the SAM address. The pointer address is incremented in a wrap around mode to select sequential locations after the starting location which is determined by the column address in the read transfer cycle. When the pointer reaches the most significant address location (decimal 511), the next SC clock will be placed at the least significant address location (decimal 0).

Serial Enable (SE)

The \overline{SE} input is used to enable serial access operation. In a serial read cycle, \overline{SE} is used as an output control.

When \overline{SE} is high, serial access is disabled, however, the serial address pointer location is still incremented when SC is clocked even when \overline{SE} is high.

Serial Input/Output (SDQ0-SDQ3)

Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent transfer cycle. When a read transfer cycle is performed, the SAM port is in the output mode. When a pseudo write is performed, the SAM port operation is switched from output mode to input mode. During subsequent write transfer cycle, the SAM port remains in the input mode.

Power-up

If $\overline{RAS} = V_{IL}$ during power-up, the KM424C256 could possibly begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that \overline{RAS} and \overline{CAS} track with V_{∞} during power-up or be held at a valid V_{IH} in order to minimize the power-up current.


An initial pause of 200 μ sec is required after power-up followed by 8 initialization cycles before proper device operation is assured.




TIMING DIAGRAMS READ CYCLE V_{IH-} RAS VILtCRP trsh **t**RCD -tcpn- V_{IH} CAS tRAL tCAH tRAH ROW COLUMN A₀-A₈ **t**RCS **t**RCH WB/WE t_{THS} tTHH DT/OE + toea toff -tcac---toez VoH-Wi/DQi VALID DATA-OUT torz **EARLY WRITE CYCLE** - tap - $\nu_{\text{IH}-}$ RAS VILtCRP -- t_{CPN} --CAS tRAL -tcahtRAH COLUMN A₀-A₈ ADDRESS ADDRESS twsR -trwh twch twp WB/WE WPB -twcntRWLt_{THS} tthe twcs DT/OE --toH-Wi/DQi WM1 VALID DATA-IN DON'T CARE



TIMING DIAGRAMS (Continued) WRITE CYCLE (OE CONTROLLED WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE






TIMING DIAGRAMS (Continued) FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE






TIMING DIAGRAMS (Continued) FAST PAGE MODE READ-MODIFY-WRITE CYCLE




RAS ONLY REFRESH CYCLE






TIMING DIAGRAMS (Continued) CAS-BEFORE-RAS REFRESH CYCLE




HIDDEN REFRESH CYCLE





TIMING DIAGRAMS (Continued)


READ TRANSFER CYCLE



- *1. When the previous data transfer cycle is a write or pseudo transfer cycle, it is defined as Read Transfer Cycle (1).
- *2. When the previous data transfer cycle is a read transfer cycle, it is defined as Read Transfer Cycle (2).




TIMING DIAGRAMS (Continued) REAL TIME READ TRANSFER CYCLE






TIMING DIAGRAMS (Continued) WRITE TRANSFER CYCLE





TIMING DIAGRAMS (Continued) PSEUDO WRITE TRANSFER CYCLE






TIMING DIAGRAMS (Continued) SERIAL READ CYCLE (SE CONTROLLED OUTPUTS)











TIMING DIAGRAMS (Continued)

SERIAL WRITE CYCLE (SE = VIL)






PACKAGE DIMENSIONS



28-PIN PLASTIC ZIP






256K×4 Bit CMOS VIDEO RAM FEATURES

- Dual Port Architecture 256K × 4 bits RAM port 512 × 4 bits SAM port
- · Performance range:

Item	-6	8	- 10
RAM access time (t _{RAC})	60ns	80ns	100ns
RAM access time (t _{CAC})	20ns	20ns	25ns
RAM cycle time (t _{BC})	125ns	150ns	180ns
RAM page mode cycle (t _{PC})	45ns	50ns	60ns
SAM access time	20ns	20ns	25ns
SAM cycle time	25ns	30ns	30ns
RAM active current	90mA	80mA	70mA
SAM active current	50mA	40mA	40mA
RAM & SAM standby	5mA	5mA	5mA

- Fast Page Mode
- RAM Read, Write, Read-Modify-Write
- . Serial Read and Serial Write
- Read Transfer and Write Transfer
- · Real time read transfer capability
- . Write per Bit masking on RAM write cycles
- CAS-before-RAS, RAS-only and Hidden Refresh
- . Common data I/O using three state RAM output control
- . All inputs and outputs TTL and CMOS compatible
- · Refresh: 512cycles/8ms
- Single +5V ± 10% supply voltage
- . Plastic 28-pin 400 mil SOJ and ZIP

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The Samsung KM424C256 is a CMOS $256K \times 4$ bit Dual Port DRAM. It consists of a $256K \times 4$ dynamic random access memory (RAM) port and 512×4 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 rows of 2048 bits. It operates like a conventional 256K \times 4 CMOS DRAM. The RAM port has a write per bit mask capability.


The SAM port consists of four 512 bit high speed shift registers that are connected to the RAM array through a 2048 bit data transfer gate. The SAM port has serial read and write capabilities.

Data may be internally transferred bi-directionally between the RAM and SAM ports using read or write transfers

Refresh is accomplished by familiar DRAM refresh modes. The KM424C256 supports RAS-only, Hidden, and CAS-before-RAS refresh for the RAM port. The SAM port does not require refresh.

All inputs and I/O's are TTL and CMOS level compatible. All address lines and Data Inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility

PIN CONFIGURATIONS (Top Views)



Pin Name	Pin Function
SC	Serial Clock
SDQ ₀ -SDQ ₃	Serial Data Input/Output
DT/OE	Data Transfer/ Output Enable
WB/WE	Write Per Bit/Write Enable
RAS	Row Address Strobe
CAS	Column Address Strobe
W_0/DQ_0 —	Data Write Mask/
W ₃ /DQ ₃	Input/Output
SE	Serial Enable
A ₀ -A ₈	Address Inputs
V _{CC}	Power (+5V)
V _{SS}	Ground
N.C.	No Connection

ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN} , V _{OUT}	- 1 to + 7.0	V
Voltage on V _{CC} Supply Relative to V _{SS}	V _{cc}	-1 to +7.0	V
Storage Temperature	T _{stg}	- 55 to + 150	°C
Power Dissipation	P _D	1	w
Short Circuit Output Current	los	50	mA

^{*}Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to V_{SS}, T_A = 0 to 70°C)

Item	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	V
Ground	V _{ss}	0	0	0	V
Input High Voltage	V _{IH}	2.4		6.5	V
Input Low Voltage	V _{IL}	- 1.0		0.8	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

	Doromotor (Po	m Dord)	Com Don	Sumb al	KI	M424C2	56	11-14
	Parameter (Ram Port)		Sam Port	Symbol	-6	- 8	- 10	Unit
Operating	Current*		Standby	I _{CC1}	90	80	70	mA
(RAS and	CAS Cycling @ t _{RC} :	= min)	Active	I _{CC1} A	140	120	110	mA
Standby	RAS, CAS, DT/OE	$\overline{SE} = V_{IH}$, $SC = V_{IL}$	Standby	I _{CC2}	5	5	5	mA
Current	$\overline{WB}/\overline{WE} = V_{1H}$	$\overline{SE} = V_{IL}$, $SC = Cycling$	Active	I _{CC2} A	50	40	40	mA
RAS Only	Refresh Current*		Standby	I _{CC3}	90	80	70	mA
(CAS = VIII	ı, RAS Cycling @ t _R	; = min)	Active	I _{CC3} A	140	120	110	mA
Fast Page	Mode Current*		Standby	I _{CC4}	70	60	50	mA
	, $\overline{\sf CAS}$ Cycling @ ${\sf t}_{\sf PC}$	= min)	Active	I _{CC4} A	120	100	90	mA
CAS-Befo	re-RAS Refresh Curr	ent*	Standby	I _{CC5}	90	80	70	mA
(RAS and CAS Cycling @ t _{RC} = min)		Active	I _{CC5} A	140	120	110	mA	
Data Tran	Data Transfer Current*		Standby	I _{CC6}	120	110	100	mA
(RAS and	CAS Cycling @ t _{RC} :	= min)	Active	I _{CC6} A	170	150	140	mA

^{*}NOTE: Icc1/A, Icc3/A, Icc5/A and Icc6/A are dependent on output loading and cycle rates. Specified values are obtained with the output open, Icc is specified as an average current.

INPUT/OUTPUT CURRENTS (Recommended operating conditions unless otherwise noted.)

Item	Symbol	Min	Max	Unit
Input Leakage Current (Any input $0 \le V_{IN} \le 6.5V$, all other pins not under test = 0 volts.)	I _{1L}	- 10	10	μА
Output Leakage Current (Data out is disabled, 0V ≤ VOUT ≤ 5.5V)	loL	- 10	10	μΑ
Output High Voltage Level (RAM $I_{OH} = -5mA$, SAM $I_{OH} = -2mA$)	V _{OH}	2.4	_	V
Output Low Voltage level (RAM $I_{OL} = 4.2$ mA, SAM $I_{OL} = 2$ mA)	V _{OL}	_	0.4	V



CAPACITANCE (T_A = 25°C)

Item	Symbol	Min	Max	Unit
Input Capacitance (A ₀ -A ₈)	C _{IN1}	_	6	pF
Input Capacitance (RAS, CAS, WB/WE, DT/OE, SE, SC)	C _{IN2}	_	7	pF
Input/Output Capacitance (W0/DQ0-W3/DQ3)	C _{DQ}	_	7	pF
Input/Output Capacitance (SDQ0-SDQ3)	C _{SDQ}	_	7	pF

AC CHARACTERISTICS (0°C≤TA≤70°C, VCC=5.0V±10%, See notes 1,2)

B	Comple a l	KM4	24C256-6	KM4	24C256-8	KM42	24C256-10	Unit	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	
Random read or write cycle time	t _{RC}	125		150		180		ns	
Read-modify-write cycle time	t _{RWC}	175		205		245		ns	
Fast page mode cycle time	t _{PC}	45		50		60		ns	-
Fast page mode read-modify-write	t _{PRWC}	100		105		125		ns	
Access time from RAS	t _{RAC}		60		80		100	ns	3,4
Access time from CAS	t _{CAC}		20		20		25	ns	4
Access time from column address	taa		35		40		50	ns	3,11
Access time from CAS precharge	t _{CPA}		40		45		55	ns	3
CAS to output in Low-Z	t _{CLZ}	5		5		5		ns	3
Output buffer turn-off delay	t _{OFF}	0	25	0	25	0	30	ns	7
Transition time (rise and fall)	t⊤	3	50	3	50	3	50	ns	2
RAS precharge time	t _{RP}	55		60		70		ns	
RAS pulse width	t _{RAS}	60	10,000	80	10,000	100	10,000	ns	
RAS pulse width (fast page mode)	t _{RASP}	60	100,000	80	100,000	100	100,000	ns	
RAS hold time	t _{RSH}	20		20		25		ns	
CAS hold time	t _{CSH}	60		80		100		ns	
CAS pulse width	t _{CAS}	20		20		25		ns	
RAS to CAS delay time	t _{RCD}	20	40	25	60	25	75	ns	5,6
RAS to column address delay time	t _{RAD}	15	25	20	40	20	50	ns	11
CAS to RAS precharge time	t _{CRP}	5		5		5		ns	
CAS precharge time	t _{CPN}	10		10		15		ns	
CAS precharge time (fast page mode)	t _{CP}	10		10		15		ns	
Row address set-up time	t _{ASR}	0		0,		0		ns	
Row address hold time	t _{RAH}	10		15		15		ns	
Column address set-up time	t _{ASC}	0		0		0		ns	
Column address hold time	t _{CAH}	15	_	15		20		ns	
Column address hold referenced to RAS	t _{AR}	45		60		75		ns	
Column address to RAS lead time	t _{RAL}	35		40		50		ns	
Read command set-up time	t _{RCS}	0		0		0		ns	
Read command hold referenced to CAS	t _{RCH}	0		0		0		ns	9
Read command hold referenced to RAS	t _{RRH}	0		0		0		ns	9
Write command hold time	t _{wch}	15	,	15		20		ns	

STANDARD OPERATION (Continued)

Paramatan.	Complete :	KM42	24C256-6	KM4	24C256-8	KM42	4C256-10		Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	
Write command hold referenced to RAS	t _{wcr}	45		60		75		ns	
Write command pulse width	t _{WP}	15		15		20		ns	
Write command to RAS lead time	t _{RWL}	15		20		25		ns	
Write command to CAS lead time	t _{CWL}	15		20		25		ns	
Data set-up time	tos	0		0		0		ns	10
Data hold time	t _{DH}	15		15		20		ns	10
Data hold referenced to RAS	t _{DHR}	45		60		75		ns	
Write command set-up time	twcs	0		0		0		ns	8
CAS to WE delay	t _{CWD}	50		50		60		ns	8
RAS to WE delay	t _{RWD}	90		110		135		ns	8
Column address to WE delay time	t _{AWD}	65		70		85		ns	8
CAS setup time (C-B-R refresh)	t _{CSR}	10		10		10		ns	
CAS hold time (C-B-R refresh)	t _{CHR}	15		15		20		ns	
RAS precharge to CAS hold time	t _{RPC}	10		10		10		ns	
RAS hold time referenced to OE	t _{ROH}	20		20		20		ns	
Access time from output enable	toea		20		20		25	ns	
Output enable to data input delay	t _{OED}	15		15		20		ns	
Output buffer turnoff delay from OE	t _{OEZ}	0	20	0	20	0	25	ns	7
Output enable command hold time	toeh	20		20		25		ns	
Data to CAS delay	t _{DZC}	0		0		0		ns	
Data to output enable delay	t _{DZO}	0		0		0		ns	
Refresh period (512 cycles)	t _{REF}		8		8		8	ms	
WB set-up time	twsR	0		0		0		ns	
WB hold time	t _{RWH}	10		15		15		ns	
Write per bit mask data set-up	t _{MS}	0		0		0		ns	
Write per bit mask data hold	t _{MH}	10		15		15		ns	
DT high set-up time	t _{THS}	0		0		0		ns	
DT high hold time	t _{THH}	10		15		15		ns	
DT low set-up time	t _{TLS}	0		0		0		ns	
DT low hold time	t _{TLH}	10		15		15		ns	
DT low hold ref to RAS (real time read transfer)	t _{RTH}	50		65		80		ns	
DT low hold ref to CAS (real time read transfer)	t _{стн}	25		25		30		ns	
DT low hold ref to Col. Address (real time read transfer)	t _{ATH}	30		30		35		ns	



STANDARD OPERATION (Continued)

_		KM42	24C256-6	KM4	24C256-8	KM42	4C256-10		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
SE set-up referenced to RAS	t _{ESR}	0		0		0		ns	
SE hold time referenced to RAS	t _{REH}	10		15		15		ns	
DT to RAS precharge time	t _{TRP}	50		60		70		ns	
DT precharge time	t _{TP}	20		25		30		ns	
RAS to first SC delay (read transfer)	t _{RSD}	60		80		100		ns	
CAS to first SC delay (read transfer)	t _{CSD}	35		40		50		ns	
Last SC to DT lead time	t _{TSL}	5		5		5		ns	
DT to first SC delay (read transfer)	t _{TSD}	15		15		15		ns	
Last SC to RAS set-up (serial input)	t _{SRS}	30		30		30		ns	
RAS to first SC delay time (serial input)	t _{SRD}	25		25	*	25		ns	
RAS to serial input delay	t _{SDD}	50	-	50		50		ns	
Serial out buffer turn-off delay from RAS (pseudo write transfer)	t _{SDZ}	10	50	10	50	10	50	ns	7
Serial input to first SC delay	t _{SZS}	0		0		0		ns	
SC cycle time	tscc	25		25		30		ns	
SC pulse width (SC high time)	t _{sc}	7		7		10		ns	
SC precharge (SC low time)	t _{SCP}	7		7		10		ns	
Access time from SC	t _{SCA}		20		20		25	ns	4
Serial output hold time from SC	t _{son}	5		5		5		ns	
Serial input sett-up time	t _{SDS}	0		0		0		ns	
Serial input hold time	t _{SDH}	15		15		20		ns	
Access time from SE	t _{SEA}		20		20		25	ns	4
SE pulse width	t _{SE}	25		25		25		ns	
SE precharge time	t _{SEP}	25		25		25		ns	
Serial out buffer turn-off from SE	t _{SEZ}	0	20	0	20	0	20	ns	7
Serial input to SE delay time	t _{SZE}	0		0		0		ns	
Serial write enable set-up time	tsws	5		5		5		ns	
Serial write enable hold time	t _{swн}	15		15		15		ns	



NOTES

- An initial pause of 200µs is required after power-up followed by any 8 RAS, 8 SC cycles before proper device operation is achieved. If the internal refresh counter is used a minimum of 8 CAS-before-RAS initialization cycles are required instead of 8 RAS cycles.
- 2. V_{IH}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH}(min) and V_{IL}(max) and are assumed to be 5ns for all inputs.
- 3. RAM port outputs are measured with a load equivalent to 2 TTL loads and 100pF.
- 4. SAM port outputs are measured with a load equivalent to 2 TTL loads and 50pF. D_{OUT} comparator level: $V_{OH}/V_{OL} = 2.0/0.8V$.
- Operation within the t_{RCD}(max) limit insures the t_{RAC}(max) can be met. t_{RCD}(max) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled exclusively by t_{CAC}.
- 6. Assumes that t_{RCD}≥t_{RCD}(max).
- The parameters, t_{OFF}(max), t_{OEZ}(max), t_{SDZ}(max) and t_{SEZ}(max), define the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
- 8. t_{WCS}, t_{RWD}, t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS}≥t_{WCS}(min) the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If t_{CWD}≥t_{CWD}(min) and t_{RWD}<t_{RWD}(min) and t_{AWD}≥t_{AWD}(min), then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the DT/OE leading edge in read-write cycles.
- 11. Operation within the t_{RAD}(max) limit insures that t_{RCD}(max) can be met. t_{RAD}(max) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD}(max) limit, then access time is controlled by t_{AA}.

DEVICE INFORMATION

All operation modes of KM424C256 are determined by \overline{CAS} , $\overline{DT/OE}$, $\overline{WB/WE}$ and \overline{SE} at the falling edge of \overline{RAS} . The truth table of the operation modes is shown in table 1.

Table 1. Operation truth table

RAS	CAS	ADDRESS	DT/OE	WB/WE	SE	FUNCTION
н	Н	*	*	*	*	Standby
	L	*	*	*	*	CAS-before-RAS Refresh
	н	row/column	H→L	н	*	READ
	н	row/column	Н	H→L	*	WRITE
•	Н	row	Н	*	*	RAS-only Refresh
\	Н	row/column	н	L	*	WRITE-per-Bit
	н	row/tap	L	Н	*	READ Transfer
	Н	row/tap	L	L	L	WRITE Transfer
	Н	row/tap	L	L	н	Pseudo-Write Transfer



Device Operation

The KM424C256 contains 1,048,576 memory locations. Eighteen address bits are required to address a particular 4-bit word in the memory array. Since the KM424C256 has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ($\overline{\text{RAS}}$), the column address strobe ($\overline{\text{CAS}}$) and the valid row and column address inputs.

Operation of the KM424C256 begins by strobing in a valid row address with $\overline{\text{RAS}}$ while $\overline{\text{CAS}}$ remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by $\overline{\text{CAS}}$. This is the beginning of any KM424C256 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ have returned to the high state. Another cycle can be initiated after $\overline{\text{RAS}}$ remains high long enough to satisfy the $\overline{\text{RAS}}$ precharge time (t_{RP}) requirement.

RAS and CAS Timing

The minimum $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ pulse widths are specified by $t_{\text{RAS}}(\text{min})$ and $t_{\text{CAS}}(\text{min})$ respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing $\overline{\text{RAS}}$ low, it must not be aborted prior to satisfying the minimum $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ pulse widths. In addition, a new cycle must not begin until the minimum $\overline{\text{RAS}}$ precharge time, t_{RP} , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM424C256 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining $\overline{WB/WE}$ high during a $\overline{RAS/CAS}$ cycle. The access time is normally specified with respect to the falling edge of \overline{RAS} . But the access time also depends on the falling edge of \overline{CAS} and on the valid column address transition. If \overline{CAS} goes low before $t_{RAD}(max)$ and if the column address is valid before $t_{RAD}(max)$ then the access time to valid data is specified by $t_{RAC}(min)$. However, if \overline{CAS} goes low after $t_{RAD}(max)$ or if the column address becomes valid after $t_{RAD}(max)$, access is specified by t_{CAC} or t_{AA} .

The KM424C256 has common data I/O pins. The $\overline{DT}/\overline{OE}$ has been provided so the output buffer can be precisely controlled. For data to appear at the outputs, $\overline{DT}/\overline{OE}$ must be low for the period of time defined by t_{OEA} .

Write

The KM424C256 can perform early write, and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between \overline{WB/WE}, \overline{DT/OE} and \overline{CAS}. In any type of write cycle, Data-in must be valid at or before the falling edge of \overline{WB/WE} whichever is later.

Early Write: An early write cycle is performed by bringing $\overline{WB/WE}$ low before \overline{CAS} . The 4-bit wide data at the data input pins is written into the addressed memory cells. Throughout the early write cycle the outputs remain in the Hi-Z state. In the early write cycle $\overline{DT/OE}$ must meet $\overline{DT/OE}$ high set-up and hold time as \overline{RAS} falls but otherwise does not affect any circuit operation during the \overline{CAS} active period.

Read-Modify-Write: In this cycle, valid data from the addressed cells appears at the outputs before and during the time that data is being written into the same cell locations. In this cycle read operation is achieved by bringing $\overline{DT}/\overline{DE}$ low with \overline{RAS} and \overline{CAS} low. The access time to valid data is specified by t_{OEA} . After $\overline{DT}/\overline{DE}$ goes high, the data to be written is stored by $\overline{WB}/\overline{WE}$ with set-up and hold times referenced to this signal.

Late write: This cycle shows the timing flexibility of (DT/OE) which can be activated just after (WB/WE) falls, even (WB/WE) is brought low after CAS.

Fast Page Mode

Fast page mode provides high speed read, write or read-modify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while RAS is kept low to maintain the row address, CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

Write-Per-Bit

The write-per-bit function selectively controls the internal write-enable circuits of the RAM port. When \overline{WB\tilde{WE}} is held 'low' at the falling edge of \overline{RAS}, during a random access operation, the write-mask is enabled. At the same time, the mask data on the Wi/DQi pins is latched onto the write-mask register (WM1). When a '0' is sensed on any of the Wi/DQi pins, their corresponding write circuits are disabled and new data will not be written.

When a '1' is sensed on any of the Wi/DQi pins, their corresponding write circuits will remain enabled so that new data is written. The write mask data is valid for only one cycle. The truth table of the write-per-bit function is shown in table 2.



Table 2. Truth Table for Write-per-Bit Function

RAS	CAS	DT/OE	WB/WE	Wi/DQi	FUNCTION
	Н	Н	Н	*	WRITE ENABLE
	Н	Н	L	1	WRITE ENABLE
				0	WRITE MASK

Data Output

The KM424C256 has a three state output buffers which are controlled by $\overline{\text{CAS}}$ and $\overline{\text{DT/OE}}$. When either $\overline{\text{CAS}}$ or $\overline{\text{DT/OE}}$ is high (V_{II}) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by t_{CLZ} after the falling edge of $\overline{\text{CAS}}$. Invalid data may be presented at the output during the time after t_{CLZ} and before the valid data appears at the output. The timing parameters t_{CAC} , t_{RAC} and t_{AA} specify when the valid data will be present at the output. The valid data remains at the output until $\overline{\text{CAS}}$ returns high. This is true even if a new $\overline{\text{RAS}}$ cycle occurs (as in hidden refresh). Each of the KM424C256 operating cycles is listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

Refresh

The data in the KM424C256 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8 ms. Any operation cycle performed in the RAM port refreshes the 2048 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 512 row addresses, (A₀-A₈).

CAS-before-RAS Refresh: The KM424C256 has CAS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set up time (t_{CSR}) before RAS goes low, the on-chip refresh circuitry is enabled. An inter-

nal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM424C256 hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM424C256 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.

Transfer Operation

The KM424C256 features bi-directional transfer capability from RAM to SAM and from SAM to RAM. A transfer consists of loading 512 words by 4-bits of data from one port into the other. During a data transfer cycle, RAM port and SAM port can't operate independently. Data transfer cycle includes are following operations.

- Data is transferred between RAM memory cell on the specified row address and SAM data register (except pseudo write transfer).
- ii) Direction of data transfer is defined.
- iii) Serial read or serial write is selected.
- iv) SAM start address (the address to be accessed first after the termination of transfer cycle in the SAM data register) is specified.

There are three types of transfer operations: read transfer, write transfer and pseudo-write transfer. As shown in table 3, the type of transfer operation is determined by CAS, DT/OE, WB/WE and SE at the falling edge of RAS.

Table 3. Truth Table for Transfer Operation

RAS	CAS	DT/OE	WB/WE	SE	FUNCTION	TRANSFER DIRECTION
	н	L	Н	*	Read transfer cycle	RAM→SAM
\	Н	L	L	L	Write transfer cycle	SAM→RAM
	Н	_ L	L	Н	Pseudo write transfer cycle	




Read-Transfer Cycle

A read-transfer consists of loading a selected row of data from the RAM array into the SAM register. A read-transfer is accomplished by holding \overline{CAS} high, $\overline{DT}/\overline{OE}$ low and $\overline{WB}/\overline{WE}$ high at the falling edge of \overline{RAS} . The row address selected at the falling edge of \overline{RAS} determines the RAM row to be transferred into the SAM.

The actual data transfer is completed at the rising edge of $\overline{\text{DT/OE}}$. When the transfer is completed, the SDQ lines

are set into the output mode. In a read/real-time read-transfer cycle, the transfer of a new row of data is completed at the rising edge of $\overline{\text{DT}}/\overline{\text{DE}}$ and becomes valid on the SDQ lines after the specified access time t_{SCA} from the rising edge of the subsequent sceral clock(SC) cycle. The start address of the serial pointer of the SAM is determined by the column address selected at the falling edge of $\overline{\text{CAS}}$.

Figure 2: BLOCK diagram of RAM and SAM PORT during read transfer



Write Transfer Cycle

A write transfer cycle consists of loading the content of the SAM data register into a selected row of RAM array. A write transfer is accomplished by CAS high, DT/OE low, WB/WE low and SE low at the falling edge of RAS. The row address selected at the falling edge of RAS determines the RAM row address into which the data will be transfered. The column address selected at the falling edge of CAS determines the start address of the serial pointer of the SAM. After the write transfer is completed, the SDQ lines are in the input mode so that serial data synchronized with SC can be loaded. When two consecutive write transfer operations are performed, there is a delay in availability between the last bit of the previous row and the first bit of the new row. Consequently the SC clock must be held at a constant V_{II} or V_{IH} after the SC precharge time t_{SCP} has been satisfied. A rising edge of the SC clock must not occur until after a specified delay t_{RSD} from the falling edge of RAS.

Pseudo Write Transfer Cycle

The pseudo write transfer cycle switches SDQ lines from serial read mode to serial write mode. It doesn't perform data transfer. A pseudo write transfer is ac-

complished by holding $\overline{\text{CAS}}$ high, $\overline{\text{DT}/\text{OE}}$ low, $\overline{\text{WB}/\text{WE}}$ low and $\overline{\text{SE}}$ high at the falling edge of $\overline{\text{RAS}}$. The pseudo write transfer cycle must be performed after a read transfer cycle if the subsequent operation is a write transfer cycle. There is a timing delay associated with the switching of the SDQ lines from serial output mode to serial input mode. During this period, the SC clock must be held at a constant V_{IL} or V_{IH} after the t_{SC} precharge time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay t_{BSD} from the falling edge of $\overline{\text{RAS}}$.

SAM Port Operation

The KM424C256 is provided with a 512 word by 4 bit serial access memory (SAM). High speed read and write operation may be performed through the SAM port independent of the RAM port operations, except during transfer operation. The preceding transfer operation determines the direction of data flow through the SAM registers. Data may be read out of the SAM port after a read transfer cycle (RAM→SAM) has been performed. Data can be shifted out of the SAM port starting at any of the 512 bit locations. This tap location cor-



responds to the column address selected at the falling edge of CAS during the read transfer cycle. The SAM register is configured as a circular data register. The data

is shifted out sequentially starting from the selected tap location to the most significant bit and then wraps around to the least significant bit.



Tap location started by column address of read-transfer cycle.

Subsequent real time read transfer may be performed on the fly as many times as desired within the refresh constraint of the RAM memory array. A pseudo write transfer cycle must be performed in order to write data into the SAM port. This cycle switches the SAM port operation from output mode to input mode. Data is not

transferred during a pseudo write transfer cycle. A write transfer cycle (SAM→RAM) may then be performed. The data in the SAM register is loaded into the RAM row selected by the row address at the falling edge of RAS. The start address of SAM registers is determined by the column address selected at the falling edge of CAS.

Table 4. Truth Table for SAM Operation

Preceding Transfer Cycle	SAM port operation	DT/OE (at the falling edge of RAS)	sc	SE	Function
read-	serial			L	serial read enable
transfer	output mode	L*		Н	serial read disable
write- serial transfer input mode			Л	L	serial write enable

*When simultaneous operation is being performed on the RAM port and the SAM port, $\overline{\text{DT/OE}}$ must be held high at the falling edge of $\overline{\text{RAS}}$ so as to prevent a false transfer cycle.

Serial Clock (SC)

All operations of the SAM port are synchronized with the serial clock SC. Data is shifted in or out of the SAM registers at the rising edge of SC. In a serial read, the output data becomes valid on the SDQ pins after the maximum specified serial access time t_{SCA} from the rising edge of SC. The serial clock SC also increments the 9 bit serial pointer which is used to select the SAM address. The pointer address is incremented in a wrap around mode to select sequential locations after the starting location which is determined by the column address in the read transfer cycle. When the pointer reaches the most significant address location (decimal 511), the next SC clock will be placed at the least significant address location (decimal 0).

Serial Enable (SE)

The SE input is used to enable serial access operation. In a serial read cycle, \overline{SE} is used as an output control.

When \overline{SE} is high, serial access is disabled, however, the serial address pointer location is still incremented when SC is clocked even when \overline{SE} is high.

Serial Input/Output (SDQ0-SDQ3)


Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent transfer cycle. When a read transfer cycle is performed, the SAM port is in the output mode. When a pseudo write is performed, the SAM port operation is switched from output mode to input mode. During subsequent write transfer cycle, the SAM port remains in the input mode.

Power-up

If $\overline{RAS} = V_{IL}$ during power-up, the KM424C256 could possibly begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that \overline{RAS} and \overline{CAS} track with V_{CC} during power-up or be held at a valid V_{IH} in order to minimize the power-up current.


An initial pause of 200 μ sec is required after power-up followed by 8 initialization cycles before proper device operation is assured.








TIMING DIAGRAMS (Continued) WRITE CYCLE (OE CONTROLLED WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE






TIMING DIAGRAMS (Continued) FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE






TIMING DIAGRAMS (Continued) FAST PAGE MODE READ-MODIFY-WRITE CYCLE




RAS ONLY REFRESH CYCLE






TIMING DIAGRAMS (Continued) CAS-BEFORE-RAS REFRESH CYCLE




HIDDEN REFRESH CYCLE





TIMING DIAGRAMS (Continued)


READ TRANSFER CYCLE




- *1. When the previous data transfer cycle is a write or pseudo transfer cycle, it is defined as Read Transfer Cycle (1).
- *2. When the previous data transfer cycle is a read transfer cycle, it is defined as Read Transfer Cycle (2).




TIMING DIAGRAMS (Continued) REAL TIME READ TRANSFER CYCLE



TIMING DIAGRAMS (Continued) WRITE TRANSFER CYCLE




TIMING DIAGRAMS (Continued) PSEUDO WRITE TRANSFER CYCLE






TIMING DIAGRAMS (Continued) SERIAL READ CYCLE (SE CONTROLLED OUTPUTS)




SERIAL READ CYCLE (SE = VIL)






TIMING DIAGRAMS (Continued)

SERIAL WRITE CYCLE (SE = VIL)




DON'T CARE

SERIAL WRITE CYCLE (SE Controlled Inputs)






PACKAGE DIMENSIONS 28 PIN PLASTIC SOJ



28-PIN PLASTIC ZIP



256KX4 Bit CMOS Video RAM

FEATURES

- Dual port Architecture 256K × 4 bits RAM port 512 × 4 bits SAM port
- Performance

Speed Parameter Speed	-6	-8	- 10
RAM access time (t _{RAC})	60ns	80ns	100ns
RAM access time (t _{CAC})	20ns	20ns	25ns
RAM cycle time (t _{RC})	125ns	150ns	180ns
RAM page mode cycle (t _{PC})	45ns	50ns	60ns
SAM access time (t _{SCA})	20ns	20ns	25ns
SAM cycle time (t _{SCC})	25ns	25ns	30ns
RAM active current	90mA	80mA	70mA
SAM active current	50mA	40mA	40mA

- Fast Page Mode
- RAM Read, Write, Read-Modify-Write
- Serial Read and Serial Write
- Read, Real Time Read and Split Read Transfer (RAM→SAM)
- Write, Split Write Transfer with Masking operation (New Mask)
- Block Write, Flash Write and Write per bit with Masking operation (New Mask)
- CAS-before-RAS, RAS-only and Hidden Refresh
- Common Data I/O Using three state RAM Output Control
- All Inputs and Outputs TTL and CMOS Compatible
- Refresh: 512 Cycle/8ms
- Single +5V±10% Supply Voltage
- Plastic 28-PIN 400 mil SOJ and ZIP 44(40)-PIN 400 mil TSOP II

GENERAL DESCRIPTION

The Samsung KM424C257 is a CMOS 256K×4 bit Dual Port DRAM. It consists of a 256K×4 dynamic random access memory (RAM) port and 512×4 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 bit rows of 2048 bits. It operates like a conventional 256K×4 CMOS DRAM. The RAM port has a write per bit mask capability.

The SAM port consists of four 512 bit high speed shift registers that are connected to the RAM array through a 2048 bit data transfer gate. The SAM port has serial read and write capabilities.

Data may be internally transferred bi-directionally between the RAM and SAM ports using read or write transfers.


Refresh is accomplished by familiar DRAM refresh modes. The KM424C257 supports RAS-only, Hidden, and CAS-before-RAS refresh for the RAM port. The SAM port does not require refresh.

All Inputs and I/O's are TTL and CMOS level compartible. All address lines and Data Inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.


Pin Name	Pin Function		
SC	Serial Clock		
SDQ ₀ -SDQ ₃	Serial Data Input/Output		
DT/OE	Data Transfer/Output Enable		
WB/WE	Write Per Bit/Write Enable		
RAS	Row Address Strobe		
CAS	Column Address Strobe		
$W_0/DQ_0-W_3/DQ_3$	Data Write Mask/Input/Output		
SE	Serial Enable		
A ₀ -A ₈	Address Inputs		
Vcc	Power (+5V)		
V _{SS}	Ground		
N.C.	No Connection		
DSF	Special Function Control		
QSF	Special Flag Output		
	· · · · · · · · · · · · · · · · · · ·		




PIN CONFIGURATION (Top Views)



28 Pin 400 mil TSOP II



FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on V _{CC} Supply Relative to V _{SS}	Vcc	-1 to +7.0	٧
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	PD	1	W
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A=0 to 70°C)

Item	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	ViH	2.4	_	6.5	٧
Input Low Voltage	V _{IL}	-1.0	_	0.8	٧

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

	Parameter (Ra	m Bort)	Som nort	Cumbal	K	M424C2	57	Unit
	rafailleter (Nai	iii Port)	Sam port	Symbol	-6	- 8	- 10	Unit
	Operating Current* (RAS and CAS Cycling @t _{RC} = min.)		Standby	I _{CC1}	90	80	70	mA
(RAS and			Active	I _{CC1} A	140	120	110	mA
Standby	RAS, CAS, DT/OE	SE = V _{IH} SC = V _{IL}	Standby	I _{CC2}	5	5	5	mA
Current	DSF, WB/WE = V _{IH}	$\overline{SE} = V_{1L} SC = Cycling$	Active	I _{CC2} A	50	40	40	mA
RAS Only	Refresh Current*		Standby	I _{CC3}	90	80	70	mA
(CAS = VIH	, RAS Cycling @t _{RC}	= min.)	Active	I _{CC3} A	140	120	110	mA
	Mode Current*		Standby	I _{CC4}	70	60	50	mA
(RAS = V _{IL}	, CAS Cycling @t _{PC} :	= min.)	Active	I _{CC4} A	120	100	90	mA
	re-RAS Refresh Curr		Standby	I _{CC5}	90	80	70	mA
(RAS and	CAS Cycling @t _{RC} =	min.)	Active	I _{CC5} A	140	120	110	mA
Data Tran	sfer Current*		Standby	I _{CC6}	120	110	100	mA
(RAS and	CAS Cycling @t _{RC} =	min.)	Active	I _{CC6} A	170	150	140	mA
Flash Wri	te Cycle		Standby	I _{CC7}	90	80	70	mA
(RAS and	CAS Cycling @t _{RC} =	min.)	Active	I _{CC7} A	140	120	110	mA
Block Wri	Block Write Cycle		Standby	I _{CC8}	100	90	80	mA
(RAS and	CAS Cycling @t _{RC} =	min.)	Active	I _{CC8} A	150	130	120	mA
	ister Load or Read (Standby	I _{CC9}	90	80	70	mA
(RAS and	CAS Cycling @t _{RC} =	min.)	Active	I _{CC9} A	140	120	110	mA

^{*}NOTE: Real values are dependent on output loading and cycle rates. Specified values are obtained with the output open, Icc is specified as average current.



INPUT/OUTPUT CURRENT (Recommended operating conditions unless otherwise noted.)

Item	Symbol	Min	Max	Unit
Input Leakage Current (Any Input 0≤V _{IN} ≤6.5V, all other pins not under test=0 volts.)	lıL	-10	10	μА
Output Leakage Current (Data out is disabled, 0V≤V _{OUT} ≤5.5V)	loL	-10	10	μΑ
Output High Voltage Level (RAM I _{OH} =-5mA, SAM I _{OH} =-2mA)	Voh	2.4	_	V
Output Low Voltage Level (RAM I _{OL} =4.2mA, SAM I _{OL} =2mA)	V _{OL}		0.4	V

CAPACITANCE (t_A=25°C)

ltem	Symbol	Min	Max	Unit
Input Capacitance (A ₀ -A ₈)	C _{IN1}	_	6	pF
Input Capacitance (RAS, CAS, WB/WE, DT/OE, SE, SC, DSF)	C _{IN2}	_	7	pF
Input/Output Capacitance (W ₀ /DQ ₀ -W ₃ /DQ ₃)	C _{DQ}		7	pF
Input/Output Capacitance (SDQ ₀ -SDQ ₃)	C _{SDQ}	_	7	pF
Output Capacitance (QSF)	C _{QSF}	_	7	pF

AC CHARACTERISTICS (0°C≤TA≤70°C, V_{CC}=5.0V±10%, See notes 1,2)

	Symbol KM		24C257-6	KM4	KM424C257-8 KM424C257-10		Unit	Natas	
Parameter			Max	Min Max		Min Max		Unit	Notes
Random read or write cycle time	t _{RC}	125		150		180		ns	
Read-modify-write cycle time	t _{RWC}	175		205		245		ns	
Fast page mode cycle time	t _{PC}	45		50		60		ns	
Fast page mode read-modify-write	t _{PRWC}	100		105		125		ns	
Access time from RAS	t _{RAC}		60		80		100	ns	3,4
Access time from CAS	t _{CAC}		20		20		25	ns	4
Access time from column address	tAA		35		40		50	ns	3,11
Access time from CAS precharge	t _{CPA}		40		45		55	ns	3
CAS to output in Low-Z	t _{CLZ}	5		5		5		ns	3
Output buffer turn-off delay	t _{OFF}	0	25	0	25	0	30	ns	7
Transition time (rise and fall)	t _T	3	50	3	50	3	50	ns	2
RAS precharge time	t _{RP}	55		60		70		ns	,
RAS pulse width	t _{RAS}	60	10,000	80	10,000	100	10,000	ns	
RAS pulse width (fast page mode)	t _{RASP}	60	100,000	80	100,000	100	100,000	ns	
RAS hold time	t _{RSH}	20		20		25		ns	
CAS hold time	t _{CSH}	60		80		100		ns	
CAS pulse width	t _{CAS}	20		20		25		ns	
RAS to CAS delay time	t _{RCD}	20	40	25	60	25	75	ns	5,6
RAS to column address delay time	t _{RAD}	15	25	20	40	20	50	ns	11



AC CHARACTERISTICS (Continued)

P	0	KM4	24C257-6	KM4	24C257-8	KM42	4C257-10	Unit	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS to RAS precharge time	t _{CRP}	5		5		5		ns	
CAS precharge time	t _{CPN}	10		10		15		ns	
CAS precharge time (fast page mode)	t _{CP}	10		10		15		ns	
Row address set-up time	t _{ASR}	0		0		0		ns	
Row address hold time	t _{RAH}	10		15		15		ns	
Column address set-up time	t _{ASC}	0	-	0		0		ns	
Column address hold time	t _{CAH}	15		15		20		ns	
Column address hold referenced to RAS	t _{AR}	45		60		75		ns	
Column address to RAS lead time	t _{RAL}	35		40		50		ns	
Read command set-up time	t _{RCS}	0		0		0	-	ns	
Read command hold referenced to CAS	t _{RCH}	0		0		0		ns	9
Read command hold referenced to RAS	t _{BBH}	0		.0		0		ns	9
Write command hold time	t _{wch}	15		15		20		ns	
Write command hold referenced to RAS	twcR	45		60		75		ns	
Write command pulse width	twe	15		15		20		ns	
Write command to RAS lead time	t _{RWL}	15		20		25		ns	
Write command to CAS lead time	t _{CWL}	15		20		25		ns	
Data set-up time	t _{DS}	0		0		0		ns	10
Data hold time	t _{DH}	15		15		20		ns	10
Data hold referenced to RAS	t _{DHR}	45		60		75		ns	
Write command set-up time	twcs	0		0		0		ns	8
CAS to WE delay	t _{CWD}	50		50		60		ns	8
RAS to WE delay	t _{RWD}	90		110		135		ns	8
Column address to WE delay time	t _{AWD}	65		70		85		ns	8
CAS setup time (C-B-R refresh)	t _{CSR}	10		10		10		ns	
CAS hold time (C-B-R refresh)	t _{CHR}	15		15		20	, , , , , , , , , , , , , , , , , , ,	ns	
RAS precharge to CAS hold time	t _{RPC}	10		10		10		ns	
RAS hold time referenced to OE	t _{BOH}	20		20		20		ns	
Access time from output enable	t _{OEA}		20		20		25	ns	
Output enable to data input delay	t _{OED}	15		15		20		ns	
Output buffer turnoff delay from OE	t _{OEZ}	0	20	0	20	0	25	ns	7
Output enable command hold time	t _{OEH}	20		20		25		ns	
Data to CAS delay	t _{DZC}	0		0		0		ns	
Data to output enable delay	t _{DZO}	0		0		0		ns	
Refresh period (512 cycles)	t _{REF}		8		8		. 8	ms	
WB set-up time	twsR	0		0		0		ns	
WB hold time	tewn	10		15		15		ns	



AC CHARACTERISTICS (Continued)

		KM42	24C257-6	KM4	24C257-8	KM42	4C257-10		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
DSF set-up time referenced to RAS (I)	t _{FSR}	0		0		0		ns	
DSF hold time referenced to RAS (I)	t _{FHR}	45		60		75		ns	
DSF hold time referenced to RAS (II)	t _{RFH}	10		15		15		ns	
DSF set-up time referenced to CAS	t _{FSC}	0		0		0		ns	
DSF hold time referenced to CAS	t _{CFH}	15		15		20		ns	
Write per bit mask data set-up	t _{MS}	0		0		0	San	ns	
Write per bit mask data hold	t _{MH}	10		15		15		ns	
DT high set-up time	t _{THS}	0		0		0		ns	
DT high hold time	t _{THH}	10		15		15		ns	
DT low set-up time	t _{TLS}	0	***************************************	0		0		ns	
DT low hold time	t _{TLH}	10		15		15		ns	
DT low hold ref to RAS (real time read transfer)	t _{RTH}	50		65		80		ns	
DT low hold ref to CAS (real time read transfer)	t _{стн}	25		25		30		ns	
DT low hold ref to Col. Address (real time read transfer)	t _{ATH}	30		30		35		ns	
SE set-up referenced to RAS	t _{ESR}	0		0		0		ns	
SE hold time referenced to RAS	t _{REH}	10		15		15		ns	
DT to RAS precharge time	t _{TRP}	50		60		70	N	ns	
DT precharge time	t _{TP}	20		25		30		ns	
RAS to first SC delay (read transfer)	t _{RSD}	60		80		100		ns	
CAS to first SC delay (read transfer)	t _{CSD}	35		40		50		ns	
Col. Addr. to first SC delay (read transfer)	t _{ASD}	40		45		55		ns	
Last SC to DT lead time	t _{TSL}	5		5		5		ns	-
DT to first SC delay (read transfer)	t _{TSD}	15		15		15		ns	
Last SC to RAS set-up (serial input)	t _{SRS}	30		30		30		ns	
RAS to first SC delay time (serial input)	t _{SRD}	25		25		25		ns	
RAS to serial input delay	t _{SDD}	50		50		50		ns	
Serial out buffer turn-off delay from RAS (pseudo write transfer)	t _{SDZ}	10	50	10	50	10	50	ns	7
Serial input to first SC delay	t _{szs}	0		0		0		ns	
SC cycle time	t _{scc}	25		25		30		ns	
SC pulse width (SC high time)	tsc	7		7		10		ns	
SC precharge (SC low time) t		7		- 7		10		ns	-
Access time from SC	t _{SCA}		20		20		25	ns	4
Serial output hold time from SC	t _{soh}	5		5		5		ns	
Serial input sett-up time	t _{SDS}	0		0		0		ns	
Serial input hold time	t _{SDH}	15		15		20		ns	



AC CHARACTERISTICS (Co


D		KM424C257-6 KM424C257-8 KM424C257-1				4C257-10		Natas	
Parameter	Symbol		Max	Min	Max	Min	Max	Unit	Notes
Access time from SE	t _{SEA}		20		20		25	ns	4
SE pulse width	t _{SE}	25		25		25		ns	
SE precharge time	t _{SEP}	25		25		25		ns	
Serial out buffer turn-off from SE	t _{SEZ}	0	20	0	20	0	20	ns	7
Serial input to SE delay time	t _{SZE}	0		0		0		ns	
Serial write enable set-up time	tsws	5		5		5		ns	
Serial write enable hold time	tswH	15		15	,	15		ns	
Serial write disable set-up time	tswis	5		5		5		ns	
Serial write disable hold time	tswiii	15		15		15		ns	
Split transfer set-up time	t _{STS}	25		30		30		ns	
Split transfer hold time	t _{stH}	25		30		30		ns	
SC-QSF delay time	t _{SQD}		25		25		25	ns	
DT-QSF delay time	t _{TQD}		25		25		25	ns	
CAS-QSF delay time	t _{CQD}		35		40		50	ns	
RAS-QSF delay time	t _{RQD}		60		80		100	ns	

NOTES

- V_{IH(min)} and V_{IL(max)} are reference levels for measuring timing of input signals. Transition times are measured between V_{IH(min)} and V_{IL(max)}, and are assumed to be 5ns for all inputs.
- RAM port outputs are measured with a load equivalent to 2 TTL loads and 100pF.
- SAM port outputs are measured with a load equivalent to 2 TTL loads and 50pF. Dout comparator level: V_{OH}/V_{OL}=2.0/0.8V.
- Operation within the t_{RCD}(max) limit insures that t_{RAC}(max) can be met. t_{RCD}(max) is specified as a reference point only: If t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled exclusively by t_{CAC}.
- 6. Assumes that t_{RCD}≥t_{RCD(max)}.
- The parameters, t_{OFF(max)}, t_{OEZ(max)}, t_{SDZ(max)} and t_{SEZ(max)}, define the time at which the output


- achieves the open circuit condition and is not referenced to V_{OH} or V_{OI} .
- 8. twcs, t_{RWD}, t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs>twcs(min) the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If tcwD>tcwD(min) and tRWD>tRWD(min) and tAWD>tAWD(min), then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the WE leading edge in read-write cycles.
- 11. Operation within the t_{RAD(max)} limit insures that t_{RCD(max)} can be met. t_{RAD(max)} is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD(max)} limit, then access time is controlled by t_{AA}.








TIMING DIAGRAMS (Continued) WRITE CYCLE (OE CONTROLLED WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE






TIMING DIAGRAMS (Continued) PAGE MODE READ CYCLE








TIMING DIAGRAMS (Continued) PAGE MODE WRITE CYCLE (EARLY WRITE)








TIMING DIAGRAMS (Continued) PAGE MODE READ-MODIFY-WRITY CYCLE






RAS ONLY REFRESH CYCLE




CAS BEFORE RAS REFRESH






TIMING DIAGRAMS (Continued) CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE RAS - t_{CPT} CAS tASC COLUMN ADDRESS t_{RRH} t_{RCH} READ CYCLE t_{RCS} WB/WE t_{OEA} DT/OE toez W0/DQ0~ VALID DATA-OUT OPEN W3/DQ3 Vol _ WRITE CYCLE twsn tewn, twcs WB/WE DT/OE tMS W0/DQ0~ VALID DATA-IN W3/DQ3 **READ-MODIFY-WRITE CYCLE** twse |tewh t_{RCS} WB/WE WPB tcac t_{OEA} VIH -DT/OE tCAC t_{OEZ} V_{IH} — W0/DQ0~, VALID W3/DQ3 DATA-IN tмн VALID DATA-OUT VALID DSF = DON'T CARE DON'T CARE








TIMING DIAGRAMS (Continued) READ COLOR REGISTER CYCLE




FLASH WRITE CYCLE



Flash write Enable

ı

BLOCK WRITE CYCLE






*	1 WB/WE	*2 W ₀ /DQ ₀ -W ₃ /DQ ₃	CYCLE
	0	WM1 Data	Masked Block Write
	1	Don't Care	Block Write (Non Mask)

WM1 Data: 0: Write Disable 1: Write Enable

COLUMN SELECT DATA



PAGE MODE BLOCK WRITE CYCLE






*1 WB/WE	*2 W ₀ /DQ ₀ -W ₃ /DQ ₃	CYCLE
0	WM1 Data	Masked Block Write
1	Don't Care	Block Write (Non Mask)


WM1 Data: 0: Write Disable 1: Write Enable

COLUMN SELECT DATA


TIMING DIAGRAMS (Continued) READ TRANSFER CYCLE




REAL TIME READ TRANSFER CYCLE




SPLIT READ TRANSFER CYCLE
















SPLIT WRITE TRANSFER CYCLE



SERIAL READ CYCLE (SE = VIL)




SERIAL READ CYCLE (SE Controlled Outputs)






SERIAL WRITE CYCLE (SE Controlled Inputs)



SERIAL WRITE CYCLE (SE = VIL)



Note: SE=VIL





DEVICE OPERATIONS

The KM424C257 contains 1,048,576 memory locations. Eighteen address bits are required to address a particular 4-bit word in the memory array. Since the KM424C257 has only 0 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe (\overline{RAS}), the column address strobe (\overline{CAS}) and the valid row and column address inputs.

Operation of the KM424C257 begins by strobing in a valid row address with $\overline{\text{RAS}}$ while $\overline{\text{CAS}}$ remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by $\overline{\text{CAS}}$. This is the beginning of any KM424C257 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ have returned to the high state. Another cycle can be initiated after $\overline{\text{RAS}}$ remains high long enough to satisfy the $\overline{\text{RAS}}$ precharge time ($\overline{\text{Rap}}$) requirement.

RAS and CAS Timing

The minimum RAS and CAS pulse widths are specified by t_{RAS}(min) and t_{CAS}(min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CAS pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time, t_{RP}, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM424C257 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining \overline{WB}\overline{WE}\text{ high during a \overline{RAS}\overline{CAS}}\text{ cycle. The access time is normally specified with respect to the falling edge of \overline{RAS}\text{. But the access time also depends on the falling edge of \overline{CAS}\text{ and on the valid column address transition. If \overline{CAS}\text{ goes low}

before $t_{RCD}(max)$ and if the column address is valid before $t_{RAD}(max)$ then the access time to valid data is specified by $t_{RAC}(min)$. However, if \overline{CAS} goes low after $t_{RCD}(max)$ or if the column address becomes valid after $t_{RAD}(max)$, access is specified by t_{CAC} or t_{AA} .

The KM424C257 has common data I/O pins. The $\overline{DT}/\overline{OE}$ has been provided so the output buffer can be precisely controlled. For data to appear at the outputs, $\overline{DT}/\overline{OE}$ must be low for the period of time defined by t_{OEA} .

Write

The KM424C257 can perform early write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between \overline{WB/WE}, \overline{DT/OE} and \overline{CAS}. In any type of write cycle, Data-in must be valid at or before the falling edge of \overline{WB/WE}, whichever is later.

Fast Page Mode

Fast page mode provides high speed read, write or read-modify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while \overline{RAS} is kept low to maintain the row address, \overline{CAS} is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

Write-Per-Bit

The write-per-bit function selectively controls the internal write-enable circuits of the RAM port. When $\overline{WB}/\overline{WE}$ is held 'low' at the falling edge of \overline{RAS} , during a random access operation, the write-mask is enabled. At the same time, the mask data on the Wi/DQi pins is latched onto the write-mask register (WM1). When a '0' is sensed on any of the Wi/DQi pins, their corresponding write circuits are disabled and new data will not be written.

When a '1' is sensed on any of the Wi/DQi pins, their corresponding write circuits will remain enabled so that new data is written. The write mask data is valid for only one cycle the truth table of the write-per-bit function are shown in Table 2.

Table 2. Truth table for write-per-bit function

RAS	CAS	DT/OE	WB/WE	Wi/DQi	FUNCTION
	Н	Н	Н	*	WRITE ENABLE
	н	н		1	WRITE ENABLE
		11	_	0	WRITE MASK



DEVICE OPERATIONS (Continued) Block Write

A block write cycle is performed by holding \overline{CAS} , $\overline{DT}/\overline{OE}$ "high" and DSF "Low" at the falling edge of \overline{RAS} and by holding DSF "high" at the falling edge of \overline{CAS} . The state of the $\overline{WB}/\overline{WE}$ at the falling edge of \overline{RAS} determines whether or not the I/O data mask is enabled as write per bit function. At the falling edge of \overline{CAS} , the starting column address pointer and column mask data must be provided. During a block write cycle, the 2 least significant column address (A0 and A1) are internally controlled and only the seven most significant column address (A2-A8) are latched at the falling edge of \overline{CAS} .

Flash Write

Flash write is mainly used for fast clear operations in frame buffer applications. A flash write cycle is performed by holding \overline{CAS} "high", $\overline{WB/WE}$ "Low" and DSF "high" at the falling edge of \overline{RAS} . The mask data must also be provided on the Wi/DQi lines at the falling edge of \overline{RAS} in order to enable the flash write operation for selected I/O blocks.

Data Output

The KM424C257 has a three state output buffers which are controlled by $\overline{\text{CAS}}$ and $\overline{\text{DT}}/\overline{\text{OE}}$. When either $\overline{\text{CAS}}$ or $\overline{\text{DT}}/\overline{\text{OE}}$ is high (V_{IH}) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by t_{CLZ} after the falling edge of $\overline{\text{CAS}}$. Invalid data may be present at the output during the time after t_{CLZ} and before the valid data appears at the output. The timing parameters t_{CAC}, t_{RAC} and t_{AA} specify when the valid data will be present at the output. The valid data remains at the output until $\overline{\text{CAS}}$ returns high. This is true even if a new $\overline{\text{RAS}}$ cycle occurs (as in hiden refresh). Each of the KM424C257 operating cycles is listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modity-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write. Read Color Register.

Refresh

The data in the KM424C257 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8 ms. Any operation cycle performed in the RAM port refreshes the 2048 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are

several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 512 row address, (A₀-A₈).

CAS-before-RAS Refresh: The KM424C257 has CAS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set up time (t_{SCR}) before RAS goes low the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM424C257 hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM424C257 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only refresh or CAS-before-RAS refresh is the preferred method.

Transfer Operation

- Normal Write/Read Transfer (SAM→RAM/RAM→ SAM)
- Pseudo Write Transfer (Switches serial port from serial Read to serial Write. No actual data transfer takes place between the RAM and the SAM.).
- Real Time Read Transfer (On the fly Read Transfer operation).
- Split Write/Read Transfer (Divides the SAM into a high and a low half. Only one half is transferred from/to the SAM while the other half is write to/read from the SDQ pins.).

Read-Transfer Cycle

A read-transfer consists of loading a selected row of data from the RAM array into the SAM register. A read-transfer is accomplished by holding \overline{CAS} high, $\overline{DT}/\overline{OE}$ low and $\overline{WB}/\overline{WE}$ high at the falling edge of \overline{RAS} . The row address



DEVICE OPERATIONS (Continued)

selected at the falling edge of RAS determines the RAM row to be trasferred into the SAM.

The actual data transfer completed at the rising edge of

data transfer. A psuedo write transfer is accomplished by holding \overline{CAS} high, $\overline{DT}/\overline{OE}$ low, $\overline{WB}/\overline{WE}$ low and \overline{SE} high at the falling edge of \overline{RAS} . The pseudo write transfer cycle must be performed after a read transfer cycle if

Table 3. Truth table for Transfer operation

	RAS	Falling Ed	ge		Function	Transfer	Transfer	Sam port
CAS	DT/OE	WB/WE	SE	DSF	Function	Direction	Data Bits	Mode
Н	L	Н	*	. L	Read Transfer	RAM→SAM	512×4	Input→Output
Н	L	L	L	L	Masked Write Transfer	SAM→RAM	512×4	Output→Input
Н	L	L	Н	L	Pseudo Write Transfer	_	_	Output→Input
Н	L	Н	*	Н	Split Read Transfer	RAM→SAM	256×4	Not Changed
Н	L	L	*	Н	Split Write Transfer	SAM→RAM	256×4	Not Changed

^{*:} Don't Care

DT/OE. When the transfer is completed, the SDQ lines are set into the otuput mode. In a read/real-time read-transfer cycle, the transfer of a new row of data is completed at the rising edge of DT/OE and becomes valid on the SDQ lines after the specified access time tack from the rising edge of the subsequent serial clock (SC) cycle. The start address of the serial pointer of the SAM is determined by the column address selected at the falling edge of CAS.

Write Transfer Cycle

A write transfer cycle consists of loading the content of the SAM data register into a selected row of RAM array. A write transfer is accomplished by CAS high, DT/OE low, WB/WE low and SE low at the falling edge of RAS. The row address selected at the falling edge of RAS determines the RAM row address into which the data will be transfered. The column address selected at the falling edge of CAS determines the start address of the serial pointer of the SAM. After the write transfer is completed. the SDQ lines are in the input mode so that serial data synchronized with SC can be loaded. When two consecutive write transfer operations are performed, there is a delay in availability between the last bit of the previous row and the first bit of the new row. Consequently the SC clock must be held at a constant VIL or VIH after the SC precharge time t_{SCP} has seen satisfied, a rising edge of the SC clock until after a specified delay t_{RSD} from the falling edge of RAS.

Pseudo Write Transfer Cycle

The pseudo write transfer cycle switches SDQ lines from serial read mode to serial write mode. It doesn't perform

the subsequent operation is a write transfer cycle. There is a timing delay associated with the switching of the SDQ lines from serial output mode to serial input mode. During this period, the SC clock must be held at a constant V_{IL} or V_{IH} after the t_{SC} precharge time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay t_{RSD} from the falling edge of \overline{RAS} .

Special Function Input (DSF)

In read transfer mode, holding DSF high on the falling edge of RAS selects the split register mode read transfer operation. This mode divides the serial data register into a high order half and a low order half; one active, and one inactive. When the cycle is initiated, a transfer occurs between the memory array and either the high half or the low half register, depending on the state of most significant column address bit (A8) that is strobed in on the falling edge of CAS. If A8 is high, the transfer is to the high half of the register. If A8 is low, the transfer is to the low half of the register. Use of the split register mode read transfer feature allows on-the-fly read transfer operation without synchronizing DT/OE to the serial clock. The transfer can be to either the active half or the inactive half register. If the transfer is to the active register, with an uninterrupted serial data stream, then the timings t_{TSL} and t_{TSD} must be met.

In write tranfer mode, holding DSF high on the falling edge of RAS permits use of a Split Register mode of transfer write. This mode allows SE to be high on the falling edge of RAS without performing a pseudo write transfer, with the serial port disabled during the entire transfer write cycle



DEVICE OPERATIONS (Continued)

Split Register Active Status Output (QSF)

QSF indicates which half of the serial register in the SAM is being accessed. If QSF is low, then the serial address pointer is accessing the low (least significant) 256 bits of the SAM. If QSF is high, then the pointer is accessing the higher (most significant) 256 bits of the SAM.

Serial Clock (SC)

All operations of the SAM port are synchronized with the serial clock SC. Data is shifted in or out of the SAM registers at the rising edge of SC. In a serial read, the output data becomes valid on the SDQ pins after the maximum specified serial access time t_{SCA} from the rising edge of SC. The serial clock SC also increments the 9 bit serial pointer which is used to select the SAM address. The pointer address is incremented in a wrap around mode to select sequential locations after the starting location which is determined by the column address in the read transfer cycle.


Serial Input/Output (SDQ₀-SDQ₃)

Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent transfer cycle. When a read transfer cycle is performed, the SAM port is in the output mode. When a pseudo write is performed, the SAM port operation is switched from output mode to input mode. During subsequent write transfer cycle, the SAM port remains in the input mode.

Power-up

An initial pause of 200 µsec is required after power-up followed by 8 initialization cycles before proper device operation is assured.

Table 4. SPLIT REGISTER MODE




Active SAM	QSF Level
LOWER SAM	LOW
UPPER SAM	HIGH




PACKAGE DIMENSIONS

28-PIN PLASTIC SOJ

Units Inches (millimeters)




28-PIN PLASTIC ZIP



PACKAGE DIMENSIONS

28-PIN PLASTIC TSOP-II (Forward Type)

Units: Inches (millimeters)



128K×8 Bit CMOS Video RAM FEATURES

- Dual port Architecture 128K × 8 bits RAM port 256 × 8 bits SAM port
- Performance

Speed Parameter	-6	-8	- 10
RAM access time (t _{RAC})	60ns	80ns	100ns
RAM access time (t _{CAC})	20ns	20ns	25ns
RAM cycle time (t _{RC})	125ns	150ns	180ns
RAM page mode cycle (t _{PC})	45ns	50ns	60ns
SAM access time (t _{SCA})	20ns	20ns	25ns
SAM cycle time (t _{scc})	25ns	25ns	30ns
RAM active current	90mA	80mA	70mA
SAM active current	50mA	40mA	40mA

- Fast Page Mode
- RAM Read, Write, Read-Modify-Write
- . Serial Read and Serial Write
- Read, Real Time Read and Split Read Transfer (RAM→SAM)
- Write, Split Write Transfer with Masking operation (New Mask)
- Block Write, Flash Write and Write per bit with Masking operation (New Mask)
- CAS-before-RAS, RAS-only and Hidden Refresh
- Common Data I/O Using three state RAM Output Control
- All Inputs and Outputs TTL and CMOS Compatible
- Refresh: 512 Cycle/8ms
- Single +5V ±10% Supply Voltage
- Plastic 40-PIN 400 mil SOJ and 475 mil ZIP 44(40)-PIN 400 mil TSOP II

GENERAL DESCRIPTION

The Samsung KM428C128 is a CMOS 128K×8 bit Dual Port DRAM. It consists of a 128K×8 dynamic random access memory (RAM) port and 256×8 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 bit rows of 2048 bits. It operates like a conventional 128K×8 CMOS DRAM. The RAM port has a write per bit mask capability.

The SAM port consists of eight 256 bit high speed shift registers that are connected to the RAM array through a 2048 bit data transfer gate. The SAM port has serial read and write capabilities.

Data may be internally transferred bi-directionally between the RAM and SAM ports using read or write transfers.


Refresh is accomplished by familiar DRAM refresh modes. The KM428C128 supports RAS-only, Hidden, and CAS-before-RAS refresh for the RAM port. The SAM port does not require refresh.


All Inputs and I/O's are TTL and CMOS level compartible. All address lines and Data Inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.

Pin Name	Pin Function
SC	Serial Clock
SDQ ₀ -SDQ ₇	Serial Data Input/Output
DT/OE	Data Transfer/Output Enable
WB/WE	Write Per Bit/Write Enable
RAS	Row Address Strobe
CAS	Column Address Strobe
DSF	Special Function Control
$W_0/DQ_0-W_7/DQ_7$	Data Write Mask/Input/Output
SE	Serial Enable
A ₀ -A ₈	Address Inputs
QSF	Special Flag Output
Vcc	Power (+5V)
V _{SS}	Ground
N.C.	No Connection




PIN CONFIGURATION (Top Views)






40/44 Pin 400 mil TSOP II



FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on V _{CC} Supply Relative to V _{SS}	Vcc	-1 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	P _D	1	w
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A=0 to 70°C)

Item	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	٧
Input High Voltage	V _{IH}	2.4	_	6.5	٧
Input Low Voltage	V _{IL}	-1.0	_	0.8	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

December (December 1)				KI	11			
	Parameter (Rar	n Port)	Sam port	Symbol	- 6	- 8	- 10	Unit
Operating Current*		Standby	I _{CC1}	90	80	70	mA	
(RAS and	CAS Cycling @t _{RC} =	min.)	Active	I _{CC1} A	140	120	110	mΑ
Standby	RAS, CAS, DT/OE,	SE = V _{IH} SC = V _{IL}	Standby	I _{CC2}	5	5	5	mA
Current	DSF, WB/WE = VIH	SE = V _{IL} SC = Cycling	Active	ive I _{CC2} A 50 40 40 m Indby I _{CC3} 90 80 70 m Ive I _{CC3} A 140 120 110 m Indby I _{CC4} 70 60 50 m Ive I _{CC4} A 120 100 90 m	mA			
RAS Only	Refresh Current*		Standby	1 _{CC3}	90	80	70	mA
	H, RAS Cycling @tRC:	= min.)	Active	I _{CC3} A	140	120	110	mA
Fast Page	e Mode Current*		Standby	I _{CC4}	70			mA
	, CAS Cycling @t _{PC} =	= min.)	Active	I _{CC4} A	120	100	90	mA
CAS-Befo	re-RAS Refresh Curre	ent*	Standby	I _{CC5}	90	60 50 100 90 80 70 120 110	mA	
(RAS and	CAS Cycling @t _{RC} =	min.)	Active	I _{CC5} A	140	120	110	mA
Data Tran	sfer Current*		Standby	I _{CC6}	120	80 70 120 110 60 50 100 90 80 70	mA	
(RAS and	CAS Cycling @t _{RC} =	min.)	Active	I _{CC6} A	170	150	140	mA
Flash Wri	ite Cvcle		Standby	I _{CC7}	90	80	70	mA
	CAS Cycling @t _{RC} =	min.)	Active	I _{CC7} A	140	120	110	mA
Block Wri	ite Cvcle		Standby	I _{CC8}	100	90	80	mA
	CAS Cycling @t _{RC} =	min.)	Active	I _{CC8} A	150	130	120	mA
Color Rec	gister Load or Read C	Cycle	Standby	I _{CC9}	90	80	70	mA
	CAS Cycling @t _{RC} =		Active	I _{CC9} A	140	120	110	mA

^{*}NOTE: Real values are dependent on output loading and cycle rates. Specified values are obtained with the output open, Icc is specified as average current.



INPUT/OUTPUT CURRENT (Recommended operating conditions unless otherwise noted.)

Item	Symbol	Min	Max	Unit
Input Leakage Current (Any Input 0≤V _{IN} ≤6.5V, all other pins not under test=0 volts.)	IIL	-10	10	μΑ
Output Leakage Current (Data out is disabled, 0V <v<sub>OUT<6.5V)</v<sub>	lou	-10	10	μΑ
Output High Voltage Level (RAM I _{OH} = -2mA)	VoH	2.4	_	V
Output Low Voltage Level (RAM I _{OL} = 2mA, SAM I _{OL} = 2mA)	VoL		0.4	V

CAPACITANCE (t_A=25°C)

Item	Symbol	Min	Max	Unit
Input Capacitance (A ₀ -A ₈)	C _{IN1}	_	6	pF
Input Capacitance (RAS, CAS, WB/WE, DT/OE, SE, SC, DSF)	C _{IN2}	_	7	pF
Input/Output Capacitance (W ₀ /DQ ₀ -W ₇ /DQ ₇)	C _{DQ}	_	7	pF
Input/Output Capacitance (SDQ ₀ -SDQ ₇)	C _{SDQ}	_	7	pF
Output Capacitance (QSF)	C _{QSF}	_	7	pF

AC CHARACTERISTICS (0°C≤TA≤70°C, V_{CC}=5.0V±10%, See notes 1,2)

		KM428C128-6		KM428C128-8		KM428C128-10			Natas
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	t _{RC}	125		150		180		ns	
Read-modify-write cycle time	t _{RWC}	175		205		245		ns	
Fast page mode cycle time	t _{PC}	45		50		60		ns	
Fast page mode read-modify-write	t _{PRWC}	100		105		125		ns	
Access time from RAS	t _{RAC}		60		80		100	ns	3,4
Access time from CAS	t _{CAC}		20		20		25	ns	4
Access time from column address	t _{AA}		35		40		50	ns	3,11
Access time from CAS precharge	t _{CPA}		40		45		55	ns	3
CAS to output in Low-Z	t _{CLZ}	5		5		5		ns	3
Output buffer turn-off delay	t _{OFF}	0	25	0	25	0	30	ns	7
Transition time (rise and fall)	t⊤	3	50	3	50	3	50	ns	2
RAS precharge time	t _{RP}	55		60		70		ns	
RAS pulse width	t _{RAS}	60	10,000	80	10,000	100	10,000	ns	
RAS pulse width (fast page mode)	t _{RASP}	60	100,000	80	100,000	100	100,000	ns	
RAS hold time	t _{RSH}	20		20		25		ns	
CAS hold time	t _{CSH}	60		80		100		ns	
CAS pulse width	t _{CAS}	20		20		25		ns	
RAS to CAS delay time	t _{RCD}	20	40	25	60	25	75	ns	5,6
RAS to column address delay time	t _{RAD}	15	25	20	40	20	50	ns	11



AC CHARACTERISTICS (Continued)

Boromator	Cumbal	KM4	28C128-6	KM4	28C128-8	KM42	8C128-10	11	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS to RAS precharge time	t _{CRP}	5		5		5		ns	
CAS precharge time	t _{CPN}	10		10		15		ns	
CAS precharge time (fast page mode)	t _{CP}	10		10		15		ns	
Row address set-up time	t _{ASR}	0		0		. 0		ns	
Row address hold time	t _{RAH}	10		15		15		ns	
Column address set-up time	t _{ASC}	0	-	0		0		ns	
Column address hold time	t _{CAH}	15		15		20		ns	
Column address hold referenced to RAS	t _{AR}	45		60		75		ns	
Column address to RAS lead time	t _{RAL}	35		40		50		ns	
Read command set-up time	t _{RCS}	0		0		0	1.00	ns	
Read command hold referenced to CAS	t _{RCH}	0		0		0		ns	9
Read command hold referenced to RAS	t _{RRH}	0		0		0		ns	9
Write command hold time	t _{wch}	15		15		20		ns	
Write command hold referenced to RAS	t _{wcr}	45		60		75		ns	
Write command pulse width	t _{WP}	15		15		20		ns	
Write command to RAS lead time	t _{RWL}	15		20		25		ns	
Write command to CAS lead time	t _{CWL}	15		20		25		ns	
Data set-up time	t _{DS}	0		0		0		ns	10
Data hold time	t _{DH}	15		15		20		ns	10
Data hold referenced to RAS	t _{DHR}	45		60		75		ns	
Write command set-up time	twcs	0		0		0		ns	8
CAS to WE delay	t _{CWD}	50		50		60		ns	8
RAS to WE delay	t _{RWD}	90		110		135		ns	8
Column address to WE delay time	t _{AWD}	65		70		85		ns	8.
CAS setup time (C-B-R refresh)	t _{CSR}	10		10		10		ns	
CAS hold time (C-B-R refresh)	t _{CHR}	15		15		20		ns	
RAS precharge to CAS hold time	t _{RPC}	10		10		10		ns	
RAS hold time referenced to OE	t _{ROH}	20		20		20		ns	
Access time from output enable	toea		20		20		25	ns	
Output enable to data input delay	t _{OED}	15		15		20		ns	
Output buffer turnoff delay from OE	t _{OEZ}	0	20	0	20	0	25	ns	7
Output enable command hold time	toeh	20		20		25		ns	
Data to CAS delay	t _{DZC}	0		0		0		ns	
Data to output enable delay	t _{DZO}	0		0		0		ns	
Refresh period (512 cycles)	t _{REF}		8		8		8	ms	
WB set-up time	t _{WSR}	0		0		0		ns	
WB hold time	t _{RWH}	10		15		15		ns	



AC CHARACTERISTICS (Continued)

		KM4	28C128-6	KM42	28C128-8	KM42	8C128-10		
Parameter	Symbol	Min	Max	Min	Мах	Min	Max	Unit	Notes
DSF set-up time referenced to RAS (I)	t _{FSR}	0		0		0		ns	
DSF hold time referenced to RAS (I)	t _{FHR}	45		60		75		ns	
DSF hold time referenced to RAS (II)	t _{RFH}	10		15		15		ns	
DSF set-up time referenced to CAS	t _{FSC}	0		0		0		ns	
DSF hold time referenced to CAS	t _{CFH}	15		15		20		ns	
Write per bit mask data set-up	t _{MS}	0		0		0		ns	
Write per bit mask data hold	t _{MH}	10		15		15		ns	
DT high set-up time	t _{THS}	0		0		0		ns	
DT high hold time	t _{THH}	10		15		15		ns	
DT low set-up time	t _{TLS}	0	_	0		0		ns	
DT low hold time	t _{TLH}	10		15		15		ns	
DT low hold ref to RAS (real time read transfer)	t _{RTH}	50		65		80		ns	
DT low hold ref to CAS (real time read transfer)	t _{стн}	25		25		30		ns	
DT low hold ref to Col. Address (real time read transfer)	t _{ATH}	30		30		35		ns	
SE set-up referenced to RAS	t _{ESR}	0		0		0		ns	
SE hold time referenced to RAS	t _{REH}	10		15		15		ns	
DT high to RAS precharge time	t _{TRP}	50		60		70		ns	
DT precharge time	t _{TP}	20		25		30		ns	
RAS to first SC delay (read transfer)	t _{RSD}	60		80		100		ns	
CAS to first SC delay (read transfer)	t _{CSD}	35		40		50		ns	
Col. Addr. to first SC delay (read transfer)	t _{ASD}	40		45		55		ns	
Last SC to DT lead time	t _{TSL}	5		5		5		ns	
DT to first SC delay (read transfer)	t _{TSD}	15		15		15		ns	
Last SC to RAS set-up (serial input)	t _{SRS}	30		30		30		ns	
RAS to first SC delay time (serial input)	t _{SRD}	25		25		25		ns	
RAS to serial input delay	t _{SDD}	50		50		50		ns	
Serial out buffer turn-off delay from RAS (pseudo write transfer)	t _{SDZ}	10	50	10	50	10	50	ns	7
Serial input to first SC delay	t _{SZS}	0		0		0		ns	
SC cycle time	t _{scc}	25		25		30		ns	
SC pulse width (SC high time)	t _{sc}	7		7		10		ns	
SC precharge (SC low time)	t _{SCP}	7		7		10		ns	
Access time from SC	t _{SCA}		20		20		25	ns	4
Serial output hold time from SC	t _{soh}	5		5		5		ns	
Serial input sett-up time	t _{SDS}	0		0		0		ns	
Serial input hold time	t _{SDH}	15		15		20		ns	



A	C	CF	IAF	RAC	T	ER	RIS	TIC	CS	(Continued)
---	---	----	-----	-----	---	----	-----	-----	----	-------------


Barrana 1	Combal	KM428C128-6		KM428C128-8		KM428C128-10		Unit	Natas
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Access time from SE	t _{SEA}		20		20		25	ns	4
SE pulse width	t _{SE}	25		25		25		ns	
SE precharge time	t _{SEP}	25		25		25		ns	
Serial out buffer turn-off from SE	t _{SEZ}	0	20	0	20	0	20	ns	7
Serial input to SE delay time	t _{SZE}	0		0		0		ns	
Serial write enable set-up time	t _{sws}	5		5		5		ns	
Serial write enable hold time	t _{swH}	15		15		15		ns	
Serial write disable set-up time	t _{swis}	5		5		5		ns	
Serial write disable hold time	tswin	15		15		15		ns	
Split transfer set-up time	t _{STS}	25		30		30		ns	
Split transfer hold time	t _{STH}	25		30		30		ns	
SC-QSF delay time	t _{SQD}		25		25		25	ns	
DT-QSF delay time	t _{TQD}		25		25		25	ns	
CAS-QSF delay time	tcop		35		40		50	ns	
RAS-QSF delay time	t _{RQD}		60		80		100	ns	

NOTES

- An initial pause of 200µs is required after powerup followed by any 8 RAS, 8 SC cycles before proper device operation is achieved. If the internal refresh counter is used a minimum of 8 CAS-before-RAS initialization cycles are required instead of 8 RAS cycles.
- V_{IH(min)} and V_{IL(max)} are reference levels for measuring timing of input signals. Transition times are measured between V_{IH(min)} and V_{IL(max)}, and are assumed to be 5ns for all inputs.
- RAM port outputs are measured with a load equivalent to 2 TTL loads and 100pF.
- SAM port outputs are measured with a load equivalent to 2 TTL loads and 30pF. Dout comparator level: V_{OH}/V_{OL}=2.0/0.8V.
- Operation within the t_{RCD}(max) limit insures that t_{RAC}(max) can be met. t_{RCD}(max) is specified as a reference point only: If t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled exclusively by t_{CAC}.
- 6. Assumes that t_{RCD}≥t_{RCD(max)}.
- The parameters, t_{OFF(max)}, t_{OEZ(max)}, t_{SDZ(max)} and t_{SEZ(max)}, define the time at which the output


- achieves the open circuit condition and is not referenced to V_{OH} or $V_{OL}. \label{eq:condition}$
- 8. twcs, t_{RWD}, t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs>twcs(min) the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If tcwD>tcwD(min) and tRWD>tRWD(min) and tAWD>tAWD(min), then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the WE leading edge in read-write cycles.
- 11. Operation within the t_{RAD(max)} limit insures that t_{RCD(max)} can be met. t_{RAD(max)} is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD(max)} limit, then access time is controlled by t_{AA}.








TIMING DIAGRAMS (Continued) WRITE CYCLE (OE CONTROLLED WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE






TIMING DIAGRAMS (Continued) PAGE MODE READ CYCLE








TIMING DIAGRAMS (Continued) PAGE MODE WRITE CYCLE (EARLY WRITE)






TIMING DIAGRAMS (Continued) PAGE MODE READ-MODIFY-WRITY CYCLE







RAS ONLY REFRESH CYCLE




CAS BEFORE RAS REFRESH















TIMING DIAGRAMS (Continued) READ COLOR REGISTER CYCLE




FLASH WRITE CYCLE





BLOCK WRITE CYCLE






*1 WB/WE	*2 W ₀ /DQ ₀ -W ₇ /DQ ₇	CYCLE
0	WM1 Data	Masked Block Write
1	Don't Care	Block Write (Non Mask)

WM1 Data: 0: Write Disable 1: Write Enable

COLUMN SELECT DATA

PAGE MODE BLOCK WRITE CYCLE






*1 WB/WE	*2 W ₀ /DQ ₀ -W ₇ /DQ ₇	CYCLE
0	WM1 Data	Masked Block Write
1	Don't Care	Block Write (Non Mask)


WM1 Data: 0: Write Disable 1: Write Enable

COLUMN SELECT DATA

TIMING DIAGRAMS (Continued) READ TRANSFER CYCLE




REAL TIME READ TRANSFER CYCLE






SPLIT READ TRANSFER CYCLE








TIMING DIAGRAMS (Continued) WRITE TRANSFER CYCLE RAS VIL tcsH tCRP tRCD CAS t_{ASC} ROW SAM START ADDRESS ADDRESS A₀∼A₇: TAP twsR tRWH WB/WE t_{TLH} t_{TLS} DT/OE t_{FSR} DSF W_0/DQ_0 WM1 OPEN. DATA ~W₇/DQ₇ t_{SRD} -t_{scc} tsas tSCP V_{IH} Inhibit Rising Transient SC V_{IH} SE V_{IL} t_{SDH} t_{SDH} t_{CQD} tsps V_{IH} VALID DATA-IN SDQn ~SDQ₇ V_{OH} - OUT OPEN V_{OL} V_{OH} TAP MSB (A7) QSF V_{OL} New Row Data Previous WMI Data: 0→Transfer Disable Row Data 1→Transfer Enable Don't Care




SPLIT WRITE TRANSFER CYCLE






SERIAL READ CYCLE (SE = VIL)




SERIAL READ CYCLE (SE Controlled Outputs)






SERIAL WRITE CYCLE (SE Controlled Inputs)



SERIAL WRITE CYCLE (SE = VIL)





DEVICE OPERATIONS

The KM428C128 contains 1,048,576 memory locations. Eighteen address bits are required to address a particular 4-bit word in the memory array. Since the KM428C128 has only 0 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe (\overline{RAS}), the column address strobe (\overline{CAS}) and the valid row and column address inputs.

Operation of the KM428C128 begins by strobing in a valid row address with RAS while CAS remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by CAS. This is the beginning of any KM428C128 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both RAS and CAS have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time (t_{RP}) requirement.

RAS and CAS Timing

The minimum $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ pulse widths are specified by $t_{\text{RAS}}(\text{min})$ and $t_{\text{CAS}}(\text{min})$ respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing $\overline{\text{RAS}}$ low, it must not be aborted prior to satisfying the minimum $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ pulse widths. In addition, a new cycle must not begin until the minimum $\overline{\text{RAS}}$ precharge time, t_{RP} , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM428C128 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining \overline{WB}/\overline{WE} high during a \overline{RAS}/\overline{CAS} cycle. The access time is normally specified with respect to the falling edge of \overline{RAS}. But the access time also depends on the falling edge of \overline{CAS} and on the valid column address transition. If \overline{CAS} goes low

before $t_{RCD}(max)$ and if the column address is valid before $t_{RAD}(max)$ then the access time to valid data is specified by $t_{RAC}(min)$. However, if \overline{CAS} goes low after $t_{RCD}(max)$ or if the column address becomes valid after $t_{RAD}(max)$, access is specified by t_{CAC} or t_{AA} .

The KM428C128 has common data I/O pins. The $\overline{\text{DT}/\text{OE}}$ has been provided so the output buffer can be precisely controlled. For data to appear at the outputs, $\overline{\text{DT}/\text{OE}}$ must be low for the period of time defined by t_{OEA} .

Write

The KM428C128 can perform early write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between $\overline{WB}/\overline{WE}$, $\overline{DT}/\overline{OE}$ and \overline{CAS} . In any type of write cycle, Data-in must be valid at or before the falling edge of $\overline{WB}/\overline{WE}$, whichever is later.

Fast Page Mode

Fast page mode provides high speed read, write or read-modify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while RAS is kept low to maintain the row address, CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

Write-Per-Bit

The write-per-bit function selectively controls the internal write-enable circuits of the RAM port. When $\overline{WB}/\overline{WE}$ is held 'low' at the falling edge of \overline{RAS} , during a random access operation, the write-mask is enabled. At the same time, the mask data on the Wi/DQi pins is latched onto the write-mask register (WM1). When a '0' is sensed on any of the Wi/DQi pins, their corresponding write circuits are disabled and new data will not be written.

When a '1' is sensed on any of the Wi/DQi pins, their corresponding write circuits will remain enabled so that new data is written. The write mask data is valid for only one cycle the truth table of the write-per-bit function are shown in Table 2.

Table 2. Truth table for write-per-bit function

RAS	CAS	DT/OE	WB/WE	Wi/DQi	FUNCTION
	Н	Н	н	*	WRITE ENABLE
	н	н	ı	1	WRITE ENABLE
			ı	0	WRITE MASK



DEVICE OPERATIONS (Continued)

Block Write

A block write cycle is performed by holding \overline{CAS} , $\overline{DT}/\overline{OE}$ "high" and DSF "Low" at the falling edge of \overline{RAS} and by holding DSF "high" at the falling edge of \overline{CAS} . The state of the $\overline{WB}/\overline{WE}$ at the falling edge of \overline{RAS} determines whether or not the I/O data mask is enabled as write per bit function. At the falling edge of \overline{CAS} , the starting column address pointer and column mask data must be provided. During a block write cycle, the 2 least significant column address (A0 and A1) are internally controlled and only the seven most significant column address (A2-A8) are latched at the falling edge of \overline{CAS} .

Flash Write

Flash write is mainly used for fast clear operations in frame buffer applications. A flash write cycle is performed by holding CAS "high", WB/WE "low" and DSF "high" at the falling edge of RAS. The mask data must also be provided on the Wi/DQi lines at the falling edge of RAS in order to enable the flash write operation for selected I/O blocks.

Data Output

The KM428C128 has a three-state output buffers which are controlled by $\overline{\text{CAS}}$ and $\overline{\text{DT}}/\overline{\text{OE}}$. When either $\overline{\text{CAS}}$ or $\overline{\text{DT}}/\overline{\text{OE}}$ is high (V_{IH}) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by t_{CLZ} after the falling edge of $\overline{\text{CAS}}$. Invalid data may be present at the output during the time after t_{CLZ} and before the valid data appears at the output. The timing parameters t_{CAC} , t_{RAC} and t_{AA} specify when the valid data will be present at the output. The valid data remains at the output until $\overline{\text{CAS}}$ returns high. This is true even if a new $\overline{\text{RAS}}$ cycle occurs (as in hidden refresh). Each of the KM428C128 operating cycles is listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modity-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write, Read Color Register.

Refresh

The data in the KM428C128 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8 ms. Any operation cycle performed in the RAM port refreshes the 2048 bits selected by the row addresses or an on-chip refresh address counter. Either a burst

refresh or distributed refresh may be used. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 512 row address, (A₀-A₈).

CAS-before-RAS Refresh: The KM428C128 has CAS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set up time (tscn) before RAS goes low the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM428C128 hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM428C128 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only refresh or CAS-before-RAS refresh is the preferred method.

Transfer Operation

- Normal Write/Read Transfer (SAM→RAM/RAM→ SAM.).
- Pseudo Write Transfer (Switches serial port from serial Read to serial Write. No actual data transfer takes place between the RAM and the SAM.).
- Real Time Read Transfer (On the fly Read Transfer operation).
- Split Write/Read Transfer (Divides the SAM into a high and a low half. Only one half is transferred from/to the SAM while the other half is write to/read from the SDQ pins.).

Read-Transfer Cycle

A read-transfer consists of loading a selected row of data from the RAM array into the SAM register. A read-transfer is accomplished by holding CAS high, DT/OE low and WB/WE high at the falling edge of RAS. The row address



DEVICE OPERATIONS (Continued)

selected at the falling edge of RAS determines the RAM row to be trasferred into the SAM.

The actual data transfer completed at the rising edge of $\overline{\text{DT}/\text{OE}}$. When the transfer is completed, the SDQ lines are set into the otuput mode. In a read/real-time read-transfer cycle, the transfer of a new row of data is com-

data transfer. A psuedo write transfer is accomplished by holding \overline{CAS} high, $\overline{DT/OE}$ low, $\overline{WB/WE}$ low and \overline{SE} high at the falling edge of \overline{RAS} . The pseudo write transfer cycle must be performed after a read transfer cycle if the subsequent operation is a write transfer cycle. There is a timing delay associated with the switching of the SDQ lines from serial output mode to serial input mode. Dur-

Table 3. Truth table for Transfer operation

	RAS	Falling Ed	lge		Function	Transfer	Transfer	Sam port
CAS	DT/OE	WB/WE	SE	DSF	Function	Direction	Data Bits	Mode
Н	L	Н	*	L	Read Transfer	RAM→SAM	256×8	Input→Output
Н	L	L	L	L	Masked Write Transfer	SAM→RAM	256×8	Output→Input
Н	L	L	Н	L	Pseudo Write Transfer	_	_	Output→Input
Н	L	Н	*	Н	Split Read Transfer	RAM→SAM	128X8	Not Changed
Н	L	L	*	Н	Split Write Transfer	SAM→RAM	128×8	Not Changed

^{*:} Don't Care

pleted at the rising edge of $\overline{\text{DT}/\text{OE}}$ and becomes valid on the $\overline{\text{SDQ}}$ lines after the specified access time t_{SCA} from the rising edge of the subsequent serial clock (SC) cycle. The start address of the serial pointer of the SAM is determined by the column address selected at the falling edge of $\overline{\text{CAS}}$.

Write Transfer Cycle

A write transfer cycle consists of loading the content of the SAM data register into a selected row of RAM array. A write transfer is accomplished by \overline{CAS} high, $\overline{DT}/\overline{OE}$ low. WB/WE low and SE low at the falling edge of RAS. The row address selected at the falling edge of RAS determines the RAM row address into which the data will be transfered. The column address selected at the falling edge of CAS determines the start address of the serial pointer of the SAM. After the write transfer is completed. the SDQ lines are in the input mode so that serial data synchronized with SC can be loaded. When two consecutive write transfer operations are performed, there is a delay in availability between the last bit of the previous row and the first bit of the new row. Consequently the SC clock must be held at a constant V_{II} or V_{IH} after the SC precharge time t_{SCP} has seen satisfied, a rising edge of the SC clock until after a specified delay t_{RSD} from the falling edge of RAS.

Pseudo Write Transfer Cycle

The pseudo write transfer cycle switches SDQ lines from serial read mode to serial write mode. It doesn't perform

ing this period, the SC clock must be held at a constant V_{IL} or V_{IH} after the t_{SC} precharge time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay t_{RSD} from the falling edge of \overline{RAS} .

Special Function Input (DSF)

In read transfer mode, holding DSF high on the falling edge of RAS selects the split register mode read transfer operation. This mode divides the serial data register into a high order half and a low order half; one active, and one inactive. When the cycle is initiated, a transfer occurs between the memory array and either the high half or the low half register, depending on the state of most significant column address bit (A8) that is strobed in on the falling edge of CAS. If A8 is high, the transfer is to the high half of the register. If A8 is low, the transfer is to the low half of the register. Use of the split register mode read transfer feature allows on-the-fly read transfer operation without synchronizing DT/OE to the serial clock. The transfer can be to either the active half or the inactive half register. If the transfer is to the active register, with an uninterrupted serial data stream, then the timings t_{TSL} and t_{TSD} must be met.

In write tranfer mode, holding DSF high on the falling edge of RAS permits use of a Split Register mode of transfer write. This mode allows SE to be high on the falling edge of RAS without performing a pseudo write transfer, with the serial port disabled during the entire transfer write cycle.



DEVICE OPERATIONS (Continued)

Split Register Active Status Output (QSF)

QSF indicates which half of the serial register in the SAM is being accessed. If QSF is low, then the serial address pointer is accessing the low (least significant) 128 bits of the SAM. If QSF is high, then the pointer is accessing the higher (most significant) 128 bits of the SAM.

Serial Clock (SC)

All operations of the SAM port are synchronized with the serial clock SC. Data is shifted in or out of the SAM registers at the rising edge of SC. In a serial read, the output data becomes valid on the SDQ pins after the maximum specified serial access time tsca from the rising edge of SC. The serial clock SC also increments the 9 bit serial pointer which is used to select the SAM address. The pointer address is incremented in a wrap around mode to select sequential locations after the starting location which is determined by the column address in the read transfer cycle.


Serial Input/Output (SDQ₀-SDQ₃)

Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent transfer cycle. When a read transfer cycle is performed, the SAM port is in the output mode. When a pseudo write is performed, the SAM port operation is switched from output mode to input mode. During subsequent write transfer cycle, the SAM port remains in the input mode.

Power-up

An initial pause of $200~\mu sec$ is required after power-up followed by 8 initialization cycles before proper device operation is assured.

Table 4. SPLIT REGISTER MODE





Active SAM	QSF Level
LOWER SAM	LOW
UPPER SAM	HIGH

PACKAGE DIMENSIONS


40-PIN PLASTIC SOJ

Units Inches (millimeters)






40-PIN PLASTIC ZIP



PACKAGE DIMENSIONS 40/44-PIN PLASTIC TSOP-II (Forward Type)

Units Inches (millimeters)



256K × 8 Bit CMOS Video RAM

FEATURES

- Dual Port Architecture 256K × 8 bits RAM port 512 × 8 bits SAM port
- Performance range:

Speed Parameter	-6	-8	- 10
RAM access time (t _{RAC})	60ns	80ns	100ns
RAM access time (t _{CAC})	20ns	20ns	25ns
RAM cycle time (t _{RC})	120ns	150ns	180ns
RAM page mode cycle (t _{PC})	40ns	50ns	60ns
SAM access time (t _{SCA})	15ns	20ns	25ns
SAM cycle time (t _{scc})	18ns	25ns	30ns
RAM active current	100mA	80mA	70mA
SAM active current	50mA	40mA	35mA

- Fast Page Mode
- · RAM Read, Write, Read-Modify-Write
- . Serial Read and Serial Write
- Read Real Time Read and Split Read Transfer (RAM→SAM)
- Write, Split Write Transfer with Masking operation (NEW MASK)
- Block Write, Flash Write and Write per bit with Masking operation (NEW MASK)
- CAS-before-RAS, RAS-only and Hidden Refresh
- Common Data I/O Using three state RAM Output Control
- . All Inputs and Outputs TTL and CMOS Compatible
- · Refresh: 512 Cycles/8ms
- Single +5V ± 10% Supply Voltage
- Plastic 40-Pin 400 mil SOJ and 475 mil ZIP 40/44-Pin Plastic TSOP (Type II)

GENERAL DESCRIPTION

The Samsung KM428C256 is a CMOS 256K \times 8 bit Dual Port DRAM. It consists of a 256K \times 8 dynamic random access memory (RAM) port and 512 \times 8 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 bit rows of 4096 bits. It operates like a conventional 256K × 8 CMOS DRAM. The RAM port has a write per bit mask capability.

The SAM port consists of eight 512 bit high speed shift registers that are connected to the RAM array through a 4096 bit data transfer gate. The SAM port has serial read and write capabilities.

Data may be internally transferred bi-directionally between the RAM and SAM ports using read or write transfers.


Refresh is accomplished by familiar DRAM refresh modes. The KM428C256 supports RAS-only, Hidden, and CAS-before-RAS refresh for the RAM port. The SAM port does not require refresh.

All inputs and I/O's are TTL and CMOS level compatible. All address lines and Data Inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.


Pin Name	Pin Function
SC	Serial Clock
SDQ ₀ -SDQ ₇	Serial Data Input/Output
DT/OE	Data Transfer/Output Enable
WB/WE	Write Per Bit/Write Enable
RAS	Row Address Strobe
CAS	Column Address Strobe
DSF	Special Function Control
$W_0/DQ_0 - W_7/DQ_7$	Data Write Mask/Input/Output
SE	Serial Enable
A ₀ -A ₈	Address Inputs
QSF	Special Flag Output
V _{CC}	Power (+5V)
Vss	Ground
N.C.	No Connection

PIN CONFIGURATION (Top Views)







40 Pin 475 mil ZIP



40/44 Pin 400 mil TSOP II



FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on V _{CC} Supply Relative to V _{SS}	V _{cc}	-1 to +7.0	V
Storage Temperature	T _{stg}	- 55 to + 150	°C
Power Dissipation	P _D	1	w
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A = 0 to 70°C)

Item	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	_	6.5	V
Input Low Voltage	V _{IL}	- 1.0	_	0.8	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Devember (DAM Devi)	CAM Down	Cumbal		l l m l A		
Parameter (RAM Port)	SAM Port	Symbol	-6	-8	10	Unit
Operating Current*	Standby	I _{CC1}	100	80	70	mA
(\overline{RAS} and \overline{CAS} Cycling $@t_{RC} = min.$)	Active	I _{CC1} A	130	120	110	mA
Standby Current	Standby	I _{CC2}	10	10	10	mA
$(\overline{RAS} = \overline{CAS} = V_{IH})$	Active	I _{CC2} A	50	40	35	mA
RAS Only Refresh Current*	Standby	I _{CC3}	90	80	70	mA
(CAS = V _{IH} , RAS Cycling @t _{RC} = min.)	Active	I _{CC3} A	130	120	110	mA
Fast Page Mode Current*	Standby	I _{CC4}	70	60	50	mA
$(\overline{RAS} = V_{1L}, \overline{CAS} \text{ Cycling } @t_{PC} = \min.)$	Active	I _{CC4} A	110	100	90	mA
CAS-Before-RAS Refresh Current*	Standby	I _{CC5}	90	80	70	mA
(RAS and CAS Cycling $@t_{RC} = min.$)	Active	I _{CC5} A	130	120	110	mA
Data Transfer Current*	Standby	I _{CC6}	120	110	100	mA
(\overline{RAS} and \overline{CAS} Cycling $@t_{RC} = min.$)	Active	I _{CC6} A	160	150	140	mA
Flash Write Cycle	Standby	I _{CC7}	90	80	70	mA
(RAS and CAS Cycling @t _{RC} = min.)	Active	I _{CC7} A	130	120	110	mA
Block Write Cycle	Standby	I _{CC8}	100	90	80	mA
(RAS and CAS Cycling @t _{RC} = min.)	Active	I _{CC8} A	140	130	120	mA
Color Register Load or Read Cycle	Standby	I _{CC9}	90	80	70	mA
(\overline{RAS} and \overline{CAS} Cycling $@t_{RC} = min.$)	Active	I _{CC9} A	130	120	110	mA

^{*} NOTE: Real values are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as average current.



INPUT/OUTPUT CURRENT (Recommended operating conditions unless otherwise noted.)

ltem	Symbol	Min	Max	Unit
Input Leakage Current (Any Input $0 \le V_{IN} \le 6.5V$, all other pins not under test = 0 volts.)	I _{IL}	- 10	10	μА
Output Leakage Current (Data out is disabled, 0V≤V _{OUT} ≤6.5V)	I _{OL}	- 10	10	μΑ
Output High Voltage Level (RAM I _{OH} = -2mA, SAM I _{OH} = -2mA)	V _{OH}	2.4		٧
Output Low Voltage Level (RAM I _{OL} = 2mA, SAM I _{OL} = 2mA)	V _{OL}	_	0.4	٧

CAPACITANCE (T_A = 25°C)

Item	Symbol	Min	Max	Unit
Input Capacitance (A ₀ -A ₈)	C _{IN1}	_	6	pF
Input Capacitance (RAS, CAS, WB/WE, DT/OE, SE, SC, DSF)	C _{IN2}	_	7	pF
Input/Output Capacitance (W ₀ /DQ ₀ -W ₇ /DQ ₇)	C _{DQ}	_	7	pF
Input/Output Capacitance (SDQ ₀ -SDQ ₇)	C _{SDQ}	_	7	pF
Output Capacitance (QSF)	C _{OSF}		7	pF

AC CHARACTERISTICS (0°C \leq T_A \leq 70°C, V_{CC}=5.0V \pm 10%. See notes 1, 2)

Daywantan	Symbol		8C256-6	KM428	3C256-8	KM428	C256-10	1114	N - 4
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	t _{RC}	120		150		180		ns	
Read-modify-write cycle time	t _{RWC}	170		205		245		ns	
Fast page mode cycle time	t _{PC}	40		50		60		ns	
Fast page mode read-modify-write	t _{PRWC}	95		105		125		ns	
Access time from RAS	t _{RAC}		60		80		100	ns	3,4
Access time from CAS	t _{CAC}		20		20		25	ns	4
Access time from column address	t _{AA}		30		40		50	ns	3,11
Access time from CAS precharge	t _{CPA}	-	35		45		55	ns	3
CAS to output in Low-Z	t _{CLZ}	5		5		5	ļ .	ns	3
Output buffer turn-off delay	toff	0	25	0	25	0	30	ns	7
Transition time (rise and fall)	t⊤	3	50	3	50	3	50	ns	2
RAS precharge time	t _{RP}	50		60		70		ns	
RAS pulse width	tRAS	60	10,000	80	10,000	100	10,000	ns	
RAS pulse width (Fast page mode)	tRASP	60	100,000	80	100,000	100	100,000	ns	
RAS hold time	t _{RSH}	20		20		25		ns	
CAS hold time	t _{CSH}	60		80		100		ns	
CAS pulse width	t _{CAS}	20	10,000	20	10,000	25	10,000	ns	
RAS to CAS delay time	t _{RCD}	20	40	25	55	25	75	ns	5,6
RAS to column address delay time	t _{RAD}	15	30	20	40	20	50	ns	11



AC CHARACTERISTICS (Continued)

		KM428C256-6		KM428C256-8		8 KM428C256-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS to RAS precharge time	t _{CRP}	5		5		5		ns	
CAS precharge time	t _{CPN}	10		10		15		ns	
CAS precharge time (Fast page)	t _{CP}	10		10		15		ns	
Row address set-up time	t _{ASR}	0		0		0		ns	
Row address hold time	t _{RAH}	10		15		15		ns	
Column address set-up time	t _{ASC}	0		0		0		ns	
Column address hold time	t _{CAH}	15		15		20		ns	
Column address hold referenced to RAS	t _{AR}	55		65		75		ns	
Column address to RAS lead time	t _{RAL}	30		40		50		ns	
Read command set-up time	t _{RCS}	0		0		0		ns	
Read command hold referenced to CAS	t _{RCH}	0		0		0		ns	9
Read command hold referenced to RAS	t _{RRH}	0		0		0		ns	9
Write command hold time	twch	15		15		20		ns	
Write command hold referenced to RAS	twcn	55		65		75		ns	
Write command pulse width	t _{WP}	15		15		20		ns	
Write command to RAS lead time	t _{RWL}	20		20		25		ns	
Write command to CAS lead time	t _{cwl.}	20		20		25		ns	
Data-in set-up time	t _{DS}	0		0		0		ns	10
Data hold time	t _{DH}	15		15		20		ns	10
Data hold referenced to RAS	t _{DHR}	55		65		75		ns	
Write command set-up time	twcs	0		0		0		ns	8
CAS to WE delay	t _{CWD}	50		50		60		ns	8
RAS to WE delay	t _{RWD}	90		110		135		ns	8
Column address to WE delay time	t _{AWD} .	60		70		85		ns	8
CAS set-up time (C-B-R refresh)	t _{CSR}	10		10		10		ns	
CAS hold time (C-B-R refresh)	t _{CHR}	15		15		20		ns	
RAS precharge to CAS hold time	t _{RPC}	0		0		0		ns	
RAS hold time referenced to OE	t _{ROH}	20		20		20		ns	
Access time from output enable	toea		20		20		25	ns	
Output enable to data input delay	t _{OED}	15		15		20		ns	
Output buffer turnoff delay from OE	t _{OEZ}	0	20	0	20	0	25	ns	7
Output enable command hold time	toen	20		20		25		ns	
Data to CAS delay	t _{DZC}	0		0		0		ns	
Data to output enable delay	t _{DZO}	. 0		0		0		ns	
Refresh period (512 cycles)	t _{REF}	1	8		8		8	ms	
WB Set-up time	t _{wsn}	0		0		0		ns	
WB hold time	t _{RWH}	15		15		20		ns	
DSF set-up time referenced to RAS (I)	t _{FSR}	0		0		0		ns	



AC CHARACTERISTICS (Continued)

Parameter		KM428C256-6		KM428	3C256-8	KM428C256-10			
	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
DSF hold time referenced to RAS (II)	t _{FHB}	55	 	65		75		ns	
DSF hold time referenced to RAS	t _{RFH}	15		15		15		ns	
DSF set-up time referenced to CAS	t _{FSC}	10		10		10		ns	
DSF hold time referenced to CAS	t _{CFH}	15		15	1	15		ns	
Write per bit mask data set-up	t _{MS}	0		0		0		ns	
Write per bit mask data hold	t _{MH}	15		15		20		ns	
DT high set-up time	t _{THS}	0	-	0		0		ns	
DT high hold time	t _{THH}	15		15		15		ns	
DT low set-up time	t⊤LS	0		0		0		ns	
DT low hold time	t _{TLH}	15		15		15		ns	
DT low hold ref to RAS (real time read transfer)	t _{RTH}	60		70		80		ns	
DT low hold ref to CAS (real time read transfer)	t _{стн}	18		25		30		ns	
DT low hold ref to Col. Address (Real time read transfer)	t _{ATH}	25		30		35		ns	
SE set-up referenced to RAS	t _{ESR}	0		0		0		ns	
SE hold time referenced to RAS	t _{REH}	10		10		15		ns	
DT precharge time	t _{TP}	18		25		30		ns	
RAS to first SC delay (read transfer)	t _{RSD}	60		80		100		ns	
CAS to first SC delay (read transfer)	t _{CSD}	30		40		50		ns	
Col. Addr. to first SC delay (read transfer)	t _{ASD}	35		45		55		ns	
Last SC to DT lead time	t _{TSL}	5		5		5		ns	
DT to first SC delay (read transfer)	t _{TSD}	10		10		15		ns	
Last SC to RAS set-up (serial input)	t _{SRS}	18		25		30		ns	
RAS to first SC delay time (serial input)	t _{SRD}	18		25		30		ns	
RAS to serial input delay	t _{SDD}	30		40		50		ns	
Serial out buffer turn-off delay from RAS (pseudo write transfer)	t _{SDZ}	10	30	10	40	10	50	ns	7
Serial input to first SC delay	t _{SZS}	0		0		0		ns	
SC cycle time	t _{scc}	18	-	25		30		ns	
SC pulse width (SC high time)	t _{SC}	7		10		10		пѕ	
SC precharge (SC low time)	t _{SCP}	7		10		10		ns	
Access time from SC	t _{SCA}		15		20		25	ns	4
Serial output hold time from SC	t _{soh}	5		5		5		ns	
Serial input set-up time	t _{SDS}	0		0		0		ns	
Serial input hold time	t _{SDH}	15		15		20		ns	
Access time from SE	t _{SEA}		15		20		25	ns	4

				·····	
DT High to RAS Precharge Time	t _{tre}	50	60	70	ns



AC CHANACIENIO ICONTINUE	AC	CHARA	CTERISTICS	(Continued)
--------------------------	----	-------	------------	-------------


		KM428C256-6		KM428C256-8		KM428C256-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
SE pulse width	t _{SE}	15		20		25		ns	
SE precharge time	t _{SEP}	15		20		25		ns	
Serial out buffer turn-off from SE	t _{SEZ}	0	15	0	15	0	20	ns	7
Serial input to SE delay time	t _{SZE}	0		0		0		ns	
Serial write enable set-up	tsws	5		5		5		ns	
Serial write enable hold time	t _{swh}	15		15		15		ns	
Serial write disable set-up time	t _{swis}	5		5		5		ns	
Serial write disable hold time	t _{swih}	15		15		15		ns	
Split transfer set-up time	t _{STS}	18		25		30		ns	
Split transfer hold time	t _{STH}	18		25		30		ns	
SC-QSF delay time	t _{SQD}		16		20		25	ns	
DT-QSF delay time	t _{TQD}		16		20		25	ns	
CAS-QSF delay time	tcop		35		40		50	ns	
RAS-QSF delay time	t _{RQD}		60		80		100	ns	

NOTES

- An initial pause of 200μs is required after power-up followed by any 8 RAS, 8 SC cycles before proper device operation is achieved (DT/OE = HIGH). If the internal refresh counter is used a minimum of 8 CAS-before-RAS initialization cycles are required instead of 8 RAS cycles.
- V_{IH}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH}(min) and V_{IL}(max) and are assumed to be 5ns for all inputs.
- RAM port outputs are measured with a load equivalent to 2 TTL loads and 100pF.
- SAM port outputs are measured with a load equivalent to 2 TTL loads and 30pF. D_{OUT} comparator level: V_{OH}/V_{OL} = 2.0/0.8V.
- Operation within the t_{RCD}(max) limit insures that t_{RAC}(max) can be met. t_{RCD}(max) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled exclusively by t_{CAC}.
- 6. Assumes that $t_{RCD} \ge t_{RCD}(max)$.
- The parameters, t_{OFF}(max), t_{OEZ}(max), t_{SDZ}(max) and t_{SEZ}(max), define the time at which the output


- achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
- 8. t_{WCS}, t_{RWD}, t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS}≥t_{WCS}(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If t_{CWD}≥t_{CWD}(min) and t_{RWD}≥t_{RWD}(min) and t_{AWD}≥t_{AWD}(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the WE leading edge in read-write cycles,
- 11. Operation within the t_{RAD}(max) limit insures that t_{RCD}(max) can be met. t_{RAD}(max) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD}(max) limit, then access time is controlled by t_{AA}.








WRITE CYCLE (OE CONTROLLED WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE






TIMING DIAGRAMS (Continued) PAGE MODE READ CYCLE








TIMING DIAGRAMS (Continued) PAGE MODE WRITE CYCLE (EARLY WRITE)







TIMING DIAGRAMS (Continued) PAGE MODE READ-MODIFY-WRITY CYCLE



RAS ONLY REFRESH CYCLE




CAS BEFORE RAS REFRESH



TIMING DIAGRAMS (Continued) CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE ν_{IH} -RAS VIL tcsa VIH -CAS V_{IL} tasc COLUMN ADDRESS t_{RRH} **READ CYCLE** t_{RCS} t_{RCH} WB/WE t_{ROH} t_{OEA} DT/OE – t_{CLZ} – toez- V_{OH} __ W0/DQ0~ VALID DATA-OUT OPEN -W7/DQ7 Vol _ WRITE CYCLE twsR WB/WE DT/OE W0/DQ0~ VALID DATA-IN DATA-IN W7/DQ7 **READ-MODIFY-WRITE CYCLE** - t_{AWD} twsn | trwh t_{RCS} -- t_{CWD} $\overline{WB}/\overline{WE}$ WPB $t_{\text{CAC}} \\$ t_{OEA} DT/OE toED W0/DQ0~ VALID DATA-IN W7/DQ7 VIL **t**MH tws VALID DATA-OUT DATA-IN DSF = DON'T CARE DON'T CARE








READ COLOR REGISTER CYCLE TRAS RAS tCRP CAS A₀-A₈ DT/OE WB/WE t_{FSR} DSF toeatoez Wo/DQo VALID OUTPUT

FLASH WRITE CYCLE

 \sim W₇/DQ₇




Flash write Enable

ı



BLOCK WRITE CYCLE






*1 WB/WE	*2 W ₀ /DQ ₀ -W ₃ /DQ ₃	CYCLE			
0	WM1 Data	Masked Block Write			
1	Don't Care	Block Write (Non Mask)			

WM1 Data: 0: Write Disable 1: Write Enable

PAGE MODE BLOCK WRITE CYCLE





*1 WB/WE	*2 W ₀ /DQ ₀ -W ₃ /DQ ₃	CYCLE		
0	WM1 Data	Masked Block Write		
1	Don't Care	Block Write (Non Mask)		


WM1 Data: 0: Write Disable 1: Write Enable

COLUMN SELECT DATA


 $\begin{array}{l} W_0/DQ_0 - \mbox{Column 0} \ (A_{IC} = 0, \ A_{OC} = 0) \\ W_1/DQ_1 - \mbox{Column 1} \ (A_{IC} = 0, \ A_{OC} = 1) \\ W_2/DQ_2 - \mbox{Column 2} \ (A_{IC} = 1, \ A_{OC} = 0) \\ W_3/DQ_3 - \mbox{Column 3} \ (A_{IC} = 1, \ A_{OC} = 1) \\ \end{array} \right\} \begin{array}{l} W_0/DQ_0 \\ = 0 : \ \mbox{Disable} \\ = 1 : \ \mbox{Enable} \\ \end{array}$




TIMING DIAGRAMS (Continued) READ TRANSFER CYCLE




REAL TIME READ TRANSFER CYCLE



SPLIT READ TRANSFER CYCLE










TIMING DIAGRAMS (Continued) WRITE TRANSFER CYCLE RAS VIL tcsH t_{CRP} t_{RCD} CAS tASR tASC SAM START ADDRESS A_0-A_8 **ADDRESS** A₀∼A₇: TAP twsn t_{RWH} WB/WE t_{TLS} DT/OE DSF WM1 W_0/DQ_0 OPEN $\sim W_7/DQ_7$ t_{SRD} V_{IL} tscc. t_{SRS} tscp VIH -Inhibit Rising Transient SC SE t_{SDH} tsps t_{CQD} VALID DATA-IN VALID DATA-IN SDQ₀ ~SDQ₇ L OUT OPEN V_{OL} TAP MSB (A7) QSF V_{OL} Previous New Row Data WMI Data: 0→Transfer Disable 1→Transfer Enable




Don't Care


SPLIT WRITE TRANSFER CYCLE




SERIAL READ CYCLE (SE = VIL)




SERIAL READ CYCLE (SE Controlled Outputs)



SERIAL WRITE CYCLE (SE Controlled Inputs)



SERIAL WRITE CYCLE (SE = VIL)



Note: SE=V_{IL}





DEVICE OPERATIONS

The KM428C256 contains 2,097,152 memory locations. Eighteen address bits are required to address a particular 4-bit word in the memory array. Since the KM428C256 has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ($\overline{\text{RAS}}$), the column address strobe ($\overline{\text{CAS}}$) and the valid row and column address inputs.

Operation of the KM428C256 begins by strobing in a valid row address with $\overline{\text{RAS}}$ while $\overline{\text{CAS}}$ remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by $\overline{\text{CAS}}$. This is the beginning of any KM428C256 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ have returned to the high state. Another cycle can be initiated after $\overline{\text{RAS}}$ remains high long enough to satisfy the $\overline{\text{RAS}}$ precharge time (t_{RP}) requirement.

RAS and CAS Timing

The minimum $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ pulse widths are specified by t_{RAS} (min) and t_{CAS} (min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing $\overline{\text{RAS}}$ low, it must not be aborted prior to satisfying the minimum $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ pulse widths. In addition, a new cycle must not begin until the minimum $\overline{\text{RAS}}$ precharge time, t_{RP} , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM428C256 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining WB/WE high during a RAS/CAS cycle. The access time is normally specified with respect to the falling edge of RAS. But the access time also depends on the falling edge of CAS and on the valid column address transition. If CAS goes

low before t_{RCD} (max) and if the column address is valid before t_{RAD} (max) then the access time to valid data is specified by t_{RAC} (min). However, if \overline{CAS} goes low after t_{RCD} (max) or if the column address becomes valid after t_{RAD} (max), access is specified by t_{CAC} or t_{AA} .

The KM428C256 has common data I/O pins. The $\overline{DT}/\overline{OE}$ has been provided so the output buffer can be precisely controlled. For data to appear at the outputs, $\overline{DT}/\overline{OE}$ must be low for the period of time defined by t_{OFA} .

Write

The KM428C256 can perform early write and read-modify-write cycles. The differece between these cycles is in the state of data-out and is determined by the timing relationship between $\overline{WB/WE}$, $\overline{DT/OE}$ and \overline{CAS} . In any type of write cycle Data-in must be valid at or before the falling edge of $\overline{WB/WE}$ whichever is later.

Fast Page Mode

Fast page mode provides high speed read, write or read-modify-write access to all memory cells within a select-ed row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while RAS is kept low to maintain the row address, CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

Write-Per-Bit

The write-per-bit function selectively controls the internal write-enable circuits of the RAM port. When \overline{WB}\overline{WE} is held 'low' at the falling edge of \overline{RAS}, during a random access operation, the write-mask is enabled. At the same time, the mask data on the Wi/DQi pins is latched onto the write-mask register (WM1). When a '0' is sensed on any of the Wi/DQi pins, their corresponding write circuits are disabled and new data will not be written.

When a '1' is sensed on any of the Wi/DQi pins, their corresponding write circuits will remain enabled so that new data is written. The write mask data is valid for only one cycle the truth table of the write-per-bit function are shown in Table 2.

Table 2. Truth Table for Write-per-bit Function

RAS	CAS	DT/OE	WB/WE	Wi/DQi	FUNCTION
	Н	Н	Н	*	WRITE ENABLE
	н		L	1	WRITE ENABLE
		Н		0	WRITE MASK



DEVICE OPERATIONS (Continued)

Block Write

A block write cycle is performed by holding CAS, DT, OE "high" and DSF "Low" at the falling edge of RAS and by holding DSF "high" at the falling edge of CAS. The state of the WB/WE at the falling edge of RAS determines whether or not the I/O data mask is enabled as write perbit function. At the falling edge of CAS, the starting column address pointer and column mask data must be provided. During a block write cycle, the 2 least significant column address (A0 and A1) are internally controlled and only the seven most significant column address (A2-A8) are latched at the falling edge of CAS.

Flash Write

Flash write is mainly used for fast clear operations in frame buffer applications. A flash write cycle is performed by holding CAS "high," WB/WE "low" and DSF "high" at the falling edge of RAS. The mask data must also be provided on the Wi/DQI lines at the falling edge of RAS in order to enable the flash write operation for selected I/O blocks.

Data Output

The KM428C256 has a three-state output buffers which are controlled by $\overline{\text{CAS}}$ and $\overline{\text{DT}/\text{OE}}$. When either $\overline{\text{CAS}}$ or $\overline{\text{DT}/\text{OE}}$ is high (V_{IH}) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by t_{CLZ} after the falling edge of $\overline{\text{CAS}}$. Invalid data may be presented at the output during the time after t_{CLZ} and before the valid data appears at the output. The timing parameters t_{CAC} , t_{RAC} and t_{AA} specify when the valid data will be present at the output. The valid data remains at the output until $\overline{\text{CAS}}$ returns high. This is true even if a new $\overline{\text{RAS}}$ cycle occurs (as in hidden refresh). Each of the KM428C256 operating cycles is listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write, Read Color Register.

Refresh

The data in the KM428C256 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8ms. Any operation cycle performed in the RAM port refreshes the 2048 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 512 row addresses, (A₀-A₈).

 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh: The KM428C256 has $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ on-chip refresh capability that eliminates the need for external refresh addresses. If $\overline{\text{CAS}}$ is held low for the specified set up time (t_{CSR}) before $\overline{\text{RAS}}$ goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM428C256 hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM428C256 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.

Transfer Operation

- Normal Write/Read Transfer (SAM→RAM/RAM→ SAM.)
- Pseudo Write Transfer (Switches serial port from serial Read to serial Write. No actual data transfer takes place between the RAM and the SAM.)
- Real Time Read Transfer (On the fly Read Transfer operation).
- Split Write/Read Transfer (Divides the SAM into a high and a low half. Only one half is transferred from to the SAM while the other half is write to/read from the SDQ pins.)

Read-Transfer Cycle

A read-transfer consists of loading a selected row of data from the RAM array into the SAM register. A read-transfer is accomplished by holding CAS high, DT/OE low and WB/WE high at the falling edge of RAS. The row address selected at the falling edge of RAS determines the RAM row to be transferred into the SAM.



DEVICE OPERATIONS (Continued)

The actual data transfer completed at the rising edge of $\overline{DT/OE}$. When the transfer is completed, the SDQ lines are set into the output mode. In a read/real-time read-transfer cycle, the transfer of a new row of data is completed at the rising edge of $\overline{DT/OE}$ and becomes valid

and SE high at the falling edge of RAS. The pseudo write transfer cycle must be performed after a read transfer cycle if the subsequent operation is a write transfer cycle. There is a timing delay associated with the switching of the SDQ lines from serial output mode to serial

Table 3. Truth Table for Transfer Operation

RAS Falling Edge						Transfer	Transfer	SAM Port
CAS	DT/OE	WB/WE	SE	DSF	Function	Direction	Data Bits	Mode
Н	L	Н	*	L	Read Transfer	RAM→SAM	512×8	Input→Output
Н	L	L	L	L	Masked Write Transfer	SAM→RAM	512×8	Output→Input
Н	L	L	Н	L	Pseudo Write Transfer		_	Output→Input
Н	L	н	*	Н	Split Read Transfer	RAM→SAM	256 × 8	Not Changed
Н	L	L	*	Н	Split Write Transfer	SAM→RAM	256 × 8	Not Changed

^{*:} Don't Care

on the SDQ lines after the specified access time t_{SCA} from the rising edge of the subsequent serial clock(SC) cycle. The start address of the serial pointer of the SAM is determined by the column address selected at the falling edge of $\overline{\text{CAS}}$.

Write Transfer Cycle

A write transfer cycle consists of loading the content of the SAM data register into a selected row or RAM array. A write transfer is accomplished by CAS high, DT/OE low, WB/WE low and SE low at the falling edge of RAS. The row address selected at the falling edge of RAS determines the RAM row address into which the data will be transfered. The column address selected at the falling edge of CAS determines the start address of the serial pointer of the SAM. After the write transfer is completed, the SDQ lines are in the input mode so that serial data synchronized with SC can be loaded. When two consecutive write transfer operations are performed, there is a delay in availability between the last bit of the previous row and the first bit of the new row. Consequently the SC clock must be held at a constant V_{II} or V_{IH} after the SC precharge time t_{SCP} has been satisfied, a rising edge of the SC clock until after a specified delay t_{RSD} from the falling edge of \overline{RAS} .

Pseudo Write Transfer Cycle

The pseudo write transfer cycle switches SDQ lines from serial read mode to serial write mode. It doesn't perform data trnasfer. A pseudo write transfer is accomplished by holding $\overline{\text{CAS}}$ high, $\overline{\text{DT/OE}}$ low, $\overline{\text{WB/WE}}$ low

input mode. During this period, the SC clock must be held at a constant V_{IL} or V_{IH} after the t_{SC} precharge time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay t_{RSD} from the falling edge of \overline{RAS} .

Special Function Input (DSF)

In read transfer mode, holding DSF high on the falling edge of RAS selects the split register mode read transfer operation. This mode divides the serial data register into a high order half and a low order half, one active, and one inactive. When the cycle is initialed, a transfer occurs between the memory array and either the high half or the low half register, depending on the state of most significant column address bit (A8) that is strobed in on the falling edge of CAS. If A8 is high, the transfer is to the high half of the register. If A8 is low, the transfer is to the low half of the register. Use of the split register mode read transfer feature allows on-the-fly read transfer operation without synchronizing DT/OE to the serial clock. The transfer can be to either the active half or the inactive half register. If the transfer is to the active register, with an uninterrupted serial data stream, then the timings t_{TSL} and t_{TSD} must be met.


In write transfer mode, holding DSF high on the falling edge of \overline{RAS} permits use of a Split Register mode of transfer write. This mode allows \overline{SE} to be high on the falling edge of \overline{RAS} without performing a pseudo write transfer, with the serial port disabled during the entire transfer write cycle.




PACKAGE DIMENSIONS

40-PIN PLASTIC SOJ

Units: Inches (millimeters)




40-PIN PLASTIC ZIP



PACKAGE DIMENSIONS

40/44-PIN PLASTIC TSOP-II (Forward Type)

Units: Inches (millimeters)





Semiconductor Business

HEAD OFFICE: 8/10FL., SAMSUNG MAIN BLDG. 250, 2:KA, TAEPYUNG-RO, CHUNG-KU, SEOUL, KOREA C.P.O. BOX 8780

TELEX: KORSST K27970 TEL: (SEOUL) 727-7114 FAX: 753-0967